set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/toggle_flop}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/delay1_lut}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/delay2_lut}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/delay3_lut}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/delay4_lut}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/invert_lut}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/Xor_out}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/div2_lut}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/En_row_col}]


set_property LOC SLICE_X2Y149 [get_cells shift_col_reg[1]] 
set_property LOC SLICE_X4Y149 [get_cells shift_col_reg[2]] 
set_property LOC SLICE_X6Y149 [get_cells shift_col_reg[3]] 
set_property LOC SLICE_X8Y149 [get_cells shift_col_reg[4]] 
set_property LOC SLICE_X10Y149 [get_cells shift_col_reg[5]] 
set_property LOC SLICE_X12Y149 [get_cells shift_col_reg[6]] 
set_property LOC SLICE_X14Y149 [get_cells shift_col_reg[7]] 
set_property LOC SLICE_X16Y149 [get_cells shift_col_reg[8]] 
set_property LOC SLICE_X18Y149 [get_cells shift_col_reg[9]] 
set_property LOC SLICE_X20Y149 [get_cells shift_col_reg[10]] 
set_property LOC SLICE_X22Y149 [get_cells shift_col_reg[11]] 
set_property LOC SLICE_X24Y149 [get_cells shift_col_reg[12]] 
set_property LOC SLICE_X26Y149 [get_cells shift_col_reg[13]] 
set_property LOC SLICE_X28Y149 [get_cells shift_col_reg[14]] 
set_property LOC SLICE_X30Y149 [get_cells shift_col_reg[15]] 
set_property LOC SLICE_X32Y149 [get_cells shift_col_reg[16]] 
set_property LOC SLICE_X34Y149 [get_cells shift_col_reg[17]] 
set_property LOC SLICE_X36Y149 [get_cells shift_col_reg[18]] 
set_property LOC SLICE_X38Y149 [get_cells shift_col_reg[19]] 
set_property LOC SLICE_X40Y149 [get_cells shift_col_reg[20]] 
set_property LOC SLICE_X42Y149 [get_cells shift_col_reg[21]] 
set_property LOC SLICE_X44Y149 [get_cells shift_col_reg[22]] 
set_property LOC SLICE_X46Y149 [get_cells shift_col_reg[23]] 
set_property LOC SLICE_X48Y149 [get_cells shift_col_reg[24]] 
set_property LOC SLICE_X50Y149 [get_cells shift_col_reg[25]] 
set_property LOC SLICE_X52Y149 [get_cells shift_col_reg[26]] 
set_property LOC SLICE_X54Y149 [get_cells shift_col_reg[27]] 
set_property LOC SLICE_X56Y149 [get_cells shift_col_reg[28]] 
set_property LOC SLICE_X1Y148 [get_cells shift_row_reg[1]] 
set_property LOC SLICE_X1Y147 [get_cells shift_row_reg[2]] 
set_property LOC SLICE_X1Y146 [get_cells shift_row_reg[3]] 
set_property LOC SLICE_X1Y145 [get_cells shift_row_reg[4]] 
set_property LOC SLICE_X1Y144 [get_cells shift_row_reg[5]] 
set_property LOC SLICE_X1Y143 [get_cells shift_row_reg[6]] 
set_property LOC SLICE_X1Y142 [get_cells shift_row_reg[7]] 
set_property LOC SLICE_X1Y141 [get_cells shift_row_reg[8]] 
set_property LOC SLICE_X1Y140 [get_cells shift_row_reg[9]] 
set_property LOC SLICE_X1Y139 [get_cells shift_row_reg[10]] 
set_property LOC SLICE_X1Y138 [get_cells shift_row_reg[11]] 
set_property LOC SLICE_X1Y137 [get_cells shift_row_reg[12]] 
set_property LOC SLICE_X1Y136 [get_cells shift_row_reg[13]] 
set_property LOC SLICE_X1Y135 [get_cells shift_row_reg[14]] 
set_property LOC SLICE_X1Y134 [get_cells shift_row_reg[15]] 
set_property LOC SLICE_X1Y133 [get_cells shift_row_reg[16]] 
set_property LOC SLICE_X1Y132 [get_cells shift_row_reg[17]] 
set_property LOC SLICE_X1Y131 [get_cells shift_row_reg[18]] 
set_property LOC SLICE_X1Y130 [get_cells shift_row_reg[19]] 
set_property LOC SLICE_X1Y129 [get_cells shift_row_reg[20]] 
set_property LOC SLICE_X1Y128 [get_cells shift_row_reg[21]] 
set_property LOC SLICE_X1Y127 [get_cells shift_row_reg[22]] 
set_property LOC SLICE_X1Y126 [get_cells shift_row_reg[23]] 


set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[1].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[1].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[1].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[1].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[1].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[1].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[1].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[1].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[1].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[1].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[1].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[1].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[1].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[1].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[1].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[1].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[1].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[1].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[1].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[1].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[1].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[1].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[1].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[1].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[1].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[1].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[1].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[1].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[1].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[1].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[1].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[1].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[1].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[1].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[1].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[1].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[1].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[1].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[1].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[1].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[1].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[1].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[1].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[1].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[1].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[1].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[1].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[1].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[1].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[1].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[1].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[1].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[1].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[1].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[1].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[1].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[1].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[1].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[1].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[1].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[1].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[1].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[1].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[1].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[1].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[1].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[1].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[1].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[1].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[1].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[1].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[1].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[1].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[1].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[1].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[1].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[1].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[1].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[1].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[1].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[1].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[1].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[1].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[1].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[1].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[1].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[1].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[1].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[1].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[1].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[1].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[1].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[1].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[1].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[1].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[1].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[1].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[1].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[1].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[1].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[1].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[1].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[1].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[1].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[1].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[1].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[1].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[1].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[1].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[1].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[1].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[1].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[1].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[1].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[1].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[1].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[1].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[1].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[1].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[1].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[1].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[1].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[1].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[1].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[1].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[1].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[1].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[1].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[1].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[1].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[1].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[1].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[1].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[1].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[1].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[1].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[1].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[1].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[1].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[1].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[1].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[1].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[1].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[1].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[1].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[1].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[1].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[1].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[1].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[1].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[1].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[1].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[1].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[1].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[1].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[1].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[1].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[1].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[1].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[1].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[1].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[1].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[1].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[1].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[1].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[1].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[1].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[1].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[1].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[1].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[1].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[1].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[1].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[1].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[1].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[1].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[1].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[1].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[1].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[1].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[2].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[2].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[2].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[2].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[2].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[2].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[2].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[2].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[2].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[2].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[2].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[2].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[2].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[2].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[2].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[2].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[2].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[2].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[2].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[2].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[2].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[2].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[2].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[2].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[2].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[2].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[2].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[2].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[2].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[2].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[2].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[2].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[2].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[2].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[2].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[2].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[2].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[2].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[2].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[2].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[2].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[2].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[2].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[2].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[2].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[2].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[2].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[2].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[2].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[2].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[2].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[2].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[2].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[2].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[2].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[2].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[2].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[2].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[2].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[2].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[2].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[2].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[2].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[2].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[2].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[2].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[2].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[2].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[2].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[2].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[2].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[2].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[2].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[2].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[2].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[2].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[2].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[2].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[2].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[2].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[2].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[2].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[2].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[2].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[2].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[2].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[2].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[2].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[2].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[2].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[2].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[2].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[2].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[2].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[2].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[2].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[2].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[2].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[2].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[2].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[2].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[2].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[2].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[2].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[2].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[2].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[2].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[2].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[2].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[2].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[2].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[2].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[2].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[2].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[2].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[2].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[2].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[2].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[2].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[2].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[2].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[2].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[2].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[2].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[2].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[2].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[2].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[2].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[2].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[2].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[2].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[2].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[2].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[2].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[2].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[2].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[2].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[2].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[2].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[2].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[2].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[2].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[2].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[2].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[2].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[2].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[2].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[2].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[2].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[2].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[2].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[2].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[2].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[2].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[2].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[2].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[2].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[2].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[2].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[2].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[2].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[2].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[2].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[2].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[2].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[2].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[2].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[2].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[2].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[2].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[2].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[2].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[2].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[2].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[2].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[2].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[2].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[2].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[2].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[2].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[3].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[3].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[3].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[3].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[3].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[3].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[3].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[3].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[3].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[3].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[3].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[3].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[3].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[3].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[3].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[3].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[3].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[3].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[3].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[3].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[3].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[3].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[3].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[3].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[3].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[3].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[3].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[3].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[3].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[3].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[3].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[3].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[3].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[3].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[3].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[3].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[3].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[3].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[3].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[3].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[3].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[3].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[3].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[3].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[3].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[3].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[3].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[3].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[3].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[3].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[3].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[3].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[3].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[3].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[3].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[3].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[3].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[3].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[3].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[3].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[3].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[3].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[3].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[3].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[3].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[3].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[3].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[3].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[3].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[3].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[3].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[3].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[3].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[3].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[3].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[3].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[3].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[3].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[3].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[3].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[3].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[3].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[3].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[3].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[3].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[3].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[3].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[3].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[3].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[3].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[3].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[3].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[3].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[3].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[3].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[3].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[3].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[3].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[3].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[3].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[3].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[3].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[3].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[3].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[3].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[3].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[3].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[3].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[3].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[3].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[3].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[3].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[3].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[3].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[3].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[3].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[3].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[3].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[3].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[3].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[3].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[3].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[3].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[3].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[3].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[3].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[3].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[3].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[3].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[3].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[3].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[3].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[3].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[3].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[3].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[3].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[3].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[3].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[3].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[3].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[3].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[3].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[3].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[3].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[3].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[3].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[3].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[3].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[3].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[3].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[3].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[3].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[3].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[3].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[3].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[3].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[3].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[3].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[3].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[3].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[3].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[3].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[3].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[3].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[3].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[3].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[3].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[3].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[3].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[3].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[3].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[3].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[3].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[3].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[3].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[3].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[3].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[3].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[3].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[3].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[4].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[4].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[4].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[4].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[4].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[4].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[4].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[4].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[4].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[4].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[4].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[4].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[4].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[4].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[4].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[4].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[4].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[4].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[4].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[4].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[4].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[4].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[4].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[4].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[4].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[4].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[4].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[4].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[4].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[4].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[4].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[4].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[4].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[4].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[4].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[4].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[4].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[4].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[4].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[4].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[4].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[4].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[4].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[4].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[4].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[4].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[4].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[4].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[4].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[4].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[4].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[4].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[4].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[4].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[4].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[4].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[4].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[4].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[4].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[4].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[4].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[4].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[4].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[4].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[4].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[4].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[4].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[4].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[4].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[4].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[4].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[4].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[4].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[4].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[4].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[4].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[4].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[4].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[4].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[4].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[4].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[4].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[4].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[4].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[4].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[4].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[4].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[4].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[4].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[4].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[4].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[4].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[4].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[4].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[4].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[4].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[4].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[4].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[4].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[4].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[4].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[4].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[4].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[4].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[4].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[4].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[4].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[4].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[4].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[4].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[4].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[4].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[4].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[4].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[4].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[4].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[4].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[4].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[4].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[4].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[4].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[4].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[4].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[4].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[4].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[4].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[4].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[4].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[4].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[4].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[4].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[4].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[4].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[4].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[4].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[4].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[4].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[4].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[4].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[4].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[4].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[4].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[4].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[4].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[4].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[4].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[4].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[4].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[4].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[4].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[4].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[4].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[4].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[4].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[4].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[4].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[4].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[4].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[4].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[4].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[4].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[4].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[4].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[4].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[4].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[4].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[4].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[4].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[4].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[4].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[4].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[4].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[4].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[4].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[4].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[4].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[4].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[4].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[4].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[4].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[5].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[5].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[5].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[5].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[5].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[5].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[5].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[5].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[5].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[5].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[5].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[5].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[5].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[5].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[5].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[5].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[5].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[5].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[5].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[5].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[5].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[5].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[5].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[5].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[5].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[5].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[5].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[5].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[5].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[5].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[5].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[5].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[5].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[5].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[5].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[5].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[5].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[5].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[5].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[5].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[5].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[5].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[5].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[5].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[5].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[5].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[5].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[5].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[5].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[5].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[5].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[5].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[5].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[5].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[5].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[5].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[5].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[5].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[5].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[5].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[5].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[5].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[5].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[5].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[5].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[5].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[5].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[5].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[5].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[5].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[5].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[5].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[5].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[5].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[5].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[5].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[5].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[5].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[5].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[5].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[5].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[5].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[5].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[5].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[5].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[5].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[5].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[5].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[5].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[5].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[5].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[5].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[5].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[5].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[5].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[5].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[5].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[5].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[5].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[5].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[5].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[5].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[5].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[5].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[5].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[5].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[5].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[5].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[5].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[5].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[5].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[5].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[5].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[5].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[5].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[5].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[5].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[5].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[5].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[5].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[5].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[5].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[5].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[5].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[5].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[5].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[5].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[5].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[5].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[5].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[5].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[5].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[5].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[5].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[5].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[5].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[5].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[5].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[5].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[5].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[5].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[5].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[5].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[5].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[5].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[5].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[5].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[5].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[5].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[5].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[5].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[5].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[5].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[5].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[5].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[5].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[5].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[5].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[5].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[5].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[5].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[5].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[5].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[5].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[5].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[5].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[5].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[5].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[5].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[5].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[5].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[5].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[5].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[5].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[5].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[5].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[5].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[5].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[5].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[5].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[6].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[6].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[6].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[6].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[6].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[6].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[6].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[6].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[6].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[6].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[6].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[6].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[6].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[6].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[6].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[6].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[6].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[6].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[6].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[6].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[6].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[6].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[6].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[6].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[6].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[6].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[6].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[6].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[6].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[6].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[6].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[6].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[6].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[6].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[6].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[6].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[6].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[6].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[6].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[6].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[6].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[6].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[6].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[6].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[6].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[6].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[6].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[6].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[6].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[6].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[6].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[6].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[6].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[6].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[6].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[6].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[6].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[6].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[6].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[6].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[6].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[6].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[6].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[6].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[6].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[6].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[6].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[6].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[6].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[6].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[6].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[6].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[6].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[6].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[6].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[6].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[6].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[6].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[6].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[6].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[6].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[6].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[6].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[6].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[6].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[6].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[6].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[6].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[6].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[6].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[6].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[6].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[6].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[6].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[6].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[6].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[6].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[6].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[6].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[6].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[6].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[6].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[6].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[6].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[6].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[6].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[6].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[6].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[6].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[6].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[6].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[6].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[6].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[6].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[6].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[6].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[6].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[6].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[6].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[6].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[6].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[6].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[6].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[6].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[6].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[6].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[6].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[6].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[6].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[6].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[6].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[6].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[6].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[6].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[6].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[6].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[6].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[6].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[6].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[6].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[6].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[6].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[6].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[6].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[6].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[6].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[6].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[6].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[6].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[6].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[6].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[6].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[6].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[6].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[6].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[6].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[6].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[6].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[6].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[6].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[6].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[6].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[6].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[6].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[6].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[6].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[6].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[6].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[6].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[6].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[6].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[6].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[6].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[6].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[6].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[6].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[6].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[6].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[6].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[6].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[7].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[7].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[7].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[7].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[7].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[7].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[7].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[7].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[7].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[7].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[7].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[7].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[7].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[7].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[7].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[7].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[7].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[7].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[7].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[7].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[7].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[7].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[7].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[7].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[7].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[7].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[7].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[7].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[7].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[7].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[7].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[7].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[7].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[7].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[7].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[7].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[7].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[7].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[7].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[7].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[7].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[7].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[7].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[7].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[7].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[7].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[7].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[7].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[7].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[7].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[7].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[7].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[7].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[7].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[7].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[7].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[7].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[7].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[7].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[7].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[7].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[7].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[7].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[7].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[7].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[7].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[7].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[7].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[7].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[7].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[7].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[7].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[7].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[7].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[7].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[7].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[7].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[7].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[7].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[7].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[7].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[7].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[7].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[7].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[7].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[7].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[7].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[7].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[7].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[7].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[7].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[7].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[7].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[7].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[7].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[7].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[7].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[7].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[7].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[7].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[7].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[7].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[7].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[7].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[7].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[7].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[7].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[7].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[7].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[7].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[7].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[7].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[7].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[7].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[7].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[7].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[7].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[7].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[7].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[7].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[7].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[7].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[7].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[7].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[7].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[7].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[7].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[7].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[7].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[7].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[7].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[7].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[7].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[7].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[7].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[7].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[7].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[7].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[7].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[7].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[7].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[7].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[7].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[7].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[7].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[7].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[7].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[7].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[7].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[7].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[7].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[7].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[7].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[7].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[7].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[7].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[7].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[7].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[7].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[7].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[7].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[7].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[7].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[7].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[7].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[7].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[7].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[7].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[7].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[7].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[7].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[7].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[7].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[7].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[7].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[7].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[7].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[7].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[7].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[7].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[8].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[8].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[8].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[8].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[8].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[8].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[8].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[8].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[8].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[8].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[8].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[8].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[8].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[8].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[8].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[8].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[8].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[8].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[8].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[8].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[8].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[8].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[8].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[8].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[8].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[8].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[8].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[8].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[8].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[8].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[8].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[8].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[8].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[8].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[8].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[8].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[8].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[8].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[8].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[8].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[8].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[8].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[8].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[8].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[8].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[8].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[8].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[8].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[8].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[8].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[8].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[8].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[8].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[8].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[8].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[8].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[8].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[8].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[8].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[8].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[8].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[8].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[8].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[8].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[8].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[8].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[8].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[8].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[8].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[8].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[8].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[8].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[8].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[8].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[8].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[8].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[8].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[8].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[8].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[8].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[8].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[8].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[8].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[8].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[8].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[8].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[8].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[8].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[8].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[8].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[8].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[8].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[8].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[8].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[8].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[8].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[8].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[8].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[8].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[8].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[8].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[8].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[8].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[8].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[8].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[8].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[8].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[8].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[8].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[8].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[8].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[8].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[8].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[8].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[8].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[8].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[8].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[8].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[8].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[8].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[8].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[8].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[8].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[8].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[8].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[8].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[8].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[8].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[8].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[8].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[8].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[8].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[8].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[8].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[8].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[8].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[8].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[8].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[8].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[8].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[8].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[8].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[8].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[8].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[8].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[8].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[8].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[8].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[8].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[8].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[8].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[8].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[8].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[8].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[8].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[8].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[8].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[8].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[8].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[8].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[8].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[8].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[8].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[8].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[8].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[8].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[8].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[8].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[8].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[8].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[8].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[8].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[8].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[8].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[8].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[8].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[8].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[8].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[8].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[8].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[9].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[9].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[9].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[9].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[9].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[9].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[9].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[9].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[9].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[9].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[9].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[9].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[9].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[9].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[9].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[9].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[9].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[9].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[9].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[9].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[9].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[9].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[9].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[9].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[9].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[9].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[9].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[9].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[9].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[9].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[9].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[9].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[9].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[9].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[9].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[9].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[9].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[9].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[9].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[9].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[9].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[9].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[9].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[9].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[9].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[9].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[9].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[9].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[9].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[9].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[9].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[9].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[9].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[9].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[9].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[9].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[9].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[9].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[9].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[9].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[9].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[9].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[9].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[9].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[9].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[9].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[9].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[9].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[9].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[9].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[9].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[9].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[9].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[9].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[9].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[9].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[9].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[9].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[9].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[9].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[9].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[9].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[9].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[9].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[9].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[9].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[9].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[9].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[9].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[9].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[9].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[9].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[9].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[9].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[9].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[9].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[9].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[9].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[9].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[9].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[9].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[9].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[9].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[9].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[9].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[9].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[9].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[9].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[9].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[9].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[9].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[9].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[9].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[9].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[9].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[9].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[9].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[9].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[9].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[9].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[9].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[9].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[9].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[9].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[9].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[9].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[9].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[9].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[9].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[9].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[9].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[9].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[9].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[9].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[9].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[9].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[9].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[9].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[9].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[9].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[9].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[9].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[9].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[9].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[9].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[9].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[9].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[9].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[9].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[9].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[9].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[9].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[9].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[9].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[9].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[9].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[9].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[9].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[9].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[9].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[9].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[9].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[9].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[9].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[9].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[9].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[9].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[9].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[9].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[9].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[9].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[9].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[9].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[9].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[9].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[9].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[9].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[9].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[9].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[9].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[10].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[10].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[10].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[10].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[10].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[10].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[10].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[10].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[10].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[10].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[10].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[10].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[10].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[10].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[10].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[10].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[10].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[10].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[10].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[10].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[10].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[10].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[10].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[10].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[10].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[10].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[10].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[10].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[10].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[10].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[10].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[10].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[10].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[10].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[10].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[10].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[10].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[10].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[10].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[10].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[10].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[10].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[10].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[10].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[10].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[10].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[10].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[10].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[10].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[10].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[10].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[10].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[10].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[10].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[10].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[10].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[10].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[10].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[10].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[10].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[10].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[10].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[10].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[10].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[10].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[10].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[10].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[10].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[10].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[10].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[10].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[10].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[10].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[10].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[10].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[10].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[10].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[10].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[10].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[10].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[10].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[10].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[10].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[10].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[10].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[10].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[10].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[10].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[10].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[10].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[10].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[10].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[10].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[10].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[10].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[10].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[10].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[10].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[10].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[10].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[10].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[10].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[10].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[10].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[10].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[10].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[10].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[10].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[10].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[10].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[10].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[10].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[10].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[10].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[10].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[10].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[10].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[10].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[10].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[10].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[10].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[10].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[10].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[10].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[10].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[10].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[10].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[10].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[10].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[10].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[10].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[10].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[10].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[10].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[10].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[10].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[10].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[10].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[10].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[10].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[10].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[10].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[10].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[10].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[10].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[10].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[10].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[10].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[10].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[10].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[10].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[10].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[10].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[10].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[10].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[10].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[10].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[10].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[10].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[10].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[10].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[10].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[10].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[10].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[10].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[10].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[10].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[10].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[10].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[10].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[10].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[10].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[10].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[10].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[10].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[10].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[10].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[10].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[10].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[10].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[11].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[11].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[11].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[11].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[11].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[11].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[11].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[11].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[11].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[11].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[11].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[11].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[11].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[11].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[11].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[11].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[11].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[11].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[11].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[11].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[11].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[11].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[11].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[11].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[11].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[11].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[11].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[11].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[11].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[11].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[11].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[11].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[11].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[11].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[11].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[11].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[11].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[11].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[11].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[11].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[11].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[11].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[11].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[11].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[11].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[11].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[11].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[11].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[11].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[11].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[11].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[11].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[11].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[11].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[11].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[11].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[11].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[11].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[11].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[11].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[11].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[11].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[11].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[11].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[11].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[11].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[11].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[11].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[11].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[11].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[11].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[11].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[11].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[11].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[11].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[11].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[11].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[11].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[11].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[11].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[11].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[11].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[11].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[11].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[11].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[11].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[11].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[11].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[11].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[11].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[11].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[11].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[11].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[11].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[11].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[11].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[11].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[11].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[11].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[11].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[11].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[11].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[11].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[11].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[11].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[11].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[11].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[11].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[11].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[11].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[11].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[11].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[11].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[11].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[11].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[11].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[11].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[11].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[11].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[11].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[11].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[11].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[11].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[11].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[11].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[11].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[11].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[11].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[11].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[11].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[11].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[11].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[11].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[11].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[11].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[11].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[11].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[11].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[11].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[11].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[11].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[11].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[11].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[11].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[11].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[11].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[11].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[11].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[11].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[11].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[11].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[11].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[11].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[11].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[11].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[11].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[11].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[11].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[11].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[11].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[11].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[11].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[11].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[11].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[11].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[11].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[11].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[11].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[11].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[11].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[11].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[11].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[11].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[11].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[11].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[11].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[11].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[11].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[11].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[11].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[12].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[12].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[12].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[12].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[12].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[12].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[12].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[12].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[12].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[12].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[12].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[12].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[12].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[12].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[12].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[12].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[12].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[12].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[12].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[12].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[12].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[12].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[12].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[12].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[12].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[12].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[12].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[12].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[12].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[12].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[12].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[12].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[12].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[12].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[12].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[12].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[12].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[12].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[12].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[12].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[12].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[12].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[12].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[12].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[12].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[12].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[12].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[12].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[12].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[12].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[12].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[12].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[12].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[12].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[12].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[12].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[12].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[12].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[12].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[12].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[12].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[12].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[12].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[12].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[12].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[12].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[12].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[12].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[12].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[12].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[12].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[12].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[12].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[12].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[12].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[12].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[12].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[12].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[12].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[12].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[12].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[12].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[12].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[12].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[12].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[12].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[12].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[12].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[12].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[12].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[12].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[12].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[12].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[12].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[12].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[12].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[12].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[12].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[12].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[12].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[12].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[12].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[12].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[12].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[12].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[12].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[12].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[12].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[12].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[12].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[12].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[12].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[12].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[12].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[12].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[12].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[12].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[12].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[12].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[12].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[12].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[12].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[12].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[12].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[12].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[12].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[12].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[12].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[12].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[12].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[12].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[12].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[12].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[12].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[12].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[12].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[12].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[12].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[12].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[12].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[12].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[12].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[12].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[12].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[12].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[12].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[12].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[12].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[12].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[12].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[12].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[12].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[12].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[12].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[12].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[12].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[12].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[12].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[12].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[12].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[12].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[12].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[12].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[12].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[12].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[12].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[12].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[12].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[12].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[12].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[12].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[12].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[12].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[12].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[12].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[12].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[12].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[12].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[12].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[12].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[13].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[13].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[13].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[13].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[13].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[13].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[13].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[13].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[13].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[13].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[13].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[13].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[13].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[13].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[13].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[13].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[13].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[13].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[13].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[13].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[13].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[13].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[13].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[13].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[13].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[13].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[13].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[13].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[13].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[13].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[13].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[13].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[13].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[13].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[13].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[13].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[13].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[13].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[13].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[13].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[13].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[13].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[13].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[13].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[13].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[13].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[13].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[13].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[13].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[13].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[13].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[13].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[13].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[13].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[13].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[13].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[13].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[13].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[13].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[13].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[13].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[13].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[13].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[13].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[13].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[13].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[13].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[13].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[13].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[13].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[13].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[13].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[13].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[13].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[13].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[13].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[13].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[13].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[13].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[13].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[13].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[13].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[13].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[13].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[13].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[13].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[13].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[13].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[13].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[13].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[13].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[13].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[13].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[13].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[13].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[13].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[13].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[13].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[13].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[13].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[13].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[13].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[13].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[13].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[13].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[13].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[13].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[13].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[13].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[13].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[13].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[13].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[13].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[13].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[13].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[13].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[13].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[13].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[13].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[13].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[13].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[13].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[13].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[13].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[13].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[13].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[13].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[13].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[13].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[13].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[13].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[13].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[13].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[13].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[13].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[13].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[13].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[13].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[13].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[13].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[13].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[13].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[13].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[13].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[13].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[13].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[13].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[13].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[13].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[13].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[13].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[13].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[13].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[13].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[13].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[13].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[13].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[13].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[13].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[13].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[13].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[13].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[13].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[13].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[13].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[13].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[13].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[13].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[13].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[13].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[13].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[13].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[13].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[13].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[13].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[13].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[13].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[13].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[13].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[13].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[14].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[14].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[14].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[14].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[14].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[14].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[14].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[14].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[14].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[14].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[14].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[14].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[14].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[14].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[14].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[14].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[14].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[14].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[14].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[14].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[14].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[14].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[14].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[14].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[14].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[14].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[14].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[14].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[14].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[14].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[14].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[14].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[14].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[14].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[14].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[14].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[14].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[14].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[14].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[14].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[14].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[14].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[14].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[14].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[14].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[14].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[14].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[14].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[14].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[14].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[14].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[14].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[14].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[14].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[14].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[14].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[14].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[14].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[14].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[14].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[14].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[14].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[14].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[14].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[14].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[14].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[14].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[14].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[14].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[14].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[14].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[14].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[14].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[14].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[14].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[14].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[14].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[14].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[14].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[14].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[14].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[14].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[14].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[14].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[14].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[14].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[14].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[14].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[14].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[14].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[14].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[14].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[14].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[14].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[14].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[14].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[14].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[14].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[14].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[14].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[14].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[14].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[14].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[14].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[14].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[14].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[14].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[14].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[14].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[14].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[14].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[14].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[14].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[14].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[14].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[14].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[14].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[14].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[14].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[14].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[14].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[14].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[14].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[14].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[14].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[14].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[14].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[14].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[14].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[14].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[14].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[14].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[14].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[14].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[14].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[14].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[14].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[14].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[14].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[14].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[14].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[14].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[14].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[14].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[14].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[14].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[14].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[14].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[14].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[14].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[14].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[14].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[14].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[14].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[14].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[14].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[14].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[14].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[14].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[14].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[14].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[14].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[14].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[14].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[14].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[14].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[14].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[14].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[14].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[14].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[14].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[14].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[14].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[14].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[14].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[14].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[14].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[14].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[14].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[14].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[15].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[15].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[15].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[15].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[15].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[15].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[15].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[15].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[15].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[15].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[15].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[15].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[15].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[15].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[15].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[15].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[15].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[15].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[15].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[15].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[15].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[15].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[15].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[15].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[15].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[15].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[15].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[15].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[15].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[15].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[15].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[15].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[15].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[15].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[15].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[15].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[15].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[15].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[15].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[15].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[15].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[15].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[15].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[15].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[15].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[15].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[15].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[15].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[15].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[15].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[15].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[15].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[15].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[15].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[15].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[15].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[15].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[15].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[15].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[15].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[15].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[15].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[15].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[15].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[15].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[15].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[15].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[15].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[15].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[15].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[15].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[15].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[15].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[15].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[15].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[15].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[15].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[15].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[15].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[15].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[15].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[15].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[15].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[15].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[15].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[15].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[15].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[15].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[15].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[15].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[15].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[15].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[15].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[15].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[15].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[15].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[15].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[15].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[15].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[15].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[15].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[15].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[15].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[15].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[15].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[15].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[15].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[15].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[15].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[15].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[15].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[15].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[15].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[15].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[15].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[15].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[15].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[15].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[15].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[15].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[15].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[15].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[15].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[15].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[15].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[15].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[15].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[15].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[15].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[15].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[15].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[15].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[15].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[15].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[15].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[15].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[15].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[15].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[15].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[15].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[15].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[15].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[15].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[15].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[15].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[15].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[15].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[15].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[15].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[15].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[15].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[15].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[15].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[15].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[15].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[15].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[15].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[15].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[15].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[15].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[15].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[15].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[15].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[15].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[15].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[15].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[15].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[15].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[15].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[15].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[15].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[15].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[15].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[15].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[15].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[15].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[15].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[15].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[15].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[15].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[16].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[16].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[16].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[16].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[16].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[16].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[16].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[16].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[16].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[16].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[16].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[16].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[16].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[16].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[16].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[16].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[16].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[16].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[16].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[16].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[16].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[16].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[16].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[16].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[16].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[16].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[16].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[16].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[16].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[16].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[16].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[16].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[16].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[16].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[16].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[16].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[16].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[16].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[16].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[16].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[16].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[16].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[16].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[16].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[16].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[16].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[16].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[16].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[16].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[16].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[16].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[16].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[16].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[16].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[16].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[16].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[16].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[16].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[16].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[16].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[16].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[16].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[16].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[16].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[16].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[16].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[16].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[16].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[16].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[16].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[16].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[16].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[16].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[16].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[16].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[16].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[16].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[16].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[16].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[16].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[16].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[16].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[16].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[16].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[16].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[16].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[16].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[16].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[16].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[16].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[16].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[16].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[16].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[16].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[16].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[16].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[16].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[16].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[16].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[16].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[16].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[16].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[16].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[16].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[16].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[16].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[16].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[16].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[16].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[16].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[16].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[16].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[16].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[16].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[16].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[16].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[16].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[16].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[16].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[16].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[16].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[16].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[16].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[16].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[16].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[16].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[16].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[16].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[16].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[16].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[16].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[16].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[16].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[16].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[16].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[16].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[16].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[16].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[16].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[16].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[16].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[16].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[16].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[16].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[16].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[16].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[16].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[16].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[16].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[16].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[16].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[16].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[16].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[16].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[16].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[16].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[16].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[16].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[16].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[16].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[16].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[16].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[16].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[16].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[16].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[16].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[16].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[16].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[16].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[16].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[16].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[16].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[16].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[16].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[16].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[16].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[16].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[16].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[16].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[16].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[17].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[17].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[17].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[17].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[17].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[17].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[17].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[17].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[17].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[17].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[17].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[17].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[17].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[17].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[17].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[17].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[17].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[17].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[17].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[17].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[17].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[17].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[17].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[17].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[17].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[17].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[17].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[17].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[17].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[17].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[17].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[17].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[17].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[17].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[17].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[17].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[17].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[17].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[17].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[17].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[17].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[17].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[17].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[17].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[17].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[17].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[17].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[17].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[17].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[17].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[17].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[17].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[17].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[17].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[17].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[17].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[17].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[17].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[17].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[17].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[17].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[17].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[17].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[17].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[17].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[17].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[17].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[17].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[17].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[17].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[17].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[17].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[17].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[17].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[17].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[17].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[17].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[17].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[17].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[17].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[17].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[17].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[17].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[17].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[17].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[17].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[17].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[17].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[17].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[17].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[17].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[17].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[17].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[17].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[17].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[17].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[17].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[17].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[17].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[17].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[17].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[17].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[17].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[17].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[17].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[17].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[17].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[17].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[17].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[17].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[17].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[17].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[17].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[17].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[17].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[17].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[17].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[17].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[17].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[17].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[17].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[17].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[17].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[17].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[17].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[17].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[17].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[17].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[17].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[17].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[17].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[17].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[17].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[17].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[17].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[17].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[17].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[17].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[17].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[17].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[17].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[17].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[17].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[17].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[17].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[17].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[17].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[17].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[17].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[17].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[17].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[17].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[17].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[17].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[17].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[17].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[17].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[17].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[17].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[17].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[17].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[17].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[17].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[17].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[17].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[17].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[17].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[17].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[17].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[17].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[17].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[17].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[17].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[17].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[17].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[17].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[17].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[17].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[17].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[17].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[18].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[18].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[18].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[18].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[18].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[18].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[18].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[18].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[18].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[18].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[18].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[18].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[18].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[18].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[18].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[18].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[18].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[18].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[18].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[18].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[18].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[18].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[18].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[18].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[18].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[18].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[18].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[18].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[18].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[18].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[18].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[18].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[18].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[18].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[18].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[18].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[18].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[18].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[18].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[18].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[18].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[18].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[18].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[18].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[18].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[18].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[18].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[18].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[18].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[18].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[18].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[18].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[18].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[18].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[18].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[18].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[18].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[18].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[18].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[18].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[18].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[18].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[18].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[18].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[18].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[18].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[18].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[18].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[18].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[18].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[18].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[18].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[18].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[18].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[18].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[18].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[18].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[18].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[18].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[18].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[18].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[18].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[18].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[18].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[18].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[18].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[18].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[18].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[18].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[18].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[18].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[18].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[18].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[18].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[18].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[18].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[18].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[18].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[18].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[18].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[18].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[18].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[18].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[18].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[18].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[18].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[18].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[18].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[18].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[18].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[18].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[18].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[18].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[18].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[18].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[18].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[18].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[18].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[18].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[18].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[18].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[18].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[18].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[18].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[18].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[18].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[18].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[18].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[18].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[18].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[18].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[18].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[18].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[18].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[18].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[18].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[18].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[18].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[18].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[18].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[18].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[18].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[18].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[18].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[18].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[18].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[18].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[18].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[18].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[18].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[18].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[18].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[18].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[18].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[18].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[18].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[18].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[18].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[18].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[18].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[18].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[18].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[18].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[18].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[18].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[18].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[18].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[18].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[18].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[18].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[18].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[18].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[18].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[18].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[18].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[18].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[18].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[18].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[18].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[18].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[19].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[19].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[19].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[19].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[19].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[19].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[19].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[19].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[19].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[19].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[19].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[19].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[19].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[19].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[19].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[19].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[19].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[19].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[19].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[19].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[19].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[19].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[19].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[19].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[19].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[19].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[19].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[19].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[19].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[19].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[19].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[19].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[19].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[19].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[19].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[19].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[19].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[19].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[19].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[19].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[19].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[19].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[19].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[19].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[19].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[19].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[19].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[19].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[19].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[19].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[19].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[19].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[19].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[19].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[19].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[19].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[19].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[19].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[19].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[19].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[19].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[19].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[19].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[19].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[19].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[19].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[19].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[19].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[19].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[19].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[19].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[19].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[19].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[19].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[19].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[19].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[19].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[19].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[19].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[19].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[19].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[19].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[19].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[19].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[19].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[19].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[19].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[19].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[19].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[19].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[19].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[19].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[19].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[19].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[19].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[19].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[19].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[19].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[19].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[19].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[19].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[19].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[19].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[19].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[19].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[19].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[19].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[19].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[19].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[19].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[19].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[19].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[19].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[19].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[19].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[19].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[19].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[19].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[19].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[19].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[19].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[19].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[19].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[19].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[19].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[19].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[19].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[19].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[19].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[19].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[19].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[19].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[19].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[19].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[19].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[19].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[19].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[19].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[19].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[19].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[19].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[19].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[19].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[19].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[19].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[19].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[19].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[19].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[19].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[19].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[19].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[19].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[19].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[19].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[19].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[19].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[19].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[19].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[19].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[19].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[19].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[19].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[19].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[19].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[19].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[19].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[19].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[19].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[19].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[19].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[19].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[19].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[19].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[19].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[19].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[19].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[19].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[19].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[19].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[19].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[20].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[20].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[20].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[20].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[20].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[20].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[20].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[20].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[20].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[20].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[20].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[20].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[20].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[20].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[20].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[20].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[20].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[20].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[20].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[20].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[20].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[20].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[20].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[20].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[20].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[20].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[20].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[20].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[20].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[20].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[20].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[20].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[20].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[20].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[20].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[20].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[20].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[20].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[20].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[20].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[20].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[20].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[20].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[20].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[20].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[20].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[20].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[20].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[20].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[20].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[20].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[20].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[20].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[20].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[20].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[20].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[20].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[20].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[20].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[20].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[20].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[20].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[20].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[20].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[20].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[20].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[20].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[20].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[20].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[20].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[20].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[20].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[20].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[20].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[20].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[20].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[20].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[20].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[20].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[20].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[20].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[20].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[20].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[20].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[20].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[20].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[20].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[20].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[20].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[20].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[20].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[20].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[20].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[20].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[20].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[20].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[20].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[20].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[20].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[20].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[20].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[20].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[20].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[20].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[20].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[20].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[20].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[20].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[20].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[20].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[20].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[20].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[20].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[20].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[20].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[20].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[20].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[20].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[20].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[20].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[20].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[20].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[20].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[20].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[20].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[20].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[20].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[20].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[20].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[20].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[20].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[20].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[20].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[20].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[20].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[20].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[20].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[20].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[20].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[20].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[20].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[20].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[20].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[20].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[20].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[20].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[20].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[20].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[20].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[20].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[20].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[20].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[20].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[20].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[20].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[20].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[20].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[20].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[20].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[20].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[20].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[20].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[20].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[20].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[20].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[20].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[20].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[20].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[20].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[20].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[20].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[20].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[20].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[20].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[20].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[20].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[20].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[20].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[20].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[20].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[21].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[21].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[21].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[21].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[21].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[21].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[21].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[21].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[21].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[21].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[21].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[21].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[21].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[21].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[21].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[21].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[21].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[21].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[21].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[21].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[21].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[21].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[21].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[21].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[21].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[21].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[21].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[21].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[21].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[21].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[21].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[21].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[21].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[21].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[21].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[21].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[21].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[21].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[21].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[21].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[21].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[21].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[21].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[21].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[21].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[21].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[21].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[21].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[21].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[21].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[21].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[21].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[21].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[21].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[21].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[21].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[21].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[21].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[21].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[21].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[21].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[21].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[21].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[21].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[21].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[21].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[21].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[21].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[21].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[21].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[21].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[21].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[21].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[21].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[21].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[21].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[21].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[21].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[21].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[21].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[21].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[21].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[21].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[21].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[21].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[21].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[21].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[21].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[21].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[21].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[21].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[21].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[21].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[21].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[21].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[21].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[21].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[21].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[21].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[21].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[21].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[21].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[21].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[21].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[21].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[21].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[21].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[21].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[21].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[21].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[21].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[21].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[21].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[21].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[21].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[21].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[21].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[21].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[21].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[21].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[21].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[21].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[21].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[21].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[21].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[21].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[21].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[21].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[21].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[21].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[21].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[21].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[21].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[21].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[21].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[21].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[21].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[21].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[21].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[21].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[21].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[21].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[21].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[21].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[21].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[21].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[21].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[21].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[21].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[21].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[21].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[21].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[21].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[21].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[21].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[21].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[21].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[21].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[21].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[21].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[21].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[21].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[21].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[21].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[21].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[21].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[21].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[21].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[21].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[21].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[21].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[21].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[21].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[21].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[21].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[21].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[21].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[21].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[21].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[21].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[22].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[22].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[22].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[22].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[22].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[22].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[22].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[22].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[22].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[22].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[22].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[22].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[22].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[22].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[22].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[22].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[22].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[22].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[22].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[22].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[22].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[22].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[22].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[22].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[22].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[22].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[22].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[22].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[22].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[22].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[22].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[22].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[22].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[22].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[22].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[22].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[22].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[22].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[22].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[22].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[22].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[22].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[22].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[22].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[22].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[22].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[22].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[22].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[22].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[22].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[22].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[22].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[22].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[22].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[22].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[22].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[22].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[22].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[22].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[22].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[22].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[22].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[22].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[22].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[22].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[22].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[22].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[22].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[22].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[22].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[22].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[22].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[22].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[22].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[22].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[22].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[22].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[22].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[22].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[22].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[22].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[22].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[22].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[22].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[22].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[22].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[22].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[22].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[22].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[22].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[22].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[22].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[22].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[22].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[22].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[22].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[22].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[22].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[22].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[22].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[22].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[22].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[22].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[22].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[22].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[22].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[22].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[22].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[22].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[22].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[22].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[22].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[22].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[22].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[22].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[22].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[22].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[22].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[22].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[22].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[22].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[22].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[22].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[22].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[22].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[22].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[22].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[22].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[22].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[22].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[22].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[22].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[22].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[22].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[22].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[22].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[22].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[22].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[22].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[22].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[22].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[22].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[22].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[22].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[22].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[22].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[22].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[22].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[22].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[22].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[22].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[22].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[22].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[22].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[22].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[22].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[22].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[22].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[22].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[22].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[22].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[22].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[22].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[22].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[22].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[22].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[22].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[22].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[22].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[22].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[22].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[22].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[22].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[22].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[22].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[22].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[22].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[22].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[22].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[22].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[23].a[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[23].a[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[23].a[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[23].a[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[23].a[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[23].a[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[23].a[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[23].a[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[23].a[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[23].a[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[23].a[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[23].a[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[23].a[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[23].a[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[23].a[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[23].a[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[23].a[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[23].a[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[23].a[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[23].a[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[23].a[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[23].a[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[23].a[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[23].a[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[23].a[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[23].a[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[23].a[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[23].a[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[23].a[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[23].a[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[23].a[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[23].a[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[23].a[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[23].a[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[23].a[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[23].a[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[23].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[23].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[23].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[23].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[23].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[23].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[23].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[23].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[23].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[23].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[23].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[23].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[23].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[23].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[23].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[23].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[23].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[23].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[23].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[23].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[23].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[23].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[23].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[23].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[23].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[23].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[23].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[23].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[23].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[23].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[23].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[23].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[23].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[23].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[23].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[23].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[23].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[23].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[23].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[23].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[23].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[23].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[23].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[23].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[23].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[23].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[23].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[23].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[23].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[23].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[23].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[23].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[23].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[23].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[23].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[23].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[23].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[23].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[23].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[23].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[23].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[23].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[23].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[23].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[23].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[23].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[23].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[23].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[23].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[23].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[23].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[23].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[23].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[23].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[23].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[23].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[23].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[23].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[23].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[23].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[23].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[23].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[23].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[23].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[23].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[23].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[23].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[23].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[23].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[23].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[23].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[23].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[23].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[23].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[23].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[23].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[23].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[23].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[23].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[23].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[23].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[23].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[23].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[23].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 }  } [get_nets {R[23].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  } [get_nets {R[23].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[23].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[23].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[23].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[23].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[23].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[23].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[23].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[23].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[23].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[23].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[23].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[23].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[23].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[23].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 }  } [get_nets {R[23].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 }  } [get_nets {R[23].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[23].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[23].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[23].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[23].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[23].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[23].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[23].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[23].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[23].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[23].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[23].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[23].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[23].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[23].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[23].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[23].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {R[23].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {R[23].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[23].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[23].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 }  } [get_nets {R[23].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }  } [get_nets {R[23].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[28].ro/reset}]

set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[1].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[1].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[1].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[1].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[1].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[1].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[1].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[1].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[23].ro/reset}]
