{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1700258360869 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DSDProject 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"DSDProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700258361334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700258361576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700258361576 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "D:/Documents/GitHub/DSDProject/db/vga_pll_25_175_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 5169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1700258362204 ""}  } { { "db/vga_pll_25_175_altpll.v" "" { Text "D:/Documents/GitHub/DSDProject/db/vga_pll_25_175_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 5169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1700258362204 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700258363542 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700258363637 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700258365768 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 75994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700258365993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 75996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700258365993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 75998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700258365993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 76000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700258365993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 76002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700258365993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 76004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700258365993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 76006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700258365993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 76008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700258365993 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700258365993 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700258365994 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700258365995 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700258365995 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700258365995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700258366060 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 38 " "No exact pin location assignment(s) for 15 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1700258372370 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "The Timing Analyzer is analyzing 54 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1700258378735 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSDProject.sdc " "Synopsys Design Constraints File file not found: 'DSDProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700258378767 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700258378792 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700258378923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|projectile_clock~0\|combout " "Node \"U3\|projectile_clock~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258379053 ""} { "Warning" "WSTA_SCC_NODE" "U3\|projectile_clock~0\|datac " "Node \"U3\|projectile_clock~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258379053 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 107 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1700258379053 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|PC\|pause~2  from: datac  to: combout " "Cell: U3\|PC\|pause~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700258379112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|projectile_clock~0  from: datad  to: combout " "Cell: U3\|projectile_clock~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700258379112 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1700258379112 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700258379370 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700258379398 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700258379432 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixel_clk_m~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node pixel_clk_m~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700258382859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[1\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[1\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[2\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[2\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[3\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[3\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[4\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[4\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[5\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[5\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[6\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[6\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[7\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[7\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[8\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[8\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[9\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[9\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[10\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[10\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1700258382859 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700258382859 ""}  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 75980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700258382859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700258382860 ""}  } { { "db/vga_pll_25_175_altpll.v" "" { Text "D:/Documents/GitHub/DSDProject/db/vga_pll_25_175_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 5169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700258382860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_RNG~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node reset_RNG~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700258382860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[5\]~14 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[5\]~14" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 20349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[4\]~10 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[4\]~10" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 20345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[3\]~6 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[3\]~6" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 20341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[2\]~2 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[2\]~2" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 20337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[8\]~26 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[8\]~26" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 20361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[7\]~22 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[7\]~22" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 20357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[6\]~18 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[6\]~18" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 20353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[9\]~30 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[9\]~30" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 20365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[1\]~34 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[1\]~34" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 20373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[0\]~38 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[0\]~38" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 20377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382860 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700258382860 ""}  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 75986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700258382860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|pause:PC\|pauseClk  " "Automatically promoted node dsdproject:U3\|pause:PC\|pauseClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700258382861 ""}  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700258382861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|projectile_clock~0  " "Automatically promoted node dsdproject:U3\|projectile_clock~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700258382861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|projectile_clock~0 " "Destination node dsdproject:U3\|projectile_clock~0" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 107 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 62825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700258382861 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 107 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 62825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700258382861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|movement_clock  " "Automatically promoted node dsdproject:U3\|movement_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700258382861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|movement_clock~0 " "Destination node dsdproject:U3\|movement_clock~0" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 106 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 43673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700258382861 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 106 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 4112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700258382861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "Automatically promoted node dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700258382861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp~0 " "Destination node dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp~0" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 151 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 71620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700258382861 ""}  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 151 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700258382861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:U2\|disp_ena  " "Automatically promoted node vga_controller:U2\|disp_ena " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700258382861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[31\] " "Destination node dsdproject:U3\|mountain_counter\[31\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[30\] " "Destination node dsdproject:U3\|mountain_counter\[30\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[29\] " "Destination node dsdproject:U3\|mountain_counter\[29\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[28\] " "Destination node dsdproject:U3\|mountain_counter\[28\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[27\] " "Destination node dsdproject:U3\|mountain_counter\[27\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[26\] " "Destination node dsdproject:U3\|mountain_counter\[26\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[25\] " "Destination node dsdproject:U3\|mountain_counter\[25\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[24\] " "Destination node dsdproject:U3\|mountain_counter\[24\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[23\] " "Destination node dsdproject:U3\|mountain_counter\[23\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[22\] " "Destination node dsdproject:U3\|mountain_counter\[22\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1700258382861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700258382861 ""}  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 5167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700258382861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|mountain_clk  " "Automatically promoted node dsdproject:U3\|mountain_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700258382862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_clk~0 " "Destination node dsdproject:U3\|mountain_clk~0" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 71469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700258382862 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700258382862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|buzzer:B0\|bz1_clk  " "Automatically promoted node dsdproject:U3\|buzzer:B0\|bz1_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700258382863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|buzzer:B0\|bz1_clk~1 " "Destination node dsdproject:U3\|buzzer:B0\|bz1_clk~1" {  } { { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 71608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700258382863 ""}  } { { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700258382863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|controller:MC\|clock_x  " "Automatically promoted node dsdproject:U3\|controller:MC\|clock_x " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700258382863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|controller:MC\|clock_x~0 " "Destination node dsdproject:U3\|controller:MC\|clock_x~0" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 61275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700258382863 ""}  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700258382863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|controller:MC\|clock_y  " "Automatically promoted node dsdproject:U3\|controller:MC\|clock_y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700258382863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|controller:MC\|clock_y~0 " "Destination node dsdproject:U3\|controller:MC\|clock_y~0" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 61147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700258382863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700258382863 ""}  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700258382863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n_m~input (placed in PIN N15 (CLK2n, DIFFIO_RX_R38n, DIFFOUT_R38n, High_Speed)) " "Automatically promoted node reset_n_m~input (placed in PIN N15 (CLK2n, DIFFIO_RX_R38n, DIFFOUT_R38n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700258382863 ""}  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 75985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700258382863 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700258387592 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700258387613 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700258390996 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700258391029 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700258391054 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700258391081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700258397332 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700258397349 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700258397349 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 1 12 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 1 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1700258397493 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1700258397493 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1700258397493 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700258397494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700258397494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 12 24 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700258397494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 44 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700258397494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 42 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700258397494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700258397494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 59 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700258397494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700258397494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700258397494 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1700258397494 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1700258397494 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:38 " "Fitter preparation operations ending: elapsed time is 00:00:38" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700258402027 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700258402337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700258407947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700258429107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700258429641 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700258675108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:06 " "Fitter placement operations ending: elapsed time is 00:04:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700258675108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700258684481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+04 ns 21.0% " "2e+04 ns of routing delay (approximately 21.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1700258771677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "42 " "Router estimated average interconnect usage is 42% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "81 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 81% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 1 { 0 "Router estimated peak interconnect usage is 81% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700258782323 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700258782323 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1700258832219 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." 0 0 "Fitter" 0 -1 1700258832633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700260566709 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700260566709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:31:19 " "Fitter routing operations ending: elapsed time is 00:31:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700260566737 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 199.02 " "Total time spent on timing analysis during the Fitter is 199.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700260568599 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700260569009 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1700260569009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700260596794 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700260596856 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1700260596857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700260623533 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:01:05 " "Fitter post-fit operations ending: elapsed time is 00:01:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700260633241 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "5 " "Following 5 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pixel_clk_m a permanently disabled " "Pin pixel_clk_m has a permanently disabled output enable" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { pixel_clk_m } } } { "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pixel_clk_m" } } } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700260639764 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently enabled " "Pin GSENSOR_SDI has a permanently enabled output enable" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700260639764 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700260639764 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "buzzer1 a permanently enabled " "Pin buzzer1 has a permanently enabled output enable" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { buzzer1 } } } { "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buzzer1" } } } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700260639764 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "buzzer2 a permanently disabled " "Pin buzzer2 has a permanently disabled output enable" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { buzzer2 } } } { "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buzzer2" } } } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700260639764 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1700260639764 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/GitHub/DSDProject/output_files/DSDProject.fit.smsg " "Generated suppressed messages file D:/Documents/GitHub/DSDProject/output_files/DSDProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700260643520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6440 " "Peak virtual memory: 6440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700260651659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 16:37:31 2023 " "Processing ended: Fri Nov 17 16:37:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700260651659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:38:15 " "Elapsed time: 00:38:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700260651659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:58:56 " "Total CPU time (on all processors): 00:58:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700260651659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700260651659 ""}
