Information: Timer using 12 threads
Information: Corner Typical: no PVT mismatches. (PVT-032)
Information: Corner Fast: no PVT mismatches. (PVT-032)
Information: Corner Slow: no PVT mismatches. (PVT-032)
****************************************
Report : power
        -significant_digits 2
Design : dut_toplevel
Version: V-2023.12
Date   : Wed Jun  4 14:34:30 2025
****************************************
Information: Activity propagation will be performed for scenario Normal_Fast.
Information: Activity propagation will be performed for scenario PowerSave_Typical.
Warning: Cannot infer functionality of libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ff0p88v125c/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Information: Doing activity propagation for mode 'Normal' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario Normal_Fast (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation with 12 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Doing activity propagation for mode 'PowerSave' and corner 'Typical' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario PowerSave_Typical (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation with 12 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario Normal_Slow identical to that on Normal_Fast (POW-006)
Information: Propagated activity on scenario PowerSave_Slow identical to that on PowerSave_Typical (POW-006)
Information: Propagated activity on scenario PowerSave_Fast identical to that on PowerSave_Slow (POW-006)
Information: Propagated activity on scenario Normal_Typical identical to that on Normal_Fast (POW-006)
Information: The stitching and editing of coupling caps is turned OFF for design 'dut_toplevel.dlib:dut_toplevel/manual_floorplan.design'. (TIM-125)
Information: Design Average RC for design dut_toplevel  (NEX-011)
Information: r = 2.639551 ohm/um, via_r = 0.903480 ohm/cut, c = 0.112890 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.045109 ohm/um, via_r = 1.176629 ohm/cut, c = 0.107807 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'dut_toplevel'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1604, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Mode: Normal
Corner: Fast
Scenario: Normal_Fast
Voltage: 0.88
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 9.20e+07 pW ( 87.3%)
  Net Switching Power    = 1.33e+07 pW ( 12.7%)
Total Dynamic Power      = 1.05e+08 pW (100.0%)

Cell Leakage Power       = N/A


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
clock_network             8.03e+07               4.51e+06                    N/A               8.49e+07    ( 80.5%)        i
register                  7.46e+06               6.25e+05                    N/A               8.09e+06    (  7.7%)         
sequential                0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
combinational             4.21e+06               8.21e+06                    N/A               1.24e+07    ( 11.8%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     9.20e+07 pW            1.33e+07 pW                 N/A               1.05e+08 pW
Mode: Normal
Corner: Slow
Scenario: Normal_Slow
Voltage: 0.72
Temperature: -40.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 2.61e+07 pW ( 78.4%)
  Net Switching Power    = 7.20e+06 pW ( 21.6%)
Total Dynamic Power      = 3.33e+07 pW (100.0%)

Cell Leakage Power       = 1.61e+04 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             1.93e+07               2.47e+06               2.50e+02               2.17e+07    ( 65.2%)        i
register                  3.70e+06               3.34e+05               9.40e+03               4.04e+06    ( 12.1%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             3.14e+06               4.40e+06               6.40e+03               7.54e+06    ( 22.7%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     2.61e+07 pW            7.20e+06 pW            1.61e+04 pW            3.33e+07 pW
Mode: Normal
Corner: Typical
Scenario: Normal_Typical
Voltage: 0.80
Temperature: 25.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 3.96e+07 pW ( 79.9%)
  Net Switching Power    = 9.94e+06 pW ( 20.1%)
Total Dynamic Power      = 4.95e+07 pW (100.0%)

Cell Leakage Power       = 2.89e+05 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             3.11e+07               3.37e+06               3.55e+03               3.45e+07    ( 69.2%)        i
register                  4.92e+06               4.63e+05               1.41e+05               5.52e+06    ( 11.1%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             3.55e+06               6.11e+06               1.45e+05               9.80e+06    ( 19.7%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     3.96e+07 pW            9.94e+06 pW            2.89e+05 pW            4.98e+07 pW
Mode: PowerSave
Corner: Fast
Scenario: PowerSave_Fast
Voltage: 0.88
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 3.53e+07 pW ( 93.0%)
  Net Switching Power    = 2.67e+06 pW (  7.0%)
Total Dynamic Power      = 3.79e+07 pW (100.0%)

Cell Leakage Power       = N/A


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
clock_network             3.25e+07               9.02e+05                    N/A               3.34e+07    ( 88.1%)        i
register                  1.90e+06               1.25e+05                    N/A               2.02e+06    (  5.3%)         
sequential                0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
combinational             8.42e+05               1.64e+06                    N/A               2.48e+06    (  6.5%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     3.53e+07 pW            2.67e+06 pW                 N/A               3.79e+07 pW
Mode: PowerSave
Corner: Slow
Scenario: PowerSave_Slow
Voltage: 0.72
Temperature: -40.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 5.13e+06 pW ( 78.1%)
  Net Switching Power    = 1.44e+06 pW ( 21.9%)
Total Dynamic Power      = 6.57e+06 pW (100.0%)

Cell Leakage Power       = 1.61e+04 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             3.76e+06               4.94e+05               2.50e+02               4.25e+06    ( 64.6%)        i
register                  7.40e+05               6.68e+04               9.40e+03               8.16e+05    ( 12.4%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             6.28e+05               8.79e+05               6.40e+03               1.51e+06    ( 23.0%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     5.13e+06 pW            1.44e+06 pW            1.61e+04 pW            6.58e+06 pW
Mode: PowerSave
Corner: Typical
Scenario: PowerSave_Typical
Voltage: 0.80
Temperature: 25.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 9.96e+06 pW ( 83.4%)
  Net Switching Power    = 1.99e+06 pW ( 16.6%)
Total Dynamic Power      = 1.20e+07 pW (100.0%)

Cell Leakage Power       = 2.89e+05 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             8.21e+06               6.75e+05               3.55e+03               8.89e+06    ( 72.6%)        i
register                  1.04e+06               9.26e+04               1.41e+05               1.28e+06    ( 10.4%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             7.10e+05               1.22e+06               1.45e+05               2.08e+06    ( 17.0%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     9.96e+06 pW            1.99e+06 pW            2.89e+05 pW            1.22e+07 pW
1
