Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr  4 10:31:13 2022
| Host         : LAPTOP-CPCHBKL6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11506 register/latch pins with no clock driven by root clock pin: switch[15] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: chip_inst/LatencyMemory/clkdiv_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ex_mem/mem_ALUzero_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ex_mem/mem_b_type_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ex_mem/mem_pc_src_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ex_mem/mem_pc_src_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ex_mem/mem_pc_src_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/state_reg[2]/Q (HIGH)

 There are 11506 register/latch pins with no clock driven by root clock pin: io_manager_inst/button_up_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: io_manager_inst/counter_inst/clkn_reg[10]/Q (HIGH)

 There are 11506 register/latch pins with no clock driven by root clock pin: io_manager_inst/counter_inst/clkn_reg[2]/Q (HIGH)

 There are 11506 register/latch pins with no clock driven by root clock pin: io_manager_inst/debug_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34576 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.554        0.000                      0                  239        0.208        0.000                      0                  239        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.554        0.000                      0                  239        0.208        0.000                      0                  239        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.438ns (11.208%)  route 3.470ns (88.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.284     4.215    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.341     4.556 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          0.824     5.380    io_manager_inst/aresetn
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.097     5.477 r  io_manager_inst/id_pc[31]_i_4/O
                         net (fo=11531, routed)       2.646     8.123    io_manager_inst/counter_inst/SS[0]
    SLICE_X8Y87          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.154    13.932    io_manager_inst/counter_inst/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[4]/C
                         clock pessimism              0.153    14.085    
                         clock uncertainty           -0.035    14.050    
    SLICE_X8Y87          FDRE (Setup_fdre_C_R)       -0.373    13.677    io_manager_inst/counter_inst/clkn_reg[4]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.438ns (11.208%)  route 3.470ns (88.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.284     4.215    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.341     4.556 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          0.824     5.380    io_manager_inst/aresetn
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.097     5.477 r  io_manager_inst/id_pc[31]_i_4/O
                         net (fo=11531, routed)       2.646     8.123    io_manager_inst/counter_inst/SS[0]
    SLICE_X8Y87          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.154    13.932    io_manager_inst/counter_inst/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[5]/C
                         clock pessimism              0.153    14.085    
                         clock uncertainty           -0.035    14.050    
    SLICE_X8Y87          FDRE (Setup_fdre_C_R)       -0.373    13.677    io_manager_inst/counter_inst/clkn_reg[5]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.438ns (11.208%)  route 3.470ns (88.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.284     4.215    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.341     4.556 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          0.824     5.380    io_manager_inst/aresetn
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.097     5.477 r  io_manager_inst/id_pc[31]_i_4/O
                         net (fo=11531, routed)       2.646     8.123    io_manager_inst/counter_inst/SS[0]
    SLICE_X8Y87          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.154    13.932    io_manager_inst/counter_inst/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[6]/C
                         clock pessimism              0.153    14.085    
                         clock uncertainty           -0.035    14.050    
    SLICE_X8Y87          FDRE (Setup_fdre_C_R)       -0.373    13.677    io_manager_inst/counter_inst/clkn_reg[6]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.438ns (11.208%)  route 3.470ns (88.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.284     4.215    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.341     4.556 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          0.824     5.380    io_manager_inst/aresetn
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.097     5.477 r  io_manager_inst/id_pc[31]_i_4/O
                         net (fo=11531, routed)       2.646     8.123    io_manager_inst/counter_inst/SS[0]
    SLICE_X8Y87          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.154    13.932    io_manager_inst/counter_inst/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[7]/C
                         clock pessimism              0.153    14.085    
                         clock uncertainty           -0.035    14.050    
    SLICE_X8Y87          FDRE (Setup_fdre_C_R)       -0.373    13.677    io_manager_inst/counter_inst/clkn_reg[7]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.438ns (11.495%)  route 3.372ns (88.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 13.931 - 10.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.284     4.215    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.341     4.556 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          0.824     5.380    io_manager_inst/aresetn
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.097     5.477 r  io_manager_inst/id_pc[31]_i_4/O
                         net (fo=11531, routed)       2.548     8.025    io_manager_inst/counter_inst/SS[0]
    SLICE_X8Y86          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.153    13.931    io_manager_inst/counter_inst/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[0]/C
                         clock pessimism              0.153    14.084    
                         clock uncertainty           -0.035    14.049    
    SLICE_X8Y86          FDRE (Setup_fdre_C_R)       -0.373    13.676    io_manager_inst/counter_inst/clkn_reg[0]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.438ns (11.495%)  route 3.372ns (88.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 13.931 - 10.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.284     4.215    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.341     4.556 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          0.824     5.380    io_manager_inst/aresetn
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.097     5.477 r  io_manager_inst/id_pc[31]_i_4/O
                         net (fo=11531, routed)       2.548     8.025    io_manager_inst/counter_inst/SS[0]
    SLICE_X8Y86          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.153    13.931    io_manager_inst/counter_inst/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[1]/C
                         clock pessimism              0.153    14.084    
                         clock uncertainty           -0.035    14.049    
    SLICE_X8Y86          FDRE (Setup_fdre_C_R)       -0.373    13.676    io_manager_inst/counter_inst/clkn_reg[1]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.438ns (11.495%)  route 3.372ns (88.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 13.931 - 10.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.284     4.215    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.341     4.556 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          0.824     5.380    io_manager_inst/aresetn
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.097     5.477 r  io_manager_inst/id_pc[31]_i_4/O
                         net (fo=11531, routed)       2.548     8.025    io_manager_inst/counter_inst/SS[0]
    SLICE_X8Y86          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.153    13.931    io_manager_inst/counter_inst/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[2]/C
                         clock pessimism              0.153    14.084    
                         clock uncertainty           -0.035    14.049    
    SLICE_X8Y86          FDRE (Setup_fdre_C_R)       -0.373    13.676    io_manager_inst/counter_inst/clkn_reg[2]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.438ns (11.495%)  route 3.372ns (88.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 13.931 - 10.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.284     4.215    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.341     4.556 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          0.824     5.380    io_manager_inst/aresetn
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.097     5.477 r  io_manager_inst/id_pc[31]_i_4/O
                         net (fo=11531, routed)       2.548     8.025    io_manager_inst/counter_inst/SS[0]
    SLICE_X8Y86          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.153    13.931    io_manager_inst/counter_inst/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[3]/C
                         clock pessimism              0.153    14.084    
                         clock uncertainty           -0.035    14.049    
    SLICE_X8Y86          FDRE (Setup_fdre_C_R)       -0.373    13.676    io_manager_inst/counter_inst/clkn_reg[3]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/button_up_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.438ns (12.609%)  route 3.036ns (87.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.930ns = ( 13.930 - 10.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.284     4.215    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.341     4.556 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          0.824     5.380    io_manager_inst/aresetn
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.097     5.477 r  io_manager_inst/id_pc[31]_i_4/O
                         net (fo=11531, routed)       2.212     7.688    io_manager_inst/rst
    SLICE_X10Y83         FDRE                                         r  io_manager_inst/button_up_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.152    13.930    io_manager_inst/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  io_manager_inst/button_up_reg[0]/C
                         clock pessimism              0.153    14.083    
                         clock uncertainty           -0.035    14.048    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.373    13.675    io_manager_inst/button_up_reg[0]
  -------------------------------------------------------------------
                         required time                         13.675    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.438ns (13.763%)  route 2.744ns (86.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 13.933 - 10.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.284     4.215    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.341     4.556 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          0.824     5.380    io_manager_inst/aresetn
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.097     5.477 r  io_manager_inst/id_pc[31]_i_4/O
                         net (fo=11531, routed)       1.920     7.397    io_manager_inst/counter_inst/SS[0]
    SLICE_X8Y89          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.155    13.933    io_manager_inst/counter_inst/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[12]/C
                         clock pessimism              0.153    14.086    
                         clock uncertainty           -0.035    14.051    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.373    13.678    io_manager_inst/counter_inst/clkn_reg[12]
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  6.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 io_manager_inst/reset_last_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.242%)  route 0.151ns (44.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.587     1.506    io_manager_inst/clk_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  io_manager_inst/reset_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  io_manager_inst/reset_last_reg/Q
                         net (fo=2, routed)           0.151     1.798    io_manager_inst/bdr/reset_last_reg
    SLICE_X3Y128         LUT2 (Prop_lut2_I1_O)        0.045     1.843 r  io_manager_inst/bdr/reset_down_i_1/O
                         net (fo=1, routed)           0.000     1.843    io_manager_inst/bdr_n_7
    SLICE_X3Y128         FDRE                                         r  io_manager_inst/reset_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.859     2.024    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  io_manager_inst/reset_down_reg/C
                         clock pessimism             -0.479     1.544    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.091     1.635    io_manager_inst/reset_down_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 io_manager_inst/reset_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/aresetn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.250%)  route 0.145ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.588     1.507    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  io_manager_inst/reset_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  io_manager_inst/reset_down_reg/Q
                         net (fo=3, routed)           0.145     1.793    io_manager_inst/bdr/reset_down
    SLICE_X3Y127         LUT6 (Prop_lut6_I4_O)        0.045     1.838 r  io_manager_inst/bdr/aresetn_i_1/O
                         net (fo=1, routed)           0.000     1.838    io_manager_inst/bdr_n_4
    SLICE_X3Y127         FDRE                                         r  io_manager_inst/aresetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.858     2.023    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  io_manager_inst/aresetn_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.091     1.611    io_manager_inst/aresetn_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.293ns (79.680%)  route 0.075ns (20.320%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.565     1.484    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  io_manager_inst/bd0/buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  io_manager_inst/bd0/buffer_reg[2]/Q
                         net (fo=4, routed)           0.075     1.723    io_manager_inst/bd0/buffer_reg[2]
    SLICE_X8Y78          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.852 r  io_manager_inst/bd0/buffer_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.852    io_manager_inst/bd0/buffer_reg[0]_i_2_n_5
    SLICE_X8Y78          FDRE                                         r  io_manager_inst/bd0/buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.834     1.999    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  io_manager_inst/bd0/buffer_reg[3]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134     1.618    io_manager_inst/bd0/buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.293ns (79.647%)  route 0.075ns (20.353%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.567     1.486    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  io_manager_inst/bd0/buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  io_manager_inst/bd0/buffer_reg[8]/Q
                         net (fo=4, routed)           0.075     1.725    io_manager_inst/bd0/buffer_reg[8]
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.854 r  io_manager_inst/bd0/buffer_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.854    io_manager_inst/bd0/buffer_reg[8]_i_1_n_7
    SLICE_X8Y80          FDRE                                         r  io_manager_inst/bd0/buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     2.001    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  io_manager_inst/bd0/buffer_reg[9]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.134     1.620    io_manager_inst/bd0/buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.293ns (79.388%)  route 0.076ns (20.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.568     1.487    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  io_manager_inst/bd0/buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164     1.651 r  io_manager_inst/bd0/buffer_reg[12]/Q
                         net (fo=4, routed)           0.076     1.727    io_manager_inst/bd0/buffer_reg[12]
    SLICE_X8Y81          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.856 r  io_manager_inst/bd0/buffer_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.856    io_manager_inst/bd0/buffer_reg[12]_i_1_n_7
    SLICE_X8Y81          FDRE                                         r  io_manager_inst/bd0/buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.837     2.002    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  io_manager_inst/bd0/buffer_reg[13]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X8Y81          FDRE (Hold_fdre_C_D)         0.134     1.621    io_manager_inst/bd0/buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.293ns (79.388%)  route 0.076ns (20.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.567     1.486    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  io_manager_inst/bd0/buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  io_manager_inst/bd0/buffer_reg[10]/Q
                         net (fo=4, routed)           0.076     1.726    io_manager_inst/bd0/buffer_reg[10]
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.855 r  io_manager_inst/bd0/buffer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    io_manager_inst/bd0/buffer_reg[8]_i_1_n_5
    SLICE_X8Y80          FDRE                                         r  io_manager_inst/bd0/buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     2.001    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  io_manager_inst/bd0/buffer_reg[11]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.134     1.620    io_manager_inst/bd0/buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.293ns (79.388%)  route 0.076ns (20.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.569     1.488    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  io_manager_inst/bd0/buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  io_manager_inst/bd0/buffer_reg[16]/Q
                         net (fo=5, routed)           0.076     1.728    io_manager_inst/bd0/buffer_reg[16]
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.857 r  io_manager_inst/bd0/buffer_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.857    io_manager_inst/bd0/buffer_reg[16]_i_1_n_7
    SLICE_X8Y82          FDRE                                         r  io_manager_inst/bd0/buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.838     2.003    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  io_manager_inst/bd0/buffer_reg[17]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X8Y82          FDRE (Hold_fdre_C_D)         0.134     1.622    io_manager_inst/bd0/buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.293ns (79.388%)  route 0.076ns (20.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.569     1.488    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  io_manager_inst/bd0/buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  io_manager_inst/bd0/buffer_reg[18]/Q
                         net (fo=5, routed)           0.076     1.728    io_manager_inst/bd0/buffer_reg[18]
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.857 r  io_manager_inst/bd0/buffer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    io_manager_inst/bd0/buffer_reg[16]_i_1_n_5
    SLICE_X8Y82          FDRE                                         r  io_manager_inst/bd0/buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.838     2.003    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  io_manager_inst/bd0/buffer_reg[19]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X8Y82          FDRE (Hold_fdre_C_D)         0.134     1.622    io_manager_inst/bd0/buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.293ns (77.569%)  route 0.085ns (22.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.485    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  io_manager_inst/bd0/buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  io_manager_inst/bd0/buffer_reg[6]/Q
                         net (fo=4, routed)           0.085     1.734    io_manager_inst/bd0/buffer_reg[6]
    SLICE_X8Y79          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.863 r  io_manager_inst/bd0/buffer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    io_manager_inst/bd0/buffer_reg[4]_i_1_n_5
    SLICE_X8Y79          FDRE                                         r  io_manager_inst/bd0/buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.835     2.000    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  io_manager_inst/bd0/buffer_reg[7]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.134     1.619    io_manager_inst/bd0/buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.293ns (77.538%)  route 0.085ns (22.462%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.485    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  io_manager_inst/bd0/buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  io_manager_inst/bd0/buffer_reg[4]/Q
                         net (fo=4, routed)           0.085     1.734    io_manager_inst/bd0/buffer_reg[4]
    SLICE_X8Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.863 r  io_manager_inst/bd0/buffer_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.863    io_manager_inst/bd0/buffer_reg[4]_i_1_n_7
    SLICE_X8Y79          FDRE                                         r  io_manager_inst/bd0/buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.835     2.000    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  io_manager_inst/bd0/buffer_reg[5]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.134     1.619    io_manager_inst/bd0/buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127    io_manager_inst/aresetn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y82    io_manager_inst/bd0/btn_dbnc_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y78     io_manager_inst/bd0/buffer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y80     io_manager_inst/bd0/buffer_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y80     io_manager_inst/bd0/buffer_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y81     io_manager_inst/bd0/buffer_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y81     io_manager_inst/bd0/buffer_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y81     io_manager_inst/bd0/buffer_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y81     io_manager_inst/bd0/buffer_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    io_manager_inst/reset_cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    io_manager_inst/reset_cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    io_manager_inst/reset_cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    io_manager_inst/reset_cnt_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125    io_manager_inst/reset_cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125    io_manager_inst/reset_cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125    io_manager_inst/reset_cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125    io_manager_inst/reset_cnt_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y81     io_manager_inst/bd0/buffer_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y81     io_manager_inst/bd0/buffer_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78     io_manager_inst/bd0/buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78     io_manager_inst/bd0/buffer_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78     io_manager_inst/bd0/buffer_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78     io_manager_inst/bd0/buffer_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y86     io_manager_inst/counter_inst/clkn_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y88     io_manager_inst/counter_inst/clkn_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y88     io_manager_inst/counter_inst/clkn_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y86     io_manager_inst/counter_inst/clkn_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y86     io_manager_inst/counter_inst/clkn_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y86     io_manager_inst/counter_inst/clkn_reg[3]/C



