module top
#(parameter param198 = (({(((7'h44) ^ (8'h9e)) ? ((8'ha4) || (8'ha6)) : (&(8'had)))} ^ ((((8'hbf) ? (8'h9d) : (8'ha9)) ? (^(8'h9e)) : ((8'ha4) - (7'h43))) ? (8'hb4) : (((7'h44) | (8'hb0)) * {(8'ha7)}))) > (({((7'h42) * (8'hbe))} ? (((8'ha3) && (8'hbe)) >> {(7'h44), (8'hab)}) : ((&(8'ha6)) ? {(8'hb9)} : {(8'hbb)})) >>> (|{((8'hba) || (8'hbb)), (8'hbd)}))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h349):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire3;
  input wire signed [(2'h2):(1'h0)] wire2;
  input wire signed [(4'hf):(1'h0)] wire1;
  input wire [(4'hc):(1'h0)] wire0;
  wire [(3'h4):(1'h0)] wire197;
  wire signed [(3'h7):(1'h0)] wire196;
  wire [(3'h4):(1'h0)] wire195;
  wire [(5'h15):(1'h0)] wire194;
  wire [(5'h15):(1'h0)] wire172;
  wire [(5'h10):(1'h0)] wire171;
  wire signed [(5'h15):(1'h0)] wire168;
  wire [(4'he):(1'h0)] wire167;
  wire [(5'h10):(1'h0)] wire165;
  wire [(2'h2):(1'h0)] wire39;
  wire [(4'hb):(1'h0)] wire31;
  wire signed [(5'h13):(1'h0)] wire30;
  wire signed [(4'he):(1'h0)] wire29;
  wire signed [(4'he):(1'h0)] wire8;
  wire [(2'h2):(1'h0)] wire7;
  wire [(4'hc):(1'h0)] wire6;
  wire signed [(3'h4):(1'h0)] wire5;
  wire signed [(5'h10):(1'h0)] wire4;
  reg [(4'h9):(1'h0)] reg193 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg192 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg191 = (1'h0);
  reg [(2'h3):(1'h0)] reg190 = (1'h0);
  reg [(3'h7):(1'h0)] reg189 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg188 = (1'h0);
  reg [(3'h5):(1'h0)] reg187 = (1'h0);
  reg [(4'h8):(1'h0)] reg186 = (1'h0);
  reg [(4'hd):(1'h0)] reg185 = (1'h0);
  reg [(5'h12):(1'h0)] reg184 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg183 = (1'h0);
  reg [(5'h11):(1'h0)] reg182 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg181 = (1'h0);
  reg [(4'hb):(1'h0)] reg180 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg179 = (1'h0);
  reg [(3'h7):(1'h0)] reg178 = (1'h0);
  reg [(3'h7):(1'h0)] reg177 = (1'h0);
  reg [(5'h14):(1'h0)] reg176 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg175 = (1'h0);
  reg [(4'hc):(1'h0)] reg174 = (1'h0);
  reg [(4'hb):(1'h0)] reg173 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg170 = (1'h0);
  reg [(4'he):(1'h0)] reg169 = (1'h0);
  reg [(4'ha):(1'h0)] reg9 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg10 = (1'h0);
  reg [(3'h7):(1'h0)] reg11 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg12 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg13 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg14 = (1'h0);
  reg [(5'h13):(1'h0)] reg15 = (1'h0);
  reg [(5'h14):(1'h0)] reg16 = (1'h0);
  reg [(4'hd):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg18 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg19 = (1'h0);
  reg [(4'he):(1'h0)] reg20 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg21 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg22 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg23 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg24 = (1'h0);
  reg [(2'h2):(1'h0)] reg25 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg26 = (1'h0);
  reg [(4'hf):(1'h0)] reg27 = (1'h0);
  reg [(4'h9):(1'h0)] reg28 = (1'h0);
  reg [(5'h10):(1'h0)] reg32 = (1'h0);
  reg [(3'h4):(1'h0)] reg33 = (1'h0);
  reg [(5'h10):(1'h0)] reg34 = (1'h0);
  reg [(5'h11):(1'h0)] reg35 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg36 = (1'h0);
  reg [(5'h12):(1'h0)] reg37 = (1'h0);
  reg [(4'h9):(1'h0)] reg38 = (1'h0);
  assign y = {wire197,
                 wire196,
                 wire195,
                 wire194,
                 wire172,
                 wire171,
                 wire168,
                 wire167,
                 wire165,
                 wire39,
                 wire31,
                 wire30,
                 wire29,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg193,
                 reg192,
                 reg191,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg185,
                 reg184,
                 reg183,
                 reg182,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 reg175,
                 reg174,
                 reg173,
                 reg170,
                 reg169,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg19,
                 reg20,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 reg27,
                 reg28,
                 reg32,
                 reg33,
                 reg34,
                 reg35,
                 reg36,
                 reg37,
                 reg38,
                 (1'h0)};
  assign wire4 = wire1;
  assign wire5 = (~&wire2[(1'h1):(1'h0)]);
  assign wire6 = {(wire0 ?
                         ((wire5[(1'h0):(1'h0)] < (wire5 ?
                             wire4 : wire2)) == wire1) : (8'hbc))};
  assign wire7 = $signed(wire5[(2'h2):(2'h2)]);
  assign wire8 = $signed((wire1[(4'h9):(3'h6)] ?
                     $unsigned(wire7) : $unsigned((-{wire7}))));
  always
    @(posedge clk) begin
      if ((({$unsigned($signed(wire1)), wire7[(1'h0):(1'h0)]} ?
          $signed((|wire1[(3'h7):(1'h1)])) : $unsigned($signed($unsigned((8'hbc))))) >= wire3))
        begin
          if (((($unsigned(wire5) < wire6[(3'h7):(1'h1)]) ?
                  wire4 : $signed((|{(8'ha8)}))) ?
              {(wire0[(4'h9):(3'h4)] ? (^(~(8'h9e))) : $signed($signed(wire8))),
                  $unsigned(wire4[(3'h5):(2'h2)])} : {($signed((~|wire8)) ?
                      {wire2[(2'h2):(1'h1)]} : {(wire3 ? wire7 : wire7)}),
                  ({wire6[(3'h7):(2'h2)]} ?
                      $unsigned((~^wire7)) : (wire6 ?
                          $signed(wire2) : (8'h9d)))}))
            begin
              reg9 <= $signed($unsigned(($signed($signed(wire0)) ?
                  {wire6} : {{wire5}})));
              reg10 <= (wire7[(1'h0):(1'h0)] ?
                  (wire6[(4'h8):(3'h4)] ?
                      $signed((wire6 ?
                          ((8'hbc) ?
                              reg9 : wire4) : $signed((8'hb3)))) : $unsigned(((wire4 && wire6) >>> (~|(8'hb1))))) : $unsigned((wire2[(1'h1):(1'h1)] <= $signed((^~wire6)))));
              reg11 <= (8'hbb);
            end
          else
            begin
              reg9 <= $signed((~|reg9));
            end
          reg12 <= (((wire1[(1'h0):(1'h0)] >> wire8) ?
                  (wire2[(2'h2):(1'h0)] != wire1[(1'h1):(1'h0)]) : ({wire7,
                      reg11[(2'h2):(2'h2)]} >>> ($unsigned(reg10) * reg9))) ?
              {($signed((+reg11)) ?
                      (8'ha6) : ({wire7} ?
                          ((7'h44) ? wire5 : reg9) : wire1[(4'ha):(1'h1)])),
                  wire0} : wire8[(3'h6):(2'h2)]);
          reg13 <= $unsigned($unsigned($unsigned($unsigned($signed((8'hbd))))));
        end
      else
        begin
          reg9 <= $unsigned(wire6);
          if ($signed((^~(((&wire6) ? (|reg10) : $unsigned(reg13)) ?
              reg11[(1'h1):(1'h1)] : (8'hbf)))))
            begin
              reg10 <= ((wire6[(3'h7):(2'h2)] ?
                  $unsigned(wire7) : ({{(8'hbf),
                          wire6}} - wire6)) && ($unsigned((^wire6[(4'hb):(3'h4)])) | (((wire5 >= (8'hbf)) ~^ $unsigned(reg13)) ?
                  ((wire6 ? (8'hae) : wire3) - (^~(8'h9d))) : (~|(-wire5)))));
              reg11 <= reg12;
            end
          else
            begin
              reg10 <= ((((wire3 ? (reg9 >= wire3) : {(8'h9f), reg12}) ?
                      (~^(^~wire2)) : $signed((~^wire4))) ?
                  reg11[(2'h3):(1'h0)] : $unsigned(wire8)) == wire1[(4'hd):(4'hb)]);
              reg11 <= (-wire2[(2'h2):(1'h0)]);
              reg12 <= wire6;
              reg13 <= wire4[(5'h10):(4'hf)];
              reg14 <= wire0;
            end
          if ($unsigned(wire8))
            begin
              reg15 <= ((~|$unsigned((^wire2[(1'h0):(1'h0)]))) && ((((wire5 ~^ wire4) ?
                  {(8'ha7),
                      wire1} : $unsigned(wire2)) + {wire5}) >= wire5[(1'h0):(1'h0)]));
              reg16 <= reg13[(3'h4):(1'h0)];
            end
          else
            begin
              reg15 <= wire4;
            end
        end
      if ((reg13[(3'h4):(2'h2)] ?
          {(^~$signed((reg13 ? wire3 : reg11))),
              ((~&$signed(wire7)) ?
                  {$unsigned(wire1), $signed(reg14)} : {(~|(8'hb5)),
                      (-reg15)})} : $unsigned(reg15)))
        begin
          if ($signed((-{({wire3, wire0} ?
                  reg10[(4'h8):(3'h6)] : (reg15 < wire2))})))
            begin
              reg17 <= (((~wire1[(3'h7):(2'h3)]) ?
                      (wire1 ^~ (((8'hac) <<< reg12) ?
                          (reg16 ^ reg16) : reg14)) : $signed((+wire8))) ?
                  wire3 : $signed($signed((~(&reg15)))));
              reg18 <= wire5[(1'h0):(1'h0)];
            end
          else
            begin
              reg17 <= wire8[(3'h7):(3'h4)];
            end
          if ($signed(wire4[(4'he):(4'h9)]))
            begin
              reg19 <= $unsigned($unsigned({(-wire3),
                  (^~(reg17 ? (7'h44) : reg13))}));
              reg20 <= {reg14[(4'he):(1'h0)]};
              reg21 <= (wire4[(1'h0):(1'h0)] ?
                  $signed({wire3[(3'h6):(3'h5)]}) : ((wire1 < $signed((reg20 <= reg19))) || $signed((&$unsigned(reg13)))));
              reg22 <= wire3;
            end
          else
            begin
              reg19 <= (+$signed(($unsigned($signed(reg10)) ?
                  $unsigned(wire1) : $unsigned({wire2}))));
              reg20 <= (reg17 ?
                  ((($signed(reg12) ? (wire1 != reg13) : wire7) ?
                          reg12[(5'h10):(4'h8)] : $signed((^~reg22))) ?
                      ($signed($unsigned(reg18)) & (~(&wire5))) : ($signed(reg22) >>> $unsigned(wire6[(4'ha):(4'h8)]))) : reg9[(4'ha):(3'h4)]);
              reg21 <= (-reg13);
              reg22 <= $unsigned(wire3[(5'h10):(1'h1)]);
            end
          reg23 <= reg21[(4'hd):(4'hd)];
          if ((&((-({reg11, wire3} ?
              reg10[(5'h12):(1'h0)] : (^wire0))) <= ($unsigned(wire7[(1'h0):(1'h0)]) ?
              wire1[(3'h6):(1'h0)] : reg20[(4'h9):(1'h0)]))))
            begin
              reg24 <= {reg13};
              reg25 <= $signed((~^((reg20[(3'h5):(3'h5)] << wire7[(1'h0):(1'h0)]) ?
                  wire5 : reg10[(4'hf):(3'h4)])));
            end
          else
            begin
              reg24 <= $unsigned(((((reg9 ? wire3 : (7'h40)) ?
                      reg18[(3'h4):(2'h3)] : {reg23}) ~^ ((wire5 != (8'hbe)) ?
                      wire5 : ((7'h43) < wire4))) ?
                  ($unsigned($unsigned(reg17)) ?
                      wire1 : $signed({(8'h9c),
                          reg20})) : $signed((^$signed(wire0)))));
              reg25 <= ((((8'h9d) || wire3[(2'h2):(2'h2)]) > wire1[(2'h2):(1'h1)]) ?
                  reg24 : ($unsigned((8'hb7)) >>> (~|($unsigned(reg19) * ((8'h9d) - reg18)))));
              reg26 <= $unsigned($signed(wire6[(2'h3):(1'h1)]));
            end
        end
      else
        begin
          if (wire2[(1'h1):(1'h0)])
            begin
              reg17 <= reg20;
              reg18 <= wire5;
            end
          else
            begin
              reg17 <= (-(~&(~(reg22[(4'hc):(3'h4)] ~^ $signed(reg14)))));
              reg18 <= (~^{$unsigned(({wire1} ? reg15 : (|reg13)))});
            end
          reg19 <= {(wire2[(2'h2):(2'h2)] != $signed(($signed(wire4) << reg23)))};
          reg20 <= wire5;
          reg21 <= ($unsigned($signed($unsigned(wire1[(3'h7):(3'h6)]))) ?
              (+{wire1, $unsigned($unsigned(reg13))}) : wire5[(2'h2):(2'h2)]);
        end
      reg27 <= $signed($unsigned(reg15));
      reg28 <= (-(reg21[(4'ha):(1'h1)] ?
          $unsigned(({reg10, wire7} ?
              (wire0 <= wire2) : wire3)) : $signed(($signed(reg27) ~^ $unsigned(reg9)))));
    end
  assign wire29 = ({$unsigned($signed($unsigned(reg13)))} ?
                      reg10[(4'hf):(4'hf)] : {$unsigned((|$unsigned(reg17))),
                          $unsigned($signed((!reg18)))});
  assign wire30 = reg23[(3'h5):(3'h5)];
  assign wire31 = ($signed(($signed((reg9 > reg24)) >= wire1[(3'h7):(2'h2)])) ?
                      $unsigned(reg27[(2'h3):(2'h2)]) : $unsigned(reg25[(1'h0):(1'h0)]));
  always
    @(posedge clk) begin
      reg32 <= (wire31 ? wire3[(4'ha):(4'ha)] : (^reg27[(4'hb):(1'h0)]));
    end
  always
    @(posedge clk) begin
      reg33 <= $signed((^reg11[(3'h5):(2'h2)]));
      if ({(reg19 ?
              (((&reg20) ? $unsigned(reg20) : ((8'hba) != reg12)) ?
                  reg27 : wire8) : $signed(((^~reg19) - {wire31})))})
        begin
          reg34 <= $signed($unsigned((|(~|(reg19 ^~ reg21)))));
        end
      else
        begin
          if (($signed(wire4) ?
              ($signed(reg11) ?
                  $signed({$signed(reg26),
                      (~&wire3)}) : $unsigned(reg27[(3'h4):(1'h1)])) : $signed((wire31 ?
                  $unsigned({wire2}) : $signed(reg11)))))
            begin
              reg34 <= {(~^$unsigned($unsigned((wire8 ? reg25 : reg16)))),
                  {(reg21[(5'h10):(3'h4)] ?
                          $signed({reg33, (8'hbf)}) : reg15[(4'ha):(4'h9)]),
                      $unsigned(reg13[(3'h4):(1'h0)])}};
              reg35 <= ({($signed($signed(reg34)) - ($unsigned((8'hb2)) > (reg16 & reg25)))} ?
                  $unsigned({(wire1 || reg17)}) : (((8'hbb) ?
                      reg28[(2'h3):(2'h3)] : (reg27 ?
                          (reg27 >> wire2) : (reg26 >= reg20))) ^~ ({reg19[(3'h5):(3'h5)]} ?
                      $unsigned((~(8'hb4))) : {wire6})));
              reg36 <= $unsigned($signed(($unsigned((reg24 ?
                  wire8 : reg16)) > $unsigned($signed((8'ha0))))));
              reg37 <= (^~(!({wire7[(1'h0):(1'h0)]} ?
                  $unsigned((wire3 & wire7)) : wire31[(1'h1):(1'h1)])));
            end
          else
            begin
              reg34 <= $unsigned($signed((reg9 != wire0)));
            end
          reg38 <= $unsigned(($unsigned(reg21[(4'hb):(4'ha)]) ?
              (~$unsigned($signed((8'hb4)))) : reg11));
        end
    end
  assign wire39 = wire30[(4'he):(4'ha)];
  module40 #() modinst166 (wire165, clk, reg12, reg37, reg35, reg34, reg24);
  assign wire167 = ($signed(reg14) >= $unsigned((-(~(^reg10)))));
  assign wire168 = (^~($unsigned((((8'ha6) ? reg21 : wire4) ?
                           reg24 : $signed(reg9))) ?
                       ((wire2[(1'h1):(1'h0)] & (~|(8'h9f))) * (&reg26[(4'h9):(4'h9)])) : $unsigned({$signed(reg20),
                           reg11[(2'h2):(2'h2)]})));
  always
    @(posedge clk) begin
      reg169 <= {reg16};
      reg170 <= $unsigned($unsigned($unsigned(reg17[(4'hc):(1'h0)])));
    end
  assign wire171 = ($unsigned((^{{reg35}, wire167})) ?
                       (~&wire30[(2'h3):(2'h2)]) : reg170);
  assign wire172 = $unsigned(((wire31[(4'h9):(2'h2)] >> (reg24 && (|reg14))) ?
                       wire0 : (($unsigned((8'ha6)) ?
                           $signed(wire171) : ((8'hb2) << reg28)) < $signed($signed(reg170)))));
  always
    @(posedge clk) begin
      reg173 <= $signed(($unsigned($unsigned((!reg14))) * ({$signed(reg14)} >> $unsigned((reg37 ?
          reg19 : wire31)))));
      if (reg18)
        begin
          reg174 <= wire167;
          reg175 <= reg12;
          reg176 <= (reg19 - reg15);
          reg177 <= reg19;
          reg178 <= reg33;
        end
      else
        begin
          reg174 <= {$unsigned(($unsigned((~|wire7)) ? reg16 : (8'hab)))};
        end
      reg179 <= {((!wire8[(4'h9):(1'h0)]) || $unsigned(((reg177 ?
                  wire171 : reg24) ?
              $signed(reg23) : {wire6})))};
      if (((~|$unsigned($unsigned((reg170 ? wire29 : reg37)))) ?
          $signed({reg25[(1'h0):(1'h0)],
              $signed(reg38)}) : (&wire167[(4'hb):(1'h1)])))
        begin
          reg180 <= (($unsigned($signed((reg177 || reg178))) >= {(^(~&reg36))}) ?
              $signed(reg12[(2'h3):(2'h3)]) : $signed(($unsigned(((8'hac) ?
                  reg33 : reg9)) > $unsigned(reg28))));
          reg181 <= (wire171 ?
              reg18 : (wire4[(4'hd):(4'hb)] ~^ $unsigned($signed(wire171))));
          reg182 <= reg170;
          if (wire2)
            begin
              reg183 <= (8'hb3);
            end
          else
            begin
              reg183 <= {(+(($signed(reg170) ~^ (|(8'hbf))) ?
                      $signed(reg20[(4'h8):(3'h7)]) : $signed((~reg21))))};
            end
          reg184 <= ((~($unsigned(reg174) >= wire31[(4'ha):(4'h9)])) == {reg33[(2'h2):(1'h0)],
              (({wire3, reg17} >= {reg20, wire171}) ?
                  ((~^wire5) <<< reg16) : reg174[(4'ha):(2'h2)])});
        end
      else
        begin
          reg180 <= $signed(((&($unsigned(reg179) & (reg176 || (8'hb3)))) ?
              (reg182[(1'h1):(1'h1)] ?
                  (((8'hbb) >> wire0) ?
                      $signed(reg169) : (wire6 ^ reg38)) : $signed((|wire172))) : wire5));
        end
      if ($signed(reg178))
        begin
          if (($signed(((~^reg37) * reg182[(2'h2):(1'h0)])) ?
              (-reg16[(1'h0):(1'h0)]) : reg10))
            begin
              reg185 <= reg182[(1'h1):(1'h0)];
              reg186 <= (-(~$signed(((reg33 >> reg17) ?
                  $signed(reg33) : {reg18}))));
              reg187 <= {(((|reg169[(1'h1):(1'h1)]) + ((wire0 ?
                          reg173 : reg170) ?
                      $unsigned(reg183) : reg186[(4'h8):(3'h7)])) || (~|$signed($unsigned((8'hab)))))};
              reg188 <= (~$signed(reg21));
            end
          else
            begin
              reg185 <= (|(8'had));
              reg186 <= reg23;
            end
          reg189 <= (wire7[(1'h1):(1'h1)] << ($unsigned(wire172) | $signed(((reg32 ?
              reg27 : reg173) ^~ (-wire168)))));
        end
      else
        begin
          reg185 <= (($signed(wire29[(4'h8):(3'h5)]) ?
              reg184[(1'h0):(1'h0)] : (reg27 << reg21)) - {$unsigned($unsigned((reg183 ?
                  reg27 : wire8)))});
          reg186 <= (~$unsigned((~&$unsigned(wire0))));
          if ((~|reg174[(4'h9):(3'h6)]))
            begin
              reg187 <= $signed($signed(($signed((reg173 ? reg173 : reg13)) ?
                  {{wire30, wire31},
                      (~reg22)} : $signed(reg188[(2'h2):(2'h2)]))));
              reg188 <= ((^~($unsigned($signed(wire3)) - (-reg17[(4'hd):(3'h6)]))) < wire7);
            end
          else
            begin
              reg187 <= reg178;
              reg188 <= wire7[(2'h2):(1'h0)];
            end
          if (reg170)
            begin
              reg189 <= $unsigned(wire39);
              reg190 <= ((reg12[(5'h11):(4'ha)] ?
                  (~^$signed({(8'hac)})) : reg16[(4'h8):(2'h3)]) != $signed((wire6[(1'h1):(1'h1)] ?
                  ((reg174 + reg184) ? reg22 : reg34) : ((!reg173) ?
                      $unsigned((8'ha0)) : reg23[(2'h3):(1'h0)]))));
              reg191 <= ((((reg14[(3'h5):(2'h2)] & $signed(reg34)) ?
                      (|$signed(reg175)) : ($unsigned(reg14) > $unsigned(reg174))) != reg186[(3'h4):(1'h0)]) ?
                  {((wire29 ? reg33[(2'h2):(1'h0)] : $unsigned(reg173)) ?
                          $unsigned((reg35 ?
                              reg28 : wire171)) : {reg22[(3'h5):(2'h3)],
                              $signed(reg23)})} : $unsigned((~reg36[(3'h5):(2'h2)])));
              reg192 <= reg16[(2'h3):(1'h0)];
              reg193 <= reg9[(2'h2):(1'h0)];
            end
          else
            begin
              reg189 <= ($unsigned((~|(~((8'hb7) + reg14)))) ?
                  $unsigned({wire7[(2'h2):(2'h2)], reg21}) : {reg177});
              reg190 <= $unsigned(reg23);
            end
        end
    end
  assign wire194 = (&reg188);
  assign wire195 = $unsigned((|$signed((!((8'ha3) << wire172)))));
  assign wire196 = $signed(($signed((8'h9d)) <<< ($signed($unsigned(wire168)) != (8'hb9))));
  assign wire197 = ((|$signed($unsigned($signed(reg20)))) ?
                       reg192[(2'h2):(2'h2)] : ($unsigned($unsigned((-(8'hbd)))) < reg178));
endmodule

module module40
#(parameter param164 = ((((~|((8'hab) <= (8'hb4))) ? (8'ha7) : (((8'hb2) ^ (8'hbf)) < ((8'h9d) ? (8'hbb) : (7'h44)))) ? {(~|(-(8'hb9))), (~|((8'hb5) <= (8'hbb)))} : {{{(8'had), (8'hac)}, {(7'h40)}}}) ? (~&(&(&(-(8'hb6))))) : ((|(((8'ha2) ? (8'ha2) : (8'ha5)) ? ((8'ha9) + (8'hb6)) : ((8'hbc) ? (8'hb8) : (8'ha8)))) ? ((((8'hae) ? (8'hbb) : (8'hae)) ? ((8'hba) ? (8'haf) : (8'hbe)) : {(8'h9f), (8'h9e)}) <= ((8'ha0) ? ((8'hb4) ? (8'ha9) : (8'h9c)) : {(8'h9e), (8'hb5)})) : {(((7'h41) ? (8'hbf) : (8'hbd)) ? ((8'ha4) | (8'hb1)) : {(7'h41), (8'ha7)}), ({(7'h44), (8'ha1)} <<< (~|(7'h40)))})))
(y, clk, wire45, wire44, wire43, wire42, wire41);
  output wire [(32'h240):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h8):(1'h0)] wire45;
  input wire [(5'h12):(1'h0)] wire44;
  input wire signed [(4'hd):(1'h0)] wire43;
  input wire signed [(4'h9):(1'h0)] wire42;
  input wire [(4'h9):(1'h0)] wire41;
  wire signed [(2'h2):(1'h0)] wire80;
  wire signed [(4'he):(1'h0)] wire46;
  wire signed [(3'h6):(1'h0)] wire83;
  wire [(3'h6):(1'h0)] wire84;
  wire signed [(5'h10):(1'h0)] wire112;
  wire [(5'h10):(1'h0)] wire113;
  wire signed [(5'h10):(1'h0)] wire114;
  wire [(2'h2):(1'h0)] wire115;
  wire [(4'ha):(1'h0)] wire116;
  wire signed [(5'h13):(1'h0)] wire117;
  wire signed [(2'h3):(1'h0)] wire118;
  wire signed [(5'h12):(1'h0)] wire119;
  wire [(4'ha):(1'h0)] wire120;
  wire signed [(4'hb):(1'h0)] wire121;
  wire signed [(4'h8):(1'h0)] wire122;
  wire [(3'h4):(1'h0)] wire154;
  reg [(5'h10):(1'h0)] reg163 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg162 = (1'h0);
  reg [(5'h15):(1'h0)] reg161 = (1'h0);
  reg [(5'h11):(1'h0)] reg160 = (1'h0);
  reg [(4'hb):(1'h0)] reg159 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg158 = (1'h0);
  reg [(5'h11):(1'h0)] reg157 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg156 = (1'h0);
  reg [(4'ha):(1'h0)] reg82 = (1'h0);
  reg [(3'h6):(1'h0)] reg85 = (1'h0);
  reg [(5'h12):(1'h0)] reg86 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg87 = (1'h0);
  reg [(2'h3):(1'h0)] reg88 = (1'h0);
  reg [(2'h2):(1'h0)] reg89 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg90 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg91 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg92 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg93 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg94 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg95 = (1'h0);
  reg [(4'hf):(1'h0)] reg96 = (1'h0);
  reg [(4'h8):(1'h0)] reg97 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg98 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg99 = (1'h0);
  reg [(4'ha):(1'h0)] reg100 = (1'h0);
  reg [(4'hd):(1'h0)] reg101 = (1'h0);
  reg [(2'h2):(1'h0)] reg102 = (1'h0);
  reg signed [(4'he):(1'h0)] reg103 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg104 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg105 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg106 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg107 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg108 = (1'h0);
  reg [(4'ha):(1'h0)] reg109 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg110 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg111 = (1'h0);
  assign y = {wire80,
                 wire46,
                 wire83,
                 wire84,
                 wire112,
                 wire113,
                 wire114,
                 wire115,
                 wire116,
                 wire117,
                 wire118,
                 wire119,
                 wire120,
                 wire121,
                 wire122,
                 wire154,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg157,
                 reg156,
                 reg82,
                 reg85,
                 reg86,
                 reg87,
                 reg88,
                 reg89,
                 reg90,
                 reg91,
                 reg92,
                 reg93,
                 reg94,
                 reg95,
                 reg96,
                 reg97,
                 reg98,
                 reg99,
                 reg100,
                 reg101,
                 reg102,
                 reg103,
                 reg104,
                 reg105,
                 reg106,
                 reg107,
                 reg108,
                 reg109,
                 reg110,
                 reg111,
                 (1'h0)};
  assign wire46 = {{(~^(wire45 & (|wire41))), $signed($unsigned((~&wire44)))},
                      (7'h44)};
  module47 #() modinst81 (wire80, clk, wire43, wire46, wire44, wire45, wire42);
  always
    @(posedge clk) begin
      reg82 <= (~&$signed(wire80));
    end
  assign wire83 = wire42;
  assign wire84 = (^~{((wire41 ?
                              {wire44, wire80} : ((8'ha9) ? wire42 : reg82)) ?
                          $unsigned(wire42[(3'h5):(1'h1)]) : $signed(wire83)),
                      reg82[(4'h8):(3'h7)]});
  always
    @(posedge clk) begin
      reg85 <= wire80[(2'h2):(2'h2)];
      reg86 <= (~|(~&reg85));
      reg87 <= (wire44[(4'he):(4'hd)] ^ reg86);
      if ($signed(wire41))
        begin
          if ({($unsigned($signed(reg82[(3'h6):(3'h4)])) ?
                  wire80 : $signed(reg82[(1'h1):(1'h1)]))})
            begin
              reg88 <= $unsigned(wire45[(3'h4):(1'h0)]);
              reg89 <= wire43[(2'h3):(2'h2)];
            end
          else
            begin
              reg88 <= $unsigned($signed({reg82}));
              reg89 <= reg86;
              reg90 <= ($signed((^$signed(wire45))) >>> $unsigned(wire41[(3'h5):(3'h5)]));
              reg91 <= $signed(({((wire84 <= reg86) - (-reg86)),
                      (((8'hb8) ? reg87 : reg86) ~^ $unsigned(reg82))} ?
                  $signed($unsigned(reg87[(2'h3):(2'h3)])) : (wire45[(1'h0):(1'h0)] ?
                      {(reg89 && reg89)} : ($unsigned(wire42) + reg87[(1'h1):(1'h1)]))));
              reg92 <= {((^~(8'h9d)) < ($unsigned((wire80 ?
                      reg82 : wire84)) * $unsigned(reg87[(2'h3):(2'h3)]))),
                  ($unsigned(($unsigned(wire46) + ((8'hbd) ?
                          (8'hac) : wire43))) ?
                      $signed(reg89[(2'h2):(2'h2)]) : (~&(+reg91)))};
            end
          reg93 <= wire46[(3'h6):(1'h0)];
          if ((!(((wire42 ?
              (reg88 ?
                  reg85 : reg92) : $signed((7'h41))) <<< ($unsigned(reg87) ?
              (7'h43) : $unsigned((8'hab)))) < {wire83[(1'h1):(1'h0)]})))
            begin
              reg94 <= (8'ha4);
              reg95 <= wire42[(3'h7):(3'h4)];
              reg96 <= (~&$unsigned(($signed((8'ha4)) ?
                  wire83 : {reg95, (wire44 ^ reg95)})));
              reg97 <= $unsigned($unsigned({{(!wire83), reg82},
                  ((wire42 ? reg89 : reg89) ?
                      $unsigned(reg85) : $unsigned(reg90))}));
            end
          else
            begin
              reg94 <= {wire84[(3'h4):(1'h1)],
                  $signed($unsigned((+(wire45 ? reg86 : reg95))))};
              reg95 <= (wire43 ?
                  ($signed(((reg96 ? (7'h44) : reg96) + $signed(reg91))) ?
                      ({wire43[(4'ha):(3'h4)], $unsigned(reg82)} ?
                          ($signed(reg85) ^~ reg96) : reg96) : wire41[(3'h5):(2'h2)]) : $signed($unsigned(((reg95 >> reg86) ?
                      {reg95, reg88} : $unsigned(reg90)))));
            end
          reg98 <= (8'ha7);
          reg99 <= ({{$signed($signed(reg86))}} || {wire44[(1'h1):(1'h0)],
              reg95});
        end
      else
        begin
          reg88 <= wire46[(3'h6):(1'h0)];
          reg89 <= (($unsigned(((^~reg98) ?
                      ((7'h42) <= reg87) : reg87[(2'h3):(2'h3)])) ?
                  (({wire84} ^~ $unsigned(wire44)) | $signed(wire84)) : $unsigned($unsigned($signed(wire46)))) ?
              ($signed(({(8'hae),
                  reg87} ^ (reg98 - wire46))) >= (~($unsigned(reg87) != $unsigned((8'hbe))))) : (^$signed((-((7'h40) != wire45)))));
        end
    end
  always
    @(posedge clk) begin
      reg100 <= {$unsigned($signed(reg94))};
      if ($signed({(|$unsigned(((8'hb3) ? (8'hae) : reg95)))}))
        begin
          reg101 <= ($signed(($unsigned((wire83 ?
              reg98 : reg93)) ^ {reg85[(3'h5):(2'h2)],
              (~(7'h42))})) | ($unsigned($signed((reg96 ^~ wire44))) ?
              $signed((wire45 <<< (reg98 ?
                  reg92 : (8'ha7)))) : ((^$unsigned(reg92)) * $unsigned((8'hbb)))));
          reg102 <= $unsigned((wire80[(2'h2):(2'h2)] >> wire80[(1'h1):(1'h1)]));
          reg103 <= reg97[(1'h1):(1'h1)];
          if ({$unsigned((((reg87 && (8'hbf)) ?
                  (|wire43) : (reg94 ?
                      wire83 : wire45)) ^ reg102[(1'h0):(1'h0)]))})
            begin
              reg104 <= $unsigned(($signed(wire46[(2'h3):(2'h2)]) ^~ reg85));
            end
          else
            begin
              reg104 <= reg85;
              reg105 <= (($signed($unsigned((reg82 < reg96))) >= $signed($signed((reg96 * reg98)))) <<< $unsigned((wire80 ~^ {(reg97 == wire83)})));
              reg106 <= $signed((~&wire43));
              reg107 <= $signed(((~|($signed(reg105) ?
                  {wire44,
                      wire83} : reg104[(3'h7):(2'h3)])) >>> $signed($unsigned(reg95))));
              reg108 <= reg92;
            end
          reg109 <= (|({$signed((~reg90))} > (wire43[(2'h2):(2'h2)] ?
              wire44 : wire44[(4'hb):(3'h4)])));
        end
      else
        begin
          reg101 <= ((reg106 >>> $unsigned($signed((reg100 ?
                  wire42 : reg100)))) ?
              (^($unsigned((reg100 + reg92)) ?
                  reg108 : $unsigned(reg91))) : reg88);
          reg102 <= ((wire42 < wire44) ?
              {(&$unsigned((reg107 >>> reg102))),
                  ($signed((reg94 ? reg93 : (7'h42))) ?
                      $signed(reg106) : (~$unsigned(reg85)))} : (($unsigned($unsigned((8'hae))) ^~ reg103[(2'h3):(1'h0)]) ?
                  $unsigned({reg100[(4'ha):(1'h0)],
                      (wire46 == reg96)}) : {$unsigned(reg100)}));
          reg103 <= ($signed(reg86) | wire83[(3'h4):(2'h3)]);
          if (((~wire41) ?
              reg100 : ($unsigned({(wire41 ? reg109 : wire42),
                  $signed(reg107)}) < reg108)))
            begin
              reg104 <= (wire45[(1'h0):(1'h0)] ?
                  $unsigned((&wire83)) : ($signed($unsigned((reg100 <<< wire84))) ?
                      ($unsigned({reg95,
                          (8'h9f)}) > $signed(reg101[(1'h1):(1'h0)])) : $unsigned((~&$signed((8'hb3))))));
            end
          else
            begin
              reg104 <= (wire84[(2'h3):(2'h2)] & reg100[(3'h4):(2'h3)]);
            end
          reg105 <= $unsigned(reg86[(1'h1):(1'h0)]);
        end
      reg110 <= (~^(reg96[(3'h4):(1'h1)] ^ (^~(reg107[(3'h4):(1'h1)] ?
          $unsigned((8'hb4)) : reg87[(1'h1):(1'h0)]))));
      reg111 <= ({$signed((wire84[(3'h5):(2'h2)] ?
                  $unsigned(reg104) : reg107))} ?
          reg104 : (8'hb8));
    end
  assign wire112 = $signed(reg90);
  assign wire113 = $signed($unsigned((($signed(reg101) ?
                       (~|reg94) : reg101[(3'h6):(2'h3)]) ^ reg82[(2'h2):(1'h1)])));
  assign wire114 = reg98;
  assign wire115 = ({{(&reg95[(2'h2):(1'h1)])}} ?
                       wire83 : {reg93[(5'h11):(4'h8)],
                           {reg94[(4'ha):(4'h8)],
                               $unsigned(reg87[(2'h2):(2'h2)])}});
  assign wire116 = reg85;
  assign wire117 = reg100;
  assign wire118 = {$signed((8'hbc))};
  assign wire119 = ($signed({reg85[(2'h2):(2'h2)],
                       reg110[(3'h4):(3'h4)]}) * ((^$signed(reg90)) * (wire44 + (+(+reg93)))));
  assign wire120 = $signed(reg99);
  assign wire121 = {($unsigned($unsigned((wire117 || reg96))) ?
                           $signed(wire114[(4'hf):(3'h7)]) : (((wire41 <<< wire42) ?
                               ((8'h9d) ^ wire116) : (^wire113)) - reg96[(1'h1):(1'h0)]))};
  assign wire122 = $unsigned((($signed(reg91[(2'h2):(1'h1)]) <= reg89[(1'h1):(1'h1)]) ?
                       ($signed($unsigned(reg90)) ?
                           wire113 : $signed(((8'hbf) ?
                               wire44 : wire44))) : $unsigned((^wire117))));
  module123 #() modinst155 (.clk(clk), .wire126(reg95), .wire124(reg104), .wire125(wire122), .y(wire154), .wire127(reg99));
  always
    @(posedge clk) begin
      reg156 <= $signed((~|reg97[(1'h1):(1'h1)]));
      if ($signed($unsigned(wire122)))
        begin
          if ({(~&wire112), wire83})
            begin
              reg157 <= $unsigned($unsigned(reg82));
              reg158 <= reg102[(2'h2):(1'h1)];
            end
          else
            begin
              reg157 <= reg97;
            end
          reg159 <= ($signed(($unsigned($signed((8'hbe))) ^~ (&(reg88 ?
              (8'hae) : reg101)))) + reg108[(2'h3):(1'h1)]);
          if ((-(!(wire122 ~^ (wire121 ? reg92 : (~&reg94))))))
            begin
              reg160 <= $signed(wire117);
              reg161 <= ({$signed(($signed(reg160) ?
                          (reg110 ? reg93 : reg111) : {reg104, reg157}))} ?
                  (~{$signed($unsigned(reg100))}) : $unsigned((~&$signed((reg94 ?
                      wire44 : wire80)))));
            end
          else
            begin
              reg160 <= (reg103[(3'h5):(3'h5)] ?
                  $signed(((reg101 || $unsigned(wire119)) ?
                      $unsigned((reg95 | reg97)) : reg110[(1'h0):(1'h0)])) : wire112);
            end
          reg162 <= ($signed(((+reg94[(4'hb):(3'h6)]) > (((8'h9d) ?
                  wire43 : reg105) + reg93[(4'hf):(3'h7)]))) ?
              reg85 : ($unsigned(wire121) > $signed((8'ha2))));
        end
      else
        begin
          reg157 <= wire116;
          reg158 <= $signed(reg156[(3'h6):(1'h0)]);
          reg159 <= reg161;
        end
      reg163 <= reg94[(1'h0):(1'h0)];
    end
endmodule

module module123
#(parameter param153 = (((((&(8'hb9)) ^~ {(8'ha9), (8'hb7)}) ? {((8'ha3) ? (8'ha0) : (8'ha3)), ((8'haf) * (8'haa))} : ((-(8'hba)) | ((8'hb5) <<< (8'hae)))) >= ({((8'hb3) ^~ (8'ha3))} >> ((^~(8'hb0)) ? {(8'hb8), (8'hb7)} : (~(8'hbb))))) ? (-((^((8'ha2) + (8'hae))) - (((8'ha3) ? (7'h42) : (8'hac)) ? ((8'ha8) ? (8'ha5) : (8'ha3)) : (!(8'haf))))) : ((({(8'hb1)} > ((8'hac) < (8'ha7))) ~^ {((8'ha2) > (7'h40))}) * ((~((8'hbc) ? (8'hbb) : (8'hb5))) ? {((8'haf) ? (8'hb2) : (8'ha6))} : (((8'hbd) ? (7'h43) : (7'h43)) ? {(8'hab), (8'hb9)} : ((7'h41) >>> (8'h9e)))))))
(y, clk, wire127, wire126, wire125, wire124);
  output wire [(32'h14b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire127;
  input wire signed [(5'h15):(1'h0)] wire126;
  input wire signed [(4'h8):(1'h0)] wire125;
  input wire [(4'hd):(1'h0)] wire124;
  wire signed [(5'h14):(1'h0)] wire152;
  wire signed [(5'h12):(1'h0)] wire151;
  wire signed [(5'h13):(1'h0)] wire150;
  wire signed [(4'he):(1'h0)] wire146;
  reg signed [(2'h3):(1'h0)] reg149 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg148 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg147 = (1'h0);
  reg [(4'h9):(1'h0)] reg145 = (1'h0);
  reg [(4'hc):(1'h0)] reg144 = (1'h0);
  reg [(2'h3):(1'h0)] reg143 = (1'h0);
  reg [(5'h15):(1'h0)] reg142 = (1'h0);
  reg [(5'h10):(1'h0)] reg141 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg140 = (1'h0);
  reg [(4'h8):(1'h0)] reg139 = (1'h0);
  reg [(5'h11):(1'h0)] reg138 = (1'h0);
  reg [(5'h13):(1'h0)] reg137 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg136 = (1'h0);
  reg [(2'h3):(1'h0)] reg135 = (1'h0);
  reg signed [(4'he):(1'h0)] reg134 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg133 = (1'h0);
  reg [(5'h14):(1'h0)] reg132 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg131 = (1'h0);
  reg [(5'h15):(1'h0)] reg130 = (1'h0);
  reg [(3'h6):(1'h0)] reg129 = (1'h0);
  reg [(5'h10):(1'h0)] reg128 = (1'h0);
  assign y = {wire152,
                 wire151,
                 wire150,
                 wire146,
                 reg149,
                 reg148,
                 reg147,
                 reg145,
                 reg144,
                 reg143,
                 reg142,
                 reg141,
                 reg140,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg128 <= {({($unsigned(wire127) < (wire124 ^~ wire125))} != wire124)};
      if ($unsigned($unsigned($signed(wire124))))
        begin
          reg129 <= (&wire126[(4'he):(4'hc)]);
          reg130 <= ($unsigned(wire126) > (wire124[(3'h6):(2'h2)] ?
              $unsigned(wire127[(3'h4):(3'h4)]) : (~&wire124[(4'ha):(2'h3)])));
          reg131 <= wire124;
        end
      else
        begin
          if (($unsigned((^(^~(wire125 <= reg129)))) || wire125))
            begin
              reg129 <= reg128;
              reg130 <= reg129[(3'h5):(2'h2)];
              reg131 <= (!(~{((wire127 && (8'ha8)) ?
                      $signed(reg131) : (~wire124))}));
              reg132 <= $signed(($signed((reg130[(5'h11):(4'h9)] > {(8'hb5)})) ?
                  $unsigned(reg128[(4'hf):(4'h8)]) : reg131));
              reg133 <= wire124[(3'h5):(2'h2)];
            end
          else
            begin
              reg129 <= {wire125[(3'h5):(2'h3)],
                  (wire124 ? reg130 : $unsigned(wire126[(2'h3):(1'h0)]))};
              reg130 <= reg132;
              reg131 <= $unsigned(((wire125[(2'h3):(1'h0)] ?
                      (8'ha9) : $unsigned(reg132[(4'hf):(4'hc)])) ?
                  (~|(reg132[(3'h7):(2'h2)] ?
                      $signed(wire124) : reg130[(2'h2):(1'h0)])) : (~|(8'hae))));
              reg132 <= (7'h41);
            end
          if ($signed($unsigned(reg130)))
            begin
              reg134 <= {{($signed(reg129[(2'h3):(2'h3)]) ?
                          {(~reg128)} : ((reg129 | reg130) ?
                              $signed(wire124) : (reg133 ?
                                  (8'haa) : wire126)))}};
              reg135 <= wire125;
              reg136 <= (+{reg128[(4'hf):(3'h7)],
                  ({(~|reg128)} ?
                      ((^~wire126) >>> wire126[(4'h8):(4'h8)]) : ({reg129} & $signed(wire127)))});
              reg137 <= {({(reg131[(4'he):(4'he)] >= (+wire127))} >> ($unsigned((8'ha6)) | $signed(((8'ha0) + reg135))))};
              reg138 <= ((8'hb1) ? {wire127} : (!wire127));
            end
          else
            begin
              reg134 <= $unsigned(((wire126 ?
                  ($unsigned(reg131) ?
                      $signed(wire126) : ((8'ha1) < reg133)) : (8'had)) ^~ {$signed($unsigned((8'hb2)))}));
              reg135 <= (~$signed(($unsigned(reg129[(3'h5):(2'h2)]) <<< (reg138[(4'hd):(2'h2)] ?
                  (reg136 || wire124) : (^~(8'h9c))))));
              reg136 <= (~&(^((~$unsigned(reg135)) ?
                  reg136 : $unsigned(reg129[(2'h3):(2'h3)]))));
            end
          reg139 <= $signed(reg137);
          reg140 <= $unsigned(((+reg138) <= (~^reg129[(3'h5):(3'h5)])));
          if ($signed(reg131[(3'h5):(1'h0)]))
            begin
              reg141 <= (reg134 != (~&(((!reg128) ?
                      (reg140 <<< (8'hb7)) : $unsigned(reg137)) ?
                  $signed(((8'h9f) ?
                      reg129 : reg135)) : $signed(reg138[(3'h7):(1'h0)]))));
            end
          else
            begin
              reg141 <= {(reg136[(1'h0):(1'h0)] ?
                      {reg136} : reg140[(2'h3):(2'h2)])};
              reg142 <= reg137;
              reg143 <= reg131[(4'hf):(4'h8)];
              reg144 <= (((({reg139,
                  wire125} ^~ ((8'ha1) && reg139)) != $signed((8'h9f))) >> ((reg130[(2'h2):(1'h0)] ?
                      $signed(reg131) : (8'hae)) ?
                  ((reg134 < wire124) * (reg135 * reg141)) : reg143)) * ((!$signed(reg143[(2'h3):(2'h2)])) || ((!$unsigned(reg139)) ?
                  $unsigned(reg138) : $unsigned((reg134 ? (8'haa) : reg139)))));
            end
        end
      reg145 <= reg140[(2'h2):(1'h1)];
    end
  assign wire146 = ($signed($signed(reg143[(1'h1):(1'h1)])) - ((8'hbc) ?
                       (+(!$signed(reg142))) : wire125[(3'h6):(3'h4)]));
  always
    @(posedge clk) begin
      reg147 <= {reg143[(2'h2):(1'h1)], (~^$signed(reg144))};
      reg148 <= wire126[(2'h2):(1'h1)];
      reg149 <= $unsigned($signed(((^{(8'ha6)}) >= $unsigned($signed(reg129)))));
    end
  assign wire150 = ((($signed((reg135 < (8'hb3))) == $signed((reg138 ?
                           reg133 : wire124))) ?
                       reg138[(4'h9):(2'h2)] : reg147) <= {$signed(wire126)});
  assign wire151 = (wire127[(3'h7):(3'h7)] == reg142[(5'h10):(1'h1)]);
  assign wire152 = {((reg136 ^~ $signed($unsigned(reg143))) ?
                           ($unsigned($signed(wire146)) ^~ $signed($signed(wire150))) : ({$signed(wire150),
                                   (wire150 << reg133)} ?
                               $unsigned($signed(reg132)) : $unsigned($signed(reg138))))};
endmodule

module module47  (y, clk, wire52, wire51, wire50, wire49, wire48);
  output wire [(32'h152):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hd):(1'h0)] wire52;
  input wire signed [(4'he):(1'h0)] wire51;
  input wire [(4'hf):(1'h0)] wire50;
  input wire signed [(2'h2):(1'h0)] wire49;
  input wire [(3'h6):(1'h0)] wire48;
  wire [(5'h12):(1'h0)] wire79;
  wire [(3'h5):(1'h0)] wire78;
  wire signed [(4'h9):(1'h0)] wire77;
  wire signed [(3'h4):(1'h0)] wire76;
  wire [(4'he):(1'h0)] wire75;
  wire [(4'h9):(1'h0)] wire74;
  wire signed [(5'h12):(1'h0)] wire73;
  wire signed [(4'hd):(1'h0)] wire57;
  wire [(5'h15):(1'h0)] wire56;
  wire signed [(4'hd):(1'h0)] wire55;
  wire signed [(5'h12):(1'h0)] wire54;
  wire [(4'ha):(1'h0)] wire53;
  reg [(5'h15):(1'h0)] reg72 = (1'h0);
  reg [(4'h8):(1'h0)] reg71 = (1'h0);
  reg [(5'h15):(1'h0)] reg70 = (1'h0);
  reg [(4'h9):(1'h0)] reg69 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg68 = (1'h0);
  reg [(5'h13):(1'h0)] reg67 = (1'h0);
  reg [(5'h10):(1'h0)] reg66 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg65 = (1'h0);
  reg [(3'h4):(1'h0)] reg64 = (1'h0);
  reg [(5'h15):(1'h0)] reg63 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg62 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg61 = (1'h0);
  reg [(4'hc):(1'h0)] reg60 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg59 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg58 = (1'h0);
  assign y = {wire79,
                 wire78,
                 wire77,
                 wire76,
                 wire75,
                 wire74,
                 wire73,
                 wire57,
                 wire56,
                 wire55,
                 wire54,
                 wire53,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 (1'h0)};
  assign wire53 = wire51;
  assign wire54 = ($signed((|(7'h44))) >>> {(wire48 && wire53[(1'h0):(1'h0)]),
                      (~wire50)});
  assign wire55 = ($unsigned($signed(((wire53 << wire49) >= $unsigned(wire53)))) == (wire52 >>> wire51));
  assign wire56 = ($signed((~wire52)) && wire51[(4'ha):(3'h6)]);
  assign wire57 = wire55[(1'h1):(1'h0)];
  always
    @(posedge clk) begin
      if ($signed((wire52[(3'h6):(3'h5)] ?
          wire55[(3'h4):(3'h4)] : (wire52[(3'h6):(1'h1)] && ((^~(8'hae)) != (wire53 + (8'hbb)))))))
        begin
          reg58 <= {wire56};
          if (wire57)
            begin
              reg59 <= ($signed(wire50) ?
                  (~&$unsigned(((~(8'ha7)) < $unsigned(reg58)))) : (~^$signed({wire57[(4'h9):(3'h7)]})));
              reg60 <= wire54[(3'h4):(2'h3)];
              reg61 <= (~&$signed(reg60[(1'h0):(1'h0)]));
            end
          else
            begin
              reg59 <= (reg61 >>> $unsigned($signed(wire56[(4'hd):(1'h1)])));
              reg60 <= wire51;
            end
          if ($signed((($unsigned((wire49 * wire56)) ?
              $unsigned(wire51[(4'he):(3'h4)]) : (8'hb6)) ~^ (8'hba))))
            begin
              reg62 <= (((+(~|(|wire54))) ?
                      $signed(wire50[(3'h7):(3'h6)]) : (~^((~(8'ha1)) ?
                          $unsigned(reg59) : (wire52 ? reg60 : wire48)))) ?
                  $signed($unsigned(wire56[(5'h13):(4'hd)])) : (-((reg59[(1'h0):(1'h0)] >>> (wire50 & wire57)) ?
                      ($unsigned(wire55) ?
                          $signed(reg58) : $unsigned(wire56)) : reg58[(2'h3):(2'h3)])));
              reg63 <= (-reg59[(1'h1):(1'h1)]);
              reg64 <= {wire57[(3'h7):(3'h7)],
                  (($unsigned(wire53[(2'h2):(1'h0)]) ?
                      $unsigned($signed(reg60)) : (!$signed((8'hb4)))) ~^ $unsigned((wire54 ?
                      reg59 : $unsigned(reg63))))};
              reg65 <= {{wire57[(2'h3):(2'h3)]}, reg62[(4'h9):(1'h1)]};
              reg66 <= $unsigned({(|reg62), {wire54, reg63[(5'h10):(4'hd)]}});
            end
          else
            begin
              reg62 <= (&wire56);
              reg63 <= $signed($signed(wire57));
              reg64 <= $unsigned(reg66[(3'h6):(1'h0)]);
              reg65 <= (~^reg62);
            end
          reg67 <= reg58[(3'h5):(3'h5)];
        end
      else
        begin
          reg58 <= reg62[(3'h7):(3'h4)];
          reg59 <= $unsigned(reg66[(4'ha):(3'h7)]);
        end
      reg68 <= ($unsigned(($unsigned(reg62) ?
              (^(-wire48)) : ((+wire49) > wire57[(4'ha):(3'h6)]))) ?
          (!{{(|(8'h9c)), wire48[(1'h1):(1'h1)]}}) : reg60[(3'h5):(2'h3)]);
      if (reg59)
        begin
          reg69 <= (wire50[(3'h5):(2'h3)] << reg67[(5'h13):(1'h1)]);
        end
      else
        begin
          reg69 <= (wire54[(2'h3):(1'h0)] ?
              (~^$unsigned(($unsigned(wire54) ?
                  $unsigned(wire55) : $unsigned((8'hbc))))) : $signed(((reg64[(1'h0):(1'h0)] ^~ (reg61 ?
                  reg68 : reg61)) << $signed($signed(wire55)))));
          reg70 <= wire57;
          reg71 <= ($signed({wire48}) && $unsigned((reg69[(1'h0):(1'h0)] ?
              ((reg64 ? (8'hac) : reg63) > (reg61 ?
                  reg60 : wire52)) : $unsigned($unsigned((7'h40))))));
        end
      reg72 <= $unsigned((((reg64 & (~^wire56)) ?
              (^~(reg60 + (8'ha8))) : $signed((~|wire50))) ?
          {$unsigned(reg64)} : {{$signed(reg58), (|reg68)}}));
    end
  assign wire73 = reg71[(3'h5):(3'h5)];
  assign wire74 = reg71[(3'h5):(1'h1)];
  assign wire75 = (~|(8'ha8));
  assign wire76 = reg69[(4'h9):(3'h5)];
  assign wire77 = wire76[(3'h4):(2'h2)];
  assign wire78 = (($signed(($unsigned(wire52) << (wire54 * wire53))) ?
                          wire76[(2'h3):(2'h2)] : (8'ha9)) ?
                      (^~(reg59 ^ {(~&wire55),
                          $signed(wire54)})) : ((^reg67[(4'hc):(2'h2)]) ?
                          wire52[(4'hd):(3'h7)] : wire76[(2'h2):(2'h2)]));
  assign wire79 = wire48;
endmodule
