============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Apr 11 2025  12:35:53 pm
  Module:                 top_top
  Technology libraries:   CLOCK65LPLVT 
                          CORE65LPLVT 
                          SPHDL100909 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                     Instance                                            Module                        Cells  Cell Area  Net Area   Total Area      Wireload        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_top                                                                                                34292     878511         0       878511 area_780Kto1170K (S) 
  top_inst_core_region_i                           core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_  22679     680319         0       680319  area_390Kto780K (S) 
    instr_mem                                      instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32            1992     286942         0       286942  area_234Kto312K (S) 
      sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3    four_sram_wrapper_13760                                 9      70268         0        70268    area_66Kto72K (S) 
      sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2    four_sram_wrapper_13761                                 9      70268         0        70268    area_66Kto72K (S) 
      sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1    four_sram_wrapper_13762                                 9      70268         0        70268    area_66Kto72K (S) 
      sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0    four_sram_wrapper                                       9      70268         0        70268    area_66Kto72K (S) 
      boot_rom_wrap_i                              boot_rom_wrap_DATA_WIDTH32                           1848       5445         0         5445      area_5Kto6K (S) 
    data_mem                                       sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32                 88     281376         0       281376  area_234Kto312K (S) 
      sp_ram_i_four_sram_wrapper3                  four_sram_wrapper_13756                                 9      70268         0        70268    area_66Kto72K (S) 
      sp_ram_i_four_sram_wrapper2                  four_sram_wrapper_13757                                 9      70268         0        70268    area_66Kto72K (S) 
      sp_ram_i_four_sram_wrapper1                  four_sram_wrapper_13758                                 9      70268         0        70268    area_66Kto72K (S) 
      sp_ram_i_four_sram_wrapper0                  four_sram_wrapper_13759                                 9      70268         0        70268    area_66Kto72K (S) 
    CORE.RISCV_CORE                                riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SH  15877      79924         0        79924   area_78Kto156K (S) 
      id_stage_i                                   riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHAR   6665      38145         0        38145    area_36Kto42K (S) 
        registers_i                                riscv_register_file_ADDR_WIDTH6_FPU0                 4066      24262         0        24262    area_24Kto30K (S) 
        hwloop_regs_i                              riscv_hwloop_regs_N_REGS2                             444       3071         0         3071      area_3Kto4K (S) 
          dec_sub_103_50_I2_7                      decrement_unsigned_989_990_24683                       77        190         0          190      area_0Kto1K (S) 
          dec_sub_103_50_I1_12                     decrement_unsigned_989_990                             77        190         0          190      area_0Kto1K (S) 
        decoder_i                                  riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_    412       1109         0         1109      area_1Kto2K (S) 
        controller_i                               riscv_controller_FPU0                                 213        643         0          643      area_0Kto1K (S) 
        add_584_49_Y_add_581_38_Y_add_580_38       add_unsigned_1340_16965                                32        294         0          294      area_0Kto1K (S) 
        add_537_37_Y_add_536_37                    add_unsigned_1340_16966                                31        206         0          206      area_0Kto1K (S) 
        dec_sub_468_53_74                          decrement_unsigned_989_990_17004                       74        183         0          183      area_0Kto1K (S) 
        int_controller_i                           riscv_int_controller_PULP_SECURE0                      13        100         0          100      area_0Kto1K (S) 
      ex_stage_i                                   riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SH   6443      27371         0        27371    area_24Kto30K (S) 
        mult_i                                     riscv_mult_SHARED_DSP_MULT0                          3264      15464         0        15464    area_12Kto18K (S) 
          mul_281_63_Y_mul_230_87_Y_mul_265_61     mult_signed_4382                                     1159       4996         0         4996      area_4Kto5K (S) 
          csa_tree_add_114_70_groupi               csa_tree_add_114_70_group_17786                       503       3007         0         3007      area_3Kto4K (S) 
          mul_266_61_Y_mul_280_63                  mult_signed_4528                                      468       2497         0         2497      area_2Kto3K (S) 
          csa_tree_add_269_87_groupi               csa_tree_add_269_87_group_17788                       184       1135         0         1135      area_1Kto2K (S) 
          mul_267_61                               mult_signed_3324                                      199        827         0          827      area_0Kto1K (S) 
          sra_117_128                              arith_shift_right_vlog_unsigned_3268                  178        587         0          587      area_0Kto1K (S) 
          add_230_63_Y_add_283_102_Y_add_270_87    add_signed_2869_17016                                  32        294         0          294      area_0Kto1K (S) 
          add_230_39_Y_add_283_68_Y_add_270_60     add_signed_2869                                        32        294         0          294      area_0Kto1K (S) 
        alu_i                                      riscv_alu_SHARED_INT_DIV0_FPU0                       3126      11613         0        11613     area_9Kto12K (S) 
          int_div.div_i                            riscv_alu_div                                         659       3207         0         3207      area_3Kto4K (S) 
            sub_107_68_Y_add_107_46                addsub_unsigned_45907                                  68        421         0          421      area_0Kto1K (S) 
            minus_100_38                           sub_unsigned_1538                                      62        209         0          209      area_0Kto1K (S) 
            gt_103_58                              gt_unsigned_1530                                       65        170         0          170      area_0Kto1K (S) 
          srl_283_46                               shift_right_vlog_unsigned                             260        935         0          935      area_0Kto1K (S) 
          sll_882_39                               shift_left_vlog_unsigned_2320_16959                   158        521         0          521      area_0Kto1K (S) 
          add_168_54                               add_signed_16967                                       43        321         0          321      area_0Kto1K (S) 
          add_182_44                               add_unsigned_1340                                      32        290         0          290      area_0Kto1K (S) 
          csa_tree_alu_popcnt_i_add_1154_39_groupi csa_tree_alu_popcnt_i_add_1154_39_group_17790          31        269         0          269      area_0Kto1K (S) 
          sra_270_105                              arith_shift_right_vlog_unsigned_16960                  74        230         0          230      area_0Kto1K (S) 
          sra_269_105                              arith_shift_right_vlog_unsigned                        74        230         0          230      area_0Kto1K (S) 
          alu_ff_i                                 alu_ff                                                 53        155         0          155      area_0Kto1K (S) 
      if_stage_i                                   riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0            1414       7769         0         7769      area_7Kto8K (S) 
        prefetch_32.prefetch_buffer_i              riscv_prefetch_buffer                                 836       5193         0         5193      area_5Kto6K (S) 
          fifo_i                                   riscv_fetch_fifo                                      633       4091         0         4091      area_4Kto5K (S) 
            add_182_49                             add_unsigned                                           29        150         0          150      area_0Kto1K (S) 
          add_115_54                               add_unsigned_17002                                     29        150         0          150      area_0Kto1K (S) 
        compressed_decoder_i                       riscv_compressed_decoder_FPU0                         232        639         0          639      area_0Kto1K (S) 
        hwloop_controller_i                        riscv_hwloop_controller_N_REGS2                       154        594         0          594      area_0Kto1K (S) 
      cs_registers_i                               riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECUR    605       2926         0         2926      area_2Kto3K (S) 
        inc_ADD_UNS_OP_75                          increment_unsigned_987_988                             32        165         0          165      area_0Kto1K (S) 
      load_store_unit_i                            riscv_load_store_unit                                 432       1980         0         1980      area_1Kto2K (S) 
        ADD_UNS_OP                                 add_unsigned_1340_16964                                32        294         0          294      area_0Kto1K (S) 
      debug_unit_i                                 riscv_debug_unit                                      250       1475         0         1475      area_1Kto2K (S) 
      core_clock_gate_i                            cluster_clock_gating                                    3         12         0           12      area_0Kto1K (S) 
    instr_mem_axi_if                               axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH   1235       9102         0         9102     area_9Kto12K (S) 
      axi_mem_if_SP_i_Slave_w_buffer_LP            axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH    269       2387         0         2387      area_2Kto3K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13741                              3         12         0           12      area_0Kto1K (S) 
      axi_mem_if_SP_i_Slave_r_buffer_LP            axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BU    261       2287         0         2287      area_2Kto3K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13740                              3         12         0           12      area_0Kto1K (S) 
      axi_mem_if_SP_i_READ_CTRL                    axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA    232       1284         0         1284      area_1Kto2K (S) 
      axi_mem_if_SP_i_Slave_aw_buffer_LP           axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_B    144       1145         0         1145      area_1Kto2K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13743                              3         12         0           12      area_0Kto1K (S) 
      axi_mem_if_SP_i_Slave_ar_buffer_LP           axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_B    144       1145         0         1145      area_1Kto2K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13742                              3         12         0           12      area_0Kto1K (S) 
      axi_mem_if_SP_i_WRITE_CTRL                   axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDAT     67        368         0          368      area_0Kto1K (S) 
      axi_mem_if_SP_i_Slave_b_buffer_LP            axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4       59        305         0          305      area_0Kto1K (S) 
    data_mem_axi_if                                axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH   1215       8937         0         8937      area_8Kto9K (S) 
      axi_mem_if_SP_i_Slave_w_buffer_LP            axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH    265       2381         0         2381      area_2Kto3K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13736                              3         12         0           12      area_0Kto1K (S) 
      axi_mem_if_SP_i_Slave_r_buffer_LP            axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BU    263       2290         0         2290      area_2Kto3K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13735                              3         12         0           12      area_0Kto1K (S) 
      axi_mem_if_SP_i_READ_CTRL                    axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA    226       1257         0         1257      area_1Kto2K (S) 
      axi_mem_if_SP_i_Slave_aw_buffer_LP           axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_B    139       1087         0         1087      area_1Kto2K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13738                              3         12         0           12      area_0Kto1K (S) 
      axi_mem_if_SP_i_Slave_ar_buffer_LP           axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_B    139       1087         0         1087      area_1Kto2K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13737                              3         12         0           12      area_0Kto1K (S) 
      axi_mem_if_SP_i_WRITE_CTRL                   axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDAT     65        352         0          352      area_0Kto1K (S) 
      axi_mem_if_SP_i_Slave_b_buffer_LP            axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4_1     59        305         0          305      area_0Kto1K (S) 
    adv_dbg_if_i                                   adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WID   1455       8652         0         8652      area_8Kto9K (S) 
      dbg_module_i_i_dbg_axi                       adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_    854       5263         0         5263      area_5Kto6K (S) 
        axi_biu_i                                  adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI    261       1852         0         1852      area_1Kto2K (S) 
        axi_crc_i                                  adbg_crc32                                             98        567         0          567      area_0Kto1K (S) 
        add_383_50                                 add_unsigned_2676                                      32        178         0          178      area_0Kto1K (S) 
      dbg_module_i_i_dbg_cpu_or1k                  adbg_or1k_module_NB_CORES1                            375       1754         0         1754      area_1Kto2K (S) 
        or1k_crc_i                                 adbg_crc32_13644                                       98        567         0          567      area_0Kto1K (S) 
        or1k_biu_i                                 adbg_or1k_biu_NB_CORES1                                22        141         0          141      area_0Kto1K (S) 
        or1k_statusreg_i                           adbg_or1k_status_reg_NB_CORES1                          1         12         0           12      area_0Kto1K (S) 
      cluster_tap_i                                adbg_tap_top                                          152        831         0          831      area_0Kto1K (S) 
    axi_slice_core2axi                             axi_slice_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_A    563       4478         0         4478      area_4Kto5K (S) 
      WITH_SLICE.axi_slice_i_w_buffer_i            axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH    148       1206         0         1206      area_1Kto2K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13745                              3         12         0           12      area_0Kto1K (S) 
      WITH_SLICE.axi_slice_i_r_buffer_i            axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BU    133       1062         0         1062      area_1Kto2K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13744                              3         12         0           12      area_0Kto1K (S) 
      WITH_SLICE.axi_slice_i_ar_buffer_i           axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_B    131       1059         0         1059      area_1Kto2K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13746                              3         12         0           12      area_0Kto1K (S) 
      WITH_SLICE.axi_slice_i_aw_buffer_i           axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_B    130       1057         0         1057      area_1Kto2K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13747                              3         12         0           12      area_0Kto1K (S) 
      WITH_SLICE.axi_slice_i_b_buffer_i            axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2       21         95         0           95      area_0Kto1K (S) 
    data_ram_mux_i                                 ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_W     59        253         0          253      area_0Kto1K (S) 
    instr_ram_mux_i                                ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_W     58        197         0          197      area_0Kto1K (S) 
    core2axi_i                                     core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AX     33        124         0          124      area_0Kto1K (S) 
  top_inst_peripherals_i                           peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_   8997      61847         0        61847    area_60Kto66K (S) 
    apb_uart_i                                     apb_uart                                             3218      24084         0        24084    area_24Kto30K (S) 
      UART_RXFF                                    slib_fifo_WIDTH11_SIZE_E6                            1374      11514         0        11514     area_9Kto12K (S) 
      UART_TXFF                                    slib_fifo_WIDTH8_SIZE_E6                             1088       8623         0         8623      area_8Kto9K (S) 
      UART_RX                                      uart_receiver                                         170        762         0          762      area_0Kto1K (S) 
      UART_BG16                                    uart_baudgen                                           70        381         0          381      area_0Kto1K (S) 
      UART_TX                                      uart_transmitter                                       77        290         0          290      area_0Kto1K (S) 
      UART_IIC                                     uart_interrupt                                         16         77         0           77      area_0Kto1K (S) 
      UART_BG2                                     slib_clock_div_RATIO8                                   9         62         0           62      area_0Kto1K (S) 
      UART_IF_RI                                   slib_input_filter_SIZE2_13786                          12         58         0           58      area_0Kto1K (S) 
      UART_IF_DSR                                  slib_input_filter_SIZE2_13788                          12         58         0           58      area_0Kto1K (S) 
      UART_IF_DCD                                  slib_input_filter_SIZE2_13787                          12         58         0           58      area_0Kto1K (S) 
      UART_IF_CTS                                  slib_input_filter_SIZE2                                12         58         0           58      area_0Kto1K (S) 
      UART_IS_SIN                                  slib_input_sync                                         3         22         0           22      area_0Kto1K (S) 
      UART_IS_RI                                   slib_input_sync_4                                       3         22         0           22      area_0Kto1K (S) 
      UART_IS_DSR                                  slib_input_sync_13789                                   3         22         0           22      area_0Kto1K (S) 
      UART_IS_DCD                                  slib_input_sync_4_13791                                 3         22         0           22      area_0Kto1K (S) 
      UART_IS_CTS                                  slib_input_sync_13790                                   3         22         0           22      area_0Kto1K (S) 
      UART_ED_DSR                                  slib_edge_detect_13781                                  4         17         0           17      area_0Kto1K (S) 
      UART_ED_DCD                                  slib_edge_detect_13779                                  4         17         0           17      area_0Kto1K (S) 
      UART_ED_CTS                                  slib_edge_detect_13782                                  4         17         0           17      area_0Kto1K (S) 
      UART_RCLK                                    slib_edge_detect_13778                                  3         15         0           15      area_0Kto1K (S) 
      UART_PEDET                                   slib_edge_detect_13785                                  3         15         0           15      area_0Kto1K (S) 
      UART_IIC_THRE_ED                             slib_edge_detect                                        3         15         0           15      area_0Kto1K (S) 
      UART_FEDET                                   slib_edge_detect_13784                                  3         15         0           15      area_0Kto1K (S) 
      UART_BIDET                                   slib_edge_detect_13783                                  3         15         0           15      area_0Kto1K (S) 
      UART_ED_RI                                   slib_edge_detect_13780                                  3         14         0           14      area_0Kto1K (S) 
    axi_spi_slave_i                                axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WI   2054      14837         0        14837    area_12Kto18K (S) 
      axi_spi_slave_i_u_dcfifo_rx                  spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8          600       4538         0         4538      area_4Kto5K (S) 
        u_dout                                     dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8     47        331         0          331      area_0Kto1K (S) 
        u_din_write_tr                             dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c      8        101         0          101      area_0Kto1K (S) 
        u_din_full                                 dc_full_detector_BUFFER_DEPTH8                         19         82         0           82      area_0Kto1K (S) 
      axi_spi_slave_i_u_dcfifo_tx                  spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_13795    600       4538         0         4538      area_4Kto5K (S) 
        u_din_buffer                               dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8_13748       516       3999         0         3999      area_3Kto4K (S) 
        u_dout                                     dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8     47        331         0          331      area_0Kto1K (S) 
        u_din_write_tr                             dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c      8        101         0          101      area_0Kto1K (S) 
        u_din_full                                 dc_full_detector_BUFFER_DEPTH8_13749                   19         82         0           82      area_0Kto1K (S) 
      axi_spi_slave_i_u_axiplug                    spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH    305       2111         0         2111      area_2Kto3K (S) 
        add_154_29                                 add_unsigned_17001                                     29        150         0          150      area_0Kto1K (S) 
      axi_spi_slave_i_u_slave_sm                   spi_slave_controller_DUMMY_CYCLES32                   284       1856         0         1856      area_1Kto2K (S) 
        u_spiregs                                  spi_slave_regs_REG_SIZE8                               48        482         0          482      area_0Kto1K (S) 
        u_cmd_parser                               spi_slave_cmd_parser                                   18         54         0           54      area_0Kto1K (S) 
      axi_spi_slave_i_u_rxreg                      spi_slave_rx                                          132        872         0          872      area_0Kto1K (S) 
      axi_spi_slave_i_u_txreg                      spi_slave_tx                                          123        842         0          842      area_0Kto1K (S) 
      axi_spi_slave_i_u_syncro                     spi_slave_syncro_AXI_ADDR_WIDTH32                       9         77         0           77      area_0Kto1K (S) 
    apb_event_unit_i                               apb_event_unit                                       1030       6004         0         6004      area_6Kto7K (S) 
      i_interrupt_unit                             generic_service_unit_APB_ADDR_WIDTH12                 430       2546         0         2546      area_2Kto3K (S) 
      i_event_unit                                 generic_service_unit_APB_ADDR_WIDTH12_13777           430       2546         0         2546      area_2Kto3K (S) 
      i_sleep_unit                                 sleep_unit_APB_ADDR_WIDTH12                            95        585         0          585      area_0Kto1K (S) 
    apb_timer_i                                    apb_timer                                            1008       5756         0         5756      area_5Kto6K (S) 
      TIMER_GEN[1].timer_i                         timer_13796                                           484       2804         0         2804      area_2Kto3K (S) 
        gte_86_29                                  geq_unsigned_15942                                     66        172         0          172      area_0Kto1K (S) 
        inc_add_80_53_38                           increment_unsigned_987_988_16994                       31        160         0          160      area_0Kto1K (S) 
        inc_add_73_43_17                           increment_unsigned_987_988_16996                       31        160         0          160      area_0Kto1K (S) 
      TIMER_GEN[0].timer_i                         timer                                                 484       2804         0         2804      area_2Kto3K (S) 
        gte_86_29                                  geq_unsigned_15941                                     66        172         0          172      area_0Kto1K (S) 
        inc_add_80_53_38                           increment_unsigned_987_988_16993                       31        160         0          160      area_0Kto1K (S) 
        inc_add_73_43_17                           increment_unsigned_987_988_16995                       31        160         0          160      area_0Kto1K (S) 
    axi2apb_i                                      axi2apb_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI    682       5258         0         5258      area_5Kto6K (S) 
      genblk1.axi2apb_i_Slave_r_buffer             axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BU    141       1147         0         1147      area_1Kto2K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13731                              3         12         0           12      area_0Kto1K (S) 
      genblk1.axi2apb_i_Slave_aw_buffer            axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_B    136       1116         0         1116      area_1Kto2K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13733                              3         12         0           12      area_0Kto1K (S) 
      genblk1.axi2apb_i_Slave_ar_buffer            axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_B    136       1116         0         1116      area_1Kto2K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13732                              3         12         0           12      area_0Kto1K (S) 
      genblk1.axi2apb_i_Slave_w_buffer             axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH    133       1062         0         1062      area_1Kto2K (S) 
        buffer_i_cg_cell                           cluster_clock_gating_13729                              3         12         0           12      area_0Kto1K (S) 
      genblk1.axi2apb_i_Slave_b_buffer             axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2       33        172         0          172      area_0Kto1K (S) 
    apb_pulpino_i                                  apb_pulpino_BOOT_ADDR32h00008000                      518       4459         0         4459      area_4Kto5K (S) 
    periph_bus_i                                   periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_    463       1354         0         1354      area_1Kto2K (S) 
    apb2per_debug_i                                apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32               9         33         0           33      area_0Kto1K (S) 
    genblk1[5].core_clock_gate                     cluster_clock_gating_13725                              3         12         0           12      area_0Kto1K (S) 
    genblk1[4].core_clock_gate                     cluster_clock_gating_13726                              3         12         0           12      area_0Kto1K (S) 
    genblk1[2].core_clock_gate                     cluster_clock_gating_23                                 3         12         0           12      area_0Kto1K (S) 
    genblk1[1].core_clock_gate                     cluster_clock_gating_13727                              3         12         0           12      area_0Kto1K (S) 
    genblk1[0].core_clock_gate                     cluster_clock_gating_13728                              3         12         0           12      area_0Kto1K (S) 
  top_inst_axi_interconnect_i                      axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_W   2567      10819         0        10819     area_9Kto12K (S) 
    axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK       axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AX    529       2156         0         2156      area_2Kto3K (S) 
      BR_ALLOC                                     axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_P    254        892         0          892      area_0Kto1K (S) 
      DW_ADDR_DEC                                  axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2     108        659         0          659      area_0Kto1K (S) 
      BW_ALLOC                                     axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_P    102        386         0          386      area_0Kto1K (S) 
      AW_ADDR_DEC                                  axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N     36        123         0          123      area_0Kto1K (S) 
      AR_ADDR_DEC                                  axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N     29         96         0           96      area_0Kto1K (S) 
    axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK       axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AX    530       2156         0         2156      area_2Kto3K (S) 
      BR_ALLOC                                     axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_P    253        891         0          891      area_0Kto1K (S) 
      DW_ADDR_DEC                                  axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_    108        659         0          659      area_0Kto1K (S) 
      BW_ALLOC                                     axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_P    103        385         0          385      area_0Kto1K (S) 
      AW_ADDR_DEC                                  axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N     36        123         0          123      area_0Kto1K (S) 
      AR_ADDR_DEC                                  axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N     30         98         0           98      area_0Kto1K (S) 
    axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK       axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AX    530       2156         0         2156      area_2Kto3K (S) 
      BR_ALLOC                                     axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_P    254        889         0          889      area_0Kto1K (S) 
      DW_ADDR_DEC                                  axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8       109        661         0          661      area_0Kto1K (S) 
      BW_ALLOC                                     axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_P    102        386         0          386      area_0Kto1K (S) 
      AW_ADDR_DEC                                  axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N     36        123         0          123      area_0Kto1K (S) 
      AR_ADDR_DEC                                  axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N     29         96         0           96      area_0Kto1K (S) 
    axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK         axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI    380       1652         0         1652      area_1Kto2K (S) 
      DW_ALLOC                                     axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEP    175        898         0          898      area_0Kto1K (S) 
      AW_ALLOCATOR                                 axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TAR    129        444         0          444      area_0Kto1K (S) 
      AR_ALLOCATOR                                 axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TAR     56        255         0          255      area_0Kto1K (S) 
      BW_DECODER                                   axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_137     10         27         0           27      area_0Kto1K (S) 
      BR_DECODER                                   axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_137     10         27         0           27      area_0Kto1K (S) 
    axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK         axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI    301       1358         0         1358      area_1Kto2K (S) 
      DW_ALLOC                                     axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEP    183        926         0          926      area_0Kto1K (S) 
      AW_ALLOCATOR                                 axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TAR     66        233         0          233      area_0Kto1K (S) 
      AR_ALLOCATOR                                 axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TAR     32        144         0          144      area_0Kto1K (S) 
      BW_DECODER                                   axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2         10         28         0           28      area_0Kto1K (S) 
      BR_DECODER                                   axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2         10         27         0           27      area_0Kto1K (S) 
    axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK         axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI    297       1341         0         1341      area_1Kto2K (S) 
      DW_ALLOC                                     axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEP    183        926         0          926      area_0Kto1K (S) 
      AW_ALLOCATOR                                 axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TAR     63        222         0          222      area_0Kto1K (S) 
      AR_ALLOCATOR                                 axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TAR     31        138         0          138      area_0Kto1K (S) 
      BW_DECODER                                   axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_137     10         28         0           28      area_0Kto1K (S) 
      BR_DECODER                                   axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_137     10         27         0           27      area_0Kto1K (S) 
  top_inst_clk_rst_gen_i                           clk_rst_gen                                             6         56         0           56      area_0Kto1K (S) 

 (S) = wireload was automatically selected
