
---------- Begin Simulation Statistics ----------
final_tick                                40469628000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228144                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445672                       # Number of bytes of host memory used
host_op_rate                                   356257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    74.33                       # Real time elapsed on the host
host_tick_rate                              544436946                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16958586                       # Number of instructions simulated
sim_ops                                      26481621                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040470                       # Number of seconds simulated
sim_ticks                                 40469628000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    6958586                       # Number of instructions committed
system.cpu0.committedOps                     10118160                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.631567                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1349244                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1308591                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       253073                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5041778                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        19667                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       66992438                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.085973                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1616471                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          274                       # TLB misses on write requests
system.cpu0.numCycles                        80939256                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3517089     34.76%     34.78% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.78% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.79% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               752943      7.44%     42.24% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.24% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.24% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.24% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.24% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.24% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.24% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.24% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     42.25% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.25% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     42.26% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     42.26% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.02%     42.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     42.29% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     42.29% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     42.29% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     42.30% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.42%     42.72% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               272412      2.69%     45.41% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           755025      7.46%     52.87% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4768590     47.13%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                10118160                       # Class of committed instruction
system.cpu0.tickCycles                       13946818                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               79                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              23                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     79                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              8.093926                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149661                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469159                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2722                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672206                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           91                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       48228229                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.123549                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4764177                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          257                       # TLB misses on write requests
system.cpu1.numCycles                        80939256                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32711027                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       915263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1831577                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1003765                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        13115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2007594                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          13115                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             278380                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       743137                       # Transaction distribution
system.membus.trans_dist::CleanEvict           172126                       # Transaction distribution
system.membus.trans_dist::ReadExReq            637934                       # Transaction distribution
system.membus.trans_dist::ReadExResp           637934                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        278380                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2747891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2747891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2747891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    106204864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    106204864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               106204864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            916314                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  916314    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              916314                       # Request fanout histogram
system.membus.reqLayer4.occupancy          5141277500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              12.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4810270750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1605282                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1605282                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1605282                       # number of overall hits
system.cpu0.icache.overall_hits::total        1605282                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11122                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11122                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11122                       # number of overall misses
system.cpu0.icache.overall_misses::total        11122                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    274023500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    274023500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    274023500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    274023500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1616404                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1616404                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1616404                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1616404                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006881                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006881                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006881                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006881                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24637.969790                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24637.969790                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24637.969790                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24637.969790                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11106                       # number of writebacks
system.cpu0.icache.writebacks::total            11106                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11122                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11122                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11122                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11122                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    262901500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    262901500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    262901500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    262901500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006881                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006881                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006881                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006881                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23637.969790                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23637.969790                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23637.969790                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23637.969790                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11106                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1605282                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1605282                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11122                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11122                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    274023500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    274023500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1616404                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1616404                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006881                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006881                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24637.969790                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24637.969790                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11122                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11122                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    262901500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    262901500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006881                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006881                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23637.969790                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23637.969790                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999641                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1616404                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11122                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           145.333933                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999641                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         12942354                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        12942354                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5070460                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5070460                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5070460                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5070460                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1015812                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1015812                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1015812                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1015812                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  69360262500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  69360262500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  69360262500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  69360262500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6086272                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6086272                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6086272                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6086272                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166902                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166902                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166902                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166902                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68280.609503                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68280.609503                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68280.609503                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68280.609503                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       631616                       # number of writebacks
system.cpu0.dcache.writebacks::total           631616                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       377441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       377441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       377441                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       377441                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       638371                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       638371                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       638371                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       638371                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  54872026500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  54872026500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  54872026500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  54872026500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104887                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104887                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104887                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104887                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85956.327120                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85956.327120                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85956.327120                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85956.327120                       # average overall mshr miss latency
system.cpu0.dcache.replacements                638355                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1045710                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1045710                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9371                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9371                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    331735000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    331735000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1055081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1055081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.008882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35400.170740                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35400.170740                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9037                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9037                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    308997500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    308997500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.008565                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008565                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34192.486445                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34192.486445                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4024750                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4024750                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1006441                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1006441                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  69028527500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  69028527500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5031191                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5031191                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200040                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200040                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68586.760178                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68586.760178                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       377107                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       377107                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       629334                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       629334                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  54563029000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  54563029000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125086                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125086                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86699.636441                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86699.636441                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999663                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5708831                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           638371                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.942811                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999663                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         49328547                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        49328547                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4690150                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4690150                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4690150                       # number of overall hits
system.cpu1.icache.overall_hits::total        4690150                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        73963                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         73963                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        73963                       # number of overall misses
system.cpu1.icache.overall_misses::total        73963                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1965784500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1965784500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1965784500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1965784500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4764113                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4764113                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4764113                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4764113                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.015525                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.015525                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.015525                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.015525                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26577.944378                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26577.944378                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26577.944378                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26577.944378                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        73947                       # number of writebacks
system.cpu1.icache.writebacks::total            73947                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        73963                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        73963                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        73963                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        73963                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1891821500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1891821500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1891821500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1891821500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.015525                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015525                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.015525                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015525                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25577.944378                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25577.944378                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25577.944378                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25577.944378                       # average overall mshr miss latency
system.cpu1.icache.replacements                 73947                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4690150                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4690150                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        73963                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        73963                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1965784500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1965784500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4764113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4764113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.015525                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.015525                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26577.944378                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26577.944378                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        73963                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        73963                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1891821500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1891821500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.015525                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015525                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25577.944378                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25577.944378                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999633                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4764113                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            73963                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            64.412111                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999633                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38186867                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38186867                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1810201                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810201                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1810258                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810258                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290623                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290623                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       290680                       # number of overall misses
system.cpu1.dcache.overall_misses::total       290680                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  25093742000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25093742000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  25093742000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25093742000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100824                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100824                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100938                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100938                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138338                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138338                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138357                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138357                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86344.652694                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86344.652694                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86327.721205                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86327.721205                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       120736                       # number of writebacks
system.cpu1.dcache.writebacks::total           120736                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10307                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10307                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10307                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10307                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280316                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280316                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280373                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280373                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  24064609000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  24064609000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  24068767000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  24068767000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133431                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133431                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133451                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133451                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85848.146378                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85848.146378                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85845.523642                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85845.523642                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280357                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192715                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192715                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269897                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269897                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  23525982000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23525982000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462612                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462612                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87166.519080                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87166.519080                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1466                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1466                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  23156168500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  23156168500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183529                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183529                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86264.881850                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86264.881850                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617486                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617486                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20726                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20726                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1567760000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1567760000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032475                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032475                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75642.188555                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75642.188555                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8841                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8841                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11885                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11885                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    908440500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    908440500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018622                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018622                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 76435.885570                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 76435.885570                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      4158000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      4158000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 72947.368421                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 72947.368421                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999652                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090631                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280373                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.456606                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999652                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17087877                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17087877                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9361                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7727                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               62161                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                8266                       # number of demand (read+write) hits
system.l2.demand_hits::total                    87515                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9361                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7727                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              62161                       # number of overall hits
system.l2.overall_hits::.cpu1.data               8266                       # number of overall hits
system.l2.overall_hits::total                   87515                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1761                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            630644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            272107                       # number of demand (read+write) misses
system.l2.demand_misses::total                 916314                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1761                       # number of overall misses
system.l2.overall_misses::.cpu0.data           630644                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11802                       # number of overall misses
system.l2.overall_misses::.cpu1.data           272107                       # number of overall misses
system.l2.overall_misses::total                916314                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    142692000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  53828995500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1059202000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  23552987500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      78583877000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    142692000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  53828995500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1059202000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  23552987500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     78583877000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11122                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          638371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           73963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280373                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1003829                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11122                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         638371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          73963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280373                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1003829                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.158335                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.987896                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.159566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.970518                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.912819                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.158335                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.987896                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.159566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.970518                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.912819                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81028.960818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85355.597611                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89747.669886                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86557.815492                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85760.860360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81028.960818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85355.597611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89747.669886                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86557.815492                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85760.860360                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              743137                       # number of writebacks
system.l2.writebacks::total                    743137                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       630644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       272107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            916314                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       630644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       272107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           916314                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    125082000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  47522555500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    941182000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  20831917500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  69420737000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    125082000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  47522555500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    941182000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  20831917500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  69420737000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.158335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.987896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.159566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.970518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.912819                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.158335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.987896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.159566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.970518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.912819                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71028.960818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75355.597611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79747.669886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76557.815492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75760.860360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71028.960818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75355.597611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79747.669886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76557.815492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75760.860360                       # average overall mshr miss latency
system.l2.replacements                         925294                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       752352                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           752352                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       752352                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       752352                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        85053                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            85053                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        85053                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        85053                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3084                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3084                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1411                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3285                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         627923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          10011                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              637934                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  53601432500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    869135500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   54470568000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       629334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11885                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            641219                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.997758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.842322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994877                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85363.066013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86818.050145                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85385.898855                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       627923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        10011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         637934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47322202500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    769025500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  48091228000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.997758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.842322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994877                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75363.066013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76818.050145                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75385.898855                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9361                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         62161                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              71522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1761                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    142692000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1059202000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1201894000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        73963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          85085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.158335                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.159566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.159405                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81028.960818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89747.669886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88615.645506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1761                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    125082000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    941182000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1066264000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.158335                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.159566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.159405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71028.960818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79747.669886                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78615.645506                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6392                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12708                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2721                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       262096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          264817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    227563000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  22683852000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22911415000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.301095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.976193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.954210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83632.120544                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86547.875588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86517.916146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2721                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       262096                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       264817                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    200353000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20062892000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20263245000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.301095                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.976193                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.954210                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73632.120544                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76547.875588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76517.916146                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.178048                       # Cycle average of tags in use
system.l2.tags.total_refs                     2004510                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    926318                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.163954                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.886504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.071875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      876.194588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.604500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      124.420582                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.855659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.121504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999197                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          799                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16987070                       # Number of tag accesses
system.l2.tags.data_accesses                 16987070                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        112704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      40361216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        755328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      17414848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           58644096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       112704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       755328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        868032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     47560768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47560768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         630644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         272107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              916314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       743137                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             743137                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2784903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        997321152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         18664071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        430318954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1449089080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2784903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     18664071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21448974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1175221280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1175221280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1175221280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2784903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       997321152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        18664071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       430318954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2624310359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    743118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    630625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    271968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000207942500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46201                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46201                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2429144                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             698207                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      916314                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     743137                       # Number of write requests accepted
system.mem_ctrls.readBursts                    916314                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   743137                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    158                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             39835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             40251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            102604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             82177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             40298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             70908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             96936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            75125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            72675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            42842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             39242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             39377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             61584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            53098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41125                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14405374500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4580780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             31583299500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15723.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34473.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   802167                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  683909                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                916314                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               743137                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  497493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  338844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   78831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  47379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  47662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  47732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  50740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  52320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  47873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  46503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       173174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    613.195792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   391.636295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   419.504279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        33403     19.29%     19.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24430     14.11%     33.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9524      5.50%     38.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7627      4.40%     43.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5360      3.10%     46.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5779      3.34%     49.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4762      2.75%     52.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4270      2.47%     54.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        78019     45.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       173174                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        46201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.829722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.294666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.363771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          46090     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            44      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            15      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46201                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.084046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.076963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.509831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44670     96.69%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              425      0.92%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              343      0.74%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              402      0.87%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              261      0.56%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               79      0.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46201                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               58633984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                47558336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                58644096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             47560768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1448.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1175.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1449.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1175.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40469613000                       # Total gap between requests
system.mem_ctrls.avgGap                      24387.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       112704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     40360000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       755328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     17405952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     47558336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2784903.285990175325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 997291104.331376552582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 18664070.744608771056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 430099135.084710955620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1175161185.074397087097                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       630644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       272107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       743137                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     52847750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  21511351000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    453989750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   9565111000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1018179667000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30010.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34110.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38467.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35152.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1370110.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            677171880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            359914005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3459722700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1991090700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3194284080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17592075870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        725957760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        28000216995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        691.882243                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1537853250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1351220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37580554750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            559326180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            297281325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3081631140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1887886080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3194284080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17075134320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1161276960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27256820085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        673.512988                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2703099500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1351220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36415308500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            362610                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1495489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        85053                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          348517                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           641219                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          641219                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         85085                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277525                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1915097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       221873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3011423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1422592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     81279168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9466240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     25670976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              117838976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          925294                       # Total snoops (count)
system.tol2bus.snoopTraffic                  47560768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1929123                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006798                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082172                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1916008     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13115      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1929123                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1841202000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420581456                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         111002382                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         957869372                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16688987                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  40469628000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
