
*** Running vivado
    with args -log main_Pipelining_Controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_Pipelining_Controller_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Nov 15 10:18:20 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_Pipelining_Controller_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 492.105 ; gain = 199.875
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.1/data/ip'.
Command: synth_design -top main_Pipelining_Controller_0_0 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2948
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 964.773 ; gain = 451.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_Pipelining_Controller_0_0' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_Pipelining_Controller_0_0/synth/main_Pipelining_Controller_0_0.vhd:69]
INFO: [Synth 8-3491] module 'Pipelining_Controller' declared at 'D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Controller.vhd:34' bound to instance 'U0' of component 'Pipelining_Controller' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_Pipelining_Controller_0_0/synth/main_Pipelining_Controller_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Pipelining_Controller' [D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Controller.vhd:45]
INFO: [Synth 8-3491] module 'CU_Decoder' declared at 'D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd:34' bound to instance 'CU_Decoder_RF' of component 'CU_Decoder' [D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Controller.vhd:94]
INFO: [Synth 8-638] synthesizing module 'CU_Decoder' [D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'CU_Decoder' (0#1) [D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd:52]
INFO: [Synth 8-3491] module 'Decoder' declared at 'D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Decoder.vhd:34' bound to instance 'Decoder_RF' of component 'Decoder' [D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Controller.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Decoder' [D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Decoder.vhd:44]
INFO: [Synth 8-226] default block is never used [D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Decoder.vhd:52]
INFO: [Synth 8-226] default block is never used [D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Decoder.vhd:71]
INFO: [Synth 8-226] default block is never used [D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Decoder.vhd:90]
INFO: [Synth 8-226] default block is never used [D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Decoder.vhd:130]
INFO: [Synth 8-226] default block is never used [D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Decoder.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (0#1) [D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Decoder.vhd:44]
INFO: [Synth 8-3491] module 'CU_Decoder' declared at 'D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd:34' bound to instance 'CU_Decoder_Exec' of component 'CU_Decoder' [D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Controller.vhd:108]
INFO: [Synth 8-3491] module 'Decoder' declared at 'D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Decoder.vhd:34' bound to instance 'Decoder_Exec' of component 'Decoder' [D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Controller.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'Pipelining_Controller' (0#1) [D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Controller.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'main_Pipelining_Controller_0_0' (0#1) [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_Pipelining_Controller_0_0/synth/main_Pipelining_Controller_0_0.vhd:69]
WARNING: [Synth 8-7129] Port Instruction[11] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[10] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[9] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[8] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[7] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[6] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[5] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[4] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[3] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[2] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[1] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[0] in module CU_Decoder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1075.539 ; gain = 562.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1075.539 ; gain = 562.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1075.539 ; gain = 562.520
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1075.539 ; gain = 562.520
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:08 . Memory (MB): peak = 1259.473 ; gain = 746.453
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:08 . Memory (MB): peak = 1259.473 ; gain = 746.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:09 . Memory (MB): peak = 1259.473 ; gain = 746.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 1259.473 ; gain = 746.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 1259.473 ; gain = 746.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 1259.473 ; gain = 746.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 1259.473 ; gain = 746.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 1259.473 ; gain = 746.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 1259.473 ; gain = 746.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                    | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|main_Pipelining_Controller_0_0 | U0/output_forward_reg[4] | 4      | 5     | YES          | NO                 | YES               | 5      | 0       | 
+-------------------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT2   |    21|
|2     |LUT4   |     4|
|3     |LUT5   |     4|
|4     |LUT6   |    20|
|5     |SRL16E |     5|
|6     |FDCE   |    73|
|7     |FDRE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |   132|
|2     |  U0     |Pipelining_Controller |   132|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 1259.473 ; gain = 746.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:30 . Memory (MB): peak = 1259.473 ; gain = 746.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:30 . Memory (MB): peak = 1259.473 ; gain = 746.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1271.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1369.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ceff4875
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:40 . Memory (MB): peak = 1369.402 ; gain = 862.664
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1676.820 ; gain = 0.102
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_CPU/vivado/Integration/Integration.runs/main_Pipelining_Controller_0_0_synth_1/main_Pipelining_Controller_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1676.820 ; gain = 307.418
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_Pipelining_Controller_0_0_utilization_synth.rpt -pb main_Pipelining_Controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 10:21:32 2024...
