; Check fp16 implementation status.

; FIXME: SATest build will fail since we haven't implemented all math builtins for fp16 yet.
; RUN: not SATest -BUILD --config=%s.cfg -tsize=32 -cpuarch="sapphirerapids" -llvm-option=-print-after=vplan-vec,dpcpp-kernel-prepare-args 2>&1 | FileCheck %s -check-prefixes=CHECK32-VPLAN,CHECK32
; RUN: not SATest -BUILD --config=%s.cfg -tsize=64 -cpuarch="sapphirerapids" -llvm-option=-print-after=vplan-vec,dpcpp-kernel-prepare-args 2>&1 | FileCheck %s -check-prefixes=CHECK64-VPLAN,CHECK64

; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4acosDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5acoshDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z6acospiDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4asinDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5asinhDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z6asinpiDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4atanDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5atan2Dv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5atanhDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z6atanpiDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z7atan2piDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4cbrtDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4ceilDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z8copysignDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4coshDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5cospiDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4erfcDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z3erfDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z3expDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4exp2Dv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5exp10Dv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5expm1Dv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4fabsDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4fdimDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5floorDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z3fmaDv32_DhS_S_(<32 x half> {{.*}}, <32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4fmaxDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4fmaxDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4fminDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4fminDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4fmodDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5hypotDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN-NOT: call{{.*}} <32 x i32> @_Z5ilogbDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN-NOT: call{{.*}} <32 x half> @_Z5ldexpDv32_DhDv32_i(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z6lgammaDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z3logDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4log2Dv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5log10Dv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5log1pDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4logbDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z3madDv32_DhS_S_(<32 x half> {{.*}}, <32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z6maxmagDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z6minmagDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN-NOT: call{{.*}} <32 x half> @_Z3nanDv32_j(<32 x i32> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z9nextafterDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z3powDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN-NOT: call{{.*}} <32 x half> @_Z4pownDv32_DhDv32_i(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4powrDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z9remainderDv32_DhS_(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4rintDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN-NOT: call{{.*}} <32 x half> @_Z5rootnDv32_DhDv32_i(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5roundDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5rsqrtDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4sinhDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5sinpiDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4sqrtDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z3tanDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z4tanhDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5tanpiDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z6tgammaDv32_Dh(<32 x half> {{.*}})
; CHECK32-VPLAN: call{{.*}} <32 x half> @_Z5truncDv32_Dh(<32 x half> {{.*}})

; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4acosDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5acoshDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z6acospiDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4asinDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5asinhDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z6asinpiDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4atanDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5atan2Dv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5atanhDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z6atanpiDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z7atan2piDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4cbrtDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4ceilDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z8copysignDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4coshDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5cospiDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4erfcDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z3erfDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z3expDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4exp2Dv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5exp10Dv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5expm1Dv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4fabsDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4fdimDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5floorDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z3fmaDv64_DhS_S_(<64 x half> {{.*}}, <64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4fmaxDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4fmaxDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4fminDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4fminDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4fmodDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5hypotDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN-NOT: call{{.*}} <64 x i32> @_Z5ilogbDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN-NOT: call{{.*}} <64 x half> @_Z5ldexpDv64_DhDv64_i(<64 x half> {{.*}}, <64 x i32> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z6lgammaDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z3logDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4log2Dv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5log10Dv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5log1pDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4logbDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z3madDv64_DhS_S_(<64 x half> {{.*}}, <64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z6maxmagDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z6minmagDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN-NOT: call{{.*}} <64 x half> @_Z3nanDv64_j(<64 x i32> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z9nextafterDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z3powDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN-NOT: call{{.*}} <64 x half> @_Z4pownDv64_DhDv64_i(<64 x half> {{.*}}, <64 x i32> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4powrDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z9remainderDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4rintDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN-NOT: call{{.*}} <64 x half> @_Z5rootnDv64_DhDv64_i(<64 x half> {{.*}}, <64 x i32> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5roundDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5rsqrtDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4sinhDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5sinpiDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4sqrtDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z3tanDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z4tanhDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5tanpiDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z6tgammaDv64_Dh(<64 x half> {{.*}})
; CHECK64-VPLAN: call{{.*}} <64 x half> @_Z5truncDv64_Dh(<64 x half> {{.*}})

; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acoss32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acoshs32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acospis32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asins32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asinhs32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asinpis32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atans32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atan2s32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atanhs32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atanpis32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atan2pis32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_cbrts32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_coss32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_coshs32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_cospis32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_erfcs32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_erfs32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exps32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exp2s32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exp10s32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_expm1s32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_fmods32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_hypots32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-NOT: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_ldexps32(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_lgammas32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_logs32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log2s32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log10s32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log1ps32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_logbs32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_nextafters32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_pows32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-NOT: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_powns32(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_powrs32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_remainders32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK32-NOT: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rootns32(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rounds32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rsqrts32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sins32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sinhs32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sinpis32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sqrts32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tans32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tanhs32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tanpis32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tgammas32(<32 x half> {{.*}})
; CHECK32: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_truncs32(<32 x half> {{.*}})

; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acoss32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acoss32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acoshs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acoshs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acospis32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acospis32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asins32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asins32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asinhs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asinhs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asinpis32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asinpis32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atans32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atans32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atan2s32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atan2s32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atanhs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atanhs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atanpis32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atanpis32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atan2pis32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atan2pis32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_cbrts32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_cbrts32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_coss32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_coss32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_coshs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_coshs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_cospis32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_cospis32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_erfcs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_erfcs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_erfs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_erfs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exps32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exps32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exp2s32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exp2s32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exp10s32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exp10s32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_expm1s32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_expm1s32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_fmods32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_fmods32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_hypots32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_hypots32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64-NOT: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_ldexps32(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK64-NOT: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_ldexps32(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_lgammas32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_lgammas32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_logs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_logs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log2s32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log2s32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log10s32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log10s32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log1ps32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log1ps32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_logbs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_logbs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_nextafters32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_nextafters32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_pows32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_pows32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64-NOT: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_powns32(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK64-NOT: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_powns32(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_powrs32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_powrs32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_remainders32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_remainders32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK64-NOT: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rootns32(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK64-NOT: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rootns32(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rounds32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rounds32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rsqrts32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rsqrts32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sins32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sins32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sinhs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sinhs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sinpis32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sinpis32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sqrts32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sqrts32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tans32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tans32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tanhs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tanhs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tanpis32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tanpis32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tgammas32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tgammas32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_truncs32(<32 x half> {{.*}})
; CHECK64: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_truncs32(<32 x half> {{.*}})
