/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  reg [5:0] _03_;
  reg [25:0] _04_;
  wire [7:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [5:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_0z[0] | celloutsig_0_2z[0]);
  assign celloutsig_0_33z = celloutsig_0_26z | ~(celloutsig_0_29z[4]);
  assign celloutsig_0_53z = celloutsig_0_47z | ~(celloutsig_0_21z);
  assign celloutsig_1_0z = in_data[179] | ~(in_data[141]);
  assign celloutsig_0_7z = celloutsig_0_5z[1] | celloutsig_0_6z;
  assign celloutsig_1_8z = celloutsig_1_1z | celloutsig_1_7z;
  assign celloutsig_0_44z = celloutsig_0_13z[2] ^ celloutsig_0_22z[1];
  assign celloutsig_1_4z = ~(in_data[125] ^ celloutsig_1_2z[0]);
  assign celloutsig_0_26z = ~(celloutsig_0_23z ^ celloutsig_0_7z);
  assign celloutsig_0_27z = ~(celloutsig_0_15z ^ celloutsig_0_4z);
  assign celloutsig_0_32z = ~(celloutsig_0_3z ^ celloutsig_0_4z);
  assign celloutsig_0_36z = { in_data[51:48], celloutsig_0_6z, celloutsig_0_33z, celloutsig_0_35z } + { in_data[45:42], celloutsig_0_33z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_1z[10:4], celloutsig_0_15z } + { celloutsig_0_12z[2], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_8z };
  assign celloutsig_0_22z = { celloutsig_0_20z[6:3], celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_8z } + { celloutsig_0_20z[6], celloutsig_0_10z, celloutsig_0_3z };
  reg [4:0] _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _19_ <= 5'h00;
    else _19_ <= celloutsig_0_5z[5:1];
  assign { _00_, _01_, _02_[2:0] } = _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_12z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _04_ <= 26'h0000000;
    else _04_ <= { celloutsig_0_2z[7:1], celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_9z[8:2] & { celloutsig_0_5z[4:2], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_18z = celloutsig_0_9z[9:6] & { celloutsig_0_13z[6:5], celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_9z = { in_data[79:69], celloutsig_0_5z } / { 1'h1, in_data[30:25], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_17z = { celloutsig_0_13z[5:2], celloutsig_0_2z } / { 1'h1, celloutsig_0_0z[6:0], celloutsig_0_12z };
  assign celloutsig_0_29z = { _04_[10:9], celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_3z } / { 1'h1, celloutsig_0_26z, celloutsig_0_18z };
  assign celloutsig_0_39z = { celloutsig_0_17z[10:1], celloutsig_0_22z } === { celloutsig_0_1z[3:1], celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_18z, celloutsig_0_35z, celloutsig_0_23z };
  assign celloutsig_0_4z = celloutsig_0_0z[2:1] === { celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_2z[6:4], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z } === { in_data[33:10], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_0z[7:3], celloutsig_0_11z, celloutsig_0_6z } === in_data[86:80];
  assign celloutsig_0_19z = celloutsig_0_17z[11:7] === { celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_20z[6], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_7z } === celloutsig_0_18z;
  assign celloutsig_0_69z = { celloutsig_0_5z[5], _03_, celloutsig_0_52z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_36z } >= { celloutsig_0_43z, celloutsig_0_39z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_53z };
  assign celloutsig_0_43z = celloutsig_0_29z[4:0] > { celloutsig_0_5z[3:0], celloutsig_0_35z };
  assign celloutsig_0_21z = { _00_, _01_, _02_[2:0] } && { celloutsig_0_13z[5:4], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_34z = celloutsig_0_13z[3] & ~(celloutsig_0_7z);
  assign celloutsig_1_9z = celloutsig_1_3z & ~(celloutsig_1_8z);
  assign celloutsig_0_15z = celloutsig_0_4z & ~(celloutsig_0_6z);
  assign celloutsig_0_12z = { celloutsig_0_2z[4:2], celloutsig_0_11z } % { 1'h1, celloutsig_0_11z, celloutsig_0_6z, in_data[0] };
  assign celloutsig_1_5z = celloutsig_1_2z[10:5] % { 1'h1, in_data[100:99], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_1z = { in_data[58:55], celloutsig_0_0z } % { 1'h1, in_data[15:5] };
  assign celloutsig_0_0z = in_data[70:63] * in_data[26:19];
  assign celloutsig_0_35z = { celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_7z } !== { celloutsig_0_10z[2:1], celloutsig_0_23z };
  assign celloutsig_0_47z = celloutsig_0_11z !== _02_[1];
  assign celloutsig_0_6z = celloutsig_0_0z[2:0] !== celloutsig_0_0z[5:3];
  assign celloutsig_1_1z = { in_data[173:167], celloutsig_1_0z } !== in_data[163:156];
  assign celloutsig_1_3z = { in_data[143:142], celloutsig_1_0z } !== celloutsig_1_2z[3:1];
  assign celloutsig_0_5z = ~ in_data[52:47];
  assign celloutsig_1_10z = ~ in_data[185:182];
  assign celloutsig_1_17z = { celloutsig_1_13z[11:10], celloutsig_1_8z } | celloutsig_1_13z[3:1];
  assign celloutsig_0_52z = celloutsig_0_32z & celloutsig_0_36z[3];
  assign celloutsig_0_8z = | { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z[1:0], celloutsig_0_0z };
  assign celloutsig_0_31z = | celloutsig_0_17z[8:2];
  assign celloutsig_1_7z = ~^ celloutsig_1_2z[6:0];
  assign celloutsig_1_2z = { in_data[172:165], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } << in_data[122:112];
  assign celloutsig_1_19z = celloutsig_1_13z[10:4] << { celloutsig_1_13z[3:0], celloutsig_1_17z };
  assign celloutsig_0_10z = celloutsig_0_9z[5:0] << celloutsig_0_2z[6:1];
  assign celloutsig_1_18z = { celloutsig_1_13z[6:0], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z } >> in_data[144:135];
  assign celloutsig_0_2z = celloutsig_0_0z >> celloutsig_0_0z;
  assign celloutsig_0_68z = celloutsig_0_9z[12:4] - { _00_, _01_, _02_[2:0], celloutsig_0_8z, celloutsig_0_34z, celloutsig_0_52z, celloutsig_0_44z };
  assign celloutsig_1_12z = { celloutsig_1_2z[7:0], celloutsig_1_0z } - { celloutsig_1_5z[5:2], celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_13z = { celloutsig_1_10z[2:0], celloutsig_1_12z, celloutsig_1_9z } ^ { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_4z };
  assign _02_[4:3] = { _00_, _01_ };
  assign { out_data[137:128], out_data[102:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
