ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"I2C.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.I2C_Init,"ax",%progbits
  21              		.align	2
  22              		.global	I2C_Init
  23              		.thumb
  24              		.thumb_func
  25              		.type	I2C_Init, %function
  26              	I2C_Init:
  27              	.LFB135:
  28              		.file 1 "Generated_Source\\PSoC6\\I2C.c"
   1:Generated_Source\PSoC6/I2C.c **** /*******************************************************************************
   2:Generated_Source\PSoC6/I2C.c **** * File Name: I2C.c
   3:Generated_Source\PSoC6/I2C.c **** * Version 3.50
   4:Generated_Source\PSoC6/I2C.c **** *
   5:Generated_Source\PSoC6/I2C.c **** * Description:
   6:Generated_Source\PSoC6/I2C.c **** *  This file provides the source code of APIs for the I2C component.
   7:Generated_Source\PSoC6/I2C.c **** *  The actual protocol and operation code resides in the interrupt service
   8:Generated_Source\PSoC6/I2C.c **** *  routine file.
   9:Generated_Source\PSoC6/I2C.c **** *
  10:Generated_Source\PSoC6/I2C.c **** *******************************************************************************
  11:Generated_Source\PSoC6/I2C.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation. All rights reserved.
  12:Generated_Source\PSoC6/I2C.c **** * You may use this file only in accordance with the license, terms, conditions,
  13:Generated_Source\PSoC6/I2C.c **** * disclaimers, and limitations in the end user license agreement accompanying
  14:Generated_Source\PSoC6/I2C.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC6/I2C.c **** *******************************************************************************/
  16:Generated_Source\PSoC6/I2C.c **** 
  17:Generated_Source\PSoC6/I2C.c **** #include "I2C_PVT.h"
  18:Generated_Source\PSoC6/I2C.c **** 
  19:Generated_Source\PSoC6/I2C.c **** 
  20:Generated_Source\PSoC6/I2C.c **** /**********************************
  21:Generated_Source\PSoC6/I2C.c **** *      System variables
  22:Generated_Source\PSoC6/I2C.c **** **********************************/
  23:Generated_Source\PSoC6/I2C.c **** 
  24:Generated_Source\PSoC6/I2C.c **** uint8 I2C_initVar = 0u; /* Defines if component was initialized */
  25:Generated_Source\PSoC6/I2C.c **** 
  26:Generated_Source\PSoC6/I2C.c **** volatile uint8 I2C_state;  /* Current state of I2C FSM */
  27:Generated_Source\PSoC6/I2C.c **** 
  28:Generated_Source\PSoC6/I2C.c **** 
  29:Generated_Source\PSoC6/I2C.c **** /*******************************************************************************
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 2


  30:Generated_Source\PSoC6/I2C.c **** * Function Name: I2C_Init
  31:Generated_Source\PSoC6/I2C.c **** ********************************************************************************
  32:Generated_Source\PSoC6/I2C.c **** *
  33:Generated_Source\PSoC6/I2C.c **** * Summary:
  34:Generated_Source\PSoC6/I2C.c **** *  Initializes I2C registers with initial values provided from customizer.
  35:Generated_Source\PSoC6/I2C.c **** *
  36:Generated_Source\PSoC6/I2C.c **** * Parameters:
  37:Generated_Source\PSoC6/I2C.c **** *  None.
  38:Generated_Source\PSoC6/I2C.c **** *
  39:Generated_Source\PSoC6/I2C.c **** * Return:
  40:Generated_Source\PSoC6/I2C.c **** *  None.
  41:Generated_Source\PSoC6/I2C.c **** *
  42:Generated_Source\PSoC6/I2C.c **** * Global variables:
  43:Generated_Source\PSoC6/I2C.c **** *  None.
  44:Generated_Source\PSoC6/I2C.c **** *
  45:Generated_Source\PSoC6/I2C.c **** * Reentrant:
  46:Generated_Source\PSoC6/I2C.c **** *  No.
  47:Generated_Source\PSoC6/I2C.c **** *
  48:Generated_Source\PSoC6/I2C.c **** *******************************************************************************/
  49:Generated_Source\PSoC6/I2C.c **** void I2C_Init(void) 
  50:Generated_Source\PSoC6/I2C.c **** {
  29              		.loc 1 50 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  51:Generated_Source\PSoC6/I2C.c **** #if (I2C_FF_IMPLEMENTED)
  52:Generated_Source\PSoC6/I2C.c ****     /* Configure fixed function block */
  53:Generated_Source\PSoC6/I2C.c ****     I2C_CFG_REG  = I2C_DEFAULT_CFG;
  54:Generated_Source\PSoC6/I2C.c ****     I2C_XCFG_REG = I2C_DEFAULT_XCFG;
  55:Generated_Source\PSoC6/I2C.c ****     I2C_ADDR_REG = I2C_DEFAULT_ADDR;
  56:Generated_Source\PSoC6/I2C.c ****     I2C_CLKDIV1_REG = LO8(I2C_DEFAULT_DIVIDE_FACTOR);
  57:Generated_Source\PSoC6/I2C.c ****     I2C_CLKDIV2_REG = HI8(I2C_DEFAULT_DIVIDE_FACTOR);
  58:Generated_Source\PSoC6/I2C.c **** 
  59:Generated_Source\PSoC6/I2C.c **** #else
  60:Generated_Source\PSoC6/I2C.c ****     uint8 intState;
  61:Generated_Source\PSoC6/I2C.c **** 
  62:Generated_Source\PSoC6/I2C.c ****     /* Configure control and interrupt sources */
  63:Generated_Source\PSoC6/I2C.c ****     I2C_CFG_REG      = I2C_DEFAULT_CFG;
  37              		.loc 1 63 0
  38 0002 0024     		movs	r4, #0
  39 0004 184B     		ldr	r3, .L3
  40 0006 1C70     		strb	r4, [r3]
  64:Generated_Source\PSoC6/I2C.c ****     I2C_INT_MASK_REG = I2C_DEFAULT_INT_MASK;
  41              		.loc 1 64 0
  42 0008 0122     		movs	r2, #1
  43 000a 03F58073 		add	r3, r3, #256
  44 000e 1A70     		strb	r2, [r3]
  65:Generated_Source\PSoC6/I2C.c **** 
  66:Generated_Source\PSoC6/I2C.c ****     /* Enable interrupt generation in status */
  67:Generated_Source\PSoC6/I2C.c ****     intState = CyEnterCriticalSection();
  45              		.loc 1 67 0
  46 0010 FFF7FEFF 		bl	Cy_SysLib_EnterCriticalSection
  47              	.LVL0:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 3


  68:Generated_Source\PSoC6/I2C.c ****     I2C_INT_ENABLE_REG |= I2C_INTR_ENABLE;
  48              		.loc 1 68 0
  49 0014 154A     		ldr	r2, .L3+4
  50 0016 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  51 0018 43F01003 		orr	r3, r3, #16
  52 001c 1370     		strb	r3, [r2]
  69:Generated_Source\PSoC6/I2C.c ****     CyExitCriticalSection(intState);
  53              		.loc 1 69 0
  54 001e C0B2     		uxtb	r0, r0
  55 0020 FFF7FEFF 		bl	Cy_SysLib_ExitCriticalSection
  56              	.LVL1:
  70:Generated_Source\PSoC6/I2C.c **** 
  71:Generated_Source\PSoC6/I2C.c ****     /* Configure bit counter */
  72:Generated_Source\PSoC6/I2C.c ****     #if (I2C_MODE_SLAVE_ENABLED)
  73:Generated_Source\PSoC6/I2C.c ****         I2C_PERIOD_REG = I2C_DEFAULT_PERIOD;
  74:Generated_Source\PSoC6/I2C.c ****     #endif  /* (I2C_MODE_SLAVE_ENABLED) */
  75:Generated_Source\PSoC6/I2C.c **** 
  76:Generated_Source\PSoC6/I2C.c ****     /* Configure clock generator */
  77:Generated_Source\PSoC6/I2C.c ****     #if (I2C_MODE_MASTER_ENABLED)
  78:Generated_Source\PSoC6/I2C.c ****         I2C_MCLK_PRD_REG = I2C_DEFAULT_MCLK_PRD;
  57              		.loc 1 78 0
  58 0024 0F22     		movs	r2, #15
  59 0026 124B     		ldr	r3, .L3+8
  60 0028 1A70     		strb	r2, [r3]
  79:Generated_Source\PSoC6/I2C.c ****         I2C_MCLK_CMP_REG = I2C_DEFAULT_MCLK_CMP;
  61              		.loc 1 79 0
  62 002a 0822     		movs	r2, #8
  63 002c 03F58073 		add	r3, r3, #256
  64 0030 1A70     		strb	r2, [r3]
  65              	.LVL2:
  66              	.LBB24:
  67              	.LBB25:
  68              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 4


  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 5


  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 6


 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 7


 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 8


 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 9


 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 10


 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 11


 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 12


 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 13


 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 14


 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 15


 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 16


 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 17


 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 18


 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 19


 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 20


 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 21


 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 22


1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 23


1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 24


1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 25


1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 26


1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 27


1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 28


1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 29


1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 30


1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 31


1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 32


1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 33


1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  69              		.loc 2 1717 0
  70 0032 104B     		ldr	r3, .L3+12
  71 0034 4FF08062 		mov	r2, #67108864
  72 0038 C3F88C20 		str	r2, [r3, #140]
  73              	.LBB26:
  74              	.LBB27:
  75              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 34


  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 35


  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 36


 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 37


 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 38


 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 39


 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 40


 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 41


 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 42


 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 43


 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 44


 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 45


 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 46


 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 47


 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 754:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 755:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 756:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 757:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 760:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 761:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 762:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 763:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 764:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 765:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 766:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 767:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 768:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 770:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 772:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 773:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 774:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 775:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 776:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 777:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 778:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 779:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 780:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 781:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 782:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 783:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(0U);
 784:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 785:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 786:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 787:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 789:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 790:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 791:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 792:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 793:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 794:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 795:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 796:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 797:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 798:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 799:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 800:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 801:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 802:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 803:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 804:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 805:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 806:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 807:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 48


 809:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 810:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 811:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 812:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 813:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 814:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 817:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 818:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 819:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 820:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 821:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 822:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 823:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 824:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 825:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 826:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 827:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 828:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 829:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 830:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 831:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 832:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 833:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 834:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 835:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 836:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 837:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 838:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 839:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 840:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 841:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 842:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 843:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 844:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 845:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 846:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 848:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 849:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 850:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 851:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 852:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 853:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 854:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 857:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 858:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 859:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 860:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 861:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 863:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 864:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 865:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 49


 866:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 867:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 868:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 869:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 870:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 872:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 873:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 875:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 876:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 877:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 878:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 879:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 880:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 881:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 882:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  76              		.loc 3 882 0
  77              		.syntax unified
  78              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
  79 003c BFF34F8F 		dsb 0xF
  80              	@ 0 "" 2
  81              		.thumb
  82              		.syntax unified
  83              	.LBE27:
  84              	.LBE26:
  85              	.LBB28:
  86              	.LBB29:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
  87              		.loc 3 871 0
  88              		.syntax unified
  89              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
  90 0040 BFF36F8F 		isb 0xF
  91              	@ 0 "" 2
  92              	.LVL3:
  93              		.thumb
  94              		.syntax unified
  95              	.LBE29:
  96              	.LBE28:
  97              	.LBE25:
  98              	.LBE24:
  99              	.LBB30:
 100              	.LBB31:
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 50


1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Active Interrupt
1777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not active.
1780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is active.
1781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 51


1789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Interrupt Priority
1798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            or negative to specify a processor exception.
1801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]  priority  Priority to set.
1803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 101              		.loc 2 1809 0
 102 0044 E022     		movs	r2, #224
 103 0046 83F87A23 		strb	r2, [r3, #890]
 104              	.LVL4:
 105              	.LBE31:
 106              	.LBE30:
  80:Generated_Source\PSoC6/I2C.c ****     #endif /* (I2C_MODE_MASTER_ENABLED) */
  81:Generated_Source\PSoC6/I2C.c **** #endif /* (I2C_FF_IMPLEMENTED) */
  82:Generated_Source\PSoC6/I2C.c **** 
  83:Generated_Source\PSoC6/I2C.c **** #if (I2C_TIMEOUT_ENABLED)
  84:Generated_Source\PSoC6/I2C.c ****     I2C_TimeoutInit();
  85:Generated_Source\PSoC6/I2C.c **** #endif /* (I2C_TIMEOUT_ENABLED) */
  86:Generated_Source\PSoC6/I2C.c **** 
  87:Generated_Source\PSoC6/I2C.c ****     /* Configure internal interrupt */
  88:Generated_Source\PSoC6/I2C.c ****     CyIntDisable    (I2C_ISR_NUMBER);
  89:Generated_Source\PSoC6/I2C.c ****     CyIntSetPriority(I2C_ISR_NUMBER, I2C_ISR_PRIORITY);
  90:Generated_Source\PSoC6/I2C.c ****     #if (I2C_INTERN_I2C_INTR_HANDLER)
  91:Generated_Source\PSoC6/I2C.c ****         (void) CyIntSetVector(I2C_ISR_NUMBER, &I2C_ISR);
 107              		.loc 1 91 0
 108 004a 0B49     		ldr	r1, .L3+16
 109 004c 7A20     		movs	r0, #122
 110 004e FFF7FEFF 		bl	Cy_SysInt_SetVector
 111              	.LVL5:
  92:Generated_Source\PSoC6/I2C.c ****     #endif /* (I2C_INTERN_I2C_INTR_HANDLER) */
  93:Generated_Source\PSoC6/I2C.c **** 
  94:Generated_Source\PSoC6/I2C.c ****     /* Set FSM to default state */
  95:Generated_Source\PSoC6/I2C.c ****     I2C_state = I2C_SM_IDLE;
 112              		.loc 1 95 0
 113 0052 1022     		movs	r2, #16
 114 0054 094B     		ldr	r3, .L3+20
 115 0056 1A70     		strb	r2, [r3]
  96:Generated_Source\PSoC6/I2C.c **** 
  97:Generated_Source\PSoC6/I2C.c **** #if (I2C_MODE_SLAVE_ENABLED)
  98:Generated_Source\PSoC6/I2C.c ****     /* Clear status and buffers index */
  99:Generated_Source\PSoC6/I2C.c ****     I2C_slStatus = 0u;
 100:Generated_Source\PSoC6/I2C.c ****     I2C_slRdBufIndex = 0u;
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 52


 101:Generated_Source\PSoC6/I2C.c ****     I2C_slWrBufIndex = 0u;
 102:Generated_Source\PSoC6/I2C.c **** 
 103:Generated_Source\PSoC6/I2C.c ****     /* Configure matched address */
 104:Generated_Source\PSoC6/I2C.c ****     I2C_SlaveSetAddress(I2C_DEFAULT_ADDR);
 105:Generated_Source\PSoC6/I2C.c **** #endif /* (I2C_MODE_SLAVE_ENABLED) */
 106:Generated_Source\PSoC6/I2C.c **** 
 107:Generated_Source\PSoC6/I2C.c **** #if (I2C_MODE_MASTER_ENABLED)
 108:Generated_Source\PSoC6/I2C.c ****     /* Clear status and buffers index */
 109:Generated_Source\PSoC6/I2C.c ****     I2C_mstrStatus = 0u;
 116              		.loc 1 109 0
 117 0058 094B     		ldr	r3, .L3+24
 118 005a 1C70     		strb	r4, [r3]
 110:Generated_Source\PSoC6/I2C.c ****     I2C_mstrRdBufIndex = 0u;
 119              		.loc 1 110 0
 120 005c 094B     		ldr	r3, .L3+28
 121 005e 1C70     		strb	r4, [r3]
 111:Generated_Source\PSoC6/I2C.c ****     I2C_mstrWrBufIndex = 0u;
 122              		.loc 1 111 0
 123 0060 094B     		ldr	r3, .L3+32
 124 0062 1C70     		strb	r4, [r3]
 125 0064 10BD     		pop	{r4, pc}
 126              	.L4:
 127 0066 00BF     		.align	2
 128              	.L3:
 129 0068 14173440 		.word	1077155604
 130 006c 14193440 		.word	1077156116
 131 0070 20123440 		.word	1077154336
 132 0074 00E100E0 		.word	-536813312
 133 0078 00000000 		.word	I2C_ISR
 134 007c 00000000 		.word	I2C_state
 135 0080 00000000 		.word	I2C_mstrStatus
 136 0084 00000000 		.word	I2C_mstrRdBufIndex
 137 0088 00000000 		.word	I2C_mstrWrBufIndex
 138              		.cfi_endproc
 139              	.LFE135:
 140              		.size	I2C_Init, .-I2C_Init
 141              		.section	.text.I2C_Enable,"ax",%progbits
 142              		.align	2
 143              		.global	I2C_Enable
 144              		.thumb
 145              		.thumb_func
 146              		.type	I2C_Enable, %function
 147              	I2C_Enable:
 148              	.LFB136:
 112:Generated_Source\PSoC6/I2C.c **** #endif /* (I2C_MODE_MASTER_ENABLED) */
 113:Generated_Source\PSoC6/I2C.c **** }
 114:Generated_Source\PSoC6/I2C.c **** 
 115:Generated_Source\PSoC6/I2C.c **** 
 116:Generated_Source\PSoC6/I2C.c **** /*******************************************************************************
 117:Generated_Source\PSoC6/I2C.c **** * Function Name: I2C_Enable
 118:Generated_Source\PSoC6/I2C.c **** ********************************************************************************
 119:Generated_Source\PSoC6/I2C.c **** *
 120:Generated_Source\PSoC6/I2C.c **** * Summary:
 121:Generated_Source\PSoC6/I2C.c **** *  Enables I2C operations.
 122:Generated_Source\PSoC6/I2C.c **** *
 123:Generated_Source\PSoC6/I2C.c **** * Parameters:
 124:Generated_Source\PSoC6/I2C.c **** *  None.
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 53


 125:Generated_Source\PSoC6/I2C.c **** *
 126:Generated_Source\PSoC6/I2C.c **** * Return:
 127:Generated_Source\PSoC6/I2C.c **** *  None.
 128:Generated_Source\PSoC6/I2C.c **** *
 129:Generated_Source\PSoC6/I2C.c **** * Global variables:
 130:Generated_Source\PSoC6/I2C.c **** *  None.
 131:Generated_Source\PSoC6/I2C.c **** *
 132:Generated_Source\PSoC6/I2C.c **** *******************************************************************************/
 133:Generated_Source\PSoC6/I2C.c **** void I2C_Enable(void) 
 134:Generated_Source\PSoC6/I2C.c **** {
 149              		.loc 1 134 0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 135:Generated_Source\PSoC6/I2C.c **** #if (I2C_FF_IMPLEMENTED)
 136:Generated_Source\PSoC6/I2C.c ****     uint8 intState;
 137:Generated_Source\PSoC6/I2C.c **** 
 138:Generated_Source\PSoC6/I2C.c ****     /* Enable power to block */
 139:Generated_Source\PSoC6/I2C.c ****     intState = CyEnterCriticalSection();
 140:Generated_Source\PSoC6/I2C.c ****     I2C_ACT_PWRMGR_REG  |= I2C_ACT_PWR_EN;
 141:Generated_Source\PSoC6/I2C.c ****     I2C_STBY_PWRMGR_REG |= I2C_STBY_PWR_EN;
 142:Generated_Source\PSoC6/I2C.c ****     CyExitCriticalSection(intState);
 143:Generated_Source\PSoC6/I2C.c **** #else
 144:Generated_Source\PSoC6/I2C.c ****     #if (I2C_MODE_SLAVE_ENABLED)
 145:Generated_Source\PSoC6/I2C.c ****         /* Enable bit counter */
 146:Generated_Source\PSoC6/I2C.c ****         uint8 intState = CyEnterCriticalSection();
 147:Generated_Source\PSoC6/I2C.c ****         I2C_COUNTER_AUX_CTL_REG |= I2C_CNT7_ENABLE;
 148:Generated_Source\PSoC6/I2C.c ****         CyExitCriticalSection(intState);
 149:Generated_Source\PSoC6/I2C.c ****     #endif /* (I2C_MODE_SLAVE_ENABLED) */
 150:Generated_Source\PSoC6/I2C.c **** 
 151:Generated_Source\PSoC6/I2C.c ****     /* Enable slave or master bits */
 152:Generated_Source\PSoC6/I2C.c ****     I2C_CFG_REG |= I2C_ENABLE_MS;
 154              		.loc 1 152 0
 155 0000 024A     		ldr	r2, .L6
 156 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 157 0004 43F00203 		orr	r3, r3, #2
 158 0008 1370     		strb	r3, [r2]
 159 000a 7047     		bx	lr
 160              	.L7:
 161              		.align	2
 162              	.L6:
 163 000c 14173440 		.word	1077155604
 164              		.cfi_endproc
 165              	.LFE136:
 166              		.size	I2C_Enable, .-I2C_Enable
 167              		.section	.text.I2C_Start,"ax",%progbits
 168              		.align	2
 169              		.global	I2C_Start
 170              		.thumb
 171              		.thumb_func
 172              		.type	I2C_Start, %function
 173              	I2C_Start:
 174              	.LFB137:
 153:Generated_Source\PSoC6/I2C.c **** #endif /* (I2C_FF_IMPLEMENTED) */
 154:Generated_Source\PSoC6/I2C.c **** 
 155:Generated_Source\PSoC6/I2C.c **** #if (I2C_TIMEOUT_ENABLED)
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 54


 156:Generated_Source\PSoC6/I2C.c ****     I2C_TimeoutEnable();
 157:Generated_Source\PSoC6/I2C.c **** #endif /* (I2C_TIMEOUT_ENABLED) */
 158:Generated_Source\PSoC6/I2C.c **** }
 159:Generated_Source\PSoC6/I2C.c **** 
 160:Generated_Source\PSoC6/I2C.c **** 
 161:Generated_Source\PSoC6/I2C.c **** /*******************************************************************************
 162:Generated_Source\PSoC6/I2C.c **** * Function Name: I2C_Start
 163:Generated_Source\PSoC6/I2C.c **** ********************************************************************************
 164:Generated_Source\PSoC6/I2C.c **** *
 165:Generated_Source\PSoC6/I2C.c **** * Summary:
 166:Generated_Source\PSoC6/I2C.c **** *  Starts the I2C hardware. Enables Active mode power template bits or clock
 167:Generated_Source\PSoC6/I2C.c **** *  gating as appropriate. It is required to be executed before I2C bus
 168:Generated_Source\PSoC6/I2C.c **** *  operation.
 169:Generated_Source\PSoC6/I2C.c **** *
 170:Generated_Source\PSoC6/I2C.c **** * Parameters:
 171:Generated_Source\PSoC6/I2C.c **** *  None.
 172:Generated_Source\PSoC6/I2C.c **** *
 173:Generated_Source\PSoC6/I2C.c **** * Return:
 174:Generated_Source\PSoC6/I2C.c **** *  None.
 175:Generated_Source\PSoC6/I2C.c **** *
 176:Generated_Source\PSoC6/I2C.c **** * Side Effects:
 177:Generated_Source\PSoC6/I2C.c **** *  This component automatically enables its interrupt.  If I2C is enabled !
 178:Generated_Source\PSoC6/I2C.c **** *  without the interrupt enabled, it can lock up the I2C bus.
 179:Generated_Source\PSoC6/I2C.c **** *
 180:Generated_Source\PSoC6/I2C.c **** * Global variables:
 181:Generated_Source\PSoC6/I2C.c **** *  I2C_initVar - This variable is used to check the initial
 182:Generated_Source\PSoC6/I2C.c **** *                             configuration, modified on the first
 183:Generated_Source\PSoC6/I2C.c **** *                             function call.
 184:Generated_Source\PSoC6/I2C.c **** *
 185:Generated_Source\PSoC6/I2C.c **** * Reentrant:
 186:Generated_Source\PSoC6/I2C.c **** *  No.
 187:Generated_Source\PSoC6/I2C.c **** *
 188:Generated_Source\PSoC6/I2C.c **** *******************************************************************************/
 189:Generated_Source\PSoC6/I2C.c **** void I2C_Start(void) 
 190:Generated_Source\PSoC6/I2C.c **** {
 175              		.loc 1 190 0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179 0000 08B5     		push	{r3, lr}
 180              		.cfi_def_cfa_offset 8
 181              		.cfi_offset 3, -8
 182              		.cfi_offset 14, -4
 191:Generated_Source\PSoC6/I2C.c ****     if (0u == I2C_initVar)
 183              		.loc 1 191 0
 184 0002 074B     		ldr	r3, .L11
 185 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 186 0006 23B9     		cbnz	r3, .L9
 192:Generated_Source\PSoC6/I2C.c ****     {
 193:Generated_Source\PSoC6/I2C.c ****         I2C_Init();
 187              		.loc 1 193 0
 188 0008 FFF7FEFF 		bl	I2C_Init
 189              	.LVL6:
 194:Generated_Source\PSoC6/I2C.c ****         I2C_initVar = 1u; /* Component initialized */
 190              		.loc 1 194 0
 191 000c 0122     		movs	r2, #1
 192 000e 044B     		ldr	r3, .L11
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 55


 193 0010 1A70     		strb	r2, [r3]
 194              	.L9:
 195:Generated_Source\PSoC6/I2C.c ****     }
 196:Generated_Source\PSoC6/I2C.c **** 
 197:Generated_Source\PSoC6/I2C.c ****     I2C_Enable();
 195              		.loc 1 197 0
 196 0012 FFF7FEFF 		bl	I2C_Enable
 197              	.LVL7:
 198              	.LBB32:
 199              	.LBB33:
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 200              		.loc 2 1681 0
 201 0016 4FF08062 		mov	r2, #67108864
 202 001a 024B     		ldr	r3, .L11+4
 203 001c DA60     		str	r2, [r3, #12]
 204              	.LVL8:
 205 001e 08BD     		pop	{r3, pc}
 206              	.L12:
 207              		.align	2
 208              	.L11:
 209 0020 00000000 		.word	.LANCHOR0
 210 0024 00E100E0 		.word	-536813312
 211              	.LBE33:
 212              	.LBE32:
 213              		.cfi_endproc
 214              	.LFE137:
 215              		.size	I2C_Start, .-I2C_Start
 216              		.section	.text.I2C_Stop,"ax",%progbits
 217              		.align	2
 218              		.global	I2C_Stop
 219              		.thumb
 220              		.thumb_func
 221              		.type	I2C_Stop, %function
 222              	I2C_Stop:
 223              	.LFB138:
 198:Generated_Source\PSoC6/I2C.c ****     I2C_EnableInt();
 199:Generated_Source\PSoC6/I2C.c **** }
 200:Generated_Source\PSoC6/I2C.c **** 
 201:Generated_Source\PSoC6/I2C.c **** 
 202:Generated_Source\PSoC6/I2C.c **** /*******************************************************************************
 203:Generated_Source\PSoC6/I2C.c **** * Function Name: I2C_Stop
 204:Generated_Source\PSoC6/I2C.c **** ********************************************************************************
 205:Generated_Source\PSoC6/I2C.c **** *
 206:Generated_Source\PSoC6/I2C.c **** * Summary:
 207:Generated_Source\PSoC6/I2C.c **** *  Disables I2C hardware and disables I2C interrupt. Disables Active mode power
 208:Generated_Source\PSoC6/I2C.c **** *  template bits or clock gating as appropriate.
 209:Generated_Source\PSoC6/I2C.c **** *
 210:Generated_Source\PSoC6/I2C.c **** * Parameters:
 211:Generated_Source\PSoC6/I2C.c **** *  None.
 212:Generated_Source\PSoC6/I2C.c **** *
 213:Generated_Source\PSoC6/I2C.c **** * Return:
 214:Generated_Source\PSoC6/I2C.c **** *  None.
 215:Generated_Source\PSoC6/I2C.c **** *
 216:Generated_Source\PSoC6/I2C.c **** *******************************************************************************/
 217:Generated_Source\PSoC6/I2C.c **** void I2C_Stop(void) 
 218:Generated_Source\PSoC6/I2C.c **** {
 224              		.loc 1 218 0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 56


 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 0
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228              		@ link register save eliminated.
 229              	.LVL9:
 230              	.LBB34:
 231              	.LBB35:
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
 232              		.loc 2 1717 0
 233 0000 0D4A     		ldr	r2, .L14
 234 0002 4FF08061 		mov	r1, #67108864
 235 0006 C2F88C10 		str	r1, [r2, #140]
 236              	.LBB36:
 237              	.LBB37:
 238              		.loc 3 882 0
 239              		.syntax unified
 240              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 241 000a BFF34F8F 		dsb 0xF
 242              	@ 0 "" 2
 243              		.thumb
 244              		.syntax unified
 245              	.LBE37:
 246              	.LBE36:
 247              	.LBB38:
 248              	.LBB39:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 249              		.loc 3 871 0
 250              		.syntax unified
 251              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 252 000e BFF36F8F 		isb 0xF
 253              	@ 0 "" 2
 254              	.LVL10:
 255              		.thumb
 256              		.syntax unified
 257              	.LBE39:
 258              	.LBE38:
 259              	.LBE35:
 260              	.LBE34:
 219:Generated_Source\PSoC6/I2C.c ****     I2C_DisableInt();
 220:Generated_Source\PSoC6/I2C.c **** 
 221:Generated_Source\PSoC6/I2C.c **** #if (I2C_TIMEOUT_ENABLED)
 222:Generated_Source\PSoC6/I2C.c ****     I2C_TimeoutStop();
 223:Generated_Source\PSoC6/I2C.c **** #endif  /* End (I2C_TIMEOUT_ENABLED) */
 224:Generated_Source\PSoC6/I2C.c **** 
 225:Generated_Source\PSoC6/I2C.c **** #if (I2C_FF_IMPLEMENTED)
 226:Generated_Source\PSoC6/I2C.c ****     {
 227:Generated_Source\PSoC6/I2C.c ****         uint8 intState;
 228:Generated_Source\PSoC6/I2C.c ****         uint16 blockResetCycles;
 229:Generated_Source\PSoC6/I2C.c **** 
 230:Generated_Source\PSoC6/I2C.c ****         /* Store registers effected by block disable */
 231:Generated_Source\PSoC6/I2C.c ****         I2C_backup.addr    = I2C_ADDR_REG;
 232:Generated_Source\PSoC6/I2C.c ****         I2C_backup.clkDiv1 = I2C_CLKDIV1_REG;
 233:Generated_Source\PSoC6/I2C.c ****         I2C_backup.clkDiv2 = I2C_CLKDIV2_REG;
 234:Generated_Source\PSoC6/I2C.c **** 
 235:Generated_Source\PSoC6/I2C.c ****         /* Calculate number of cycles to reset block */
 236:Generated_Source\PSoC6/I2C.c ****         blockResetCycles = ((uint16) ((uint16) I2C_CLKDIV2_REG << 8u) | I2C_CLKDIV1_REG) + 1u;
 237:Generated_Source\PSoC6/I2C.c **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 57


 238:Generated_Source\PSoC6/I2C.c ****         /* Disable block */
 239:Generated_Source\PSoC6/I2C.c ****         I2C_CFG_REG &= (uint8) ~I2C_CFG_EN_SLAVE;
 240:Generated_Source\PSoC6/I2C.c ****         /* Wait for block reset before disable power */
 241:Generated_Source\PSoC6/I2C.c ****         CyDelayCycles((uint32) blockResetCycles);
 242:Generated_Source\PSoC6/I2C.c **** 
 243:Generated_Source\PSoC6/I2C.c ****         /* Disable power to block */
 244:Generated_Source\PSoC6/I2C.c ****         intState = CyEnterCriticalSection();
 245:Generated_Source\PSoC6/I2C.c ****         I2C_ACT_PWRMGR_REG  &= (uint8) ~I2C_ACT_PWR_EN;
 246:Generated_Source\PSoC6/I2C.c ****         I2C_STBY_PWRMGR_REG &= (uint8) ~I2C_STBY_PWR_EN;
 247:Generated_Source\PSoC6/I2C.c ****         CyExitCriticalSection(intState);
 248:Generated_Source\PSoC6/I2C.c **** 
 249:Generated_Source\PSoC6/I2C.c ****         /* Enable block */
 250:Generated_Source\PSoC6/I2C.c ****         I2C_CFG_REG |= (uint8) I2C_ENABLE_MS;
 251:Generated_Source\PSoC6/I2C.c **** 
 252:Generated_Source\PSoC6/I2C.c ****         /* Restore registers effected by block disable. Ticket ID#198004 */
 253:Generated_Source\PSoC6/I2C.c ****         I2C_ADDR_REG    = I2C_backup.addr;
 254:Generated_Source\PSoC6/I2C.c ****         I2C_ADDR_REG    = I2C_backup.addr;
 255:Generated_Source\PSoC6/I2C.c ****         I2C_CLKDIV1_REG = I2C_backup.clkDiv1;
 256:Generated_Source\PSoC6/I2C.c ****         I2C_CLKDIV2_REG = I2C_backup.clkDiv2;
 257:Generated_Source\PSoC6/I2C.c ****     }
 258:Generated_Source\PSoC6/I2C.c **** #else
 259:Generated_Source\PSoC6/I2C.c **** 
 260:Generated_Source\PSoC6/I2C.c ****     /* Disable slave or master bits */
 261:Generated_Source\PSoC6/I2C.c ****     I2C_CFG_REG &= (uint8) ~I2C_ENABLE_MS;
 261              		.loc 1 261 0
 262 0012 0A48     		ldr	r0, .L14+4
 263 0014 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 264 0016 03F0FD03 		and	r3, r3, #253
 265 001a 0370     		strb	r3, [r0]
 262:Generated_Source\PSoC6/I2C.c **** 
 263:Generated_Source\PSoC6/I2C.c **** #if (I2C_MODE_SLAVE_ENABLED)
 264:Generated_Source\PSoC6/I2C.c ****     {
 265:Generated_Source\PSoC6/I2C.c ****         /* Disable bit counter */
 266:Generated_Source\PSoC6/I2C.c ****         uint8 intState = CyEnterCriticalSection();
 267:Generated_Source\PSoC6/I2C.c ****         I2C_COUNTER_AUX_CTL_REG &= (uint8) ~I2C_CNT7_ENABLE;
 268:Generated_Source\PSoC6/I2C.c ****         CyExitCriticalSection(intState);
 269:Generated_Source\PSoC6/I2C.c ****     }
 270:Generated_Source\PSoC6/I2C.c **** #endif /* (I2C_MODE_SLAVE_ENABLED) */
 271:Generated_Source\PSoC6/I2C.c **** 
 272:Generated_Source\PSoC6/I2C.c ****     /* Clear interrupt source register */
 273:Generated_Source\PSoC6/I2C.c ****     (void) I2C_CSR_REG;
 266              		.loc 1 273 0
 267 001c 084B     		ldr	r3, .L14+8
 268 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 274:Generated_Source\PSoC6/I2C.c **** #endif /* (I2C_FF_IMPLEMENTED) */
 275:Generated_Source\PSoC6/I2C.c **** 
 276:Generated_Source\PSoC6/I2C.c ****     /* Disable interrupt on stop (enabled by write transaction) */
 277:Generated_Source\PSoC6/I2C.c ****     I2C_DISABLE_INT_ON_STOP;
 269              		.loc 1 277 0
 270 0020 00F58070 		add	r0, r0, #256
 271 0024 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 272 0026 03F0DF03 		and	r3, r3, #223
 273 002a 0370     		strb	r3, [r0]
 274              	.LVL11:
 275              	.LBB40:
 276              	.LBB41:
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 58


 277              		.loc 2 1770 0
 278 002c C2F88C11 		str	r1, [r2, #396]
 279              	.LVL12:
 280              	.LBE41:
 281              	.LBE40:
 278:Generated_Source\PSoC6/I2C.c ****     I2C_ClearPendingInt();
 279:Generated_Source\PSoC6/I2C.c **** 
 280:Generated_Source\PSoC6/I2C.c ****     /* Reset FSM to default state */
 281:Generated_Source\PSoC6/I2C.c ****     I2C_state = I2C_SM_IDLE;
 282              		.loc 1 281 0
 283 0030 1022     		movs	r2, #16
 284 0032 044B     		ldr	r3, .L14+12
 285 0034 1A70     		strb	r2, [r3]
 286 0036 7047     		bx	lr
 287              	.L15:
 288              		.align	2
 289              	.L14:
 290 0038 00E100E0 		.word	-536813312
 291 003c 14173440 		.word	1077155604
 292 0040 14163440 		.word	1077155348
 293 0044 00000000 		.word	I2C_state
 294              		.cfi_endproc
 295              	.LFE138:
 296              		.size	I2C_Stop, .-I2C_Stop
 297              		.comm	I2C_state,1,1
 298              		.global	I2C_initVar
 299              		.bss
 300              		.set	.LANCHOR0,. + 0
 301              		.type	I2C_initVar, %object
 302              		.size	I2C_initVar, 1
 303              	I2C_initVar:
 304 0000 00       		.space	1
 305              		.text
 306              	.Letext0:
 307              		.file 4 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cyble_416045_02.h"
 308              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 309              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 310              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 311              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 312              		.file 9 "Generated_Source\\PSoC6\\I2C_PVT.h"
 313              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 314              		.section	.debug_info,"",%progbits
 315              	.Ldebug_info0:
 316 0000 5F0E0000 		.4byte	0xe5f
 317 0004 0400     		.2byte	0x4
 318 0006 00000000 		.4byte	.Ldebug_abbrev0
 319 000a 04       		.byte	0x4
 320 000b 01       		.uleb128 0x1
 321 000c B8030000 		.4byte	.LASF321
 322 0010 0C       		.byte	0xc
 323 0011 1A0E0000 		.4byte	.LASF322
 324 0015 9D0C0000 		.4byte	.LASF323
 325 0019 00000000 		.4byte	.Ldebug_ranges0+0
 326 001d 00000000 		.4byte	0
 327 0021 00000000 		.4byte	.Ldebug_line0
 328 0025 02       		.uleb128 0x2
 329 0026 02       		.byte	0x2
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 59


 330 0027 E6030000 		.4byte	0x3e6
 331 002b 04       		.byte	0x4
 332 002c 24       		.byte	0x24
 333 002d E6030000 		.4byte	0x3e6
 334 0031 03       		.uleb128 0x3
 335 0032 020D0000 		.4byte	.LASF0
 336 0036 71       		.sleb128 -15
 337 0037 03       		.uleb128 0x3
 338 0038 A4110000 		.4byte	.LASF1
 339 003c 72       		.sleb128 -14
 340 003d 03       		.uleb128 0x3
 341 003e F6160000 		.4byte	.LASF2
 342 0042 73       		.sleb128 -13
 343 0043 03       		.uleb128 0x3
 344 0044 C9040000 		.4byte	.LASF3
 345 0048 74       		.sleb128 -12
 346 0049 03       		.uleb128 0x3
 347 004a 7E0D0000 		.4byte	.LASF4
 348 004e 75       		.sleb128 -11
 349 004f 03       		.uleb128 0x3
 350 0050 63150000 		.4byte	.LASF5
 351 0054 76       		.sleb128 -10
 352 0055 03       		.uleb128 0x3
 353 0056 11070000 		.4byte	.LASF6
 354 005a 7B       		.sleb128 -5
 355 005b 03       		.uleb128 0x3
 356 005c 51150000 		.4byte	.LASF7
 357 0060 7C       		.sleb128 -4
 358 0061 03       		.uleb128 0x3
 359 0062 A2030000 		.4byte	.LASF8
 360 0066 7E       		.sleb128 -2
 361 0067 03       		.uleb128 0x3
 362 0068 10140000 		.4byte	.LASF9
 363 006c 7F       		.sleb128 -1
 364 006d 04       		.uleb128 0x4
 365 006e 26180000 		.4byte	.LASF10
 366 0072 00       		.byte	0
 367 0073 04       		.uleb128 0x4
 368 0074 E90E0000 		.4byte	.LASF11
 369 0078 01       		.byte	0x1
 370 0079 04       		.uleb128 0x4
 371 007a 6A020000 		.4byte	.LASF12
 372 007e 02       		.byte	0x2
 373 007f 04       		.uleb128 0x4
 374 0080 1B130000 		.4byte	.LASF13
 375 0084 03       		.byte	0x3
 376 0085 04       		.uleb128 0x4
 377 0086 E6090000 		.4byte	.LASF14
 378 008a 04       		.byte	0x4
 379 008b 04       		.uleb128 0x4
 380 008c 95170000 		.4byte	.LASF15
 381 0090 05       		.byte	0x5
 382 0091 04       		.uleb128 0x4
 383 0092 550A0000 		.4byte	.LASF16
 384 0096 06       		.byte	0x6
 385 0097 04       		.uleb128 0x4
 386 0098 34050000 		.4byte	.LASF17
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 60


 387 009c 07       		.byte	0x7
 388 009d 04       		.uleb128 0x4
 389 009e 8D120000 		.4byte	.LASF18
 390 00a2 08       		.byte	0x8
 391 00a3 04       		.uleb128 0x4
 392 00a4 7C090000 		.4byte	.LASF19
 393 00a8 09       		.byte	0x9
 394 00a9 04       		.uleb128 0x4
 395 00aa 020A0000 		.4byte	.LASF20
 396 00ae 0A       		.byte	0xa
 397 00af 04       		.uleb128 0x4
 398 00b0 76070000 		.4byte	.LASF21
 399 00b4 0B       		.byte	0xb
 400 00b5 04       		.uleb128 0x4
 401 00b6 26110000 		.4byte	.LASF22
 402 00ba 0C       		.byte	0xc
 403 00bb 04       		.uleb128 0x4
 404 00bc DC000000 		.4byte	.LASF23
 405 00c0 0D       		.byte	0xd
 406 00c1 04       		.uleb128 0x4
 407 00c2 37120000 		.4byte	.LASF24
 408 00c6 0E       		.byte	0xe
 409 00c7 04       		.uleb128 0x4
 410 00c8 C2020000 		.4byte	.LASF25
 411 00cc 0F       		.byte	0xf
 412 00cd 04       		.uleb128 0x4
 413 00ce 68160000 		.4byte	.LASF26
 414 00d2 10       		.byte	0x10
 415 00d3 04       		.uleb128 0x4
 416 00d4 490C0000 		.4byte	.LASF27
 417 00d8 11       		.byte	0x11
 418 00d9 04       		.uleb128 0x4
 419 00da B4040000 		.4byte	.LASF28
 420 00de 12       		.byte	0x12
 421 00df 04       		.uleb128 0x4
 422 00e0 180C0000 		.4byte	.LASF29
 423 00e4 13       		.byte	0x13
 424 00e5 04       		.uleb128 0x4
 425 00e6 48020000 		.4byte	.LASF30
 426 00ea 14       		.byte	0x14
 427 00eb 04       		.uleb128 0x4
 428 00ec D1060000 		.4byte	.LASF31
 429 00f0 15       		.byte	0x15
 430 00f1 04       		.uleb128 0x4
 431 00f2 410A0000 		.4byte	.LASF32
 432 00f6 16       		.byte	0x16
 433 00f7 04       		.uleb128 0x4
 434 00f8 FD010000 		.4byte	.LASF33
 435 00fc 17       		.byte	0x17
 436 00fd 04       		.uleb128 0x4
 437 00fe 43110000 		.4byte	.LASF34
 438 0102 18       		.byte	0x18
 439 0103 04       		.uleb128 0x4
 440 0104 E60C0000 		.4byte	.LASF35
 441 0108 19       		.byte	0x19
 442 0109 04       		.uleb128 0x4
 443 010a AB000000 		.4byte	.LASF36
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 61


 444 010e 1A       		.byte	0x1a
 445 010f 04       		.uleb128 0x4
 446 0110 2D080000 		.4byte	.LASF37
 447 0114 1B       		.byte	0x1b
 448 0115 04       		.uleb128 0x4
 449 0116 EA180000 		.4byte	.LASF38
 450 011a 1C       		.byte	0x1c
 451 011b 04       		.uleb128 0x4
 452 011c EB150000 		.4byte	.LASF39
 453 0120 1D       		.byte	0x1d
 454 0121 04       		.uleb128 0x4
 455 0122 A9120000 		.4byte	.LASF40
 456 0126 1E       		.byte	0x1e
 457 0127 04       		.uleb128 0x4
 458 0128 54120000 		.4byte	.LASF41
 459 012c 1F       		.byte	0x1f
 460 012d 04       		.uleb128 0x4
 461 012e 7F100000 		.4byte	.LASF42
 462 0132 20       		.byte	0x20
 463 0133 04       		.uleb128 0x4
 464 0134 93070000 		.4byte	.LASF43
 465 0138 21       		.byte	0x21
 466 0139 04       		.uleb128 0x4
 467 013a B1170000 		.4byte	.LASF44
 468 013e 22       		.byte	0x22
 469 013f 04       		.uleb128 0x4
 470 0140 540B0000 		.4byte	.LASF45
 471 0144 23       		.byte	0x23
 472 0145 04       		.uleb128 0x4
 473 0146 82010000 		.4byte	.LASF46
 474 014a 24       		.byte	0x24
 475 014b 04       		.uleb128 0x4
 476 014c 1A120000 		.4byte	.LASF47
 477 0150 25       		.byte	0x25
 478 0151 04       		.uleb128 0x4
 479 0152 A7060000 		.4byte	.LASF48
 480 0156 26       		.byte	0x26
 481 0157 04       		.uleb128 0x4
 482 0158 8A160000 		.4byte	.LASF49
 483 015c 27       		.byte	0x27
 484 015d 04       		.uleb128 0x4
 485 015e 410D0000 		.4byte	.LASF50
 486 0162 28       		.byte	0x28
 487 0163 04       		.uleb128 0x4
 488 0164 1D070000 		.4byte	.LASF51
 489 0168 29       		.byte	0x29
 490 0169 04       		.uleb128 0x4
 491 016a EA0D0000 		.4byte	.LASF52
 492 016e 2A       		.byte	0x2a
 493 016f 04       		.uleb128 0x4
 494 0170 EE120000 		.4byte	.LASF53
 495 0174 2B       		.byte	0x2b
 496 0175 04       		.uleb128 0x4
 497 0176 C7000000 		.4byte	.LASF54
 498 017a 2C       		.byte	0x2c
 499 017b 04       		.uleb128 0x4
 500 017c CB050000 		.4byte	.LASF55
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 62


 501 0180 2D       		.byte	0x2d
 502 0181 04       		.uleb128 0x4
 503 0182 2C0D0000 		.4byte	.LASF56
 504 0186 2E       		.byte	0x2e
 505 0187 04       		.uleb128 0x4
 506 0188 FC110000 		.4byte	.LASF57
 507 018c 2F       		.byte	0x2f
 508 018d 04       		.uleb128 0x4
 509 018e 06190000 		.4byte	.LASF58
 510 0192 30       		.byte	0x30
 511 0193 04       		.uleb128 0x4
 512 0194 4C070000 		.4byte	.LASF59
 513 0198 31       		.byte	0x31
 514 0199 04       		.uleb128 0x4
 515 019a AC130000 		.4byte	.LASF60
 516 019e 32       		.byte	0x32
 517 019f 04       		.uleb128 0x4
 518 01a0 AA0A0000 		.4byte	.LASF61
 519 01a4 33       		.byte	0x33
 520 01a5 04       		.uleb128 0x4
 521 01a6 3B010000 		.4byte	.LASF62
 522 01aa 34       		.byte	0x34
 523 01ab 04       		.uleb128 0x4
 524 01ac BF0E0000 		.4byte	.LASF63
 525 01b0 35       		.byte	0x35
 526 01b1 04       		.uleb128 0x4
 527 01b2 91140000 		.4byte	.LASF64
 528 01b6 36       		.byte	0x36
 529 01b7 04       		.uleb128 0x4
 530 01b8 17160000 		.4byte	.LASF65
 531 01bc 37       		.byte	0x37
 532 01bd 04       		.uleb128 0x4
 533 01be CA090000 		.4byte	.LASF66
 534 01c2 38       		.byte	0x38
 535 01c3 04       		.uleb128 0x4
 536 01c4 77000000 		.4byte	.LASF67
 537 01c8 39       		.byte	0x39
 538 01c9 04       		.uleb128 0x4
 539 01ca DA160000 		.4byte	.LASF68
 540 01ce 3A       		.byte	0x3a
 541 01cf 04       		.uleb128 0x4
 542 01d0 A30E0000 		.4byte	.LASF69
 543 01d4 3B       		.byte	0x3b
 544 01d5 04       		.uleb128 0x4
 545 01d6 44090000 		.4byte	.LASF70
 546 01da 3C       		.byte	0x3c
 547 01db 04       		.uleb128 0x4
 548 01dc 42180000 		.4byte	.LASF71
 549 01e0 3D       		.byte	0x3d
 550 01e1 04       		.uleb128 0x4
 551 01e2 0A0F0000 		.4byte	.LASF72
 552 01e6 3E       		.byte	0x3e
 553 01e7 04       		.uleb128 0x4
 554 01e8 9B020000 		.4byte	.LASF73
 555 01ec 3F       		.byte	0x3f
 556 01ed 04       		.uleb128 0x4
 557 01ee 37130000 		.4byte	.LASF74
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 63


 558 01f2 40       		.byte	0x40
 559 01f3 04       		.uleb128 0x4
 560 01f4 240A0000 		.4byte	.LASF75
 561 01f8 41       		.byte	0x41
 562 01f9 04       		.uleb128 0x4
 563 01fa 55030000 		.4byte	.LASF76
 564 01fe 42       		.byte	0x42
 565 01ff 04       		.uleb128 0x4
 566 0200 2F140000 		.4byte	.LASF77
 567 0204 43       		.byte	0x43
 568 0205 04       		.uleb128 0x4
 569 0206 EC0A0000 		.4byte	.LASF78
 570 020a 44       		.byte	0x44
 571 020b 04       		.uleb128 0x4
 572 020c 73180000 		.4byte	.LASF79
 573 0210 45       		.byte	0x45
 574 0211 04       		.uleb128 0x4
 575 0212 2C0F0000 		.4byte	.LASF80
 576 0216 46       		.byte	0x46
 577 0217 04       		.uleb128 0x4
 578 0218 F4050000 		.4byte	.LASF81
 579 021c 47       		.byte	0x47
 580 021d 04       		.uleb128 0x4
 581 021e 75130000 		.4byte	.LASF82
 582 0222 48       		.byte	0x48
 583 0223 04       		.uleb128 0x4
 584 0224 710A0000 		.4byte	.LASF83
 585 0228 49       		.byte	0x49
 586 0229 04       		.uleb128 0x4
 587 022a F9000000 		.4byte	.LASF84
 588 022e 4A       		.byte	0x4a
 589 022f 04       		.uleb128 0x4
 590 0230 870E0000 		.4byte	.LASF85
 591 0234 4B       		.byte	0x4b
 592 0235 04       		.uleb128 0x4
 593 0236 480F0000 		.4byte	.LASF86
 594 023a 4C       		.byte	0x4c
 595 023b 04       		.uleb128 0x4
 596 023c 23060000 		.4byte	.LASF87
 597 0240 4D       		.byte	0x4d
 598 0241 04       		.uleb128 0x4
 599 0242 70120000 		.4byte	.LASF88
 600 0246 4E       		.byte	0x4e
 601 0247 04       		.uleb128 0x4
 602 0248 8D0A0000 		.4byte	.LASF89
 603 024c 4F       		.byte	0x4f
 604 024d 04       		.uleb128 0x4
 605 024e 15010000 		.4byte	.LASF90
 606 0252 50       		.byte	0x50
 607 0253 04       		.uleb128 0x4
 608 0254 61110000 		.4byte	.LASF91
 609 0258 51       		.byte	0x51
 610 0259 04       		.uleb128 0x4
 611 025a AF070000 		.4byte	.LASF92
 612 025e 52       		.byte	0x52
 613 025f 04       		.uleb128 0x4
 614 0260 DE170000 		.4byte	.LASF93
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 64


 615 0264 53       		.byte	0x53
 616 0265 04       		.uleb128 0x4
 617 0266 A9180000 		.4byte	.LASF94
 618 026a 54       		.byte	0x54
 619 026b 04       		.uleb128 0x4
 620 026c 710B0000 		.4byte	.LASF95
 621 0270 55       		.byte	0x55
 622 0271 04       		.uleb128 0x4
 623 0272 CD070000 		.4byte	.LASF96
 624 0276 56       		.byte	0x56
 625 0277 04       		.uleb128 0x4
 626 0278 85050000 		.4byte	.LASF97
 627 027c 57       		.byte	0x57
 628 027d 04       		.uleb128 0x4
 629 027e 1B190000 		.4byte	.LASF98
 630 0282 58       		.byte	0x58
 631 0283 04       		.uleb128 0x4
 632 0284 EB0F0000 		.4byte	.LASF99
 633 0288 59       		.byte	0x59
 634 0289 04       		.uleb128 0x4
 635 028a C5180000 		.4byte	.LASF100
 636 028e 5A       		.byte	0x5a
 637 028f 04       		.uleb128 0x4
 638 0290 0D0D0000 		.4byte	.LASF101
 639 0294 5B       		.byte	0x5b
 640 0295 04       		.uleb128 0x4
 641 0296 88030000 		.4byte	.LASF102
 642 029a 5C       		.byte	0x5c
 643 029b 04       		.uleb128 0x4
 644 029c 6B140000 		.4byte	.LASF103
 645 02a0 5D       		.byte	0x5d
 646 02a1 04       		.uleb128 0x4
 647 02a2 49080000 		.4byte	.LASF104
 648 02a6 5E       		.byte	0x5e
 649 02a7 04       		.uleb128 0x4
 650 02a8 8F180000 		.4byte	.LASF105
 651 02ac 5F       		.byte	0x5f
 652 02ad 04       		.uleb128 0x4
 653 02ae 650F0000 		.4byte	.LASF106
 654 02b2 60       		.byte	0x60
 655 02b3 04       		.uleb128 0x4
 656 02b4 03030000 		.4byte	.LASF107
 657 02b8 61       		.byte	0x61
 658 02b9 04       		.uleb128 0x4
 659 02ba 73150000 		.4byte	.LASF108
 660 02be 62       		.byte	0x62
 661 02bf 04       		.uleb128 0x4
 662 02c0 F9080000 		.4byte	.LASF109
 663 02c4 63       		.byte	0x63
 664 02c5 04       		.uleb128 0x4
 665 02c6 4A190000 		.4byte	.LASF110
 666 02ca 64       		.byte	0x64
 667 02cb 04       		.uleb128 0x4
 668 02cc 0B100000 		.4byte	.LASF111
 669 02d0 65       		.byte	0x65
 670 02d1 04       		.uleb128 0x4
 671 02d2 32070000 		.4byte	.LASF112
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 65


 672 02d6 66       		.byte	0x66
 673 02d7 04       		.uleb128 0x4
 674 02d8 C5140000 		.4byte	.LASF113
 675 02dc 67       		.byte	0x67
 676 02dd 04       		.uleb128 0x4
 677 02de 890B0000 		.4byte	.LASF114
 678 02e2 68       		.byte	0x68
 679 02e3 04       		.uleb128 0x4
 680 02e4 C3010000 		.4byte	.LASF115
 681 02e8 69       		.byte	0x69
 682 02e9 04       		.uleb128 0x4
 683 02ea 920F0000 		.4byte	.LASF116
 684 02ee 6A       		.byte	0x6a
 685 02ef 04       		.uleb128 0x4
 686 02f0 EC060000 		.4byte	.LASF117
 687 02f4 6B       		.byte	0x6b
 688 02f5 04       		.uleb128 0x4
 689 02f6 7A170000 		.4byte	.LASF118
 690 02fa 6C       		.byte	0x6c
 691 02fb 04       		.uleb128 0x4
 692 02fc FF0D0000 		.4byte	.LASF119
 693 0300 6D       		.byte	0x6d
 694 0301 04       		.uleb128 0x4
 695 0302 19050000 		.4byte	.LASF120
 696 0306 6E       		.byte	0x6e
 697 0307 04       		.uleb128 0x4
 698 0308 D0150000 		.4byte	.LASF121
 699 030c 6F       		.byte	0x6f
 700 030d 04       		.uleb128 0x4
 701 030e 61090000 		.4byte	.LASF122
 702 0312 70       		.byte	0x70
 703 0313 04       		.uleb128 0x4
 704 0314 1E000000 		.4byte	.LASF123
 705 0318 71       		.byte	0x71
 706 0319 04       		.uleb128 0x4
 707 031a 5E100000 		.4byte	.LASF124
 708 031e 72       		.byte	0x72
 709 031f 04       		.uleb128 0x4
 710 0320 DF040000 		.4byte	.LASF125
 711 0324 73       		.byte	0x73
 712 0325 04       		.uleb128 0x4
 713 0326 36150000 		.4byte	.LASF126
 714 032a 74       		.byte	0x74
 715 032b 04       		.uleb128 0x4
 716 032c E90B0000 		.4byte	.LASF127
 717 0330 75       		.byte	0x75
 718 0331 04       		.uleb128 0x4
 719 0332 B8110000 		.4byte	.LASF128
 720 0336 76       		.byte	0x76
 721 0337 04       		.uleb128 0x4
 722 0338 DB020000 		.4byte	.LASF129
 723 033c 77       		.byte	0x77
 724 033d 04       		.uleb128 0x4
 725 033e 91130000 		.4byte	.LASF130
 726 0342 78       		.byte	0x78
 727 0343 04       		.uleb128 0x4
 728 0344 DE130000 		.4byte	.LASF131
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 66


 729 0348 79       		.byte	0x79
 730 0349 04       		.uleb128 0x4
 731 034a 29170000 		.4byte	.LASF132
 732 034e 7A       		.byte	0x7a
 733 034f 04       		.uleb128 0x4
 734 0350 B20D0000 		.4byte	.LASF133
 735 0354 7B       		.byte	0x7b
 736 0355 04       		.uleb128 0x4
 737 0356 FA040000 		.4byte	.LASF134
 738 035a 7C       		.byte	0x7c
 739 035b 04       		.uleb128 0x4
 740 035c 8D150000 		.4byte	.LASF135
 741 0360 7D       		.byte	0x7d
 742 0361 04       		.uleb128 0x4
 743 0362 13090000 		.4byte	.LASF136
 744 0366 7E       		.byte	0x7e
 745 0367 04       		.uleb128 0x4
 746 0368 9B100000 		.4byte	.LASF137
 747 036c 7F       		.byte	0x7f
 748 036d 04       		.uleb128 0x4
 749 036e 25100000 		.4byte	.LASF138
 750 0372 80       		.byte	0x80
 751 0373 04       		.uleb128 0x4
 752 0374 9E040000 		.4byte	.LASF139
 753 0378 81       		.byte	0x81
 754 0379 04       		.uleb128 0x4
 755 037a DF140000 		.4byte	.LASF140
 756 037e 82       		.byte	0x82
 757 037f 04       		.uleb128 0x4
 758 0380 A30B0000 		.4byte	.LASF141
 759 0384 83       		.byte	0x83
 760 0385 04       		.uleb128 0x4
 761 0386 49000000 		.4byte	.LASF142
 762 038a 84       		.byte	0x84
 763 038b 04       		.uleb128 0x4
 764 038c 16080000 		.4byte	.LASF143
 765 0390 85       		.byte	0x85
 766 0391 04       		.uleb128 0x4
 767 0392 F9130000 		.4byte	.LASF144
 768 0396 86       		.byte	0x86
 769 0397 04       		.uleb128 0x4
 770 0398 CA0B0000 		.4byte	.LASF145
 771 039c 87       		.byte	0x87
 772 039d 04       		.uleb128 0x4
 773 039e 71030000 		.4byte	.LASF146
 774 03a2 88       		.byte	0x88
 775 03a3 04       		.uleb128 0x4
 776 03a4 55050000 		.4byte	.LASF147
 777 03a8 89       		.byte	0x89
 778 03a9 04       		.uleb128 0x4
 779 03aa 11170000 		.4byte	.LASF148
 780 03ae 8A       		.byte	0x8a
 781 03af 04       		.uleb128 0x4
 782 03b0 B3080000 		.4byte	.LASF149
 783 03b4 8B       		.byte	0x8b
 784 03b5 04       		.uleb128 0x4
 785 03b6 29090000 		.4byte	.LASF150
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 67


 786 03ba 8C       		.byte	0x8c
 787 03bb 04       		.uleb128 0x4
 788 03bc 5F070000 		.4byte	.LASF151
 789 03c0 8D       		.byte	0x8d
 790 03c1 04       		.uleb128 0x4
 791 03c2 DA120000 		.4byte	.LASF152
 792 03c6 8E       		.byte	0x8e
 793 03c7 04       		.uleb128 0x4
 794 03c8 D40D0000 		.4byte	.LASF153
 795 03cc 8F       		.byte	0x8f
 796 03cd 04       		.uleb128 0x4
 797 03ce 40060000 		.4byte	.LASF154
 798 03d2 90       		.byte	0x90
 799 03d3 04       		.uleb128 0x4
 800 03d4 380B0000 		.4byte	.LASF155
 801 03d8 91       		.byte	0x91
 802 03d9 04       		.uleb128 0x4
 803 03da E0080000 		.4byte	.LASF156
 804 03de 92       		.byte	0x92
 805 03df 04       		.uleb128 0x4
 806 03e0 DB0A0000 		.4byte	.LASF157
 807 03e4 F0       		.byte	0xf0
 808 03e5 00       		.byte	0
 809 03e6 05       		.uleb128 0x5
 810 03e7 02       		.byte	0x2
 811 03e8 05       		.byte	0x5
 812 03e9 B8020000 		.4byte	.LASF158
 813 03ed 06       		.uleb128 0x6
 814 03ee 01080000 		.4byte	.LASF160
 815 03f2 04       		.byte	0x4
 816 03f3 F4       		.byte	0xf4
 817 03f4 25000000 		.4byte	0x25
 818 03f8 05       		.uleb128 0x5
 819 03f9 01       		.byte	0x1
 820 03fa 06       		.byte	0x6
 821 03fb 05170000 		.4byte	.LASF159
 822 03ff 06       		.uleb128 0x6
 823 0400 80160000 		.4byte	.LASF161
 824 0404 05       		.byte	0x5
 825 0405 1D       		.byte	0x1d
 826 0406 0A040000 		.4byte	0x40a
 827 040a 05       		.uleb128 0x5
 828 040b 01       		.byte	0x1
 829 040c 08       		.byte	0x8
 830 040d A3150000 		.4byte	.LASF162
 831 0411 06       		.uleb128 0x6
 832 0412 5E0D0000 		.4byte	.LASF163
 833 0416 05       		.byte	0x5
 834 0417 29       		.byte	0x29
 835 0418 E6030000 		.4byte	0x3e6
 836 041c 06       		.uleb128 0x6
 837 041d 06070000 		.4byte	.LASF164
 838 0421 05       		.byte	0x5
 839 0422 2B       		.byte	0x2b
 840 0423 27040000 		.4byte	0x427
 841 0427 05       		.uleb128 0x5
 842 0428 02       		.byte	0x2
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 68


 843 0429 07       		.byte	0x7
 844 042a AC0F0000 		.4byte	.LASF165
 845 042e 06       		.uleb128 0x6
 846 042f F3010000 		.4byte	.LASF166
 847 0433 05       		.byte	0x5
 848 0434 3F       		.byte	0x3f
 849 0435 39040000 		.4byte	0x439
 850 0439 05       		.uleb128 0x5
 851 043a 04       		.byte	0x4
 852 043b 05       		.byte	0x5
 853 043c 58110000 		.4byte	.LASF167
 854 0440 06       		.uleb128 0x6
 855 0441 B1150000 		.4byte	.LASF168
 856 0445 05       		.byte	0x5
 857 0446 41       		.byte	0x41
 858 0447 4B040000 		.4byte	0x44b
 859 044b 05       		.uleb128 0x5
 860 044c 04       		.byte	0x4
 861 044d 07       		.byte	0x7
 862 044e 59140000 		.4byte	.LASF169
 863 0452 05       		.uleb128 0x5
 864 0453 08       		.byte	0x8
 865 0454 05       		.byte	0x5
 866 0455 6D0C0000 		.4byte	.LASF170
 867 0459 05       		.uleb128 0x5
 868 045a 08       		.byte	0x8
 869 045b 07       		.byte	0x7
 870 045c 67060000 		.4byte	.LASF171
 871 0460 07       		.uleb128 0x7
 872 0461 04       		.byte	0x4
 873 0462 05       		.byte	0x5
 874 0463 696E7400 		.ascii	"int\000"
 875 0467 05       		.uleb128 0x5
 876 0468 04       		.byte	0x4
 877 0469 07       		.byte	0x7
 878 046a 75010000 		.4byte	.LASF172
 879 046e 06       		.uleb128 0x6
 880 046f E10B0000 		.4byte	.LASF173
 881 0473 06       		.byte	0x6
 882 0474 18       		.byte	0x18
 883 0475 FF030000 		.4byte	0x3ff
 884 0479 06       		.uleb128 0x6
 885 047a 6B040000 		.4byte	.LASF174
 886 047e 06       		.byte	0x6
 887 047f 20       		.byte	0x20
 888 0480 11040000 		.4byte	0x411
 889 0484 06       		.uleb128 0x6
 890 0485 CB0F0000 		.4byte	.LASF175
 891 0489 06       		.byte	0x6
 892 048a 24       		.byte	0x24
 893 048b 1C040000 		.4byte	0x41c
 894 048f 06       		.uleb128 0x6
 895 0490 AD140000 		.4byte	.LASF176
 896 0494 06       		.byte	0x6
 897 0495 2C       		.byte	0x2c
 898 0496 2E040000 		.4byte	0x42e
 899 049a 06       		.uleb128 0x6
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 69


 900 049b 10050000 		.4byte	.LASF177
 901 049f 06       		.byte	0x6
 902 04a0 30       		.byte	0x30
 903 04a1 40040000 		.4byte	0x440
 904 04a5 08       		.uleb128 0x8
 905 04a6 040E     		.2byte	0xe04
 906 04a8 02       		.byte	0x2
 907 04a9 9601     		.2byte	0x196
 908 04ab 61050000 		.4byte	0x561
 909 04af 09       		.uleb128 0x9
 910 04b0 80050000 		.4byte	.LASF178
 911 04b4 02       		.byte	0x2
 912 04b5 9801     		.2byte	0x198
 913 04b7 7D050000 		.4byte	0x57d
 914 04bb 00       		.byte	0
 915 04bc 09       		.uleb128 0x9
 916 04bd E2100000 		.4byte	.LASF179
 917 04c1 02       		.byte	0x2
 918 04c2 9901     		.2byte	0x199
 919 04c4 82050000 		.4byte	0x582
 920 04c8 20       		.byte	0x20
 921 04c9 09       		.uleb128 0x9
 922 04ca 3E160000 		.4byte	.LASF180
 923 04ce 02       		.byte	0x2
 924 04cf 9A01     		.2byte	0x19a
 925 04d1 92050000 		.4byte	0x592
 926 04d5 80       		.byte	0x80
 927 04d6 09       		.uleb128 0x9
 928 04d7 E0050000 		.4byte	.LASF181
 929 04db 02       		.byte	0x2
 930 04dc 9B01     		.2byte	0x19b
 931 04de 82050000 		.4byte	0x582
 932 04e2 A0       		.byte	0xa0
 933 04e3 0A       		.uleb128 0xa
 934 04e4 CD170000 		.4byte	.LASF182
 935 04e8 02       		.byte	0x2
 936 04e9 9C01     		.2byte	0x19c
 937 04eb 97050000 		.4byte	0x597
 938 04ef 0001     		.2byte	0x100
 939 04f1 0A       		.uleb128 0xa
 940 04f2 FE100000 		.4byte	.LASF183
 941 04f6 02       		.byte	0x2
 942 04f7 9D01     		.2byte	0x19d
 943 04f9 82050000 		.4byte	0x582
 944 04fd 2001     		.2byte	0x120
 945 04ff 0A       		.uleb128 0xa
 946 0500 050F0000 		.4byte	.LASF184
 947 0504 02       		.byte	0x2
 948 0505 9E01     		.2byte	0x19e
 949 0507 9C050000 		.4byte	0x59c
 950 050b 8001     		.2byte	0x180
 951 050d 0A       		.uleb128 0xa
 952 050e 08110000 		.4byte	.LASF185
 953 0512 02       		.byte	0x2
 954 0513 9F01     		.2byte	0x19f
 955 0515 82050000 		.4byte	0x582
 956 0519 A001     		.2byte	0x1a0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 70


 957 051b 0A       		.uleb128 0xa
 958 051c 4F160000 		.4byte	.LASF186
 959 0520 02       		.byte	0x2
 960 0521 A001     		.2byte	0x1a0
 961 0523 A1050000 		.4byte	0x5a1
 962 0527 0002     		.2byte	0x200
 963 0529 0A       		.uleb128 0xa
 964 052a 12110000 		.4byte	.LASF187
 965 052e 02       		.byte	0x2
 966 052f A101     		.2byte	0x1a1
 967 0531 A6050000 		.4byte	0x5a6
 968 0535 2002     		.2byte	0x220
 969 0537 0B       		.uleb128 0xb
 970 0538 495000   		.ascii	"IP\000"
 971 053b 02       		.byte	0x2
 972 053c A201     		.2byte	0x1a2
 973 053e CB050000 		.4byte	0x5cb
 974 0542 0003     		.2byte	0x300
 975 0544 0A       		.uleb128 0xa
 976 0545 1C110000 		.4byte	.LASF188
 977 0549 02       		.byte	0x2
 978 054a A301     		.2byte	0x1a3
 979 054c D0050000 		.4byte	0x5d0
 980 0550 F003     		.2byte	0x3f0
 981 0552 0A       		.uleb128 0xa
 982 0553 3B100000 		.4byte	.LASF189
 983 0557 02       		.byte	0x2
 984 0558 A401     		.2byte	0x1a4
 985 055a 78050000 		.4byte	0x578
 986 055e 000E     		.2byte	0xe00
 987 0560 00       		.byte	0
 988 0561 0C       		.uleb128 0xc
 989 0562 78050000 		.4byte	0x578
 990 0566 71050000 		.4byte	0x571
 991 056a 0D       		.uleb128 0xd
 992 056b 71050000 		.4byte	0x571
 993 056f 07       		.byte	0x7
 994 0570 00       		.byte	0
 995 0571 05       		.uleb128 0x5
 996 0572 04       		.byte	0x4
 997 0573 07       		.byte	0x7
 998 0574 B1100000 		.4byte	.LASF190
 999 0578 0E       		.uleb128 0xe
 1000 0579 9A040000 		.4byte	0x49a
 1001 057d 0E       		.uleb128 0xe
 1002 057e 61050000 		.4byte	0x561
 1003 0582 0C       		.uleb128 0xc
 1004 0583 9A040000 		.4byte	0x49a
 1005 0587 92050000 		.4byte	0x592
 1006 058b 0D       		.uleb128 0xd
 1007 058c 71050000 		.4byte	0x571
 1008 0590 17       		.byte	0x17
 1009 0591 00       		.byte	0
 1010 0592 0E       		.uleb128 0xe
 1011 0593 61050000 		.4byte	0x561
 1012 0597 0E       		.uleb128 0xe
 1013 0598 61050000 		.4byte	0x561
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 71


 1014 059c 0E       		.uleb128 0xe
 1015 059d 61050000 		.4byte	0x561
 1016 05a1 0E       		.uleb128 0xe
 1017 05a2 61050000 		.4byte	0x561
 1018 05a6 0C       		.uleb128 0xc
 1019 05a7 9A040000 		.4byte	0x49a
 1020 05ab B6050000 		.4byte	0x5b6
 1021 05af 0D       		.uleb128 0xd
 1022 05b0 71050000 		.4byte	0x571
 1023 05b4 37       		.byte	0x37
 1024 05b5 00       		.byte	0
 1025 05b6 0C       		.uleb128 0xc
 1026 05b7 C6050000 		.4byte	0x5c6
 1027 05bb C6050000 		.4byte	0x5c6
 1028 05bf 0D       		.uleb128 0xd
 1029 05c0 71050000 		.4byte	0x571
 1030 05c4 EF       		.byte	0xef
 1031 05c5 00       		.byte	0
 1032 05c6 0E       		.uleb128 0xe
 1033 05c7 6E040000 		.4byte	0x46e
 1034 05cb 0E       		.uleb128 0xe
 1035 05cc B6050000 		.4byte	0x5b6
 1036 05d0 0C       		.uleb128 0xc
 1037 05d1 9A040000 		.4byte	0x49a
 1038 05d5 E1050000 		.4byte	0x5e1
 1039 05d9 0F       		.uleb128 0xf
 1040 05da 71050000 		.4byte	0x571
 1041 05de 8302     		.2byte	0x283
 1042 05e0 00       		.byte	0
 1043 05e1 10       		.uleb128 0x10
 1044 05e2 03130000 		.4byte	.LASF191
 1045 05e6 02       		.byte	0x2
 1046 05e7 A501     		.2byte	0x1a5
 1047 05e9 A5040000 		.4byte	0x4a5
 1048 05ed 11       		.uleb128 0x11
 1049 05ee 8C       		.byte	0x8c
 1050 05ef 02       		.byte	0x2
 1051 05f0 B801     		.2byte	0x1b8
 1052 05f2 08070000 		.4byte	0x708
 1053 05f6 09       		.uleb128 0x9
 1054 05f7 8B080000 		.4byte	.LASF192
 1055 05fb 02       		.byte	0x2
 1056 05fc BA01     		.2byte	0x1ba
 1057 05fe 08070000 		.4byte	0x708
 1058 0602 00       		.byte	0
 1059 0603 09       		.uleb128 0x9
 1060 0604 2A140000 		.4byte	.LASF193
 1061 0608 02       		.byte	0x2
 1062 0609 BB01     		.2byte	0x1bb
 1063 060b 78050000 		.4byte	0x578
 1064 060f 04       		.byte	0x4
 1065 0610 09       		.uleb128 0x9
 1066 0611 64130000 		.4byte	.LASF194
 1067 0615 02       		.byte	0x2
 1068 0616 BC01     		.2byte	0x1bc
 1069 0618 78050000 		.4byte	0x578
 1070 061c 08       		.byte	0x8
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 72


 1071 061d 09       		.uleb128 0x9
 1072 061e 4E0B0000 		.4byte	.LASF195
 1073 0622 02       		.byte	0x2
 1074 0623 BD01     		.2byte	0x1bd
 1075 0625 78050000 		.4byte	0x578
 1076 0629 0C       		.byte	0xc
 1077 062a 12       		.uleb128 0x12
 1078 062b 53435200 		.ascii	"SCR\000"
 1079 062f 02       		.byte	0x2
 1080 0630 BE01     		.2byte	0x1be
 1081 0632 78050000 		.4byte	0x578
 1082 0636 10       		.byte	0x10
 1083 0637 12       		.uleb128 0x12
 1084 0638 43435200 		.ascii	"CCR\000"
 1085 063c 02       		.byte	0x2
 1086 063d BF01     		.2byte	0x1bf
 1087 063f 78050000 		.4byte	0x578
 1088 0643 14       		.byte	0x14
 1089 0644 12       		.uleb128 0x12
 1090 0645 53485000 		.ascii	"SHP\000"
 1091 0649 02       		.byte	0x2
 1092 064a C001     		.2byte	0x1c0
 1093 064c 1D070000 		.4byte	0x71d
 1094 0650 18       		.byte	0x18
 1095 0651 09       		.uleb128 0x9
 1096 0652 63080000 		.4byte	.LASF196
 1097 0656 02       		.byte	0x2
 1098 0657 C101     		.2byte	0x1c1
 1099 0659 78050000 		.4byte	0x578
 1100 065d 24       		.byte	0x24
 1101 065e 09       		.uleb128 0x9
 1102 065f 270D0000 		.4byte	.LASF197
 1103 0663 02       		.byte	0x2
 1104 0664 C201     		.2byte	0x1c2
 1105 0666 78050000 		.4byte	0x578
 1106 066a 28       		.byte	0x28
 1107 066b 09       		.uleb128 0x9
 1108 066c 1F0A0000 		.4byte	.LASF198
 1109 0670 02       		.byte	0x2
 1110 0671 C301     		.2byte	0x1c3
 1111 0673 78050000 		.4byte	0x578
 1112 0677 2C       		.byte	0x2c
 1113 0678 09       		.uleb128 0x9
 1114 0679 EE010000 		.4byte	.LASF199
 1115 067d 02       		.byte	0x2
 1116 067e C401     		.2byte	0x1c4
 1117 0680 78050000 		.4byte	0x578
 1118 0684 30       		.byte	0x30
 1119 0685 09       		.uleb128 0x9
 1120 0686 79100000 		.4byte	.LASF200
 1121 068a 02       		.byte	0x2
 1122 068b C501     		.2byte	0x1c5
 1123 068d 78050000 		.4byte	0x578
 1124 0691 34       		.byte	0x34
 1125 0692 09       		.uleb128 0x9
 1126 0693 16130000 		.4byte	.LASF201
 1127 0697 02       		.byte	0x2
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 73


 1128 0698 C601     		.2byte	0x1c6
 1129 069a 78050000 		.4byte	0x578
 1130 069e 38       		.byte	0x38
 1131 069f 09       		.uleb128 0x9
 1132 06a0 270F0000 		.4byte	.LASF202
 1133 06a4 02       		.byte	0x2
 1134 06a5 C701     		.2byte	0x1c7
 1135 06a7 78050000 		.4byte	0x578
 1136 06ab 3C       		.byte	0x3c
 1137 06ac 12       		.uleb128 0x12
 1138 06ad 50465200 		.ascii	"PFR\000"
 1139 06b1 02       		.byte	0x2
 1140 06b2 C801     		.2byte	0x1c8
 1141 06b4 37070000 		.4byte	0x737
 1142 06b8 40       		.byte	0x40
 1143 06b9 12       		.uleb128 0x12
 1144 06ba 44465200 		.ascii	"DFR\000"
 1145 06be 02       		.byte	0x2
 1146 06bf C901     		.2byte	0x1c9
 1147 06c1 08070000 		.4byte	0x708
 1148 06c5 48       		.byte	0x48
 1149 06c6 12       		.uleb128 0x12
 1150 06c7 41445200 		.ascii	"ADR\000"
 1151 06cb 02       		.byte	0x2
 1152 06cc CA01     		.2byte	0x1ca
 1153 06ce 08070000 		.4byte	0x708
 1154 06d2 4C       		.byte	0x4c
 1155 06d3 09       		.uleb128 0x9
 1156 06d4 50050000 		.4byte	.LASF203
 1157 06d8 02       		.byte	0x2
 1158 06d9 CB01     		.2byte	0x1cb
 1159 06db 51070000 		.4byte	0x751
 1160 06df 50       		.byte	0x50
 1161 06e0 09       		.uleb128 0x9
 1162 06e1 A7160000 		.4byte	.LASF204
 1163 06e5 02       		.byte	0x2
 1164 06e6 CC01     		.2byte	0x1cc
 1165 06e8 6B070000 		.4byte	0x76b
 1166 06ec 60       		.byte	0x60
 1167 06ed 09       		.uleb128 0x9
 1168 06ee E2100000 		.4byte	.LASF179
 1169 06f2 02       		.byte	0x2
 1170 06f3 CD01     		.2byte	0x1cd
 1171 06f5 70070000 		.4byte	0x770
 1172 06f9 74       		.byte	0x74
 1173 06fa 09       		.uleb128 0x9
 1174 06fb 39000000 		.4byte	.LASF205
 1175 06ff 02       		.byte	0x2
 1176 0700 CE01     		.2byte	0x1ce
 1177 0702 78050000 		.4byte	0x578
 1178 0706 88       		.byte	0x88
 1179 0707 00       		.byte	0
 1180 0708 13       		.uleb128 0x13
 1181 0709 78050000 		.4byte	0x578
 1182 070d 0C       		.uleb128 0xc
 1183 070e C6050000 		.4byte	0x5c6
 1184 0712 1D070000 		.4byte	0x71d
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 74


 1185 0716 0D       		.uleb128 0xd
 1186 0717 71050000 		.4byte	0x571
 1187 071b 0B       		.byte	0xb
 1188 071c 00       		.byte	0
 1189 071d 0E       		.uleb128 0xe
 1190 071e 0D070000 		.4byte	0x70d
 1191 0722 0C       		.uleb128 0xc
 1192 0723 08070000 		.4byte	0x708
 1193 0727 32070000 		.4byte	0x732
 1194 072b 0D       		.uleb128 0xd
 1195 072c 71050000 		.4byte	0x571
 1196 0730 01       		.byte	0x1
 1197 0731 00       		.byte	0
 1198 0732 0E       		.uleb128 0xe
 1199 0733 22070000 		.4byte	0x722
 1200 0737 13       		.uleb128 0x13
 1201 0738 32070000 		.4byte	0x732
 1202 073c 0C       		.uleb128 0xc
 1203 073d 08070000 		.4byte	0x708
 1204 0741 4C070000 		.4byte	0x74c
 1205 0745 0D       		.uleb128 0xd
 1206 0746 71050000 		.4byte	0x571
 1207 074a 03       		.byte	0x3
 1208 074b 00       		.byte	0
 1209 074c 0E       		.uleb128 0xe
 1210 074d 3C070000 		.4byte	0x73c
 1211 0751 13       		.uleb128 0x13
 1212 0752 4C070000 		.4byte	0x74c
 1213 0756 0C       		.uleb128 0xc
 1214 0757 08070000 		.4byte	0x708
 1215 075b 66070000 		.4byte	0x766
 1216 075f 0D       		.uleb128 0xd
 1217 0760 71050000 		.4byte	0x571
 1218 0764 04       		.byte	0x4
 1219 0765 00       		.byte	0
 1220 0766 0E       		.uleb128 0xe
 1221 0767 56070000 		.4byte	0x756
 1222 076b 13       		.uleb128 0x13
 1223 076c 66070000 		.4byte	0x766
 1224 0770 0C       		.uleb128 0xc
 1225 0771 9A040000 		.4byte	0x49a
 1226 0775 80070000 		.4byte	0x780
 1227 0779 0D       		.uleb128 0xd
 1228 077a 71050000 		.4byte	0x571
 1229 077e 04       		.byte	0x4
 1230 077f 00       		.byte	0
 1231 0780 10       		.uleb128 0x10
 1232 0781 0D130000 		.4byte	.LASF206
 1233 0785 02       		.byte	0x2
 1234 0786 CF01     		.2byte	0x1cf
 1235 0788 ED050000 		.4byte	0x5ed
 1236 078c 05       		.uleb128 0x5
 1237 078d 08       		.byte	0x8
 1238 078e 04       		.byte	0x4
 1239 078f BF0F0000 		.4byte	.LASF207
 1240 0793 14       		.uleb128 0x14
 1241 0794 B8       		.byte	0xb8
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 75


 1242 0795 07       		.byte	0x7
 1243 0796 34       		.byte	0x34
 1244 0797 A40B0000 		.4byte	0xba4
 1245 079b 15       		.uleb128 0x15
 1246 079c 25020000 		.4byte	.LASF208
 1247 07a0 07       		.byte	0x7
 1248 07a1 37       		.byte	0x37
 1249 07a2 9A040000 		.4byte	0x49a
 1250 07a6 00       		.byte	0
 1251 07a7 15       		.uleb128 0x15
 1252 07a8 E9050000 		.4byte	.LASF209
 1253 07ac 07       		.byte	0x7
 1254 07ad 38       		.byte	0x38
 1255 07ae 9A040000 		.4byte	0x49a
 1256 07b2 04       		.byte	0x4
 1257 07b3 15       		.uleb128 0x15
 1258 07b4 32010000 		.4byte	.LASF210
 1259 07b8 07       		.byte	0x7
 1260 07b9 39       		.byte	0x39
 1261 07ba 9A040000 		.4byte	0x49a
 1262 07be 08       		.byte	0x8
 1263 07bf 15       		.uleb128 0x15
 1264 07c0 F5140000 		.4byte	.LASF211
 1265 07c4 07       		.byte	0x7
 1266 07c5 3A       		.byte	0x3a
 1267 07c6 9A040000 		.4byte	0x49a
 1268 07ca 0C       		.byte	0xc
 1269 07cb 15       		.uleb128 0x15
 1270 07cc F3110000 		.4byte	.LASF212
 1271 07d0 07       		.byte	0x7
 1272 07d1 3B       		.byte	0x3b
 1273 07d2 9A040000 		.4byte	0x49a
 1274 07d6 10       		.byte	0x10
 1275 07d7 15       		.uleb128 0x15
 1276 07d8 740D0000 		.4byte	.LASF213
 1277 07dc 07       		.byte	0x7
 1278 07dd 3C       		.byte	0x3c
 1279 07de 9A040000 		.4byte	0x49a
 1280 07e2 14       		.byte	0x14
 1281 07e3 15       		.uleb128 0x15
 1282 07e4 CE080000 		.4byte	.LASF214
 1283 07e8 07       		.byte	0x7
 1284 07e9 3D       		.byte	0x3d
 1285 07ea 9A040000 		.4byte	0x49a
 1286 07ee 18       		.byte	0x18
 1287 07ef 15       		.uleb128 0x15
 1288 07f0 09180000 		.4byte	.LASF215
 1289 07f4 07       		.byte	0x7
 1290 07f5 3E       		.byte	0x3e
 1291 07f6 9A040000 		.4byte	0x49a
 1292 07fa 1C       		.byte	0x1c
 1293 07fb 15       		.uleb128 0x15
 1294 07fc 7B0C0000 		.4byte	.LASF216
 1295 0800 07       		.byte	0x7
 1296 0801 3F       		.byte	0x3f
 1297 0802 9A040000 		.4byte	0x49a
 1298 0806 20       		.byte	0x20
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 76


 1299 0807 15       		.uleb128 0x15
 1300 0808 920C0000 		.4byte	.LASF217
 1301 080c 07       		.byte	0x7
 1302 080d 40       		.byte	0x40
 1303 080e 9A040000 		.4byte	0x49a
 1304 0812 24       		.byte	0x24
 1305 0813 15       		.uleb128 0x15
 1306 0814 7E110000 		.4byte	.LASF218
 1307 0818 07       		.byte	0x7
 1308 0819 43       		.byte	0x43
 1309 081a 6E040000 		.4byte	0x46e
 1310 081e 28       		.byte	0x28
 1311 081f 15       		.uleb128 0x15
 1312 0820 AB050000 		.4byte	.LASF219
 1313 0824 07       		.byte	0x7
 1314 0825 44       		.byte	0x44
 1315 0826 6E040000 		.4byte	0x46e
 1316 082a 29       		.byte	0x29
 1317 082b 15       		.uleb128 0x15
 1318 082c 54100000 		.4byte	.LASF220
 1319 0830 07       		.byte	0x7
 1320 0831 45       		.byte	0x45
 1321 0832 6E040000 		.4byte	0x46e
 1322 0836 2A       		.byte	0x2a
 1323 0837 15       		.uleb128 0x15
 1324 0838 D3110000 		.4byte	.LASF221
 1325 083c 07       		.byte	0x7
 1326 083d 46       		.byte	0x46
 1327 083e 6E040000 		.4byte	0x46e
 1328 0842 2B       		.byte	0x2b
 1329 0843 15       		.uleb128 0x15
 1330 0844 98110000 		.4byte	.LASF222
 1331 0848 07       		.byte	0x7
 1332 0849 47       		.byte	0x47
 1333 084a 6E040000 		.4byte	0x46e
 1334 084e 2C       		.byte	0x2c
 1335 084f 15       		.uleb128 0x15
 1336 0850 1D140000 		.4byte	.LASF223
 1337 0854 07       		.byte	0x7
 1338 0855 48       		.byte	0x48
 1339 0856 6E040000 		.4byte	0x46e
 1340 085a 2D       		.byte	0x2d
 1341 085b 15       		.uleb128 0x15
 1342 085c DF180000 		.4byte	.LASF224
 1343 0860 07       		.byte	0x7
 1344 0861 49       		.byte	0x49
 1345 0862 6E040000 		.4byte	0x46e
 1346 0866 2E       		.byte	0x2e
 1347 0867 15       		.uleb128 0x15
 1348 0868 D2170000 		.4byte	.LASF225
 1349 086c 07       		.byte	0x7
 1350 086d 4A       		.byte	0x4a
 1351 086e 6E040000 		.4byte	0x46e
 1352 0872 2F       		.byte	0x2f
 1353 0873 15       		.uleb128 0x15
 1354 0874 69130000 		.4byte	.LASF226
 1355 0878 07       		.byte	0x7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 77


 1356 0879 4B       		.byte	0x4b
 1357 087a 6E040000 		.4byte	0x46e
 1358 087e 30       		.byte	0x30
 1359 087f 15       		.uleb128 0x15
 1360 0880 370E0000 		.4byte	.LASF227
 1361 0884 07       		.byte	0x7
 1362 0885 4E       		.byte	0x4e
 1363 0886 6E040000 		.4byte	0x46e
 1364 088a 31       		.byte	0x31
 1365 088b 15       		.uleb128 0x15
 1366 088c 3F170000 		.4byte	.LASF228
 1367 0890 07       		.byte	0x7
 1368 0891 4F       		.byte	0x4f
 1369 0892 6E040000 		.4byte	0x46e
 1370 0896 32       		.byte	0x32
 1371 0897 15       		.uleb128 0x15
 1372 0898 C80D0000 		.4byte	.LASF229
 1373 089c 07       		.byte	0x7
 1374 089d 50       		.byte	0x50
 1375 089e 6E040000 		.4byte	0x46e
 1376 08a2 33       		.byte	0x33
 1377 08a3 15       		.uleb128 0x15
 1378 08a4 DD010000 		.4byte	.LASF230
 1379 08a8 07       		.byte	0x7
 1380 08a9 51       		.byte	0x51
 1381 08aa 6E040000 		.4byte	0x46e
 1382 08ae 34       		.byte	0x34
 1383 08af 15       		.uleb128 0x15
 1384 08b0 C4060000 		.4byte	.LASF231
 1385 08b4 07       		.byte	0x7
 1386 08b5 52       		.byte	0x52
 1387 08b6 79040000 		.4byte	0x479
 1388 08ba 36       		.byte	0x36
 1389 08bb 15       		.uleb128 0x15
 1390 08bc 3D020000 		.4byte	.LASF232
 1391 08c0 07       		.byte	0x7
 1392 08c1 53       		.byte	0x53
 1393 08c2 79040000 		.4byte	0x479
 1394 08c6 38       		.byte	0x38
 1395 08c7 15       		.uleb128 0x15
 1396 08c8 86020000 		.4byte	.LASF233
 1397 08cc 07       		.byte	0x7
 1398 08cd 54       		.byte	0x54
 1399 08ce 79040000 		.4byte	0x479
 1400 08d2 3A       		.byte	0x3a
 1401 08d3 15       		.uleb128 0x15
 1402 08d4 16020000 		.4byte	.LASF234
 1403 08d8 07       		.byte	0x7
 1404 08d9 55       		.byte	0x55
 1405 08da 6E040000 		.4byte	0x46e
 1406 08de 3C       		.byte	0x3c
 1407 08df 15       		.uleb128 0x15
 1408 08e0 0B080000 		.4byte	.LASF235
 1409 08e4 07       		.byte	0x7
 1410 08e5 56       		.byte	0x56
 1411 08e6 6E040000 		.4byte	0x46e
 1412 08ea 3D       		.byte	0x3d
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 78


 1413 08eb 15       		.uleb128 0x15
 1414 08ec 91080000 		.4byte	.LASF236
 1415 08f0 07       		.byte	0x7
 1416 08f1 57       		.byte	0x57
 1417 08f2 6E040000 		.4byte	0x46e
 1418 08f6 3E       		.byte	0x3e
 1419 08f7 15       		.uleb128 0x15
 1420 08f8 680D0000 		.4byte	.LASF237
 1421 08fc 07       		.byte	0x7
 1422 08fd 58       		.byte	0x58
 1423 08fe 6E040000 		.4byte	0x46e
 1424 0902 3F       		.byte	0x3f
 1425 0903 15       		.uleb128 0x15
 1426 0904 9F010000 		.4byte	.LASF238
 1427 0908 07       		.byte	0x7
 1428 0909 59       		.byte	0x59
 1429 090a 6E040000 		.4byte	0x46e
 1430 090e 40       		.byte	0x40
 1431 090f 15       		.uleb128 0x15
 1432 0910 54130000 		.4byte	.LASF239
 1433 0914 07       		.byte	0x7
 1434 0915 5A       		.byte	0x5a
 1435 0916 6E040000 		.4byte	0x46e
 1436 091a 41       		.byte	0x41
 1437 091b 15       		.uleb128 0x15
 1438 091c CE160000 		.4byte	.LASF240
 1439 0920 07       		.byte	0x7
 1440 0921 5B       		.byte	0x5b
 1441 0922 6E040000 		.4byte	0x46e
 1442 0926 42       		.byte	0x42
 1443 0927 15       		.uleb128 0x15
 1444 0928 AE090000 		.4byte	.LASF241
 1445 092c 07       		.byte	0x7
 1446 092d 5C       		.byte	0x5c
 1447 092e 6E040000 		.4byte	0x46e
 1448 0932 43       		.byte	0x43
 1449 0933 15       		.uleb128 0x15
 1450 0934 080B0000 		.4byte	.LASF242
 1451 0938 07       		.byte	0x7
 1452 0939 5D       		.byte	0x5d
 1453 093a 6E040000 		.4byte	0x46e
 1454 093e 44       		.byte	0x44
 1455 093f 15       		.uleb128 0x15
 1456 0940 E1110000 		.4byte	.LASF243
 1457 0944 07       		.byte	0x7
 1458 0945 5E       		.byte	0x5e
 1459 0946 9A040000 		.4byte	0x49a
 1460 094a 48       		.byte	0x48
 1461 094b 15       		.uleb128 0x15
 1462 094c 39030000 		.4byte	.LASF244
 1463 0950 07       		.byte	0x7
 1464 0951 5F       		.byte	0x5f
 1465 0952 9A040000 		.4byte	0x49a
 1466 0956 4C       		.byte	0x4c
 1467 0957 15       		.uleb128 0x15
 1468 0958 AC160000 		.4byte	.LASF245
 1469 095c 07       		.byte	0x7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 79


 1470 095d 60       		.byte	0x60
 1471 095e 6E040000 		.4byte	0x46e
 1472 0962 50       		.byte	0x50
 1473 0963 15       		.uleb128 0x15
 1474 0964 69080000 		.4byte	.LASF246
 1475 0968 07       		.byte	0x7
 1476 0969 61       		.byte	0x61
 1477 096a 6E040000 		.4byte	0x46e
 1478 096e 51       		.byte	0x51
 1479 096f 15       		.uleb128 0x15
 1480 0970 57060000 		.4byte	.LASF247
 1481 0974 07       		.byte	0x7
 1482 0975 62       		.byte	0x62
 1483 0976 6E040000 		.4byte	0x46e
 1484 097a 52       		.byte	0x52
 1485 097b 15       		.uleb128 0x15
 1486 097c B9050000 		.4byte	.LASF248
 1487 0980 07       		.byte	0x7
 1488 0981 63       		.byte	0x63
 1489 0982 6E040000 		.4byte	0x46e
 1490 0986 53       		.byte	0x53
 1491 0987 15       		.uleb128 0x15
 1492 0988 07160000 		.4byte	.LASF249
 1493 098c 07       		.byte	0x7
 1494 098d 64       		.byte	0x64
 1495 098e 6E040000 		.4byte	0x46e
 1496 0992 54       		.byte	0x54
 1497 0993 15       		.uleb128 0x15
 1498 0994 9F080000 		.4byte	.LASF250
 1499 0998 07       		.byte	0x7
 1500 0999 65       		.byte	0x65
 1501 099a 6E040000 		.4byte	0x46e
 1502 099e 55       		.byte	0x55
 1503 099f 15       		.uleb128 0x15
 1504 09a0 00000000 		.4byte	.LASF251
 1505 09a4 07       		.byte	0x7
 1506 09a5 66       		.byte	0x66
 1507 09a6 6E040000 		.4byte	0x46e
 1508 09aa 56       		.byte	0x56
 1509 09ab 15       		.uleb128 0x15
 1510 09ac 12180000 		.4byte	.LASF252
 1511 09b0 07       		.byte	0x7
 1512 09b1 67       		.byte	0x67
 1513 09b2 6E040000 		.4byte	0x46e
 1514 09b6 57       		.byte	0x57
 1515 09b7 15       		.uleb128 0x15
 1516 09b8 ED070000 		.4byte	.LASF253
 1517 09bc 07       		.byte	0x7
 1518 09bd 68       		.byte	0x68
 1519 09be 6E040000 		.4byte	0x46e
 1520 09c2 58       		.byte	0x58
 1521 09c3 15       		.uleb128 0x15
 1522 09c4 5F180000 		.4byte	.LASF254
 1523 09c8 07       		.byte	0x7
 1524 09c9 69       		.byte	0x69
 1525 09ca 6E040000 		.4byte	0x46e
 1526 09ce 59       		.byte	0x59
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 80


 1527 09cf 15       		.uleb128 0x15
 1528 09d0 33160000 		.4byte	.LASF255
 1529 09d4 07       		.byte	0x7
 1530 09d5 6E       		.byte	0x6e
 1531 09d6 84040000 		.4byte	0x484
 1532 09da 5A       		.byte	0x5a
 1533 09db 15       		.uleb128 0x15
 1534 09dc 6C010000 		.4byte	.LASF256
 1535 09e0 07       		.byte	0x7
 1536 09e1 6F       		.byte	0x6f
 1537 09e2 84040000 		.4byte	0x484
 1538 09e6 5C       		.byte	0x5c
 1539 09e7 15       		.uleb128 0x15
 1540 09e8 830C0000 		.4byte	.LASF257
 1541 09ec 07       		.byte	0x7
 1542 09ed 70       		.byte	0x70
 1543 09ee 6E040000 		.4byte	0x46e
 1544 09f2 5E       		.byte	0x5e
 1545 09f3 15       		.uleb128 0x15
 1546 09f4 4D170000 		.4byte	.LASF258
 1547 09f8 07       		.byte	0x7
 1548 09f9 71       		.byte	0x71
 1549 09fa 6E040000 		.4byte	0x46e
 1550 09fe 5F       		.byte	0x5f
 1551 09ff 15       		.uleb128 0x15
 1552 0a00 B9090000 		.4byte	.LASF259
 1553 0a04 07       		.byte	0x7
 1554 0a05 72       		.byte	0x72
 1555 0a06 6E040000 		.4byte	0x46e
 1556 0a0a 60       		.byte	0x60
 1557 0a0b 15       		.uleb128 0x15
 1558 0a0c B90B0000 		.4byte	.LASF260
 1559 0a10 07       		.byte	0x7
 1560 0a11 73       		.byte	0x73
 1561 0a12 9A040000 		.4byte	0x49a
 1562 0a16 64       		.byte	0x64
 1563 0a17 15       		.uleb128 0x15
 1564 0a18 7B080000 		.4byte	.LASF261
 1565 0a1c 07       		.byte	0x7
 1566 0a1d 76       		.byte	0x76
 1567 0a1e 84040000 		.4byte	0x484
 1568 0a22 68       		.byte	0x68
 1569 0a23 15       		.uleb128 0x15
 1570 0a24 D90F0000 		.4byte	.LASF262
 1571 0a28 07       		.byte	0x7
 1572 0a29 77       		.byte	0x77
 1573 0a2a 84040000 		.4byte	0x484
 1574 0a2e 6A       		.byte	0x6a
 1575 0a2f 15       		.uleb128 0x15
 1576 0a30 A30D0000 		.4byte	.LASF263
 1577 0a34 07       		.byte	0x7
 1578 0a35 78       		.byte	0x78
 1579 0a36 84040000 		.4byte	0x484
 1580 0a3a 6C       		.byte	0x6c
 1581 0a3b 15       		.uleb128 0x15
 1582 0a3c F6020000 		.4byte	.LASF264
 1583 0a40 07       		.byte	0x7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 81


 1584 0a41 79       		.byte	0x79
 1585 0a42 84040000 		.4byte	0x484
 1586 0a46 6E       		.byte	0x6e
 1587 0a47 15       		.uleb128 0x15
 1588 0a48 040C0000 		.4byte	.LASF265
 1589 0a4c 07       		.byte	0x7
 1590 0a4d 7B       		.byte	0x7b
 1591 0a4e 6E040000 		.4byte	0x46e
 1592 0a52 70       		.byte	0x70
 1593 0a53 15       		.uleb128 0x15
 1594 0a54 73040000 		.4byte	.LASF266
 1595 0a58 07       		.byte	0x7
 1596 0a59 7C       		.byte	0x7c
 1597 0a5a 6E040000 		.4byte	0x46e
 1598 0a5e 71       		.byte	0x71
 1599 0a5f 15       		.uleb128 0x15
 1600 0a60 23030000 		.4byte	.LASF267
 1601 0a64 07       		.byte	0x7
 1602 0a65 7D       		.byte	0x7d
 1603 0a66 6E040000 		.4byte	0x46e
 1604 0a6a 72       		.byte	0x72
 1605 0a6b 15       		.uleb128 0x15
 1606 0a6c AC010000 		.4byte	.LASF268
 1607 0a70 07       		.byte	0x7
 1608 0a71 7E       		.byte	0x7e
 1609 0a72 6E040000 		.4byte	0x46e
 1610 0a76 73       		.byte	0x73
 1611 0a77 15       		.uleb128 0x15
 1612 0a78 EC100000 		.4byte	.LASF269
 1613 0a7c 07       		.byte	0x7
 1614 0a7d 80       		.byte	0x80
 1615 0a7e 84040000 		.4byte	0x484
 1616 0a82 74       		.byte	0x74
 1617 0a83 15       		.uleb128 0x15
 1618 0a84 7F0F0000 		.4byte	.LASF270
 1619 0a88 07       		.byte	0x7
 1620 0a89 81       		.byte	0x81
 1621 0a8a 84040000 		.4byte	0x484
 1622 0a8e 76       		.byte	0x76
 1623 0a8f 15       		.uleb128 0x15
 1624 0a90 C60A0000 		.4byte	.LASF271
 1625 0a94 07       		.byte	0x7
 1626 0a95 82       		.byte	0x82
 1627 0a96 84040000 		.4byte	0x484
 1628 0a9a 78       		.byte	0x78
 1629 0a9b 15       		.uleb128 0x15
 1630 0a9c 7E060000 		.4byte	.LASF272
 1631 0aa0 07       		.byte	0x7
 1632 0aa1 83       		.byte	0x83
 1633 0aa2 84040000 		.4byte	0x484
 1634 0aa6 7A       		.byte	0x7a
 1635 0aa7 15       		.uleb128 0x15
 1636 0aa8 340C0000 		.4byte	.LASF273
 1637 0aac 07       		.byte	0x7
 1638 0aad 86       		.byte	0x86
 1639 0aae 6E040000 		.4byte	0x46e
 1640 0ab2 7C       		.byte	0x7c
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 82


 1641 0ab3 15       		.uleb128 0x15
 1642 0ab4 BD160000 		.4byte	.LASF274
 1643 0ab8 07       		.byte	0x7
 1644 0ab9 87       		.byte	0x87
 1645 0aba 6E040000 		.4byte	0x46e
 1646 0abe 7D       		.byte	0x7d
 1647 0abf 15       		.uleb128 0x15
 1648 0ac0 10060000 		.4byte	.LASF275
 1649 0ac4 07       		.byte	0x7
 1650 0ac5 88       		.byte	0x88
 1651 0ac6 6E040000 		.4byte	0x46e
 1652 0aca 7E       		.byte	0x7e
 1653 0acb 15       		.uleb128 0x15
 1654 0acc 6C050000 		.4byte	.LASF276
 1655 0ad0 07       		.byte	0x7
 1656 0ad1 89       		.byte	0x89
 1657 0ad2 6E040000 		.4byte	0x46e
 1658 0ad6 7F       		.byte	0x7f
 1659 0ad7 15       		.uleb128 0x15
 1660 0ad8 93060000 		.4byte	.LASF277
 1661 0adc 07       		.byte	0x7
 1662 0add 8A       		.byte	0x8a
 1663 0ade 6E040000 		.4byte	0x46e
 1664 0ae2 80       		.byte	0x80
 1665 0ae3 15       		.uleb128 0x15
 1666 0ae4 60000000 		.4byte	.LASF278
 1667 0ae8 07       		.byte	0x7
 1668 0ae9 8D       		.byte	0x8d
 1669 0aea 9A040000 		.4byte	0x49a
 1670 0aee 84       		.byte	0x84
 1671 0aef 15       		.uleb128 0x15
 1672 0af0 8C0D0000 		.4byte	.LASF279
 1673 0af4 07       		.byte	0x7
 1674 0af5 8E       		.byte	0x8e
 1675 0af6 9A040000 		.4byte	0x49a
 1676 0afa 88       		.byte	0x88
 1677 0afb 15       		.uleb128 0x15
 1678 0afc 600E0000 		.4byte	.LASF280
 1679 0b00 07       		.byte	0x7
 1680 0b01 8F       		.byte	0x8f
 1681 0b02 9A040000 		.4byte	0x49a
 1682 0b06 8C       		.byte	0x8c
 1683 0b07 15       		.uleb128 0x15
 1684 0b08 10150000 		.4byte	.LASF281
 1685 0b0c 07       		.byte	0x7
 1686 0b0d 90       		.byte	0x90
 1687 0b0e 9A040000 		.4byte	0x49a
 1688 0b12 90       		.byte	0x90
 1689 0b13 15       		.uleb128 0x15
 1690 0b14 C5120000 		.4byte	.LASF282
 1691 0b18 07       		.byte	0x7
 1692 0b19 91       		.byte	0x91
 1693 0b1a 9A040000 		.4byte	0x49a
 1694 0b1e 94       		.byte	0x94
 1695 0b1f 15       		.uleb128 0x15
 1696 0b20 88040000 		.4byte	.LASF283
 1697 0b24 07       		.byte	0x7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 83


 1698 0b25 92       		.byte	0x92
 1699 0b26 9A040000 		.4byte	0x49a
 1700 0b2a 98       		.byte	0x98
 1701 0b2b 15       		.uleb128 0x15
 1702 0b2c C8130000 		.4byte	.LASF284
 1703 0b30 07       		.byte	0x7
 1704 0b31 93       		.byte	0x93
 1705 0b32 9A040000 		.4byte	0x49a
 1706 0b36 9C       		.byte	0x9c
 1707 0b37 15       		.uleb128 0x15
 1708 0b38 98090000 		.4byte	.LASF285
 1709 0b3c 07       		.byte	0x7
 1710 0b3d 94       		.byte	0x94
 1711 0b3e 9A040000 		.4byte	0x49a
 1712 0b42 A0       		.byte	0xa0
 1713 0b43 15       		.uleb128 0x15
 1714 0b44 57010000 		.4byte	.LASF286
 1715 0b48 07       		.byte	0x7
 1716 0b49 95       		.byte	0x95
 1717 0b4a 84040000 		.4byte	0x484
 1718 0b4e A4       		.byte	0xa4
 1719 0b4f 15       		.uleb128 0x15
 1720 0b50 CD100000 		.4byte	.LASF287
 1721 0b54 07       		.byte	0x7
 1722 0b55 96       		.byte	0x96
 1723 0b56 84040000 		.4byte	0x484
 1724 0b5a A6       		.byte	0xa6
 1725 0b5b 15       		.uleb128 0x15
 1726 0b5c 85140000 		.4byte	.LASF288
 1727 0b60 07       		.byte	0x7
 1728 0b61 97       		.byte	0x97
 1729 0b62 84040000 		.4byte	0x484
 1730 0b66 A8       		.byte	0xa8
 1731 0b67 15       		.uleb128 0x15
 1732 0b68 5F0C0000 		.4byte	.LASF289
 1733 0b6c 07       		.byte	0x7
 1734 0b6d 98       		.byte	0x98
 1735 0b6e 84040000 		.4byte	0x484
 1736 0b72 AA       		.byte	0xaa
 1737 0b73 15       		.uleb128 0x15
 1738 0b74 47030000 		.4byte	.LASF290
 1739 0b78 07       		.byte	0x7
 1740 0b79 99       		.byte	0x99
 1741 0b7a 84040000 		.4byte	0x484
 1742 0b7e AC       		.byte	0xac
 1743 0b7f 15       		.uleb128 0x15
 1744 0b80 DB0E0000 		.4byte	.LASF291
 1745 0b84 07       		.byte	0x7
 1746 0b85 9A       		.byte	0x9a
 1747 0b86 84040000 		.4byte	0x484
 1748 0b8a AE       		.byte	0xae
 1749 0b8b 15       		.uleb128 0x15
 1750 0b8c 4B140000 		.4byte	.LASF292
 1751 0b90 07       		.byte	0x7
 1752 0b91 9D       		.byte	0x9d
 1753 0b92 84040000 		.4byte	0x484
 1754 0b96 B0       		.byte	0xb0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 84


 1755 0b97 15       		.uleb128 0x15
 1756 0b98 BC150000 		.4byte	.LASF293
 1757 0b9c 07       		.byte	0x7
 1758 0b9d 9E       		.byte	0x9e
 1759 0b9e 9A040000 		.4byte	0x49a
 1760 0ba2 B4       		.byte	0xb4
 1761 0ba3 00       		.byte	0
 1762 0ba4 06       		.uleb128 0x6
 1763 0ba5 B5140000 		.4byte	.LASF294
 1764 0ba9 07       		.byte	0x7
 1765 0baa 9F       		.byte	0x9f
 1766 0bab 93070000 		.4byte	0x793
 1767 0baf 05       		.uleb128 0x5
 1768 0bb0 01       		.byte	0x1
 1769 0bb1 08       		.byte	0x8
 1770 0bb2 93000000 		.4byte	.LASF295
 1771 0bb6 05       		.uleb128 0x5
 1772 0bb7 04       		.byte	0x4
 1773 0bb8 04       		.byte	0x4
 1774 0bb9 A5050000 		.4byte	.LASF296
 1775 0bbd 05       		.uleb128 0x5
 1776 0bbe 08       		.byte	0x8
 1777 0bbf 04       		.byte	0x4
 1778 0bc0 02180000 		.4byte	.LASF297
 1779 0bc4 10       		.uleb128 0x10
 1780 0bc5 FC170000 		.4byte	.LASF298
 1781 0bc9 08       		.byte	0x8
 1782 0bca EA03     		.2byte	0x3ea
 1783 0bcc 6E040000 		.4byte	0x46e
 1784 0bd0 10       		.uleb128 0x10
 1785 0bd1 2F020000 		.4byte	.LASF299
 1786 0bd5 08       		.byte	0x8
 1787 0bd6 F603     		.2byte	0x3f6
 1788 0bd8 C6050000 		.4byte	0x5c6
 1789 0bdc 16       		.uleb128 0x16
 1790 0bdd 64020000 		.4byte	.LASF300
 1791 0be1 03       		.byte	0x3
 1792 0be2 6503     		.2byte	0x365
 1793 0be4 03       		.byte	0x3
 1794 0be5 16       		.uleb128 0x16
 1795 0be6 1D030000 		.4byte	.LASF301
 1796 0bea 03       		.byte	0x3
 1797 0beb 7003     		.2byte	0x370
 1798 0bed 03       		.byte	0x3
 1799 0bee 17       		.uleb128 0x17
 1800 0bef 98000000 		.4byte	.LASF304
 1801 0bf3 02       		.byte	0x2
 1802 0bf4 0D07     		.2byte	0x70d
 1803 0bf6 03       		.byte	0x3
 1804 0bf7 140C0000 		.4byte	0xc14
 1805 0bfb 18       		.uleb128 0x18
 1806 0bfc D40F0000 		.4byte	.LASF302
 1807 0c00 02       		.byte	0x2
 1808 0c01 0D07     		.2byte	0x70d
 1809 0c03 ED030000 		.4byte	0x3ed
 1810 0c07 18       		.uleb128 0x18
 1811 0c08 11120000 		.4byte	.LASF303
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 85


 1812 0c0c 02       		.byte	0x2
 1813 0c0d 0D07     		.2byte	0x70d
 1814 0c0f 9A040000 		.4byte	0x49a
 1815 0c13 00       		.byte	0
 1816 0c14 17       		.uleb128 0x17
 1817 0c15 750E0000 		.4byte	.LASF305
 1818 0c19 02       		.byte	0x2
 1819 0c1a B106     		.2byte	0x6b1
 1820 0c1c 03       		.byte	0x3
 1821 0c1d 2E0C0000 		.4byte	0xc2e
 1822 0c21 18       		.uleb128 0x18
 1823 0c22 D40F0000 		.4byte	.LASF302
 1824 0c26 02       		.byte	0x2
 1825 0c27 B106     		.2byte	0x6b1
 1826 0c29 ED030000 		.4byte	0x3ed
 1827 0c2d 00       		.byte	0
 1828 0c2e 17       		.uleb128 0x17
 1829 0c2f 25150000 		.4byte	.LASF306
 1830 0c33 02       		.byte	0x2
 1831 0c34 8D06     		.2byte	0x68d
 1832 0c36 03       		.byte	0x3
 1833 0c37 480C0000 		.4byte	0xc48
 1834 0c3b 18       		.uleb128 0x18
 1835 0c3c D40F0000 		.4byte	.LASF302
 1836 0c40 02       		.byte	0x2
 1837 0c41 8D06     		.2byte	0x68d
 1838 0c43 ED030000 		.4byte	0x3ed
 1839 0c47 00       		.byte	0
 1840 0c48 17       		.uleb128 0x17
 1841 0c49 63170000 		.4byte	.LASF307
 1842 0c4d 02       		.byte	0x2
 1843 0c4e E606     		.2byte	0x6e6
 1844 0c50 03       		.byte	0x3
 1845 0c51 620C0000 		.4byte	0xc62
 1846 0c55 18       		.uleb128 0x18
 1847 0c56 D40F0000 		.4byte	.LASF302
 1848 0c5a 02       		.byte	0x2
 1849 0c5b E606     		.2byte	0x6e6
 1850 0c5d ED030000 		.4byte	0x3ed
 1851 0c61 00       		.byte	0
 1852 0c62 19       		.uleb128 0x19
 1853 0c63 34020000 		.4byte	.LASF308
 1854 0c67 01       		.byte	0x1
 1855 0c68 31       		.byte	0x31
 1856 0c69 00000000 		.4byte	.LFB135
 1857 0c6d 8C000000 		.4byte	.LFE135-.LFB135
 1858 0c71 01       		.uleb128 0x1
 1859 0c72 9C       		.byte	0x9c
 1860 0c73 0C0D0000 		.4byte	0xd0c
 1861 0c77 1A       		.uleb128 0x1a
 1862 0c78 D7080000 		.4byte	.LASF324
 1863 0c7c 01       		.byte	0x1
 1864 0c7d 3C       		.byte	0x3c
 1865 0c7e C40B0000 		.4byte	0xbc4
 1866 0c82 00000000 		.4byte	.LLST0
 1867 0c86 1B       		.uleb128 0x1b
 1868 0c87 140C0000 		.4byte	0xc14
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 86


 1869 0c8b 32000000 		.4byte	.LBB24
 1870 0c8f 12000000 		.4byte	.LBE24-.LBB24
 1871 0c93 01       		.byte	0x1
 1872 0c94 58       		.byte	0x58
 1873 0c95 C30C0000 		.4byte	0xcc3
 1874 0c99 1C       		.uleb128 0x1c
 1875 0c9a 210C0000 		.4byte	0xc21
 1876 0c9e 13000000 		.4byte	.LLST1
 1877 0ca2 1D       		.uleb128 0x1d
 1878 0ca3 E50B0000 		.4byte	0xbe5
 1879 0ca7 3C000000 		.4byte	.LBB26
 1880 0cab 04000000 		.4byte	.LBE26-.LBB26
 1881 0caf 02       		.byte	0x2
 1882 0cb0 B606     		.2byte	0x6b6
 1883 0cb2 1D       		.uleb128 0x1d
 1884 0cb3 DC0B0000 		.4byte	0xbdc
 1885 0cb7 40000000 		.4byte	.LBB28
 1886 0cbb 04000000 		.4byte	.LBE28-.LBB28
 1887 0cbf 02       		.byte	0x2
 1888 0cc0 B706     		.2byte	0x6b7
 1889 0cc2 00       		.byte	0
 1890 0cc3 1B       		.uleb128 0x1b
 1891 0cc4 EE0B0000 		.4byte	0xbee
 1892 0cc8 44000000 		.4byte	.LBB30
 1893 0ccc 06000000 		.4byte	.LBE30-.LBB30
 1894 0cd0 01       		.byte	0x1
 1895 0cd1 59       		.byte	0x59
 1896 0cd2 E90C0000 		.4byte	0xce9
 1897 0cd6 1C       		.uleb128 0x1c
 1898 0cd7 070C0000 		.4byte	0xc07
 1899 0cdb 28000000 		.4byte	.LLST2
 1900 0cdf 1C       		.uleb128 0x1c
 1901 0ce0 FB0B0000 		.4byte	0xbfb
 1902 0ce4 3C000000 		.4byte	.LLST3
 1903 0ce8 00       		.byte	0
 1904 0ce9 1E       		.uleb128 0x1e
 1905 0cea 14000000 		.4byte	.LVL0
 1906 0cee 3E0E0000 		.4byte	0xe3e
 1907 0cf2 1E       		.uleb128 0x1e
 1908 0cf3 24000000 		.4byte	.LVL1
 1909 0cf7 4A0E0000 		.4byte	0xe4a
 1910 0cfb 1F       		.uleb128 0x1f
 1911 0cfc 52000000 		.4byte	.LVL5
 1912 0d00 560E0000 		.4byte	0xe56
 1913 0d04 20       		.uleb128 0x20
 1914 0d05 01       		.uleb128 0x1
 1915 0d06 50       		.byte	0x50
 1916 0d07 02       		.uleb128 0x2
 1917 0d08 08       		.byte	0x8
 1918 0d09 7A       		.byte	0x7a
 1919 0d0a 00       		.byte	0
 1920 0d0b 00       		.byte	0
 1921 0d0c 21       		.uleb128 0x21
 1922 0d0d 49100000 		.4byte	.LASF325
 1923 0d11 01       		.byte	0x1
 1924 0d12 85       		.byte	0x85
 1925 0d13 00000000 		.4byte	.LFB136
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 87


 1926 0d17 10000000 		.4byte	.LFE136-.LFB136
 1927 0d1b 01       		.uleb128 0x1
 1928 0d1c 9C       		.byte	0x9c
 1929 0d1d 19       		.uleb128 0x19
 1930 0d1e AE030000 		.4byte	.LASF309
 1931 0d22 01       		.byte	0x1
 1932 0d23 BD       		.byte	0xbd
 1933 0d24 00000000 		.4byte	.LFB137
 1934 0d28 28000000 		.4byte	.LFE137-.LFB137
 1935 0d2c 01       		.uleb128 0x1
 1936 0d2d 9C       		.byte	0x9c
 1937 0d2e 620D0000 		.4byte	0xd62
 1938 0d32 1B       		.uleb128 0x1b
 1939 0d33 2E0C0000 		.4byte	0xc2e
 1940 0d37 16000000 		.4byte	.LBB32
 1941 0d3b 12000000 		.4byte	.LBE32-.LBB32
 1942 0d3f 01       		.byte	0x1
 1943 0d40 C6       		.byte	0xc6
 1944 0d41 4F0D0000 		.4byte	0xd4f
 1945 0d45 1C       		.uleb128 0x1c
 1946 0d46 3B0C0000 		.4byte	0xc3b
 1947 0d4a 51000000 		.4byte	.LLST4
 1948 0d4e 00       		.byte	0
 1949 0d4f 1E       		.uleb128 0x1e
 1950 0d50 0C000000 		.4byte	.LVL6
 1951 0d54 620C0000 		.4byte	0xc62
 1952 0d58 1E       		.uleb128 0x1e
 1953 0d59 16000000 		.4byte	.LVL7
 1954 0d5d 0C0D0000 		.4byte	0xd0c
 1955 0d61 00       		.byte	0
 1956 0d62 19       		.uleb128 0x19
 1957 0d63 40100000 		.4byte	.LASF310
 1958 0d67 01       		.byte	0x1
 1959 0d68 D9       		.byte	0xd9
 1960 0d69 00000000 		.4byte	.LFB138
 1961 0d6d 48000000 		.4byte	.LFE138-.LFB138
 1962 0d71 01       		.uleb128 0x1
 1963 0d72 9C       		.byte	0x9c
 1964 0d73 CF0D0000 		.4byte	0xdcf
 1965 0d77 1B       		.uleb128 0x1b
 1966 0d78 140C0000 		.4byte	0xc14
 1967 0d7c 00000000 		.4byte	.LBB34
 1968 0d80 12000000 		.4byte	.LBE34-.LBB34
 1969 0d84 01       		.byte	0x1
 1970 0d85 DB       		.byte	0xdb
 1971 0d86 B40D0000 		.4byte	0xdb4
 1972 0d8a 1C       		.uleb128 0x1c
 1973 0d8b 210C0000 		.4byte	0xc21
 1974 0d8f 66000000 		.4byte	.LLST5
 1975 0d93 1D       		.uleb128 0x1d
 1976 0d94 E50B0000 		.4byte	0xbe5
 1977 0d98 0A000000 		.4byte	.LBB36
 1978 0d9c 04000000 		.4byte	.LBE36-.LBB36
 1979 0da0 02       		.byte	0x2
 1980 0da1 B606     		.2byte	0x6b6
 1981 0da3 1D       		.uleb128 0x1d
 1982 0da4 DC0B0000 		.4byte	0xbdc
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 88


 1983 0da8 0E000000 		.4byte	.LBB38
 1984 0dac 04000000 		.4byte	.LBE38-.LBB38
 1985 0db0 02       		.byte	0x2
 1986 0db1 B706     		.2byte	0x6b7
 1987 0db3 00       		.byte	0
 1988 0db4 22       		.uleb128 0x22
 1989 0db5 480C0000 		.4byte	0xc48
 1990 0db9 2C000000 		.4byte	.LBB40
 1991 0dbd 04000000 		.4byte	.LBE40-.LBB40
 1992 0dc1 01       		.byte	0x1
 1993 0dc2 1601     		.2byte	0x116
 1994 0dc4 1C       		.uleb128 0x1c
 1995 0dc5 550C0000 		.4byte	0xc55
 1996 0dc9 7B000000 		.4byte	.LLST6
 1997 0dcd 00       		.byte	0
 1998 0dce 00       		.byte	0
 1999 0dcf 23       		.uleb128 0x23
 2000 0dd0 8B110000 		.4byte	.LASF311
 2001 0dd4 02       		.byte	0x2
 2002 0dd5 F907     		.2byte	0x7f9
 2003 0dd7 DB0D0000 		.4byte	0xddb
 2004 0ddb 0E       		.uleb128 0xe
 2005 0ddc 8F040000 		.4byte	0x48f
 2006 0de0 24       		.uleb128 0x24
 2007 0de1 3F000000 		.4byte	.LASF312
 2008 0de5 07       		.byte	0x7
 2009 0de6 A7       		.byte	0xa7
 2010 0de7 EB0D0000 		.4byte	0xdeb
 2011 0deb 25       		.uleb128 0x25
 2012 0dec 04       		.byte	0x4
 2013 0ded F10D0000 		.4byte	0xdf1
 2014 0df1 13       		.uleb128 0x13
 2015 0df2 A40B0000 		.4byte	0xba4
 2016 0df6 26       		.uleb128 0x26
 2017 0df7 43160000 		.4byte	.LASF313
 2018 0dfb 01       		.byte	0x1
 2019 0dfc 18       		.byte	0x18
 2020 0dfd C40B0000 		.4byte	0xbc4
 2021 0e01 05       		.uleb128 0x5
 2022 0e02 03       		.byte	0x3
 2023 0e03 00000000 		.4byte	I2C_initVar
 2024 0e07 26       		.uleb128 0x26
 2025 0e08 14000000 		.4byte	.LASF314
 2026 0e0c 01       		.byte	0x1
 2027 0e0d 1A       		.byte	0x1a
 2028 0e0e 180E0000 		.4byte	0xe18
 2029 0e12 05       		.uleb128 0x5
 2030 0e13 03       		.byte	0x3
 2031 0e14 00000000 		.4byte	I2C_state
 2032 0e18 0E       		.uleb128 0xe
 2033 0e19 C40B0000 		.4byte	0xbc4
 2034 0e1d 24       		.uleb128 0x24
 2035 0e1e 3B190000 		.4byte	.LASF315
 2036 0e22 09       		.byte	0x9
 2037 0e23 27       		.byte	0x27
 2038 0e24 180E0000 		.4byte	0xe18
 2039 0e28 24       		.uleb128 0x24
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 89


 2040 0e29 BA100000 		.4byte	.LASF316
 2041 0e2d 09       		.byte	0x9
 2042 0e2e 2D       		.byte	0x2d
 2043 0e2f 180E0000 		.4byte	0xe18
 2044 0e33 24       		.uleb128 0x24
 2045 0e34 FD140000 		.4byte	.LASF317
 2046 0e38 09       		.byte	0x9
 2047 0e39 32       		.byte	0x32
 2048 0e3a 180E0000 		.4byte	0xe18
 2049 0e3e 27       		.uleb128 0x27
 2050 0e3f 190B0000 		.4byte	.LASF318
 2051 0e43 190B0000 		.4byte	.LASF318
 2052 0e47 08       		.byte	0x8
 2053 0e48 B203     		.2byte	0x3b2
 2054 0e4a 27       		.uleb128 0x27
 2055 0e4b 420E0000 		.4byte	.LASF319
 2056 0e4f 420E0000 		.4byte	.LASF319
 2057 0e53 08       		.byte	0x8
 2058 0e54 C103     		.2byte	0x3c1
 2059 0e56 27       		.uleb128 0x27
 2060 0e57 54160000 		.4byte	.LASF320
 2061 0e5b 54160000 		.4byte	.LASF320
 2062 0e5f 0A       		.byte	0xa
 2063 0e60 6701     		.2byte	0x167
 2064 0e62 00       		.byte	0
 2065              		.section	.debug_abbrev,"",%progbits
 2066              	.Ldebug_abbrev0:
 2067 0000 01       		.uleb128 0x1
 2068 0001 11       		.uleb128 0x11
 2069 0002 01       		.byte	0x1
 2070 0003 25       		.uleb128 0x25
 2071 0004 0E       		.uleb128 0xe
 2072 0005 13       		.uleb128 0x13
 2073 0006 0B       		.uleb128 0xb
 2074 0007 03       		.uleb128 0x3
 2075 0008 0E       		.uleb128 0xe
 2076 0009 1B       		.uleb128 0x1b
 2077 000a 0E       		.uleb128 0xe
 2078 000b 55       		.uleb128 0x55
 2079 000c 17       		.uleb128 0x17
 2080 000d 11       		.uleb128 0x11
 2081 000e 01       		.uleb128 0x1
 2082 000f 10       		.uleb128 0x10
 2083 0010 17       		.uleb128 0x17
 2084 0011 00       		.byte	0
 2085 0012 00       		.byte	0
 2086 0013 02       		.uleb128 0x2
 2087 0014 04       		.uleb128 0x4
 2088 0015 01       		.byte	0x1
 2089 0016 0B       		.uleb128 0xb
 2090 0017 0B       		.uleb128 0xb
 2091 0018 49       		.uleb128 0x49
 2092 0019 13       		.uleb128 0x13
 2093 001a 3A       		.uleb128 0x3a
 2094 001b 0B       		.uleb128 0xb
 2095 001c 3B       		.uleb128 0x3b
 2096 001d 0B       		.uleb128 0xb
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 90


 2097 001e 01       		.uleb128 0x1
 2098 001f 13       		.uleb128 0x13
 2099 0020 00       		.byte	0
 2100 0021 00       		.byte	0
 2101 0022 03       		.uleb128 0x3
 2102 0023 28       		.uleb128 0x28
 2103 0024 00       		.byte	0
 2104 0025 03       		.uleb128 0x3
 2105 0026 0E       		.uleb128 0xe
 2106 0027 1C       		.uleb128 0x1c
 2107 0028 0D       		.uleb128 0xd
 2108 0029 00       		.byte	0
 2109 002a 00       		.byte	0
 2110 002b 04       		.uleb128 0x4
 2111 002c 28       		.uleb128 0x28
 2112 002d 00       		.byte	0
 2113 002e 03       		.uleb128 0x3
 2114 002f 0E       		.uleb128 0xe
 2115 0030 1C       		.uleb128 0x1c
 2116 0031 0B       		.uleb128 0xb
 2117 0032 00       		.byte	0
 2118 0033 00       		.byte	0
 2119 0034 05       		.uleb128 0x5
 2120 0035 24       		.uleb128 0x24
 2121 0036 00       		.byte	0
 2122 0037 0B       		.uleb128 0xb
 2123 0038 0B       		.uleb128 0xb
 2124 0039 3E       		.uleb128 0x3e
 2125 003a 0B       		.uleb128 0xb
 2126 003b 03       		.uleb128 0x3
 2127 003c 0E       		.uleb128 0xe
 2128 003d 00       		.byte	0
 2129 003e 00       		.byte	0
 2130 003f 06       		.uleb128 0x6
 2131 0040 16       		.uleb128 0x16
 2132 0041 00       		.byte	0
 2133 0042 03       		.uleb128 0x3
 2134 0043 0E       		.uleb128 0xe
 2135 0044 3A       		.uleb128 0x3a
 2136 0045 0B       		.uleb128 0xb
 2137 0046 3B       		.uleb128 0x3b
 2138 0047 0B       		.uleb128 0xb
 2139 0048 49       		.uleb128 0x49
 2140 0049 13       		.uleb128 0x13
 2141 004a 00       		.byte	0
 2142 004b 00       		.byte	0
 2143 004c 07       		.uleb128 0x7
 2144 004d 24       		.uleb128 0x24
 2145 004e 00       		.byte	0
 2146 004f 0B       		.uleb128 0xb
 2147 0050 0B       		.uleb128 0xb
 2148 0051 3E       		.uleb128 0x3e
 2149 0052 0B       		.uleb128 0xb
 2150 0053 03       		.uleb128 0x3
 2151 0054 08       		.uleb128 0x8
 2152 0055 00       		.byte	0
 2153 0056 00       		.byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 91


 2154 0057 08       		.uleb128 0x8
 2155 0058 13       		.uleb128 0x13
 2156 0059 01       		.byte	0x1
 2157 005a 0B       		.uleb128 0xb
 2158 005b 05       		.uleb128 0x5
 2159 005c 3A       		.uleb128 0x3a
 2160 005d 0B       		.uleb128 0xb
 2161 005e 3B       		.uleb128 0x3b
 2162 005f 05       		.uleb128 0x5
 2163 0060 01       		.uleb128 0x1
 2164 0061 13       		.uleb128 0x13
 2165 0062 00       		.byte	0
 2166 0063 00       		.byte	0
 2167 0064 09       		.uleb128 0x9
 2168 0065 0D       		.uleb128 0xd
 2169 0066 00       		.byte	0
 2170 0067 03       		.uleb128 0x3
 2171 0068 0E       		.uleb128 0xe
 2172 0069 3A       		.uleb128 0x3a
 2173 006a 0B       		.uleb128 0xb
 2174 006b 3B       		.uleb128 0x3b
 2175 006c 05       		.uleb128 0x5
 2176 006d 49       		.uleb128 0x49
 2177 006e 13       		.uleb128 0x13
 2178 006f 38       		.uleb128 0x38
 2179 0070 0B       		.uleb128 0xb
 2180 0071 00       		.byte	0
 2181 0072 00       		.byte	0
 2182 0073 0A       		.uleb128 0xa
 2183 0074 0D       		.uleb128 0xd
 2184 0075 00       		.byte	0
 2185 0076 03       		.uleb128 0x3
 2186 0077 0E       		.uleb128 0xe
 2187 0078 3A       		.uleb128 0x3a
 2188 0079 0B       		.uleb128 0xb
 2189 007a 3B       		.uleb128 0x3b
 2190 007b 05       		.uleb128 0x5
 2191 007c 49       		.uleb128 0x49
 2192 007d 13       		.uleb128 0x13
 2193 007e 38       		.uleb128 0x38
 2194 007f 05       		.uleb128 0x5
 2195 0080 00       		.byte	0
 2196 0081 00       		.byte	0
 2197 0082 0B       		.uleb128 0xb
 2198 0083 0D       		.uleb128 0xd
 2199 0084 00       		.byte	0
 2200 0085 03       		.uleb128 0x3
 2201 0086 08       		.uleb128 0x8
 2202 0087 3A       		.uleb128 0x3a
 2203 0088 0B       		.uleb128 0xb
 2204 0089 3B       		.uleb128 0x3b
 2205 008a 05       		.uleb128 0x5
 2206 008b 49       		.uleb128 0x49
 2207 008c 13       		.uleb128 0x13
 2208 008d 38       		.uleb128 0x38
 2209 008e 05       		.uleb128 0x5
 2210 008f 00       		.byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 92


 2211 0090 00       		.byte	0
 2212 0091 0C       		.uleb128 0xc
 2213 0092 01       		.uleb128 0x1
 2214 0093 01       		.byte	0x1
 2215 0094 49       		.uleb128 0x49
 2216 0095 13       		.uleb128 0x13
 2217 0096 01       		.uleb128 0x1
 2218 0097 13       		.uleb128 0x13
 2219 0098 00       		.byte	0
 2220 0099 00       		.byte	0
 2221 009a 0D       		.uleb128 0xd
 2222 009b 21       		.uleb128 0x21
 2223 009c 00       		.byte	0
 2224 009d 49       		.uleb128 0x49
 2225 009e 13       		.uleb128 0x13
 2226 009f 2F       		.uleb128 0x2f
 2227 00a0 0B       		.uleb128 0xb
 2228 00a1 00       		.byte	0
 2229 00a2 00       		.byte	0
 2230 00a3 0E       		.uleb128 0xe
 2231 00a4 35       		.uleb128 0x35
 2232 00a5 00       		.byte	0
 2233 00a6 49       		.uleb128 0x49
 2234 00a7 13       		.uleb128 0x13
 2235 00a8 00       		.byte	0
 2236 00a9 00       		.byte	0
 2237 00aa 0F       		.uleb128 0xf
 2238 00ab 21       		.uleb128 0x21
 2239 00ac 00       		.byte	0
 2240 00ad 49       		.uleb128 0x49
 2241 00ae 13       		.uleb128 0x13
 2242 00af 2F       		.uleb128 0x2f
 2243 00b0 05       		.uleb128 0x5
 2244 00b1 00       		.byte	0
 2245 00b2 00       		.byte	0
 2246 00b3 10       		.uleb128 0x10
 2247 00b4 16       		.uleb128 0x16
 2248 00b5 00       		.byte	0
 2249 00b6 03       		.uleb128 0x3
 2250 00b7 0E       		.uleb128 0xe
 2251 00b8 3A       		.uleb128 0x3a
 2252 00b9 0B       		.uleb128 0xb
 2253 00ba 3B       		.uleb128 0x3b
 2254 00bb 05       		.uleb128 0x5
 2255 00bc 49       		.uleb128 0x49
 2256 00bd 13       		.uleb128 0x13
 2257 00be 00       		.byte	0
 2258 00bf 00       		.byte	0
 2259 00c0 11       		.uleb128 0x11
 2260 00c1 13       		.uleb128 0x13
 2261 00c2 01       		.byte	0x1
 2262 00c3 0B       		.uleb128 0xb
 2263 00c4 0B       		.uleb128 0xb
 2264 00c5 3A       		.uleb128 0x3a
 2265 00c6 0B       		.uleb128 0xb
 2266 00c7 3B       		.uleb128 0x3b
 2267 00c8 05       		.uleb128 0x5
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 93


 2268 00c9 01       		.uleb128 0x1
 2269 00ca 13       		.uleb128 0x13
 2270 00cb 00       		.byte	0
 2271 00cc 00       		.byte	0
 2272 00cd 12       		.uleb128 0x12
 2273 00ce 0D       		.uleb128 0xd
 2274 00cf 00       		.byte	0
 2275 00d0 03       		.uleb128 0x3
 2276 00d1 08       		.uleb128 0x8
 2277 00d2 3A       		.uleb128 0x3a
 2278 00d3 0B       		.uleb128 0xb
 2279 00d4 3B       		.uleb128 0x3b
 2280 00d5 05       		.uleb128 0x5
 2281 00d6 49       		.uleb128 0x49
 2282 00d7 13       		.uleb128 0x13
 2283 00d8 38       		.uleb128 0x38
 2284 00d9 0B       		.uleb128 0xb
 2285 00da 00       		.byte	0
 2286 00db 00       		.byte	0
 2287 00dc 13       		.uleb128 0x13
 2288 00dd 26       		.uleb128 0x26
 2289 00de 00       		.byte	0
 2290 00df 49       		.uleb128 0x49
 2291 00e0 13       		.uleb128 0x13
 2292 00e1 00       		.byte	0
 2293 00e2 00       		.byte	0
 2294 00e3 14       		.uleb128 0x14
 2295 00e4 13       		.uleb128 0x13
 2296 00e5 01       		.byte	0x1
 2297 00e6 0B       		.uleb128 0xb
 2298 00e7 0B       		.uleb128 0xb
 2299 00e8 3A       		.uleb128 0x3a
 2300 00e9 0B       		.uleb128 0xb
 2301 00ea 3B       		.uleb128 0x3b
 2302 00eb 0B       		.uleb128 0xb
 2303 00ec 01       		.uleb128 0x1
 2304 00ed 13       		.uleb128 0x13
 2305 00ee 00       		.byte	0
 2306 00ef 00       		.byte	0
 2307 00f0 15       		.uleb128 0x15
 2308 00f1 0D       		.uleb128 0xd
 2309 00f2 00       		.byte	0
 2310 00f3 03       		.uleb128 0x3
 2311 00f4 0E       		.uleb128 0xe
 2312 00f5 3A       		.uleb128 0x3a
 2313 00f6 0B       		.uleb128 0xb
 2314 00f7 3B       		.uleb128 0x3b
 2315 00f8 0B       		.uleb128 0xb
 2316 00f9 49       		.uleb128 0x49
 2317 00fa 13       		.uleb128 0x13
 2318 00fb 38       		.uleb128 0x38
 2319 00fc 0B       		.uleb128 0xb
 2320 00fd 00       		.byte	0
 2321 00fe 00       		.byte	0
 2322 00ff 16       		.uleb128 0x16
 2323 0100 2E       		.uleb128 0x2e
 2324 0101 00       		.byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 94


 2325 0102 03       		.uleb128 0x3
 2326 0103 0E       		.uleb128 0xe
 2327 0104 3A       		.uleb128 0x3a
 2328 0105 0B       		.uleb128 0xb
 2329 0106 3B       		.uleb128 0x3b
 2330 0107 05       		.uleb128 0x5
 2331 0108 27       		.uleb128 0x27
 2332 0109 19       		.uleb128 0x19
 2333 010a 20       		.uleb128 0x20
 2334 010b 0B       		.uleb128 0xb
 2335 010c 00       		.byte	0
 2336 010d 00       		.byte	0
 2337 010e 17       		.uleb128 0x17
 2338 010f 2E       		.uleb128 0x2e
 2339 0110 01       		.byte	0x1
 2340 0111 03       		.uleb128 0x3
 2341 0112 0E       		.uleb128 0xe
 2342 0113 3A       		.uleb128 0x3a
 2343 0114 0B       		.uleb128 0xb
 2344 0115 3B       		.uleb128 0x3b
 2345 0116 05       		.uleb128 0x5
 2346 0117 27       		.uleb128 0x27
 2347 0118 19       		.uleb128 0x19
 2348 0119 20       		.uleb128 0x20
 2349 011a 0B       		.uleb128 0xb
 2350 011b 01       		.uleb128 0x1
 2351 011c 13       		.uleb128 0x13
 2352 011d 00       		.byte	0
 2353 011e 00       		.byte	0
 2354 011f 18       		.uleb128 0x18
 2355 0120 05       		.uleb128 0x5
 2356 0121 00       		.byte	0
 2357 0122 03       		.uleb128 0x3
 2358 0123 0E       		.uleb128 0xe
 2359 0124 3A       		.uleb128 0x3a
 2360 0125 0B       		.uleb128 0xb
 2361 0126 3B       		.uleb128 0x3b
 2362 0127 05       		.uleb128 0x5
 2363 0128 49       		.uleb128 0x49
 2364 0129 13       		.uleb128 0x13
 2365 012a 00       		.byte	0
 2366 012b 00       		.byte	0
 2367 012c 19       		.uleb128 0x19
 2368 012d 2E       		.uleb128 0x2e
 2369 012e 01       		.byte	0x1
 2370 012f 3F       		.uleb128 0x3f
 2371 0130 19       		.uleb128 0x19
 2372 0131 03       		.uleb128 0x3
 2373 0132 0E       		.uleb128 0xe
 2374 0133 3A       		.uleb128 0x3a
 2375 0134 0B       		.uleb128 0xb
 2376 0135 3B       		.uleb128 0x3b
 2377 0136 0B       		.uleb128 0xb
 2378 0137 27       		.uleb128 0x27
 2379 0138 19       		.uleb128 0x19
 2380 0139 11       		.uleb128 0x11
 2381 013a 01       		.uleb128 0x1
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 95


 2382 013b 12       		.uleb128 0x12
 2383 013c 06       		.uleb128 0x6
 2384 013d 40       		.uleb128 0x40
 2385 013e 18       		.uleb128 0x18
 2386 013f 9742     		.uleb128 0x2117
 2387 0141 19       		.uleb128 0x19
 2388 0142 01       		.uleb128 0x1
 2389 0143 13       		.uleb128 0x13
 2390 0144 00       		.byte	0
 2391 0145 00       		.byte	0
 2392 0146 1A       		.uleb128 0x1a
 2393 0147 34       		.uleb128 0x34
 2394 0148 00       		.byte	0
 2395 0149 03       		.uleb128 0x3
 2396 014a 0E       		.uleb128 0xe
 2397 014b 3A       		.uleb128 0x3a
 2398 014c 0B       		.uleb128 0xb
 2399 014d 3B       		.uleb128 0x3b
 2400 014e 0B       		.uleb128 0xb
 2401 014f 49       		.uleb128 0x49
 2402 0150 13       		.uleb128 0x13
 2403 0151 02       		.uleb128 0x2
 2404 0152 17       		.uleb128 0x17
 2405 0153 00       		.byte	0
 2406 0154 00       		.byte	0
 2407 0155 1B       		.uleb128 0x1b
 2408 0156 1D       		.uleb128 0x1d
 2409 0157 01       		.byte	0x1
 2410 0158 31       		.uleb128 0x31
 2411 0159 13       		.uleb128 0x13
 2412 015a 11       		.uleb128 0x11
 2413 015b 01       		.uleb128 0x1
 2414 015c 12       		.uleb128 0x12
 2415 015d 06       		.uleb128 0x6
 2416 015e 58       		.uleb128 0x58
 2417 015f 0B       		.uleb128 0xb
 2418 0160 59       		.uleb128 0x59
 2419 0161 0B       		.uleb128 0xb
 2420 0162 01       		.uleb128 0x1
 2421 0163 13       		.uleb128 0x13
 2422 0164 00       		.byte	0
 2423 0165 00       		.byte	0
 2424 0166 1C       		.uleb128 0x1c
 2425 0167 05       		.uleb128 0x5
 2426 0168 00       		.byte	0
 2427 0169 31       		.uleb128 0x31
 2428 016a 13       		.uleb128 0x13
 2429 016b 02       		.uleb128 0x2
 2430 016c 17       		.uleb128 0x17
 2431 016d 00       		.byte	0
 2432 016e 00       		.byte	0
 2433 016f 1D       		.uleb128 0x1d
 2434 0170 1D       		.uleb128 0x1d
 2435 0171 00       		.byte	0
 2436 0172 31       		.uleb128 0x31
 2437 0173 13       		.uleb128 0x13
 2438 0174 11       		.uleb128 0x11
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 96


 2439 0175 01       		.uleb128 0x1
 2440 0176 12       		.uleb128 0x12
 2441 0177 06       		.uleb128 0x6
 2442 0178 58       		.uleb128 0x58
 2443 0179 0B       		.uleb128 0xb
 2444 017a 59       		.uleb128 0x59
 2445 017b 05       		.uleb128 0x5
 2446 017c 00       		.byte	0
 2447 017d 00       		.byte	0
 2448 017e 1E       		.uleb128 0x1e
 2449 017f 898201   		.uleb128 0x4109
 2450 0182 00       		.byte	0
 2451 0183 11       		.uleb128 0x11
 2452 0184 01       		.uleb128 0x1
 2453 0185 31       		.uleb128 0x31
 2454 0186 13       		.uleb128 0x13
 2455 0187 00       		.byte	0
 2456 0188 00       		.byte	0
 2457 0189 1F       		.uleb128 0x1f
 2458 018a 898201   		.uleb128 0x4109
 2459 018d 01       		.byte	0x1
 2460 018e 11       		.uleb128 0x11
 2461 018f 01       		.uleb128 0x1
 2462 0190 31       		.uleb128 0x31
 2463 0191 13       		.uleb128 0x13
 2464 0192 00       		.byte	0
 2465 0193 00       		.byte	0
 2466 0194 20       		.uleb128 0x20
 2467 0195 8A8201   		.uleb128 0x410a
 2468 0198 00       		.byte	0
 2469 0199 02       		.uleb128 0x2
 2470 019a 18       		.uleb128 0x18
 2471 019b 9142     		.uleb128 0x2111
 2472 019d 18       		.uleb128 0x18
 2473 019e 00       		.byte	0
 2474 019f 00       		.byte	0
 2475 01a0 21       		.uleb128 0x21
 2476 01a1 2E       		.uleb128 0x2e
 2477 01a2 00       		.byte	0
 2478 01a3 3F       		.uleb128 0x3f
 2479 01a4 19       		.uleb128 0x19
 2480 01a5 03       		.uleb128 0x3
 2481 01a6 0E       		.uleb128 0xe
 2482 01a7 3A       		.uleb128 0x3a
 2483 01a8 0B       		.uleb128 0xb
 2484 01a9 3B       		.uleb128 0x3b
 2485 01aa 0B       		.uleb128 0xb
 2486 01ab 27       		.uleb128 0x27
 2487 01ac 19       		.uleb128 0x19
 2488 01ad 11       		.uleb128 0x11
 2489 01ae 01       		.uleb128 0x1
 2490 01af 12       		.uleb128 0x12
 2491 01b0 06       		.uleb128 0x6
 2492 01b1 40       		.uleb128 0x40
 2493 01b2 18       		.uleb128 0x18
 2494 01b3 9742     		.uleb128 0x2117
 2495 01b5 19       		.uleb128 0x19
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 97


 2496 01b6 00       		.byte	0
 2497 01b7 00       		.byte	0
 2498 01b8 22       		.uleb128 0x22
 2499 01b9 1D       		.uleb128 0x1d
 2500 01ba 01       		.byte	0x1
 2501 01bb 31       		.uleb128 0x31
 2502 01bc 13       		.uleb128 0x13
 2503 01bd 11       		.uleb128 0x11
 2504 01be 01       		.uleb128 0x1
 2505 01bf 12       		.uleb128 0x12
 2506 01c0 06       		.uleb128 0x6
 2507 01c1 58       		.uleb128 0x58
 2508 01c2 0B       		.uleb128 0xb
 2509 01c3 59       		.uleb128 0x59
 2510 01c4 05       		.uleb128 0x5
 2511 01c5 00       		.byte	0
 2512 01c6 00       		.byte	0
 2513 01c7 23       		.uleb128 0x23
 2514 01c8 34       		.uleb128 0x34
 2515 01c9 00       		.byte	0
 2516 01ca 03       		.uleb128 0x3
 2517 01cb 0E       		.uleb128 0xe
 2518 01cc 3A       		.uleb128 0x3a
 2519 01cd 0B       		.uleb128 0xb
 2520 01ce 3B       		.uleb128 0x3b
 2521 01cf 05       		.uleb128 0x5
 2522 01d0 49       		.uleb128 0x49
 2523 01d1 13       		.uleb128 0x13
 2524 01d2 3F       		.uleb128 0x3f
 2525 01d3 19       		.uleb128 0x19
 2526 01d4 3C       		.uleb128 0x3c
 2527 01d5 19       		.uleb128 0x19
 2528 01d6 00       		.byte	0
 2529 01d7 00       		.byte	0
 2530 01d8 24       		.uleb128 0x24
 2531 01d9 34       		.uleb128 0x34
 2532 01da 00       		.byte	0
 2533 01db 03       		.uleb128 0x3
 2534 01dc 0E       		.uleb128 0xe
 2535 01dd 3A       		.uleb128 0x3a
 2536 01de 0B       		.uleb128 0xb
 2537 01df 3B       		.uleb128 0x3b
 2538 01e0 0B       		.uleb128 0xb
 2539 01e1 49       		.uleb128 0x49
 2540 01e2 13       		.uleb128 0x13
 2541 01e3 3F       		.uleb128 0x3f
 2542 01e4 19       		.uleb128 0x19
 2543 01e5 3C       		.uleb128 0x3c
 2544 01e6 19       		.uleb128 0x19
 2545 01e7 00       		.byte	0
 2546 01e8 00       		.byte	0
 2547 01e9 25       		.uleb128 0x25
 2548 01ea 0F       		.uleb128 0xf
 2549 01eb 00       		.byte	0
 2550 01ec 0B       		.uleb128 0xb
 2551 01ed 0B       		.uleb128 0xb
 2552 01ee 49       		.uleb128 0x49
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 98


 2553 01ef 13       		.uleb128 0x13
 2554 01f0 00       		.byte	0
 2555 01f1 00       		.byte	0
 2556 01f2 26       		.uleb128 0x26
 2557 01f3 34       		.uleb128 0x34
 2558 01f4 00       		.byte	0
 2559 01f5 03       		.uleb128 0x3
 2560 01f6 0E       		.uleb128 0xe
 2561 01f7 3A       		.uleb128 0x3a
 2562 01f8 0B       		.uleb128 0xb
 2563 01f9 3B       		.uleb128 0x3b
 2564 01fa 0B       		.uleb128 0xb
 2565 01fb 49       		.uleb128 0x49
 2566 01fc 13       		.uleb128 0x13
 2567 01fd 3F       		.uleb128 0x3f
 2568 01fe 19       		.uleb128 0x19
 2569 01ff 02       		.uleb128 0x2
 2570 0200 18       		.uleb128 0x18
 2571 0201 00       		.byte	0
 2572 0202 00       		.byte	0
 2573 0203 27       		.uleb128 0x27
 2574 0204 2E       		.uleb128 0x2e
 2575 0205 00       		.byte	0
 2576 0206 3F       		.uleb128 0x3f
 2577 0207 19       		.uleb128 0x19
 2578 0208 3C       		.uleb128 0x3c
 2579 0209 19       		.uleb128 0x19
 2580 020a 6E       		.uleb128 0x6e
 2581 020b 0E       		.uleb128 0xe
 2582 020c 03       		.uleb128 0x3
 2583 020d 0E       		.uleb128 0xe
 2584 020e 3A       		.uleb128 0x3a
 2585 020f 0B       		.uleb128 0xb
 2586 0210 3B       		.uleb128 0x3b
 2587 0211 05       		.uleb128 0x5
 2588 0212 00       		.byte	0
 2589 0213 00       		.byte	0
 2590 0214 00       		.byte	0
 2591              		.section	.debug_loc,"",%progbits
 2592              	.Ldebug_loc0:
 2593              	.LLST0:
 2594 0000 14000000 		.4byte	.LVL0
 2595 0004 23000000 		.4byte	.LVL1-1
 2596 0008 0100     		.2byte	0x1
 2597 000a 50       		.byte	0x50
 2598 000b 00000000 		.4byte	0
 2599 000f 00000000 		.4byte	0
 2600              	.LLST1:
 2601 0013 32000000 		.4byte	.LVL2
 2602 0017 44000000 		.4byte	.LVL3
 2603 001b 0300     		.2byte	0x3
 2604 001d 08       		.byte	0x8
 2605 001e 7A       		.byte	0x7a
 2606 001f 9F       		.byte	0x9f
 2607 0020 00000000 		.4byte	0
 2608 0024 00000000 		.4byte	0
 2609              	.LLST2:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 99


 2610 0028 44000000 		.4byte	.LVL3
 2611 002c 4A000000 		.4byte	.LVL4
 2612 0030 0200     		.2byte	0x2
 2613 0032 37       		.byte	0x37
 2614 0033 9F       		.byte	0x9f
 2615 0034 00000000 		.4byte	0
 2616 0038 00000000 		.4byte	0
 2617              	.LLST3:
 2618 003c 44000000 		.4byte	.LVL3
 2619 0040 4A000000 		.4byte	.LVL4
 2620 0044 0300     		.2byte	0x3
 2621 0046 08       		.byte	0x8
 2622 0047 7A       		.byte	0x7a
 2623 0048 9F       		.byte	0x9f
 2624 0049 00000000 		.4byte	0
 2625 004d 00000000 		.4byte	0
 2626              	.LLST4:
 2627 0051 16000000 		.4byte	.LVL7
 2628 0055 1E000000 		.4byte	.LVL8
 2629 0059 0300     		.2byte	0x3
 2630 005b 08       		.byte	0x8
 2631 005c 7A       		.byte	0x7a
 2632 005d 9F       		.byte	0x9f
 2633 005e 00000000 		.4byte	0
 2634 0062 00000000 		.4byte	0
 2635              	.LLST5:
 2636 0066 00000000 		.4byte	.LVL9
 2637 006a 12000000 		.4byte	.LVL10
 2638 006e 0300     		.2byte	0x3
 2639 0070 08       		.byte	0x8
 2640 0071 7A       		.byte	0x7a
 2641 0072 9F       		.byte	0x9f
 2642 0073 00000000 		.4byte	0
 2643 0077 00000000 		.4byte	0
 2644              	.LLST6:
 2645 007b 2C000000 		.4byte	.LVL11
 2646 007f 30000000 		.4byte	.LVL12
 2647 0083 0300     		.2byte	0x3
 2648 0085 08       		.byte	0x8
 2649 0086 7A       		.byte	0x7a
 2650 0087 9F       		.byte	0x9f
 2651 0088 00000000 		.4byte	0
 2652 008c 00000000 		.4byte	0
 2653              		.section	.debug_aranges,"",%progbits
 2654 0000 34000000 		.4byte	0x34
 2655 0004 0200     		.2byte	0x2
 2656 0006 00000000 		.4byte	.Ldebug_info0
 2657 000a 04       		.byte	0x4
 2658 000b 00       		.byte	0
 2659 000c 0000     		.2byte	0
 2660 000e 0000     		.2byte	0
 2661 0010 00000000 		.4byte	.LFB135
 2662 0014 8C000000 		.4byte	.LFE135-.LFB135
 2663 0018 00000000 		.4byte	.LFB136
 2664 001c 10000000 		.4byte	.LFE136-.LFB136
 2665 0020 00000000 		.4byte	.LFB137
 2666 0024 28000000 		.4byte	.LFE137-.LFB137
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 100


 2667 0028 00000000 		.4byte	.LFB138
 2668 002c 48000000 		.4byte	.LFE138-.LFB138
 2669 0030 00000000 		.4byte	0
 2670 0034 00000000 		.4byte	0
 2671              		.section	.debug_ranges,"",%progbits
 2672              	.Ldebug_ranges0:
 2673 0000 00000000 		.4byte	.LFB135
 2674 0004 8C000000 		.4byte	.LFE135
 2675 0008 00000000 		.4byte	.LFB136
 2676 000c 10000000 		.4byte	.LFE136
 2677 0010 00000000 		.4byte	.LFB137
 2678 0014 28000000 		.4byte	.LFE137
 2679 0018 00000000 		.4byte	.LFB138
 2680 001c 48000000 		.4byte	.LFE138
 2681 0020 00000000 		.4byte	0
 2682 0024 00000000 		.4byte	0
 2683              		.section	.debug_line,"",%progbits
 2684              	.Ldebug_line0:
 2685 0000 38030000 		.section	.debug_str,"MS",%progbits,1
 2685      02009502 
 2685      00000201 
 2685      FB0E0D00 
 2685      01010101 
 2686              	.LASF251:
 2687 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 2687      6843746C 
 2687      4D61696E 
 2687      57733146 
 2687      72657100 
 2688              	.LASF314:
 2689 0014 4932435F 		.ascii	"I2C_state\000"
 2689      73746174 
 2689      6500
 2690              	.LASF123:
 2691 001e 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2691      6D5F315F 
 2691      696E7465 
 2691      72727570 
 2691      74735F31 
 2692              	.LASF205:
 2693 0039 43504143 		.ascii	"CPACR\000"
 2693      5200
 2694              	.LASF312:
 2695 003f 63795F64 		.ascii	"cy_device\000"
 2695      65766963 
 2695      6500
 2696              	.LASF142:
 2697 0049 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2697      696E7465 
 2697      72727570 
 2697      74735F31 
 2697      305F4952 
 2698              	.LASF278:
 2699 0060 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 2699      73436D30 
 2699      436C6F63 
 2699      6B43746C 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 101


 2699      4F666673 
 2700              	.LASF67:
 2701 0077 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2701      735F696E 
 2701      74657272 
 2701      75707473 
 2701      5F647730 
 2702              	.LASF295:
 2703 0093 63686172 		.ascii	"char\000"
 2703      00
 2704              	.LASF304:
 2705 0098 5F5F4E56 		.ascii	"__NVIC_SetPriority\000"
 2705      49435F53 
 2705      65745072 
 2705      696F7269 
 2705      747900
 2706              	.LASF36:
 2707 00ab 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2707      735F696E 
 2707      74657272 
 2707      75707473 
 2707      5F697063 
 2708              	.LASF54:
 2709 00c7 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2709      335F696E 
 2709      74657272 
 2709      7570745F 
 2709      4952516E 
 2710              	.LASF23:
 2711 00dc 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2711      5F696E74 
 2711      65727275 
 2711      7074735F 
 2711      6770696F 
 2712              	.LASF84:
 2713 00f9 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2713      735F696E 
 2713      74657272 
 2713      75707473 
 2713      5F647731 
 2714              	.LASF90:
 2715 0115 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2715      735F696E 
 2715      74657272 
 2715      75707473 
 2715      5F647731 
 2716              	.LASF210:
 2717 0132 70657269 		.ascii	"periBase\000"
 2717      42617365 
 2717      00
 2718              	.LASF62:
 2719 013b 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2719      735F696E 
 2719      74657272 
 2719      75707473 
 2719      5F647730 
 2720              	.LASF286:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 102


 2721 0157 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 2721      73436D30 
 2721      4E6D6943 
 2721      746C4F66 
 2721      66736574 
 2722              	.LASF256:
 2723 016c 64774368 		.ascii	"dwChSize\000"
 2723      53697A65 
 2723      00
 2724              	.LASF172:
 2725 0175 756E7369 		.ascii	"unsigned int\000"
 2725      676E6564 
 2725      20696E74 
 2725      00
 2726              	.LASF46:
 2727 0182 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2727      735F696E 
 2727      74657272 
 2727      75707473 
 2727      5F697063 
 2728              	.LASF238:
 2729 019f 736D6966 		.ascii	"smifDeviceNr\000"
 2729      44657669 
 2729      63654E72 
 2729      00
 2730              	.LASF268:
 2731 01ac 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 2731      44697643 
 2731      6D645061 
 2731      54797065 
 2731      53656C50 
 2732              	.LASF115:
 2733 01c3 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2733      6D5F315F 
 2733      696E7465 
 2733      72727570 
 2733      74735F37 
 2734              	.LASF230:
 2735 01dd 63707573 		.ascii	"cpussFlashPaSize\000"
 2735      73466C61 
 2735      73685061 
 2735      53697A65 
 2735      00
 2736              	.LASF199:
 2737 01ee 44465352 		.ascii	"DFSR\000"
 2737      00
 2738              	.LASF166:
 2739 01f3 5F5F696E 		.ascii	"__int32_t\000"
 2739      7433325F 
 2739      7400
 2740              	.LASF33:
 2741 01fd 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2741      5F696E74 
 2741      65727275 
 2741      70745F63 
 2741      7462735F 
 2742              	.LASF234:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 103


 2743 0216 73727373 		.ascii	"srssNumClkpath\000"
 2743      4E756D43 
 2743      6C6B7061 
 2743      746800
 2744              	.LASF208:
 2745 0225 63707573 		.ascii	"cpussBase\000"
 2745      73426173 
 2745      6500
 2746              	.LASF299:
 2747 022f 72656738 		.ascii	"reg8\000"
 2747      00
 2748              	.LASF308:
 2749 0234 4932435F 		.ascii	"I2C_Init\000"
 2749      496E6974 
 2749      00
 2750              	.LASF232:
 2751 023d 63707573 		.ascii	"cpussFmIrq\000"
 2751      73466D49 
 2751      727100
 2752              	.LASF30:
 2753 0248 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2753      5F696E74 
 2753      65727275 
 2753      70745F6D 
 2753      63776474 
 2754              	.LASF300:
 2755 0264 5F5F4953 		.ascii	"__ISB\000"
 2755      4200
 2756              	.LASF12:
 2757 026a 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2757      5F696E74 
 2757      65727275 
 2757      7074735F 
 2757      6770696F 
 2758              	.LASF233:
 2759 0286 63707573 		.ascii	"cpussNotConnectedIrq\000"
 2759      734E6F74 
 2759      436F6E6E 
 2759      65637465 
 2759      64497271 
 2760              	.LASF73:
 2761 029b 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2761      735F696E 
 2761      74657272 
 2761      75707473 
 2761      5F647730 
 2762              	.LASF158:
 2763 02b8 73686F72 		.ascii	"short int\000"
 2763      7420696E 
 2763      7400
 2764              	.LASF25:
 2765 02c2 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2765      5F696E74 
 2765      65727275 
 2765      70745F67 
 2765      70696F5F 
 2766              	.LASF129:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 104


 2767 02db 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2767      6D5F315F 
 2767      696E7465 
 2767      72727570 
 2767      74735F32 
 2768              	.LASF264:
 2769 02f6 70657269 		.ascii	"periTrGrSize\000"
 2769      54724772 
 2769      53697A65 
 2769      00
 2770              	.LASF107:
 2771 0303 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2771      6D5F305F 
 2771      696E7465 
 2771      72727570 
 2771      74735F37 
 2772              	.LASF301:
 2773 031d 5F5F4453 		.ascii	"__DSB\000"
 2773      4200
 2774              	.LASF267:
 2775 0323 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 2775      44697643 
 2775      6D645061 
 2775      44697653 
 2775      656C506F 
 2776              	.LASF244:
 2777 0339 63727970 		.ascii	"cryptoMemSize\000"
 2777      746F4D65 
 2777      6D53697A 
 2777      6500
 2778              	.LASF290:
 2779 0347 63707573 		.ascii	"cpussRam1Ctl0\000"
 2779      7352616D 
 2779      3143746C 
 2779      3000
 2780              	.LASF76:
 2781 0355 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2781      735F696E 
 2781      74657272 
 2781      75707473 
 2781      5F647731 
 2782              	.LASF146:
 2783 0371 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2783      696E7465 
 2783      72727570 
 2783      74735F31 
 2783      345F4952 
 2784              	.LASF102:
 2785 0388 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2785      6D5F305F 
 2785      696E7465 
 2785      72727570 
 2785      74735F32 
 2786              	.LASF8:
 2787 03a2 50656E64 		.ascii	"PendSV_IRQn\000"
 2787      53565F49 
 2787      52516E00 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 105


 2788              	.LASF309:
 2789 03ae 4932435F 		.ascii	"I2C_Start\000"
 2789      53746172 
 2789      7400
 2790              	.LASF321:
 2791 03b8 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2791      43313120 
 2791      352E342E 
 2791      31203230 
 2791      31363036 
 2792 03eb 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2792      20726576 
 2792      6973696F 
 2792      6E203233 
 2792      37373135 
 2793 041e 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 2793      70202D6D 
 2793      6670753D 
 2793      66707634 
 2793      2D73702D 
 2794 0451 65637469 		.ascii	"ections -ffat-lto-objects\000"
 2794      6F6E7320 
 2794      2D666661 
 2794      742D6C74 
 2794      6F2D6F62 
 2795              	.LASF174:
 2796 046b 696E7431 		.ascii	"int16_t\000"
 2796      365F7400 
 2797              	.LASF266:
 2798 0473 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 2798      44697643 
 2798      6D645479 
 2798      70655365 
 2798      6C506F73 
 2799              	.LASF283:
 2800 0488 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 2800      73547269 
 2800      6D52616D 
 2800      43746C4F 
 2800      66667365 
 2801              	.LASF139:
 2802 049e 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2802      696E7465 
 2802      72727570 
 2802      74735F37 
 2802      5F495251 
 2803              	.LASF28:
 2804 04b4 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 2804      385F696E 
 2804      74657272 
 2804      7570745F 
 2804      4952516E 
 2805              	.LASF3:
 2806 04c9 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2806      72794D61 
 2806      6E616765 
 2806      6D656E74 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 106


 2806      5F495251 
 2807              	.LASF125:
 2808 04df 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2808      6D5F315F 
 2808      696E7465 
 2808      72727570 
 2808      74735F31 
 2809              	.LASF134:
 2810 04fa 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 2810      696E7465 
 2810      72727570 
 2810      74735F32 
 2810      5F495251 
 2811              	.LASF177:
 2812 0510 75696E74 		.ascii	"uint32_t\000"
 2812      33325F74 
 2812      00
 2813              	.LASF120:
 2814 0519 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 2814      6D5F315F 
 2814      696E7465 
 2814      72727570 
 2814      74735F31 
 2815              	.LASF17:
 2816 0534 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2816      5F696E74 
 2816      65727275 
 2816      7074735F 
 2816      6770696F 
 2817              	.LASF203:
 2818 0550 4D4D4652 		.ascii	"MMFR\000"
 2818      00
 2819              	.LASF147:
 2820 0555 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2820      696E7465 
 2820      72727570 
 2820      74735F31 
 2820      355F4952 
 2821              	.LASF276:
 2822 056c 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 2822      50727443 
 2822      66674F75 
 2822      744F6666 
 2822      73657400 
 2823              	.LASF178:
 2824 0580 49534552 		.ascii	"ISER\000"
 2824      00
 2825              	.LASF97:
 2826 0585 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 2826      735F696E 
 2826      74657272 
 2826      75707473 
 2826      5F636D30 
 2827              	.LASF296:
 2828 05a5 666C6F61 		.ascii	"float\000"
 2828      7400
 2829              	.LASF219:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 107


 2830 05ab 63727970 		.ascii	"cryptoVersion\000"
 2830      746F5665 
 2830      7273696F 
 2830      6E00
 2831              	.LASF248:
 2832 05b9 666C6173 		.ascii	"flashProgramDelay\000"
 2832      6850726F 
 2832      6772616D 
 2832      44656C61 
 2832      7900
 2833              	.LASF55:
 2834 05cb 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2834      345F696E 
 2834      74657272 
 2834      7570745F 
 2834      4952516E 
 2835              	.LASF181:
 2836 05e0 52534552 		.ascii	"RSERVED1\000"
 2836      56454431 
 2836      00
 2837              	.LASF209:
 2838 05e9 666C6173 		.ascii	"flashcBase\000"
 2838      68634261 
 2838      736500
 2839              	.LASF81:
 2840 05f4 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2840      735F696E 
 2840      74657272 
 2840      75707473 
 2840      5F647731 
 2841              	.LASF275:
 2842 0610 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 2842      50727443 
 2842      6667496E 
 2842      4F666673 
 2842      657400
 2843              	.LASF87:
 2844 0623 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2844      735F696E 
 2844      74657272 
 2844      75707473 
 2844      5F647731 
 2845              	.LASF154:
 2846 0640 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 2846      696E7465 
 2846      72727570 
 2846      745F6D65 
 2846      645F4952 
 2847              	.LASF247:
 2848 0657 666C6173 		.ascii	"flashWriteDelay\000"
 2848      68577269 
 2848      74654465 
 2848      6C617900 
 2849              	.LASF171:
 2850 0667 6C6F6E67 		.ascii	"long long unsigned int\000"
 2850      206C6F6E 
 2850      6720756E 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 108


 2850      7369676E 
 2850      65642069 
 2851              	.LASF272:
 2852 067e 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 2852      44697632 
 2852      345F3543 
 2852      746C4F66 
 2852      66736574 
 2853              	.LASF277:
 2854 0693 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 2854      50727443 
 2854      66675369 
 2854      6F4F6666 
 2854      73657400 
 2855              	.LASF48:
 2856 06a7 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2856      735F696E 
 2856      74657272 
 2856      75707473 
 2856      5F697063 
 2857              	.LASF231:
 2858 06c4 63707573 		.ascii	"cpussIpc0Irq\000"
 2858      73497063 
 2858      30497271 
 2858      00
 2859              	.LASF31:
 2860 06d1 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 2860      5F696E74 
 2860      65727275 
 2860      70745F62 
 2860      61636B75 
 2861              	.LASF117:
 2862 06ec 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2862      6D5F315F 
 2862      696E7465 
 2862      72727570 
 2862      74735F39 
 2863              	.LASF164:
 2864 0706 5F5F7569 		.ascii	"__uint16_t\000"
 2864      6E743136 
 2864      5F7400
 2865              	.LASF6:
 2866 0711 53564361 		.ascii	"SVCall_IRQn\000"
 2866      6C6C5F49 
 2866      52516E00 
 2867              	.LASF51:
 2868 071d 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 2868      305F696E 
 2868      74657272 
 2868      7570745F 
 2868      4952516E 
 2869              	.LASF112:
 2870 0732 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2870      6D5F315F 
 2870      696E7465 
 2870      72727570 
 2870      74735F34 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 109


 2871              	.LASF59:
 2872 074c 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 2872      696E7465 
 2872      72727570 
 2872      745F4952 
 2872      516E00
 2873              	.LASF151:
 2874 075f 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2874      696C655F 
 2874      696E7465 
 2874      72727570 
 2874      745F4952 
 2875              	.LASF21:
 2876 0776 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2876      5F696E74 
 2876      65727275 
 2876      7074735F 
 2876      6770696F 
 2877              	.LASF43:
 2878 0793 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2878      735F696E 
 2878      74657272 
 2878      75707473 
 2878      5F697063 
 2879              	.LASF92:
 2880 07af 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 2880      735F696E 
 2880      74657272 
 2880      75707473 
 2880      5F666175 
 2881              	.LASF96:
 2882 07cd 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 2882      735F696E 
 2882      74657272 
 2882      75707473 
 2882      5F636D30 
 2883              	.LASF253:
 2884 07ed 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 2884      6843746C 
 2884      4D61696E 
 2884      57733346 
 2884      72657100 
 2885              	.LASF160:
 2886 0801 4952516E 		.ascii	"IRQn_Type\000"
 2886      5F547970 
 2886      6500
 2887              	.LASF235:
 2888 080b 73727373 		.ascii	"srssNumPll\000"
 2888      4E756D50 
 2888      6C6C00
 2889              	.LASF143:
 2890 0816 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2890      696E7465 
 2890      72727570 
 2890      74735F31 
 2890      315F4952 
 2891              	.LASF37:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 110


 2892 082d 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 2892      735F696E 
 2892      74657272 
 2892      75707473 
 2892      5F697063 
 2893              	.LASF104:
 2894 0849 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 2894      6D5F305F 
 2894      696E7465 
 2894      72727570 
 2894      74735F34 
 2895              	.LASF196:
 2896 0863 53484353 		.ascii	"SHCSR\000"
 2896      5200
 2897              	.LASF246:
 2898 0869 666C6173 		.ascii	"flashPipeRequired\000"
 2898      68506970 
 2898      65526571 
 2898      75697265 
 2898      6400
 2899              	.LASF261:
 2900 087b 70657269 		.ascii	"periTrCmdOffset\000"
 2900      5472436D 
 2900      644F6666 
 2900      73657400 
 2901              	.LASF192:
 2902 088b 43505549 		.ascii	"CPUID\000"
 2902      4400
 2903              	.LASF236:
 2904 0891 73727373 		.ascii	"srssNumHfroot\000"
 2904      4E756D48 
 2904      66726F6F 
 2904      7400
 2905              	.LASF250:
 2906 089f 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 2906      6843746C 
 2906      4D61696E 
 2906      57733046 
 2906      72657100 
 2907              	.LASF149:
 2908 08b3 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 2908      6F73735F 
 2908      696E7465 
 2908      72727570 
 2908      745F6932 
 2909              	.LASF214:
 2910 08ce 6770696F 		.ascii	"gpioBase\000"
 2910      42617365 
 2910      00
 2911              	.LASF324:
 2912 08d7 696E7453 		.ascii	"intState\000"
 2912      74617465 
 2912      00
 2913              	.LASF156:
 2914 08e0 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 2914      5F696E74 
 2914      65727275 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 111


 2914      70745F64 
 2914      6163735F 
 2915              	.LASF109:
 2916 08f9 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 2916      6D5F315F 
 2916      696E7465 
 2916      72727570 
 2916      74735F31 
 2917              	.LASF136:
 2918 0913 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 2918      696E7465 
 2918      72727570 
 2918      74735F34 
 2918      5F495251 
 2919              	.LASF150:
 2920 0929 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 2920      6F73735F 
 2920      696E7465 
 2920      72727570 
 2920      745F7064 
 2921              	.LASF70:
 2922 0944 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 2922      735F696E 
 2922      74657272 
 2922      75707473 
 2922      5F647730 
 2923              	.LASF122:
 2924 0961 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 2924      6D5F315F 
 2924      696E7465 
 2924      72727570 
 2924      74735F31 
 2925              	.LASF19:
 2926 097c 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 2926      5F696E74 
 2926      65727275 
 2926      7074735F 
 2926      6770696F 
 2927              	.LASF285:
 2928 0998 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 2928      73537973 
 2928      5469636B 
 2928      43746C4F 
 2928      66667365 
 2929              	.LASF241:
 2930 09ae 75646250 		.ascii	"udbPresent\000"
 2930      72657365 
 2930      6E7400
 2931              	.LASF259:
 2932 09b9 64775374 		.ascii	"dwStatusChIdxPos\000"
 2932      61747573 
 2932      43684964 
 2932      78506F73 
 2932      00
 2933              	.LASF66:
 2934 09ca 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 2934      735F696E 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 112


 2934      74657272 
 2934      75707473 
 2934      5F647730 
 2935              	.LASF14:
 2936 09e6 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 2936      5F696E74 
 2936      65727275 
 2936      7074735F 
 2936      6770696F 
 2937              	.LASF20:
 2938 0a02 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 2938      5F696E74 
 2938      65727275 
 2938      7074735F 
 2938      6770696F 
 2939              	.LASF198:
 2940 0a1f 48465352 		.ascii	"HFSR\000"
 2940      00
 2941              	.LASF75:
 2942 0a24 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 2942      735F696E 
 2942      74657272 
 2942      75707473 
 2942      5F647730 
 2943              	.LASF32:
 2944 0a41 73727373 		.ascii	"srss_interrupt_IRQn\000"
 2944      5F696E74 
 2944      65727275 
 2944      70745F49 
 2944      52516E00 
 2945              	.LASF16:
 2946 0a55 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 2946      5F696E74 
 2946      65727275 
 2946      7074735F 
 2946      6770696F 
 2947              	.LASF83:
 2948 0a71 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 2948      735F696E 
 2948      74657272 
 2948      75707473 
 2948      5F647731 
 2949              	.LASF89:
 2950 0a8d 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 2950      735F696E 
 2950      74657272 
 2950      75707473 
 2950      5F647731 
 2951              	.LASF61:
 2952 0aaa 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 2952      735F696E 
 2952      74657272 
 2952      75707473 
 2952      5F647730 
 2953              	.LASF271:
 2954 0ac6 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 2954      44697631 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 113


 2954      365F3543 
 2954      746C4F66 
 2954      66736574 
 2955              	.LASF157:
 2956 0adb 756E636F 		.ascii	"unconnected_IRQn\000"
 2956      6E6E6563 
 2956      7465645F 
 2956      4952516E 
 2956      00
 2957              	.LASF78:
 2958 0aec 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 2958      735F696E 
 2958      74657272 
 2958      75707473 
 2958      5F647731 
 2959              	.LASF242:
 2960 0b08 73797350 		.ascii	"sysPmSimoPresent\000"
 2960      6D53696D 
 2960      6F507265 
 2960      73656E74 
 2960      00
 2961              	.LASF318:
 2962 0b19 43795F53 		.ascii	"Cy_SysLib_EnterCriticalSection\000"
 2962      79734C69 
 2962      625F456E 
 2962      74657243 
 2962      72697469 
 2963              	.LASF155:
 2964 0b38 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 2964      696E7465 
 2964      72727570 
 2964      745F6C6F 
 2964      5F495251 
 2965              	.LASF195:
 2966 0b4e 41495243 		.ascii	"AIRCR\000"
 2966      5200
 2967              	.LASF45:
 2968 0b54 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 2968      735F696E 
 2968      74657272 
 2968      75707473 
 2968      5F697063 
 2969              	.LASF95:
 2970 0b71 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 2970      735F696E 
 2970      74657272 
 2970      7570745F 
 2970      666D5F49 
 2971              	.LASF114:
 2972 0b89 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 2972      6D5F315F 
 2972      696E7465 
 2972      72727570 
 2972      74735F36 
 2973              	.LASF141:
 2974 0ba3 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 2974      696E7465 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 114


 2974      72727570 
 2974      74735F39 
 2974      5F495251 
 2975              	.LASF260:
 2976 0bb9 64775374 		.ascii	"dwStatusChIdxMsk\000"
 2976      61747573 
 2976      43684964 
 2976      784D736B 
 2976      00
 2977              	.LASF145:
 2978 0bca 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 2978      696E7465 
 2978      72727570 
 2978      74735F31 
 2978      335F4952 
 2979              	.LASF173:
 2980 0be1 75696E74 		.ascii	"uint8_t\000"
 2980      385F7400 
 2981              	.LASF127:
 2982 0be9 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 2982      6D5F315F 
 2982      696E7465 
 2982      72727570 
 2982      74735F31 
 2983              	.LASF265:
 2984 0c04 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 2984      44697643 
 2984      6D644469 
 2984      7653656C 
 2984      4D736B00 
 2985              	.LASF29:
 2986 0c18 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 2986      5F696E74 
 2986      65727275 
 2986      70745F6D 
 2986      63776474 
 2987              	.LASF273:
 2988 0c34 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 2988      50727449 
 2988      6E747243 
 2988      66674F66 
 2988      66736574 
 2989              	.LASF27:
 2990 0c49 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 2990      6D705F69 
 2990      6E746572 
 2990      72757074 
 2990      5F495251 
 2991              	.LASF289:
 2992 0c5f 63707573 		.ascii	"cpussRam0Ctl0\000"
 2992      7352616D 
 2992      3043746C 
 2992      3000
 2993              	.LASF170:
 2994 0c6d 6C6F6E67 		.ascii	"long long int\000"
 2994      206C6F6E 
 2994      6720696E 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 115


 2994      7400
 2995              	.LASF216:
 2996 0c7b 69706342 		.ascii	"ipcBase\000"
 2996      61736500 
 2997              	.LASF257:
 2998 0c83 64774368 		.ascii	"dwChCtlPrioPos\000"
 2998      43746C50 
 2998      72696F50 
 2998      6F7300
 2999              	.LASF217:
 3000 0c92 63727970 		.ascii	"cryptoBase\000"
 3000      746F4261 
 3000      736500
 3001              	.LASF323:
 3002 0c9d 433A5C55 		.ascii	"C:\\Users\\shizh\\Desktop\\ECMO\\ecmo_psoc6_ws\\CY8"
 3002      73657273 
 3002      5C736869 
 3002      7A685C44 
 3002      65736B74 
 3003 0cca 4350524F 		.ascii	"CPROTO-063-BLE_Master.cydsn\000"
 3003      544F2D30 
 3003      36332D42 
 3003      4C455F4D 
 3003      61737465 
 3004              	.LASF35:
 3005 0ce6 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3005      735F696E 
 3005      74657272 
 3005      75707473 
 3005      5F697063 
 3006              	.LASF0:
 3007 0d02 52657365 		.ascii	"Reset_IRQn\000"
 3007      745F4952 
 3007      516E00
 3008              	.LASF101:
 3009 0d0d 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3009      6D5F305F 
 3009      696E7465 
 3009      72727570 
 3009      74735F31 
 3010              	.LASF197:
 3011 0d27 43465352 		.ascii	"CFSR\000"
 3011      00
 3012              	.LASF56:
 3013 0d2c 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3013      355F696E 
 3013      74657272 
 3013      7570745F 
 3013      4952516E 
 3014              	.LASF50:
 3015 0d41 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3015      735F696E 
 3015      74657272 
 3015      75707473 
 3015      5F697063 
 3016              	.LASF163:
 3017 0d5e 5F5F696E 		.ascii	"__int16_t\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 116


 3017      7431365F 
 3017      7400
 3018              	.LASF237:
 3019 0d68 70657269 		.ascii	"periClockNr\000"
 3019      436C6F63 
 3019      6B4E7200 
 3020              	.LASF213:
 3021 0d74 6873696F 		.ascii	"hsiomBase\000"
 3021      6D426173 
 3021      6500
 3022              	.LASF4:
 3023 0d7e 42757346 		.ascii	"BusFault_IRQn\000"
 3023      61756C74 
 3023      5F495251 
 3023      6E00
 3024              	.LASF279:
 3025 0d8c 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 3025      73436D34 
 3025      436C6F63 
 3025      6B43746C 
 3025      4F666673 
 3026              	.LASF263:
 3027 0da3 70657269 		.ascii	"periTrGrOffset\000"
 3027      54724772 
 3027      4F666673 
 3027      657400
 3028              	.LASF133:
 3029 0db2 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 3029      696E7465 
 3029      72727570 
 3029      74735F31 
 3029      5F495251 
 3030              	.LASF229:
 3031 0dc8 63707573 		.ascii	"cpussDwChNr\000"
 3031      73447743 
 3031      684E7200 
 3032              	.LASF153:
 3033 0dd4 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3033      696E7465 
 3033      72727570 
 3033      745F6869 
 3033      5F495251 
 3034              	.LASF52:
 3035 0dea 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3035      315F696E 
 3035      74657272 
 3035      7570745F 
 3035      4952516E 
 3036              	.LASF119:
 3037 0dff 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3037      6D5F315F 
 3037      696E7465 
 3037      72727570 
 3037      74735F31 
 3038              	.LASF322:
 3039 0e1a 47656E65 		.ascii	"Generated_Source\\PSoC6\\I2C.c\000"
 3039      72617465 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 117


 3039      645F536F 
 3039      75726365 
 3039      5C50536F 
 3040              	.LASF227:
 3041 0e37 63707573 		.ascii	"cpussIpcNr\000"
 3041      73497063 
 3041      4E7200
 3042              	.LASF319:
 3043 0e42 43795F53 		.ascii	"Cy_SysLib_ExitCriticalSection\000"
 3043      79734C69 
 3043      625F4578 
 3043      69744372 
 3043      69746963 
 3044              	.LASF280:
 3045 0e60 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3045      73436D34 
 3045      53746174 
 3045      75734F66 
 3045      66736574 
 3046              	.LASF305:
 3047 0e75 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 3047      49435F44 
 3047      69736162 
 3047      6C654952 
 3047      5100
 3048              	.LASF85:
 3049 0e87 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3049      735F696E 
 3049      74657272 
 3049      75707473 
 3049      5F647731 
 3050              	.LASF69:
 3051 0ea3 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 3051      735F696E 
 3051      74657272 
 3051      75707473 
 3051      5F647730 
 3052              	.LASF63:
 3053 0ebf 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3053      735F696E 
 3053      74657272 
 3053      75707473 
 3053      5F647730 
 3054              	.LASF291:
 3055 0edb 63707573 		.ascii	"cpussRam2Ctl0\000"
 3055      7352616D 
 3055      3243746C 
 3055      3000
 3056              	.LASF11:
 3057 0ee9 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3057      5F696E74 
 3057      65727275 
 3057      7074735F 
 3057      6770696F 
 3058              	.LASF184:
 3059 0f05 49435052 		.ascii	"ICPR\000"
 3059      00
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 118


 3060              	.LASF72:
 3061 0f0a 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3061      735F696E 
 3061      74657272 
 3061      75707473 
 3061      5F647730 
 3062              	.LASF202:
 3063 0f27 41465352 		.ascii	"AFSR\000"
 3063      00
 3064              	.LASF80:
 3065 0f2c 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3065      735F696E 
 3065      74657272 
 3065      75707473 
 3065      5F647731 
 3066              	.LASF86:
 3067 0f48 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3067      735F696E 
 3067      74657272 
 3067      75707473 
 3067      5F647731 
 3068              	.LASF106:
 3069 0f65 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3069      6D5F305F 
 3069      696E7465 
 3069      72727570 
 3069      74735F36 
 3070              	.LASF270:
 3071 0f7f 70657269 		.ascii	"periDiv16CtlOffset\000"
 3071      44697631 
 3071      3643746C 
 3071      4F666673 
 3071      657400
 3072              	.LASF116:
 3073 0f92 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3073      6D5F315F 
 3073      696E7465 
 3073      72727570 
 3073      74735F38 
 3074              	.LASF165:
 3075 0fac 73686F72 		.ascii	"short unsigned int\000"
 3075      7420756E 
 3075      7369676E 
 3075      65642069 
 3075      6E7400
 3076              	.LASF207:
 3077 0fbf 6C6F6E67 		.ascii	"long double\000"
 3077      20646F75 
 3077      626C6500 
 3078              	.LASF175:
 3079 0fcb 75696E74 		.ascii	"uint16_t\000"
 3079      31365F74 
 3079      00
 3080              	.LASF302:
 3081 0fd4 4952516E 		.ascii	"IRQn\000"
 3081      00
 3082              	.LASF262:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 119


 3083 0fd9 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 3083      5472436D 
 3083      64477253 
 3083      656C4D73 
 3083      6B00
 3084              	.LASF99:
 3085 0feb 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3085      735F696E 
 3085      74657272 
 3085      75707473 
 3085      5F636D34 
 3086              	.LASF111:
 3087 100b 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3087      6D5F315F 
 3087      696E7465 
 3087      72727570 
 3087      74735F33 
 3088              	.LASF138:
 3089 1025 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3089      696E7465 
 3089      72727570 
 3089      74735F36 
 3089      5F495251 
 3090              	.LASF189:
 3091 103b 53544952 		.ascii	"STIR\000"
 3091      00
 3092              	.LASF310:
 3093 1040 4932435F 		.ascii	"I2C_Stop\000"
 3093      53746F70 
 3093      00
 3094              	.LASF325:
 3095 1049 4932435F 		.ascii	"I2C_Enable\000"
 3095      456E6162 
 3095      6C6500
 3096              	.LASF220:
 3097 1054 64775665 		.ascii	"dwVersion\000"
 3097      7273696F 
 3097      6E00
 3098              	.LASF124:
 3099 105e 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3099      6D5F315F 
 3099      696E7465 
 3099      72727570 
 3099      74735F31 
 3100              	.LASF200:
 3101 1079 4D4D4641 		.ascii	"MMFAR\000"
 3101      5200
 3102              	.LASF42:
 3103 107f 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3103      735F696E 
 3103      74657272 
 3103      75707473 
 3103      5F697063 
 3104              	.LASF137:
 3105 109b 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3105      696E7465 
 3105      72727570 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 120


 3105      74735F35 
 3105      5F495251 
 3106              	.LASF190:
 3107 10b1 73697A65 		.ascii	"sizetype\000"
 3107      74797065 
 3107      00
 3108              	.LASF316:
 3109 10ba 4932435F 		.ascii	"I2C_mstrRdBufIndex\000"
 3109      6D737472 
 3109      52644275 
 3109      66496E64 
 3109      657800
 3110              	.LASF287:
 3111 10cd 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 3111      73436D34 
 3111      4E6D6943 
 3111      746C4F66 
 3111      66736574 
 3112              	.LASF179:
 3113 10e2 52455345 		.ascii	"RESERVED0\000"
 3113      52564544 
 3113      3000
 3114              	.LASF269:
 3115 10ec 70657269 		.ascii	"periDiv8CtlOffset\000"
 3115      44697638 
 3115      43746C4F 
 3115      66667365 
 3115      7400
 3116              	.LASF183:
 3117 10fe 52455345 		.ascii	"RESERVED2\000"
 3117      52564544 
 3117      3200
 3118              	.LASF185:
 3119 1108 52455345 		.ascii	"RESERVED3\000"
 3119      52564544 
 3119      3300
 3120              	.LASF187:
 3121 1112 52455345 		.ascii	"RESERVED4\000"
 3121      52564544 
 3121      3400
 3122              	.LASF188:
 3123 111c 52455345 		.ascii	"RESERVED5\000"
 3123      52564544 
 3123      3500
 3124              	.LASF22:
 3125 1126 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3125      5F696E74 
 3125      65727275 
 3125      7074735F 
 3125      6770696F 
 3126              	.LASF34:
 3127 1143 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3127      735F696E 
 3127      74657272 
 3127      7570745F 
 3127      4952516E 
 3128              	.LASF167:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 121


 3129 1158 6C6F6E67 		.ascii	"long int\000"
 3129      20696E74 
 3129      00
 3130              	.LASF91:
 3131 1161 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3131      735F696E 
 3131      74657272 
 3131      75707473 
 3131      5F647731 
 3132              	.LASF218:
 3133 117e 63707573 		.ascii	"cpussVersion\000"
 3133      73566572 
 3133      73696F6E 
 3133      00
 3134              	.LASF311:
 3135 118b 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3135      52784275 
 3135      66666572 
 3135      00
 3136              	.LASF222:
 3137 1198 6770696F 		.ascii	"gpioVersion\000"
 3137      56657273 
 3137      696F6E00 
 3138              	.LASF1:
 3139 11a4 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3139      61736B61 
 3139      626C6549 
 3139      6E745F49 
 3139      52516E00 
 3140              	.LASF128:
 3141 11b8 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3141      6D5F315F 
 3141      696E7465 
 3141      72727570 
 3141      74735F32 
 3142              	.LASF221:
 3143 11d3 666C6173 		.ascii	"flashcVersion\000"
 3143      68635665 
 3143      7273696F 
 3143      6E00
 3144              	.LASF243:
 3145 11e1 70726F74 		.ascii	"protBusMasterMask\000"
 3145      4275734D 
 3145      61737465 
 3145      724D6173 
 3145      6B00
 3146              	.LASF212:
 3147 11f3 70726F74 		.ascii	"protBase\000"
 3147      42617365 
 3147      00
 3148              	.LASF57:
 3149 11fc 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3149      365F696E 
 3149      74657272 
 3149      7570745F 
 3149      4952516E 
 3150              	.LASF303:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 122


 3151 1211 7072696F 		.ascii	"priority\000"
 3151      72697479 
 3151      00
 3152              	.LASF47:
 3153 121a 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3153      735F696E 
 3153      74657272 
 3153      75707473 
 3153      5F697063 
 3154              	.LASF24:
 3155 1237 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3155      5F696E74 
 3155      65727275 
 3155      7074735F 
 3155      6770696F 
 3156              	.LASF41:
 3157 1254 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3157      735F696E 
 3157      74657272 
 3157      75707473 
 3157      5F697063 
 3158              	.LASF88:
 3159 1270 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3159      735F696E 
 3159      74657272 
 3159      75707473 
 3159      5F647731 
 3160              	.LASF18:
 3161 128d 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3161      5F696E74 
 3161      65727275 
 3161      7074735F 
 3161      6770696F 
 3162              	.LASF40:
 3163 12a9 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3163      735F696E 
 3163      74657272 
 3163      75707473 
 3163      5F697063 
 3164              	.LASF282:
 3165 12c5 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3165      73436D34 
 3165      50777243 
 3165      746C4F66 
 3165      66736574 
 3166              	.LASF152:
 3167 12da 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3167      5F696E74 
 3167      65727275 
 3167      70745F49 
 3167      52516E00 
 3168              	.LASF53:
 3169 12ee 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3169      325F696E 
 3169      74657272 
 3169      7570745F 
 3169      4952516E 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 123


 3170              	.LASF191:
 3171 1303 4E564943 		.ascii	"NVIC_Type\000"
 3171      5F547970 
 3171      6500
 3172              	.LASF206:
 3173 130d 5343425F 		.ascii	"SCB_Type\000"
 3173      54797065 
 3173      00
 3174              	.LASF201:
 3175 1316 42464152 		.ascii	"BFAR\000"
 3175      00
 3176              	.LASF13:
 3177 131b 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3177      5F696E74 
 3177      65727275 
 3177      7074735F 
 3177      6770696F 
 3178              	.LASF74:
 3179 1337 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3179      735F696E 
 3179      74657272 
 3179      75707473 
 3179      5F647730 
 3180              	.LASF239:
 3181 1354 70617373 		.ascii	"passSarChannels\000"
 3181      53617243 
 3181      68616E6E 
 3181      656C7300 
 3182              	.LASF194:
 3183 1364 56544F52 		.ascii	"VTOR\000"
 3183      00
 3184              	.LASF226:
 3185 1369 70726F74 		.ascii	"protVersion\000"
 3185      56657273 
 3185      696F6E00 
 3186              	.LASF82:
 3187 1375 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3187      735F696E 
 3187      74657272 
 3187      75707473 
 3187      5F647731 
 3188              	.LASF130:
 3189 1391 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3189      6D5F315F 
 3189      696E7465 
 3189      72727570 
 3189      74735F32 
 3190              	.LASF60:
 3191 13ac 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3191      735F696E 
 3191      74657272 
 3191      75707473 
 3191      5F647730 
 3192              	.LASF284:
 3193 13c8 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 3193      73547269 
 3193      6D526F6D 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 124


 3193      43746C4F 
 3193      66667365 
 3194              	.LASF131:
 3195 13de 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 3195      6D5F315F 
 3195      696E7465 
 3195      72727570 
 3195      74735F32 
 3196              	.LASF144:
 3197 13f9 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3197      696E7465 
 3197      72727570 
 3197      74735F31 
 3197      325F4952 
 3198              	.LASF9:
 3199 1410 53797354 		.ascii	"SysTick_IRQn\000"
 3199      69636B5F 
 3199      4952516E 
 3199      00
 3200              	.LASF223:
 3201 141d 6873696F 		.ascii	"hsiomVersion\000"
 3201      6D566572 
 3201      73696F6E 
 3201      00
 3202              	.LASF193:
 3203 142a 49435352 		.ascii	"ICSR\000"
 3203      00
 3204              	.LASF77:
 3205 142f 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3205      735F696E 
 3205      74657272 
 3205      75707473 
 3205      5F647731 
 3206              	.LASF292:
 3207 144b 69706353 		.ascii	"ipcStructSize\000"
 3207      74727563 
 3207      7453697A 
 3207      6500
 3208              	.LASF169:
 3209 1459 6C6F6E67 		.ascii	"long unsigned int\000"
 3209      20756E73 
 3209      69676E65 
 3209      6420696E 
 3209      7400
 3210              	.LASF103:
 3211 146b 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3211      6D5F305F 
 3211      696E7465 
 3211      72727570 
 3211      74735F33 
 3212              	.LASF288:
 3213 1485 63707573 		.ascii	"cpussRomCtl\000"
 3213      73526F6D 
 3213      43746C00 
 3214              	.LASF64:
 3215 1491 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3215      735F696E 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 125


 3215      74657272 
 3215      75707473 
 3215      5F647730 
 3216              	.LASF176:
 3217 14ad 696E7433 		.ascii	"int32_t\000"
 3217      325F7400 
 3218              	.LASF294:
 3219 14b5 63795F73 		.ascii	"cy_stc_device_t\000"
 3219      74635F64 
 3219      65766963 
 3219      655F7400 
 3220              	.LASF113:
 3221 14c5 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3221      6D5F315F 
 3221      696E7465 
 3221      72727570 
 3221      74735F35 
 3222              	.LASF140:
 3223 14df 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3223      696E7465 
 3223      72727570 
 3223      74735F38 
 3223      5F495251 
 3224              	.LASF211:
 3225 14f5 75646242 		.ascii	"udbBase\000"
 3225      61736500 
 3226              	.LASF317:
 3227 14fd 4932435F 		.ascii	"I2C_mstrWrBufIndex\000"
 3227      6D737472 
 3227      57724275 
 3227      66496E64 
 3227      657800
 3228              	.LASF281:
 3229 1510 63707573 		.ascii	"cpussCm0StatusOffset\000"
 3229      73436D30 
 3229      53746174 
 3229      75734F66 
 3229      66736574 
 3230              	.LASF306:
 3231 1525 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 3231      49435F45 
 3231      6E61626C 
 3231      65495251 
 3231      00
 3232              	.LASF126:
 3233 1536 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3233      6D5F315F 
 3233      696E7465 
 3233      72727570 
 3233      74735F31 
 3234              	.LASF7:
 3235 1551 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3235      674D6F6E 
 3235      69746F72 
 3235      5F495251 
 3235      6E00
 3236              	.LASF5:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 126


 3237 1563 55736167 		.ascii	"UsageFault_IRQn\000"
 3237      65466175 
 3237      6C745F49 
 3237      52516E00 
 3238              	.LASF108:
 3239 1573 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3239      6D5F315F 
 3239      696E7465 
 3239      72727570 
 3239      74735F30 
 3240              	.LASF135:
 3241 158d 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3241      696E7465 
 3241      72727570 
 3241      74735F33 
 3241      5F495251 
 3242              	.LASF162:
 3243 15a3 756E7369 		.ascii	"unsigned char\000"
 3243      676E6564 
 3243      20636861 
 3243      7200
 3244              	.LASF168:
 3245 15b1 5F5F7569 		.ascii	"__uint32_t\000"
 3245      6E743332 
 3245      5F7400
 3246              	.LASF293:
 3247 15bc 6970634C 		.ascii	"ipcLockStatusOffset\000"
 3247      6F636B53 
 3247      74617475 
 3247      734F6666 
 3247      73657400 
 3248              	.LASF121:
 3249 15d0 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3249      6D5F315F 
 3249      696E7465 
 3249      72727570 
 3249      74735F31 
 3250              	.LASF39:
 3251 15eb 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3251      735F696E 
 3251      74657272 
 3251      75707473 
 3251      5F697063 
 3252              	.LASF249:
 3253 1607 666C6173 		.ascii	"flashEraseDelay\000"
 3253      68457261 
 3253      73654465 
 3253      6C617900 
 3254              	.LASF65:
 3255 1617 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3255      735F696E 
 3255      74657272 
 3255      75707473 
 3255      5F647730 
 3256              	.LASF255:
 3257 1633 64774368 		.ascii	"dwChOffset\000"
 3257      4F666673 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 127


 3257      657400
 3258              	.LASF180:
 3259 163e 49434552 		.ascii	"ICER\000"
 3259      00
 3260              	.LASF313:
 3261 1643 4932435F 		.ascii	"I2C_initVar\000"
 3261      696E6974 
 3261      56617200 
 3262              	.LASF186:
 3263 164f 49414252 		.ascii	"IABR\000"
 3263      00
 3264              	.LASF320:
 3265 1654 43795F53 		.ascii	"Cy_SysInt_SetVector\000"
 3265      7973496E 
 3265      745F5365 
 3265      74566563 
 3265      746F7200 
 3266              	.LASF26:
 3267 1668 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3267      5F696E74 
 3267      65727275 
 3267      70745F76 
 3267      64645F49 
 3268              	.LASF161:
 3269 1680 5F5F7569 		.ascii	"__uint8_t\000"
 3269      6E74385F 
 3269      7400
 3270              	.LASF49:
 3271 168a 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3271      735F696E 
 3271      74657272 
 3271      75707473 
 3271      5F697063 
 3272              	.LASF204:
 3273 16a7 49534152 		.ascii	"ISAR\000"
 3273      00
 3274              	.LASF245:
 3275 16ac 666C6173 		.ascii	"flashRwwRequired\000"
 3275      68527777 
 3275      52657175 
 3275      69726564 
 3275      00
 3276              	.LASF274:
 3277 16bd 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 3277      50727443 
 3277      66674F66 
 3277      66736574 
 3277      00
 3278              	.LASF240:
 3279 16ce 65704D6F 		.ascii	"epMonitorNr\000"
 3279      6E69746F 
 3279      724E7200 
 3280              	.LASF68:
 3281 16da 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3281      735F696E 
 3281      74657272 
 3281      75707473 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 128


 3281      5F647730 
 3282              	.LASF2:
 3283 16f6 48617264 		.ascii	"HardFault_IRQn\000"
 3283      4661756C 
 3283      745F4952 
 3283      516E00
 3284              	.LASF159:
 3285 1705 7369676E 		.ascii	"signed char\000"
 3285      65642063 
 3285      68617200 
 3286              	.LASF148:
 3287 1711 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3287      5F696E74 
 3287      65727275 
 3287      70745F73 
 3287      61725F49 
 3288              	.LASF132:
 3289 1729 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3289      696E7465 
 3289      72727570 
 3289      74735F30 
 3289      5F495251 
 3290              	.LASF228:
 3291 173f 63707573 		.ascii	"cpussIpcIrqNr\000"
 3291      73497063 
 3291      4972714E 
 3291      7200
 3292              	.LASF258:
 3293 174d 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 3293      43746C50 
 3293      7265656D 
 3293      70746162 
 3293      6C65506F 
 3294              	.LASF307:
 3295 1763 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 3295      49435F43 
 3295      6C656172 
 3295      50656E64 
 3295      696E6749 
 3296              	.LASF118:
 3297 177a 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3297      6D5F315F 
 3297      696E7465 
 3297      72727570 
 3297      74735F31 
 3298              	.LASF15:
 3299 1795 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3299      5F696E74 
 3299      65727275 
 3299      7074735F 
 3299      6770696F 
 3300              	.LASF44:
 3301 17b1 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3301      735F696E 
 3301      74657272 
 3301      75707473 
 3301      5F697063 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 129


 3302              	.LASF182:
 3303 17cd 49535052 		.ascii	"ISPR\000"
 3303      00
 3304              	.LASF225:
 3305 17d2 70657269 		.ascii	"periVersion\000"
 3305      56657273 
 3305      696F6E00 
 3306              	.LASF93:
 3307 17de 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3307      735F696E 
 3307      74657272 
 3307      75707473 
 3307      5F666175 
 3308              	.LASF298:
 3309 17fc 75696E74 		.ascii	"uint8\000"
 3309      3800
 3310              	.LASF297:
 3311 1802 646F7562 		.ascii	"double\000"
 3311      6C6500
 3312              	.LASF215:
 3313 1809 70617373 		.ascii	"passBase\000"
 3313      42617365 
 3313      00
 3314              	.LASF252:
 3315 1812 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 3315      6843746C 
 3315      4D61696E 
 3315      57733246 
 3315      72657100 
 3316              	.LASF10:
 3317 1826 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3317      5F696E74 
 3317      65727275 
 3317      7074735F 
 3317      6770696F 
 3318              	.LASF71:
 3319 1842 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3319      735F696E 
 3319      74657272 
 3319      75707473 
 3319      5F647730 
 3320              	.LASF254:
 3321 185f 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 3321      6843746C 
 3321      4D61696E 
 3321      57733446 
 3321      72657100 
 3322              	.LASF79:
 3323 1873 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3323      735F696E 
 3323      74657272 
 3323      75707473 
 3323      5F647731 
 3324              	.LASF105:
 3325 188f 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3325      6D5F305F 
 3325      696E7465 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccEB53Je.s 			page 130


 3325      72727570 
 3325      74735F35 
 3326              	.LASF94:
 3327 18a9 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3327      735F696E 
 3327      74657272 
 3327      7570745F 
 3327      63727970 
 3328              	.LASF100:
 3329 18c5 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3329      6D5F305F 
 3329      696E7465 
 3329      72727570 
 3329      74735F30 
 3330              	.LASF224:
 3331 18df 69706356 		.ascii	"ipcVersion\000"
 3331      65727369 
 3331      6F6E00
 3332              	.LASF38:
 3333 18ea 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3333      735F696E 
 3333      74657272 
 3333      75707473 
 3333      5F697063 
 3334              	.LASF58:
 3335 1906 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3335      375F696E 
 3335      74657272 
 3335      7570745F 
 3335      4952516E 
 3336              	.LASF98:
 3337 191b 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3337      735F696E 
 3337      74657272 
 3337      75707473 
 3337      5F636D34 
 3338              	.LASF315:
 3339 193b 4932435F 		.ascii	"I2C_mstrStatus\000"
 3339      6D737472 
 3339      53746174 
 3339      757300
 3340              	.LASF110:
 3341 194a 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3341      6D5F315F 
 3341      696E7465 
 3341      72727570 
 3341      74735F32 
 3342              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
