t synthes petri net statebas model a paper present method synthes label petri net statebas model although statebas model such finit state machin power formal describ behavior sequenti system cannot explicitli express notion concurr causal conflict petri net natur captur notion propos method base deriv elementari transit system et specif model previou work shown et exist petri net minimum transit count one transit label reachabl graph isomorph origin et paper present first known approach obtain et nonelementari ts deriv placeirredund petri net furthermor impos constraint synthesi method differ class petri net deriv reachabl graph pure free choic uniqu choic method implement effici appli differ framework petri net composit synthesi petri net asynchron circuit resynthesi petri net b introduct paper present method given finit state model call transit system ts synthes safe petri net reachabl graph either isomorph origin ts isomorph minim version origin ts synthes pn alway placeirredund ie possibl remov place net without violat behavior synthesi method provid us techniqu transform specif given model map ts deriv pn equival initi model process way creat tool automat translat csp cc fsm burst mode machin model label petri net also use tool transform petri net aim optim criterion place count transit count number place pn graph complex etc deriv net belong given class safe freechoic uniquechoic etc opensup avenu build interact tool design possibl play pnlike specif perform equival transform pn andor transform specif work partli support ministri educ spain cicyt tic work partli support uk serc grj z work partli support uk serc grj murst research project vlsi architectur x work partli support uk serc grj pn differ design constraint optim criteria basic intermedi object ts pn region state safe petri net distribut among place state set mark place place mark set state region transit system set state transit mimic pn fire behavior unmark predecessor place mark successor place transit way possibl identifi region place construct pn exactli set label fire sequenc ts paper cite provid formal framework contribut suffer seri problem ffl contribut mainli theoret aim obtain canon represent pn mani place could ad without chang behavior net hand strive minim number place order make final petri net understand design ffl address problem merg split equival label ie label model event must split order yield valid petri net ffl limit elementari tss quit re strict handl full class tss mean label split paperw present algorithm gener acomplet set minim region which analogu prime implic boolean minim remov redund region which similar gener prime irredund cover boolean minim either gener irredund net take minimum among an exact minim place pn heurist choos minim placeirredund net search minimum one time consum paper organ follow section formal introduc transit system petri net region section describ synthesi algorithm detail briefli outlin extens basic method cope broader class specif section show experiment result obtain practic applic propos methodolog section conclud paper model transit system transit system ts quadrupl finit nonempti set state e set event transit relat sin initi state element call transit ts often denot e reachabl relat state transit closur transit relat possibl empti sequenc transit oe state denot oe simpli also write e oe correspondingli note state reachabl itself furthermor ts must satisfi follow four basic axiom a multipl arc pair state a everi event occurr e a everi state reachabl initi state ts call determinist state label one state ts call nondeterminist c pp pp p b c c b c c a b p p p c figur exampl transit system a correspond pn b label rg c ts repres arclabel direct graph simpl exampl ts without cycl shown figur a petri net petri net quadrupl finit set place finit set transit f flow relat initi mark mark function assign everi place nonneg number token transit enabl mark input place mark enabl transit may fire produc new mark one less token input place one token output place express behavior ts figur a shown figur b set input output place transit denot fflt tffl set input output transit place p denot fflp pffl set mark reachabl n initi mark call reachabl set graph vertic correspond mark pn arc m graph call reachabl graph rg label pn pn label function put correspond everi transit net call label alphabet a two transit label uniqu label transit net uniqu identifi label case use label name transit rg label pn arc mark label label t transit t fire mark rg call label rg one easili check label rg figur c deriv pn figur b isomorph ts figur a net call safe one token appear place safe net especi wide use mani applic sinc simpl verif algorithm simpl semant net call pure net p t f impli t p f ie transit follow condit net call simpl two transit set input output place ie equival paper present algorithm transform tss pn notion equival transform base isomorph label graph variat isomorph two tss isomorph exist two biject s rg label pn alway interpret ts therefor equival ts correspond pn view isomorph ts rg correspond pn often consid isomorph ts minim version anoth ts compar two tss differ event count splitisomorph use two tss splitisomorph anoth ts ts underli graph three tss isomorph label arc ts ts view two differ enumer event ts enumer correspond assign instanc number event exampl ts three arc label event a ts one arc label two other ts three arc assign differ instanc number procedur assign instanc number differ occurr label ts call split three notion equivalenceisomorph tss isomorph minim ts splitisomorph guarante two equival tss bisimilar stronger condit languag equival gener impli exampl deadlock live properti preserv pn gener ts region subset state ts s say transit transit otherwis transit cross particular transit said intern transit extern subset state r region event e one follow condit hold transit label e exit r enter r cross r let us consid ts shown figur set state region sinc transit label b enter r transit label c exit r hand fs region sinc transit set anoth transit also label b not similar violat region condit exist two transit label a howev violat c sinc transit label c exit set state ts two trivial region set state s empti set alway consid nontrivi region let r r region ts region r said subregion r iff r ae r region r minim region iff r subregion region ts properti region follow proposit state import properti region properti r r two differ region r subregion r r gamma r region properti set state r region coset r region set state ts properti everi region repres union disjoint minim region properti hasbeenment properti given properti stronger refin correspond properti show region view linear combin minim region proof given state defin set nontrivi region contain s denot rs region r preregion event e transit label e exit r region r postregion event e transit label e enter r set preregion postregion e denot ffi e e ffi respect definit follow r ffi e transit label e enter r similarli r e ffi transit label e exit r eight nontrivi region ts figur g region minim preregion postregion defin follow g excit switch region region ts relat place correspond pn excit region event maxim set state transit enabl therefor excit region relat transit pn set state call gener excit region an excit region event a denotedbi gera er j a maxim a maxim connect set state everi state transit ger union er a ts figur a two excit region event a er er g correspond ger event g similarli excit region defin gener switch region gsra switch region sr j a set state reach immedi occurrenceof event ts figur a two switch region event a g correspond gsr event g elementari transit system axiom et sin call elementari et satisfi addit a a follow two axiom region a state separ properti a forward closur properti axiom impli two differ state must belong differ set region axiom impli state includ preregion event e e must enabl s easi see ts shown figur elementari ts shown figur a cyclic elementari ts figur b show nonelementari ts forward closur properti violat event b let us consid event a preregion region fs g therefor ffi e rs transit label b c f e b b b c gera preregiona f a b figur exampl elementari a nonelementari b tss shown ts elementari pn reachabl graph isomorph ts construct proposit foreach elementaryt exist safe pure simpl pn that pn transit label event ts two transit label event rg pn isomorph ts procedur given synthes petri net et follow ffl event transit label gener pn ffl minim region r place p gener ffl place p contain token initi mark iff correspond region r contain initi state et sin ffl flow relat follow p ffl iff r preregion fflp iff r postregion a pn synthes region call satur net net construct minim region call minim satur net net canon howev even minim satur net redund place still remov still preserv requir isomorph rg etsbi analog logic minim satur net like set implic boolean function minim satur net like set prime implic goal provid method construct irredund net minim region similar irredund cover prime implic anoth import drawback describ procedur axiom provid effici algorithm check elementar sinc requir deriv region also check elementar condit individu state procedur specif aim deriv minim region use simplifi elementar check admit effici implement elementari minim transit system section show relationship elementar iti ts minim let us first recal use definit two state ts equival sequenc transit oe oe oe ts call minim contain equival state say confluenc condit hold state state reachabl note accord definit reachabl coincid relat minim elementar ts twofold ffl elementari ts minim pair equival state confluenc condit hold ffl ts minim pair equival state confluenc condit satisfi ts elementari b e c e c e f p p b c e f b a b c d e figur minim elementar relationship illustr figur ts figur a elementari howev minim sinc obvious confluenc condit two pair state satisfi safe pn rg isomorph ts shown figur b place p p correspond minim region fs g place output transit the correspond region serv pre region event therefor place remov pn without chang behavior rg pn without p p isomorph ts shown figur c minim version initi figur a anoth ts exampl given figur d ts minim also elementari sinc state separ properti satisfi equival state g note confluenc condit equival state sat isfi pn figur e contain two place correspond region r r two transit label b rg isomorph minim version initi nonelementari ts minim ts figur becom elementari indic two exampl figur implicit minim occur region serv pre region remov figur ac region includ equival state gener figur de elementar condit section present condit elementar allow effici check first connect notion preregion postregion excit switch region properti region r preregion event iff region r postregion event iff properti allow construct region serv pre region start excit region allow effici bddbase implement follow properti help perform effici pn synthesi ts elementari follow three condit a excit closur event a r ffi b event effect event a ffi c ts minim pair equival state confluenc condit hold ts minim excit closur event effect condit satisfi ts elementari proof given let us consid nonelementari ts figur b ts nonelementari excit closur condit violat b exampl preregion a fs g proper superset era accord proposit gener pn rg minim excit closur event effect condit must check verifi elementar ts event effect condit trivial check major new result yield new synthesi procedur excit closur condit petri net synthesi section describ algorithm synthesi proof correct given synthesi algorithm skeleton algorithm synthesi pn given follow pseudocod begin repeat gener preregion label split split fals e e split label e split true end find irredund cover map pn input algorithm ts output pn equival initi ts function expand state recurs gener minim region serv pre region one event minim region call minim preregion minim region preregion need sinc pn minim rg gener see section function find irredund cover produc irredund set region set placeirredund net gener function discuss section function split label perform split label minim version initi ts found non elementari function discuss section b c r r r c c b a figur a transit system b minim satur place irredund net preregion event preregion event tabl minim preregion transit system depict figur a mean handl nonelementarytss basedon use selfloop dummi transit discussedin section function map pn final step construct pn set region describ section expand state rr begin r set state expand collect region gener r region return sinc region expand r would minim find violat region condit st set state legal eg expand state r r condit set state must expand two direct see nd set state legal eg expand state r r irredund region set region r call redund region r r set region r gamma r still satisfi excit closur and therefor also event effect condit otherwis r call irredund region said essenti cannot remov set region without violat excit closur event illustr irredund set place calcul mean exampl figur tabl present minim preregion ts preliminari step essenti region calcul region r essenti exist state r event e r ffi e gere r r ie r region remov gera c c c c b c c a b b figur a select set state forc excit closur b forc set state region mean label split intersect preregion state e enabl exampl event c case r r essenti sinc none remov ffi c without violat excit closur similarli deduc r r r also essenti r r essenti d r a b thu four nonessenti region r r r r next event nonessenti preregion e f exampl minim cover implicitli gener event e two minim cover fr g event f also two minim cover fr g find minimum cost cover pose find minimum cost solut boolean equat describ cover condit unat cover problem reduc complex problem essenti region includ equat correspond exampl fol low cost must assign region accord object function minim depend applic exampl want minim total number place arc a heurist measur simplic pn assign place p cost j ffl pj want minim number place cost place case costr two minimumcost cover exist fr the former shown figur b redund place depict dot line anoth possibl solut nonminimum cost label split set minim preregion event calcul gradual expand gera obtain set state violat entryexit relationship excit closur fulfil see proposit ie r ffi r gera event must split make ts elementari situat illustr figur a event two minim pre region r r intersect larger gera strategi split event follow expans gera toward preregion a sever set state explor focu attent set gera r ffi r set state number event violat region condit calcul final set least number bad event select sever set number bad event smallest one select select set state forc region done split label event fulfil region condit exampl depict figur b strategi split ensur that new label one preregion smaller intersect preregion former label next preregion re comput excit closur verifi closur test fail procedur execut again strategi converg monoton wors case split label state ts trivial becom region practic ex ampl one two iter usual requir converg obvious pn obtain split splitisomorph initi ts modif basic synthesi method class tss pn handl synthesi procedur extend includ nonelementari tss without use label split techniqu one power extens nonpur net concern allow selfloop region involv excit closur condit region r selfloop region event e preregion gera contain r includ place correspond selfloop region set input output place restrict enabl condit event unnecessarili yet allow trim intersect preregion given event enabl state includ excit region nonpur net appear use practic eg model arbitr circuit one event asymmetr disabl anoth event detail extens oth er insert dummi event relax axiom pn simplic found basic synthesismethod name excit closur custom satisfi requir class petri net use practic particular produc freechoic uniquechoic pn class net allow effici algorithm verif circuit implement also applic tabl describ result applic algorithm synthesi petri net transit system obtain speedindepend circuit use produc userread descript function circuit form time diagramlik label petri net a signal transit graph stg cpu time second sun sparc workstat z s p t f number signal state place transit arc mark respect event whose fire producesno visibl effect trace bisimul semant circuit unsaf sen dag tabl synthesi petri net speedindepend circuit exampl initi pn final pn cpu allocoutbound clock futur intel div intel edg isend lin edac masterread percvifc puls vme read vme write tabl petri net minim tabl describ result applic algorithm minim given label petri net notat use place transit arc mark implement tool call petrifi avail httpwwwacupcesvlsipetrifypetrifyhtml counterflow pipelin processor stage control circuit applic exampl use method deriv pn specif circuit implement stage control circuit counterflow pipelin processor for complet descript architectur refer although step assist hand net synthesi approach play key methodolog role step shown figur origin behavior descript stage control taken ce molnar form ts two transform perform level reduc model asymmetr form would allow insert singl dummi transit denot ffl legitimaci reduct verifi mean ts composit latter prove reduc model preserv main function counterflow pipe remain deadlockfre guarante propag instruct result without miss synchronis stage may meet result ts quasielementari sens satisfi extend condit elementar subsequ synthesi pn perform use techniqu describ paper includ oper selfloop region region r minim region selfloop region event pr hand selfloop region r for event ar number mark may differ differ mark origin pn correspond equival state rg state instruct e f r pr ar ai pi pi ai ar ar pr ai pi e ar prar g_i sel aipi ai ai g_i execut ai accept instruct pi pass instruct ex execut instr event f pr ai ar pi ar ai pi pr r origin model transit system quasielementari pi ar ai pr control exec petri net model circuit implement figur counterflow pipelin exampl transit system circuit minim union minim region r r exampl illustr amount search selfloop region signific henc complex synthes nonpur pn much greater pure net net model stage control circuit event uniqu repres rel straightforward appli techniqu systemat add semaphor conflict place pn level final implement semaphor mutual exclus element obtain circuit implement somewhat similar solut recent presentedbi ebergen shown figur translat highlevel specif section present exampl illustr method use pn composit translat highlevel languag petri net exampl aim model circuit obtain tangram descript a csplike languag asynchron circuit compil figur depict stg composit two handshak circuit a sequenc parallel obtain stg handshak circuit synchron place event label insert dash place arc synchron place receiv arc stg model circuit produc event output channel gener arc toward correspond event input channel compos sever stg intern event remov signal req ack elimin intern event done ts level thu obtain ts less state final stg whole circuit deriv resynthesi also perform experi model token fifo ack_ ack_ ack_ ack_ ack_ ack_ ack_ ack_ ack_ ack_ ack_ ack_ ack_ a b c figur a handshakecircuit b pn composit c pn elimin intern event synthesi tangram result system handshak cir cuit iter compos stg neighbour handshak circuit elimin intern event correspond intern commun channel obtain stg signal channel place transit arc mark state conclus petri net shown appropri formal describ behavior system concurr causal conflict event type system method present paper allow transform differ model csp cc fsm pn uniqu formal synthesi analysi composit verif tool built synthes petri net statebas model task revers engin abstract tempor dimens flat descript sequenc event produc system synthesi method discov actual tempor relat among event symbiosi among notion et region excit region method crucial deriv effici algorithm gener ts highlevel descript such csp may suffer state explos problem thu make manipul ts level tediou even impract reason chosen use symbol bddbase represent ts even though bdd alway guarante compact observ regular interleav event manifest highli concurr system wellcaptur symbol represent work mainli motiv activ carri author area asynchron circuit wide applic method open new possibl creat framework tool synthesi analysi verif design freeli choos mix differ specif formal acknowledg grate marta maciej koutni direct us toward exist literatur region marco a pena perform experi tangram r polynomi algorithm synthesi bound net handshak circuit intermediari commun process vlsi synchron structur transit system synthes petri net statebas model design asynchron circuit behaviour specif intern conflict person commun calculu commun system petri net step transit system elementari transit system kommunik mit automaten counterflow pipelin processor architectur tr elementari transit system concurr hardwar counterflow pipelin processor architectur ctr alex kondratyev michael kishinevski alexand taubin sergei ten analysi petri net order relat reduc unfold formal method system design v n p jan jordi cortadella michael kishinevski alex kondratyev luciano lavagno alex yakovlev methodolog tool state encod asynchron circuit synthesi proceed rd annual confer design autom p june la vega nevada unit state pastor j cortadella effici encod scheme symbol analysi petri net proceed confer design autom test europ p februari le palai de congr de pari franc alexandr yakovlev design control logic counterflow pipelin processor use petri net formal method system design v n p jan michael kishinevski jordi cortadella alex kondratyev asynchron interfac specif analysi synthesi proceed th annual confer design autom p june san francisco california unit state marta pietkiewiczkoutni synthesis elementari net system inhibitor arc step transit system fundamenta informatica v n p april