// Seed: 1290643833
module module_0 (
    output tri0 id_0,
    input  wor  id_1,
    input  tri0 id_2
);
  logic id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input wire id_2,
    output tri0 id_3,
    output supply1 id_4,
    output wor id_5,
    input supply1 id_6,
    input wand id_7,
    output wire id_8,
    input wire id_9,
    input wire id_10
);
  assign id_4 = -1;
  xnor primCall (id_0, id_2, id_10, id_6, id_9);
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output tri id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_15;
  logic id_17;
  ;
  id_18 :
  assert property (@(posedge id_16) 1)
  else begin : LABEL_0
    $unsigned(69);
    ;
  end
  assign id_12 = 1;
  assign id_14 = id_16;
  wire [-1  *  -1 : -1 'd0] id_19;
endmodule
