# 0.25Âµm DRAM ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆï¼šBinåˆ†é¡è¡¨ï¼ˆæ—¥æœ¬èªãƒ»è‹±èªä½µè¨˜ï¼‰

æœ¬ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆã¯ã€0.25Âµmä¸–ä»£DRAMã«ãŠã‘ã‚‹ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆã®Binåˆ†é¡ã‚’ã€æ—¥æœ¬èªãƒ»è‹±èªä½µè¨˜ã§æ•´ç†ã—ãŸã‚‚ã®ã§ã™ã€‚ãƒ†ã‚¹ãƒˆã¯ãƒ•ã‚§ã‚¤ãƒ«ã‚¹ãƒˆãƒƒãƒ—æ–¹å¼ã«åŸºã¥ãã€è‡´å‘½çš„ãªä¸è‰¯ã‹ã‚‰é †ã«è©•ä¾¡ã•ã‚Œã¾ã™ã€‚

This document summarizes the bin classification used in wafer testing of 0.25Âµm generation DRAM. Tests are executed in a fail-stop manner, prioritizing fatal failures first.

---

## ğŸ“˜ Binåˆ†é¡è¡¨ / Bin Classification Table

| Bin  | ãƒ†ã‚¹ãƒˆé …ç›®ï¼ˆæ—¥æœ¬èªï¼‰                     | Test Item (English)              | å†…å®¹èª¬æ˜ï¼ˆæ—¥æœ¬èªï¼‰                                                                 | Description (English)                                                                |
|------|------------------------------------------|----------------------------------|--------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------|
| Bin1 | ã‚ªãƒ¼ãƒ—ãƒ³ï¼ã‚·ãƒ§ãƒ¼ãƒˆ                        | Open / Short                     | é…ç·šæ–­ç·šã‚„ãƒ–ãƒªãƒƒã‚¸ãªã©ã€è‡´å‘½çš„ãªå°é€šç•°å¸¸ã€‚DCæ¸¬å®šã§æ¤œå‡ºã•ã‚Œã‚‹ã€‚                       | Critical wiring defects such as opens or shorts. Detected by DC continuity test.       |
| Bin2 | ã‚¹ã‚¿ãƒ³ãƒã‚¤é›»æµç•°å¸¸                        | Standby Current Fail             | ã‚¹ã‚¿ãƒ³ãƒã‚¤çŠ¶æ…‹ã§ã®ãƒªãƒ¼ã‚¯é›»æµãŒè¦æ ¼ã‚’è¶…éã€‚ã‚»ãƒ«ãƒ»ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ã®ãƒªãƒ¼ã‚¯ãªã©ãŒåŸå› ã€‚ | Excessive leakage in standby mode. May be due to cell or junction leakage.             |
| Bin3 | ã‚¢ã‚¯ãƒ†ã‚£ãƒ–é›»æµç•°å¸¸                        | Active Current Fail              | å‹•ä½œä¸­ã®é›»æµãŒç•°å¸¸ã«é«˜ã„ã€‚ãƒ­ã‚¸ãƒƒã‚¯æš´èµ°ã‚„ã‚»ãƒ«ç ´å£Šãªã©ãŒåŸå› ã€‚                         | Abnormally high current during active operation. Caused by logic malfunction or damage. |
| Bin4 | ãƒ•ã‚¡ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ãƒã‚§ãƒƒã‚¯ä¸è‰¯                | Function Check Fail              | èª­ã¿å‡ºã—ï¼æ›¸ãè¾¼ã¿å¤±æ•—ã€ãƒ‘ã‚¿ãƒ¼ãƒ³åŒ–ã‘ã€ã‚¢ãƒ‰ãƒ¬ã‚¹ãƒ‡ã‚³ãƒ¼ãƒ‰ä¸è‰¯ãªã©ã€‚                     | Read/write failure, data corruption, address decoding issues.                          |
| Bin5 | ãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è‰¯                    | Pause Refresh Fail               | ã‚¹ã‚¿ãƒ³ãƒã‚¤ä¸­ã«ãƒ‡ãƒ¼ã‚¿ãŒä¿æŒã•ã‚Œãªã„ã€‚å¼±ã‚»ãƒ«ã«ã‚ˆã‚‹ãƒãƒ£ãƒ¼ã‚¸ä¿æŒä¸è¶³ã€‚                   | Charge loss during standby due to weak cell retention.                                 |
| Bin6 | ãƒ‡ã‚£ã‚¹ã‚¿ãƒ¼ãƒ–ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è‰¯              | Disturb Refresh Fail             | ä»–ã‚»ãƒ«ã®ã‚¢ã‚¯ã‚»ã‚¹ã«ã‚ˆã‚Šã€å¹²æ¸‰ã§ãƒªãƒ¼ã‚¯ãŒèª˜ç™ºã•ã‚Œä¿æŒåŠ›ãŒä½ä¸‹ã€‚                         | Cell disturbance due to access to neighboring rows; leads to retention loss.           |
| Bin7 | ãƒãƒ¼ã‚¸ãƒ³ä¸è‰¯ï¼ˆé›»åœ§ãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°ï¼‰          | Margin Fail (Voltage/Timing)     | å‹•ä½œã¯ã™ã‚‹ãŒã€é›»åœ§ï¼ˆVccï¼‰ã‚„ã‚¿ã‚¤ãƒŸãƒ³ã‚°ï¼ˆtRCDãªã©ï¼‰ã®ä½™è£•ãŒè¶³ã‚Šãšã€è¨­è¨ˆãƒãƒ¼ã‚¸ãƒ³ä¸è¶³ã€‚ | Functional but fails under marginal voltage/timing specs (e.g., Vcc, tRCD).            |

---

## ğŸ”§ ãƒ†ã‚¹ãƒˆå®Ÿè¡Œé †ã¨æ„å›³ / Test Execution Order and Rationale

- Bin1ã€œ3ï¼š**è‡´å‘½çš„DCä¸è‰¯** â†’ ãƒãƒƒãƒ—ãŒå…¨ãå‹•ä½œã—ãªã„ãŸã‚ã€æœ€åˆã«åˆ¤å®šã•ã‚Œã¾ã™ã€‚  
  Bins 1â€“3: **Fatal DC failures**, which prevent any functionality. Tested first.

- Bin4ï¼š**æ©Ÿèƒ½ãƒã‚§ãƒƒã‚¯** â†’ æœ€å°é™ã®DRAMæ©Ÿèƒ½ãŒã‚ã‚‹ã‹ã‚’ç¢ºèªã€‚  
  Bin 4: **Functionality check** for minimal DRAM operation.

- Bin5ã€œ6ï¼š**ä¿æŒç‰¹æ€§ãƒã‚§ãƒƒã‚¯** â†’ DRAMå›ºæœ‰ã®ã‚»ãƒ«ä¿æŒåŠ›ãƒ»å¹²æ¸‰è€æ€§ã®è©•ä¾¡ã€‚  
  Bins 5â€“6: **Retention behavior**, specific to DRAM cell characteristics.

- Bin7ï¼š**è¨­è¨ˆãƒãƒ¼ã‚¸ãƒ³ãƒã‚§ãƒƒã‚¯** â†’ æ­£å¸¸å‹•ä½œã™ã‚‹ãŒã‚¹ãƒšãƒƒã‚¯ä¿è¨¼å¤–ã€‚è»½åº¦ã®åˆ†é¡ã€‚  
  Bin 7: **Margin checks**. Device operates but falls outside design specifications.

---

## ğŸ§ª Bin5ãƒ»Bin6ã®ãƒ†ã‚¹ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³æ¦‚è¦ / Test Pattern Overview for Bin5 and Bin6

**Bin5ï¼ˆãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è‰¯ï¼‰ãŠã‚ˆã³ Bin6ï¼ˆãƒ‡ã‚£ã‚¹ã‚¿ãƒ¼ãƒ–ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è‰¯ï¼‰** ã¯ã€DRAMç‰¹æœ‰ã®ä¿æŒç‰¹æ€§ã«é–¢ã™ã‚‹ãƒ†ã‚¹ãƒˆã§ã™ã€‚ä»¥ä¸‹ã«ä»£è¡¨çš„ãªã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ã‚’ç¤ºã—ã¾ã™ã€‚

**Bin5 (Pause Refresh Fail)** and **Bin6 (Disturb Refresh Fail)** are specific to DRAM retention behavior. Representative wafer test patterns are outlined below.

---

### ğŸ”¹ Bin5ï¼šãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è‰¯ / Pause Refresh Fail

**ğŸ§ª ãƒ†ã‚¹ãƒˆç›®çš„ / Purpose**  
ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ã‚’ä¸€æ™‚åœæ­¢ã—ã€ã‚»ãƒ«ã®é›»è·ä¿æŒèƒ½åŠ›ï¼ˆãƒªãƒ†ãƒ³ã‚·ãƒ§ãƒ³ï¼‰ã‚’è©•ä¾¡ã™ã‚‹ã€‚  
To pause refresh and evaluate the cell's charge retention ability.

**ğŸ” ãƒ†ã‚¹ãƒˆæ‰‹é † / Procedure**  
1. ä»»æ„ãƒ‡ãƒ¼ã‚¿ï¼ˆä¾‹ï¼š0xAA, 0x55ï¼‰ã‚’å…¨ã‚»ãƒ«ã«æ›¸ãè¾¼ã¿  
2. ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ã‚’ä¸€å®šæ™‚é–“åœæ­¢ï¼ˆä¾‹ï¼š1s, 5s, 10sï¼‰  
3. ã‚»ãƒ«å†…å®¹ã‚’å…¨èª­ã¿å‡ºã—ã—ã€åŒ–ã‘ãƒ“ãƒƒãƒˆã‚’æ¤œå‡º  
â†’ å¼±ã‚»ãƒ«ã®ä¿æŒä¸è‰¯ã‚’ç¢ºèª  
<br>
1. Write data (e.g., 0xAA, 0x55) to all cells  
2. Pause refresh for a defined duration (e.g., 1s, 5s, 10s)  
3. Read out all cells and check for bit flips  
â†’ Detect weak retention cells

**âš™ï¸ ãƒ†ã‚¹ãƒˆæ¡ä»¶ / Conditions**  
- ãƒ‘ã‚¿ãƒ¼ãƒ³ï¼š0xAA / 0x55 alternating  
- æ¸©åº¦ï¼š25Â°C ã¾ãŸã¯é«˜æ¸©ï¼ˆ85Â°Cã€œ90Â°Cï¼‰  
- åˆ¤å®šåŸºæº–ï¼š1ãƒ“ãƒƒãƒˆä»¥ä¸Šã®èª¤ã‚Šã§Fail  
<br>
- Pattern: 0xAA / 0x55 alternating  
- Temperature: Room (25Â°C) or elevated (85Â°Câ€“90Â°C)  
- Fail Criteria: â‰¥ 1 bit error detected

---

### ğŸ”¸ Bin6ï¼šãƒ‡ã‚£ã‚¹ã‚¿ãƒ¼ãƒ–ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è‰¯ / Disturb Refresh Fail

**ğŸ§ª ãƒ†ã‚¹ãƒˆç›®çš„ / Purpose**  
éš£æ¥è¡Œã®æ¿€ã—ã„ã‚¢ã‚¯ã‚»ã‚¹ã«ã‚ˆã£ã¦ç”Ÿã˜ã‚‹ã‚»ãƒ«å¹²æ¸‰ï¼ˆDisturbï¼‰ã«ã‚ˆã‚‹ä¿æŒåŠ£åŒ–ã‚’è©•ä¾¡ã™ã‚‹ã€‚  
To evaluate retention degradation due to interference from aggressive access to neighboring rows.

**ğŸ” ãƒ†ã‚¹ãƒˆæ‰‹é † / Procedure**  
1. ã‚¿ãƒ¼ã‚²ãƒƒãƒˆè¡Œï¼ˆä¾‹ï¼šRow 100ï¼‰ã«ãƒ‡ãƒ¼ã‚¿æ›¸ãè¾¼ã¿  
2. éš£æ¥è¡Œï¼ˆRow 99, 101ï¼‰ã‚’é«˜é »åº¦ã‚¢ã‚¯ãƒ†ã‚£ãƒ–ï¼ˆä¾‹ï¼š100Kã€œ1Må›ï¼‰  
3. ã‚¿ãƒ¼ã‚²ãƒƒãƒˆè¡Œã‚’å†èª­ã¿å‡ºã—ã—ã€åŒ–ã‘ãƒ“ãƒƒãƒˆã‚’æ¤œå‡º  
â†’ å¹²æ¸‰ã«ã‚ˆã‚‹ãƒªãƒ¼ã‚¯ç™ºç”Ÿæœ‰ç„¡ã‚’è©•ä¾¡  
<br>
1. Write data to target row (e.g., Row 100)  
2. Repeatedly activate adjacent rows (e.g., Row 99 and 101, 100Kâ€“1M times)  
3. Read back target row and detect flipped bits  
â†’ Evaluate if disturbance-induced leakage occurred

**âš™ï¸ ãƒ†ã‚¹ãƒˆæ¡ä»¶ / Conditions**  
- ã‚¹ãƒˆãƒ¬ã‚¹ã‚¢ã‚¯ã‚»ã‚¹æ•°ï¼š100Kã€œ1Må›  
- æ¸©åº¦ï¼šé«˜æ¸©æ¡ä»¶ï¼ˆ85ã€œ90â„ƒï¼‰ã§å®Ÿæ–½  
- åˆ¤å®šåŸºæº–ï¼š1ãƒ“ãƒƒãƒˆä»¥ä¸Šã®èª¤ã‚Šã§Fail  
<br>
- Stress count: 100Kâ€“1M accesses  
- Temperature: Elevated (85Â°Câ€“90Â°C)  
- Fail Criteria: â‰¥ 1 bit error detected

---

## ğŸŒ¡ï¸ ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆã®æ¸©åº¦æ¡ä»¶ / Temperature Conditions in Wafer Test

ãƒ¡ãƒ¢ãƒªè£½å“ã®ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆã§ã¯ã€**ä»¥ä¸‹ã®æ¸©åº¦é †åºã§ãƒ†ã‚¹ãƒˆãŒå®Ÿæ–½ã•ã‚Œã‚‹**ã®ãŒä¸€èˆ¬çš„ã§ã™ï¼š

In memory wafer testing, it is common to run tests across the following temperature sequence:

| ãƒ•ã‚§ãƒ¼ã‚º / Phase | æ¸©åº¦æ¡ä»¶ / Temperature | èª¬æ˜ / Description |
|------------------|------------------------|--------------------|
| RTï¼ˆå¸¸æ¸©ï¼‰        | 25â€¯Â°C                  | åˆæœŸãƒ•ã‚¡ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ç¢ºèªã‚„ã‚¹ã‚¯ãƒªãƒ¼ãƒ‹ãƒ³ã‚°ç”¨é€”<br>Used for initial function check and screening |
| HTï¼ˆé«˜æ¸©ï¼‰        | 80â€¯Â°Cï¼ˆVSRAMã¯90â€¯Â°Cï¼‰   | ãƒªãƒ¼ã‚¯é›»æµãƒ»ä¿æŒç‰¹æ€§ã®è©•ä¾¡ã«æœ€é‡è¦ã€‚<br>Pause/Disturb FailãŒæœ€ã‚‚ç™ºç”Ÿã—ã‚„ã™ã„é ˜åŸŸã€‚<br>Critical for leakage and retention failures |
| LTï¼ˆä½æ¸©ï¼‰        | âˆ’25â€¯Â°C                 | ã‚¿ã‚¤ãƒŸãƒ³ã‚°ã‚„ãƒªãƒ†ãƒ³ã‚·ãƒ§ãƒ³ãƒãƒ¼ã‚¸ãƒ³ã®ä½æ¸©ä¾å­˜æ€§ç¢ºèª<br>Evaluate cold-temp behavior and margin |

> âœ… ç‰¹ã«VSRAMã§ã¯ã€**DRAMæ¨™æº–ã®80â„ƒä¿è¨¼ã‚’è¶…ãˆã‚‹90â„ƒã§ã®å®‰å®šå‹•ä½œ**ãŒæ±‚ã‚ã‚‰ã‚Œã€é«˜æ¸©ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆãŒåˆå¦ã‚’å·¦å³ã—ã¾ã™ã€‚  
> VSRAM products require stable operation at 90Â°C, making HT wafer testing essential.

---

## ğŸ“ æ•™è‚²çš„è£œè¶³ / Educational Notes

- ãƒ•ã‚§ã‚¤ãƒ«ã‚¹ãƒˆãƒƒãƒ—æ–¹å¼ã«ã‚ˆã‚Šã€**è‡´å‘½çš„ãªä¸è‰¯ã§å³BinæŒ¯ã‚Šåˆ†ã‘ãŒè¡Œã‚ã‚Œã‚‹**ã€‚  
  Fail-stop ensures early binning when a fatal error is detected.

- Bin7ã¯**ãƒ•ã‚¡ãƒ³ã‚¯ã‚·ãƒ§ãƒ³é€šéå¾Œã«ã®ã¿è©•ä¾¡**ã•ã‚Œã‚‹ãŸã‚ã€ãƒ†ã‚¹ãƒˆã®æœ€å¾Œã«å®Ÿæ–½ã•ã‚Œã‚‹ã€‚  
  Bin 7 is executed **only after passing functional checks**.

- å„Binã¯ã€**æ­©ç•™ã¾ã‚Šåˆ†æãƒ»ãƒãƒ¼ãƒ³ã‚¤ãƒ³ã¨ã®ç›¸é–¢ãƒ»çµ±è¨ˆåˆ†æï¼ˆParetoç­‰ï¼‰**ã«æ´»ç”¨å¯èƒ½ã€‚  
  Bins can be used for **yield analysis, burn-in correlation, and Pareto studies**.

---

## ğŸ“ ä½¿ç”¨ä¾‹ / Application Example

ã“ã®åˆ†é¡ã¯ã€ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆä»•æ§˜æ›¸ã€æ•™è‚²è³‡æ–™ã€å·¥ç¨‹æ”¹å–„ãƒ¬ãƒãƒ¼ãƒˆã€æ­©ç•™ã¾ã‚Šãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒˆãªã©ã«åˆ©ç”¨ã§ãã¾ã™ã€‚

This classification can be used in wafer test specs, educational documents, process improvement reports, and yield debugging.

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links

- ğŸ“„ [`DRAM_Startup_64M_1998.md`](../in1998/DRAM_Startup_64M_1998.md)  
- ğŸ“„ [`VSRAM_2001.md`](../in2001/VSRAM_2001.md)
