{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544461383830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544461383832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 18:03:03 2018 " "Processing started: Mon Dec 10 18:03:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544461383832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544461383832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_ia -c bus_ia " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_ia -c bus_ia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544461383832 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544461384303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_tick1000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_tick1000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_tick1000-montage " "Found design unit 1: wrapper_tick1000-montage" {  } { { "wrapper_tick1000.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/wrapper_tick1000.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461384986 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_tick1000 " "Found entity 1: wrapper_tick1000" {  } { { "wrapper_tick1000.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/wrapper_tick1000.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461384986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461384986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_hinit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_hinit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_hinit-montage " "Found design unit 1: wrapper_hinit-montage" {  } { { "wrapper_hinit.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/wrapper_hinit.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461384995 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_hinit " "Found entity 1: wrapper_hinit" {  } { { "wrapper_hinit.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/wrapper_hinit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461384995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461384995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_ss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_ss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_ss-montage " "Found design unit 1: wrapper_ss-montage" {  } { { "wrapper_ss.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/wrapper_ss.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385002 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_ss " "Found entity 1: wrapper_ss" {  } { { "wrapper_ss.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/wrapper_ss.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tickswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tickswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tickswitch-montage " "Found design unit 1: tickswitch-montage" {  } { { "tickswitch.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/tickswitch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385008 ""} { "Info" "ISGN_ENTITY_NAME" "1 tickswitch " "Found entity 1: tickswitch" {  } { { "tickswitch.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/tickswitch.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serpentinmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serpentinmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serpentinmux-montage " "Found design unit 1: serpentinmux-montage" {  } { { "serpentinmux.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinmux.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385014 ""} { "Info" "ISGN_ENTITY_NAME" "1 serpentinmux " "Found entity 1: serpentinmux" {  } { { "serpentinmux.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinmux.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serpentinantihoraire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serpentinantihoraire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serpentinantihoraire-montage " "Found design unit 1: serpentinantihoraire-montage" {  } { { "serpentinantihoraire.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinantihoraire.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385020 ""} { "Info" "ISGN_ENTITY_NAME" "1 serpentinantihoraire " "Found entity 1: serpentinantihoraire" {  } { { "serpentinantihoraire.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinantihoraire.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sept.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sept.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sept-arch " "Found design unit 1: sept-arch" {  } { { "sept.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/sept.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385026 ""} { "Info" "ISGN_ENTITY_NAME" "1 sept " "Found entity 1: sept" {  } { { "sept.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/sept.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serpentinhoraire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serpentinhoraire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serpentinhoraire-montage " "Found design unit 1: serpentinhoraire-montage" {  } { { "serpentinhoraire.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinhoraire.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385032 ""} { "Info" "ISGN_ENTITY_NAME" "1 serpentinhoraire " "Found entity 1: serpentinhoraire" {  } { { "serpentinhoraire.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinhoraire.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serpentinprog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serpentinprog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serpentinprog-montage " "Found design unit 1: serpentinprog-montage" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385039 ""} { "Info" "ISGN_ENTITY_NAME" "1 serpentinprog " "Found entity 1: serpentinprog" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serpentinclignonant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serpentinclignonant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serpentinclignotant-montage " "Found design unit 1: serpentinclignotant-montage" {  } { { "serpentinclignonant.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinclignonant.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385046 ""} { "Info" "ISGN_ENTITY_NAME" "1 serpentinclignotant " "Found entity 1: serpentinclignotant" {  } { { "serpentinclignonant.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinclignonant.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moduler-montage " "Found design unit 1: moduler-montage" {  } { { "moduler.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/moduler.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385052 ""} { "Info" "ISGN_ENTITY_NAME" "1 moduler " "Found entity 1: moduler" {  } { { "moduler.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/moduler.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h100-montage " "Found design unit 1: h100-montage" {  } { { "h100.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h100.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385059 ""} { "Info" "ISGN_ENTITY_NAME" "1 h100 " "Found entity 1: h100" {  } { { "h100.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h100.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h10-montage " "Found design unit 1: h10-montage" {  } { { "h10.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h10.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385066 ""} { "Info" "ISGN_ENTITY_NAME" "1 h10 " "Found entity 1: h10" {  } { { "h10.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h10.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terminateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file terminateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 terminateur-montage " "Found design unit 1: terminateur-montage" {  } { { "terminateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateur.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385074 ""} { "Info" "ISGN_ENTITY_NAME" "1 terminateur " "Found entity 1: terminateur" {  } { { "terminateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateur.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initiateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file initiateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initiateur-Montage " "Found design unit 1: initiateur-Montage" {  } { { "initiateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/initiateur.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385081 ""} { "Info" "ISGN_ENTITY_NAME" "1 initiateur " "Found entity 1: initiateur" {  } { { "initiateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/initiateur.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terminateurSplit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file terminateurSplit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 terminateurSplit-Montage " "Found design unit 1: terminateurSplit-Montage" {  } { { "terminateurSplit.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateurSplit.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385087 ""} { "Info" "ISGN_ENTITY_NAME" "1 terminateurSplit " "Found entity 1: terminateurSplit" {  } { { "terminateurSplit.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateurSplit.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232in-montage " "Found design unit 1: rs232in-montage" {  } { { "rs232in.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232in.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385094 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232in " "Found entity 1: rs232in" {  } { { "rs232in.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232in.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plus12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plus12-Montage " "Found design unit 1: plus12-Montage" {  } { { "plus12.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/plus12.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385101 ""} { "Info" "ISGN_ENTITY_NAME" "1 plus12 " "Found entity 1: plus12" {  } { { "plus12.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/plus12.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232out-montage " "Found design unit 1: rs232out-montage" {  } { { "rs232out.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232out.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385109 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232out " "Found entity 1: rs232out" {  } { { "rs232out.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232out.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_ia.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bus_ia.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bus_ia " "Found entity 1: bus_ia" {  } { { "bus_ia.bdf" "" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544461385116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544461385116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus_ia " "Elaborating entity \"bus_ia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544461385287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232out rs232out:inst6 " "Elaborating entity \"rs232out\" for hierarchy \"rs232out:inst6\"" {  } { { "bus_ia.bdf" "inst6" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 224 1728 1888 336 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "terminateurSplit terminateurSplit:inst5 " "Elaborating entity \"terminateurSplit\" for hierarchy \"terminateurSplit:inst5\"" {  } { { "bus_ia.bdf" "inst5" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 240 1440 1632 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "terminateur terminateur:inst3 " "Elaborating entity \"terminateur\" for hierarchy \"terminateur:inst3\"" {  } { { "bus_ia.bdf" "inst3" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 208 1032 1256 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus12 plus12:inst2 " "Elaborating entity \"plus12\" for hierarchy \"plus12:inst2\"" {  } { { "bus_ia.bdf" "inst2" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 224 760 968 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385336 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug plus12.vhd(69) " "VHDL Signal Declaration warning at plus12.vhd(69): used implicit default value for signal \"debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "plus12.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/plus12.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544461385338 "|bus_ia|plus12:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_tick1000 wrapper_tick1000:inst16 " "Elaborating entity \"wrapper_tick1000\" for hierarchy \"wrapper_tick1000:inst16\"" {  } { { "bus_ia.bdf" "inst16" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 192 456 664 336 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h100 h100:inst20 " "Elaborating entity \"h100\" for hierarchy \"h100:inst20\"" {  } { { "bus_ia.bdf" "inst20" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 480 256 392 592 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_hinit wrapper_hinit:inst7 " "Elaborating entity \"wrapper_hinit\" for hierarchy \"wrapper_hinit:inst7\"" {  } { { "bus_ia.bdf" "inst7" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 216 -160 48 360 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initiateur initiateur:inst " "Elaborating entity \"initiateur\" for hierarchy \"initiateur:inst\"" {  } { { "bus_ia.bdf" "inst" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 240 -488 -280 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232in rs232in:inst4 " "Elaborating entity \"rs232in\" for hierarchy \"rs232in:inst4\"" {  } { { "bus_ia.bdf" "inst4" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 256 -832 -664 368 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_ss wrapper_ss:inst14 " "Elaborating entity \"wrapper_ss\" for hierarchy \"wrapper_ss:inst14\"" {  } { { "bus_ia.bdf" "inst14" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 200 152 360 344 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h10 h10:inst9 " "Elaborating entity \"h10\" for hierarchy \"h10:inst9\"" {  } { { "bus_ia.bdf" "inst9" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 480 816 944 592 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tickswitch tickswitch:inst1 " "Elaborating entity \"tickswitch\" for hierarchy \"tickswitch:inst1\"" {  } { { "bus_ia.bdf" "inst1" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 712 808 936 824 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduler moduler:inst10 " "Elaborating entity \"moduler\" for hierarchy \"moduler:inst10\"" {  } { { "bus_ia.bdf" "inst10" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 656 576 704 800 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serpentinprog serpentinprog:inst15 " "Elaborating entity \"serpentinprog\" for hierarchy \"serpentinprog:inst15\"" {  } { { "bus_ia.bdf" "inst15" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 904 672 856 1016 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serpentinmux serpentinmux:inst28 " "Elaborating entity \"serpentinmux\" for hierarchy \"serpentinmux:inst28\"" {  } { { "bus_ia.bdf" "inst28" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 928 0 248 1072 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serpentinclignotant serpentinclignotant:inst8 " "Elaborating entity \"serpentinclignotant\" for hierarchy \"serpentinclignotant:inst8\"" {  } { { "bus_ia.bdf" "inst8" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 1008 -376 -216 1088 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385422 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Config\[223..14\] serpentinclignonant.vhd(12) " "Using initial value X (don't care) for net \"Config\[223..14\]\" at serpentinclignonant.vhd(12)" {  } { { "serpentinclignonant.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinclignonant.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544461385424 "|bus_ia|serpentinclignotant:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serpentinhoraire serpentinhoraire:inst11 " "Elaborating entity \"serpentinhoraire\" for hierarchy \"serpentinhoraire:inst11\"" {  } { { "bus_ia.bdf" "inst11" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 896 -376 -216 976 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385427 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Config\[223..42\] serpentinhoraire.vhd(13) " "Using initial value X (don't care) for net \"Config\[223..42\]\" at serpentinhoraire.vhd(13)" {  } { { "serpentinhoraire.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinhoraire.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544461385429 "|bus_ia|serpentinhoraire:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serpentinantihoraire serpentinantihoraire:inst13 " "Elaborating entity \"serpentinantihoraire\" for hierarchy \"serpentinantihoraire:inst13\"" {  } { { "bus_ia.bdf" "inst13" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 792 -376 -216 872 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385435 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Config\[223..42\] serpentinantihoraire.vhd(13) " "Using initial value X (don't care) for net \"Config\[223..42\]\" at serpentinantihoraire.vhd(13)" {  } { { "serpentinantihoraire.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinantihoraire.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544461385439 "|bus_ia|serpentinantihoraire:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sept sept:inst12 " "Elaborating entity \"sept\" for hierarchy \"sept:inst12\"" {  } { { "bus_ia.bdf" "inst12" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 1016 920 1072 1096 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544461385449 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "h10.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h10.vhd" 53 -1 0 } } { "tickswitch.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/tickswitch.vhd" 49 -1 0 } } { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 62 -1 0 } } { "wrapper_ss.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/wrapper_ss.vhd" 86 -1 0 } } { "wrapper_hinit.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/wrapper_hinit.vhd" 87 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1544461386420 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1544461386421 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "moduler:inst10\|C\[4\] moduler:inst10\|C\[4\]~_emulated moduler:inst10\|C\[4\]~1 " "Register \"moduler:inst10\|C\[4\]\" is converted into an equivalent circuit using register \"moduler:inst10\|C\[4\]~_emulated\" and latch \"moduler:inst10\|C\[4\]~1\"" {  } { { "moduler.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/moduler.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1544461386421 "|bus_ia|moduler:inst10|C[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "moduler:inst10\|C\[3\] moduler:inst10\|C\[3\]~_emulated moduler:inst10\|C\[3\]~5 " "Register \"moduler:inst10\|C\[3\]\" is converted into an equivalent circuit using register \"moduler:inst10\|C\[3\]~_emulated\" and latch \"moduler:inst10\|C\[3\]~5\"" {  } { { "moduler.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/moduler.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1544461386421 "|bus_ia|moduler:inst10|C[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "moduler:inst10\|C\[2\] moduler:inst10\|C\[2\]~_emulated moduler:inst10\|C\[2\]~9 " "Register \"moduler:inst10\|C\[2\]\" is converted into an equivalent circuit using register \"moduler:inst10\|C\[2\]~_emulated\" and latch \"moduler:inst10\|C\[2\]~9\"" {  } { { "moduler.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/moduler.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1544461386421 "|bus_ia|moduler:inst10|C[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "moduler:inst10\|C\[1\] moduler:inst10\|C\[1\]~_emulated moduler:inst10\|C\[1\]~13 " "Register \"moduler:inst10\|C\[1\]\" is converted into an equivalent circuit using register \"moduler:inst10\|C\[1\]~_emulated\" and latch \"moduler:inst10\|C\[1\]~13\"" {  } { { "moduler.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/moduler.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1544461386421 "|bus_ia|moduler:inst10|C[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "moduler:inst10\|C\[0\] moduler:inst10\|C\[0\]~_emulated moduler:inst10\|C\[0\]~17 " "Register \"moduler:inst10\|C\[0\]\" is converted into an equivalent circuit using register \"moduler:inst10\|C\[0\]~_emulated\" and latch \"moduler:inst10\|C\[0\]~17\"" {  } { { "moduler.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/moduler.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1544461386421 "|bus_ia|moduler:inst10|C[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1544461386421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544461389771 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544461389771 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1294 " "Implemented 1294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544461389928 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544461389928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1265 " "Implemented 1265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544461389928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544461389928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544461390568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 18:03:10 2018 " "Processing ended: Mon Dec 10 18:03:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544461390568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544461390568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544461390568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544461390568 ""}
