/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  wire [13:0] _02_;
  wire [7:0] _03_;
  wire [8:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [10:0] celloutsig_0_34z;
  wire [13:0] celloutsig_0_35z;
  reg [5:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [13:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [6:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[47] ? in_data[73] : in_data[17];
  assign celloutsig_0_26z = celloutsig_0_4z[2] ? celloutsig_0_18z[4] : celloutsig_0_5z[3];
  assign celloutsig_0_28z = celloutsig_0_14z ? celloutsig_0_16z : _00_;
  assign celloutsig_0_42z = ~((celloutsig_0_35z[1] | celloutsig_0_34z[3]) & (celloutsig_0_13z | celloutsig_0_11z[5]));
  assign celloutsig_0_45z = ~((celloutsig_0_3z[3] | celloutsig_0_5z[1]) & (celloutsig_0_8z | celloutsig_0_14z));
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_2z[1] | in_data[96]));
  assign celloutsig_0_14z = ~((celloutsig_0_5z[0] | celloutsig_0_11z[5]) & (in_data[91] | celloutsig_0_6z));
  assign celloutsig_0_33z = ~((celloutsig_0_3z[3] | celloutsig_0_3z[2]) & (celloutsig_0_17z | celloutsig_0_27z));
  assign celloutsig_0_20z = celloutsig_0_3z[5] | celloutsig_0_7z;
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[76]);
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z } + { celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_16z = { _01_[13], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z } + { _02_[13:12], celloutsig_1_8z };
  reg [7:0] _17_;
  always_ff @(posedge clkin_data[160], posedge clkin_data[128])
    if (clkin_data[128]) _17_ <= 8'h00;
    else _17_ <= { celloutsig_1_1z[3:1], celloutsig_1_1z, celloutsig_1_3z };
  assign { _03_[7:6], _01_[13], _03_[4], _02_[13:12], _03_[1:0] } = _17_;
  reg [8:0] _18_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _18_ <= 9'h000;
    else _18_ <= { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _04_[8], _00_, _04_[6:0] } = _18_;
  assign celloutsig_0_9z = { celloutsig_0_3z[5:4], celloutsig_0_5z, celloutsig_0_8z } & celloutsig_0_4z;
  assign celloutsig_1_8z = { in_data[130:127], _03_[7:6], _01_[13], _03_[4], _02_[13:12], _03_[1:0] } / { 1'h1, celloutsig_1_2z[1], celloutsig_1_2z[2:1], celloutsig_1_2z[1], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_1z[0], celloutsig_1_9z, _03_[7:6], _01_[13], _03_[4], _02_[13:12], _03_[1:0], celloutsig_1_7z } / { 1'h1, celloutsig_1_16z[10:2], celloutsig_1_0z };
  assign celloutsig_0_21z = celloutsig_0_9z / { 1'h1, celloutsig_0_3z[2:0], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_1_6z = { celloutsig_1_5z[1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } === { _01_[13], _03_[4], _02_[13:12], celloutsig_1_0z, celloutsig_1_2z[2:1] };
  assign celloutsig_0_24z = { _00_, _04_[6:2] } === { celloutsig_0_22z[4:0], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[166:164] && in_data[102:100];
  assign celloutsig_0_47z = ! { celloutsig_0_4z[6:3], celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_33z, celloutsig_0_8z };
  assign celloutsig_0_8z = ! { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_29z = ! { celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_27z };
  assign celloutsig_0_30z = { in_data[84:61], celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_19z } < { celloutsig_0_9z[5:3], celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_1z[2:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, in_data[115:111] };
  assign celloutsig_0_5z = - { celloutsig_0_3z[5:4], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_35z = ~ { celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_1z, _04_[8], _00_, _04_[6:0], celloutsig_0_26z };
  assign celloutsig_1_1z = ~ { in_data[151:149], celloutsig_1_0z };
  assign celloutsig_0_18z = ~ { celloutsig_0_11z[2:0], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_22z = ~ celloutsig_0_4z[6:1];
  assign celloutsig_0_6z = & { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_7z = & in_data[49:38];
  assign celloutsig_0_44z = | { celloutsig_0_11z[6:2], celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_24z };
  assign celloutsig_0_16z = | { _04_[4:2], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_19z = | { celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_1_7z = celloutsig_1_3z & celloutsig_1_5z[2];
  assign celloutsig_1_9z = celloutsig_1_7z & celloutsig_1_3z;
  assign celloutsig_0_10z = celloutsig_0_6z & celloutsig_0_1z;
  assign celloutsig_0_12z = celloutsig_0_3z[5] & celloutsig_0_1z;
  assign celloutsig_0_13z = | in_data[71:60];
  assign celloutsig_0_17z = | { _04_[5:4], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_27z = | celloutsig_0_9z[4:1];
  assign celloutsig_0_34z = { celloutsig_0_3z[5:4], celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_1z } << { celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_21z };
  assign celloutsig_0_46z = { _04_[4:1], celloutsig_0_6z, celloutsig_0_44z, celloutsig_0_4z, celloutsig_0_42z } << { celloutsig_0_34z, celloutsig_0_30z, celloutsig_0_7z, celloutsig_0_45z };
  assign celloutsig_1_18z = in_data[190:187] << celloutsig_1_1z;
  always_latch
    if (!clkin_data[96]) celloutsig_0_3z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_3z = { in_data[57:56], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (clkin_data[96]) celloutsig_0_11z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_1_2z[2:1] = ~ { celloutsig_1_1z[2], celloutsig_1_0z };
  assign _01_[12:0] = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z };
  assign _02_[11:0] = celloutsig_1_8z;
  assign { _03_[5], _03_[3:2] } = { _01_[13], _02_[13:12] };
  assign _04_[7] = _00_;
  assign celloutsig_1_2z[0] = celloutsig_1_2z[1];
  assign { out_data[131:128], out_data[106:96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
