// Seed: 406505149
module module_0 (
    input id_0,
    input uwire id_1,
    input id_2,
    output id_3,
    input logic id_4
    , id_11,
    output id_5,
    output logic id_6
    , id_12, id_13,
    input id_7,
    input logic id_8,
    output id_9,
    input id_10
);
  logic id_14;
  assign id_14 = 1;
  assign id_3  = 1 - (1);
  logic id_15;
  function id_16;
    input id_17;
    begin
      if (id_15) begin
        id_3 = id_12;
        id_13 <= id_1[1'b0];
      end
      id_13 = id_11;
    end
  endfunction
  logic id_18, id_19;
  defparam id_20.id_21 = 1;
  logic id_22;
  logic id_23;
  logic id_24;
  defparam id_25.id_26 = (1);
endmodule
