#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: joker.ece.northwestern.edu

# Fri Mar  1 13:01:27 2024

#Implementation: rev_2


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126571
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126571
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR.sv" (library work)
Verilog syntax check successful!
Selecting top level module FIR
@N: CG364 :"/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR.sv":1:7:1:9|Synthesizing module FIR in library work.
Running optimization stage 1 on FIR .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar  1 13:01:27 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126571
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: NF107 :"/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR.sv":1:7:1:9|Selected library: work cell: FIR view verilog as top level
@N: NF107 :"/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR.sv":1:7:1:9|Selected library: work cell: FIR view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar  1 13:01:27 2024

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

@W:: Distributed compilation : All files are passed to distribution points
Divided design in to 1 groups
@L:"/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/synwork//distcomp/distcomp0/distcomp0.log" "Log file for distribution node work.FIR.verilog "
Compiling work_FIR_verilog as a separate process
Compilation of node work.FIR finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:01s, Total real run time = 0h:00m:01s

Distributed Compiler Report
***************************

DP Name              Status      Start time     End Time       Total Real Time     Log File                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.FIR.verilog     Success     0h:00m:00s     0h:00m:01s     0h:00m:01s          /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/synwork//distcomp/distcomp0/distcomp0.log
========================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126571
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar  1 13:01:29 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar  1 13:01:30 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126571
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: NF107 :"/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR.sv":1:7:1:9|Selected library: work cell: FIR view verilog as top level
@N: NF107 :"/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR.sv":1:7:1:9|Selected library: work cell: FIR view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar  1 13:01:31 2024

###########################################################]
Premap Report

# Fri Mar  1 13:01:31 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126571
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/FIR_scck.rpt 
Printing clock  summary report in "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/FIR_scck.rpt" file 
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)



Clock Summary
******************

          Start         Requested     Requested     Clock        Clock                     Clock
Level     Clock         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
0 -       FIR|clock     134.4 MHz     7.438         inferred     Autoconstr_clkgroup_0     307  
================================================================================================



Clock Load Summary
***********************

              Clock     Source          Clock Pin                    Non-clock Pin     Non-clock Pin
Clock         Load      Pin             Seq Example                  Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------
FIR|clock     307       clock(port)     shiftRegNow\[0\][31:0].C     -                 -            
====================================================================================================

@W: MT529 :"/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR.sv":69:4:69:12|Found inferred clock FIR|clock which controls 307 sequential elements including dotProd[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/FIR.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

Encoding state machine state_s[2:0] (in view: work.FIR(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 32MB peak: 118MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar  1 13:01:31 2024

###########################################################]
Map & Optimize Report

# Fri Mar  1 13:01:31 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126571
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 128MB)

@N: MO231 :"/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR.sv":69:4:69:12|Found counter in view:work.FIR(verilog) instance shiftCounter_s[7:0] 
@N: MO231 :"/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR.sv":69:4:69:12|Found counter in view:work.FIR(verilog) instance multCounter_s[7:0] 
Encoding state machine state_s[2:0] (in view: work.FIR(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 128MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 128MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 128MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 128MB)

@A: BN291 :|Boundary register shiftRegNow\[0\][18] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][19] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][20] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][21] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][22] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][23] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][24] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][25] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][26] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][27] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][28] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][29] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][30] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][31] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][0] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][1] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][2] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][3] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][4] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][5] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][6] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][7] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][8] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][9] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][10] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][11] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][12] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][13] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][14] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][15] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][16] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][17] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[0] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[1] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[2] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[3] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[4] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[5] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[6] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[7] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[8] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[9] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[10] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[11] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[12] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[13] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[14] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[15] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[16] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[17] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[18] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[19] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[20] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[21] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[22] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[23] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[24] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[25] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[26] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[27] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[28] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[29] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[30] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[31] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :|Removing sequential instance shiftRegNow\[7\][17:0] (in view: work.FIR(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :|Boundary register shiftRegNow\[0\]_0[17:0] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][31:18] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\][31:18] (in view: ScratchLib.cell19(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register shiftRegNow\[0\]_0[17:0] (in view: ScratchLib.cell11(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[0] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[1] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[2] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[3] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[4] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[5] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[6] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[7] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[8] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[9] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[10] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[11] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[12] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[13] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[14] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[15] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[16] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[17] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[18] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[19] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[20] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[21] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[22] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[23] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[24] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[25] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[26] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[27] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[28] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[29] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[30] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :|Boundary register dotProd[31] (in view: work.FIR(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 138MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 258 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     
--------------------------------------------------------------------------------------------
@K:CKID0001       clock_in            cycloneive_io_ibuf     258        shiftRegNow\[3\][10]
============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 114MB peak: 138MB)

Writing Analyst data base /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/synwork/FIR_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 128MB peak: 138MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 132MB peak: 138MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
Writing FDC file /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/FIR_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 129MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 130MB peak: 138MB)

@W: MT420 |Found inferred clock FIR|clock with period 11.65ns. Please declare a user-defined clock on port clock.


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Mar  1 13:01:36 2024
#


Top view:               FIR
Requested Frequency:    85.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.055

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
FIR|clock          85.9 MHz      73.0 MHz      11.646        13.702        -2.055     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
FIR|clock  FIR|clock  |  11.647      -2.055  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FIR|clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                                                Arrival           
Instance                                      Reference     Type                                 Pin           Net                                    Time        Slack 
                                              Clock                                                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
dotProdSubOps\[7\]_2_ml_ml_muladd_0[31:0]     clock1        FIR_SYN_MULT_ADD_1_18_18_36_0_15     result[0]     dotProdSubOps\[7\]_2_ml_ml_16_F[0]     4.271       -2.055
dotProdSubOps\[5\]_2_ml_ml_muladd_0[31:0]     clock1        FIR_SYN_MULT_ADD_1_18_18_36_0_13     result[0]     dotProdSubOps\[5\]_2_ml_ml_20_F[0]     4.271       -2.049
dotProdSubOps\[6\]_2_ml_ml_muladd_0[31:0]     clock1        FIR_SYN_MULT_ADD_1_18_18_36_0_14     result[0]     dotProdSubOps\[6\]_2_ml_ml_18_F[0]     4.271       -2.044
dotProdSubOps\[4\]_2_ml_ml_muladd_0[31:0]     clock1        FIR_SYN_MULT_ADD_1_18_18_36_0_12     result[0]     dotProdSubOps\[4\]_2_ml_ml_22_F[0]     4.271       -2.038
dotProdSubOps\[7\]_2_ml_ml_muladd_0[31:0]     clock1        FIR_SYN_MULT_ADD_1_18_18_36_0_15     result[1]     dotProdSubOps\[7\]_2_ml_ml_16_F[1]     4.271       -1.989
dotProdSubOps\[5\]_2_ml_ml_muladd_0[31:0]     clock1        FIR_SYN_MULT_ADD_1_18_18_36_0_13     result[1]     dotProdSubOps\[5\]_2_ml_ml_20_F[1]     4.271       -1.983
dotProdSubOps\[6\]_2_ml_ml_muladd_0[31:0]     clock1        FIR_SYN_MULT_ADD_1_18_18_36_0_14     result[1]     dotProdSubOps\[6\]_2_ml_ml_18_F[1]     4.271       -1.983
dotProdSubOps\[4\]_2_ml_ml_muladd_0[31:0]     clock1        FIR_SYN_MULT_ADD_1_18_18_36_0_12     result[1]     dotProdSubOps\[4\]_2_ml_ml_22_F[1]     4.271       -1.977
dotProdSubOps\[7\]_2_ml_ml_muladd_0[31:0]     clock1        FIR_SYN_MULT_ADD_1_18_18_36_0_15     result[2]     dotProdSubOps\[7\]_2_ml_ml_16_F[2]     4.271       -1.923
dotProdSubOps\[5\]_2_ml_ml_muladd_0[31:0]     clock1        FIR_SYN_MULT_ADD_1_18_18_36_0_13     result[2]     dotProdSubOps\[5\]_2_ml_ml_20_F[2]     4.271       -1.917
========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                          Required           
Instance        Reference     Type       Pin     Net                              Time         Slack 
                Clock                                                                                
-----------------------------------------------------------------------------------------------------
dotProd[31]     FIR|clock     dffeas     d       un15_dotProd_c_sip_sip_add13     12.174       -2.055
dotProd[30]     FIR|clock     dffeas     d       un15_dotProd_c_sip_sip_add12     12.174       -1.989
dotProd[29]     FIR|clock     dffeas     d       un15_dotProd_c_sip_sip_add11     12.174       -1.923
dotProd[28]     FIR|clock     dffeas     d       un15_dotProd_c_sip_sip_add10     12.174       -1.857
dotProd[27]     FIR|clock     dffeas     d       un15_dotProd_c_sip_sip_add9      12.174       -1.791
dotProd[26]     FIR|clock     dffeas     d       un15_dotProd_c_sip_sip_add8      12.174       -1.725
dotProd[25]     FIR|clock     dffeas     d       un15_dotProd_c_sip_sip_add7      12.174       -1.659
dotProd[24]     FIR|clock     dffeas     d       un15_dotProd_c_sip_sip_add6      12.174       -1.593
dotProd[23]     FIR|clock     dffeas     d       un15_dotProd_c_sip_sip_add5      12.174       -1.527
dotProd[22]     FIR|clock     dffeas     d       un15_dotProd_c_sip_sip_add4      12.174       -1.461
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.646
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.229
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.055

    Number of logic level(s):                38
    Starting point:                          dotProdSubOps\[7\]_2_ml_ml_muladd_0[31:0] / result[0]
    Ending point:                            dotProd[31] / d
    The start point is clocked by            FIR|clock [rising] on pin clock0
    The end   point is clocked by            FIR|clock [rising] on pin clk

Instance / Net                                                                          Pin           Pin               Arrival     No. of    
Name                                               Type                                 Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
dotProdSubOps\[7\]_2_ml_ml_muladd_0[31:0]          FIR_SYN_MULT_ADD_1_18_18_36_0_15     result[0]     Out     4.271     4.271       -         
dotProdSubOps\[7\]_2_ml_ml_16_F[0]                 Net                                  -             -       0.935     -           1         
un15_dotProd_c_sip_fmip_1_add0                     cycloneive_lcell_comb                datab         In      -         5.206       -         
un15_dotProd_c_sip_fmip_1_add0                     cycloneive_lcell_comb                cout          Out     0.509     5.715       -         
un15_dotProd_c_sip_fmip_1_carry_0                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add1                     cycloneive_lcell_comb                cin           In      -         5.715       -         
un15_dotProd_c_sip_fmip_1_add1                     cycloneive_lcell_comb                cout          Out     0.066     5.781       -         
un15_dotProd_c_sip_fmip_1_carry_1                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add2                     cycloneive_lcell_comb                cin           In      -         5.781       -         
un15_dotProd_c_sip_fmip_1_add2                     cycloneive_lcell_comb                cout          Out     0.066     5.847       -         
un15_dotProd_c_sip_fmip_1_carry_2                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add3                     cycloneive_lcell_comb                cin           In      -         5.847       -         
un15_dotProd_c_sip_fmip_1_add3                     cycloneive_lcell_comb                cout          Out     0.066     5.913       -         
un15_dotProd_c_sip_fmip_1_carry_3                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add4                     cycloneive_lcell_comb                cin           In      -         5.913       -         
un15_dotProd_c_sip_fmip_1_add4                     cycloneive_lcell_comb                cout          Out     0.066     5.979       -         
un15_dotProd_c_sip_fmip_1_carry_4                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add5                     cycloneive_lcell_comb                cin           In      -         5.979       -         
un15_dotProd_c_sip_fmip_1_add5                     cycloneive_lcell_comb                cout          Out     0.066     6.045       -         
un15_dotProd_c_sip_fmip_1_carry_5                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add6                     cycloneive_lcell_comb                cin           In      -         6.045       -         
un15_dotProd_c_sip_fmip_1_add6                     cycloneive_lcell_comb                cout          Out     0.066     6.111       -         
un15_dotProd_c_sip_fmip_1_carry_6                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add7                     cycloneive_lcell_comb                cin           In      -         6.111       -         
un15_dotProd_c_sip_fmip_1_add7                     cycloneive_lcell_comb                cout          Out     0.066     6.177       -         
un15_dotProd_c_sip_fmip_1_carry_7                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add8                     cycloneive_lcell_comb                cin           In      -         6.177       -         
un15_dotProd_c_sip_fmip_1_add8                     cycloneive_lcell_comb                cout          Out     0.066     6.243       -         
un15_dotProd_c_sip_fmip_1_carry_8                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add9                     cycloneive_lcell_comb                cin           In      -         6.243       -         
un15_dotProd_c_sip_fmip_1_add9                     cycloneive_lcell_comb                cout          Out     0.066     6.309       -         
un15_dotProd_c_sip_fmip_1_carry_9                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add10                    cycloneive_lcell_comb                cin           In      -         6.309       -         
un15_dotProd_c_sip_fmip_1_add10                    cycloneive_lcell_comb                cout          Out     0.066     6.375       -         
un15_dotProd_c_sip_fmip_1_carry_10                 Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add11                    cycloneive_lcell_comb                cin           In      -         6.375       -         
un15_dotProd_c_sip_fmip_1_add11                    cycloneive_lcell_comb                cout          Out     0.066     6.441       -         
un15_dotProd_c_sip_fmip_1_carry_11                 Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add12                    cycloneive_lcell_comb                cin           In      -         6.441       -         
un15_dotProd_c_sip_fmip_1_add12                    cycloneive_lcell_comb                cout          Out     0.066     6.507       -         
un15_dotProd_c_sip_fmip_1_carry_12                 Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add13                    cycloneive_lcell_comb                cin           In      -         6.507       -         
un15_dotProd_c_sip_fmip_1_add13                    cycloneive_lcell_comb                cout          Out     0.066     6.573       -         
un15_dotProd_c_sip_fmip_1_carry_13                 Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add14                    cycloneive_lcell_comb                cin           In      -         6.573       -         
un15_dotProd_c_sip_fmip_1_add14                    cycloneive_lcell_comb                cout          Out     0.066     6.639       -         
un15_dotProd_c_sip_fmip_1_carry_14                 Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add15                    cycloneive_lcell_comb                cin           In      -         6.639       -         
un15_dotProd_c_sip_fmip_1_add15                    cycloneive_lcell_comb                cout          Out     0.066     6.705       -         
un15_dotProd_c_sip_fmip_1_carry_15                 Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add16                    cycloneive_lcell_comb                cin           In      -         6.705       -         
un15_dotProd_c_sip_fmip_1_add16                    cycloneive_lcell_comb                cout          Out     0.066     6.771       -         
un15_dotProd_c_sip_fmip_1_carry_16                 Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add17                    cycloneive_lcell_comb                cin           In      -         6.771       -         
un15_dotProd_c_sip_fmip_1_add17                    cycloneive_lcell_comb                combout       Out     0.000     6.771       -         
un15_dotProd_c_sip_fmip_1_add17                    Net                                  -             -       0.652     -           1         
un15_dotProd_c_sip_fmip_add17                      cycloneive_lcell_comb                datab         In      -         7.423       -         
un15_dotProd_c_sip_fmip_add17                      cycloneive_lcell_comb                combout       Out     0.443     7.866       -         
un15_dotProd_c_sip_fmip_add17                      Net                                  -             -       0.652     -           1         
dotProd_RNIHB7JM21[17]                             cycloneive_lcell_comb                dataa         In      -         8.518       -         
dotProd_RNIHB7JM21[17]                             cycloneive_lcell_comb                combout       Out     0.437     8.955       -         
un15_dotProd_c_sip_sip_0_add17                     Net                                  -             -       0.652     -           1         
dotProd_RNIFAKEKD2[17]                             cycloneive_lcell_comb                dataa         In      -         9.606       -         
dotProd_RNIFAKEKD2[17]                             cycloneive_lcell_comb                cout          Out     0.498     10.104      -         
un15_dotProd_c_sip_sip_9_carry_17                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_a0_b_x_RNIV11ALD2[0]       cycloneive_lcell_comb                cin           In      -         10.104      -         
dotProdSubOps\[6\]_2_mu_a0_b_x_RNIV11ALD2[0]       cycloneive_lcell_comb                cout          Out     0.066     10.170      -         
un15_dotProd_c_sip_sip_9_carry_18                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_madd_0_add0_RNI2IEBND2     cycloneive_lcell_comb                cin           In      -         10.170      -         
dotProdSubOps\[6\]_2_mu_madd_0_add0_RNI2IEBND2     cycloneive_lcell_comb                cout          Out     0.066     10.236      -         
un15_dotProd_c_sip_sip_9_carry_19                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_madd_7_add0_RNIEQRBTD2     cycloneive_lcell_comb                cin           In      -         10.236      -         
dotProdSubOps\[6\]_2_mu_madd_7_add0_RNIEQRBTD2     cycloneive_lcell_comb                cout          Out     0.066     10.302      -         
un15_dotProd_c_sip_sip_9_carry_20                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIIR5TDE2     cycloneive_lcell_comb                cin           In      -         10.302      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIIR5TDE2     cycloneive_lcell_comb                cout          Out     0.066     10.368      -         
un15_dotProd_c_sip_sip_9_carry_21                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIKTECJE2     cycloneive_lcell_comb                cin           In      -         10.368      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIKTECJE2     cycloneive_lcell_comb                cout          Out     0.066     10.434      -         
un15_dotProd_c_sip_sip_9_carry_22                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIGACAQE2     cycloneive_lcell_comb                cin           In      -         10.434      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIGACAQE2     cycloneive_lcell_comb                cout          Out     0.066     10.500      -         
un15_dotProd_c_sip_sip_9_carry_23                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI62UM2F2     cycloneive_lcell_comb                cin           In      -         10.500      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI62UM2F2     cycloneive_lcell_comb                cout          Out     0.066     10.566      -         
un15_dotProd_c_sip_sip_9_carry_24                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIM44ICF2     cycloneive_lcell_comb                cin           In      -         10.566      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIM44ICF2     cycloneive_lcell_comb                cout          Out     0.066     10.632      -         
un15_dotProd_c_sip_sip_9_carry_25                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI0IURNF2     cycloneive_lcell_comb                cin           In      -         10.632      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI0IURNF2     cycloneive_lcell_comb                cout          Out     0.066     10.698      -         
un15_dotProd_c_sip_sip_9_carry_26                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI4ADK4G2     cycloneive_lcell_comb                cin           In      -         10.698      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI4ADK4G2     cycloneive_lcell_comb                cout          Out     0.066     10.764      -         
un15_dotProd_c_sip_sip_9_carry_27                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI2DGRIG2     cycloneive_lcell_comb                cin           In      -         10.764      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI2DGRIG2     cycloneive_lcell_comb                cout          Out     0.066     10.830      -         
un15_dotProd_c_sip_sip_9_carry_28                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIQQ7H2H2     cycloneive_lcell_comb                cin           In      -         10.830      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIQQ7H2H2     cycloneive_lcell_comb                cout          Out     0.066     10.896      -         
un15_dotProd_c_sip_sip_9_carry_29                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNICJJLJH2     cycloneive_lcell_comb                cin           In      -         10.896      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNICJJLJH2     cycloneive_lcell_comb                cout          Out     0.066     10.962      -         
un15_dotProd_c_sip_sip_9_carry_30                  Net                                  -             -       0.000     -           1         
dotProd_RNO_6[31]                                  cycloneive_lcell_comb                cin           In      -         10.962      -         
dotProd_RNO_6[31]                                  cycloneive_lcell_comb                combout       Out     0.000     10.962      -         
un15_dotProd_c_sip_sip_9_add31                     Net                                  -             -       0.652     -           1         
dotProd_RNO_2[31]                                  cycloneive_lcell_comb                dataa         In      -         11.614      -         
dotProd_RNO_2[31]                                  cycloneive_lcell_comb                combout       Out     0.437     12.051      -         
un15_dotProd_c_sip_sip_4_add13                     Net                                  -             -       0.652     -           1         
dotProd_RNO_0[31]                                  cycloneive_lcell_comb                dataa         In      -         12.703      -         
dotProd_RNO_0[31]                                  cycloneive_lcell_comb                combout       Out     0.437     13.140      -         
un15_dotProd_c_sip_sip_7_add13                     Net                                  -             -       0.652     -           1         
dotProd_RNO[31]                                    cycloneive_lcell_comb                dataa         In      -         13.792      -         
dotProd_RNO[31]                                    cycloneive_lcell_comb                combout       Out     0.437     14.229      -         
un15_dotProd_c_sip_sip_add13                       Net                                  -             -       0.000     -           1         
dotProd[31]                                        dffeas                               d             In      -         14.229      -         
==============================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.702 is 8.856(64.6%) logic and 4.846(35.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.646
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.229
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.055

    Number of logic level(s):                38
    Starting point:                          dotProdSubOps\[7\]_2_ml_ml_muladd_0[31:0] / result[0]
    Ending point:                            dotProd[31] / d
    The start point is clocked by            FIR|clock [rising] on pin clock0
    The end   point is clocked by            FIR|clock [rising] on pin clk

Instance / Net                                                                          Pin           Pin               Arrival     No. of    
Name                                               Type                                 Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
dotProdSubOps\[7\]_2_ml_ml_muladd_0[31:0]          FIR_SYN_MULT_ADD_1_18_18_36_0_15     result[0]     Out     4.271     4.271       -         
dotProdSubOps\[7\]_2_ml_ml_16_F[0]                 Net                                  -             -       0.935     -           1         
un15_dotProd_c_sip_fmip_1_add0                     cycloneive_lcell_comb                datab         In      -         5.206       -         
un15_dotProd_c_sip_fmip_1_add0                     cycloneive_lcell_comb                cout          Out     0.509     5.715       -         
un15_dotProd_c_sip_fmip_1_carry_0                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add1                     cycloneive_lcell_comb                cin           In      -         5.715       -         
un15_dotProd_c_sip_fmip_1_add1                     cycloneive_lcell_comb                combout       Out     0.000     5.715       -         
un15_dotProd_c_sip_fmip_1_add1                     Net                                  -             -       0.652     -           1         
un15_dotProd_c_sip_fmip_add1                       cycloneive_lcell_comb                datab         In      -         6.367       -         
un15_dotProd_c_sip_fmip_add1                       cycloneive_lcell_comb                cout          Out     0.509     6.876       -         
un15_dotProd_c_sip_fmip_carry_1                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add2                       cycloneive_lcell_comb                cin           In      -         6.876       -         
un15_dotProd_c_sip_fmip_add2                       cycloneive_lcell_comb                cout          Out     0.066     6.942       -         
un15_dotProd_c_sip_fmip_carry_2                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add3                       cycloneive_lcell_comb                cin           In      -         6.942       -         
un15_dotProd_c_sip_fmip_add3                       cycloneive_lcell_comb                cout          Out     0.066     7.008       -         
un15_dotProd_c_sip_fmip_carry_3                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add4                       cycloneive_lcell_comb                cin           In      -         7.008       -         
un15_dotProd_c_sip_fmip_add4                       cycloneive_lcell_comb                cout          Out     0.066     7.074       -         
un15_dotProd_c_sip_fmip_carry_4                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add5                       cycloneive_lcell_comb                cin           In      -         7.074       -         
un15_dotProd_c_sip_fmip_add5                       cycloneive_lcell_comb                cout          Out     0.066     7.140       -         
un15_dotProd_c_sip_fmip_carry_5                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add6                       cycloneive_lcell_comb                cin           In      -         7.140       -         
un15_dotProd_c_sip_fmip_add6                       cycloneive_lcell_comb                cout          Out     0.066     7.206       -         
un15_dotProd_c_sip_fmip_carry_6                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add7                       cycloneive_lcell_comb                cin           In      -         7.206       -         
un15_dotProd_c_sip_fmip_add7                       cycloneive_lcell_comb                cout          Out     0.066     7.272       -         
un15_dotProd_c_sip_fmip_carry_7                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add8                       cycloneive_lcell_comb                cin           In      -         7.272       -         
un15_dotProd_c_sip_fmip_add8                       cycloneive_lcell_comb                cout          Out     0.066     7.338       -         
un15_dotProd_c_sip_fmip_carry_8                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add9                       cycloneive_lcell_comb                cin           In      -         7.338       -         
un15_dotProd_c_sip_fmip_add9                       cycloneive_lcell_comb                cout          Out     0.066     7.404       -         
un15_dotProd_c_sip_fmip_carry_9                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add10                      cycloneive_lcell_comb                cin           In      -         7.404       -         
un15_dotProd_c_sip_fmip_add10                      cycloneive_lcell_comb                cout          Out     0.066     7.470       -         
un15_dotProd_c_sip_fmip_carry_10                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add11                      cycloneive_lcell_comb                cin           In      -         7.470       -         
un15_dotProd_c_sip_fmip_add11                      cycloneive_lcell_comb                cout          Out     0.066     7.536       -         
un15_dotProd_c_sip_fmip_carry_11                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add12                      cycloneive_lcell_comb                cin           In      -         7.536       -         
un15_dotProd_c_sip_fmip_add12                      cycloneive_lcell_comb                cout          Out     0.066     7.602       -         
un15_dotProd_c_sip_fmip_carry_12                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add13                      cycloneive_lcell_comb                cin           In      -         7.602       -         
un15_dotProd_c_sip_fmip_add13                      cycloneive_lcell_comb                cout          Out     0.066     7.668       -         
un15_dotProd_c_sip_fmip_carry_13                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add14                      cycloneive_lcell_comb                cin           In      -         7.668       -         
un15_dotProd_c_sip_fmip_add14                      cycloneive_lcell_comb                cout          Out     0.066     7.734       -         
un15_dotProd_c_sip_fmip_carry_14                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add15                      cycloneive_lcell_comb                cin           In      -         7.734       -         
un15_dotProd_c_sip_fmip_add15                      cycloneive_lcell_comb                cout          Out     0.066     7.800       -         
un15_dotProd_c_sip_fmip_carry_15                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add16                      cycloneive_lcell_comb                cin           In      -         7.800       -         
un15_dotProd_c_sip_fmip_add16                      cycloneive_lcell_comb                cout          Out     0.066     7.866       -         
un15_dotProd_c_sip_fmip_carry_16                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add17                      cycloneive_lcell_comb                cin           In      -         7.866       -         
un15_dotProd_c_sip_fmip_add17                      cycloneive_lcell_comb                combout       Out     0.000     7.866       -         
un15_dotProd_c_sip_fmip_add17                      Net                                  -             -       0.652     -           1         
dotProd_RNIHB7JM21[17]                             cycloneive_lcell_comb                dataa         In      -         8.518       -         
dotProd_RNIHB7JM21[17]                             cycloneive_lcell_comb                combout       Out     0.437     8.955       -         
un15_dotProd_c_sip_sip_0_add17                     Net                                  -             -       0.652     -           1         
dotProd_RNIFAKEKD2[17]                             cycloneive_lcell_comb                dataa         In      -         9.606       -         
dotProd_RNIFAKEKD2[17]                             cycloneive_lcell_comb                cout          Out     0.498     10.104      -         
un15_dotProd_c_sip_sip_9_carry_17                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_a0_b_x_RNIV11ALD2[0]       cycloneive_lcell_comb                cin           In      -         10.104      -         
dotProdSubOps\[6\]_2_mu_a0_b_x_RNIV11ALD2[0]       cycloneive_lcell_comb                cout          Out     0.066     10.170      -         
un15_dotProd_c_sip_sip_9_carry_18                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_madd_0_add0_RNI2IEBND2     cycloneive_lcell_comb                cin           In      -         10.170      -         
dotProdSubOps\[6\]_2_mu_madd_0_add0_RNI2IEBND2     cycloneive_lcell_comb                cout          Out     0.066     10.236      -         
un15_dotProd_c_sip_sip_9_carry_19                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_madd_7_add0_RNIEQRBTD2     cycloneive_lcell_comb                cin           In      -         10.236      -         
dotProdSubOps\[6\]_2_mu_madd_7_add0_RNIEQRBTD2     cycloneive_lcell_comb                cout          Out     0.066     10.302      -         
un15_dotProd_c_sip_sip_9_carry_20                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIIR5TDE2     cycloneive_lcell_comb                cin           In      -         10.302      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIIR5TDE2     cycloneive_lcell_comb                cout          Out     0.066     10.368      -         
un15_dotProd_c_sip_sip_9_carry_21                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIKTECJE2     cycloneive_lcell_comb                cin           In      -         10.368      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIKTECJE2     cycloneive_lcell_comb                cout          Out     0.066     10.434      -         
un15_dotProd_c_sip_sip_9_carry_22                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIGACAQE2     cycloneive_lcell_comb                cin           In      -         10.434      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIGACAQE2     cycloneive_lcell_comb                cout          Out     0.066     10.500      -         
un15_dotProd_c_sip_sip_9_carry_23                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI62UM2F2     cycloneive_lcell_comb                cin           In      -         10.500      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI62UM2F2     cycloneive_lcell_comb                cout          Out     0.066     10.566      -         
un15_dotProd_c_sip_sip_9_carry_24                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIM44ICF2     cycloneive_lcell_comb                cin           In      -         10.566      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIM44ICF2     cycloneive_lcell_comb                cout          Out     0.066     10.632      -         
un15_dotProd_c_sip_sip_9_carry_25                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI0IURNF2     cycloneive_lcell_comb                cin           In      -         10.632      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI0IURNF2     cycloneive_lcell_comb                cout          Out     0.066     10.698      -         
un15_dotProd_c_sip_sip_9_carry_26                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI4ADK4G2     cycloneive_lcell_comb                cin           In      -         10.698      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI4ADK4G2     cycloneive_lcell_comb                cout          Out     0.066     10.764      -         
un15_dotProd_c_sip_sip_9_carry_27                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI2DGRIG2     cycloneive_lcell_comb                cin           In      -         10.764      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI2DGRIG2     cycloneive_lcell_comb                cout          Out     0.066     10.830      -         
un15_dotProd_c_sip_sip_9_carry_28                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIQQ7H2H2     cycloneive_lcell_comb                cin           In      -         10.830      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIQQ7H2H2     cycloneive_lcell_comb                cout          Out     0.066     10.896      -         
un15_dotProd_c_sip_sip_9_carry_29                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNICJJLJH2     cycloneive_lcell_comb                cin           In      -         10.896      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNICJJLJH2     cycloneive_lcell_comb                cout          Out     0.066     10.962      -         
un15_dotProd_c_sip_sip_9_carry_30                  Net                                  -             -       0.000     -           1         
dotProd_RNO_6[31]                                  cycloneive_lcell_comb                cin           In      -         10.962      -         
dotProd_RNO_6[31]                                  cycloneive_lcell_comb                combout       Out     0.000     10.962      -         
un15_dotProd_c_sip_sip_9_add31                     Net                                  -             -       0.652     -           1         
dotProd_RNO_2[31]                                  cycloneive_lcell_comb                dataa         In      -         11.614      -         
dotProd_RNO_2[31]                                  cycloneive_lcell_comb                combout       Out     0.437     12.051      -         
un15_dotProd_c_sip_sip_4_add13                     Net                                  -             -       0.652     -           1         
dotProd_RNO_0[31]                                  cycloneive_lcell_comb                dataa         In      -         12.703      -         
dotProd_RNO_0[31]                                  cycloneive_lcell_comb                combout       Out     0.437     13.140      -         
un15_dotProd_c_sip_sip_7_add13                     Net                                  -             -       0.652     -           1         
dotProd_RNO[31]                                    cycloneive_lcell_comb                dataa         In      -         13.792      -         
dotProd_RNO[31]                                    cycloneive_lcell_comb                combout       Out     0.437     14.229      -         
un15_dotProd_c_sip_sip_add13                       Net                                  -             -       0.000     -           1         
dotProd[31]                                        dffeas                               d             In      -         14.229      -         
==============================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.702 is 8.856(64.6%) logic and 4.846(35.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.646
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.229
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.055

    Number of logic level(s):                38
    Starting point:                          dotProdSubOps\[7\]_2_ml_ml_muladd_0[31:0] / result[0]
    Ending point:                            dotProd[31] / d
    The start point is clocked by            FIR|clock [rising] on pin clock0
    The end   point is clocked by            FIR|clock [rising] on pin clk

Instance / Net                                                                          Pin           Pin               Arrival     No. of    
Name                                               Type                                 Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
dotProdSubOps\[7\]_2_ml_ml_muladd_0[31:0]          FIR_SYN_MULT_ADD_1_18_18_36_0_15     result[0]     Out     4.271     4.271       -         
dotProdSubOps\[7\]_2_ml_ml_16_F[0]                 Net                                  -             -       0.935     -           1         
un15_dotProd_c_sip_fmip_1_add0                     cycloneive_lcell_comb                datab         In      -         5.206       -         
un15_dotProd_c_sip_fmip_1_add0                     cycloneive_lcell_comb                cout          Out     0.509     5.715       -         
un15_dotProd_c_sip_fmip_1_carry_0                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add1                     cycloneive_lcell_comb                cin           In      -         5.715       -         
un15_dotProd_c_sip_fmip_1_add1                     cycloneive_lcell_comb                cout          Out     0.066     5.781       -         
un15_dotProd_c_sip_fmip_1_carry_1                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add2                     cycloneive_lcell_comb                cin           In      -         5.781       -         
un15_dotProd_c_sip_fmip_1_add2                     cycloneive_lcell_comb                combout       Out     0.000     5.781       -         
un15_dotProd_c_sip_fmip_1_add2                     Net                                  -             -       0.652     -           1         
un15_dotProd_c_sip_fmip_add2                       cycloneive_lcell_comb                datab         In      -         6.433       -         
un15_dotProd_c_sip_fmip_add2                       cycloneive_lcell_comb                cout          Out     0.509     6.942       -         
un15_dotProd_c_sip_fmip_carry_2                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add3                       cycloneive_lcell_comb                cin           In      -         6.942       -         
un15_dotProd_c_sip_fmip_add3                       cycloneive_lcell_comb                cout          Out     0.066     7.008       -         
un15_dotProd_c_sip_fmip_carry_3                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add4                       cycloneive_lcell_comb                cin           In      -         7.008       -         
un15_dotProd_c_sip_fmip_add4                       cycloneive_lcell_comb                cout          Out     0.066     7.074       -         
un15_dotProd_c_sip_fmip_carry_4                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add5                       cycloneive_lcell_comb                cin           In      -         7.074       -         
un15_dotProd_c_sip_fmip_add5                       cycloneive_lcell_comb                cout          Out     0.066     7.140       -         
un15_dotProd_c_sip_fmip_carry_5                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add6                       cycloneive_lcell_comb                cin           In      -         7.140       -         
un15_dotProd_c_sip_fmip_add6                       cycloneive_lcell_comb                cout          Out     0.066     7.206       -         
un15_dotProd_c_sip_fmip_carry_6                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add7                       cycloneive_lcell_comb                cin           In      -         7.206       -         
un15_dotProd_c_sip_fmip_add7                       cycloneive_lcell_comb                cout          Out     0.066     7.272       -         
un15_dotProd_c_sip_fmip_carry_7                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add8                       cycloneive_lcell_comb                cin           In      -         7.272       -         
un15_dotProd_c_sip_fmip_add8                       cycloneive_lcell_comb                cout          Out     0.066     7.338       -         
un15_dotProd_c_sip_fmip_carry_8                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add9                       cycloneive_lcell_comb                cin           In      -         7.338       -         
un15_dotProd_c_sip_fmip_add9                       cycloneive_lcell_comb                cout          Out     0.066     7.404       -         
un15_dotProd_c_sip_fmip_carry_9                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add10                      cycloneive_lcell_comb                cin           In      -         7.404       -         
un15_dotProd_c_sip_fmip_add10                      cycloneive_lcell_comb                cout          Out     0.066     7.470       -         
un15_dotProd_c_sip_fmip_carry_10                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add11                      cycloneive_lcell_comb                cin           In      -         7.470       -         
un15_dotProd_c_sip_fmip_add11                      cycloneive_lcell_comb                cout          Out     0.066     7.536       -         
un15_dotProd_c_sip_fmip_carry_11                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add12                      cycloneive_lcell_comb                cin           In      -         7.536       -         
un15_dotProd_c_sip_fmip_add12                      cycloneive_lcell_comb                cout          Out     0.066     7.602       -         
un15_dotProd_c_sip_fmip_carry_12                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add13                      cycloneive_lcell_comb                cin           In      -         7.602       -         
un15_dotProd_c_sip_fmip_add13                      cycloneive_lcell_comb                cout          Out     0.066     7.668       -         
un15_dotProd_c_sip_fmip_carry_13                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add14                      cycloneive_lcell_comb                cin           In      -         7.668       -         
un15_dotProd_c_sip_fmip_add14                      cycloneive_lcell_comb                cout          Out     0.066     7.734       -         
un15_dotProd_c_sip_fmip_carry_14                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add15                      cycloneive_lcell_comb                cin           In      -         7.734       -         
un15_dotProd_c_sip_fmip_add15                      cycloneive_lcell_comb                cout          Out     0.066     7.800       -         
un15_dotProd_c_sip_fmip_carry_15                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add16                      cycloneive_lcell_comb                cin           In      -         7.800       -         
un15_dotProd_c_sip_fmip_add16                      cycloneive_lcell_comb                cout          Out     0.066     7.866       -         
un15_dotProd_c_sip_fmip_carry_16                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add17                      cycloneive_lcell_comb                cin           In      -         7.866       -         
un15_dotProd_c_sip_fmip_add17                      cycloneive_lcell_comb                combout       Out     0.000     7.866       -         
un15_dotProd_c_sip_fmip_add17                      Net                                  -             -       0.652     -           1         
dotProd_RNIHB7JM21[17]                             cycloneive_lcell_comb                dataa         In      -         8.518       -         
dotProd_RNIHB7JM21[17]                             cycloneive_lcell_comb                combout       Out     0.437     8.955       -         
un15_dotProd_c_sip_sip_0_add17                     Net                                  -             -       0.652     -           1         
dotProd_RNIFAKEKD2[17]                             cycloneive_lcell_comb                dataa         In      -         9.606       -         
dotProd_RNIFAKEKD2[17]                             cycloneive_lcell_comb                cout          Out     0.498     10.104      -         
un15_dotProd_c_sip_sip_9_carry_17                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_a0_b_x_RNIV11ALD2[0]       cycloneive_lcell_comb                cin           In      -         10.104      -         
dotProdSubOps\[6\]_2_mu_a0_b_x_RNIV11ALD2[0]       cycloneive_lcell_comb                cout          Out     0.066     10.170      -         
un15_dotProd_c_sip_sip_9_carry_18                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_madd_0_add0_RNI2IEBND2     cycloneive_lcell_comb                cin           In      -         10.170      -         
dotProdSubOps\[6\]_2_mu_madd_0_add0_RNI2IEBND2     cycloneive_lcell_comb                cout          Out     0.066     10.236      -         
un15_dotProd_c_sip_sip_9_carry_19                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_madd_7_add0_RNIEQRBTD2     cycloneive_lcell_comb                cin           In      -         10.236      -         
dotProdSubOps\[6\]_2_mu_madd_7_add0_RNIEQRBTD2     cycloneive_lcell_comb                cout          Out     0.066     10.302      -         
un15_dotProd_c_sip_sip_9_carry_20                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIIR5TDE2     cycloneive_lcell_comb                cin           In      -         10.302      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIIR5TDE2     cycloneive_lcell_comb                cout          Out     0.066     10.368      -         
un15_dotProd_c_sip_sip_9_carry_21                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIKTECJE2     cycloneive_lcell_comb                cin           In      -         10.368      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIKTECJE2     cycloneive_lcell_comb                cout          Out     0.066     10.434      -         
un15_dotProd_c_sip_sip_9_carry_22                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIGACAQE2     cycloneive_lcell_comb                cin           In      -         10.434      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIGACAQE2     cycloneive_lcell_comb                cout          Out     0.066     10.500      -         
un15_dotProd_c_sip_sip_9_carry_23                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI62UM2F2     cycloneive_lcell_comb                cin           In      -         10.500      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI62UM2F2     cycloneive_lcell_comb                cout          Out     0.066     10.566      -         
un15_dotProd_c_sip_sip_9_carry_24                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIM44ICF2     cycloneive_lcell_comb                cin           In      -         10.566      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIM44ICF2     cycloneive_lcell_comb                cout          Out     0.066     10.632      -         
un15_dotProd_c_sip_sip_9_carry_25                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI0IURNF2     cycloneive_lcell_comb                cin           In      -         10.632      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI0IURNF2     cycloneive_lcell_comb                cout          Out     0.066     10.698      -         
un15_dotProd_c_sip_sip_9_carry_26                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI4ADK4G2     cycloneive_lcell_comb                cin           In      -         10.698      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI4ADK4G2     cycloneive_lcell_comb                cout          Out     0.066     10.764      -         
un15_dotProd_c_sip_sip_9_carry_27                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI2DGRIG2     cycloneive_lcell_comb                cin           In      -         10.764      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI2DGRIG2     cycloneive_lcell_comb                cout          Out     0.066     10.830      -         
un15_dotProd_c_sip_sip_9_carry_28                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIQQ7H2H2     cycloneive_lcell_comb                cin           In      -         10.830      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIQQ7H2H2     cycloneive_lcell_comb                cout          Out     0.066     10.896      -         
un15_dotProd_c_sip_sip_9_carry_29                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNICJJLJH2     cycloneive_lcell_comb                cin           In      -         10.896      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNICJJLJH2     cycloneive_lcell_comb                cout          Out     0.066     10.962      -         
un15_dotProd_c_sip_sip_9_carry_30                  Net                                  -             -       0.000     -           1         
dotProd_RNO_6[31]                                  cycloneive_lcell_comb                cin           In      -         10.962      -         
dotProd_RNO_6[31]                                  cycloneive_lcell_comb                combout       Out     0.000     10.962      -         
un15_dotProd_c_sip_sip_9_add31                     Net                                  -             -       0.652     -           1         
dotProd_RNO_2[31]                                  cycloneive_lcell_comb                dataa         In      -         11.614      -         
dotProd_RNO_2[31]                                  cycloneive_lcell_comb                combout       Out     0.437     12.051      -         
un15_dotProd_c_sip_sip_4_add13                     Net                                  -             -       0.652     -           1         
dotProd_RNO_0[31]                                  cycloneive_lcell_comb                dataa         In      -         12.703      -         
dotProd_RNO_0[31]                                  cycloneive_lcell_comb                combout       Out     0.437     13.140      -         
un15_dotProd_c_sip_sip_7_add13                     Net                                  -             -       0.652     -           1         
dotProd_RNO[31]                                    cycloneive_lcell_comb                dataa         In      -         13.792      -         
dotProd_RNO[31]                                    cycloneive_lcell_comb                combout       Out     0.437     14.229      -         
un15_dotProd_c_sip_sip_add13                       Net                                  -             -       0.000     -           1         
dotProd[31]                                        dffeas                               d             In      -         14.229      -         
==============================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.702 is 8.856(64.6%) logic and 4.846(35.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.646
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.229
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.055

    Number of logic level(s):                38
    Starting point:                          dotProdSubOps\[7\]_2_ml_ml_muladd_0[31:0] / result[0]
    Ending point:                            dotProd[31] / d
    The start point is clocked by            FIR|clock [rising] on pin clock0
    The end   point is clocked by            FIR|clock [rising] on pin clk

Instance / Net                                                                          Pin           Pin               Arrival     No. of    
Name                                               Type                                 Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
dotProdSubOps\[7\]_2_ml_ml_muladd_0[31:0]          FIR_SYN_MULT_ADD_1_18_18_36_0_15     result[0]     Out     4.271     4.271       -         
dotProdSubOps\[7\]_2_ml_ml_16_F[0]                 Net                                  -             -       0.935     -           1         
un15_dotProd_c_sip_fmip_1_add0                     cycloneive_lcell_comb                datab         In      -         5.206       -         
un15_dotProd_c_sip_fmip_1_add0                     cycloneive_lcell_comb                cout          Out     0.509     5.715       -         
un15_dotProd_c_sip_fmip_1_carry_0                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add1                     cycloneive_lcell_comb                cin           In      -         5.715       -         
un15_dotProd_c_sip_fmip_1_add1                     cycloneive_lcell_comb                cout          Out     0.066     5.781       -         
un15_dotProd_c_sip_fmip_1_carry_1                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add2                     cycloneive_lcell_comb                cin           In      -         5.781       -         
un15_dotProd_c_sip_fmip_1_add2                     cycloneive_lcell_comb                cout          Out     0.066     5.847       -         
un15_dotProd_c_sip_fmip_1_carry_2                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add3                     cycloneive_lcell_comb                cin           In      -         5.847       -         
un15_dotProd_c_sip_fmip_1_add3                     cycloneive_lcell_comb                combout       Out     0.000     5.847       -         
un15_dotProd_c_sip_fmip_1_add3                     Net                                  -             -       0.652     -           1         
un15_dotProd_c_sip_fmip_add3                       cycloneive_lcell_comb                datab         In      -         6.499       -         
un15_dotProd_c_sip_fmip_add3                       cycloneive_lcell_comb                cout          Out     0.509     7.008       -         
un15_dotProd_c_sip_fmip_carry_3                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add4                       cycloneive_lcell_comb                cin           In      -         7.008       -         
un15_dotProd_c_sip_fmip_add4                       cycloneive_lcell_comb                cout          Out     0.066     7.074       -         
un15_dotProd_c_sip_fmip_carry_4                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add5                       cycloneive_lcell_comb                cin           In      -         7.074       -         
un15_dotProd_c_sip_fmip_add5                       cycloneive_lcell_comb                cout          Out     0.066     7.140       -         
un15_dotProd_c_sip_fmip_carry_5                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add6                       cycloneive_lcell_comb                cin           In      -         7.140       -         
un15_dotProd_c_sip_fmip_add6                       cycloneive_lcell_comb                cout          Out     0.066     7.206       -         
un15_dotProd_c_sip_fmip_carry_6                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add7                       cycloneive_lcell_comb                cin           In      -         7.206       -         
un15_dotProd_c_sip_fmip_add7                       cycloneive_lcell_comb                cout          Out     0.066     7.272       -         
un15_dotProd_c_sip_fmip_carry_7                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add8                       cycloneive_lcell_comb                cin           In      -         7.272       -         
un15_dotProd_c_sip_fmip_add8                       cycloneive_lcell_comb                cout          Out     0.066     7.338       -         
un15_dotProd_c_sip_fmip_carry_8                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add9                       cycloneive_lcell_comb                cin           In      -         7.338       -         
un15_dotProd_c_sip_fmip_add9                       cycloneive_lcell_comb                cout          Out     0.066     7.404       -         
un15_dotProd_c_sip_fmip_carry_9                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add10                      cycloneive_lcell_comb                cin           In      -         7.404       -         
un15_dotProd_c_sip_fmip_add10                      cycloneive_lcell_comb                cout          Out     0.066     7.470       -         
un15_dotProd_c_sip_fmip_carry_10                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add11                      cycloneive_lcell_comb                cin           In      -         7.470       -         
un15_dotProd_c_sip_fmip_add11                      cycloneive_lcell_comb                cout          Out     0.066     7.536       -         
un15_dotProd_c_sip_fmip_carry_11                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add12                      cycloneive_lcell_comb                cin           In      -         7.536       -         
un15_dotProd_c_sip_fmip_add12                      cycloneive_lcell_comb                cout          Out     0.066     7.602       -         
un15_dotProd_c_sip_fmip_carry_12                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add13                      cycloneive_lcell_comb                cin           In      -         7.602       -         
un15_dotProd_c_sip_fmip_add13                      cycloneive_lcell_comb                cout          Out     0.066     7.668       -         
un15_dotProd_c_sip_fmip_carry_13                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add14                      cycloneive_lcell_comb                cin           In      -         7.668       -         
un15_dotProd_c_sip_fmip_add14                      cycloneive_lcell_comb                cout          Out     0.066     7.734       -         
un15_dotProd_c_sip_fmip_carry_14                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add15                      cycloneive_lcell_comb                cin           In      -         7.734       -         
un15_dotProd_c_sip_fmip_add15                      cycloneive_lcell_comb                cout          Out     0.066     7.800       -         
un15_dotProd_c_sip_fmip_carry_15                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add16                      cycloneive_lcell_comb                cin           In      -         7.800       -         
un15_dotProd_c_sip_fmip_add16                      cycloneive_lcell_comb                cout          Out     0.066     7.866       -         
un15_dotProd_c_sip_fmip_carry_16                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add17                      cycloneive_lcell_comb                cin           In      -         7.866       -         
un15_dotProd_c_sip_fmip_add17                      cycloneive_lcell_comb                combout       Out     0.000     7.866       -         
un15_dotProd_c_sip_fmip_add17                      Net                                  -             -       0.652     -           1         
dotProd_RNIHB7JM21[17]                             cycloneive_lcell_comb                dataa         In      -         8.518       -         
dotProd_RNIHB7JM21[17]                             cycloneive_lcell_comb                combout       Out     0.437     8.955       -         
un15_dotProd_c_sip_sip_0_add17                     Net                                  -             -       0.652     -           1         
dotProd_RNIFAKEKD2[17]                             cycloneive_lcell_comb                dataa         In      -         9.606       -         
dotProd_RNIFAKEKD2[17]                             cycloneive_lcell_comb                cout          Out     0.498     10.104      -         
un15_dotProd_c_sip_sip_9_carry_17                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_a0_b_x_RNIV11ALD2[0]       cycloneive_lcell_comb                cin           In      -         10.104      -         
dotProdSubOps\[6\]_2_mu_a0_b_x_RNIV11ALD2[0]       cycloneive_lcell_comb                cout          Out     0.066     10.170      -         
un15_dotProd_c_sip_sip_9_carry_18                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_madd_0_add0_RNI2IEBND2     cycloneive_lcell_comb                cin           In      -         10.170      -         
dotProdSubOps\[6\]_2_mu_madd_0_add0_RNI2IEBND2     cycloneive_lcell_comb                cout          Out     0.066     10.236      -         
un15_dotProd_c_sip_sip_9_carry_19                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_madd_7_add0_RNIEQRBTD2     cycloneive_lcell_comb                cin           In      -         10.236      -         
dotProdSubOps\[6\]_2_mu_madd_7_add0_RNIEQRBTD2     cycloneive_lcell_comb                cout          Out     0.066     10.302      -         
un15_dotProd_c_sip_sip_9_carry_20                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIIR5TDE2     cycloneive_lcell_comb                cin           In      -         10.302      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIIR5TDE2     cycloneive_lcell_comb                cout          Out     0.066     10.368      -         
un15_dotProd_c_sip_sip_9_carry_21                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIKTECJE2     cycloneive_lcell_comb                cin           In      -         10.368      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIKTECJE2     cycloneive_lcell_comb                cout          Out     0.066     10.434      -         
un15_dotProd_c_sip_sip_9_carry_22                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIGACAQE2     cycloneive_lcell_comb                cin           In      -         10.434      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIGACAQE2     cycloneive_lcell_comb                cout          Out     0.066     10.500      -         
un15_dotProd_c_sip_sip_9_carry_23                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI62UM2F2     cycloneive_lcell_comb                cin           In      -         10.500      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI62UM2F2     cycloneive_lcell_comb                cout          Out     0.066     10.566      -         
un15_dotProd_c_sip_sip_9_carry_24                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIM44ICF2     cycloneive_lcell_comb                cin           In      -         10.566      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIM44ICF2     cycloneive_lcell_comb                cout          Out     0.066     10.632      -         
un15_dotProd_c_sip_sip_9_carry_25                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI0IURNF2     cycloneive_lcell_comb                cin           In      -         10.632      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI0IURNF2     cycloneive_lcell_comb                cout          Out     0.066     10.698      -         
un15_dotProd_c_sip_sip_9_carry_26                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI4ADK4G2     cycloneive_lcell_comb                cin           In      -         10.698      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI4ADK4G2     cycloneive_lcell_comb                cout          Out     0.066     10.764      -         
un15_dotProd_c_sip_sip_9_carry_27                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI2DGRIG2     cycloneive_lcell_comb                cin           In      -         10.764      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI2DGRIG2     cycloneive_lcell_comb                cout          Out     0.066     10.830      -         
un15_dotProd_c_sip_sip_9_carry_28                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIQQ7H2H2     cycloneive_lcell_comb                cin           In      -         10.830      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIQQ7H2H2     cycloneive_lcell_comb                cout          Out     0.066     10.896      -         
un15_dotProd_c_sip_sip_9_carry_29                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNICJJLJH2     cycloneive_lcell_comb                cin           In      -         10.896      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNICJJLJH2     cycloneive_lcell_comb                cout          Out     0.066     10.962      -         
un15_dotProd_c_sip_sip_9_carry_30                  Net                                  -             -       0.000     -           1         
dotProd_RNO_6[31]                                  cycloneive_lcell_comb                cin           In      -         10.962      -         
dotProd_RNO_6[31]                                  cycloneive_lcell_comb                combout       Out     0.000     10.962      -         
un15_dotProd_c_sip_sip_9_add31                     Net                                  -             -       0.652     -           1         
dotProd_RNO_2[31]                                  cycloneive_lcell_comb                dataa         In      -         11.614      -         
dotProd_RNO_2[31]                                  cycloneive_lcell_comb                combout       Out     0.437     12.051      -         
un15_dotProd_c_sip_sip_4_add13                     Net                                  -             -       0.652     -           1         
dotProd_RNO_0[31]                                  cycloneive_lcell_comb                dataa         In      -         12.703      -         
dotProd_RNO_0[31]                                  cycloneive_lcell_comb                combout       Out     0.437     13.140      -         
un15_dotProd_c_sip_sip_7_add13                     Net                                  -             -       0.652     -           1         
dotProd_RNO[31]                                    cycloneive_lcell_comb                dataa         In      -         13.792      -         
dotProd_RNO[31]                                    cycloneive_lcell_comb                combout       Out     0.437     14.229      -         
un15_dotProd_c_sip_sip_add13                       Net                                  -             -       0.000     -           1         
dotProd[31]                                        dffeas                               d             In      -         14.229      -         
==============================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.702 is 8.856(64.6%) logic and 4.846(35.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.646
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.174

    - Propagation time:                      14.229
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.055

    Number of logic level(s):                38
    Starting point:                          dotProdSubOps\[7\]_2_ml_ml_muladd_0[31:0] / result[0]
    Ending point:                            dotProd[31] / d
    The start point is clocked by            FIR|clock [rising] on pin clock0
    The end   point is clocked by            FIR|clock [rising] on pin clk

Instance / Net                                                                          Pin           Pin               Arrival     No. of    
Name                                               Type                                 Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
dotProdSubOps\[7\]_2_ml_ml_muladd_0[31:0]          FIR_SYN_MULT_ADD_1_18_18_36_0_15     result[0]     Out     4.271     4.271       -         
dotProdSubOps\[7\]_2_ml_ml_16_F[0]                 Net                                  -             -       0.935     -           1         
un15_dotProd_c_sip_fmip_1_add0                     cycloneive_lcell_comb                datab         In      -         5.206       -         
un15_dotProd_c_sip_fmip_1_add0                     cycloneive_lcell_comb                cout          Out     0.509     5.715       -         
un15_dotProd_c_sip_fmip_1_carry_0                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add1                     cycloneive_lcell_comb                cin           In      -         5.715       -         
un15_dotProd_c_sip_fmip_1_add1                     cycloneive_lcell_comb                cout          Out     0.066     5.781       -         
un15_dotProd_c_sip_fmip_1_carry_1                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add2                     cycloneive_lcell_comb                cin           In      -         5.781       -         
un15_dotProd_c_sip_fmip_1_add2                     cycloneive_lcell_comb                cout          Out     0.066     5.847       -         
un15_dotProd_c_sip_fmip_1_carry_2                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add3                     cycloneive_lcell_comb                cin           In      -         5.847       -         
un15_dotProd_c_sip_fmip_1_add3                     cycloneive_lcell_comb                cout          Out     0.066     5.913       -         
un15_dotProd_c_sip_fmip_1_carry_3                  Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_1_add4                     cycloneive_lcell_comb                cin           In      -         5.913       -         
un15_dotProd_c_sip_fmip_1_add4                     cycloneive_lcell_comb                combout       Out     0.000     5.913       -         
un15_dotProd_c_sip_fmip_1_add4                     Net                                  -             -       0.652     -           1         
un15_dotProd_c_sip_fmip_add4                       cycloneive_lcell_comb                datab         In      -         6.565       -         
un15_dotProd_c_sip_fmip_add4                       cycloneive_lcell_comb                cout          Out     0.509     7.074       -         
un15_dotProd_c_sip_fmip_carry_4                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add5                       cycloneive_lcell_comb                cin           In      -         7.074       -         
un15_dotProd_c_sip_fmip_add5                       cycloneive_lcell_comb                cout          Out     0.066     7.140       -         
un15_dotProd_c_sip_fmip_carry_5                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add6                       cycloneive_lcell_comb                cin           In      -         7.140       -         
un15_dotProd_c_sip_fmip_add6                       cycloneive_lcell_comb                cout          Out     0.066     7.206       -         
un15_dotProd_c_sip_fmip_carry_6                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add7                       cycloneive_lcell_comb                cin           In      -         7.206       -         
un15_dotProd_c_sip_fmip_add7                       cycloneive_lcell_comb                cout          Out     0.066     7.272       -         
un15_dotProd_c_sip_fmip_carry_7                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add8                       cycloneive_lcell_comb                cin           In      -         7.272       -         
un15_dotProd_c_sip_fmip_add8                       cycloneive_lcell_comb                cout          Out     0.066     7.338       -         
un15_dotProd_c_sip_fmip_carry_8                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add9                       cycloneive_lcell_comb                cin           In      -         7.338       -         
un15_dotProd_c_sip_fmip_add9                       cycloneive_lcell_comb                cout          Out     0.066     7.404       -         
un15_dotProd_c_sip_fmip_carry_9                    Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add10                      cycloneive_lcell_comb                cin           In      -         7.404       -         
un15_dotProd_c_sip_fmip_add10                      cycloneive_lcell_comb                cout          Out     0.066     7.470       -         
un15_dotProd_c_sip_fmip_carry_10                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add11                      cycloneive_lcell_comb                cin           In      -         7.470       -         
un15_dotProd_c_sip_fmip_add11                      cycloneive_lcell_comb                cout          Out     0.066     7.536       -         
un15_dotProd_c_sip_fmip_carry_11                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add12                      cycloneive_lcell_comb                cin           In      -         7.536       -         
un15_dotProd_c_sip_fmip_add12                      cycloneive_lcell_comb                cout          Out     0.066     7.602       -         
un15_dotProd_c_sip_fmip_carry_12                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add13                      cycloneive_lcell_comb                cin           In      -         7.602       -         
un15_dotProd_c_sip_fmip_add13                      cycloneive_lcell_comb                cout          Out     0.066     7.668       -         
un15_dotProd_c_sip_fmip_carry_13                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add14                      cycloneive_lcell_comb                cin           In      -         7.668       -         
un15_dotProd_c_sip_fmip_add14                      cycloneive_lcell_comb                cout          Out     0.066     7.734       -         
un15_dotProd_c_sip_fmip_carry_14                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add15                      cycloneive_lcell_comb                cin           In      -         7.734       -         
un15_dotProd_c_sip_fmip_add15                      cycloneive_lcell_comb                cout          Out     0.066     7.800       -         
un15_dotProd_c_sip_fmip_carry_15                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add16                      cycloneive_lcell_comb                cin           In      -         7.800       -         
un15_dotProd_c_sip_fmip_add16                      cycloneive_lcell_comb                cout          Out     0.066     7.866       -         
un15_dotProd_c_sip_fmip_carry_16                   Net                                  -             -       0.000     -           1         
un15_dotProd_c_sip_fmip_add17                      cycloneive_lcell_comb                cin           In      -         7.866       -         
un15_dotProd_c_sip_fmip_add17                      cycloneive_lcell_comb                combout       Out     0.000     7.866       -         
un15_dotProd_c_sip_fmip_add17                      Net                                  -             -       0.652     -           1         
dotProd_RNIHB7JM21[17]                             cycloneive_lcell_comb                dataa         In      -         8.518       -         
dotProd_RNIHB7JM21[17]                             cycloneive_lcell_comb                combout       Out     0.437     8.955       -         
un15_dotProd_c_sip_sip_0_add17                     Net                                  -             -       0.652     -           1         
dotProd_RNIFAKEKD2[17]                             cycloneive_lcell_comb                dataa         In      -         9.606       -         
dotProd_RNIFAKEKD2[17]                             cycloneive_lcell_comb                cout          Out     0.498     10.104      -         
un15_dotProd_c_sip_sip_9_carry_17                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_a0_b_x_RNIV11ALD2[0]       cycloneive_lcell_comb                cin           In      -         10.104      -         
dotProdSubOps\[6\]_2_mu_a0_b_x_RNIV11ALD2[0]       cycloneive_lcell_comb                cout          Out     0.066     10.170      -         
un15_dotProd_c_sip_sip_9_carry_18                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_madd_0_add0_RNI2IEBND2     cycloneive_lcell_comb                cin           In      -         10.170      -         
dotProdSubOps\[6\]_2_mu_madd_0_add0_RNI2IEBND2     cycloneive_lcell_comb                cout          Out     0.066     10.236      -         
un15_dotProd_c_sip_sip_9_carry_19                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[6\]_2_mu_madd_7_add0_RNIEQRBTD2     cycloneive_lcell_comb                cin           In      -         10.236      -         
dotProdSubOps\[6\]_2_mu_madd_7_add0_RNIEQRBTD2     cycloneive_lcell_comb                cout          Out     0.066     10.302      -         
un15_dotProd_c_sip_sip_9_carry_20                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIIR5TDE2     cycloneive_lcell_comb                cin           In      -         10.302      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIIR5TDE2     cycloneive_lcell_comb                cout          Out     0.066     10.368      -         
un15_dotProd_c_sip_sip_9_carry_21                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIKTECJE2     cycloneive_lcell_comb                cin           In      -         10.368      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIKTECJE2     cycloneive_lcell_comb                cout          Out     0.066     10.434      -         
un15_dotProd_c_sip_sip_9_carry_22                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIGACAQE2     cycloneive_lcell_comb                cin           In      -         10.434      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIGACAQE2     cycloneive_lcell_comb                cout          Out     0.066     10.500      -         
un15_dotProd_c_sip_sip_9_carry_23                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI62UM2F2     cycloneive_lcell_comb                cin           In      -         10.500      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI62UM2F2     cycloneive_lcell_comb                cout          Out     0.066     10.566      -         
un15_dotProd_c_sip_sip_9_carry_24                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIM44ICF2     cycloneive_lcell_comb                cin           In      -         10.566      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIM44ICF2     cycloneive_lcell_comb                cout          Out     0.066     10.632      -         
un15_dotProd_c_sip_sip_9_carry_25                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI0IURNF2     cycloneive_lcell_comb                cin           In      -         10.632      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI0IURNF2     cycloneive_lcell_comb                cout          Out     0.066     10.698      -         
un15_dotProd_c_sip_sip_9_carry_26                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI4ADK4G2     cycloneive_lcell_comb                cin           In      -         10.698      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI4ADK4G2     cycloneive_lcell_comb                cout          Out     0.066     10.764      -         
un15_dotProd_c_sip_sip_9_carry_27                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI2DGRIG2     cycloneive_lcell_comb                cin           In      -         10.764      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNI2DGRIG2     cycloneive_lcell_comb                cout          Out     0.066     10.830      -         
un15_dotProd_c_sip_sip_9_carry_28                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIQQ7H2H2     cycloneive_lcell_comb                cin           In      -         10.830      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNIQQ7H2H2     cycloneive_lcell_comb                cout          Out     0.066     10.896      -         
un15_dotProd_c_sip_sip_9_carry_29                  Net                                  -             -       0.000     -           1         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNICJJLJH2     cycloneive_lcell_comb                cin           In      -         10.896      -         
dotProdSubOps\[4\]_2_mu_madd_7_add1_RNICJJLJH2     cycloneive_lcell_comb                cout          Out     0.066     10.962      -         
un15_dotProd_c_sip_sip_9_carry_30                  Net                                  -             -       0.000     -           1         
dotProd_RNO_6[31]                                  cycloneive_lcell_comb                cin           In      -         10.962      -         
dotProd_RNO_6[31]                                  cycloneive_lcell_comb                combout       Out     0.000     10.962      -         
un15_dotProd_c_sip_sip_9_add31                     Net                                  -             -       0.652     -           1         
dotProd_RNO_2[31]                                  cycloneive_lcell_comb                dataa         In      -         11.614      -         
dotProd_RNO_2[31]                                  cycloneive_lcell_comb                combout       Out     0.437     12.051      -         
un15_dotProd_c_sip_sip_4_add13                     Net                                  -             -       0.652     -           1         
dotProd_RNO_0[31]                                  cycloneive_lcell_comb                dataa         In      -         12.703      -         
dotProd_RNO_0[31]                                  cycloneive_lcell_comb                combout       Out     0.437     13.140      -         
un15_dotProd_c_sip_sip_7_add13                     Net                                  -             -       0.652     -           1         
dotProd_RNO[31]                                    cycloneive_lcell_comb                dataa         In      -         13.792      -         
dotProd_RNO[31]                                    cycloneive_lcell_comb                combout       Out     0.437     14.229      -         
un15_dotProd_c_sip_sip_add13                       Net                                  -             -       0.000     -           1         
dotProd[31]                                        dffeas                               d             In      -         14.229      -         
==============================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.702 is 8.856(64.6%) logic and 4.846(35.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 131MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 131MB peak: 138MB)

##### START OF AREA REPORT #####[
Design view:work.FIR(verilog)
Selecting part EP4CE6E22A7
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 2272 of 6272 (36%)
Logic element usage by number of inputs
		  4 input functions 	 10
		  3 input functions 	 3
		  <=2 input functions 	 2259
Logic elements by mode
		  normal mode            958
		  arithmetic mode        1314
Total registers 246 of 6272 ( 3%)
I/O pins 325 of 180 (181%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.Simple_Multipliers_18_bit: 15
	Scanchain enabled : 4
DSP Blocks:     15  (30 nine-bit DSP elements).
DSP Utilization: 100.00% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             244
Sload:           0
Sclr:            8
Total ESB:      0 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 31MB peak: 138MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Fri Mar  1 13:01:36 2024

###########################################################]
