
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//psfxtable_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400ba8 <.init>:
  400ba8:	stp	x29, x30, [sp, #-16]!
  400bac:	mov	x29, sp
  400bb0:	bl	40160c <ferror@plt+0x84c>
  400bb4:	ldp	x29, x30, [sp], #16
  400bb8:	ret

Disassembly of section .plt:

0000000000400bc0 <exit@plt-0x20>:
  400bc0:	stp	x16, x30, [sp, #-16]!
  400bc4:	adrp	x16, 413000 <ferror@plt+0x12240>
  400bc8:	ldr	x17, [x16, #4088]
  400bcc:	add	x16, x16, #0xff8
  400bd0:	br	x17
  400bd4:	nop
  400bd8:	nop
  400bdc:	nop

0000000000400be0 <exit@plt>:
  400be0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400be4:	ldr	x17, [x16]
  400be8:	add	x16, x16, #0x0
  400bec:	br	x17

0000000000400bf0 <perror@plt>:
  400bf0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400bf4:	ldr	x17, [x16, #8]
  400bf8:	add	x16, x16, #0x8
  400bfc:	br	x17

0000000000400c00 <fputc@plt>:
  400c00:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c04:	ldr	x17, [x16, #16]
  400c08:	add	x16, x16, #0x10
  400c0c:	br	x17

0000000000400c10 <fclose@plt>:
  400c10:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c14:	ldr	x17, [x16, #24]
  400c18:	add	x16, x16, #0x18
  400c1c:	br	x17

0000000000400c20 <fopen@plt>:
  400c20:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c24:	ldr	x17, [x16, #32]
  400c28:	add	x16, x16, #0x20
  400c2c:	br	x17

0000000000400c30 <malloc@plt>:
  400c30:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c34:	ldr	x17, [x16, #40]
  400c38:	add	x16, x16, #0x28
  400c3c:	br	x17

0000000000400c40 <strncmp@plt>:
  400c40:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c44:	ldr	x17, [x16, #48]
  400c48:	add	x16, x16, #0x30
  400c4c:	br	x17

0000000000400c50 <bindtextdomain@plt>:
  400c50:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c54:	ldr	x17, [x16, #56]
  400c58:	add	x16, x16, #0x38
  400c5c:	br	x17

0000000000400c60 <__libc_start_main@plt>:
  400c60:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c64:	ldr	x17, [x16, #64]
  400c68:	add	x16, x16, #0x40
  400c6c:	br	x17

0000000000400c70 <__printf_chk@plt>:
  400c70:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c74:	ldr	x17, [x16, #72]
  400c78:	add	x16, x16, #0x48
  400c7c:	br	x17

0000000000400c80 <realloc@plt>:
  400c80:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c84:	ldr	x17, [x16, #80]
  400c88:	add	x16, x16, #0x50
  400c8c:	br	x17

0000000000400c90 <strdup@plt>:
  400c90:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c94:	ldr	x17, [x16, #88]
  400c98:	add	x16, x16, #0x58
  400c9c:	br	x17

0000000000400ca0 <strrchr@plt>:
  400ca0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400ca4:	ldr	x17, [x16, #96]
  400ca8:	add	x16, x16, #0x60
  400cac:	br	x17

0000000000400cb0 <__gmon_start__@plt>:
  400cb0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400cb4:	ldr	x17, [x16, #104]
  400cb8:	add	x16, x16, #0x68
  400cbc:	br	x17

0000000000400cc0 <abort@plt>:
  400cc0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400cc4:	ldr	x17, [x16, #112]
  400cc8:	add	x16, x16, #0x70
  400ccc:	br	x17

0000000000400cd0 <feof@plt>:
  400cd0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400cd4:	ldr	x17, [x16, #120]
  400cd8:	add	x16, x16, #0x78
  400cdc:	br	x17

0000000000400ce0 <textdomain@plt>:
  400ce0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400ce4:	ldr	x17, [x16, #128]
  400ce8:	add	x16, x16, #0x80
  400cec:	br	x17

0000000000400cf0 <__fprintf_chk@plt>:
  400cf0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400cf4:	ldr	x17, [x16, #136]
  400cf8:	add	x16, x16, #0x88
  400cfc:	br	x17

0000000000400d00 <strcmp@plt>:
  400d00:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d04:	ldr	x17, [x16, #144]
  400d08:	add	x16, x16, #0x90
  400d0c:	br	x17

0000000000400d10 <__ctype_b_loc@plt>:
  400d10:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d14:	ldr	x17, [x16, #152]
  400d18:	add	x16, x16, #0x98
  400d1c:	br	x17

0000000000400d20 <strtol@plt>:
  400d20:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d24:	ldr	x17, [x16, #160]
  400d28:	add	x16, x16, #0xa0
  400d2c:	br	x17

0000000000400d30 <fread@plt>:
  400d30:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d34:	ldr	x17, [x16, #168]
  400d38:	add	x16, x16, #0xa8
  400d3c:	br	x17

0000000000400d40 <free@plt>:
  400d40:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d44:	ldr	x17, [x16, #176]
  400d48:	add	x16, x16, #0xb0
  400d4c:	br	x17

0000000000400d50 <strndup@plt>:
  400d50:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d54:	ldr	x17, [x16, #184]
  400d58:	add	x16, x16, #0xb8
  400d5c:	br	x17

0000000000400d60 <strchr@plt>:
  400d60:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d64:	ldr	x17, [x16, #192]
  400d68:	add	x16, x16, #0xc0
  400d6c:	br	x17

0000000000400d70 <fwrite@plt>:
  400d70:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d74:	ldr	x17, [x16, #200]
  400d78:	add	x16, x16, #0xc8
  400d7c:	br	x17

0000000000400d80 <dcgettext@plt>:
  400d80:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d84:	ldr	x17, [x16, #208]
  400d88:	add	x16, x16, #0xd0
  400d8c:	br	x17

0000000000400d90 <putchar@plt>:
  400d90:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d94:	ldr	x17, [x16, #216]
  400d98:	add	x16, x16, #0xd8
  400d9c:	br	x17

0000000000400da0 <fgets@plt>:
  400da0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400da4:	ldr	x17, [x16, #224]
  400da8:	add	x16, x16, #0xe0
  400dac:	br	x17

0000000000400db0 <setlocale@plt>:
  400db0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400db4:	ldr	x17, [x16, #232]
  400db8:	add	x16, x16, #0xe8
  400dbc:	br	x17

0000000000400dc0 <ferror@plt>:
  400dc0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400dc4:	ldr	x17, [x16, #240]
  400dc8:	add	x16, x16, #0xf0
  400dcc:	br	x17

Disassembly of section .text:

0000000000400dd0 <.text>:
  400dd0:	sub	sp, sp, #0xe0
  400dd4:	stp	x29, x30, [sp, #16]
  400dd8:	add	x29, sp, #0x10
  400ddc:	stp	x23, x24, [sp, #64]
  400de0:	mov	w23, w0
  400de4:	mov	w0, #0x8                   	// #8
  400de8:	str	w0, [sp, #196]
  400dec:	ldr	x0, [x1]
  400df0:	stp	x19, x20, [sp, #32]
  400df4:	adrp	x19, 402000 <ferror@plt+0x1240>
  400df8:	stp	x21, x22, [sp, #48]
  400dfc:	mov	x22, x1
  400e00:	add	x19, x19, #0xe10
  400e04:	str	x1, [sp, #120]
  400e08:	bl	402a20 <ferror@plt+0x1c60>
  400e0c:	adrp	x0, 402000 <ferror@plt+0x1240>
  400e10:	add	x0, x0, #0xf80
  400e14:	mov	x1, x0
  400e18:	str	x0, [sp, #120]
  400e1c:	mov	w0, #0x6                   	// #6
  400e20:	bl	400db0 <setlocale@plt>
  400e24:	adrp	x1, 402000 <ferror@plt+0x1240>
  400e28:	add	x1, x1, #0xdf8
  400e2c:	mov	x0, x19
  400e30:	bl	400c50 <bindtextdomain@plt>
  400e34:	mov	x0, x19
  400e38:	bl	400ce0 <textdomain@plt>
  400e3c:	cmp	w23, #0x2
  400e40:	b.ne	400fa8 <ferror@plt+0x1e8>  // b.any
  400e44:	ldr	x0, [x22, #8]
  400e48:	adrp	x1, 402000 <ferror@plt+0x1240>
  400e4c:	add	x1, x1, #0xe18
  400e50:	bl	400d00 <strcmp@plt>
  400e54:	cbz	w0, 4014a4 <ferror@plt+0x6e4>
  400e58:	str	xzr, [sp, #216]
  400e5c:	bl	402a58 <ferror@plt+0x1c98>
  400e60:	adrp	x1, 402000 <ferror@plt+0x1240>
  400e64:	add	x1, x1, #0xe20
  400e68:	bl	400d00 <strcmp@plt>
  400e6c:	cbz	w0, 40148c <ferror@plt+0x6cc>
  400e70:	bl	402a58 <ferror@plt+0x1c98>
  400e74:	adrp	x1, 402000 <ferror@plt+0x1240>
  400e78:	add	x1, x1, #0xe58
  400e7c:	bl	400d00 <strcmp@plt>
  400e80:	str	w0, [sp, #148]
  400e84:	cbz	w0, 401388 <ferror@plt+0x5c8>
  400e88:	bl	402a58 <ferror@plt+0x1c98>
  400e8c:	adrp	x1, 402000 <ferror@plt+0x1240>
  400e90:	add	x1, x1, #0xe88
  400e94:	bl	400d00 <strcmp@plt>
  400e98:	cbz	w0, 401418 <ferror@plt+0x658>
  400e9c:	stp	x25, x26, [sp, #80]
  400ea0:	cmp	w23, #0x1
  400ea4:	stp	x27, x28, [sp, #96]
  400ea8:	b.le	40144c <ferror@plt+0x68c>
  400eac:	adrp	x0, 402000 <ferror@plt+0x1240>
  400eb0:	add	x0, x0, #0xee0
  400eb4:	adrp	x28, 402000 <ferror@plt+0x1240>
  400eb8:	add	x1, x28, #0xec0
  400ebc:	str	x0, [sp, #152]
  400ec0:	adrp	x0, 402000 <ferror@plt+0x1240>
  400ec4:	add	x0, x0, #0xed8
  400ec8:	adrp	x27, 402000 <ferror@plt+0x1240>
  400ecc:	sub	w25, w23, #0x1
  400ed0:	add	x27, x27, #0xed0
  400ed4:	mov	w28, #0x1                   	// #1
  400ed8:	mov	x19, #0x0                   	// #0
  400edc:	mov	x20, #0x0                   	// #0
  400ee0:	mov	x21, #0x0                   	// #0
  400ee4:	stp	xzr, x1, [sp, #128]
  400ee8:	adrp	x1, 402000 <ferror@plt+0x1240>
  400eec:	add	x1, x1, #0xec8
  400ef0:	str	wzr, [sp, #148]
  400ef4:	stp	x0, x1, [sp, #160]
  400ef8:	adrp	x0, 402000 <ferror@plt+0x1240>
  400efc:	add	x0, x0, #0xeb8
  400f00:	str	x0, [sp, #176]
  400f04:	b	400f3c <ferror@plt+0x17c>
  400f08:	ldrb	w0, [x26, #1]
  400f0c:	cmp	w0, #0x69
  400f10:	b.ne	400f50 <ferror@plt+0x190>  // b.any
  400f14:	ldrb	w0, [x26, #2]
  400f18:	cbnz	w0, 400f50 <ferror@plt+0x190>
  400f1c:	cmp	w25, w28
  400f20:	b.le	400f60 <ferror@plt+0x1a0>
  400f24:	add	x24, x22, x24
  400f28:	add	w28, w28, #0x1
  400f2c:	ldr	x21, [x24, #8]
  400f30:	add	w28, w28, #0x1
  400f34:	cmp	w23, w28
  400f38:	b.le	401440 <ferror@plt+0x680>
  400f3c:	ldr	x26, [x22, w28, sxtw #3]
  400f40:	sbfiz	x24, x28, #3, #32
  400f44:	ldrb	w0, [x26]
  400f48:	cmp	w0, #0x2d
  400f4c:	b.eq	400f08 <ferror@plt+0x148>  // b.none
  400f50:	ldr	x1, [sp, #176]
  400f54:	mov	x0, x26
  400f58:	bl	400d00 <strcmp@plt>
  400f5c:	cbz	w0, 400f1c <ferror@plt+0x15c>
  400f60:	ldr	x1, [sp, #136]
  400f64:	mov	x0, x26
  400f68:	bl	400d00 <strcmp@plt>
  400f6c:	cbz	w0, 4013a0 <ferror@plt+0x5e0>
  400f70:	ldr	x1, [sp, #168]
  400f74:	mov	x0, x26
  400f78:	bl	400d00 <strcmp@plt>
  400f7c:	cbz	w0, 4013a0 <ferror@plt+0x5e0>
  400f80:	mov	x1, x27
  400f84:	mov	x0, x26
  400f88:	bl	400d00 <strcmp@plt>
  400f8c:	cbnz	w0, 4013cc <ferror@plt+0x60c>
  400f90:	cmp	w25, w28
  400f94:	b.le	4013f4 <ferror@plt+0x634>
  400f98:	add	x24, x22, x24
  400f9c:	add	w28, w28, #0x1
  400fa0:	ldr	x20, [x24, #8]
  400fa4:	b	400f30 <ferror@plt+0x170>
  400fa8:	str	xzr, [sp, #216]
  400fac:	bl	402a58 <ferror@plt+0x1c98>
  400fb0:	adrp	x1, 402000 <ferror@plt+0x1240>
  400fb4:	add	x1, x1, #0xe20
  400fb8:	bl	400d00 <strcmp@plt>
  400fbc:	str	w0, [sp, #148]
  400fc0:	cbnz	w0, 4014b0 <ferror@plt+0x6f0>
  400fc4:	cmp	w23, #0x4
  400fc8:	b.ne	40148c <ferror@plt+0x6cc>  // b.any
  400fcc:	ldp	x21, x20, [x22, #8]
  400fd0:	mov	x19, #0x0                   	// #0
  400fd4:	ldr	x0, [x22, #24]
  400fd8:	str	x0, [sp, #128]
  400fdc:	cbz	x21, 40137c <ferror@plt+0x5bc>
  400fe0:	ldrb	w0, [x21]
  400fe4:	cmp	w0, #0x2d
  400fe8:	b.ne	40134c <ferror@plt+0x58c>  // b.any
  400fec:	ldrb	w0, [x21, #1]
  400ff0:	cbnz	w0, 40134c <ferror@plt+0x58c>
  400ff4:	adrp	x0, 414000 <ferror@plt+0x13240>
  400ff8:	ldr	x22, [x0, #280]
  400ffc:	cbz	x20, 401024 <ferror@plt+0x264>
  401000:	ldrb	w0, [x20]
  401004:	cmp	w0, #0x2d
  401008:	b.eq	401320 <ferror@plt+0x560>  // b.none
  40100c:	adrp	x1, 402000 <ferror@plt+0x1240>
  401010:	mov	x0, x20
  401014:	add	x1, x1, #0xf30
  401018:	bl	400c20 <fopen@plt>
  40101c:	cbz	x0, 4014f8 <ferror@plt+0x738>
  401020:	mov	x20, x0
  401024:	ldr	x1, [sp, #128]
  401028:	cbz	x1, 401050 <ferror@plt+0x290>
  40102c:	ldrb	w0, [x1]
  401030:	cmp	w0, #0x2d
  401034:	b.eq	401334 <ferror@plt+0x574>  // b.none
  401038:	ldr	x0, [sp, #128]
  40103c:	adrp	x1, 402000 <ferror@plt+0x1240>
  401040:	add	x1, x1, #0xf38
  401044:	bl	400c20 <fopen@plt>
  401048:	cbz	x0, 401510 <ferror@plt+0x750>
  40104c:	str	x0, [sp, #128]
  401050:	cbz	x19, 401078 <ferror@plt+0x2b8>
  401054:	ldrb	w0, [x19]
  401058:	cmp	w0, #0x2d
  40105c:	b.eq	40130c <ferror@plt+0x54c>  // b.none
  401060:	adrp	x1, 402000 <ferror@plt+0x1240>
  401064:	mov	x0, x19
  401068:	add	x1, x1, #0xf38
  40106c:	bl	400c20 <fopen@plt>
  401070:	cbz	x0, 401528 <ferror@plt+0x768>
  401074:	mov	x19, x0
  401078:	cmp	x20, #0x0
  40107c:	adrp	x23, 414000 <ferror@plt+0x13240>
  401080:	add	x0, x23, #0x128
  401084:	add	x6, sp, #0xc0
  401088:	csel	x0, x0, xzr, eq  // eq = none
  40108c:	str	x0, [sp]
  401090:	add	x5, sp, #0xc4
  401094:	add	x4, sp, #0xcc
  401098:	add	x3, sp, #0xd8
  40109c:	add	x2, sp, #0xc8
  4010a0:	add	x1, sp, #0xd0
  4010a4:	mov	x0, x22
  4010a8:	mov	w7, #0x0                   	// #0
  4010ac:	bl	401df8 <ferror@plt+0x1038>
  4010b0:	cmn	w0, #0x1
  4010b4:	b.eq	401540 <ferror@plt+0x780>  // b.none
  4010b8:	mov	x0, x22
  4010bc:	bl	400c10 <fclose@plt>
  4010c0:	ldr	w0, [sp, #196]
  4010c4:	mov	w3, #0x1                   	// #1
  4010c8:	ldr	x1, [sp, #208]
  4010cc:	add	w2, w0, #0xe
  4010d0:	adds	w0, w0, #0x7
  4010d4:	ldr	w4, [sp, #204]
  4010d8:	csel	w0, w2, w0, mi  // mi = first
  4010dc:	ldr	w2, [sp, #192]
  4010e0:	str	w2, [sp, #152]
  4010e4:	asr	w0, w0, #3
  4010e8:	ldrb	w2, [x1]
  4010ec:	cmp	w0, #0x0
  4010f0:	str	w4, [sp, #168]
  4010f4:	csel	w0, w0, w3, ne  // ne = any
  4010f8:	str	w0, [sp, #176]
  4010fc:	str	x23, [sp, #184]
  401100:	cmp	w2, #0x36
  401104:	ldr	x22, [x23, #296]
  401108:	b.eq	4012b8 <ferror@plt+0x4f8>  // b.none
  40110c:	cmp	w2, #0x72
  401110:	b.ne	4012c4 <ferror@plt+0x504>  // b.any
  401114:	ldrb	w0, [x1, #1]
  401118:	cmp	w0, #0xb5
  40111c:	b.ne	4012c4 <ferror@plt+0x504>  // b.any
  401120:	ldrb	w0, [x1, #2]
  401124:	cmp	w0, #0x4a
  401128:	b.ne	4012c4 <ferror@plt+0x504>  // b.any
  40112c:	ldrb	w0, [x1, #3]
  401130:	mov	w1, #0x2                   	// #2
  401134:	str	w1, [sp, #160]
  401138:	cmp	w0, #0x86
  40113c:	b.ne	4012c4 <ferror@plt+0x504>  // b.any
  401140:	cbz	x20, 401158 <ferror@plt+0x398>
  401144:	ldr	w1, [sp, #152]
  401148:	mov	x0, x20
  40114c:	bl	4018b8 <ferror@plt+0xaf8>
  401150:	mov	x0, x20
  401154:	bl	400c10 <fclose@plt>
  401158:	cbz	x19, 40124c <ferror@plt+0x48c>
  40115c:	cbz	x22, 40158c <ferror@plt+0x7cc>
  401160:	mov	x3, x21
  401164:	mov	x0, x19
  401168:	adrp	x2, 402000 <ferror@plt+0x1240>
  40116c:	mov	w1, #0x1                   	// #1
  401170:	add	x2, x2, #0xfb0
  401174:	bl	400cf0 <__fprintf_chk@plt>
  401178:	ldr	w0, [sp, #192]
  40117c:	cmp	w0, #0x0
  401180:	b.le	401244 <ferror@plt+0x484>
  401184:	adrp	x20, 403000 <ferror@plt+0x2240>
  401188:	add	x20, x20, #0x0
  40118c:	stp	x27, x28, [sp, #96]
  401190:	adrp	x28, 414000 <ferror@plt+0x13240>
  401194:	add	x28, x28, #0x128
  401198:	adrp	x27, 402000 <ferror@plt+0x1240>
  40119c:	mov	w24, #0x0                   	// #0
  4011a0:	add	x0, x27, #0xfe0
  4011a4:	stp	x25, x26, [sp, #80]
  4011a8:	mov	x25, #0x0                   	// #0
  4011ac:	str	x0, [sp, #136]
  4011b0:	ldr	x2, [sp, #136]
  4011b4:	mov	w3, w24
  4011b8:	mov	x0, x19
  4011bc:	mov	w1, #0x1                   	// #1
  4011c0:	adrp	x22, 402000 <ferror@plt+0x1240>
  4011c4:	adrp	x23, 402000 <ferror@plt+0x1240>
  4011c8:	bl	400cf0 <__fprintf_chk@plt>
  4011cc:	add	x22, x22, #0xfe8
  4011d0:	ldr	x0, [x28]
  4011d4:	ldr	x3, [sp, #120]
  4011d8:	ldr	x21, [x0, x25]
  4011dc:	cbz	x21, 40121c <ferror@plt+0x45c>
  4011e0:	ldr	x26, [x21, #16]
  4011e4:	add	x27, x23, #0xff0
  4011e8:	cbz	x26, 401210 <ferror@plt+0x450>
  4011ec:	nop
  4011f0:	ldr	w4, [x26, #16]
  4011f4:	mov	x2, x27
  4011f8:	mov	x0, x19
  4011fc:	mov	w1, #0x1                   	// #1
  401200:	bl	400cf0 <__fprintf_chk@plt>
  401204:	ldr	x26, [x26]
  401208:	mov	x3, x20
  40120c:	cbnz	x26, 4011f0 <ferror@plt+0x430>
  401210:	ldr	x21, [x21]
  401214:	mov	x3, x22
  401218:	cbnz	x21, 4011e0 <ferror@plt+0x420>
  40121c:	mov	x1, x19
  401220:	mov	w0, #0xa                   	// #10
  401224:	bl	400c00 <fputc@plt>
  401228:	add	w24, w24, #0x1
  40122c:	ldr	w0, [sp, #192]
  401230:	add	x25, x25, #0x18
  401234:	cmp	w0, w24
  401238:	b.gt	4011b0 <ferror@plt+0x3f0>
  40123c:	ldp	x25, x26, [sp, #80]
  401240:	ldp	x27, x28, [sp, #96]
  401244:	mov	x0, x19
  401248:	bl	400c10 <fclose@plt>
  40124c:	ldr	x19, [sp, #128]
  401250:	mov	x0, x19
  401254:	cbz	x19, 40129c <ferror@plt+0x4dc>
  401258:	ldr	w2, [sp, #152]
  40125c:	ldr	w1, [sp, #168]
  401260:	ldrsw	x4, [sp, #192]
  401264:	ldr	w5, [sp, #160]
  401268:	sdiv	w3, w1, w2
  40126c:	ldr	w1, [sp, #148]
  401270:	ldr	w2, [sp, #196]
  401274:	cmp	w1, #0x0
  401278:	ldr	x1, [sp, #184]
  40127c:	ldr	x6, [x1, #296]
  401280:	ldr	w1, [sp, #176]
  401284:	csel	x6, x6, xzr, eq  // eq = none
  401288:	sdiv	w3, w3, w1
  40128c:	ldr	x1, [sp, #216]
  401290:	bl	402790 <ferror@plt+0x19d0>
  401294:	mov	x0, x19
  401298:	bl	400c10 <fclose@plt>
  40129c:	mov	w0, #0x0                   	// #0
  4012a0:	ldp	x29, x30, [sp, #16]
  4012a4:	ldp	x19, x20, [sp, #32]
  4012a8:	ldp	x21, x22, [sp, #48]
  4012ac:	ldp	x23, x24, [sp, #64]
  4012b0:	add	sp, sp, #0xe0
  4012b4:	ret
  4012b8:	ldrb	w0, [x1, #1]
  4012bc:	cmp	w0, #0x4
  4012c0:	b.eq	401410 <ferror@plt+0x650>  // b.none
  4012c4:	adrp	x1, 402000 <ferror@plt+0x1240>
  4012c8:	add	x1, x1, #0xf60
  4012cc:	mov	w2, #0x5                   	// #5
  4012d0:	stp	x25, x26, [sp, #80]
  4012d4:	stp	x27, x28, [sp, #96]
  4012d8:	mov	x0, #0x0                   	// #0
  4012dc:	bl	400d80 <dcgettext@plt>
  4012e0:	mov	x19, x0
  4012e4:	adrp	x1, 414000 <ferror@plt+0x13240>
  4012e8:	ldr	x20, [x1, #264]
  4012ec:	bl	402a58 <ferror@plt+0x1c98>
  4012f0:	mov	x2, x19
  4012f4:	mov	x3, x0
  4012f8:	mov	w1, #0x1                   	// #1
  4012fc:	mov	x0, x20
  401300:	bl	400cf0 <__fprintf_chk@plt>
  401304:	mov	w0, #0x41                  	// #65
  401308:	bl	400be0 <exit@plt>
  40130c:	ldrb	w0, [x19, #1]
  401310:	cbnz	w0, 401060 <ferror@plt+0x2a0>
  401314:	adrp	x0, 414000 <ferror@plt+0x13240>
  401318:	ldr	x19, [x0, #272]
  40131c:	b	401078 <ferror@plt+0x2b8>
  401320:	ldrb	w0, [x20, #1]
  401324:	cbnz	w0, 40100c <ferror@plt+0x24c>
  401328:	adrp	x0, 414000 <ferror@plt+0x13240>
  40132c:	ldr	x20, [x0, #280]
  401330:	b	401024 <ferror@plt+0x264>
  401334:	ldrb	w0, [x1, #1]
  401338:	cbnz	w0, 401038 <ferror@plt+0x278>
  40133c:	adrp	x0, 414000 <ferror@plt+0x13240>
  401340:	ldr	x0, [x0, #272]
  401344:	str	x0, [sp, #128]
  401348:	b	401050 <ferror@plt+0x290>
  40134c:	mov	x0, x21
  401350:	adrp	x1, 402000 <ferror@plt+0x1240>
  401354:	add	x1, x1, #0xf30
  401358:	bl	400c20 <fopen@plt>
  40135c:	mov	x22, x0
  401360:	cbnz	x0, 400ffc <ferror@plt+0x23c>
  401364:	mov	x0, x21
  401368:	stp	x25, x26, [sp, #80]
  40136c:	stp	x27, x28, [sp, #96]
  401370:	bl	400bf0 <perror@plt>
  401374:	mov	w0, #0x42                  	// #66
  401378:	bl	400be0 <exit@plt>
  40137c:	adrp	x21, 402000 <ferror@plt+0x1240>
  401380:	add	x21, x21, #0xdf0
  401384:	b	400ff4 <ferror@plt+0x234>
  401388:	adrp	x19, 402000 <ferror@plt+0x1240>
  40138c:	mov	x20, #0x0                   	// #0
  401390:	add	x19, x19, #0xdf0
  401394:	str	xzr, [sp, #128]
  401398:	ldr	x21, [x22, #8]
  40139c:	b	400fdc <ferror@plt+0x21c>
  4013a0:	cmp	w25, w28
  4013a4:	b.le	4013bc <ferror@plt+0x5fc>
  4013a8:	add	x24, x22, x24
  4013ac:	add	w28, w28, #0x1
  4013b0:	ldr	x0, [x24, #8]
  4013b4:	str	x0, [sp, #128]
  4013b8:	b	400f30 <ferror@plt+0x170>
  4013bc:	mov	x1, x27
  4013c0:	mov	x0, x26
  4013c4:	bl	400d00 <strcmp@plt>
  4013c8:	cbz	w0, 4013f4 <ferror@plt+0x634>
  4013cc:	ldr	x1, [sp, #160]
  4013d0:	mov	x0, x26
  4013d4:	bl	400d00 <strcmp@plt>
  4013d8:	cbnz	w0, 4013f4 <ferror@plt+0x634>
  4013dc:	cmp	w25, w28
  4013e0:	b.le	4013f4 <ferror@plt+0x634>
  4013e4:	add	x24, x22, x24
  4013e8:	add	w28, w28, #0x1
  4013ec:	ldr	x19, [x24, #8]
  4013f0:	b	400f30 <ferror@plt+0x170>
  4013f4:	ldr	x1, [sp, #152]
  4013f8:	mov	x0, x26
  4013fc:	bl	400d00 <strcmp@plt>
  401400:	cbnz	w0, 40144c <ferror@plt+0x68c>
  401404:	mov	w0, #0x1                   	// #1
  401408:	str	w0, [sp, #148]
  40140c:	b	400f30 <ferror@plt+0x170>
  401410:	str	w3, [sp, #160]
  401414:	b	401140 <ferror@plt+0x380>
  401418:	cmp	w23, #0x3
  40141c:	b.ne	4015a4 <ferror@plt+0x7e4>  // b.any
  401420:	mov	w0, #0x1                   	// #1
  401424:	str	w0, [sp, #148]
  401428:	ldr	x0, [x22, #16]
  40142c:	mov	x19, #0x0                   	// #0
  401430:	mov	x20, #0x0                   	// #0
  401434:	str	x0, [sp, #128]
  401438:	ldr	x21, [x22, #8]
  40143c:	b	400fdc <ferror@plt+0x21c>
  401440:	ldp	x25, x26, [sp, #80]
  401444:	ldp	x27, x28, [sp, #96]
  401448:	b	400fdc <ferror@plt+0x21c>
  40144c:	adrp	x1, 402000 <ferror@plt+0x1240>
  401450:	add	x1, x1, #0xee8
  401454:	mov	w2, #0x5                   	// #5
  401458:	mov	x0, #0x0                   	// #0
  40145c:	bl	400d80 <dcgettext@plt>
  401460:	adrp	x1, 414000 <ferror@plt+0x13240>
  401464:	mov	x19, x0
  401468:	ldr	x20, [x1, #264]
  40146c:	bl	402a58 <ferror@plt+0x1c98>
  401470:	mov	x2, x19
  401474:	mov	x3, x0
  401478:	mov	w1, #0x1                   	// #1
  40147c:	mov	x0, x20
  401480:	bl	400cf0 <__fprintf_chk@plt>
  401484:	mov	w0, #0x40                  	// #64
  401488:	bl	400be0 <exit@plt>
  40148c:	adrp	x1, 402000 <ferror@plt+0x1240>
  401490:	mov	w2, #0x5                   	// #5
  401494:	add	x1, x1, #0xe30
  401498:	stp	x25, x26, [sp, #80]
  40149c:	stp	x27, x28, [sp, #96]
  4014a0:	b	401458 <ferror@plt+0x698>
  4014a4:	stp	x25, x26, [sp, #80]
  4014a8:	stp	x27, x28, [sp, #96]
  4014ac:	bl	402a68 <ferror@plt+0x1ca8>
  4014b0:	bl	402a58 <ferror@plt+0x1c98>
  4014b4:	adrp	x1, 402000 <ferror@plt+0x1240>
  4014b8:	add	x1, x1, #0xe58
  4014bc:	bl	400d00 <strcmp@plt>
  4014c0:	str	w0, [sp, #148]
  4014c4:	cbnz	w0, 400e88 <ferror@plt+0xc8>
  4014c8:	cmp	w23, #0x3
  4014cc:	b.eq	4014e8 <ferror@plt+0x728>  // b.none
  4014d0:	adrp	x1, 402000 <ferror@plt+0x1240>
  4014d4:	mov	w2, #0x5                   	// #5
  4014d8:	add	x1, x1, #0xe68
  4014dc:	stp	x25, x26, [sp, #80]
  4014e0:	stp	x27, x28, [sp, #96]
  4014e4:	b	401458 <ferror@plt+0x698>
  4014e8:	mov	x20, #0x0                   	// #0
  4014ec:	str	xzr, [sp, #128]
  4014f0:	ldp	x21, x19, [x22, #8]
  4014f4:	b	400fdc <ferror@plt+0x21c>
  4014f8:	mov	x0, x20
  4014fc:	stp	x25, x26, [sp, #80]
  401500:	stp	x27, x28, [sp, #96]
  401504:	bl	400bf0 <perror@plt>
  401508:	mov	w0, #0x42                  	// #66
  40150c:	bl	400be0 <exit@plt>
  401510:	ldr	x0, [sp, #128]
  401514:	stp	x25, x26, [sp, #80]
  401518:	stp	x27, x28, [sp, #96]
  40151c:	bl	400bf0 <perror@plt>
  401520:	mov	w0, #0x49                  	// #73
  401524:	bl	400be0 <exit@plt>
  401528:	mov	x0, x19
  40152c:	stp	x25, x26, [sp, #80]
  401530:	stp	x27, x28, [sp, #96]
  401534:	bl	400bf0 <perror@plt>
  401538:	mov	w0, #0x49                  	// #73
  40153c:	bl	400be0 <exit@plt>
  401540:	mov	w2, #0x5                   	// #5
  401544:	adrp	x1, 402000 <ferror@plt+0x1240>
  401548:	mov	x0, #0x0                   	// #0
  40154c:	add	x1, x1, #0xf40
  401550:	stp	x25, x26, [sp, #80]
  401554:	stp	x27, x28, [sp, #96]
  401558:	bl	400d80 <dcgettext@plt>
  40155c:	adrp	x1, 414000 <ferror@plt+0x13240>
  401560:	mov	x19, x0
  401564:	ldr	x20, [x1, #264]
  401568:	bl	402a58 <ferror@plt+0x1c98>
  40156c:	mov	x4, x21
  401570:	mov	x3, x0
  401574:	mov	x2, x19
  401578:	mov	w1, #0x1                   	// #1
  40157c:	mov	x0, x20
  401580:	bl	400cf0 <__fprintf_chk@plt>
  401584:	mov	w0, #0x41                  	// #65
  401588:	bl	400be0 <exit@plt>
  40158c:	adrp	x1, 402000 <ferror@plt+0x1240>
  401590:	mov	w2, #0x5                   	// #5
  401594:	add	x1, x1, #0xf88
  401598:	stp	x25, x26, [sp, #80]
  40159c:	stp	x27, x28, [sp, #96]
  4015a0:	b	4012d8 <ferror@plt+0x518>
  4015a4:	adrp	x1, 402000 <ferror@plt+0x1240>
  4015a8:	mov	w2, #0x5                   	// #5
  4015ac:	add	x1, x1, #0xe98
  4015b0:	stp	x25, x26, [sp, #80]
  4015b4:	stp	x27, x28, [sp, #96]
  4015b8:	b	401458 <ferror@plt+0x698>
  4015bc:	mov	x29, #0x0                   	// #0
  4015c0:	mov	x30, #0x0                   	// #0
  4015c4:	mov	x5, x0
  4015c8:	ldr	x1, [sp]
  4015cc:	add	x2, sp, #0x8
  4015d0:	mov	x6, sp
  4015d4:	movz	x0, #0x0, lsl #48
  4015d8:	movk	x0, #0x0, lsl #32
  4015dc:	movk	x0, #0x40, lsl #16
  4015e0:	movk	x0, #0xdd0
  4015e4:	movz	x3, #0x0, lsl #48
  4015e8:	movk	x3, #0x0, lsl #32
  4015ec:	movk	x3, #0x40, lsl #16
  4015f0:	movk	x3, #0x2b98
  4015f4:	movz	x4, #0x0, lsl #48
  4015f8:	movk	x4, #0x0, lsl #32
  4015fc:	movk	x4, #0x40, lsl #16
  401600:	movk	x4, #0x2c18
  401604:	bl	400c60 <__libc_start_main@plt>
  401608:	bl	400cc0 <abort@plt>
  40160c:	adrp	x0, 413000 <ferror@plt+0x12240>
  401610:	ldr	x0, [x0, #4064]
  401614:	cbz	x0, 40161c <ferror@plt+0x85c>
  401618:	b	400cb0 <__gmon_start__@plt>
  40161c:	ret
  401620:	stp	x29, x30, [sp, #-32]!
  401624:	mov	x29, sp
  401628:	adrp	x0, 414000 <ferror@plt+0x13240>
  40162c:	add	x0, x0, #0x108
  401630:	str	x0, [sp, #24]
  401634:	ldr	x0, [sp, #24]
  401638:	str	x0, [sp, #24]
  40163c:	ldr	x1, [sp, #24]
  401640:	adrp	x0, 414000 <ferror@plt+0x13240>
  401644:	add	x0, x0, #0x108
  401648:	cmp	x1, x0
  40164c:	b.eq	401688 <ferror@plt+0x8c8>  // b.none
  401650:	adrp	x0, 402000 <ferror@plt+0x1240>
  401654:	add	x0, x0, #0xc38
  401658:	ldr	x0, [x0]
  40165c:	str	x0, [sp, #16]
  401660:	ldr	x0, [sp, #16]
  401664:	str	x0, [sp, #16]
  401668:	ldr	x0, [sp, #16]
  40166c:	cmp	x0, #0x0
  401670:	b.eq	40168c <ferror@plt+0x8cc>  // b.none
  401674:	ldr	x1, [sp, #16]
  401678:	adrp	x0, 414000 <ferror@plt+0x13240>
  40167c:	add	x0, x0, #0x108
  401680:	blr	x1
  401684:	b	40168c <ferror@plt+0x8cc>
  401688:	nop
  40168c:	ldp	x29, x30, [sp], #32
  401690:	ret
  401694:	stp	x29, x30, [sp, #-48]!
  401698:	mov	x29, sp
  40169c:	adrp	x0, 414000 <ferror@plt+0x13240>
  4016a0:	add	x0, x0, #0x108
  4016a4:	str	x0, [sp, #40]
  4016a8:	ldr	x0, [sp, #40]
  4016ac:	str	x0, [sp, #40]
  4016b0:	ldr	x1, [sp, #40]
  4016b4:	adrp	x0, 414000 <ferror@plt+0x13240>
  4016b8:	add	x0, x0, #0x108
  4016bc:	sub	x0, x1, x0
  4016c0:	asr	x0, x0, #3
  4016c4:	lsr	x1, x0, #63
  4016c8:	add	x0, x1, x0
  4016cc:	asr	x0, x0, #1
  4016d0:	str	x0, [sp, #32]
  4016d4:	ldr	x0, [sp, #32]
  4016d8:	cmp	x0, #0x0
  4016dc:	b.eq	40171c <ferror@plt+0x95c>  // b.none
  4016e0:	adrp	x0, 402000 <ferror@plt+0x1240>
  4016e4:	add	x0, x0, #0xc40
  4016e8:	ldr	x0, [x0]
  4016ec:	str	x0, [sp, #24]
  4016f0:	ldr	x0, [sp, #24]
  4016f4:	str	x0, [sp, #24]
  4016f8:	ldr	x0, [sp, #24]
  4016fc:	cmp	x0, #0x0
  401700:	b.eq	401720 <ferror@plt+0x960>  // b.none
  401704:	ldr	x2, [sp, #24]
  401708:	ldr	x1, [sp, #32]
  40170c:	adrp	x0, 414000 <ferror@plt+0x13240>
  401710:	add	x0, x0, #0x108
  401714:	blr	x2
  401718:	b	401720 <ferror@plt+0x960>
  40171c:	nop
  401720:	ldp	x29, x30, [sp], #48
  401724:	ret
  401728:	stp	x29, x30, [sp, #-16]!
  40172c:	mov	x29, sp
  401730:	adrp	x0, 414000 <ferror@plt+0x13240>
  401734:	add	x0, x0, #0x120
  401738:	ldrb	w0, [x0]
  40173c:	and	x0, x0, #0xff
  401740:	cmp	x0, #0x0
  401744:	b.ne	401760 <ferror@plt+0x9a0>  // b.any
  401748:	bl	401620 <ferror@plt+0x860>
  40174c:	adrp	x0, 414000 <ferror@plt+0x13240>
  401750:	add	x0, x0, #0x120
  401754:	mov	w1, #0x1                   	// #1
  401758:	strb	w1, [x0]
  40175c:	b	401764 <ferror@plt+0x9a4>
  401760:	nop
  401764:	ldp	x29, x30, [sp], #16
  401768:	ret
  40176c:	stp	x29, x30, [sp, #-16]!
  401770:	mov	x29, sp
  401774:	bl	401694 <ferror@plt+0x8d4>
  401778:	nop
  40177c:	ldp	x29, x30, [sp], #16
  401780:	ret
  401784:	nop
  401788:	stp	x29, x30, [sp, #-48]!
  40178c:	mov	x29, sp
  401790:	stp	x19, x20, [sp, #16]
  401794:	mov	x19, x0
  401798:	mov	x0, #0x18                  	// #24
  40179c:	str	x21, [sp, #32]
  4017a0:	mov	w21, w1
  4017a4:	bl	402af0 <ferror@plt+0x1d30>
  4017a8:	mov	x20, x0
  4017ac:	mov	x0, #0x18                  	// #24
  4017b0:	bl	402af0 <ferror@plt+0x1d30>
  4017b4:	adrp	x1, 414000 <ferror@plt+0x13240>
  4017b8:	add	x19, x19, x19, lsl #1
  4017bc:	str	w21, [x0, #16]
  4017c0:	ldr	x1, [x1, #296]
  4017c4:	stp	xzr, x0, [x0]
  4017c8:	ldr	x21, [sp, #32]
  4017cc:	add	x19, x1, x19, lsl #3
  4017d0:	str	x0, [x20, #16]
  4017d4:	ldr	x0, [x19, #8]
  4017d8:	str	x0, [x20, #8]
  4017dc:	str	x20, [x0]
  4017e0:	str	xzr, [x20]
  4017e4:	str	x20, [x19, #8]
  4017e8:	ldp	x19, x20, [sp, #16]
  4017ec:	ldp	x29, x30, [sp], #48
  4017f0:	ret
  4017f4:	nop
  4017f8:	stp	x29, x30, [sp, #-32]!
  4017fc:	mov	x29, sp
  401800:	stp	x19, x20, [sp, #16]
  401804:	mov	x20, x0
  401808:	ldr	x19, [x0]
  40180c:	ldrb	w1, [x19]
  401810:	cmp	w1, #0x20
  401814:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  401818:	b.ne	401830 <ferror@plt+0xa70>  // b.any
  40181c:	nop
  401820:	ldrb	w1, [x19, #1]!
  401824:	cmp	w1, #0x20
  401828:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  40182c:	b.eq	401820 <ferror@plt+0xa60>  // b.none
  401830:	cmp	w1, #0x55
  401834:	b.ne	4018a8 <ferror@plt+0xae8>  // b.any
  401838:	ldrb	w0, [x19, #1]
  40183c:	cmp	w0, #0x2b
  401840:	b.ne	4018a8 <ferror@plt+0xae8>  // b.any
  401844:	bl	400d10 <__ctype_b_loc@plt>
  401848:	ldrb	w2, [x19, #2]
  40184c:	ldr	x1, [x0]
  401850:	ldrh	w0, [x1, x2, lsl #1]
  401854:	tbz	w0, #12, 4018a8 <ferror@plt+0xae8>
  401858:	ldrb	w0, [x19, #3]
  40185c:	ldrh	w0, [x1, x0, lsl #1]
  401860:	tbz	w0, #12, 4018a8 <ferror@plt+0xae8>
  401864:	ldrb	w0, [x19, #4]
  401868:	ldrh	w0, [x1, x0, lsl #1]
  40186c:	tbz	w0, #12, 4018a8 <ferror@plt+0xae8>
  401870:	ldrb	w0, [x19, #5]
  401874:	ldrh	w0, [x1, x0, lsl #1]
  401878:	tbz	w0, #12, 4018a8 <ferror@plt+0xae8>
  40187c:	ldrb	w0, [x19, #6]
  401880:	ldrh	w0, [x1, x0, lsl #1]
  401884:	tbnz	w0, #12, 4018a8 <ferror@plt+0xae8>
  401888:	add	x0, x19, #0x6
  40188c:	str	x0, [x20]
  401890:	add	x0, x19, #0x2
  401894:	mov	w2, #0x10                  	// #16
  401898:	ldp	x19, x20, [sp, #16]
  40189c:	mov	x1, #0x0                   	// #0
  4018a0:	ldp	x29, x30, [sp], #32
  4018a4:	b	400d20 <strtol@plt>
  4018a8:	mov	x0, #0xffffffffffffffff    	// #-1
  4018ac:	ldp	x19, x20, [sp, #16]
  4018b0:	ldp	x29, x30, [sp], #32
  4018b4:	ret
  4018b8:	sub	sp, sp, #0x70
  4018bc:	mov	w2, #0x18                  	// #24
  4018c0:	sub	sp, sp, #0x10, lsl #12
  4018c4:	stp	x29, x30, [sp]
  4018c8:	mov	x29, sp
  4018cc:	stp	x21, x22, [sp, #32]
  4018d0:	adrp	x22, 414000 <ferror@plt+0x13240>
  4018d4:	mov	x21, x0
  4018d8:	ldr	x0, [x22, #296]
  4018dc:	stp	x19, x20, [sp, #16]
  4018e0:	mov	w20, w1
  4018e4:	smull	x1, w1, w2
  4018e8:	stp	x23, x24, [sp, #48]
  4018ec:	stp	x25, x26, [sp, #64]
  4018f0:	str	x27, [sp, #80]
  4018f4:	bl	402b10 <ferror@plt+0x1d50>
  4018f8:	str	x0, [x22, #296]
  4018fc:	cmp	w20, #0x0
  401900:	b.le	40192c <ferror@plt+0xb6c>
  401904:	mov	x2, x0
  401908:	sub	w0, w20, #0x1
  40190c:	add	x0, x0, #0x1
  401910:	add	x0, x0, x0, lsl #1
  401914:	add	x0, x2, x0, lsl #3
  401918:	stp	xzr, x2, [x2]
  40191c:	add	x2, x2, #0x18
  401920:	stur	xzr, [x2, #-8]
  401924:	cmp	x2, x0
  401928:	b.ne	401918 <ferror@plt+0xb58>  // b.any
  40192c:	adrp	x24, 402000 <ferror@plt+0x1240>
  401930:	add	x23, sp, #0x70
  401934:	add	x24, x24, #0xcd0
  401938:	mov	x2, x21
  40193c:	mov	x0, x23
  401940:	mov	w1, #0x10000               	// #65536
  401944:	bl	400da0 <fgets@plt>
  401948:	cbz	x0, 401b00 <ferror@plt+0xd40>
  40194c:	mov	x0, x23
  401950:	mov	w1, #0xa                   	// #10
  401954:	bl	400d60 <strchr@plt>
  401958:	str	x0, [sp, #96]
  40195c:	cbz	x0, 401c5c <ferror@plt+0xe9c>
  401960:	strb	wzr, [x0]
  401964:	mov	x0, x23
  401968:	str	x23, [sp, #96]
  40196c:	ldrb	w2, [sp, #112]
  401970:	cmp	w2, #0x20
  401974:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401978:	b.ne	401994 <ferror@plt+0xbd4>  // b.any
  40197c:	nop
  401980:	ldrb	w2, [x0, #1]!
  401984:	cmp	w2, #0x20
  401988:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  40198c:	b.eq	401980 <ferror@plt+0xbc0>  // b.none
  401990:	str	x0, [sp, #96]
  401994:	cmp	w2, #0x23
  401998:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40199c:	b.eq	401938 <ferror@plt+0xb78>  // b.none
  4019a0:	add	x1, sp, #0x68
  4019a4:	mov	w2, #0x0                   	// #0
  4019a8:	bl	400d20 <strtol@plt>
  4019ac:	mov	x19, x0
  4019b0:	ldp	x1, x0, [sp, #96]
  4019b4:	cmp	x0, x1
  4019b8:	b.eq	401cdc <ferror@plt+0xf1c>  // b.none
  4019bc:	str	x0, [sp, #96]
  4019c0:	ldrb	w1, [x0]
  4019c4:	cmp	w1, #0x2d
  4019c8:	b.eq	401b24 <ferror@plt+0xd64>  // b.none
  4019cc:	tbnz	x19, #63, 401c98 <ferror@plt+0xed8>
  4019d0:	cmp	x19, w20, sxtw
  4019d4:	b.ge	401c98 <ferror@plt+0xed8>  // b.tcont
  4019d8:	add	x25, x19, x19, lsl #1
  4019dc:	add	x0, sp, #0x60
  4019e0:	bl	4017f8 <ferror@plt+0xa38>
  4019e4:	mov	x1, x0
  4019e8:	lsl	x25, x25, #3
  4019ec:	tbnz	x0, #63, 401a88 <ferror@plt+0xcc8>
  4019f0:	mov	x0, x19
  4019f4:	bl	401788 <ferror@plt+0x9c8>
  4019f8:	ldr	x2, [sp, #96]
  4019fc:	add	x0, x2, #0x1
  401a00:	str	x0, [sp, #96]
  401a04:	ldrb	w0, [x2]
  401a08:	cmp	w0, #0x2c
  401a0c:	b.eq	401a5c <ferror@plt+0xc9c>  // b.none
  401a10:	b	401a74 <ferror@plt+0xcb4>
  401a14:	ldr	x1, [x22, #296]
  401a18:	mov	x0, #0x18                  	// #24
  401a1c:	add	x1, x1, x25
  401a20:	ldr	x27, [x1, #8]
  401a24:	bl	402af0 <ferror@plt+0x1d30>
  401a28:	ldr	x2, [sp, #96]
  401a2c:	ldr	x1, [x27, #16]
  401a30:	add	x4, x2, #0x1
  401a34:	ldr	x3, [x1, #8]
  401a38:	str	x3, [x0, #8]
  401a3c:	str	w26, [x0, #16]
  401a40:	str	x0, [x3]
  401a44:	str	xzr, [x0]
  401a48:	str	x0, [x1, #8]
  401a4c:	str	x4, [sp, #96]
  401a50:	ldrb	w0, [x2]
  401a54:	cmp	w0, #0x2c
  401a58:	b.ne	401a74 <ferror@plt+0xcb4>  // b.any
  401a5c:	add	x0, sp, #0x60
  401a60:	bl	4017f8 <ferror@plt+0xa38>
  401a64:	mov	x26, x0
  401a68:	tbz	x0, #63, 401a14 <ferror@plt+0xc54>
  401a6c:	ldr	x2, [sp, #96]
  401a70:	sub	x2, x2, #0x1
  401a74:	add	x0, sp, #0x60
  401a78:	str	x2, [sp, #96]
  401a7c:	bl	4017f8 <ferror@plt+0xa38>
  401a80:	mov	x1, x0
  401a84:	tbz	x0, #63, 4019f0 <ferror@plt+0xc30>
  401a88:	ldr	x1, [sp, #96]
  401a8c:	ldrb	w0, [x1]
  401a90:	cmp	w0, #0x20
  401a94:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  401a98:	b.ne	401ab4 <ferror@plt+0xcf4>  // b.any
  401a9c:	add	x1, x1, #0x1
  401aa0:	str	x1, [sp, #96]
  401aa4:	ldrb	w0, [x1], #1
  401aa8:	cmp	w0, #0x20
  401aac:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  401ab0:	b.eq	401aa0 <ferror@plt+0xce0>  // b.none
  401ab4:	cmp	w0, #0x23
  401ab8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  401abc:	b.eq	401938 <ferror@plt+0xb78>  // b.none
  401ac0:	mov	w2, #0x5                   	// #5
  401ac4:	adrp	x1, 402000 <ferror@plt+0x1240>
  401ac8:	mov	x0, #0x0                   	// #0
  401acc:	add	x1, x1, #0xdd0
  401ad0:	bl	400d80 <dcgettext@plt>
  401ad4:	mov	x19, x0
  401ad8:	adrp	x1, 414000 <ferror@plt+0x13240>
  401adc:	ldr	x25, [x1, #264]
  401ae0:	bl	402a58 <ferror@plt+0x1c98>
  401ae4:	ldr	x4, [sp, #96]
  401ae8:	mov	x3, x0
  401aec:	mov	x2, x19
  401af0:	mov	x0, x25
  401af4:	mov	w1, #0x1                   	// #1
  401af8:	bl	400cf0 <__fprintf_chk@plt>
  401afc:	b	401938 <ferror@plt+0xb78>
  401b00:	ldp	x29, x30, [sp]
  401b04:	ldp	x19, x20, [sp, #16]
  401b08:	ldp	x21, x22, [sp, #32]
  401b0c:	ldp	x23, x24, [sp, #48]
  401b10:	ldp	x25, x26, [sp, #64]
  401b14:	ldr	x27, [sp, #80]
  401b18:	add	sp, sp, #0x70
  401b1c:	add	sp, sp, #0x10, lsl #12
  401b20:	ret
  401b24:	add	x0, x0, #0x1
  401b28:	add	x1, sp, #0x68
  401b2c:	mov	w2, #0x0                   	// #0
  401b30:	str	x0, [sp, #96]
  401b34:	bl	400d20 <strtol@plt>
  401b38:	mov	x25, x0
  401b3c:	ldp	x1, x0, [sp, #96]
  401b40:	cmp	x0, x1
  401b44:	b.eq	401cdc <ferror@plt+0xf1c>  // b.none
  401b48:	str	x0, [sp, #96]
  401b4c:	tbnz	x19, #63, 401c98 <ferror@plt+0xed8>
  401b50:	cmp	x19, w20, sxtw
  401b54:	sxtw	x1, w20
  401b58:	b.ge	401c98 <ferror@plt+0xed8>  // b.tcont
  401b5c:	cbz	x25, 4019d8 <ferror@plt+0xc18>
  401b60:	cmp	x19, x25
  401b64:	ccmp	x25, x1, #0x0, le
  401b68:	b.ge	401d20 <ferror@plt+0xf60>  // b.tcont
  401b6c:	mov	x1, x0
  401b70:	ldrb	w2, [x1], #1
  401b74:	cmp	w2, #0x20
  401b78:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401b7c:	b.ne	401b98 <ferror@plt+0xdd8>  // b.any
  401b80:	str	x1, [sp, #96]
  401b84:	mov	x0, x1
  401b88:	ldrb	w2, [x1], #1
  401b8c:	cmp	w2, #0x20
  401b90:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401b94:	b.eq	401b80 <ferror@plt+0xdc0>  // b.none
  401b98:	mov	x1, x24
  401b9c:	mov	x2, #0x4                   	// #4
  401ba0:	bl	400c40 <strncmp@plt>
  401ba4:	cbnz	w0, 401bc4 <ferror@plt+0xe04>
  401ba8:	mov	w1, w19
  401bac:	mov	x0, x19
  401bb0:	add	x19, x19, #0x1
  401bb4:	bl	401788 <ferror@plt+0x9c8>
  401bb8:	cmp	x25, x19
  401bbc:	b.ge	401ba8 <ferror@plt+0xde8>  // b.tcont
  401bc0:	b	401938 <ferror@plt+0xb78>
  401bc4:	add	x0, sp, #0x60
  401bc8:	bl	4017f8 <ferror@plt+0xa38>
  401bcc:	ldr	x3, [sp, #96]
  401bd0:	mov	x26, x0
  401bd4:	ldrb	w2, [x3]
  401bd8:	cmp	w2, #0x20
  401bdc:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401be0:	b.ne	401c00 <ferror@plt+0xe40>  // b.any
  401be4:	add	x1, x3, #0x1
  401be8:	str	x1, [sp, #96]
  401bec:	mov	x3, x1
  401bf0:	ldrb	w2, [x1], #1
  401bf4:	cmp	w2, #0x20
  401bf8:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401bfc:	b.eq	401be8 <ferror@plt+0xe28>  // b.none
  401c00:	cmp	w2, #0x2d
  401c04:	b.ne	401d4c <ferror@plt+0xf8c>  // b.any
  401c08:	add	x3, x3, #0x1
  401c0c:	add	x0, sp, #0x60
  401c10:	str	x3, [sp, #96]
  401c14:	bl	4017f8 <ferror@plt+0xa38>
  401c18:	mov	x27, x0
  401c1c:	cmp	x26, #0x0
  401c20:	ccmp	x0, #0x0, #0x1, ge  // ge = tcont
  401c24:	b.lt	401db0 <ferror@plt+0xff0>  // b.tstop
  401c28:	sub	x0, x0, x26
  401c2c:	sub	x1, x25, x19
  401c30:	cmp	x0, x1
  401c34:	b.ne	401d60 <ferror@plt+0xfa0>  // b.any
  401c38:	sub	w26, w26, w19
  401c3c:	nop
  401c40:	add	w1, w26, w19
  401c44:	mov	x0, x19
  401c48:	add	x19, x19, #0x1
  401c4c:	bl	401788 <ferror@plt+0x9c8>
  401c50:	cmp	x25, x19
  401c54:	b.ge	401c40 <ferror@plt+0xe80>  // b.tcont
  401c58:	b	401938 <ferror@plt+0xb78>
  401c5c:	adrp	x1, 402000 <ferror@plt+0x1240>
  401c60:	add	x1, x1, #0xc48
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	bl	400d80 <dcgettext@plt>
  401c6c:	mov	x19, x0
  401c70:	adrp	x1, 414000 <ferror@plt+0x13240>
  401c74:	ldr	x20, [x1, #264]
  401c78:	bl	402a58 <ferror@plt+0x1c98>
  401c7c:	mov	x2, x19
  401c80:	mov	x3, x0
  401c84:	mov	w1, #0x1                   	// #1
  401c88:	mov	x0, x20
  401c8c:	bl	400cf0 <__fprintf_chk@plt>
  401c90:	mov	w0, #0x41                  	// #65
  401c94:	bl	400be0 <exit@plt>
  401c98:	mov	w2, #0x5                   	// #5
  401c9c:	adrp	x1, 402000 <ferror@plt+0x1240>
  401ca0:	mov	x0, #0x0                   	// #0
  401ca4:	add	x1, x1, #0xc80
  401ca8:	bl	400d80 <dcgettext@plt>
  401cac:	mov	x20, x0
  401cb0:	adrp	x1, 414000 <ferror@plt+0x13240>
  401cb4:	ldr	x21, [x1, #264]
  401cb8:	bl	402a58 <ferror@plt+0x1c98>
  401cbc:	mov	x4, x19
  401cc0:	mov	x3, x0
  401cc4:	mov	x2, x20
  401cc8:	mov	w1, #0x1                   	// #1
  401ccc:	mov	x0, x21
  401cd0:	bl	400cf0 <__fprintf_chk@plt>
  401cd4:	mov	w0, #0x41                  	// #65
  401cd8:	bl	400be0 <exit@plt>
  401cdc:	mov	w2, #0x5                   	// #5
  401ce0:	adrp	x1, 402000 <ferror@plt+0x1240>
  401ce4:	mov	x0, #0x0                   	// #0
  401ce8:	add	x1, x1, #0xc68
  401cec:	bl	400d80 <dcgettext@plt>
  401cf0:	mov	x19, x0
  401cf4:	adrp	x1, 414000 <ferror@plt+0x13240>
  401cf8:	ldr	x20, [x1, #264]
  401cfc:	bl	402a58 <ferror@plt+0x1c98>
  401d00:	mov	x4, x23
  401d04:	mov	x3, x0
  401d08:	mov	x2, x19
  401d0c:	mov	w1, #0x1                   	// #1
  401d10:	mov	x0, x20
  401d14:	bl	400cf0 <__fprintf_chk@plt>
  401d18:	mov	w0, #0x41                  	// #65
  401d1c:	bl	400be0 <exit@plt>
  401d20:	mov	w2, #0x5                   	// #5
  401d24:	adrp	x1, 402000 <ferror@plt+0x1240>
  401d28:	mov	x0, #0x0                   	// #0
  401d2c:	add	x1, x1, #0xcb0
  401d30:	bl	400d80 <dcgettext@plt>
  401d34:	mov	x19, x0
  401d38:	adrp	x1, 414000 <ferror@plt+0x13240>
  401d3c:	ldr	x20, [x1, #264]
  401d40:	bl	402a58 <ferror@plt+0x1c98>
  401d44:	mov	x4, x25
  401d48:	b	401d04 <ferror@plt+0xf44>
  401d4c:	adrp	x1, 402000 <ferror@plt+0x1240>
  401d50:	mov	w2, #0x5                   	// #5
  401d54:	add	x1, x1, #0xcd8
  401d58:	mov	x0, #0x0                   	// #0
  401d5c:	b	401c68 <ferror@plt+0xea8>
  401d60:	mov	w2, #0x5                   	// #5
  401d64:	adrp	x1, 402000 <ferror@plt+0x1240>
  401d68:	mov	x0, #0x0                   	// #0
  401d6c:	add	x1, x1, #0xd78
  401d70:	bl	400d80 <dcgettext@plt>
  401d74:	mov	x20, x0
  401d78:	adrp	x1, 414000 <ferror@plt+0x13240>
  401d7c:	ldr	x21, [x1, #264]
  401d80:	bl	402a58 <ferror@plt+0x1c98>
  401d84:	mov	x7, x25
  401d88:	mov	x3, x0
  401d8c:	mov	x6, x19
  401d90:	mov	x5, x27
  401d94:	mov	x4, x26
  401d98:	mov	x2, x20
  401d9c:	mov	w1, #0x1                   	// #1
  401da0:	mov	x0, x21
  401da4:	bl	400cf0 <__fprintf_chk@plt>
  401da8:	mov	w0, #0x41                  	// #65
  401dac:	bl	400be0 <exit@plt>
  401db0:	mov	w2, #0x5                   	// #5
  401db4:	adrp	x1, 402000 <ferror@plt+0x1240>
  401db8:	mov	x0, #0x0                   	// #0
  401dbc:	add	x1, x1, #0xd30
  401dc0:	bl	400d80 <dcgettext@plt>
  401dc4:	mov	x20, x0
  401dc8:	adrp	x1, 414000 <ferror@plt+0x13240>
  401dcc:	ldr	x21, [x1, #264]
  401dd0:	bl	402a58 <ferror@plt+0x1c98>
  401dd4:	mov	x5, x25
  401dd8:	mov	x3, x0
  401ddc:	mov	x4, x19
  401de0:	mov	x2, x20
  401de4:	mov	w1, #0x1                   	// #1
  401de8:	mov	x0, x21
  401dec:	bl	400cf0 <__fprintf_chk@plt>
  401df0:	mov	w0, #0x41                  	// #65
  401df4:	bl	400be0 <exit@plt>
  401df8:	stp	x29, x30, [sp, #-128]!
  401dfc:	mov	x29, sp
  401e00:	stp	x19, x20, [sp, #16]
  401e04:	stp	x21, x22, [sp, #32]
  401e08:	stp	x23, x24, [sp, #48]
  401e0c:	mov	x24, x1
  401e10:	mov	w23, w7
  401e14:	stp	x25, x26, [sp, #64]
  401e18:	mov	x25, x2
  401e1c:	mov	x26, x5
  401e20:	stp	x27, x28, [sp, #80]
  401e24:	mov	x28, x4
  401e28:	mov	x27, x6
  401e2c:	str	x3, [sp, #104]
  401e30:	cbz	x0, 402078 <ferror@plt+0x12b8>
  401e34:	mov	x21, x0
  401e38:	mov	x0, #0x4000                	// #16384
  401e3c:	bl	402af0 <ferror@plt+0x1d30>
  401e40:	mov	x19, x0
  401e44:	mov	x20, #0x0                   	// #0
  401e48:	mov	x22, #0x4000                	// #16384
  401e4c:	nop
  401e50:	sub	x2, x22, x20
  401e54:	mov	x3, x21
  401e58:	mov	x1, #0x1                   	// #1
  401e5c:	add	x0, x19, x20
  401e60:	bl	400d30 <fread@plt>
  401e64:	add	x20, x20, x0
  401e68:	mov	x0, x21
  401e6c:	bl	400dc0 <ferror@plt>
  401e70:	cbnz	w0, 402310 <ferror@plt+0x1550>
  401e74:	mov	x0, x21
  401e78:	bl	400cd0 <feof@plt>
  401e7c:	cbnz	w0, 401ea0 <ferror@plt+0x10e0>
  401e80:	cmp	x22, x20
  401e84:	b.hi	401e50 <ferror@plt+0x1090>  // b.pmore
  401e88:	lsl	x22, x22, #1
  401e8c:	mov	x0, x19
  401e90:	mov	x1, x22
  401e94:	bl	402b10 <ferror@plt+0x1d50>
  401e98:	mov	x19, x0
  401e9c:	b	401e50 <ferror@plt+0x1090>
  401ea0:	cbz	x24, 401ea8 <ferror@plt+0x10e8>
  401ea4:	str	x19, [x24]
  401ea8:	cbz	x25, 401eb0 <ferror@plt+0x10f0>
  401eac:	str	w20, [x25]
  401eb0:	cmp	x20, #0x3
  401eb4:	b.ls	402058 <ferror@plt+0x1298>  // b.plast
  401eb8:	ldrb	w0, [x19]
  401ebc:	cmp	w0, #0x36
  401ec0:	b.eq	402248 <ferror@plt+0x1488>  // b.none
  401ec4:	cmp	x20, #0x1f
  401ec8:	b.ls	402058 <ferror@plt+0x1298>  // b.plast
  401ecc:	cmp	w0, #0x72
  401ed0:	b.ne	402058 <ferror@plt+0x1298>  // b.any
  401ed4:	ldrb	w0, [x19, #1]
  401ed8:	cmp	w0, #0xb5
  401edc:	b.ne	402058 <ferror@plt+0x1298>  // b.any
  401ee0:	ldrb	w0, [x19, #2]
  401ee4:	cmp	w0, #0x4a
  401ee8:	b.ne	402058 <ferror@plt+0x1298>  // b.any
  401eec:	ldrb	w0, [x19, #3]
  401ef0:	cmp	w0, #0x86
  401ef4:	b.ne	402058 <ferror@plt+0x1298>  // b.any
  401ef8:	ldr	w21, [x19, #4]
  401efc:	ldrb	w13, [x19, #8]
  401f00:	ldrb	w9, [x19, #9]
  401f04:	ldrb	w5, [x19, #10]
  401f08:	ldrb	w2, [x19, #11]
  401f0c:	ldrb	w25, [x19, #12]
  401f10:	ldrb	w15, [x19, #16]
  401f14:	ldrb	w12, [x19, #17]
  401f18:	ldrb	w7, [x19, #18]
  401f1c:	ldrb	w1, [x19, #19]
  401f20:	ldrb	w14, [x19, #20]
  401f24:	ldrb	w10, [x19, #21]
  401f28:	ldrb	w6, [x19, #22]
  401f2c:	ldrb	w0, [x19, #23]
  401f30:	ldrb	w4, [x19, #28]
  401f34:	ldrb	w8, [x19, #29]
  401f38:	ldrb	w3, [x19, #30]
  401f3c:	ldrb	w11, [x19, #31]
  401f40:	cbnz	w21, 4023d0 <ferror@plt+0x1610>
  401f44:	add	w12, w15, w12, lsl #8
  401f48:	add	w10, w14, w10, lsl #8
  401f4c:	add	w9, w13, w9, lsl #8
  401f50:	add	w8, w4, w8, lsl #8
  401f54:	add	w7, w12, w7, lsl #16
  401f58:	add	w6, w10, w6, lsl #16
  401f5c:	add	w5, w9, w5, lsl #16
  401f60:	add	w3, w8, w3, lsl #16
  401f64:	add	w22, w7, w1, lsl #24
  401f68:	add	w0, w6, w0, lsl #24
  401f6c:	add	w2, w5, w2, lsl #24
  401f70:	add	w3, w3, w11, lsl #24
  401f74:	and	x25, x25, #0x1
  401f78:	mov	x21, #0x1                   	// #1
  401f7c:	cbz	w22, 4023f8 <ferror@plt+0x1638>
  401f80:	cbz	x0, 40243c <ferror@plt+0x167c>
  401f84:	madd	x4, x22, x0, x2
  401f88:	cmp	x20, x4
  401f8c:	b.cc	402358 <ferror@plt+0x1598>  // b.lo, b.ul, b.last
  401f90:	cmp	x25, #0x0
  401f94:	ccmp	x20, x4, #0x4, eq  // eq = none
  401f98:	b.ne	402358 <ferror@plt+0x1598>  // b.any
  401f9c:	ldr	x5, [sp, #104]
  401fa0:	cmp	x5, #0x0
  401fa4:	ccmp	x24, #0x0, #0x4, ne  // ne = any
  401fa8:	b.eq	401fb8 <ferror@plt+0x11f8>  // b.none
  401fac:	ldr	x1, [x24]
  401fb0:	add	x2, x1, x2
  401fb4:	str	x2, [x5]
  401fb8:	cbz	x28, 401fc4 <ferror@plt+0x1204>
  401fbc:	mul	w0, w22, w0
  401fc0:	str	w0, [x28]
  401fc4:	cbz	x27, 401fcc <ferror@plt+0x120c>
  401fc8:	str	w22, [x27]
  401fcc:	cbz	x26, 401fd4 <ferror@plt+0x1214>
  401fd0:	str	w3, [x26]
  401fd4:	ldr	x0, [sp, #128]
  401fd8:	cbz	x0, 402038 <ferror@plt+0x1278>
  401fdc:	ldr	x0, [sp, #128]
  401fe0:	add	x1, x22, w23, sxtw
  401fe4:	str	x4, [sp, #104]
  401fe8:	add	x1, x1, x1, lsl #1
  401fec:	ldr	x0, [x0]
  401ff0:	lsl	x1, x1, #3
  401ff4:	bl	402b10 <ferror@plt+0x1d50>
  401ff8:	ldr	x1, [sp, #128]
  401ffc:	ldr	x4, [sp, #104]
  402000:	str	x0, [x1]
  402004:	cbnz	x25, 402098 <ferror@plt+0x12d8>
  402008:	mov	w7, #0x18                  	// #24
  40200c:	smull	x7, w23, w7
  402010:	b	40201c <ferror@plt+0x125c>
  402014:	ldr	x0, [sp, #128]
  402018:	ldr	x0, [x0]
  40201c:	add	x1, x0, x7
  402020:	str	xzr, [x0, x7]
  402024:	add	x25, x25, #0x1
  402028:	cmp	x25, x22
  40202c:	add	x7, x7, #0x18
  402030:	stp	x1, xzr, [x1, #8]
  402034:	b.cc	402014 <ferror@plt+0x1254>  // b.lo, b.ul, b.last
  402038:	mov	w0, #0x0                   	// #0
  40203c:	ldp	x19, x20, [sp, #16]
  402040:	ldp	x21, x22, [sp, #32]
  402044:	ldp	x23, x24, [sp, #48]
  402048:	ldp	x25, x26, [sp, #64]
  40204c:	ldp	x27, x28, [sp, #80]
  402050:	ldp	x29, x30, [sp], #128
  402054:	ret
  402058:	mov	w0, #0xffffffff            	// #-1
  40205c:	ldp	x19, x20, [sp, #16]
  402060:	ldp	x21, x22, [sp, #32]
  402064:	ldp	x23, x24, [sp, #48]
  402068:	ldp	x25, x26, [sp, #64]
  40206c:	ldp	x27, x28, [sp, #80]
  402070:	ldp	x29, x30, [sp], #128
  402074:	ret
  402078:	cmp	x1, #0x0
  40207c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  402080:	b.eq	402408 <ferror@plt+0x1648>  // b.none
  402084:	ldrsw	x20, [x2]
  402088:	ldr	x19, [x1]
  40208c:	cmp	x20, #0x3
  402090:	b.ls	402058 <ferror@plt+0x1298>  // b.plast
  402094:	b	401eb8 <ferror@plt+0x10f8>
  402098:	mov	w28, #0x18                  	// #24
  40209c:	add	x20, x19, x20
  4020a0:	add	x3, x19, x4
  4020a4:	str	xzr, [sp, #104]
  4020a8:	smull	x28, w23, w28
  4020ac:	str	x3, [sp, #120]
  4020b0:	add	x25, x0, x28
  4020b4:	str	xzr, [x0, x28]
  4020b8:	cmp	x20, x3
  4020bc:	stp	x25, xzr, [x25, #8]
  4020c0:	b.eq	40228c <ferror@plt+0x14cc>  // b.none
  4020c4:	mov	w24, #0x0                   	// #0
  4020c8:	mov	w27, #0xffff                	// #65535
  4020cc:	mov	w26, #0xfffe                	// #65534
  4020d0:	cbz	x21, 402160 <ferror@plt+0x13a0>
  4020d4:	nop
  4020d8:	add	x2, x3, #0x1
  4020dc:	str	x2, [sp, #120]
  4020e0:	ldrb	w0, [x3]
  4020e4:	cmp	w0, #0xff
  4020e8:	b.eq	4021dc <ferror@plt+0x141c>  // b.none
  4020ec:	cmp	w0, #0xfe
  4020f0:	b.eq	402198 <ferror@plt+0x13d8>  // b.none
  4020f4:	add	x2, sp, #0x74
  4020f8:	sub	w1, w20, w3
  4020fc:	add	x0, sp, #0x78
  402100:	str	x3, [sp, #120]
  402104:	bl	402970 <ferror@plt+0x1bb0>
  402108:	ldr	w2, [sp, #116]
  40210c:	cbnz	w2, 4022cc <ferror@plt+0x150c>
  402110:	mov	w19, w0
  402114:	cmp	w24, #0x1
  402118:	b.le	4021a0 <ferror@plt+0x13e0>
  40211c:	ldr	x0, [x25, #8]
  402120:	ldr	x0, [x0, #16]
  402124:	nop
  402128:	mov	x23, x0
  40212c:	ldr	x0, [x0]
  402130:	cbnz	x0, 402128 <ferror@plt+0x1368>
  402134:	mov	x0, #0x18                  	// #24
  402138:	add	w24, w24, #0x1
  40213c:	bl	402af0 <ferror@plt+0x1d30>
  402140:	stp	xzr, x23, [x0]
  402144:	str	w19, [x0, #16]
  402148:	str	x0, [x23]
  40214c:	ldr	x2, [sp, #120]
  402150:	cmp	x20, x2
  402154:	b.eq	40228c <ferror@plt+0x14cc>  // b.none
  402158:	mov	x3, x2
  40215c:	cbnz	x21, 4020d8 <ferror@plt+0x1318>
  402160:	sub	x0, x20, x3
  402164:	cmp	w0, #0x1
  402168:	b.le	402300 <ferror@plt+0x1540>
  40216c:	mov	x2, x3
  402170:	add	x0, x3, #0x1
  402174:	str	x0, [sp, #120]
  402178:	ldrb	w0, [x2], #2
  40217c:	str	x2, [sp, #120]
  402180:	ldrb	w1, [x3, #1]
  402184:	orr	w19, w0, w1, lsl #8
  402188:	cmp	w19, w27
  40218c:	b.eq	4021dc <ferror@plt+0x141c>  // b.none
  402190:	cmp	w19, w26
  402194:	b.ne	402114 <ferror@plt+0x1354>  // b.any
  402198:	mov	w24, #0x1                   	// #1
  40219c:	b	402150 <ferror@plt+0x1390>
  4021a0:	mov	x0, #0x18                  	// #24
  4021a4:	bl	402af0 <ferror@plt+0x1d30>
  4021a8:	mov	x23, x0
  4021ac:	mov	x0, #0x18                  	// #24
  4021b0:	bl	402af0 <ferror@plt+0x1d30>
  4021b4:	ldr	x3, [x25, #8]
  4021b8:	stp	xzr, x0, [x0]
  4021bc:	str	w19, [x0, #16]
  4021c0:	stp	x3, x0, [x23, #8]
  4021c4:	str	x23, [x3]
  4021c8:	str	xzr, [x23]
  4021cc:	str	x23, [x25, #8]
  4021d0:	cbz	w24, 40214c <ferror@plt+0x138c>
  4021d4:	add	w24, w24, #0x1
  4021d8:	b	40214c <ferror@plt+0x138c>
  4021dc:	ldr	x0, [sp, #104]
  4021e0:	add	x28, x28, #0x18
  4021e4:	add	x0, x0, #0x1
  4021e8:	str	x0, [sp, #104]
  4021ec:	cmp	x0, x22
  4021f0:	b.cs	402204 <ferror@plt+0x1444>  // b.hs, b.nlast
  4021f4:	ldr	x0, [sp, #128]
  4021f8:	mov	x3, x2
  4021fc:	ldr	x0, [x0]
  402200:	b	4020b0 <ferror@plt+0x12f0>
  402204:	cmp	x20, x2
  402208:	mov	w0, #0x0                   	// #0
  40220c:	b.eq	40205c <ferror@plt+0x129c>  // b.none
  402210:	adrp	x1, 403000 <ferror@plt+0x2240>
  402214:	add	x1, x1, #0x188
  402218:	mov	w2, #0x5                   	// #5
  40221c:	mov	x0, #0x0                   	// #0
  402220:	bl	400d80 <dcgettext@plt>
  402224:	mov	x2, x0
  402228:	adrp	x4, 414000 <ferror@plt+0x13240>
  40222c:	adrp	x3, 414000 <ferror@plt+0x13240>
  402230:	mov	w1, #0x1                   	// #1
  402234:	ldr	x3, [x3, #304]
  402238:	ldr	x0, [x4, #264]
  40223c:	bl	400cf0 <__fprintf_chk@plt>
  402240:	mov	w0, #0x41                  	// #65
  402244:	bl	400be0 <exit@plt>
  402248:	ldrb	w1, [x19, #1]
  40224c:	mov	w0, #0xffffffff            	// #-1
  402250:	cmp	w1, #0x4
  402254:	b.ne	40205c <ferror@plt+0x129c>  // b.any
  402258:	ldrb	w25, [x19, #2]
  40225c:	cmp	w25, #0x5
  402260:	b.hi	402394 <ferror@plt+0x15d4>  // b.pmore
  402264:	tst	x25, #0x1
  402268:	mov	x22, #0x200                 	// #512
  40226c:	mov	x1, #0x100                 	// #256
  402270:	ldrb	w0, [x19, #3]
  402274:	and	x25, x25, #0x6
  402278:	csel	x22, x22, x1, ne  // ne = any
  40227c:	mov	x21, #0x0                   	// #0
  402280:	mov	x2, #0x4                   	// #4
  402284:	mov	x3, #0x8                   	// #8
  402288:	b	401f80 <ferror@plt+0x11c0>
  40228c:	adrp	x1, 403000 <ferror@plt+0x2240>
  402290:	add	x1, x1, #0x100
  402294:	mov	w2, #0x5                   	// #5
  402298:	mov	x0, #0x0                   	// #0
  40229c:	bl	400d80 <dcgettext@plt>
  4022a0:	adrp	x1, 414000 <ferror@plt+0x13240>
  4022a4:	mov	x19, x0
  4022a8:	ldr	x20, [x1, #264]
  4022ac:	bl	402a58 <ferror@plt+0x1c98>
  4022b0:	mov	x2, x19
  4022b4:	mov	x3, x0
  4022b8:	mov	w1, #0x1                   	// #1
  4022bc:	mov	x0, x20
  4022c0:	bl	400cf0 <__fprintf_chk@plt>
  4022c4:	mov	w0, #0x41                  	// #65
  4022c8:	bl	400be0 <exit@plt>
  4022cc:	cmn	w2, #0x2
  4022d0:	b.eq	40233c <ferror@plt+0x157c>  // b.none
  4022d4:	cmn	w2, #0x1
  4022d8:	b.eq	402320 <ferror@plt+0x1560>  // b.none
  4022dc:	adrp	x1, 403000 <ferror@plt+0x2240>
  4022e0:	mov	w2, #0x5                   	// #5
  4022e4:	add	x1, x1, #0x150
  4022e8:	mov	x0, #0x0                   	// #0
  4022ec:	bl	400d80 <dcgettext@plt>
  4022f0:	mov	x19, x0
  4022f4:	adrp	x0, 414000 <ferror@plt+0x13240>
  4022f8:	ldr	x20, [x0, #264]
  4022fc:	b	4022ac <ferror@plt+0x14ec>
  402300:	adrp	x1, 403000 <ferror@plt+0x2240>
  402304:	mov	w2, #0x5                   	// #5
  402308:	add	x1, x1, #0x168
  40230c:	b	402298 <ferror@plt+0x14d8>
  402310:	adrp	x1, 403000 <ferror@plt+0x2240>
  402314:	mov	w2, #0x5                   	// #5
  402318:	add	x1, x1, #0x8
  40231c:	b	40221c <ferror@plt+0x145c>
  402320:	adrp	x1, 403000 <ferror@plt+0x2240>
  402324:	mov	w2, #0x5                   	// #5
  402328:	add	x1, x1, #0x140
  40232c:	mov	x0, #0x0                   	// #0
  402330:	bl	400d80 <dcgettext@plt>
  402334:	mov	x19, x0
  402338:	b	4022f4 <ferror@plt+0x1534>
  40233c:	adrp	x1, 403000 <ferror@plt+0x2240>
  402340:	mov	w2, #0x5                   	// #5
  402344:	add	x1, x1, #0x120
  402348:	mov	x0, #0x0                   	// #0
  40234c:	bl	400d80 <dcgettext@plt>
  402350:	mov	x19, x0
  402354:	b	4022f4 <ferror@plt+0x1534>
  402358:	mov	w2, #0x5                   	// #5
  40235c:	adrp	x1, 403000 <ferror@plt+0x2240>
  402360:	mov	x0, #0x0                   	// #0
  402364:	add	x1, x1, #0xd8
  402368:	bl	400d80 <dcgettext@plt>
  40236c:	mov	x2, x0
  402370:	adrp	x1, 414000 <ferror@plt+0x13240>
  402374:	adrp	x5, 414000 <ferror@plt+0x13240>
  402378:	mov	x4, x20
  40237c:	ldr	x3, [x1, #304]
  402380:	mov	w1, #0x1                   	// #1
  402384:	ldr	x0, [x5, #264]
  402388:	bl	400cf0 <__fprintf_chk@plt>
  40238c:	mov	w0, #0x41                  	// #65
  402390:	bl	400be0 <exit@plt>
  402394:	mov	w2, #0x5                   	// #5
  402398:	adrp	x1, 403000 <ferror@plt+0x2240>
  40239c:	mov	x0, #0x0                   	// #0
  4023a0:	add	x1, x1, #0x48
  4023a4:	bl	400d80 <dcgettext@plt>
  4023a8:	mov	x2, x0
  4023ac:	ldrb	w4, [x19, #2]
  4023b0:	adrp	x1, 414000 <ferror@plt+0x13240>
  4023b4:	adrp	x5, 414000 <ferror@plt+0x13240>
  4023b8:	ldr	x3, [x1, #304]
  4023bc:	mov	w1, #0x1                   	// #1
  4023c0:	ldr	x0, [x5, #264]
  4023c4:	bl	400cf0 <__fprintf_chk@plt>
  4023c8:	mov	w0, #0x41                  	// #65
  4023cc:	bl	400be0 <exit@plt>
  4023d0:	mov	w2, #0x5                   	// #5
  4023d4:	adrp	x1, 403000 <ferror@plt+0x2240>
  4023d8:	mov	x0, #0x0                   	// #0
  4023dc:	add	x1, x1, #0x70
  4023e0:	bl	400d80 <dcgettext@plt>
  4023e4:	mov	x2, x0
  4023e8:	mov	w4, w21
  4023ec:	adrp	x1, 414000 <ferror@plt+0x13240>
  4023f0:	adrp	x5, 414000 <ferror@plt+0x13240>
  4023f4:	b	4023b8 <ferror@plt+0x15f8>
  4023f8:	adrp	x1, 403000 <ferror@plt+0x2240>
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	add	x1, x1, #0x98
  402404:	b	40221c <ferror@plt+0x145c>
  402408:	mov	w2, #0x5                   	// #5
  40240c:	adrp	x1, 403000 <ferror@plt+0x2240>
  402410:	add	x1, x1, #0x28
  402414:	bl	400d80 <dcgettext@plt>
  402418:	adrp	x1, 414000 <ferror@plt+0x13240>
  40241c:	adrp	x4, 414000 <ferror@plt+0x13240>
  402420:	mov	x2, x0
  402424:	ldr	x3, [x1, #304]
  402428:	mov	w1, #0x1                   	// #1
  40242c:	ldr	x0, [x4, #264]
  402430:	bl	400cf0 <__fprintf_chk@plt>
  402434:	mov	w0, #0x46                  	// #70
  402438:	bl	400be0 <exit@plt>
  40243c:	adrp	x1, 403000 <ferror@plt+0x2240>
  402440:	mov	w2, #0x5                   	// #5
  402444:	add	x1, x1, #0xb8
  402448:	b	402220 <ferror@plt+0x1460>
  40244c:	nop
  402450:	stp	x29, x30, [sp, #-64]!
  402454:	mov	x29, sp
  402458:	stp	x19, x20, [sp, #16]
  40245c:	mov	w19, w1
  402460:	stp	x21, x22, [sp, #32]
  402464:	tbnz	w1, #31, 4025bc <ferror@plt+0x17fc>
  402468:	mov	w21, w2
  40246c:	mov	x3, x0
  402470:	and	w2, w1, #0xff
  402474:	cbz	w21, 4024c8 <ferror@plt+0x1708>
  402478:	cmp	w1, #0x7f
  40247c:	b.hi	40253c <ferror@plt+0x177c>  // b.pmore
  402480:	mov	x0, #0x5                   	// #5
  402484:	add	x20, sp, #0x38
  402488:	mov	w22, w0
  40248c:	mov	x1, #0x1                   	// #1
  402490:	strb	w2, [sp, #61]
  402494:	add	x0, x20, x0
  402498:	mov	x2, #0x1                   	// #1
  40249c:	bl	400d70 <fwrite@plt>
  4024a0:	mov	x19, x0
  4024a4:	cmp	x0, #0x1
  4024a8:	b.ne	4025a8 <ferror@plt+0x17e8>  // b.any
  4024ac:	adrp	x0, 414000 <ferror@plt+0x13240>
  4024b0:	ldr	w0, [x0, #292]
  4024b4:	cbnz	w0, 4024e0 <ferror@plt+0x1720>
  4024b8:	ldp	x19, x20, [sp, #16]
  4024bc:	ldp	x21, x22, [sp, #32]
  4024c0:	ldp	x29, x30, [sp], #64
  4024c4:	ret
  4024c8:	mov	x0, #0x4                   	// #4
  4024cc:	add	x20, sp, #0x38
  4024d0:	mov	w22, w0
  4024d4:	mov	x1, #0x2                   	// #2
  4024d8:	strh	w19, [sp, #60]
  4024dc:	b	402494 <ferror@plt+0x16d4>
  4024e0:	mov	w0, #0x28                  	// #40
  4024e4:	bl	400d90 <putchar@plt>
  4024e8:	cbz	w21, 402594 <ferror@plt+0x17d4>
  4024ec:	add	x20, x20, w22, sxtw
  4024f0:	mov	w0, #0x5                   	// #5
  4024f4:	adrp	x21, 403000 <ferror@plt+0x2240>
  4024f8:	sub	w22, w0, w22
  4024fc:	add	x21, x21, #0x1f0
  402500:	mov	x19, #0x0                   	// #0
  402504:	nop
  402508:	ldrb	w2, [x20, x19]
  40250c:	mov	x1, x21
  402510:	mov	w0, #0x1                   	// #1
  402514:	bl	400c70 <__printf_chk@plt>
  402518:	cmp	x22, x19
  40251c:	add	x19, x19, #0x1
  402520:	b.ne	402508 <ferror@plt+0x1748>  // b.any
  402524:	mov	w0, #0x29                  	// #41
  402528:	bl	400d90 <putchar@plt>
  40252c:	ldp	x19, x20, [sp, #16]
  402530:	ldp	x21, x22, [sp, #32]
  402534:	ldp	x29, x30, [sp], #64
  402538:	ret
  40253c:	add	x20, sp, #0x38
  402540:	mov	x1, #0x6                   	// #6
  402544:	mov	w5, #0x3f                  	// #63
  402548:	add	x0, x20, x1
  40254c:	and	w4, w19, #0x3f
  402550:	sub	w4, w4, #0x80
  402554:	asr	w5, w5, #1
  402558:	lsr	w19, w19, #6
  40255c:	mov	w22, w1
  402560:	sturb	w4, [x0, #-1]
  402564:	bics	wzr, w19, w5
  402568:	sub	x1, x1, #0x1
  40256c:	b.ne	402548 <ferror@plt+0x1788>  // b.any
  402570:	sub	w22, w22, #0x2
  402574:	mov	w1, #0x6                   	// #6
  402578:	sub	w1, w1, w22
  40257c:	sub	w19, w19, #0x2
  402580:	sub	w19, w19, w5, lsl #1
  402584:	sxtw	x0, w22
  402588:	sxtw	x1, w1
  40258c:	strb	w19, [x20, w22, sxtw]
  402590:	b	402494 <ferror@plt+0x16d4>
  402594:	mov	w0, w19
  402598:	adrp	x1, 403000 <ferror@plt+0x2240>
  40259c:	add	x1, x1, #0x1e8
  4025a0:	bl	400c70 <__printf_chk@plt>
  4025a4:	b	4024ec <ferror@plt+0x172c>
  4025a8:	adrp	x0, 403000 <ferror@plt+0x2240>
  4025ac:	add	x0, x0, #0x1d8
  4025b0:	bl	400bf0 <perror@plt>
  4025b4:	mov	w0, #0x1                   	// #1
  4025b8:	bl	400be0 <exit@plt>
  4025bc:	adrp	x0, 414000 <ferror@plt+0x13240>
  4025c0:	mov	w2, #0x5                   	// #5
  4025c4:	adrp	x1, 403000 <ferror@plt+0x2240>
  4025c8:	add	x1, x1, #0x1b0
  4025cc:	ldr	x20, [x0, #264]
  4025d0:	mov	x0, #0x0                   	// #0
  4025d4:	bl	400d80 <dcgettext@plt>
  4025d8:	mov	x2, x0
  4025dc:	mov	w3, w19
  4025e0:	mov	w1, #0x1                   	// #1
  4025e4:	mov	x0, x20
  4025e8:	bl	400cf0 <__fprintf_chk@plt>
  4025ec:	mov	w0, #0x1                   	// #1
  4025f0:	bl	400be0 <exit@plt>
  4025f4:	nop
  4025f8:	stp	x29, x30, [sp, #-32]!
  4025fc:	mov	x3, x0
  402600:	cmp	w1, #0x0
  402604:	mov	x29, sp
  402608:	cbz	w2, 402638 <ferror@plt+0x1878>
  40260c:	cset	w4, eq  // eq = none
  402610:	mov	x2, #0x1                   	// #1
  402614:	add	w4, w4, #0xfe
  402618:	mov	x1, x2
  40261c:	add	x0, sp, #0x1e
  402620:	strb	w4, [sp, #30]
  402624:	bl	400d70 <fwrite@plt>
  402628:	cmp	w0, #0x1
  40262c:	b.ne	402658 <ferror@plt+0x1898>  // b.any
  402630:	ldp	x29, x30, [sp], #32
  402634:	ret
  402638:	mov	w4, #0xfffe                	// #65534
  40263c:	cinc	w4, w4, eq  // eq = none
  402640:	add	x0, sp, #0x1e
  402644:	mov	x2, #0x1                   	// #1
  402648:	mov	x1, #0x2                   	// #2
  40264c:	strh	w4, [sp, #30]
  402650:	bl	400d70 <fwrite@plt>
  402654:	b	402628 <ferror@plt+0x1868>
  402658:	adrp	x0, 403000 <ferror@plt+0x2240>
  40265c:	add	x0, x0, #0x1f8
  402660:	bl	400bf0 <perror@plt>
  402664:	mov	w0, #0x1                   	// #1
  402668:	bl	400be0 <exit@plt>
  40266c:	nop
  402670:	mov	w7, w1
  402674:	add	w6, w1, #0xe
  402678:	adds	w1, w1, #0x7
  40267c:	stp	x29, x30, [sp, #-64]!
  402680:	csel	w6, w6, w1, mi  // mi = first
  402684:	sub	w1, w3, #0x100
  402688:	mov	x29, sp
  40268c:	asr	w6, w6, #3
  402690:	tst	w1, #0xfffffeff
  402694:	mov	w8, w3
  402698:	mov	w9, w2
  40269c:	mov	x3, x0
  4026a0:	mul	w6, w6, w2
  4026a4:	ccmp	w7, #0x8, #0x0, eq  // eq = none
  4026a8:	b.eq	402700 <ferror@plt+0x1940>  // b.none
  4026ac:	mov	w0, #0x2                   	// #2
  4026b0:	str	w0, [x4]
  4026b4:	and	w5, w5, #0x1
  4026b8:	mov	x10, #0xb572                	// #46450
  4026bc:	movk	x10, #0x864a, lsl #16
  4026c0:	mov	w4, #0x20                  	// #32
  4026c4:	mov	x1, #0x20                  	// #32
  4026c8:	mov	x2, #0x1                   	// #1
  4026cc:	add	x0, sp, x1
  4026d0:	str	x10, [sp, #32]
  4026d4:	str	w4, [sp, #40]
  4026d8:	strb	w5, [sp, #44]
  4026dc:	strb	wzr, [sp, #45]
  4026e0:	strh	wzr, [sp, #46]
  4026e4:	stp	w8, w6, [sp, #48]
  4026e8:	stp	w9, w7, [sp, #56]
  4026ec:	bl	400d70 <fwrite@plt>
  4026f0:	cmp	w0, #0x1
  4026f4:	b.ne	402754 <ferror@plt+0x1994>  // b.any
  4026f8:	ldp	x29, x30, [sp], #64
  4026fc:	ret
  402700:	ldr	w0, [x4]
  402704:	cmp	w0, #0x2
  402708:	b.eq	4026b4 <ferror@plt+0x18f4>  // b.none
  40270c:	cmp	w8, #0x200
  402710:	mov	w1, #0x436                 	// #1078
  402714:	cset	w0, eq  // eq = none
  402718:	strh	w1, [sp, #32]
  40271c:	strb	w0, [sp, #34]
  402720:	tbz	w5, #1, 402744 <ferror@plt+0x1984>
  402724:	orr	w0, w0, #0x4
  402728:	strb	w0, [sp, #34]
  40272c:	add	x0, sp, #0x20
  402730:	mov	x2, #0x1                   	// #1
  402734:	mov	x1, #0x4                   	// #4
  402738:	strb	w6, [sp, #35]
  40273c:	bl	400d70 <fwrite@plt>
  402740:	b	4026f0 <ferror@plt+0x1930>
  402744:	tbz	w5, #0, 40272c <ferror@plt+0x196c>
  402748:	orr	w0, w0, #0x2
  40274c:	strb	w0, [sp, #34]
  402750:	b	40272c <ferror@plt+0x196c>
  402754:	adrp	x0, 414000 <ferror@plt+0x13240>
  402758:	mov	w2, #0x5                   	// #5
  40275c:	str	x19, [sp, #16]
  402760:	adrp	x1, 403000 <ferror@plt+0x2240>
  402764:	ldr	x19, [x0, #264]
  402768:	add	x1, x1, #0x208
  40276c:	mov	x0, #0x0                   	// #0
  402770:	bl	400d80 <dcgettext@plt>
  402774:	mov	x2, x0
  402778:	mov	w1, #0x1                   	// #1
  40277c:	mov	x0, x19
  402780:	bl	400cf0 <__fprintf_chk@plt>
  402784:	mov	w0, #0x4a                  	// #74
  402788:	bl	400be0 <exit@plt>
  40278c:	nop
  402790:	mov	w7, w2
  402794:	mov	w2, w3
  402798:	adds	w8, w7, #0x7
  40279c:	add	w3, w7, #0xe
  4027a0:	csel	w3, w3, w8, mi  // mi = first
  4027a4:	stp	x29, x30, [sp, #-80]!
  4027a8:	asr	w3, w3, #3
  4027ac:	mov	x29, sp
  4027b0:	stp	x19, x20, [sp, #16]
  4027b4:	mov	x20, x0
  4027b8:	mul	w3, w3, w2
  4027bc:	stp	x21, x22, [sp, #32]
  4027c0:	mov	x21, x1
  4027c4:	stp	x23, x24, [sp, #48]
  4027c8:	sxtw	x19, w3
  4027cc:	mov	x24, x4
  4027d0:	str	w5, [sp, #76]
  4027d4:	cbz	x6, 4028fc <ferror@plt+0x1b3c>
  4027d8:	mov	x23, x6
  4027dc:	cmp	w4, #0x0
  4027e0:	b.le	402824 <ferror@plt+0x1a64>
  4027e4:	sub	w4, w4, #0x1
  4027e8:	add	x0, x6, #0x18
  4027ec:	mov	w1, #0x18                  	// #24
  4027f0:	mov	x3, x6
  4027f4:	umaddl	x4, w4, w1, x0
  4027f8:	ldr	x0, [x3]
  4027fc:	cbz	x0, 402818 <ferror@plt+0x1a58>
  402800:	ldr	x1, [x0, #16]
  402804:	cbz	x1, 402810 <ferror@plt+0x1a50>
  402808:	ldr	x1, [x1]
  40280c:	cbnz	x1, 40282c <ferror@plt+0x1a6c>
  402810:	ldr	x0, [x0]
  402814:	cbnz	x0, 402800 <ferror@plt+0x1a40>
  402818:	add	x3, x3, #0x18
  40281c:	cmp	x3, x4
  402820:	b.ne	4027f8 <ferror@plt+0x1a38>  // b.any
  402824:	mov	w5, #0x1                   	// #1
  402828:	b	402830 <ferror@plt+0x1a70>
  40282c:	mov	w5, #0x3                   	// #3
  402830:	mov	w1, w7
  402834:	add	x4, sp, #0x4c
  402838:	mov	w3, w24
  40283c:	mov	x0, x20
  402840:	bl	402670 <ferror@plt+0x18b0>
  402844:	ldr	w2, [sp, #76]
  402848:	mov	x0, x21
  40284c:	mov	x1, x19
  402850:	mov	x3, x20
  402854:	cmp	w2, #0x2
  402858:	mov	x2, x24
  40285c:	cset	w21, eq  // eq = none
  402860:	bl	400d70 <fwrite@plt>
  402864:	cmp	x0, x24
  402868:	b.ne	402938 <ferror@plt+0x1b78>  // b.any
  40286c:	cmn	x23, #0x1
  402870:	b.eq	4028e4 <ferror@plt+0x1b24>  // b.none
  402874:	cbz	x24, 4028e4 <ferror@plt+0x1b24>
  402878:	add	x24, x24, x24, lsl #1
  40287c:	add	x24, x23, x24, lsl #3
  402880:	ldr	x22, [x23]
  402884:	cbz	x22, 4028c8 <ferror@plt+0x1b08>
  402888:	ldr	x19, [x22, #16]
  40288c:	cbz	x19, 4028c0 <ferror@plt+0x1b00>
  402890:	ldr	x0, [x19]
  402894:	cbz	x0, 4028a8 <ferror@plt+0x1ae8>
  402898:	mov	w2, w21
  40289c:	mov	x0, x20
  4028a0:	mov	w1, #0x1                   	// #1
  4028a4:	bl	4025f8 <ferror@plt+0x1838>
  4028a8:	ldr	w1, [x19, #16]
  4028ac:	mov	w2, w21
  4028b0:	mov	x0, x20
  4028b4:	bl	402450 <ferror@plt+0x1690>
  4028b8:	ldr	x19, [x19]
  4028bc:	cbnz	x19, 4028a8 <ferror@plt+0x1ae8>
  4028c0:	ldr	x22, [x22]
  4028c4:	cbnz	x22, 402888 <ferror@plt+0x1ac8>
  4028c8:	add	x23, x23, #0x18
  4028cc:	mov	w2, w21
  4028d0:	mov	x0, x20
  4028d4:	mov	w1, #0x0                   	// #0
  4028d8:	bl	4025f8 <ferror@plt+0x1838>
  4028dc:	cmp	x23, x24
  4028e0:	b.ne	402880 <ferror@plt+0x1ac0>  // b.any
  4028e4:	mov	w0, w21
  4028e8:	ldp	x19, x20, [sp, #16]
  4028ec:	ldp	x21, x22, [sp, #32]
  4028f0:	ldp	x23, x24, [sp, #48]
  4028f4:	ldp	x29, x30, [sp], #80
  4028f8:	ret
  4028fc:	mov	w1, w7
  402900:	add	x4, sp, #0x4c
  402904:	mov	w3, w24
  402908:	mov	w5, #0x0                   	// #0
  40290c:	bl	402670 <ferror@plt+0x18b0>
  402910:	ldr	w2, [sp, #76]
  402914:	mov	x0, x21
  402918:	mov	x3, x20
  40291c:	mov	x1, x19
  402920:	cmp	w2, #0x2
  402924:	mov	x2, x24
  402928:	cset	w21, eq  // eq = none
  40292c:	bl	400d70 <fwrite@plt>
  402930:	cmp	x24, x0
  402934:	b.eq	4028e4 <ferror@plt+0x1b24>  // b.none
  402938:	adrp	x0, 414000 <ferror@plt+0x13240>
  40293c:	mov	w2, #0x5                   	// #5
  402940:	adrp	x1, 403000 <ferror@plt+0x2240>
  402944:	add	x1, x1, #0x228
  402948:	ldr	x19, [x0, #264]
  40294c:	mov	x0, #0x0                   	// #0
  402950:	bl	400d80 <dcgettext@plt>
  402954:	mov	x2, x0
  402958:	mov	w1, #0x1                   	// #1
  40295c:	mov	x0, x19
  402960:	bl	400cf0 <__fprintf_chk@plt>
  402964:	mov	w0, #0x4a                  	// #74
  402968:	bl	400be0 <exit@plt>
  40296c:	nop
  402970:	ldr	x8, [x0]
  402974:	mov	x7, x8
  402978:	ldrb	w5, [x7], #1
  40297c:	tbz	w5, #7, 4029f8 <ferror@plt+0x1c38>
  402980:	mov	w4, #0x80                  	// #128
  402984:	mov	w3, #0x0                   	// #0
  402988:	asr	w4, w4, #1
  40298c:	mov	w6, w3
  402990:	tst	w4, w5
  402994:	add	w3, w3, #0x1
  402998:	b.ne	402988 <ferror@plt+0x1bc8>  // b.any
  40299c:	cmp	w1, #0x0
  4029a0:	ccmp	w1, w3, #0x0, ne  // ne = any
  4029a4:	b.lt	402a10 <ferror@plt+0x1c50>  // b.tstop
  4029a8:	cmp	w3, #0x1
  4029ac:	b.eq	4029e8 <ferror@plt+0x1c28>  // b.none
  4029b0:	sub	w1, w6, #0x1
  4029b4:	sub	w4, w4, #0x1
  4029b8:	add	x1, x1, #0x2
  4029bc:	and	w5, w4, w5
  4029c0:	add	x3, x8, x1
  4029c4:	b	4029d8 <ferror@plt+0x1c18>
  4029c8:	bfi	w1, w5, #6, #26
  4029cc:	cmp	x3, x7
  4029d0:	mov	w5, w1
  4029d4:	b.eq	402a00 <ferror@plt+0x1c40>  // b.none
  4029d8:	ldrb	w1, [x7], #1
  4029dc:	and	w4, w1, #0xc0
  4029e0:	cmp	w4, #0x80
  4029e4:	b.eq	4029c8 <ferror@plt+0x1c08>  // b.none
  4029e8:	mov	w1, #0xffffffff            	// #-1
  4029ec:	mov	x0, #0x0                   	// #0
  4029f0:	str	w1, [x2]
  4029f4:	ret
  4029f8:	mov	x3, x7
  4029fc:	tbnz	w1, #31, 402a10 <ferror@plt+0x1c50>
  402a00:	str	x3, [x0]
  402a04:	mov	w0, w5
  402a08:	str	wzr, [x2]
  402a0c:	ret
  402a10:	mov	w1, #0xfffffffe            	// #-2
  402a14:	mov	x0, #0x0                   	// #0
  402a18:	str	w1, [x2]
  402a1c:	ret
  402a20:	stp	x29, x30, [sp, #-32]!
  402a24:	mov	w1, #0x2f                  	// #47
  402a28:	mov	x29, sp
  402a2c:	str	x19, [sp, #16]
  402a30:	mov	x19, x0
  402a34:	bl	400ca0 <strrchr@plt>
  402a38:	cmp	x0, #0x0
  402a3c:	adrp	x1, 414000 <ferror@plt+0x13240>
  402a40:	csinc	x19, x19, x0, eq  // eq = none
  402a44:	str	x19, [x1, #304]
  402a48:	ldr	x19, [sp, #16]
  402a4c:	ldp	x29, x30, [sp], #32
  402a50:	ret
  402a54:	nop
  402a58:	adrp	x0, 414000 <ferror@plt+0x13240>
  402a5c:	ldr	x0, [x0, #304]
  402a60:	ret
  402a64:	nop
  402a68:	stp	x29, x30, [sp, #-16]!
  402a6c:	mov	w2, #0x5                   	// #5
  402a70:	adrp	x1, 403000 <ferror@plt+0x2240>
  402a74:	mov	x29, sp
  402a78:	add	x1, x1, #0x240
  402a7c:	mov	x0, #0x0                   	// #0
  402a80:	bl	400d80 <dcgettext@plt>
  402a84:	mov	x1, x0
  402a88:	adrp	x2, 414000 <ferror@plt+0x13240>
  402a8c:	adrp	x3, 403000 <ferror@plt+0x2240>
  402a90:	add	x3, x3, #0x250
  402a94:	mov	w0, #0x1                   	// #1
  402a98:	ldr	x2, [x2, #304]
  402a9c:	bl	400c70 <__printf_chk@plt>
  402aa0:	mov	w0, #0x0                   	// #0
  402aa4:	bl	400be0 <exit@plt>
  402aa8:	stp	x29, x30, [sp, #-32]!
  402aac:	adrp	x0, 414000 <ferror@plt+0x13240>
  402ab0:	mov	w2, #0x5                   	// #5
  402ab4:	mov	x29, sp
  402ab8:	adrp	x1, 403000 <ferror@plt+0x2240>
  402abc:	add	x1, x1, #0x260
  402ac0:	str	x19, [sp, #16]
  402ac4:	ldr	x19, [x0, #264]
  402ac8:	mov	x0, #0x0                   	// #0
  402acc:	bl	400d80 <dcgettext@plt>
  402ad0:	mov	x2, x0
  402ad4:	adrp	x3, 414000 <ferror@plt+0x13240>
  402ad8:	mov	w1, #0x1                   	// #1
  402adc:	mov	x0, x19
  402ae0:	ldr	x3, [x3, #304]
  402ae4:	bl	400cf0 <__fprintf_chk@plt>
  402ae8:	mov	w0, #0x47                  	// #71
  402aec:	bl	400be0 <exit@plt>
  402af0:	stp	x29, x30, [sp, #-16]!
  402af4:	mov	x29, sp
  402af8:	bl	400c30 <malloc@plt>
  402afc:	cbz	x0, 402b08 <ferror@plt+0x1d48>
  402b00:	ldp	x29, x30, [sp], #16
  402b04:	ret
  402b08:	bl	402aa8 <ferror@plt+0x1ce8>
  402b0c:	nop
  402b10:	stp	x29, x30, [sp, #-16]!
  402b14:	mov	x29, sp
  402b18:	bl	400c80 <realloc@plt>
  402b1c:	cbz	x0, 402b28 <ferror@plt+0x1d68>
  402b20:	ldp	x29, x30, [sp], #16
  402b24:	ret
  402b28:	bl	402aa8 <ferror@plt+0x1ce8>
  402b2c:	nop
  402b30:	stp	x29, x30, [sp, #-16]!
  402b34:	mov	x29, sp
  402b38:	bl	400c90 <strdup@plt>
  402b3c:	cbz	x0, 402b48 <ferror@plt+0x1d88>
  402b40:	ldp	x29, x30, [sp], #16
  402b44:	ret
  402b48:	bl	402aa8 <ferror@plt+0x1ce8>
  402b4c:	nop
  402b50:	stp	x29, x30, [sp, #-16]!
  402b54:	mov	x29, sp
  402b58:	bl	400d50 <strndup@plt>
  402b5c:	cbz	x0, 402b68 <ferror@plt+0x1da8>
  402b60:	ldp	x29, x30, [sp], #16
  402b64:	ret
  402b68:	bl	402aa8 <ferror@plt+0x1ce8>
  402b6c:	nop
  402b70:	cbz	x0, 402b8c <ferror@plt+0x1dcc>
  402b74:	stp	x29, x30, [sp, #-16]!
  402b78:	mov	x29, sp
  402b7c:	bl	400d40 <free@plt>
  402b80:	mov	x0, #0x0                   	// #0
  402b84:	ldp	x29, x30, [sp], #16
  402b88:	ret
  402b8c:	mov	x0, #0x0                   	// #0
  402b90:	ret
  402b94:	nop
  402b98:	stp	x29, x30, [sp, #-64]!
  402b9c:	mov	x29, sp
  402ba0:	stp	x19, x20, [sp, #16]
  402ba4:	adrp	x20, 413000 <ferror@plt+0x12240>
  402ba8:	add	x20, x20, #0xdf0
  402bac:	stp	x21, x22, [sp, #32]
  402bb0:	adrp	x21, 413000 <ferror@plt+0x12240>
  402bb4:	add	x21, x21, #0xde8
  402bb8:	sub	x20, x20, x21
  402bbc:	mov	w22, w0
  402bc0:	stp	x23, x24, [sp, #48]
  402bc4:	mov	x23, x1
  402bc8:	mov	x24, x2
  402bcc:	bl	400ba8 <exit@plt-0x38>
  402bd0:	cmp	xzr, x20, asr #3
  402bd4:	b.eq	402c00 <ferror@plt+0x1e40>  // b.none
  402bd8:	asr	x20, x20, #3
  402bdc:	mov	x19, #0x0                   	// #0
  402be0:	ldr	x3, [x21, x19, lsl #3]
  402be4:	mov	x2, x24
  402be8:	add	x19, x19, #0x1
  402bec:	mov	x1, x23
  402bf0:	mov	w0, w22
  402bf4:	blr	x3
  402bf8:	cmp	x20, x19
  402bfc:	b.ne	402be0 <ferror@plt+0x1e20>  // b.any
  402c00:	ldp	x19, x20, [sp, #16]
  402c04:	ldp	x21, x22, [sp, #32]
  402c08:	ldp	x23, x24, [sp, #48]
  402c0c:	ldp	x29, x30, [sp], #64
  402c10:	ret
  402c14:	nop
  402c18:	ret

Disassembly of section .fini:

0000000000402c1c <.fini>:
  402c1c:	stp	x29, x30, [sp, #-16]!
  402c20:	mov	x29, sp
  402c24:	ldp	x29, x30, [sp], #16
  402c28:	ret
