Circuit Analysis

Logic Exp: G16=((E nand (F nand p0)) nand (G nand H))

Truth Table:
+---+---+----+---+---+-----+
| E | F | p0 | G | H | G16 |
+---+---+----+---+---+-----+
| 0 | 0 | 0  | 0 | 0 |  0  |
| 0 | 0 | 0  | 0 | 1 |  0  |
| 0 | 0 | 0  | 1 | 0 |  0  |
| 0 | 0 | 0  | 1 | 1 |  1  |
| 0 | 0 | 1  | 0 | 0 |  0  |
| 0 | 0 | 1  | 0 | 1 |  0  |
| 0 | 0 | 1  | 1 | 0 |  0  |
| 0 | 0 | 1  | 1 | 1 |  1  |
| 0 | 1 | 0  | 0 | 0 |  0  |
| 0 | 1 | 0  | 0 | 1 |  0  |
| 0 | 1 | 0  | 1 | 0 |  0  |
| 0 | 1 | 0  | 1 | 1 |  1  |
| 0 | 1 | 1  | 0 | 0 |  0  |
| 0 | 1 | 1  | 0 | 1 |  0  |
| 0 | 1 | 1  | 1 | 0 |  0  |
| 0 | 1 | 1  | 1 | 1 |  1  |
| 1 | 0 | 0  | 0 | 0 |  1  |
| 1 | 0 | 0  | 0 | 1 |  1  |
| 1 | 0 | 0  | 1 | 0 |  1  |
| 1 | 0 | 0  | 1 | 1 |  1  |
| 1 | 0 | 1  | 0 | 0 |  1  |
| 1 | 0 | 1  | 0 | 1 |  1  |
| 1 | 0 | 1  | 1 | 0 |  1  |
| 1 | 0 | 1  | 1 | 1 |  1  |
| 1 | 1 | 0  | 0 | 0 |  1  |
| 1 | 1 | 0  | 0 | 1 |  1  |
| 1 | 1 | 0  | 1 | 0 |  1  |
| 1 | 1 | 0  | 1 | 1 |  1  |
| 1 | 1 | 1  | 0 | 0 |  0  |
| 1 | 1 | 1  | 0 | 1 |  0  |
| 1 | 1 | 1  | 1 | 0 |  0  |
| 1 | 1 | 1  | 1 | 1 |  1  |
+---+---+----+---+---+-----+

#

Circuit Analysis

Logic Exp: G16=((E nand (F nand 0)) nand (G nand H))

Truth Table:
+---+---+---+---+-----+
| E | F | G | H | G16 |
+---+---+---+---+-----+
| 0 | 0 | 0 | 0 |  0  |
| 0 | 0 | 0 | 1 |  0  |
| 0 | 0 | 1 | 0 |  0  |
| 0 | 0 | 1 | 1 |  1  |
| 0 | 1 | 0 | 0 |  0  |
| 0 | 1 | 0 | 1 |  0  |
| 0 | 1 | 1 | 0 |  0  |
| 0 | 1 | 1 | 1 |  1  |
| 1 | 0 | 0 | 0 |  1  |
| 1 | 0 | 0 | 1 |  1  |
| 1 | 0 | 1 | 0 |  1  |
| 1 | 0 | 1 | 1 |  1  |
| 1 | 1 | 0 | 0 |  1  |
| 1 | 1 | 0 | 1 |  1  |
| 1 | 1 | 1 | 0 |  1  |
| 1 | 1 | 1 | 1 |  1  |
+---+---+---+---+-----+

#



Time Elapsed: 0.03465604782104492 secs

