$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 ( sys_clk $end
  $var wire 1 ) rst_n $end
  $var wire 1 * ref_clk $end
  $var wire 1 + fb_clk $end
  $var wire 4 , error_out [3:0] $end
  $var wire 1 - sample_en $end
  $scope module pfd $end
   $var wire 1 ( sys_clk $end
   $var wire 1 ) rst_n $end
   $var wire 1 * ref_clk $end
   $var wire 1 + fb_clk $end
   $var wire 4 , error_out [3:0] $end
   $var wire 1 - sample_en $end
   $var wire 3 # ref_sync [2:0] $end
   $var wire 3 $ fb_sync [2:0] $end
   $var wire 1 % ref_rise $end
   $var wire 1 & fb_rise $end
   $var wire 2 . STATE_IDLE [1:0] $end
   $var wire 2 / STATE_UP [1:0] $end
   $var wire 2 0 STATE_DOWN [1:0] $end
   $var wire 2 ' state [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b000 #
b000 $
0%
0&
b00 '
1(
1)
0*
0+
b0000 ,
0-
b00 .
b01 /
b10 0
#1
0(
#2
1(
1-
#3
0(
#4
1(
#5
0(
#6
1(
#7
0(
#8
1(
#9
0(
#10
1(
#11
0(
#12
b001 #
1(
1*
#13
0(
#14
b011 #
1%
1(
#15
0(
#16
b111 #
0%
b01 '
1(
#17
0(
#18
1(
b0001 ,
#19
0(
#20
1(
#21
0(
#22
1(
#23
0(
#24
1(
#25
0(
#26
1(
#27
0(
#28
1(
#29
0(
#30
1(
#31
0(
#32
1(
#33
0(
#34
1(
#35
0(
#36
b001 $
1(
1+
#37
0(
#38
b011 $
1&
1(
#39
0(
#40
b110 #
b110 $
0&
b00 '
1(
0*
0+
#41
0(
#42
b100 #
b100 $
1(
b0000 ,
#43
0(
#44
b000 #
b000 $
1(
#45
0(
#46
1(
#47
0(
#48
1(
#49
0(
#50
b001 $
1(
1+
#51
0(
#52
b011 $
1&
1(
#53
0(
#54
b111 $
0&
b10 '
1(
#55
0(
#56
1(
b1111 ,
#57
0(
#58
1(
#59
0(
#60
1(
#61
0(
#62
1(
#63
0(
#64
1(
#65
0(
#66
1(
#67
0(
#68
1(
#69
0(
#70
1(
#71
0(
#72
1(
#73
0(
#74
b001 #
1(
1*
#75
0(
#76
b011 #
1%
1(
#77
0(
#78
b110 #
b110 $
0%
b00 '
1(
0*
0+
#79
0(
#80
b100 #
b100 $
1(
b0000 ,
#81
0(
#82
b000 #
b000 $
1(
#83
0(
#84
1(
#85
0(
#86
1(
#87
0(
#88
b001 #
b001 $
1(
1*
1+
#89
0(
#90
b011 #
b011 $
1%
1&
1(
#91
0(
#92
b111 #
b111 $
0%
0&
1(
#93
0(
#94
1(
#95
0(
#96
1(
#97
0(
#98
1(
#99
0(
#100
1(
#101
0(
#102
1(
#103
0(
#104
1(
#105
0(
#106
1(
#107
0(
