$date
	Mon Aug  1 18:12:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module is_prime_TB $end
$var wire 1 ! prime $end
$var reg 3 " cba [2:0] $end
$var reg 1 # pass $end
$scope module DUT_IP $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 3 ' cba [2:0] $end
$var reg 1 ! P $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
0%
0$
1#
b0 "
0!
$end
#10000
b1 '
1$
b1 "
#20000
1!
1%
b10 '
0$
b10 "
#30000
b11 '
1$
b11 "
#40000
0!
1&
0%
b100 '
0$
b100 "
#50000
1!
b101 '
1$
b101 "
#60000
0!
1%
b110 '
0$
b110 "
#70000
1!
b111 '
1$
b111 "
#80000
