INFO: [VRFC 10-2263] Analyzing Verilog file "E:/B. Tech II year/CSN_221/Project/32-bit-MIPS-Processor-master/Modules/ALU Control Unit/ALUCU1/ALUCU1.srcs/sources_1/new/ALU_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/B. Tech II year/CSN_221/Project/32-bit-MIPS-Processor-master/Modules/ALU Control Unit/ALUCU1/ALUCU1.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/B. Tech II year/CSN_221/Project/32-bit-MIPS-Processor-master/Modules/ALU Control Unit/ALUCU1/ALUCU1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
