
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: Yash maggu
// 
// Create Date: 22.12.2024 22:34:12
// Design Name: 
// Module Name: allgates
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module allgates(input a,input b,
                 output and_out,
                 output or_out,
                 output not_out,
                 output xor_out,
                 output nand_out,
                 output xnor_out, 
                 output nor_out);
                 

assign and_out=a&b;
assign or_out=a|b;
assign not_out=~a;
assign nor_out=~(a|b);
assign nand_out=~(a&b);
assign xor_out=a^b;
assign xnor_out=~(a^b);





endmodule
