 
set ::env(PROJECT_NAME) spim
set ::env(DESIGN_TOP) spim_top
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/backup/spi/rtl/spim
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/backup/spi/rtl/spim/spim_top.sv
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) digital_design
