EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# STM32F411RCTx
#
DEF STM32F411RCTx U 0 40 Y Y 1 L N
F0 "U" -2800 1925 50 H V L BNN
F1 "STM32F411RCTx" 2800 1925 50 H V R BNN
F2 "LQFP64" 2800 1875 50 H V R TNN
F3 "" 0 0 50 H V C CNN
ALIAS STM32F411RETx
DRAW
S -2800 -1800 2800 1900 0 1 10 f
X VBAT 1 -2900 1200 100 R 50 50 1 1 W
X PC13/ANTI_TAMP/RTC_AF1 2 -2900 -1300 100 R 50 50 1 1 B
X PC14/RCC_OSC32_IN 3 -2900 -1400 100 R 50 50 1 1 B
X PC15/ADC1_EXTI15/RCC_OSC32_OUT 4 -2900 -1500 100 R 50 50 1 1 B
X PH0/RCC_OSC_IN 5 -2900 500 100 R 50 50 1 1 I
X PH1/RCC_OSC_OUT 6 -2900 400 100 R 50 50 1 1 I
X NRST 7 -2900 1600 100 R 50 50 1 1 I
X PC0/ADC1_IN10 8 -2900 0 100 R 50 50 1 1 B
X PC1/ADC1_IN11 9 -2900 -100 100 R 50 50 1 1 B
X PC2/ADC1_IN12/I2S2_ext_SD/SPI2_MISO 10 -2900 -200 100 R 50 50 1 1 B
X ADC1_IN4/I2S1_WS/I2S3_WS/SPI1_NSS/SPI3_NSS/USART2_CK/PA4 20 2900 1200 100 L 50 50 1 1 B
X VCAP1 30 -2900 1000 100 R 50 50 1 1 W
X PC9/I2C3_SDA/I2S_CKIN/RCC_MCO_2/SDIO_D1/TIM3_CH4 40 -2900 -900 100 R 50 50 1 1 B
X ADC1_EXTI15/I2S1_WS/I2S3_WS/SPI1_NSS/SPI3_NSS/SYS_JTDI/TIM2_CH1/TIM2_ETR/USART1_TX/PA15 50 2900 100 100 L 50 50 1 1 B
X BOOT0 60 -2900 1400 100 R 50 50 1 1 I
X PC3/ADC1_IN13/I2S2_SD/SPI2_MOSI 11 -2900 -300 100 R 50 50 1 1 B
X ADC1_IN5/I2S1_CK/SPI1_SCK/TIM2_CH1/TIM2_ETR/PA5 21 2900 1100 100 L 50 50 1 1 B
X VSS 31 -100 -1900 100 U 50 50 1 1 W
X I2C3_SCL/RCC_MCO_1/SDIO_D1/TIM1_CH1/USART1_CK/USB_OTG_FS_SOF/PA8 41 2900 800 100 L 50 50 1 1 B
X PC10/I2S3_CK/SDIO_D2/SPI3_SCK 51 -2900 -1000 100 R 50 50 1 1 B
X I2C1_SCL/I2C3_SDA/I2S5_SD/SDIO_D4/SPI5_MOSI/TIM10_CH1/TIM4_CH3/PB8 61 2900 -900 100 L 50 50 1 1 B
X VSSA 12 200 -1900 100 U 50 50 1 1 W
X ADC1_IN6/I2S2_MCK/SDIO_CMD/SPI1_MISO/TIM1_BKIN/TIM3_CH1/PA6 22 2900 1000 100 L 50 50 1 1 B
X VDD 32 -100 2000 100 D 50 50 1 1 W
X I2C3_SMBA/SDIO_D2/TIM1_CH2/USART1_TX/USB_OTG_FS_VBUS/PA9 42 2900 700 100 L 50 50 1 1 B
X PC11/ADC1_EXTI11/I2S3_ext_SD/SDIO_D3/SPI3_MISO 52 -2900 -1100 100 R 50 50 1 1 B
X I2C1_SDA/I2C2_SDA/I2S2_WS/SDIO_D5/SPI2_NSS/TIM11_CH1/TIM4_CH4/PB9 62 2900 -1000 100 L 50 50 1 1 B
X VREF+ 13 -2900 1100 100 R 50 50 1 1 W
X ADC1_IN7/I2S1_SD/SPI1_MOSI/TIM1_CH1N/TIM3_CH2/PA7 23 2900 900 100 L 50 50 1 1 B
X I2C2_SMBA/I2S2_WS/I2S3_CK/I2S4_WS/SPI2_NSS/SPI3_SCK/SPI4_NSS/TIM1_BKIN/PB12 33 2900 -1200 100 L 50 50 1 1 B
X I2S5_SD/SPI5_MOSI/TIM1_CH3/USART1_RX/USB_OTG_FS_ID/PA10 43 2900 600 100 L 50 50 1 1 B
X PC12/I2S3_SD/SDIO_CK/SPI3_MOSI 53 -2900 -1200 100 R 50 50 1 1 B
X VSS 63 100 -1900 100 U 50 50 1 1 W
X ADC1_IN0/SYS_WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/USART2_CTS/PA0 14 2900 1600 100 L 50 50 1 1 B
X PC4/ADC1_IN14 24 -2900 -400 100 R 50 50 1 1 B
X I2S2_CK/I2S4_CK/SPI2_SCK/SPI4_SCK/TIM1_CH1N/PB13 34 2900 -1300 100 L 50 50 1 1 B
X ADC1_EXTI11/SPI4_MISO/TIM1_CH4/USART1_CTS/USART6_TX/USB_OTG_FS_DM/PA11 44 2900 500 100 L 50 50 1 1 B
X PD2/SDIO_CMD/TIM3_ETR 54 -2900 200 100 R 50 50 1 1 B
X VDD 64 100 2000 100 D 50 50 1 1 W
X ADC1_IN1/I2S4_SD/SPI4_MOSI/TIM2_CH2/TIM5_CH2/USART2_RTS/PA1 15 2900 1500 100 L 50 50 1 1 B
X PC5/ADC1_IN15 25 -2900 -500 100 R 50 50 1 1 B
X I2S2_ext_SD/SDIO_D6/SPI2_MISO/TIM1_CH2N/PB14 35 2900 -1400 100 L 50 50 1 1 B
X SPI5_MISO/TIM1_ETR/USART1_RTS/USART6_RX/USB_OTG_FS_DP/PA12 45 2900 400 100 L 50 50 1 1 B
X I2C2_SDA/I2S1_CK/I2S3_CK/SPI1_SCK/SPI3_SCK/SYS_JTDO-SWO/TIM2_CH2/USART1_RX/PB3 55 2900 -400 100 L 50 50 1 1 B
X ADC1_IN2/I2S_CKIN/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/PA2 16 2900 1400 100 L 50 50 1 1 B
X ADC1_IN8/I2S5_CK/SPI5_SCK/TIM1_CH2N/TIM3_CH3/PB0 26 2900 -100 100 L 50 50 1 1 B
X ADC1_EXTI15/I2S2_SD/RTC_REFIN/SDIO_CK/SPI2_MOSI/TIM1_CH3N/PB15 36 2900 -1500 100 L 50 50 1 1 B
X SYS_JTMS-SWDIO/PA13 46 2900 300 100 L 50 50 1 1 B
X I2C3_SDA/I2S3_ext_SD/SDIO_D0/SPI1_MISO/SPI3_MISO/SYS_JTRST/TIM3_CH1/PB4 56 2900 -500 100 L 50 50 1 1 B
X ADC1_IN3/I2S2_MCK/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/PA3 17 2900 1300 100 L 50 50 1 1 B
X ADC1_IN9/I2S5_WS/SPI5_NSS/TIM1_CH3N/TIM3_CH4/PB1 27 2900 -200 100 L 50 50 1 1 B
X PC6/I2S2_MCK/SDIO_D6/TIM3_CH1/USART6_TX 37 -2900 -600 100 R 50 50 1 1 B
X VSS 47 0 -1900 100 U 50 50 1 1 W
X I2C1_SMBA/I2S1_SD/I2S3_SD/SDIO_D3/SPI1_MOSI/SPI3_MOSI/TIM3_CH2/PB5 57 2900 -600 100 L 50 50 1 1 B
X VSS 18 -200 -1900 100 U 50 50 1 1 W
X BOOT1/PB2 28 2900 -300 100 L 50 50 1 1 B
X PC7/I2S2_CK/I2S3_MCK/SDIO_D7/SPI2_SCK/TIM3_CH2/USART6_RX 38 -2900 -700 100 R 50 50 1 1 B
X VDD 48 0 2000 100 D 50 50 1 1 W
X I2C1_SCL/TIM4_CH1/USART1_TX/PB6 58 2900 -700 100 L 50 50 1 1 B
X VDD 19 -200 2000 100 D 50 50 1 1 W
X I2C2_SCL/I2S2_CK/I2S3_MCK/SDIO_D7/SPI2_SCK/TIM2_CH3/PB10 29 2900 -1100 100 L 50 50 1 1 B
X PC8/SDIO_D0/TIM3_CH3/USART6_CK 39 -2900 -800 100 R 50 50 1 1 B
X SYS_JTCK-SWCLK/PA14 49 2900 200 100 L 50 50 1 1 B
X I2C1_SDA/SDIO_D0/TIM4_CH2/USART1_RX/PB7 59 2900 -800 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
