#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Wed Nov 30 16:24:39 2016
# Process ID: 2464
# Log file: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/test_phi_operator.vds
# Journal file: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_phi_operator.tcl -notrace
Command: synth_design -top test_phi_operator -part xc7z045fbg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 244.344 ; gain = 58.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_phi_operator' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_phi_operator.v:23]
INFO: [Synth 8-638] synthesizing module 'phi_operator' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:23]
	Parameter SYNC_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PHI_WIDTH bound to: 35 - type: integer 
	Parameter SPRAM_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter SPRAM_DATA_WIDTH bound to: 33 - type: integer 
	Parameter DATA_POWER_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter CLEAR bound to: 2'b01 
	Parameter WORK bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'complex_abs_power2_18' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v:23]
INFO: [Synth 8-638] synthesizing module 'dsp48_ip_mul' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2464-txjs-130/realtime/dsp48_ip_mul_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'dsp48_ip_mul' (1#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2464-txjs-130/realtime/dsp48_ip_mul_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'dsp48_ip_mul_add' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2464-txjs-130/realtime/dsp48_ip_mul_add_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'dsp48_ip_mul_add' (2#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2464-txjs-130/realtime/dsp48_ip_mul_add_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'complex_abs_power2_18' (3#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v:23]
INFO: [Synth 8-638] synthesizing module 'spram_33_64_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2464-txjs-130/realtime/spram_33_64_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'spram_33_64_ip' (4#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2464-txjs-130/realtime/spram_33_64_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'phi_operator' (5#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:23]
WARNING: [Synth 8-85] always block has no event control specified [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_phi_operator.v:81]
INFO: [Synth 8-256] done synthesizing module 'test_phi_operator' (6#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_phi_operator.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 278.707 ; gain = 92.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 278.707 ; gain = 92.840
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045fbg676-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 651.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045fbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'u5_i_data_valid_reg' into 'u1_i_data_valid_reg' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:183]
INFO: [Synth 8-5544] ROM "i_data_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_phi_operator 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module complex_abs_power2_18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module phi_operator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'uut/u5_complex_abs_power2_18/i_data_valid_dly1_reg' into 'uut/u1_complex_abs_power2_18/i_data_valid_dly1_reg' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v:55]
INFO: [Synth 8-4471] merging register 'uut/u5_complex_abs_power2_18/i_data_valid_dly2_reg' into 'uut/u1_complex_abs_power2_18/i_data_valid_dly2_reg' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v:56]
INFO: [Synth 8-4471] merging register 'uut/u5_complex_abs_power2_18/i_data_valid_dly3_reg' into 'uut/u1_complex_abs_power2_18/i_data_valid_dly3_reg' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v:57]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 651.320 ; gain = 465.453

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\count_reg[35] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[36] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[37] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[38] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[39] ) is unused and will be removed from module test_phi_operator.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 651.320 ; gain = 465.453

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\uut/u1_i_data_valid_reg ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_complex_abs_power2_18/i_data_valid_dly1_reg ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_complex_abs_power2_18/i_data_valid_dly2_reg ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_complex_abs_power2_18/i_data_valid_dly3_reg ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/power_add_valid_reg ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/clear_count_reg[6] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/clear_count_reg[5] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/clear_count_reg[4] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/clear_count_reg[3] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/clear_count_reg[2] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/clear_count_reg[1] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/clear_count_reg[0] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/state_reg[1] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/state_reg[0] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[31] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[30] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[29] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[28] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[27] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[26] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[25] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[24] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[23] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[22] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[21] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[20] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[19] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[18] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[17] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[16] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[15] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[14] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[13] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[12] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[11] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[10] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[9] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[8] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[7] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[6] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[5] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[4] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[3] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[2] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[1] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[15] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[14] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[13] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[12] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[11] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[10] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[9] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[8] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[7] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[6] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[5] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[4] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[3] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[2] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_i_reg[1] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[17] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[16] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[15] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[14] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[13] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[12] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[11] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[10] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[9] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[8] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[7] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[6] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[5] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[4] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[3] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[2] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[1] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u5_i_data_q_reg[0] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_wea_reg ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_rd_addr_reg[0] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_rd_addr_reg[5] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_rd_addr_reg[4] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_rd_addr_reg[3] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_rd_addr_reg[2] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_rd_addr_reg[1] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_wr_addr_reg[5] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_wr_addr_reg[4] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_wr_addr_reg[3] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_wr_addr_reg[2] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_wr_addr_reg[1] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_wr_addr_reg[0] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_addra_reg[5] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_addra_reg[4] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_addra_reg[3] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u2_addra_reg[2] ) is unused and will be removed from module test_phi_operator.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |spram_33_64_ip   |         3|
|2     |dsp48_ip_mul     |         2|
|3     |dsp48_ip_mul_add |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |dsp48_ip_mul        |     1|
|2     |dsp48_ip_mul__1     |     1|
|3     |dsp48_ip_mul_add    |     1|
|4     |dsp48_ip_mul_add__1 |     1|
|5     |spram_33_64_ip      |     1|
|6     |spram_33_64_ip__1   |     1|
|7     |spram_33_64_ip__2   |     1|
|8     |BUFG                |     1|
|9     |CARRY4              |     9|
|10    |LUT1                |    36|
|11    |LUT3                |     1|
|12    |FDRE                |   103|
+------+--------------------+------+

Report Instance Areas: 
+------+-----------------------------+------------------------+------+
|      |Instance                     |Module                  |Cells |
+------+-----------------------------+------------------------+------+
|1     |top                          |                        |   441|
|2     |  uut                        |phi_operator            |   326|
|3     |    u1_complex_abs_power2_18 |complex_abs_power2_18   |    96|
|4     |    u5_complex_abs_power2_18 |complex_abs_power2_18_0 |    96|
+------+-----------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 651.320 ; gain = 465.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 169 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 651.320 ; gain = 70.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 651.320 ; gain = 465.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 651.320 ; gain = 453.613
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 651.320 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 30 16:25:09 2016...
