/home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/register.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/register.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register

Top level modules:
	register

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/adder_tb.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/adder_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder_tb

Top level modules:
	adder_tb

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/CMP_tb.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/CMP_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CMP_tb

Top level modules:
	CMP_tb

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/ROM.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/ROM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ROM

Top level modules:
	ROM

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/MUX4_2.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/MUX4_2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX4_2

Top level modules:
	MUX4_2

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/adder.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder

Top level modules:
	adder

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/CMP.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/CMP.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CMP

Top level modules:
	CMP

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/register_tb.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/register_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register_tb

Top level modules:
	register_tb

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/mux4_2_tb.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/mux4_2_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux4_2_tb

Top level modules:
	mux4_2_tb

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/main.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/main.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module main

Top level modules:
	main

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/datapath.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module datapath

Top level modules:
	datapath

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/mult_tb.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/mult_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mult_tb

Top level modules:
	mult_tb

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/control_unit.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/control_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module control_unit

Top level modules:
	control_unit

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/flipflop_tb.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/flipflop_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module flipflop_tb

Top level modules:
	flipflop_tb

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/mu2_1_tb.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/mu2_1_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2_1_tb

Top level modules:
	mux2_1_tb

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/main_tb.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/main_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module main_tb

Top level modules:
	main_tb

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/mult.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/mult.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mult

Top level modules:
	mult

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/rom_tb.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/rom_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module rom_tb

Top level modules:
	rom_tb

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/flipflop.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/flipflop.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module flipflop

Top level modules:
	flipflop

} {} {}} /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/MUX2_1.v {1 {vlog -work work -stats=none /home/danial/SUT/Term4/DigitalSystemDesign/final_project/verilog/MUX2_1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX2_1

Top level modules:
	MUX2_1

} {} {}}
