{"disclaimer": "TDP skus in Intel\u00ae PDS are provided for what-if analysis and may not represent the latest POR. Refer to the Platform Design Guide (PDG) & External Design Spec (EDS) for the POR skus", "measurementSystem": "Metric", "name": "NVL", "revisions": {"0.7": "invalidate", "0.7.1": "invalidate", "0.4": "invalidate"}, "subName": ["HX"], "type": "Platform Design Guideline", "datasetType": "Collateral", "id": {"guid": "43849EDC-12A8-4F20-9AD2-C2F90DBDF3FE", "revision": "1.2", "schema": {"family": "pdg", "revision": "1.6"}, "status": {"id": "published internal", "messageSeverity": "info", "message": "", "validationStatus": "ERROR", "labelId": "", "userDisplayName": "Davuluri, Pujitha", "userId": "11375650", "date": "2025-09-08T17:20:00.220922Z"}, "origin": "PIER", "name": "PDG"}}