Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: AirHockey.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AirHockey.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AirHockey"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : AirHockey
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Desktop\AirHockey\AirHockey\vga_display.v" into library work
Parsing module <vga_display>.
Analyzing Verilog file "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" into library work
Parsing module <game>.
Analyzing Verilog file "C:\Users\152\Desktop\AirHockey\AirHockey\display.v" into library work
Parsing module <display>.
Analyzing Verilog file "C:\Users\152\Desktop\AirHockey\AirHockey\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\Users\152\Desktop\AirHockey\AirHockey\airhockey.v" into library work
Parsing module <AirHockey>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <AirHockey>.

Elaborating module <clock>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\clock.v" Line 41: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\clock.v" Line 45: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <BUFG>.

Elaborating module <vga_display>.

Elaborating module <game>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 46: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 47: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 52: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 53: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 58: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 59: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 64: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 65: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 98: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 100: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 103: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 105: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 188: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 190: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 196: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\game.v" Line 198: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <display>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\AirHockey\AirHockey\display.v" Line 41: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:295 - "C:\Users\152\Desktop\AirHockey\AirHockey\display.v" Line 72: case condition never applies
WARNING:HDLCompiler:295 - "C:\Users\152\Desktop\AirHockey\AirHockey\display.v" Line 73: case condition never applies
WARNING:HDLCompiler:295 - "C:\Users\152\Desktop\AirHockey\AirHockey\display.v" Line 106: case condition never applies
WARNING:HDLCompiler:295 - "C:\Users\152\Desktop\AirHockey\AirHockey\display.v" Line 107: case condition never applies
WARNING:HDLCompiler:1127 - "C:\Users\152\Desktop\AirHockey\AirHockey\airhockey.v" Line 63: Assignment to count ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <AirHockey>.
    Related source file is "C:\Users\152\Desktop\AirHockey\AirHockey\airhockey.v".
INFO:Xst:3210 - "C:\Users\152\Desktop\AirHockey\AirHockey\airhockey.v" line 63: Output port <count> of the instance <display_module> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <clk25_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <AirHockey> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\Users\152\Desktop\AirHockey\AirHockey\clock.v".
        hz50m_beat = 2
        fast_beat = 250000
    Found 27-bit register for signal <fast_clk_count>.
    Found 27-bit register for signal <hz50m_clk_count>.
    Found 27-bit adder for signal <hz50m_clk_count[26]_GND_2_o_add_2_OUT> created at line 41.
    Found 27-bit adder for signal <fast_clk_count[26]_GND_2_o_add_5_OUT> created at line 45.
    Found 27-bit comparator greater for signal <n0001> created at line 38
    Found 27-bit comparator greater for signal <n0005> created at line 42
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clock> synthesized.

Synthesizing Unit <vga_display>.
    Related source file is "C:\Users\152\Desktop\AirHockey\AirHockey\vga_display.v".
    Found 10-bit register for signal <ypos>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 10-bit register for signal <xpos>.
    Found 10-bit adder for signal <xpos[9]_GND_4_o_add_2_OUT> created at line 21.
    Found 10-bit adder for signal <ypos[9]_GND_4_o_add_7_OUT> created at line 29.
    Found 10-bit comparator greater for signal <PWR_4_o_xpos[9]_LessThan_13_o> created at line 35
    Found 10-bit comparator lessequal for signal <n0010> created at line 35
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <vga_display> synthesized.

Synthesizing Unit <game>.
    Related source file is "C:\Users\152\Desktop\AirHockey\AirHockey\game.v".
    Found 3-bit register for signal <quadBr>.
    Found 3-bit register for signal <quadCr>.
    Found 3-bit register for signal <quadDr>.
    Found 3-bit register for signal <quadEr>.
    Found 9-bit register for signal <paddlePosition1>.
    Found 9-bit register for signal <paddlePosition2>.
    Found 10-bit register for signal <ballX>.
    Found 9-bit register for signal <ballY>.
    Found 1-bit register for signal <refresh>.
    Found 1-bit register for signal <bounceX>.
    Found 1-bit register for signal <straight>.
    Found 1-bit register for signal <bounceY>.
    Found 6-bit register for signal <missTimer>.
    Found 1-bit register for signal <p2_score>.
    Found 1-bit register for signal <p1_score>.
    Found 1-bit register for signal <ballXdir>.
    Found 1-bit register for signal <ballYdir>.
    Found 4-bit register for signal <p1_ones_tmp>.
    Found 4-bit register for signal <p2_ones_tmp>.
    Found 3-bit register for signal <p1_tens_tmp>.
    Found 3-bit register for signal <p2_tens_tmp>.
    Found 1-bit register for signal <reset>.
    Found 3-bit register for signal <quadAr>.
    Found 6-bit subtractor for signal <missTimer[5]_GND_5_o_sub_132_OUT> created at line 210.
    Found 9-bit adder for signal <paddlePosition1[8]_GND_5_o_add_13_OUT> created at line 46.
    Found 9-bit adder for signal <paddlePosition2[8]_GND_5_o_add_29_OUT> created at line 58.
    Found 10-bit adder for signal <ballX[9]_GND_5_o_add_56_OUT> created at line 98.
    Found 9-bit adder for signal <ballY[8]_GND_5_o_add_59_OUT> created at line 103.
    Found 10-bit adder for signal <n0408> created at line 119.
    Found 10-bit adder for signal <n0409> created at line 119.
    Found 10-bit adder for signal <n0410> created at line 120.
    Found 10-bit adder for signal <n0411> created at line 120.
    Found 10-bit adder for signal <n0412> created at line 121.
    Found 10-bit adder for signal <n0413> created at line 121.
    Found 10-bit adder for signal <n0414> created at line 122.
    Found 10-bit adder for signal <n0415> created at line 122.
    Found 11-bit adder for signal <n0417> created at line 123.
    Found 10-bit adder for signal <n0419> created at line 123.
    Found 4-bit adder for signal <p1_ones_tmp[3]_GND_5_o_add_119_OUT> created at line 188.
    Found 3-bit adder for signal <p1_tens_tmp[2]_GND_5_o_add_120_OUT> created at line 190.
    Found 4-bit adder for signal <p2_ones_tmp[3]_GND_5_o_add_125_OUT> created at line 196.
    Found 3-bit adder for signal <p2_tens_tmp[2]_GND_5_o_add_126_OUT> created at line 198.
    Found 9-bit subtractor for signal <GND_5_o_GND_5_o_sub_20_OUT<8:0>> created at line 52.
    Found 9-bit subtractor for signal <GND_5_o_GND_5_o_sub_36_OUT<8:0>> created at line 64.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_58_OUT<9:0>> created at line 100.
    Found 9-bit subtractor for signal <GND_5_o_GND_5_o_sub_61_OUT<8:0>> created at line 105.
    Found 1-bit comparator equal for signal <quadAr[2]_quadAr[1]_equal_12_o> created at line 44
    Found 9-bit comparator lessequal for signal <paddlePosition1[8]_PWR_5_o_LessThan_13_o> created at line 45
    Found 1-bit comparator equal for signal <quadBr[2]_quadBr[1]_equal_18_o> created at line 50
    Found 1-bit comparator equal for signal <quadCr[2]_quadCr[1]_equal_28_o> created at line 56
    Found 9-bit comparator lessequal for signal <paddlePosition2[8]_PWR_5_o_LessThan_29_o> created at line 57
    Found 1-bit comparator equal for signal <quadDr[2]_quadDr[1]_equal_34_o> created at line 62
    Found 10-bit comparator greater for signal <xpos[9]_PWR_5_o_LessThan_74_o> created at line 113
    Found 10-bit comparator greater for signal <ypos[9]_GND_5_o_LessThan_75_o> created at line 113
    Found 10-bit comparator lessequal for signal <n0074> created at line 114
    Found 10-bit comparator lessequal for signal <n0077> created at line 115
    Found 10-bit comparator lessequal for signal <n0080> created at line 116
    Found 10-bit comparator lessequal for signal <n0083> created at line 117
    Found 10-bit comparator lessequal for signal <n0090> created at line 119
    Found 10-bit comparator lessequal for signal <n0092> created at line 119
    Found 10-bit comparator lessequal for signal <n0096> created at line 119
    Found 10-bit comparator lessequal for signal <n0100> created at line 119
    Found 10-bit comparator lessequal for signal <n0103> created at line 120
    Found 10-bit comparator lessequal for signal <n0105> created at line 120
    Found 10-bit comparator lessequal for signal <n0109> created at line 120
    Found 10-bit comparator lessequal for signal <n0113> created at line 120
    Found 10-bit comparator lessequal for signal <n0116> created at line 121
    Found 10-bit comparator lessequal for signal <n0118> created at line 121
    Found 10-bit comparator lessequal for signal <n0122> created at line 121
    Found 10-bit comparator lessequal for signal <n0126> created at line 121
    Found 10-bit comparator lessequal for signal <n0129> created at line 122
    Found 10-bit comparator lessequal for signal <n0131> created at line 122
    Found 10-bit comparator lessequal for signal <n0135> created at line 122
    Found 10-bit comparator lessequal for signal <n0139> created at line 122
    Found 10-bit comparator lessequal for signal <n0142> created at line 123
    Found 11-bit comparator lessequal for signal <n0145> created at line 123
    Found 10-bit comparator lessequal for signal <n0148> created at line 123
    Found 10-bit comparator lessequal for signal <n0152> created at line 123
    Summary:
	inferred  19 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
	inferred  32 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <game> synthesized.

Synthesizing Unit <display>.
    Related source file is "C:\Users\152\Desktop\AirHockey\AirHockey\display.v".
    Found 4-bit register for signal <an_tmp>.
    Found 8-bit register for signal <disp_tmp>.
    Found 2-bit register for signal <counter>.
    Found 2-bit adder for signal <counter[1]_GND_6_o_add_2_OUT> created at line 41.
    Found 4x4-bit Read Only RAM for signal <GND_6_o_PWR_9_o_mux_15_OUT>
    Found 8-bit 4-to-1 multiplexer for signal <p1_tens[2]_p2_ones[3]_mux_16_OUT> created at line 60.
    Found 2-bit comparator greater for signal <n0000> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 24
 10-bit adder                                          : 11
 10-bit addsub                                         : 1
 11-bit adder                                          : 1
 2-bit adder                                           : 1
 27-bit adder                                          : 2
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 6-bit subtractor                                      : 1
 9-bit addsub                                          : 3
# Registers                                            : 33
 1-bit register                                        : 12
 10-bit register                                       : 3
 2-bit register                                        : 1
 27-bit register                                       : 2
 3-bit register                                        : 7
 4-bit register                                        : 3
 6-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 3
# Comparators                                          : 37
 1-bit comparator equal                                : 4
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 24
 11-bit comparator lessequal                           : 1
 2-bit comparator greater                              : 1
 27-bit comparator greater                             : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 6
 10-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <fast_clk_count>: 1 register on signal <fast_clk_count>.
The following registers are absorbed into counter <hz50m_clk_count>: 1 register on signal <hz50m_clk_count>.
Unit <clock> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram_GND_6_o_PWR_9_o_mux_15_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <game>.
The following registers are absorbed into accumulator <paddlePosition1>: 1 register on signal <paddlePosition1>.
The following registers are absorbed into accumulator <paddlePosition2>: 1 register on signal <paddlePosition2>.
The following registers are absorbed into counter <p1_ones_tmp>: 1 register on signal <p1_ones_tmp>.
The following registers are absorbed into counter <p2_ones_tmp>: 1 register on signal <p2_ones_tmp>.
The following registers are absorbed into counter <p1_tens_tmp>: 1 register on signal <p1_tens_tmp>.
The following registers are absorbed into counter <p2_tens_tmp>: 1 register on signal <p2_tens_tmp>.
The following registers are absorbed into counter <missTimer>: 1 register on signal <missTimer>.
Unit <game> synthesized (advanced).

Synthesizing (advanced) Unit <vga_display>.
The following registers are absorbed into counter <xpos>: 1 register on signal <xpos>.
The following registers are absorbed into counter <ypos>: 1 register on signal <ypos>.
Unit <vga_display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 9
 10-bit addsub                                         : 1
 11-bit adder                                          : 1
 9-bit addsub                                          : 1
# Counters                                             : 10
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
 27-bit up counter                                     : 2
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
 6-bit down counter                                    : 1
# Accumulators                                         : 2
 9-bit updown accumulator                              : 2
# Registers                                            : 58
 Flip-Flops                                            : 58
# Comparators                                          : 37
 1-bit comparator equal                                : 4
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 24
 11-bit comparator lessequal                           : 1
 2-bit comparator greater                              : 1
 27-bit comparator greater                             : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 5
 10-bit 2-to-1 multiplexer                             : 2
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <AirHockey> ...

Optimizing unit <game> ...

Optimizing unit <display> ...
WARNING:Xst:1710 - FF/Latch <disp_tmp_7> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <disp_tmp_7> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <vga_display> ...
WARNING:Xst:1710 - FF/Latch <game_inst/paddlePosition2_2> (without init value) has a constant value of 0 in block <AirHockey>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <game_inst/paddlePosition2_1> (without init value) has a constant value of 0 in block <AirHockey>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <game_inst/paddlePosition2_0> (without init value) has a constant value of 0 in block <AirHockey>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <game_inst/paddlePosition1_2> (without init value) has a constant value of 0 in block <AirHockey>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <game_inst/paddlePosition1_1> (without init value) has a constant value of 0 in block <AirHockey>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <game_inst/paddlePosition1_0> (without init value) has a constant value of 0 in block <AirHockey>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <game_inst/missTimer_5> (without init value) has a constant value of 0 in block <AirHockey>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <game_inst/ballY_1> (without init value) has a constant value of 1 in block <AirHockey>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <game_inst/ballY_0> (without init value) has a constant value of 0 in block <AirHockey>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <game_inst/ballX_1> (without init value) has a constant value of 1 in block <AirHockey>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <game_inst/ballX_0> (without init value) has a constant value of 1 in block <AirHockey>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block AirHockey, actual ratio is 7.
FlipFlop game_inst/paddlePosition2_3 has been replicated 1 time(s)
FlipFlop game_inst/paddlePosition2_4 has been replicated 1 time(s)
FlipFlop vga_display_module/ypos_2 has been replicated 1 time(s)
FlipFlop vga_display_module/ypos_3 has been replicated 1 time(s)
FlipFlop vga_display_module/ypos_4 has been replicated 1 time(s)
FlipFlop vga_display_module/ypos_5 has been replicated 2 time(s)
FlipFlop vga_display_module/ypos_6 has been replicated 1 time(s)
FlipFlop vga_display_module/ypos_7 has been replicated 2 time(s)
FlipFlop vga_display_module/ypos_8 has been replicated 1 time(s)
FlipFlop vga_display_module/ypos_9 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <AirHockey> :
	Found 2-bit shift register for signal <game_inst/quadAr_1>.
	Found 2-bit shift register for signal <game_inst/quadEr_1>.
	Found 2-bit shift register for signal <game_inst/quadDr_1>.
	Found 2-bit shift register for signal <game_inst/quadCr_1>.
	Found 2-bit shift register for signal <game_inst/quadBr_1>.
Unit <AirHockey> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 162
 Flip-Flops                                            : 162
# Shift Registers                                      : 5
 2-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : AirHockey.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 737
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 70
#      LUT2                        : 54
#      LUT3                        : 51
#      LUT4                        : 178
#      LUT5                        : 64
#      LUT6                        : 89
#      MUXCY                       : 136
#      VCC                         : 1
#      XORCY                       : 74
# FlipFlops/Latches                : 167
#      FD                          : 71
#      FDE                         : 19
#      FDR                         : 20
#      FDRE                        : 43
#      FDS                         : 1
#      FDSE                        : 13
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 5
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             167  out of  18224     0%  
 Number of Slice LUTs:                  530  out of   9112     5%  
    Number used as Logic:               525  out of   9112     5%  
    Number used as Memory:                5  out of   2176     0%  
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    570
   Number with an unused Flip Flop:     403  out of    570    70%  
   Number with an unused LUT:            40  out of    570     7%  
   Number of fully used LUT-FF pairs:   127  out of    570    22%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+----------------------------------+-------+
Clock Signal                        | Clock buffer(FF name)            | Load  |
------------------------------------+----------------------------------+-------+
clk50(clock_module/hz50m_clk<26>6:O)| NONE(*)(clk25_int)               | 1     |
clk25_int                           | BUFG                             | 104   |
clk400(clock_module/fast_clk<26>6:O)| NONE(*)(display_module/counter_1)| 13    |
InputClock                          | BUFGP                            | 54    |
------------------------------------+----------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.864ns (Maximum Frequency: 145.692MHz)
   Minimum input arrival time before clock: 1.801ns
   Maximum output required time after clock: 10.828ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 1.456ns (frequency: 686.884MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.456ns (Levels of Logic = 0)
  Source:            clk25_int (FF)
  Destination:       clk25_int (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: clk25_int to clk25_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  clk25_int (clk25_int)
     FDR:R                     0.430          clk25_int
    ----------------------------------------
    Total                      1.456ns (0.877ns logic, 0.579ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk25_int'
  Clock period: 6.864ns (frequency: 145.692MHz)
  Total number of paths / destination ports: 9587 / 241
-------------------------------------------------------------------------
Delay:               6.864ns (Levels of Logic = 7)
  Source:            game_inst/paddlePosition1_8 (FF)
  Destination:       game_inst/straight (FF)
  Source Clock:      clk25_int rising
  Destination Clock: clk25_int rising

  Data Path: game_inst/paddlePosition1_8 to game_inst/straight
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.447   1.111  game_inst/paddlePosition1_8 (game_inst/paddlePosition1_8)
     LUT3:I0->O            2   0.205   0.845  game_inst/Madd_n0409_xor<8>11 (game_inst/n0409<8>)
     LUT4:I1->O            1   0.205   0.000  game_inst/Mcompar_ypos[9]_BUS_0008_LessThan_85_o_lut<4> (game_inst/Mcompar_ypos[9]_BUS_0008_LessThan_85_o_lut<4>)
     MUXCY:S->O            4   0.366   0.684  game_inst/Mcompar_ypos[9]_BUS_0008_LessThan_85_o_cy<4> (game_inst/ypos[9]_BUS_0008_LessThan_85_o)
     LUT6:I5->O            5   0.205   0.715  game_inst/ball_paddle1_AND_46_o_SW0_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy (N20)
     LUT2:I1->O            1   0.205   0.684  game_inst/straight_glue_set_SW0_SW0_SW0 (N216)
     LUT6:I4->O            1   0.203   0.684  game_inst/straight_glue_set_SW0 (N71)
     LUT6:I4->O            1   0.203   0.000  game_inst/straight_rstpot (game_inst/straight_rstpot)
     FD:D                      0.102          game_inst/straight
    ----------------------------------------
    Total                      6.864ns (2.141ns logic, 4.723ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk400'
  Clock period: 2.758ns (frequency: 362.536MHz)
  Total number of paths / destination ports: 29 / 15
-------------------------------------------------------------------------
Delay:               2.758ns (Levels of Logic = 1)
  Source:            display_module/counter_0 (FF)
  Destination:       display_module/counter_1 (FF)
  Source Clock:      clk400 rising
  Destination Clock: clk400 rising

  Data Path: display_module/counter_0 to display_module/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.447   1.062  display_module/counter_0 (display_module/counter_0)
     LUT2:I0->O            2   0.203   0.616  display_module/n0000_inv11 (display_module/n0000_inv)
     FDR:R                     0.430          display_module/counter_0
    ----------------------------------------
    Total                      2.758ns (1.080ns logic, 1.678ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'InputClock'
  Clock period: 3.648ns (frequency: 274.147MHz)
  Total number of paths / destination ports: 3348 / 54
-------------------------------------------------------------------------
Delay:               3.648ns (Levels of Logic = 7)
  Source:            clock_module/hz50m_clk_count_1 (FF)
  Destination:       clock_module/hz50m_clk_count_0 (FF)
  Source Clock:      InputClock falling
  Destination Clock: InputClock falling

  Data Path: clock_module/hz50m_clk_count_1 to clock_module/hz50m_clk_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  clock_module/hz50m_clk_count_1 (clock_module/hz50m_clk_count_1)
     LUT5:I0->O            1   0.203   0.000  clock_module/Mcompar_n0001_lut<0> (clock_module/Mcompar_n0001_lut<0>)
     MUXCY:S->O            1   0.172   0.000  clock_module/Mcompar_n0001_cy<0> (clock_module/Mcompar_n0001_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  clock_module/Mcompar_n0001_cy<1> (clock_module/Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  clock_module/Mcompar_n0001_cy<2> (clock_module/Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clock_module/Mcompar_n0001_cy<3> (clock_module/Mcompar_n0001_cy<3>)
     MUXCY:CI->O          27   0.213   1.221  clock_module/Mcompar_n0001_cy<4> (clock_module/Mcompar_n0001_cy<4>)
     LUT4:I3->O            1   0.205   0.000  clock_module/hz50m_clk_count_0_glue_rst (clock_module/hz50m_clk_count_0_glue_rst)
     FD:D                      0.102          clock_module/hz50m_clk_count_0
    ----------------------------------------
    Total                      3.648ns (1.399ns logic, 2.249ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk25_int'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            btnu (PAD)
  Destination:       game_inst/Mshreg_quadDr_1 (FF)
  Destination Clock: clk25_int rising

  Data Path: btnu to game_inst/Mshreg_quadDr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  btnu_IBUF (btnu_IBUF)
     SRLC16E:D                -0.060          game_inst/Mshreg_quadDr_1
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk25_int'
  Total number of paths / destination ports: 4702 / 10
-------------------------------------------------------------------------
Offset:              10.828ns (Levels of Logic = 8)
  Source:            game_inst/paddlePosition2_4 (FF)
  Destination:       blue<1> (PAD)
  Source Clock:      clk25_int rising

  Data Path: game_inst/paddlePosition2_4 to blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             21   0.447   1.342  game_inst/paddlePosition2_4 (game_inst/paddlePosition2_4)
     LUT5:I2->O            2   0.205   0.864  game_inst/Madd_n0415_xor<7>11 (game_inst/n0415<7>)
     LUT4:I0->O            0   0.203   0.000  game_inst/Mcompar_ypos[9]_BUS_0014_LessThan_103_o_lutdi3 (game_inst/Mcompar_ypos[9]_BUS_0014_LessThan_103_o_lutdi3)
     MUXCY:DI->O           1   0.339   0.580  game_inst/Mcompar_ypos[9]_BUS_0014_LessThan_103_o_cy<3> (game_inst/Mcompar_ypos[9]_BUS_0014_LessThan_103_o_cy<3>)
     LUT5:I4->O            1   0.205   0.944  game_inst/Mcompar_ypos[9]_BUS_0014_LessThan_103_o_cy<4> (game_inst/ypos[9]_BUS_0014_LessThan_103_o)
     LUT6:I0->O            5   0.203   0.943  game_inst/paddletop2 (game_inst/paddletop2)
     LUT6:I3->O            3   0.205   0.995  game_inst/background (green_1_OBUF)
     LUT6:I1->O            1   0.203   0.579  game_inst/blue<1> (blue_1_OBUF)
     OBUF:I->O                 2.571          blue_1_OBUF (blue<1>)
    ----------------------------------------
    Total                     10.828ns (4.581ns logic, 6.247ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk400'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            display_module/disp_tmp_6 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk400 rising

  Data Path: display_module/disp_tmp_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  display_module/disp_tmp_6 (display_module/disp_tmp_6)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock InputClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
InputClock     |         |         |    3.648|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25_int
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25_int      |    6.864|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk400
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25_int      |    2.842|         |         |         |
clk400         |    2.758|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    1.456|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.46 secs
 
--> 

Total memory usage is 261572 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    3 (   0 filtered)

