<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="dual_port_RAM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dual_port_RAM_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dual_port_RAM_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="dual_port_RAM_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dual_port_RAM_visualTest.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dual_port_RAM_visualTest.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dual_port_RAM_visualTest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dual_port_RAM_visualTest.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dual_port_RAM_visualTest.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dual_port_RAM_visualTest.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dual_port_RAM_visualTest.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dual_port_RAM_visualTest.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dual_port_RAM_visualTest.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dual_port_RAM_visualTest.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dual_port_RAM_visualTest.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dual_port_RAM_visualTest.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dual_port_RAM_visualTest.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dual_port_RAM_visualTest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dual_port_RAM_visualTest.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dual_port_RAM_visualTest.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dual_port_RAM_visualTest.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dual_port_RAM_visualTest.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dual_port_RAM_visualTest.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dual_port_RAM_visualTest_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dual_port_RAM_visualTest_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dual_port_RAM_visualTest_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dual_port_RAM_visualTest_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dual_port_RAM_visualTest_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dual_port_RAM_visualTest_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dual_port_RAM_visualTest_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dual_port_RAM_visualTest_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dual_port_RAM_visualTest_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dual_port_RAM_visualTest_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dual_port_RAM_visualTest_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dual_port_RAM_visualTest_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dual_port_RAM_visualTest_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dual_port_RAM_visualTest_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dual_port_RAM_visualTest_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dual_port_RAM_visualTest_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1640376956" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1640376956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640377559" xil_pn:in_ck="3157288001587760509" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1640377559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dual_port_RAM.vhd"/>
      <outfile xil_pn:name="dual_port_RAM_test.vhd"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1640377511" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4006525377528625768" xil_pn:start_ts="1640377511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640377511" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7565777306385839584" xil_pn:start_ts="1640377511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640376956" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-9058736072075287982" xil_pn:start_ts="1640376956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640377559" xil_pn:in_ck="3157288001587760509" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1640377559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dual_port_RAM.vhd"/>
      <outfile xil_pn:name="dual_port_RAM_test.vhd"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1640377565" xil_pn:in_ck="3157288001587760509" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6421124089722010173" xil_pn:start_ts="1640377559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dual_port_RAM_test_beh.prj"/>
      <outfile xil_pn:name="dual_port_RAM_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1640377565" xil_pn:in_ck="-3760733545535775785" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2645195940935137158" xil_pn:start_ts="1640377565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dual_port_RAM_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1640376331" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1640376331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640376379" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8247837632023565506" xil_pn:start_ts="1640376379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640376379" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-9058736072075287982" xil_pn:start_ts="1640376379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640376331" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1640376331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640376379" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-497908399167576822" xil_pn:start_ts="1640376379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640376331" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1640376331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640376379" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2780015400139899556" xil_pn:start_ts="1640376379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640376392" xil_pn:in_ck="-8353543138215188283" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-2548681701832670234" xil_pn:start_ts="1640376379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.lso"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.ngc"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.ngr"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.prj"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.stx"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.syr"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.xst"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest_vhdl.prj"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1640376392" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2276883358560578891" xil_pn:start_ts="1640376392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640376400" xil_pn:in_ck="7422810579609606402" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5891827080937439120" xil_pn:start_ts="1640376392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.bld"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.ngd"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1640376404" xil_pn:in_ck="7422810579609606403" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-7868858794111860816" xil_pn:start_ts="1640376400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.pcf"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest_map.map"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest_map.mrp"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest_map.ncd"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest_map.ngm"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest_map.xrpt"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest_summary.xml"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1640376412" xil_pn:in_ck="6886432797959123356" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3266239339701135281" xil_pn:start_ts="1640376404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.ncd"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.pad"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.par"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.ptwx"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.unroutes"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.xpi"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest_pad.csv"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest_pad.txt"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1640376412" xil_pn:in_ck="7422810579609606271" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1640376409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.twr"/>
      <outfile xil_pn:name="dual_port_RAM_visualTest.twx"/>
    </transform>
  </transforms>

</generated_project>
