INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:40:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.370ns period=6.740ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.370ns period=6.740ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.740ns  (clk rise@6.740ns - clk rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 2.173ns (34.256%)  route 4.171ns (65.744%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.223 - 6.740 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1789, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X12Y188        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y188        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=32, routed)          0.449     1.211    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X13Y187        LUT5 (Prop_lut5_I1_O)        0.043     1.254 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.254    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X13Y187        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.505 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.505    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X13Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.554 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.554    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.603 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.603    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.652 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.652    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X13Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.797 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=9, routed)           0.249     2.046    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X14Y190        LUT3 (Prop_lut3_I0_O)        0.120     2.166 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_17/O
                         net (fo=34, routed)          0.518     2.685    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_17_n_0
    SLICE_X14Y192        LUT6 (Prop_lut6_I0_O)        0.043     2.728 r  lsq1/handshake_lsq_lsq1_core/dataReg[12]_i_3/O
                         net (fo=2, routed)           0.401     3.128    lsq1/handshake_lsq_lsq1_core/dataReg[12]_i_3_n_0
    SLICE_X8Y193         LUT6 (Prop_lut6_I4_O)        0.043     3.171 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_2/O
                         net (fo=7, routed)           0.309     3.480    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_2_n_0
    SLICE_X9Y195         LUT4 (Prop_lut4_I1_O)        0.043     3.523 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7/O
                         net (fo=1, routed)           0.337     3.860    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7_n_0
    SLICE_X9Y195         LUT6 (Prop_lut6_I0_O)        0.043     3.903 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.252     4.155    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X9Y196         LUT5 (Prop_lut5_I4_O)        0.043     4.198 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.232     4.431    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X11Y197        LUT3 (Prop_lut3_I0_O)        0.043     4.474 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.474    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X11Y197        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.661 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.661    addf0/operator/ltOp_carry__2_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.788 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.405     5.193    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X10Y196        LUT2 (Prop_lut2_I0_O)        0.138     5.331 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.331    addf0/operator/p_1_in[1]
    SLICE_X10Y196        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.196     5.527 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.527    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X10Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     5.629 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.340     5.968    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X9Y197         LUT4 (Prop_lut4_I2_O)        0.119     6.087 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.199     6.286    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X10Y198        LUT5 (Prop_lut5_I0_O)        0.043     6.329 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.202     6.531    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X8Y199         LUT3 (Prop_lut3_I1_O)        0.043     6.574 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.278     6.852    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X11Y198        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.740     6.740 r  
                                                      0.000     6.740 r  clk (IN)
                         net (fo=1789, unset)         0.483     7.223    addf0/operator/RightShifterComponent/clk
    SLICE_X11Y198        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.223    
                         clock uncertainty           -0.035     7.187    
    SLICE_X11Y198        FDRE (Setup_fdre_C_R)       -0.295     6.892    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.892    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  0.041    




