{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498230171103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498230171109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 12:02:50 2017 " "Processing started: Fri Jun 23 12:02:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498230171109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230171109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced " "Command: quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230171109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498230171473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498230171473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextenderr.v 1 1 " "Found 1 design units, including 1 entities, in source file signextenderr.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtenderR " "Found entity 1: signExtenderR" {  } { { "signExtenderR.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextenderj.v 1 1 " "Found 1 design units, including 1 entities, in source file signextenderj.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtenderJ " "Found entity 1: signExtenderJ" {  } { { "signExtenderJ.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderJ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbench.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerBench " "Found entity 1: registerBench" {  } { { "registerBench.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/registerBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdest.v 1 1 " "Found 1 design units, including 1 entities, in source file muxregdest.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxRegDest " "Found entity 1: muxRegDest" {  } { { "muxRegDest.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxRegDest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunity.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunity.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnity " "Found entity 1: controlUnity" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemtoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file muxmemtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxMemtoReg " "Found entity 1: muxMemtoReg" {  } { { "muxMemtoReg.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxMemtoReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxjump.v 1 1 " "Found 1 design units, including 1 entities, in source file muxjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxJump " "Found entity 1: muxJump" {  } { { "muxJump.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxJump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file muxinsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxInSignal " "Found entity 1: muxInSignal" {  } { { "muxInSignal.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxInSignal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxaluscr.v 1 1 " "Found 1 design units, including 1 entities, in source file muxaluscr.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxALUScr " "Found entity 1: muxALUScr" {  } { { "muxALUScr.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxALUScr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183197 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "instructionMemory.v(23) " "Verilog HDL syntax warning at instructionMemory.v(23): extra block comment delimiter characters /* within block comment" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 23 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1498230183198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instructionMemory.v(11) " "Verilog HDL information at instructionMemory.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1498230183198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmux.v 1 1 " "Found 1 design units, including 1 entities, in source file andmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 andmux " "Found entity 1: andmux" {  } { { "andmux.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/andmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpcscr.v 1 1 " "Found 1 design units, including 1 entities, in source file muxpcscr.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxPCScr " "Found entity 1: muxPCScr" {  } { { "muxPCScr.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxPCScr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bbtronenhancedcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file bbtronenhancedcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bbtronenhancedCPU " "Found entity 1: bbtronenhancedCPU" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file outmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 outModule " "Found entity 1: outModule" {  } { { "outModule.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binToBCD " "Found entity 1: binToBCD" {  } { { "binToBCD.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/binToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230183214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183214 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_cu_show_Display bbtronenhancedCPU.v(96) " "Verilog HDL Implicit Net warning at bbtronenhancedCPU.v(96): created implicit net for \"wire_cu_show_Display\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "outModule.v(10) " "Verilog HDL Instantiation warning at outModule.v(10): instance has no name" {  } { { "outModule.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498230183219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bbtronenhancedCPU " "Elaborating entity \"bbtronenhancedCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498230183266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:inst_programCounter " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:inst_programCounter\"" {  } { { "bbtronenhancedCPU.v" "inst_programCounter" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:inst_instructionMemory " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:inst_instructionMemory\"" {  } { { "bbtronenhancedCPU.v" "inst_instructionMemory" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183271 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionRAM\[30..2\] 0 instructionMemory.v(9) " "Net \"instructionRAM\[30..2\]\" at instructionMemory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498230183275 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtenderR signExtenderR:inst_signExtenderR " "Elaborating entity \"signExtenderR\" for hierarchy \"signExtenderR:inst_signExtenderR\"" {  } { { "bbtronenhancedCPU.v" "inst_signExtenderR" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtenderJ signExtenderJ:inst_signExtenderJ " "Elaborating entity \"signExtenderJ\" for hierarchy \"signExtenderJ:inst_signExtenderJ\"" {  } { { "bbtronenhancedCPU.v" "inst_signExtenderJ" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBench registerBench:inst_registerBench " "Elaborating entity \"registerBench\" for hierarchy \"registerBench:inst_registerBench\"" {  } { { "bbtronenhancedCPU.v" "inst_registerBench" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnity controlUnity:inst_controlUnity " "Elaborating entity \"controlUnity\" for hierarchy \"controlUnity:inst_controlUnity\"" {  } { { "bbtronenhancedCPU.v" "inst_controlUnity" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183431 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnity.v(7) " "Verilog HDL Case Statement warning at controlUnity.v(7): incomplete case statement has no default case item" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1498230183432 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_writeReg controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_writeReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498230183432 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_regDest controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_regDest\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498230183432 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_memtoReg controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498230183432 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_Jump controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498230183432 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_inSignal controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_inSignal\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498230183432 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_aluScr controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_aluScr\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498230183432 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_writeEnable controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_writeEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498230183432 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_readEnable controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_readEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498230183432 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_Branch controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_aluOp controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_hlt controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_hlt\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_reset controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_showDisplay controlUnity.v(6) " "Verilog HDL Always Construct warning at controlUnity.v(6): inferring latch(es) for variable \"cu_showDisplay\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_showDisplay controlUnity.v(6) " "Inferred latch for \"cu_showDisplay\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_reset controlUnity.v(6) " "Inferred latch for \"cu_reset\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_hlt controlUnity.v(6) " "Inferred latch for \"cu_hlt\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[0\] controlUnity.v(6) " "Inferred latch for \"cu_aluOp\[0\]\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[1\] controlUnity.v(6) " "Inferred latch for \"cu_aluOp\[1\]\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[2\] controlUnity.v(6) " "Inferred latch for \"cu_aluOp\[2\]\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[3\] controlUnity.v(6) " "Inferred latch for \"cu_aluOp\[3\]\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_Branch controlUnity.v(6) " "Inferred latch for \"cu_Branch\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_readEnable controlUnity.v(6) " "Inferred latch for \"cu_readEnable\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_writeEnable controlUnity.v(6) " "Inferred latch for \"cu_writeEnable\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluScr controlUnity.v(6) " "Inferred latch for \"cu_aluScr\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_inSignal controlUnity.v(6) " "Inferred latch for \"cu_inSignal\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_Jump controlUnity.v(6) " "Inferred latch for \"cu_Jump\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_memtoReg controlUnity.v(6) " "Inferred latch for \"cu_memtoReg\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_regDest controlUnity.v(6) " "Inferred latch for \"cu_regDest\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_writeReg controlUnity.v(6) " "Inferred latch for \"cu_writeReg\" at controlUnity.v(6)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230183433 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:inst_dataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:inst_dataMemory\"" {  } { { "bbtronenhancedCPU.v" "inst_dataMemory" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst_ALU\"" {  } { { "bbtronenhancedCPU.v" "inst_ALU" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183436 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498230183437 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498230183437 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outModule outModule:inst_outModule " "Elaborating entity \"outModule\" for hierarchy \"outModule:inst_outModule\"" {  } { { "bbtronenhancedCPU.v" "inst_outModule" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToBCD outModule:inst_outModule\|binToBCD:comb_3 " "Elaborating entity \"binToBCD\" for hierarchy \"outModule:inst_outModule\|binToBCD:comb_3\"" {  } { { "outModule.v" "comb_3" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binToBCD.v(15) " "Verilog HDL assignment warning at binToBCD.v(15): truncated value with size 32 to match size of target (8)" {  } { { "binToBCD.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/binToBCD.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498230183440 "|bbtronenhancedCPU|outModule:inst_outModule|binToBCD:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display outModule:inst_outModule\|display:d1 " "Elaborating entity \"display\" for hierarchy \"outModule:inst_outModule\|display:d1\"" {  } { { "outModule.v" "d1" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxRegDest muxRegDest:inst_muxRegDest " "Elaborating entity \"muxRegDest\" for hierarchy \"muxRegDest:inst_muxRegDest\"" {  } { { "bbtronenhancedCPU.v" "inst_muxRegDest" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxMemtoReg muxMemtoReg:inst_muxMemtoReg " "Elaborating entity \"muxMemtoReg\" for hierarchy \"muxMemtoReg:inst_muxMemtoReg\"" {  } { { "bbtronenhancedCPU.v" "inst_muxMemtoReg" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxJump muxJump:inst_muxJump " "Elaborating entity \"muxJump\" for hierarchy \"muxJump:inst_muxJump\"" {  } { { "bbtronenhancedCPU.v" "inst_muxJump" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxInSignal muxInSignal:inst_muxInSignal " "Elaborating entity \"muxInSignal\" for hierarchy \"muxInSignal:inst_muxInSignal\"" {  } { { "bbtronenhancedCPU.v" "inst_muxInSignal" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxALUScr muxALUScr:inst_muxALUScr " "Elaborating entity \"muxALUScr\" for hierarchy \"muxALUScr:inst_muxALUScr\"" {  } { { "bbtronenhancedCPU.v" "inst_muxALUScr" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andmux andmux:inst_andmux " "Elaborating entity \"andmux\" for hierarchy \"andmux:inst_andmux\"" {  } { { "bbtronenhancedCPU.v" "inst_andmux" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPCScr muxPCScr:inst_muxPCScr " "Elaborating entity \"muxPCScr\" for hierarchy \"muxPCScr:inst_muxPCScr\"" {  } { { "bbtronenhancedCPU.v" "inst_muxPCScr" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230183455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_showDisplay " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_showDisplay\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498230184054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp\[0\] " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\[0\]\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498230184054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp\[1\] " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\[1\]\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498230184054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_Jump " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_Jump\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498230184054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_writeReg " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_writeReg\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498230184054 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dataMemory:inst_dataMemory\|RAM_rtl_0 " "Inferred RAM node \"dataMemory:inst_dataMemory\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1498230184122 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp\[0\] " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\[0\]\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498230184471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp\[1\] " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\[1\]\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498230184471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_showDisplay " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_showDisplay\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498230184471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_Jump " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_Jump\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498230184471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_writeReg " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_writeReg\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498230184471 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dataMemory:inst_dataMemory\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dataMemory:inst_dataMemory\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498230184528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498230184528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498230184528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 31 " "Parameter NUMWORDS_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498230184528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498230184528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498230184528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 31 " "Parameter NUMWORDS_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498230184528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498230184528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498230184528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498230184528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498230184528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498230184528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498230184528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498230184528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1498230184528 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1498230184528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230184593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498230184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498230184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498230184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 31 " "Parameter \"NUMWORDS_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498230184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498230184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498230184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 31 " "Parameter \"NUMWORDS_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498230184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498230184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498230184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498230184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498230184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498230184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498230184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498230184593 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498230184593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6db1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6db1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6db1 " "Found entity 1: altsyncram_6db1" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498230184645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230184645 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a0 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a1 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a2 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a3 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a4 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a5 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a6 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a7 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a8 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a9 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a10 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a11 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a12 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a13 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a14 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a15 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a16 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a17 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a18 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a19 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a20 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a21 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a22 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a23 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a24 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a25 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a26 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a27 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 793 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a28 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a29 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a30 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a31 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_6db1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_6db1.tdf" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/altsyncram_6db1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230184743 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_6db1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1498230184743 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1498230184743 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1498230184801 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[17\] GND " "Pin \"wire_out_pcsrc\[17\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[18\] GND " "Pin \"wire_out_pcsrc\[18\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[19\] GND " "Pin \"wire_out_pcsrc\[19\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[20\] GND " "Pin \"wire_out_pcsrc\[20\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[21\] GND " "Pin \"wire_out_pcsrc\[21\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[22\] GND " "Pin \"wire_out_pcsrc\[22\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[23\] GND " "Pin \"wire_out_pcsrc\[23\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[24\] GND " "Pin \"wire_out_pcsrc\[24\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[25\] GND " "Pin \"wire_out_pcsrc\[25\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[26\] GND " "Pin \"wire_out_pcsrc\[26\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[27\] GND " "Pin \"wire_out_pcsrc\[27\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[28\] GND " "Pin \"wire_out_pcsrc\[28\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[29\] GND " "Pin \"wire_out_pcsrc\[29\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[30\] GND " "Pin \"wire_out_pcsrc\[30\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[31\] GND " "Pin \"wire_out_pcsrc\[31\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_pcsrc[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[0\] GND " "Pin \"wire_RAMOutput\[0\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[1\] GND " "Pin \"wire_RAMOutput\[1\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[2\] GND " "Pin \"wire_RAMOutput\[2\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[3\] GND " "Pin \"wire_RAMOutput\[3\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[4\] GND " "Pin \"wire_RAMOutput\[4\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[5\] GND " "Pin \"wire_RAMOutput\[5\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[6\] GND " "Pin \"wire_RAMOutput\[6\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[7\] GND " "Pin \"wire_RAMOutput\[7\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[8\] GND " "Pin \"wire_RAMOutput\[8\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[9\] GND " "Pin \"wire_RAMOutput\[9\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[10\] GND " "Pin \"wire_RAMOutput\[10\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[13\] GND " "Pin \"wire_RAMOutput\[13\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[14\] GND " "Pin \"wire_RAMOutput\[14\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[15\] GND " "Pin \"wire_RAMOutput\[15\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[16\] GND " "Pin \"wire_RAMOutput\[16\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[18\] GND " "Pin \"wire_RAMOutput\[18\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[19\] GND " "Pin \"wire_RAMOutput\[19\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[20\] GND " "Pin \"wire_RAMOutput\[20\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[23\] GND " "Pin \"wire_RAMOutput\[23\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[24\] GND " "Pin \"wire_RAMOutput\[24\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[25\] GND " "Pin \"wire_RAMOutput\[25\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[29\] GND " "Pin \"wire_RAMOutput\[29\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_RAMOutput\[31\] GND " "Pin \"wire_RAMOutput\[31\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_RAMOutput[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_aluscr\[0\] GND " "Pin \"wire_out_aluscr\[0\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_aluscr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_aluscr\[2\] GND " "Pin \"wire_out_aluscr\[2\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_out_aluscr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_cu_aluOp\[2\] GND " "Pin \"wire_cu_aluOp\[2\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_cu_aluOp[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_cu_aluOp\[3\] GND " "Pin \"wire_cu_aluOp\[3\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498230184943 "|bbtronenhancedCPU|wire_cu_aluOp[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1498230184943 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1498230185023 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498230185356 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/output_files/bbtronenhanced.map.smsg " "Generated suppressed messages file e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/output_files/bbtronenhanced.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230185407 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498230185542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498230185542 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[10\] " "No output dependent on input pin \"switches\[10\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[11\] " "No output dependent on input pin \"switches\[11\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[12\] " "No output dependent on input pin \"switches\[12\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[13\] " "No output dependent on input pin \"switches\[13\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[14\] " "No output dependent on input pin \"switches\[14\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[15\] " "No output dependent on input pin \"switches\[15\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498230185615 "|bbtronenhancedCPU|switches[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1498230185615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "473 " "Implemented 473 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498230185616 ""} { "Info" "ICUT_CUT_TM_OPINS" "218 " "Implemented 218 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498230185616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498230185616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498230185616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498230185642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 12:03:05 2017 " "Processing ended: Fri Jun 23 12:03:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498230185642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498230185642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498230185642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498230185642 ""}
