# Site
repository: Git repository where your resume will be hosted, only required if you are hosting on GitHub (eg. sproogen/modern-resume-theme)
# favicon: Directory of your favicon (eg. images/favicon.ico)(optional)

# Content configuration version
version: 2

# Personal info
name: Minsu Kim
title: 1999-10-11
email: raidal@naver.com
# email_title: Email (Email title override)
phone: 010-3434-9385
# phone_title: Phone (Phone title override)

# Dark Mode (true/false/never)
darkmode: false

# Social links

# Additional icon links
#additional_links:
#- title: Link name
#  icon: Font Awesome brand icon name (eg. fab fa-twitter) (https://fontawesome.com/icons?d=gallery&s=brands&m=free)
#  url: Link url (eg. https://google.com)
# - title: another link
#    icon: font awesome brand icon name (eg. fab fa-twitter) (https://fontawesome.com/icons?d=gallery&s=brands&m=free)
#    url: Link url (eg. https://google.com)

# Google Analytics and Tag Manager
# Using more than one of these may cause issues with reporting
# gtm: "GTM-0GTM-0000000"
# gtag: "UA-00000000-0"
# google_analytics: "UA-00000000-0"

# About Section
# about_title: About Me (Use this to override about section title)
about_profile_image: /images/profile.jpg
about_content: | # this will include new lines to allow paragraphs
  Aspiring SoC & FPGA Design Engineer targeting AI Semiconductors.
  
  Senior in Electronic & Electrical Engineering with a strong focus on Digital System Design. I have experience in utilizing Verilog HDL for RTL design and FPGA implementation using Xilinx Vivado and Cadence tools. Building on this foundation, I am eager to contribute to developing high-performance AI chips by optimizing hardware architectures for speed and power efficiency. Additionally I possess secondary skills in Python and Machine Learning to support verification automation and data analysis.

content:
  - title: Education
    layout: text
    content: |
      <div style="display: flex; justify-content: space-between; align-items: flex-start; margin-bottom: 2em;">
        <div>
          <h4 style="margin: 0 0 0.25em 0;">Whimoon High School</h4>
          <p style="margin: 0; font-style: italic;">Science and Engineering Track</p>
        </div>
        <div style="text-align: right; min-width: 150px;">
          <span>Seoul, Gangnam</span><br>
          <span>2015.03 ~ 2018.02</span>
        </div>
      </div>
      <div style="display: flex; justify-content: space-between; align-items: flex-start;">
        <div>
          <h4 style="margin: 0 0 0.25em 0;">Chung-Ang University</h4>
          <p style="margin: 0; font-style: italic;">B.S. in Electronic and Electrical Engineering</p>
          <ul style="margin-top: 0.75em; padding-left: 20px; color: #555;">
            <li><strong>Total GPA:</strong> 3.18 / 4.5 (130 credits)</li>
            <li><strong>Major GPA:</strong> 3.23 / 4.5 (96 credits)</li>
          </ul>
        </div>
        <div style="text-align: right; min-width: 150px;">
          <span>Seoul, Dongjak</span><br>
          <span>2020.03 ~ Present</span>
        </div>
      </div>

  - title: Skills
    layout: text
    content: | # this will include new lines to allow paragraphs
      **Programming Language**
      * Verilog HDL : Solid understanding of syntax and RTL coding
      * Python : Intermediate proficiency with experience in Data Analysis using ML/DL

      **EDA & Simulation Tools**
      * Cadence Virtuoso & Xilinx Vivado
      * ANSYS
      * PSpice
      * MATLAB

      **Language**
      * New TEPS (383회차): 413/600 (2+등급)
      * OPIC (2025.05.11): AL

      **Certificates**
      * 6시그마 GB (1급)
      * MOS Word (2021.01.06)
      * MOS Excel (2021.01.05)

      
      
  - title: Experience & Professional Training
    layout: text
    content: |
      <h3 style="margin: 0 0 1em 0; border-bottom: 1px solid #ddd; padding-bottom: 10px; font-size: 1.4em; color: #333; font-weight: bold;">Key Academic Projects</h3>

      <div style="display: flex; justify-content: space-between; align-items: flex-start; margin-bottom: 2em;">
        <div>
        
          <p style="margin: 0; font-style: italic;"> Major Class : ASIC Design</p>
          <p style="margin-top: 0.75em; color: #555;">
          Led two intensive design projects focusing on performance optimization and architectural efficiency using Cadence Virtuoso.<br><br>
           
          1. Logic Gate Performance Optimization (Schematic Design)<br>
          <span style="display:block; margin-left: 10px;">• Designed logic circuits across 180nm & 500nm processes using different topologies to optimize performance.</span>
          <span style="display:block; margin-left: 10px;">• 180nm: Reduced propagation delay (257ps → 155ps) by optimizing logic depth (5-stage → 3-stage).</span>
          <span style="display:block; margin-left: 10px;">• 500nm: Designed a Complex CMOS Gate to minimize capacitance, achieving drastic delay reduction (599ps → 125ps) and area efficiency.</span><br>

          2. Pipelined Phase Accumulator (PACC) Design<br>
          <span style="display:block; margin-left: 10px;">• Designed a 12-bit input, 8-bit output PACC maximizing speed under power constraints.</span>
          <span style="display:block; margin-left: 10px;">• Implemented a 3-Stage Pipeline architecture (Accumulator + D-FF) to enhance throughput and verified via simulations with buffer insertion.</span>
          </p>
        </div>
        <div style="text-align: right; min-width: 170px; font-size: 1.15em;">
           
        </div>
      </div>

      <h3 style="margin: 2em 0 1em 0; border-bottom: 1px solid #ddd; padding-bottom: 10px; font-size: 1.4em; color: #333; font-weight: bold;">Specialized Training in Semiconductor Design</h3>

      <div style="display: flex; justify-content: space-between; align-items: flex-start; margin-bottom: 1.5em;">
        <div>
          <h4 style="margin: 0 0 0.25em 0; font-weight: bold;">HDL Design - Verilog HDL & Vivado Practice</h4>
          <p style="margin: 0; font-style: italic;">KOCW (Kumoh National Institute of Technology)</p>
          <p style="margin-top: 0.5em; color: #555;">Strengthened practical skills in RTL coding (Verilog HDL) and FPGA implementation using Xilinx Vivado.</p>
        </div>
        <div style="text-align: right; min-width: 170px; font-size: 1.15em;">
          <span>2025.09.30 ~ 2025.10.19</span>
        </div>
      </div>

      <div style="display: flex; justify-content: space-between; align-items: flex-start; margin-bottom: 1.5em;">
        <div>
          <h4 style="margin: 0 0 0.25em 0; font-weight: bold;">Understanding of Semiconductor Design Industry & Technology</h4>
          <p style="margin: 0; font-style: italic;">KSIA (Korea Semiconductor Industry Association)</p>
          <p style="margin-top: 0.5em; color: #555;">Gained comprehensive understanding of the full ASIC & FPGA design flow, covering RTL Design, Verification, and DFT.</p>
        </div>
        <div style="text-align: right; min-width: 170px; font-size: 1.15em;">
          <span>2025.12.12 ~ 2025.12.19</span>
        </div>
      </div>

      <div style="display: flex; justify-content: space-between; align-items: flex-start; margin-bottom: 1.5em;">
        <div>
          <h4 style="margin: 0 0 0.25em 0; font-weight: bold;">Practical Digital IP Circuit Design</h4>
          <p style="margin: 0; font-style: italic;">Winspec</p>
          <p style="margin-top: 0.5em; color: #555;">Acquired practical knowledge in designing reusable Digital IPs and understanding industry-standard circuit design flows.</p>
        </div>
        <div style="text-align: right; min-width: 170px; font-size: 1.15em;">
          <span>2025.11.12 ~ 2025.12.12</span>
        </div>
      </div>

      <div style="display: flex; justify-content: space-between; align-items: flex-start; margin-bottom: 1.5em;">
        <div>
          <h4 style="margin: 0 0 0.25em 0; font-weight: bold;">AI Semiconductor Application & Utilization</h4>
          <p style="margin: 0; font-style: italic;">KAIT (Korea Association for ICT Promotion)</p>
          <p style="margin-top: 0.5em; color: #555;">Explored the latest trends in AI accelerators (NPU) and their applications in the semiconductor industry.</p>
        </div>
        <div style="text-align: right; min-width: 170px; font-size: 1.15em;">
          <span>2025.11.10 ~ 2025.11.12</span>
        </div>
      </div>

      <div style="display: flex; justify-content: space-between; align-items: flex-start; margin-bottom: 2em;">
        <div>
          <h4 style="margin: 0 0 0.25em 0; font-weight: bold;">SRAM & MRAM Design</h4>
          <p style="margin: 0; font-style: italic;">IDEC (Semiconductor Design Education Center)</p>
          <p style="margin-top: 0.5em; color: #555;">Analyzed memory architectures and design constraints for high-speed SRAM & MRAM technology.</p>
        </div>
        <div style="text-align: right; min-width: 170px; font-size: 1.15em;">
          <span>2025.10.23 ~ 2025.10.27</span>
        </div>
      </div>

      <h3 style="margin: 2em 0 1em 0; border-bottom: 1px solid #ddd; padding-bottom: 10px; font-size: 1.4em; color: #333; font-weight: bold;">Other Experience</h3>

      <div style="display: flex; justify-content: space-between; align-items: flex-start; margin-bottom: 2em;">
        <div>
          <h4 style="margin: 0 0 0.25em 0; font-weight: bold;">FEM (Frontier Electrical Machine) Lab</h4>
          <p style="margin: 0; font-style: italic;">Undergraduate Research Student</p>
          <p style="margin-top: 0.75em; color: #555;">Researched modeling and control simulations for next-generation electrical machines (motors).</p>
        </div>
        <div style="text-align: right; min-width: 170px; font-size: 1.15em;">
          <span>2025.07 ~ 2025.08</span>
        </div>
      </div>

      <div style="display: flex; justify-content: space-between; align-items: flex-start;">
        <div>
          <h4 style="margin: 0 0 0.25em 0; font-weight: bold;">KT AIVLE School</h4>
          <p style="margin: 0; font-style: italic;">DX Consultant Track Trainee</p>
          <p style="margin-top: 0.75em; color: #555;">
          Acquired practical data analysis skills using Python (Pandas, NumPy) and implemented Machine Learning & Deep Learning models to solve industrial problems.<br><br>
          Cultivated a DX (Digital Transformation) mindset to identify inefficiencies and propose data-driven solutions, aiming to apply these analytical skills to optimize semiconductor design workflows.
          </p>
        </div>
        <div style="text-align: right; min-width: 170px; font-size: 1.15em;">
          <span>2025.09 ~ Present</span>
        </div>
      </div>

# Footer
footer_show_references: true
# references_title: References on request (Override references text)

# Build settings
# theme: modern-resume-theme (Use this is you are hosting your resume yourself)
# remote_theme: sproogen/modern-resume-theme # Use this if you are hosting your resume on GitHub

sass:
  sass_dir: _sass
  style: compressed

plugins:
 - jekyll-seo-tag

exclude : [
  "Gemfile",
  "Gemfile.lock",
  "node_modules",
  "vendor/bundle/",
  "vendor/cache/",
  "vendor/gems/",
  "vendor/ruby/",
  "lib/",
  "scripts/",
  "docker-compose.yml",
  ]
