/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 240 136 416 152)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "involuido[4..0]" (rect 5 0 74 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 808 224 987 240)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "disinvoluido[4..0]" (rect 90 0 173 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 680 288 712 320)
	(text "GND" (rect 8 16 29 26)(font "Arial" (font_size 6)))
	(text "inst" (rect 3 21 20 33)(font "Arial" )(invisible))
	(port
		(pt 16 0)
		(output)
		(text "1" (rect 18 0 23 12)(font "Courier New" (bold))(invisible))
		(text "1" (rect 18 0 23 12)(font "Courier New" (bold))(invisible))
		(line (pt 16 8)(pt 16 0))
	)
	(drawing
		(line (pt 8 8)(pt 16 16))
		(line (pt 16 16)(pt 24 8))
		(line (pt 8 8)(pt 24 8))
	)
)
(symbol
	(rect 560 152 608 184)
	(text "WIRE" (rect 1 0 24 10)(font "Arial" (font_size 6)))
	(text "lalalallala" (rect 3 21 46 33)(font "Arial" ))
	(port
		(pt 0 16)
		(input)
		(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
		(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
		(line (pt 0 16)(pt 14 16))
	)
	(port
		(pt 48 16)
		(output)
		(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
		(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
		(line (pt 32 16)(pt 48 16))
	)
	(drawing
		(line (pt 14 7)(pt 32 16))
		(line (pt 14 25)(pt 14 7))
		(line (pt 14 25)(pt 32 16))
	)
)
(connector
	(pt 608 168)
	(pt 648 168)
	(bus)
)
(connector
	(pt 648 232)
	(pt 600 232)
	(bus)
)
(connector
	(text "involuido[3..0]" (rect 540 152 607 169)(font "Intel Clear" ))
	(pt 560 168)
	(pt 520 168)
	(bus)
)
(connector
	(pt 696 232)
	(pt 648 232)
	(bus)
)
(connector
	(text "disinvoluido[4]" (rect 680 213 697 282)(font "Intel Clear" )(vertical))
	(pt 696 288)
	(pt 696 232)
)
(connector
	(pt 520 144)
	(pt 520 168)
	(bus)
)
(connector
	(pt 520 168)
	(pt 520 192)
	(bus)
)
(connector
	(text "involuido[4..0]" (rect 429 128 496 145)(font "Intel Clear" ))
	(pt 416 144)
	(pt 520 144)
	(bus)
)
(connector
	(text "disinvoluido[4..0]" (rect 739 216 819 233)(font "Intel Clear" ))
	(pt 808 232)
	(pt 696 232)
	(bus)
)
(connector
	(text "disinvoluido[3..0]" (rect 631 150 648 230)(font "Intel Clear" )(vertical))
	(pt 648 168)
	(pt 648 232)
	(bus)
)
(junction (pt 520 168))
(junction (pt 648 232))
(junction (pt 696 232))
