ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.gpio_config,"ax",%progbits
  16              		.align	1
  17              		.global	gpio_config
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	gpio_config:
  25              	.LFB34:
  26              		.file 1 "build\\main.c"
   1:build/main.c  **** //include <stddef.h>
   2:build/main.c  **** 
   3:build/main.c  **** 
   4:build/main.c  **** 
   5:build/main.c  **** #include "_platform.h"
   6:build/main.c  **** 
   7:build/main.c  **** #include "stm32l0xx.h"
   8:build/main.c  **** 
   9:build/main.c  **** uint32_t i=0;
  10:build/main.c  **** 
  11:build/main.c  **** void gpio_config()
  12:build/main.c  **** {
  27              		.loc 1 12 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  13:build/main.c  **** 
  14:build/main.c  **** 
  15:build/main.c  **** 
  16:build/main.c  **** 		RCC->IOPENR |= RCC_IOPENR_IOPAEN;			// GPIOA clock enable
  32              		.loc 1 16 3 view .LVU1
  33              		.loc 1 16 15 is_stmt 0 view .LVU2
  34 0000 0122     		movs	r2, #1
  35 0002 124B     		ldr	r3, .L2
  17:build/main.c  **** 		RCC->IOPENR |= RCC_IOPENR_IOPCEN;			// GPIOC clock enable
  18:build/main.c  **** 
  19:build/main.c  **** 
  20:build/main.c  **** 
  21:build/main.c  **** 		GPIOA->MODER &= ~GPIO_MODER_MODE5;          // clean register for reset state(MOD5_REG=11)
  22:build/main.c  **** 		GPIOA->MODER |= GPIO_MODER_MODE5_0;         //just mode5 first bit set 1, general purpose output 
  23:build/main.c  **** 
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s 			page 2


  24:build/main.c  **** 
  25:build/main.c  **** 		GPIOA->OSPEEDR |= GPIO_OSPEEDER_OSPEED5_1;  // port_a output speed to high speed(10)
  26:build/main.c  **** 		GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEED5_1;  // port_c output speed to high speed(10)
  27:build/main.c  **** 
  28:build/main.c  **** 
  29:build/main.c  **** 		GPIOC->MODER &= ~GPIO_MODER_MODE13;	        // clean register for reset state(MOD5_REG=11)
  30:build/main.c  **** 		GPIOC->MODER |= 0x51555555UL;		        // input for just button(pin_c13)
  31:build/main.c  **** 
  32:build/main.c  **** 
  33:build/main.c  **** 
  34:build/main.c  **** 
  35:build/main.c  **** }
  36              		.loc 1 35 1 view .LVU3
  37              		@ sp needed
  16:build/main.c  **** 		RCC->IOPENR |= RCC_IOPENR_IOPCEN;			// GPIOC clock enable
  38              		.loc 1 16 15 view .LVU4
  39 0004 D96A     		ldr	r1, [r3, #44]
  40 0006 0A43     		orrs	r2, r1
  41 0008 DA62     		str	r2, [r3, #44]
  17:build/main.c  **** 		RCC->IOPENR |= RCC_IOPENR_IOPCEN;			// GPIOC clock enable
  42              		.loc 1 17 3 is_stmt 1 view .LVU5
  17:build/main.c  **** 		RCC->IOPENR |= RCC_IOPENR_IOPCEN;			// GPIOC clock enable
  43              		.loc 1 17 15 is_stmt 0 view .LVU6
  44 000a 0422     		movs	r2, #4
  45 000c D96A     		ldr	r1, [r3, #44]
  46 000e 0A43     		orrs	r2, r1
  47 0010 DA62     		str	r2, [r3, #44]
  21:build/main.c  **** 		GPIOA->MODER |= GPIO_MODER_MODE5_0;         //just mode5 first bit set 1, general purpose output 
  48              		.loc 1 21 3 is_stmt 1 view .LVU7
  21:build/main.c  **** 		GPIOA->MODER |= GPIO_MODER_MODE5_0;         //just mode5 first bit set 1, general purpose output 
  49              		.loc 1 21 16 is_stmt 0 view .LVU8
  50 0012 A023     		movs	r3, #160
  51 0014 DB05     		lsls	r3, r3, #23
  52 0016 1A68     		ldr	r2, [r3]
  53 0018 0D49     		ldr	r1, .L2+4
  54 001a 0A40     		ands	r2, r1
  55 001c 1A60     		str	r2, [r3]
  22:build/main.c  **** 
  56              		.loc 1 22 3 is_stmt 1 view .LVU9
  22:build/main.c  **** 
  57              		.loc 1 22 16 is_stmt 0 view .LVU10
  58 001e 8022     		movs	r2, #128
  59 0020 1968     		ldr	r1, [r3]
  60 0022 D200     		lsls	r2, r2, #3
  61 0024 0A43     		orrs	r2, r1
  62 0026 1A60     		str	r2, [r3]
  25:build/main.c  **** 		GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEED5_1;  // port_c output speed to high speed(10)
  63              		.loc 1 25 3 is_stmt 1 view .LVU11
  25:build/main.c  **** 		GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEED5_1;  // port_c output speed to high speed(10)
  64              		.loc 1 25 18 is_stmt 0 view .LVU12
  65 0028 8022     		movs	r2, #128
  66 002a 9968     		ldr	r1, [r3, #8]
  67 002c 1201     		lsls	r2, r2, #4
  68 002e 1143     		orrs	r1, r2
  69 0030 9960     		str	r1, [r3, #8]
  26:build/main.c  **** 
  70              		.loc 1 26 3 is_stmt 1 view .LVU13
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s 			page 3


  26:build/main.c  **** 
  71              		.loc 1 26 18 is_stmt 0 view .LVU14
  72 0032 084B     		ldr	r3, .L2+8
  73 0034 9968     		ldr	r1, [r3, #8]
  74 0036 0A43     		orrs	r2, r1
  75 0038 9A60     		str	r2, [r3, #8]
  29:build/main.c  **** 		GPIOC->MODER |= 0x51555555UL;		        // input for just button(pin_c13)
  76              		.loc 1 29 3 is_stmt 1 view .LVU15
  29:build/main.c  **** 		GPIOC->MODER |= 0x51555555UL;		        // input for just button(pin_c13)
  77              		.loc 1 29 16 is_stmt 0 view .LVU16
  78 003a 1A68     		ldr	r2, [r3]
  79 003c 0649     		ldr	r1, .L2+12
  80 003e 0A40     		ands	r2, r1
  81 0040 1A60     		str	r2, [r3]
  30:build/main.c  **** 
  82              		.loc 1 30 3 is_stmt 1 view .LVU17
  30:build/main.c  **** 
  83              		.loc 1 30 16 is_stmt 0 view .LVU18
  84 0042 1968     		ldr	r1, [r3]
  85 0044 054A     		ldr	r2, .L2+16
  86 0046 0A43     		orrs	r2, r1
  87 0048 1A60     		str	r2, [r3]
  88              		.loc 1 35 1 view .LVU19
  89 004a 7047     		bx	lr
  90              	.L3:
  91              		.align	2
  92              	.L2:
  93 004c 00100240 		.word	1073876992
  94 0050 FFF3FFFF 		.word	-3073
  95 0054 00080050 		.word	1342179328
  96 0058 FFFFFFF3 		.word	-201326593
  97 005c 55555551 		.word	1364546901
  98              		.cfi_endproc
  99              	.LFE34:
 101              		.section	.text.clock_config,"ax",%progbits
 102              		.align	1
 103              		.global	clock_config
 104              		.syntax unified
 105              		.code	16
 106              		.thumb_func
 107              		.fpu softvfp
 109              	clock_config:
 110              	.LFB35:
  36:build/main.c  **** 
  37:build/main.c  **** 
  38:build/main.c  **** void clock_config(){
 111              		.loc 1 38 20 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115              		@ link register save eliminated.
  39:build/main.c  **** 
  40:build/main.c  **** 	/*  enable power clock  (step:1) */
  41:build/main.c  **** 	RCC->APB1ENR |= (RCC_APB1ENR_PWREN);
 116              		.loc 1 41 2 view .LVU21
 117              		.loc 1 41 15 is_stmt 0 view .LVU22
 118 0000 8022     		movs	r2, #128
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s 			page 4


 119 0002 1C4B     		ldr	r3, .L13
 120 0004 5205     		lsls	r2, r2, #21
 121 0006 996B     		ldr	r1, [r3, #56]
 122 0008 0A43     		orrs	r2, r1
 123 000a 9A63     		str	r2, [r3, #56]
  42:build/main.c  **** 
  43:build/main.c  **** 	/*PWR->CR = (PWR->CR & ~(PWR_CR_VOS)) | PWR_CR_VOS_0; (voltage scaling for low power)*/
  44:build/main.c  **** 
  45:build/main.c  **** 	/* Enable HSI divided by 4 in RCC-> CR (step:2) */  // after change divided value for test
  46:build/main.c  **** 
  47:build/main.c  **** 	RCC->CR |=(RCC_CR_HSIDIVEN  );               //HSI divider(16Mhz) by 4
 124              		.loc 1 47 2 is_stmt 1 view .LVU23
 125              		.loc 1 47 10 is_stmt 0 view .LVU24
 126 000c 0822     		movs	r2, #8
 127 000e 1968     		ldr	r1, [r3]
 128 0010 0A43     		orrs	r2, r1
 129 0012 1A60     		str	r2, [r3]
  48:build/main.c  **** 	RCC->CR |=(RCC_CR_HSION  );					//16 MHz high-speed internal clock enable
 130              		.loc 1 48 2 is_stmt 1 view .LVU25
 131              		.loc 1 48 10 is_stmt 0 view .LVU26
 132 0014 0122     		movs	r2, #1
 133 0016 1968     		ldr	r1, [r3]
 134 0018 0A43     		orrs	r2, r1
  49:build/main.c  **** 
  50:build/main.c  **** 
  51:build/main.c  **** 	// Wait for HSI ready flag and HSIDIV flag (HSI16RDY goes low after 6 HSI16 clock cycles.)
  52:build/main.c  **** 	while ((RCC->CR & (RCC_CR_HSIRDY |RCC_CR_HSIDIVF)) != (RCC_CR_HSIRDY |RCC_CR_HSIDIVF)); /* (4) */
 135              		.loc 1 52 18 view .LVU27
 136 001a 1421     		movs	r1, #20
  48:build/main.c  **** 	RCC->CR |=(RCC_CR_HSION  );					//16 MHz high-speed internal clock enable
 137              		.loc 1 48 10 view .LVU28
 138 001c 1A60     		str	r2, [r3]
 139              		.loc 1 52 2 is_stmt 1 view .LVU29
 140              	.L5:
 141              		.loc 1 52 88 discriminator 1 view .LVU30
 142              		.loc 1 52 13 is_stmt 0 discriminator 1 view .LVU31
 143 001e 1A68     		ldr	r2, [r3]
 144              		.loc 1 52 18 discriminator 1 view .LVU32
 145 0020 0A40     		ands	r2, r1
 146              		.loc 1 52 8 discriminator 1 view .LVU33
 147 0022 142A     		cmp	r2, #20
 148 0024 FBD1     		bne	.L5
  53:build/main.c  **** 
  54:build/main.c  **** 	/* Set PLL on HSI, multiply by 8 and divided by 2(step:3) */
  55:build/main.c  **** 
  56:build/main.c  **** 	RCC->CFGR |= RCC_CFGR_PLLSRC_HSI ;          //PLL entry clock source
 149              		.loc 1 56 2 is_stmt 1 view .LVU34
 150              		.loc 1 56 12 is_stmt 0 view .LVU35
 151 0026 DA68     		ldr	r2, [r3, #12]
 152 0028 DA60     		str	r2, [r3, #12]
  57:build/main.c  **** 	RCC->CFGR |= RCC_CFGR_PLLMUL8;				//PLLVCO = PLL clock entry x 8
 153              		.loc 1 57 2 is_stmt 1 view .LVU36
 154              		.loc 1 57 12 is_stmt 0 view .LVU37
 155 002a C022     		movs	r2, #192
 156 002c D968     		ldr	r1, [r3, #12]
 157 002e 1203     		lsls	r2, r2, #12
 158 0030 0A43     		orrs	r2, r1
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s 			page 5


 159 0032 DA60     		str	r2, [r3, #12]
  58:build/main.c  **** 	RCC->CFGR |= RCC_CFGR_PLLDIV2;				//PLL clock output = PLLVCO / 2
 160              		.loc 1 58 2 is_stmt 1 view .LVU38
 161              		.loc 1 58 12 is_stmt 0 view .LVU39
 162 0034 8022     		movs	r2, #128
 163 0036 D968     		ldr	r1, [r3, #12]
 164 0038 D203     		lsls	r2, r2, #15
 165 003a 0A43     		orrs	r2, r1
 166 003c DA60     		str	r2, [r3, #12]
  59:build/main.c  **** 
  60:build/main.c  **** 	/*Enable the PLL in RCC_CR register */
  61:build/main.c  **** 	RCC->CR |= RCC_CR_PLLON;
 167              		.loc 1 61 2 is_stmt 1 view .LVU40
 168              		.loc 1 61 10 is_stmt 0 view .LVU41
 169 003e 8022     		movs	r2, #128
 170 0040 1968     		ldr	r1, [r3]
 171 0042 5204     		lsls	r2, r2, #17
 172 0044 0A43     		orrs	r2, r1
 173 0046 1A60     		str	r2, [r3]
  62:build/main.c  **** 
  63:build/main.c  **** 	/*  Wait for PLL ready flag */
  64:build/main.c  **** 	 while ((RCC->CR & RCC_CR_PLLRDY)  == 0);
 174              		.loc 1 64 3 is_stmt 1 view .LVU42
 175              		.loc 1 64 19 is_stmt 0 view .LVU43
 176 0048 8022     		movs	r2, #128
 177 004a 9204     		lsls	r2, r2, #18
 178              	.L6:
 179              		.loc 1 64 42 is_stmt 1 discriminator 1 view .LVU44
 180              		.loc 1 64 14 is_stmt 0 discriminator 1 view .LVU45
 181 004c 1968     		ldr	r1, [r3]
 182              		.loc 1 64 9 discriminator 1 view .LVU46
 183 004e 1142     		tst	r1, r2
 184 0050 FCD0     		beq	.L6
  65:build/main.c  **** 
  66:build/main.c  **** 	/*  Select PLL as system clock */
  67:build/main.c  **** 	 RCC->CFGR |= RCC_CFGR_SW_PLL;
 185              		.loc 1 67 3 is_stmt 1 view .LVU47
 186              		.loc 1 67 13 is_stmt 0 view .LVU48
 187 0052 0322     		movs	r2, #3
 188 0054 D968     		ldr	r1, [r3, #12]
 189 0056 0A43     		orrs	r2, r1
 190 0058 DA60     		str	r2, [r3, #12]
  68:build/main.c  **** 
  69:build/main.c  **** 
  70:build/main.c  **** 	/* Select PLL as system clock */
  71:build/main.c  **** 	 while ((RCC->CFGR & RCC_CFGR_SWS_PLL)  == 0);
 191              		.loc 1 71 3 is_stmt 1 view .LVU49
 192              	.LBB4:
 193              	.LBI4:
  38:build/main.c  **** 
 194              		.loc 1 38 6 view .LVU50
 195              	.LBB5:
 196              		.loc 1 71 21 is_stmt 0 view .LVU51
 197 005a 0C22     		movs	r2, #12
 198              	.L7:
 199              		.loc 1 71 47 is_stmt 1 view .LVU52
 200              		.loc 1 71 14 is_stmt 0 view .LVU53
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s 			page 6


 201 005c D968     		ldr	r1, [r3, #12]
 202              		.loc 1 71 9 view .LVU54
 203 005e 1142     		tst	r1, r2
 204 0060 FCD0     		beq	.L7
  72:build/main.c  **** /*-------------------Configure the clock source to be used to drive the System clock------*/
  73:build/main.c  **** 	 RCC->CFGR |= RCC_CFGR_HPRE_DIV1;    		/* SYSCLK not divided (AHB prescaler=1)*/
 205              		.loc 1 73 3 is_stmt 1 view .LVU55
 206              		.loc 1 73 13 is_stmt 0 view .LVU56
 207 0062 DA68     		ldr	r2, [r3, #12]
 208              	.LBE5:
 209              	.LBE4:
  74:build/main.c  **** 
  75:build/main.c  **** 	 RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;          /* HCLK not divided(APB1 prescaler=1)*/
  76:build/main.c  **** 
  77:build/main.c  **** 	// RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;			/* HCLK not divided(APB2 prescaler=1)*/
  78:build/main.c  **** 
  79:build/main.c  **** /*-----------------------------------------------------------------------------------------*/
  80:build/main.c  **** 
  81:build/main.c  **** 	 RCC->CICR |= RCC_CICR_HSIRDYC;             /* HSI16 ready Interrupt clear*/
  82:build/main.c  **** 
  83:build/main.c  **** 
  84:build/main.c  **** }
 210              		.loc 1 84 1 view .LVU57
 211              		@ sp needed
 212              	.LBB7:
 213              	.LBB6:
  73:build/main.c  **** 
 214              		.loc 1 73 13 view .LVU58
 215 0064 DA60     		str	r2, [r3, #12]
  75:build/main.c  **** 
 216              		.loc 1 75 3 is_stmt 1 view .LVU59
  75:build/main.c  **** 
 217              		.loc 1 75 13 is_stmt 0 view .LVU60
 218 0066 DA68     		ldr	r2, [r3, #12]
 219 0068 DA60     		str	r2, [r3, #12]
  81:build/main.c  **** 
 220              		.loc 1 81 3 is_stmt 1 view .LVU61
  81:build/main.c  **** 
 221              		.loc 1 81 13 is_stmt 0 view .LVU62
 222 006a 0422     		movs	r2, #4
 223 006c 9969     		ldr	r1, [r3, #24]
 224 006e 0A43     		orrs	r2, r1
 225 0070 9A61     		str	r2, [r3, #24]
 226              	.LBE6:
 227              	.LBE7:
 228              		.loc 1 84 1 view .LVU63
 229 0072 7047     		bx	lr
 230              	.L14:
 231              		.align	2
 232              	.L13:
 233 0074 00100240 		.word	1073876992
 234              		.cfi_endproc
 235              	.LFE35:
 237              		.section	.text.startup.main,"ax",%progbits
 238              		.align	1
 239              		.global	main
 240              		.syntax unified
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s 			page 7


 241              		.code	16
 242              		.thumb_func
 243              		.fpu softvfp
 245              	main:
 246              	.LFB36:
  85:build/main.c  **** 
  86:build/main.c  **** 
  87:build/main.c  **** 
  88:build/main.c  **** 
  89:build/main.c  **** int main(void)
  90:build/main.c  **** {
 247              		.loc 1 90 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ Volatile: function does not return.
 250              		@ args = 0, pretend = 0, frame = 0
 251              		@ frame_needed = 0, uses_anonymous_args = 0
  91:build/main.c  **** 
  92:build/main.c  **** 	clock_config();
 252              		.loc 1 92 2 view .LVU65
  90:build/main.c  **** 
 253              		.loc 1 90 1 is_stmt 0 view .LVU66
 254 0000 10B5     		push	{r4, lr}
 255              		.cfi_def_cfa_offset 8
 256              		.cfi_offset 4, -8
 257              		.cfi_offset 14, -4
 258              		.loc 1 92 2 view .LVU67
 259 0002 FFF7FEFF 		bl	clock_config
 260              	.LVL0:
  93:build/main.c  **** 	gpio_config();
 261              		.loc 1 93 2 is_stmt 1 view .LVU68
 262 0006 FFF7FEFF 		bl	gpio_config
 263              	.LVL1:
  94:build/main.c  **** 
  95:build/main.c  **** 
  96:build/main.c  **** 
  97:build/main.c  **** 	while(1)
  98:build/main.c  **** 	{
  99:build/main.c  **** 
 100:build/main.c  **** 		GPIOA->ODR ^= (1<<5);
 264              		.loc 1 100 14 is_stmt 0 view .LVU69
 265 000a A022     		movs	r2, #160
 266 000c 2021     		movs	r1, #32
 267 000e D205     		lsls	r2, r2, #23
 268              	.L17:
  97:build/main.c  **** 	{
 269              		.loc 1 97 2 is_stmt 1 view .LVU70
 270              		.loc 1 100 3 view .LVU71
 271              		.loc 1 100 14 is_stmt 0 view .LVU72
 272 0010 5369     		ldr	r3, [r2, #20]
 273 0012 4B40     		eors	r3, r1
 274 0014 5361     		str	r3, [r2, #20]
 101:build/main.c  **** 		for(i=0;i <=100000;i++);
 275              		.loc 1 101 3 is_stmt 1 view .LVU73
 276 0016 024B     		ldr	r3, .L19
 277              	.L16:
 278 0018 013B     		subs	r3, r3, #1
 279              		.loc 1 101 3 is_stmt 0 discriminator 1 view .LVU74
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s 			page 8


 280 001a 002B     		cmp	r3, #0
 281 001c FCD1     		bne	.L16
 282 001e F7E7     		b	.L17
 283              	.L20:
 284              		.align	2
 285              	.L19:
 286 0020 A2860100 		.word	100002
 287              		.cfi_endproc
 288              	.LFE36:
 290              		.global	i
 291              		.section	.bss.i,"aw",%nobits
 292              		.align	2
 295              	i:
 296 0000 00000000 		.space	4
 297              		.text
 298              	.Letext0:
 299              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\
 300              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\
 301              		.file 4 "build\\STM32_CMSIS\\Device\\ST\\STM32L0xx\\Include/system_stm32l0xx.h"
 302              		.file 5 "build\\STM32_CMSIS\\Device\\ST\\STM32L0xx\\Include/stm32l053xx.h"
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s:16     .text.gpio_config:00000000 $t
C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s:24     .text.gpio_config:00000000 gpio_config
C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s:93     .text.gpio_config:0000004c $d
C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s:102    .text.clock_config:00000000 $t
C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s:109    .text.clock_config:00000000 clock_config
C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s:233    .text.clock_config:00000074 $d
C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s:238    .text.startup.main:00000000 $t
C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s:245    .text.startup.main:00000000 main
C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s:286    .text.startup.main:00000020 $d
C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s:295    .bss.i:00000000 i
C:\Users\CASPER~1\AppData\Local\Temp\ccXW0bAk.s:292    .bss.i:00000000 $d

NO UNDEFINED SYMBOLS
