// Seed: 2233720258
module module_0 (
    input reg id_1,
    input logic id_3,
    input logic id_4,
    input logic id_5
    , id_6,
    input logic id_7,
    output id_8,
    input id_9,
    input id_10,
    output logic id_11,
    input id_12
    , id_13
);
  assign id_11[1 : 1] = 1;
  type_25(
      1'b0 - 1, id_5, {id_12, id_3} ^ 1
  ); type_26(
      id_6, 1 | "", id_12
  );
  logic id_14;
  logic id_15;
  logic id_16, id_17;
  logic id_18 = id_16;
  always @(posedge 1)
    case (id_16)
      1: begin
        id_6 = id_16;
      end
      1'b0: id_1 <= 1;
    endcase
  always @((1) or negedge {1{id_15}}) begin
    id_9 <= id_8;
  end
endmodule
