// Seed: 2904186976
module module_0;
  always @(negedge 1 or posedge 1) release id_1[1'h0-1];
  wire id_2;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3,
    output tri0 id_4,
    output wand id_5,
    input tri0 id_6,
    input logic id_7,
    output logic id_8,
    input supply1 id_9
);
  always @(posedge id_0) id_8 = #1 id_7;
  module_0();
endmodule
