/*
 **************************************************************************
 * Copyright (c) 2013-2016, The Linux Foundation. All rights reserved.
 *
 * Permission to use, copy, modify, and/or distribute this software for
 * any purpose with or without fee is hereby granted, provided that the
 * above copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT
 * OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 **************************************************************************
 */
/*
 * @file
 * This file defines the NSS GMAC device dependent functions.
 * Most of the operations on the GMAC device are available in this file.
 * Functions for initiliasing and accessing MAC/DMA/PHY registers and
 * the DMA descriptors are encapsulated in this file. The functions are
 * platform/host/OS independent.
 * These functions in turn use the low level device dependent (HAL) functions
 * to access the register space.
 * ------------------------REVISION HISTORY---------------------------------
 * Qualcomm Atheros         01/Mar/2013                 Modified for QCA NSS
 * Synopsys                 01/Aug/2007                 Created
 */

#include <linux/mii.h>
#include <linux/phy.h>

#ifndef CONFIG_OF
#include <mach/msm_iomap.h>
#endif

#include <nss_gmac_dev.h>
#include <nss_gmac_network_interface.h>

/* Pause is 5000 slot-times where slot-time is the time taken to transmit 64 bytes on GMII */
#define NSS_GMAC_PAUSE_TIME 0x13880000

/*
 * Function to check the current link status
 * @param[in] pointer to device structure.
 * @return Returns LINKUP or LINKDOWN
 */
int32_t nss_gmac_check_link(struct nss_gmac_dev *gmacdev)
{
	struct phy_device *phydev = gmacdev->phydev;

	if (!test_bit(__NSS_GMAC_LINKPOLL, &gmacdev->flags))
		return LINKUP;

#ifdef RUMI_EMULATION_SUPPORT
	if (gmacdev->phy_mii_type == PHY_INTERFACE_MODE_SGMII
			|| gmacdev->phy_mii_type == PHY_INTERFACE_MODE_QSGMII) {
		return LINKUP;
	}
#endif
	if (phydev->link)
		return LINKUP;

	return LINKDOWN;
}

/*
 * Function to read the Phy register. The access to phy register
 * is a slow process as the data is moved accross MDI/MDO interface
 * Caller is required to call this function in an SMP safe manner.
 * @param[in] pointer to Register Base (It is the mac base in our case).
 * @param[in] phy_base register is the index of one of supported 32 PHY devices.
 * @param[in] Register offset is the index of one of the 32 phy register.
 * @param[out] uint16_t data read from the respective phy register
 * (only valid iff return value is 0).
 * @param[in] MDC clock divider value.
 * @return Returns 0 on success else return the error status.
 */
int32_t nss_gmac_read_phy_reg(uint32_t *reg_base, uint32_t phy_base,
			      uint32_t reg_offset, uint16_t *data,
			      uint32_t mdc_clk_div)
{
	uint32_t addr = 0;
	uint32_t loop_variable;
	uint32_t temp;

	addr = ((phy_base << gmii_dev_shift) & gmii_dev_mask)
	    | (((uint32_t)reg_offset << gmii_reg_shift) & gmii_reg_mask)
	    | mdc_clk_div;

	/* Gmii busy bit */
	addr = addr | gmii_busy;

	/* write the address from where the data to be read in
	 * gmii_gmii_addr register of NSS GMAC ip
	 */
	nss_gmac_write_reg(reg_base, gmac_gmii_addr, addr);

	/* Wait till the busy bit gets cleared */
	for (loop_variable = 0; loop_variable
	     < DEFAULT_LOOP_VARIABLE; loop_variable++) {
		temp = nss_gmac_read_reg(reg_base, gmac_gmii_addr);
		if (!(temp & gmii_busy)) {
			*data =
				(uint16_t)(nss_gmac_read_reg(reg_base,
							 gmac_gmii_data) &
							 0xFFFF);
			return 0;

		}
		msleep(100);
	}

	pr_debug("Error::: PHY not responding; Busy bit not cleared!! addr:%x, data:%x\n",
	     temp, *data);

	return -EIO;
}

/*
 * Function to write to the Phy register. The access to phy register
 * is a slow process as the data is moved accross MDI/MDO interface
 * Caller is required to call this function in an SMP safe manner.
 * @param[in] pointer to Register Base (It is the mac base in our case).
 * @param[in] phy_base register is the index of one of supported 32 PHY devices.
 * @param[in] Register offset is the index of one of the 32 phy register.
 * @param[in] data to be written to the respective phy register.
 * @param[in] MDC clock divider value.
 * @return Returns 0 on success else return the error status.
 */
int32_t nss_gmac_write_phy_reg(uint32_t *reg_base, uint32_t phy_base,
			       uint32_t reg_offset, uint16_t data,
			       uint32_t mdc_clk_div)
{
	uint32_t addr = 0;
	uint32_t loop_variable;
	uint32_t temp;

	/* write the data in to gmac_gmii_data register of GMAC ip */
	nss_gmac_write_reg(reg_base, gmac_gmii_data, data);

	addr = ((phy_base << gmii_dev_shift) & gmii_dev_mask)
	    | ((reg_offset << gmii_reg_shift) & gmii_reg_mask)
	    | gmii_write | mdc_clk_div;

	addr = addr | gmii_busy;

	nss_gmac_write_reg(reg_base, gmac_gmii_addr, addr);

	for (loop_variable = 0; loop_variable
	     < DEFAULT_LOOP_VARIABLE; loop_variable++) {
		temp = nss_gmac_read_reg(reg_base, gmac_gmii_addr);
		if (!(temp & gmii_busy))
			return 0;
		msleep(100);
	}

	pr_debug("Error::: PHY not responding; Busy bit not cleared!! addr:data %x:%x\n",
	     temp, data);

	return -EIO;
}


/**
 * @brief Read a register from an external PHY
 * @param[in] pointer to gmac context
 * @param[in] phy id
 * @param[in] register id
 * @return Returns value read from phy register on success, 0 otherwise.
 */
uint16_t nss_gmac_mii_rd_reg(struct nss_gmac_dev *gmacdev, uint32_t phy,
			     uint32_t reg)
{
	uint16_t data = 0;

	if (IS_ERR(gmacdev->phydev)) {
		netdev_dbg(gmacdev->netdev, "Error: Reading uninitialized PHY...\n");
		return 0;
	}

	data = (uint16_t)phy_read(gmacdev->phydev, reg);

	return data;
}


/**
 * @brief Write a register of an external PHY
 * @param[in] pointer to gmac context
 * @param[in] phy id
 * @param[in] register id
 * @param[in] register id
 * @return void
 */
void nss_gmac_mii_wr_reg(struct nss_gmac_dev *gmacdev, uint32_t phy,
			 uint32_t reg, uint16_t data)
{
	if (IS_ERR(gmacdev->phydev))
		netdev_dbg(gmacdev->netdev, "Error: Writing uninitialized PHY...\n");
	else
		phy_write(gmacdev->phydev, reg, data);
}

/**
 * @brief Reset the Phy specified by phyid
 * @param[in] pointer to nss_gmac_dev.
 * @param[in] phy id
 * @return void
 */
void nss_gmac_reset_phy(struct nss_gmac_dev *gmacdev, uint32_t phyid)
{
#ifdef RUMI_EMULATION_SUPPORT
	if (gmacdev->phy_mii_type != PHY_INTERFACE_MODE_RGMII)
		return;
#endif

	nss_gmac_mii_wr_reg(gmacdev, phyid, MII_BMCR, BMCR_RESET);
	nss_gmac_mii_wr_reg(gmacdev, phyid, MII_BMCR,
			    nss_gmac_mii_rd_reg(gmacdev, phyid, MII_BMCR)
			    | BMCR_ANENABLE);

	set_bit(__NSS_GMAC_AUTONEG, &gmacdev->flags);
	netdev_dbg(gmacdev->netdev, "Phy %u reset OK\n", phyid);
}


/*
 * Function to read the GMAC IP Version and populates the
 * same in device data structure.
 * @param[in] pointer to nss_gmac_dev.
 * @return Always return 0.
 */
int32_t nss_gmac_read_version(struct nss_gmac_dev *gmacdev)
{
	uint32_t data = 0;

	data = nss_gmac_read_reg(gmacdev->mac_base, gmac_version);
	gmacdev->version = data;
	return 0;
}

/*
 * Function to reset the GMAC core.
 * This reests the DMA and GMAC core. After reset all the
 * registers holds their respective reset value.
 * @param[in] pointer to nss_gmac_dev.
 * @return 0 on success else return the error status.
 */
void nss_gmac_reset(struct nss_gmac_dev *gmacdev)
{
	uint32_t data = 0;
	uint32_t reset_time __attribute__ ((unused)) = jiffies;
	struct nss_gmac_global_ctx *ctx;
	struct net_device *netdev = NULL;

	netdev = gmacdev->netdev;
	ctx = gmacdev->ctx;

	netdev_dbg(netdev, "%s: %s resetting...\n",
		      __func__, netdev->name);

	reset_time = jiffies;
	nss_gmac_write_reg(gmacdev->dma_base, dma_bus_mode, dma_reset_on);
	do {
		msleep(DEFAULT_LOOP_VARIABLE);
		data =
		    nss_gmac_read_reg(gmacdev->dma_base, dma_bus_mode);
	} while (data & dma_reset_on);

	msleep(1000);
	data = nss_gmac_read_reg(gmacdev->dma_base, dma_bus_mode);

	netdev_dbg(netdev, "GMAC reset completed in %d jiffies; dma_bus_mode - 0x%x\n", (int)(jiffies - reset_time), data);
}

/*
 * Function to program DMA bus mode register.
 * The Bus Mode register is programmed with the value given.
 * The bits to be set are bit wise or'ed and sent as the second
 * argument to this function.
 * @param[in] pointer to nss_gmac_dev.
 * @param[in] the data to be programmed.
 * @return 0 on success else return the error status.
 */
int32_t nss_gmac_dma_bus_mode_init(struct nss_gmac_dev *gmacdev,
							uint32_t init_value)
{
	nss_gmac_write_reg(gmacdev->dma_base, dma_bus_mode, init_value);
	return 0;
}

/*
 * Function to program DMA AXI bus mode register.
 * The Bus Mode register is programmed with the value given.
 * The bits to be set are bit wise or'ed and sent as the second
 * argument to this function.
 * @param[in] pointer to nss_gmac_dev.
 * @param[in] the data to be programmed.
 * @return 0 on success else return the error status.
 */
int32_t nss_gmac_dma_axi_bus_mode_init(struct nss_gmac_dev *gmacdev,
						uint32_t init_value)
{
	nss_gmac_write_reg(gmacdev->dma_base, dma_axi_bus_mode, init_value);
	return 0;
}

/*
 * Function to program DMA Control register.
 * The Dma Control register is programmed with the value given.
 * The bits to be set are bit wise or'ed and sent as the second
 * argument to this function.
 * @param[in] pointer to nss_gmac_dev.
 * @param[in] the data to be programmed.
 * @return 0 on success else return the error status.
 */
int32_t nss_gmac_dma_control_init(struct nss_gmac_dev *gmacdev,
						uint32_t init_value)
{
	nss_gmac_write_reg(gmacdev->dma_base, dma_control, init_value);
	return 0;
}

/* Gmac configuration functions */

/*
 * Enable the watchdog timer on the receiver.
 * When enabled, Gmac enables Watchdog timer, and GMAC allows no more than
 * 2048 bytes of data (10,240 if Jumbo frame enabled).
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_wd_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_config, gmac_watchdog);
}

/*
 * Enables the Jabber frame support.
 * When enabled, GMAC disabled the jabber timer, and can transfer
 * 16,384 byte frames.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_jab_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_config, gmac_jabber);
}

/*
 * Enables Frame bursting (Only in Half Duplex Mode).
 * When enabled, GMAC allows frame bursting in GMII Half Duplex mode.
 * Reserved in 10/100 and Full-Duplex configurations.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_frame_burst_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_config, gmac_frame_burst);
}

/*
 * Enable Jumbo frame support.
 * When Enabled GMAC supports jumbo frames of 9018/9022(VLAN tagged).
 * Giant frame error is not reported in receive frame status.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_jumbo_frame_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_config, gmac_jumbo_frame);
}

/*
 * Disable Jumbo frame support.
 * When Disabled GMAC does not supports jumbo frames.
 * Giant frame error is reported in receive frame status.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_jumbo_frame_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_config, gmac_jumbo_frame);
}

/*
 * Enable twokpe frame support.
 * When Enabled GMAC supports jumbo frames of <= 2000 bytes.
 * Giant frame error is not reported in receive frame status.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_twokpe_frame_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_config, gmac_twokpe);
}

/*
 * Disable twokpe SUPPORT.
 * When disabled gmac does not support frames of length > 1522 bytes.
 * Giant frame error is reported in receive frame status
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_twokpe_frame_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_config, gmac_twokpe);
}

/*
 * Disable Carrier sense.
 * When Disabled GMAC ignores CRS signal during frame transmission
 * in half duplex mode.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_disable_crs(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_config, gmac_disable_crs);
}

/*
 * Enable Carrier sense.
 * When Carrier sense is enabled GMAC generates Loss of Carier
 * or No carrier errors and can abort transmissions.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_enable_crs(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
			      gmac_config, gmac_disable_crs);
}

/*
 * Selects the GMII port.
 * When called GMII (1000Mbps) port is selected (programmable only in
 * 10/100/1000 Mbps configuration).
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_select_gmii(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_config, gmac_mii_gmii);
}

/*
 * Selects the MII port.
 * When called MII (10/100Mbps) port is selected (programmable only in
 * 10/100/1000 Mbps configuration).
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_select_mii(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_config, gmac_mii_gmii);

	if (gmacdev->speed == SPEED_100) {
		nss_gmac_set_reg_bits(gmacdev->mac_base,
				      gmac_config, gmac_fe_speed100);
		return;
	}

	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_config, gmac_fe_speed100);
}

/*
 * Enables Receive Own bit (Only in Half Duplex Mode).
 * When enaled GMAC receives all the packets given by phy while transmitting.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_rx_own_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_config, gmac_rx_own);
}

/*
 * Disables Receive Own bit (Only in Half Duplex Mode).
 * When enaled GMAC disables the reception of frames when
 * gmii_txen_o is asserted.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_rx_own_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_config, gmac_rx_own);
}

/*
 * Sets the GMAC in Normal mode.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_loopback_off(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_config, gmac_loopback);
}

/*
 * Sets the GMAC core in Full-Duplex mode.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_set_full_duplex(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_config, gmac_duplex);
}

/*
 * Sets the GMAC core in Half-Duplex mode.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_set_half_duplex(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_config, gmac_duplex);
}

/*
 * GMAC tries retransmission (Only in Half Duplex mode).
 * If collision occurs on the GMII/MII, GMAC attempt retries based on the
 * back off limit configured.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 * @note This function is tightly coupled with
 * nss_gmac_back_off_limit(nss_gmac_dev *, uint32_t).
 */
void nss_gmac_retry_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_config, gmac_retry);
}

/*
 * GMAC tries only one transmission (Only in Half Duplex mode).
 * If collision occurs on the GMII/MII, GMAC will ignore the current frami
 * transmission and report a frame abort with excessive collision
 * in tranmit frame status.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_retry_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_config, gmac_retry);
}

/*
 * GMAC doesnot strips the Pad/FCS field of incoming frames.
 * GMAC will pass all the incoming frames to Host unmodified.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_pad_crc_strip_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_config, gmac_pad_crc_strip);
}

/*
 * GMAC programmed with the back off limit value.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 * @note This function is tightly coupled with
 * nss_gmac_retry_enable(nss_gmac_dev *gmacdev)
 */
void nss_gmac_back_off_limit(struct nss_gmac_dev *gmacdev, uint32_t value)
{
	uint32_t data;

	data = nss_gmac_read_reg(gmacdev->mac_base, gmac_config);
	data &= (~gmac_backoff_limit);
	data |= value;
	nss_gmac_write_reg(gmacdev->mac_base, gmac_config, data);
}

/*
 * Disables the Deferral check in GMAC (Only in Half Duplex mode).
 * GMAC defers until the CRS signal goes inactive.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_deferral_check_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_config, gmac_deferral_check);
}

/*
 * Enable the reception of frames on GMII/MII.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_rx_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base, gmac_config,
			      gmac_rx);
}

/*
 * Disable the reception of frames on GMII/MII.
 * GMAC receive state machine is disabled after completion of reception of
 * current frame.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_rx_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_config, gmac_rx);

}

/*
 * Enable the transmission of frames on GMII/MII.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_tx_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base, gmac_config,
			      gmac_tx);
}

/*
 * Disable the transmission of frames on GMII/MII.
 * GMAC transmit state machine is disabled after completion of
 * transmission of current frame.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_tx_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_config, gmac_tx);
}

/*Receive frame filter configuration functions*/

/*
 * Enables reception of all the frames to application.
 * GMAC passes all the frames received to application
 * irrespective of whether they pass SA/DA address filtering or not.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_frame_filter_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_frame_filter, gmac_filter);
}

/*
 * Disables Source address filtering.
 * When disabled GMAC forwards the received frames with updated
 * SAMatch bit in rx_status.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_src_addr_filter_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_frame_filter, gmac_src_addr_filter);
}

/*
 * Enables the normal Destination address filtering.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_dst_addr_filter_normal(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_frame_filter, gmac_dest_addr_filter_inv);
}

/*
 * Enables forwarding of control frames.
 * When set forwards all the control frames
 * (incl. unicast and multicast PAUSE frames).
 * @param[in] pointer to nss_gmac_dev.
 * @param[in] pass control.
 * @return void.
 * @note Depends on RFE of flow_control_register[2]
 */
void nss_gmac_set_pass_control(struct nss_gmac_dev *gmacdev,
						uint32_t passcontrol)
{
	uint32_t data;

	data =
	    nss_gmac_read_reg(gmacdev->mac_base, gmac_frame_filter);
	data &= (~gmac_pass_control);
	data |= passcontrol;
	nss_gmac_write_reg(gmacdev->mac_base, gmac_frame_filter,
			   data);
}

/*
 * Enables Broadcast frames.
 * When enabled Address filtering module passes all incoming broadcast frames.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_broadcast_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_frame_filter, gmac_broadcast);
}

/*
 * Enables Multicast frames.
 * When enabled all multicast frames are passed.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_multicast_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_frame_filter, gmac_multicast_filter);
}

/*
 * Disable Multicast frames.
 * When disabled multicast frame filtering depends on HMC bit.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_multicast_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_frame_filter, gmac_multicast_filter);
}

/*
 * Disables multicast hash filtering.
 * When disabled GMAC performs perfect destination address filtering
 * for multicast frames, it compares DA field with the value programmed
 * in DA register.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_multicast_hash_filter_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_frame_filter, gmac_mcast_hash_filter);
}

/*
 * Enables promiscous mode.
 * When enabled Address filter modules pass all incoming frames
 * regardless of their Destination and source addresses.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_promisc_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_frame_filter, gmac_promiscuous_mode);
}

/*
 * Clears promiscous mode.
 * When called the GMAC falls back to normal operation from promiscous mode.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_promisc_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_frame_filter, gmac_promiscuous_mode);
}

/*
 * Disables multicast hash filtering.
 * When disabled GMAC performs perfect destination address filtering for unicast
 * frames, it compares DA field with the value programmed in DA register.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_unicast_hash_filter_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_frame_filter, gmac_ucast_hash_filter);
}

/*Flow control configuration functions*/

/*
 * Disables detection of pause frames with stations unicast address.
 * When disabled GMAC only detects with the unique multicast address (802.3x).
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_unicast_pause_frame_detect_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_flow_control, gmac_unicast_pause_frame);
}

/*
 * Rx flow control disable.
 * When disabled GMAC will not decode pause frame.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_rx_flow_control_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_flow_control, gmac_rx_flow_control);
}

/*
 * Tx flow control disable.
 * When Disabled
 *	- In full duplex GMAC will not transmit any pause frames.
 *	- In Half duplex GMAC disables the back pressure feature.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_tx_flow_control_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
			gmac_flow_control, gmac_tx_flow_control);
}


/*
 * This enables processing of received pause frame.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_tx_pause_enable(struct nss_gmac_dev *gmacdev)
{
	netdev_dbg(gmacdev->netdev, "%s: enable Tx flow control\n", __func__);

	if (gmacdev->data_plane_ops->pause_on_off(gmacdev->data_plane_ctx, 1)
							!= NSS_GMAC_SUCCESS) {
		netdev_dbg(gmacdev->netdev, "%s: tx flow control enable failed\n", __func__);
		return;
	}

	/*
	 * We set the DFF bit to convert GMAC DMA FIFO behavior from head
	 * drop to tail drop. This gives us extra room to store frames before
	 * we start sending pause frames and achieve 0 drops for high rate flows
	 * with 64 bytes frames.
	 */
	nss_gmac_set_reg_bits(gmacdev->dma_base, dma_control,
				dma_rx_frame_flush);

	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_flow_control, NSS_GMAC_PAUSE_TIME | gmac_tx_flow_control);
}

/*
 * disable processing of received pause frame.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_tx_pause_disable(struct nss_gmac_dev *gmacdev)
{
	netdev_dbg(gmacdev->netdev, "%s: disable Tx flow control\n", __func__);

	if (gmacdev->data_plane_ops->pause_on_off(gmacdev->data_plane_ctx, 0)
							!= NSS_GMAC_SUCCESS) {
		netdev_dbg(gmacdev->netdev, "%s: tx flow control disable failed\n", __func__);
		return;
	}

	nss_gmac_clear_reg_bits(gmacdev->dma_base, dma_control,
				dma_rx_frame_flush);

	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_flow_control, NSS_GMAC_PAUSE_TIME |
				gmac_tx_flow_control);

}

/*
 * This enables pause frame generation after
 * programming the appropriate registers.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_rx_pause_enable(struct nss_gmac_dev *gmacdev)
{
	netdev_dbg(gmacdev->netdev, "%s: enable Rx flow control\n", __func__);

	/*
	 * We set the DFF bit to convert GMAC DMA FIFO behavior from head
	 * drop to tail drop. This gives us extra room to store frames before
	 * we start sending pause frames and achieve 0 drops for high rate flows
	 * with 64 bytes frames.
	 */
	nss_gmac_set_reg_bits(gmacdev->dma_base, dma_control,
				dma_rx_frame_flush);

	nss_gmac_set_reg_bits(gmacdev->mac_base,
				gmac_flow_control, gmac_rx_flow_control);
}

/*
 * This enables timestamp generation config options.
 * @param[in] pointer to nss_gmac_dev.
 * @param[in] flag for ptp/ntp protocol selectoin.
 * @return returns 0 for Success, -1 for error.
 */
int32_t nss_gmac_ts_enable(struct nss_gmac_dev *gmacdev)
{
	uint32_t data, timeout;
#ifdef CONFIG_OF
	uint32_t *nss_base = (uint32_t *)(gmacdev->ctx->nss_base);
#endif

	nss_gmac_set_reg_bits(gmacdev->mac_base, gmac_interrupt_mask, gmac_ts_int_mask);
	nss_gmac_set_reg_bits(gmacdev->mac_base, gmac_ts_control, gmac_ts_ena_mask);

#ifdef CONFIG_OF
	/*
	 * The following selects the Aux Reference clock instead of the primary to
	 * clock the timestamp module.
	 */
	if (gmacdev->aux_clk_freq) {
		nss_gmac_set_reg_bits(nss_base , NSS_ETH_CLK_SRC_CTL, 1 << NSS_GMAC_AUX_CLK_MASK);
		/*
		 * The value programmed in this field is accumalated every clock cycle
		 * with the contents of sub-seconds register.
		 * Aux Reference clock is 100 MHz, i.e 100000000 Hz
		 * Value taken is BILLION/100000000 which is 0xa
		 */
		nss_gmac_write_reg(gmacdev->mac_base, gmac_ts_sub_sec_incr, (BILLION / gmacdev->aux_clk_freq));
	}
#endif

	/*
	 * The value programmed in this field is accumulated every clock cycle
	 * with the contents of the sub-second register
	 * Aux Reference clock is 100 Mhz,100 MHz = 10 nsecs.
	 * 10 (dec) = 0xa (Hex)
	 */
	nss_gmac_write_reg(gmacdev->mac_base, gmac_ts_sub_sec_incr, NSS_GMAC_SUB_SEC_VALUE);

	/* Select Coarse Update Method for timestamp updation */
	nss_gmac_clear_reg_bits(gmacdev->mac_base, gmac_ts_control, gmac_ts_cf_updt_mask);

	/* Initialize the system-time maintained by the MAC in seconds and nanoseconds */
	nss_gmac_write_reg(gmacdev->mac_base, gmac_ts_high_update, 0x0);
	nss_gmac_write_reg(gmacdev->mac_base, gmac_ts_low_update, 0x0);

	/*
	 * Set the Rollover control register to roll over the seconds register after
	 * nanosecond counts 0x3b9a-c9ff i.e, 1 nanoseconds accuracy
	 */
	nss_gmac_set_reg_bits(gmacdev->mac_base, gmac_ts_control, gmac_ts_tsctrlssr_mask);

	/* Enable timestamping of ipv6 packets	*/
	nss_gmac_set_reg_bits(gmacdev->mac_base, gmac_ts_control, gmac_ts_ipv6ena_mask);

	/* Timestamp all incoming packets */
	nss_gmac_set_reg_bits(gmacdev->mac_base, gmac_ts_control, gmac_ts_enall_mask);

	/* Loop until bit is set or Timeout happens */
	timeout = DEFAULT_LOOP_VARIABLE;
	do {
		timeout--;
		data = nss_gmac_read_reg(gmacdev->mac_base, gmac_ts_control);
		usleep_range(NSS_GMAC_TS_ENABLE_MIN_USLEEP, NSS_GMAC_TS_ENABLE_MAX_USLEEP);
	} while ((data & gmac_ts_init_mask) && timeout > 0);

	if (timeout == 0) {
		netdev_dbg(gmacdev->netdev, "%s: Timestamp enable timed out\n", __func__);
		return -1;
	}

	netdev_dbg(gmacdev->netdev, "%s: Timestamp enabled\n", __func__);
	nss_gmac_set_reg_bits(gmacdev->mac_base, gmac_ts_control, gmac_ts_init_mask);
	gmacdev->drv_flags |= NSS_GMAC_PRIV_FLAG(TSTAMP);
	set_bit(__NSS_GMAC_TSTAMP, &gmacdev->flags);
	return 0;
};

/*
 * This disables timestamp generation config options.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_ts_disable (struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base, gmac_ts_control, gmac_ts_init_mask);
	clear_bit(__NSS_GMAC_TSTAMP, &gmacdev->flags);
};

/*
 * Disable pause frame generation.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_rx_pause_disable(struct nss_gmac_dev *gmacdev)
{
	netdev_dbg(gmacdev->netdev, "%s: disable Rx flow control\n", __func__);

	nss_gmac_clear_reg_bits(gmacdev->dma_base,dma_control,
				dma_rx_frame_flush);

	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_flow_control, gmac_rx_flow_control);
}

/*
 * Flush Dma Tx fifo.
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_flush_tx_fifo(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->dma_base, dma_control,
						dma_flush_tx_fifo);
}

/*
 * Configure and set Tx/Rx flow control
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
void nss_gmac_config_flow_control(struct nss_gmac_dev *gmacdev)
{
	uint16_t phyreg;

	netdev_dbg(gmacdev->netdev, "%s:\n", __func__);

	if (gmacdev->pause == 0) {
		nss_gmac_rx_pause_disable(gmacdev);
		nss_gmac_tx_pause_disable(gmacdev);
		return;
	}

	if (!test_bit(__NSS_GMAC_LINKPOLL, &gmacdev->flags))
		return;

	phyreg = nss_gmac_mii_rd_reg(gmacdev, gmacdev->phy_base, MII_LPA);

	if (phyreg & LPA_PAUSE_CAP) {
		/* link partner can do Tx/Rx flow control */
		netdev_dbg(gmacdev->netdev,
			      "%s: Link partner supports Tx/Rx flow control\n",
			      __func__);

		if (gmacdev->pause & FLOW_CTRL_RX)
			nss_gmac_rx_pause_enable(gmacdev);

		if (gmacdev->pause & FLOW_CTRL_TX)
			nss_gmac_tx_pause_enable(gmacdev);

		return;
	}

	if (phyreg & LPA_PAUSE_ASYM) {
		/* link partner can do Rx flow control only */
		netdev_dbg(gmacdev->netdev,
			      "%s: Link partner supports Rx flow control only\n",
			      __func__);

		/* disable Rx flow control as link
		 * partner cannot process pause frames
		 */
		nss_gmac_rx_pause_disable(gmacdev);
		if (gmacdev->pause & FLOW_CTRL_TX)
			nss_gmac_tx_pause_enable(gmacdev);

		return;
	}

	/* link partner does not support Tx/Rx flow control */
	netdev_dbg(gmacdev->netdev,
		      "%s: Link partner does not support Tx/Rx flow control\n",
		      __func__);
	nss_gmac_rx_flow_control_disable(gmacdev);
	nss_gmac_tx_flow_control_disable(gmacdev);
}

/*
 * Initialize IPC Checksum offloading.
 * @param[in] pointer to nss_gmac_dev.
 * @return void
 */
void nss_gmac_ipc_offload_init(struct nss_gmac_dev *gmacdev)
{
	if (test_bit(__NSS_GMAC_RXCSUM, &gmacdev->flags)) {
		/* Enable the offload engine in the receive path */
		nss_gmac_enable_rx_chksum_offload(gmacdev);

		/* DMA drops the packets if error in encapsulated ethernet
		 * payload.
		 */
		nss_gmac_rx_tcpip_chksum_drop_enable(gmacdev);
		netdev_dbg(gmacdev->netdev, "%s: enable Rx checksum\n", __func__);
	} else {
		nss_gmac_disable_rx_chksum_offload(gmacdev);
		netdev_dbg(gmacdev->netdev, "%s: disable Rx checksum\n", __func__);
	}
}

/*
 * Make MMC stats Clear-on-Read
 * @param[in] pointer to nss_gmac_dev.
 * @return void
 */
void nss_gmac_mmc_stats_cor_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base, gmac_mmc_cntrl, gmac_mmc_cor);
}

/*
 * Mac initialization sequence.
 * This function calls the initialization routines
 * to initialize the GMAC register.
 * @param[in] pointer to nss_gmac_dev.
 * @return void
 */
void nss_gmac_mac_init(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_wd_enable(gmacdev);
	nss_gmac_jab_enable(gmacdev);
	nss_gmac_frame_burst_enable(gmacdev);
	nss_gmac_loopback_off(gmacdev);

	if (gmacdev->speed == SPEED_1000)
		nss_gmac_select_gmii(gmacdev);
	else
		nss_gmac_select_mii(gmacdev);

	if (gmacdev->duplex_mode == DUPLEX_FULL) {
		nss_gmac_set_full_duplex(gmacdev);
		nss_gmac_rx_own_enable(gmacdev);
		nss_gmac_retry_disable(gmacdev);
		nss_gmac_enable_crs(gmacdev);
	} else {
		nss_gmac_set_half_duplex(gmacdev);
		nss_gmac_rx_own_disable(gmacdev);
		nss_gmac_retry_enable(gmacdev);
		nss_gmac_disable_crs(gmacdev);
	}

	nss_gmac_pad_crc_strip_disable(gmacdev);
	nss_gmac_back_off_limit(gmacdev, gmac_backoff_limit0);
	nss_gmac_deferral_check_disable(gmacdev);

	nss_gmac_set_mac_addr(gmacdev, gmac_addr0_high,
			      gmac_addr0_low, gmacdev->netdev->dev_addr);

	/*Frame Filter Configuration */
	nss_gmac_frame_filter_enable(gmacdev);
	nss_gmac_set_pass_control(gmacdev, gmac_pass_control0);
	nss_gmac_broadcast_enable(gmacdev);
	nss_gmac_src_addr_filter_disable(gmacdev);
	nss_gmac_multicast_enable(gmacdev);
	gmacdev->netdev->flags |= IFF_ALLMULTI;
	nss_gmac_dst_addr_filter_normal(gmacdev);
	nss_gmac_multicast_hash_filter_disable(gmacdev);
	nss_gmac_promisc_enable(gmacdev);
	nss_gmac_unicast_hash_filter_disable(gmacdev);

	nss_gmac_ipc_offload_init(gmacdev);
	nss_gmac_mmc_stats_cor_enable(gmacdev);

	/* Flow Control Configuration */
	nss_gmac_unicast_pause_frame_detect_disable(gmacdev);
	nss_gmac_config_flow_control(gmacdev);

	nss_gmac_tx_enable(gmacdev);
	nss_gmac_rx_enable(gmacdev);
}


static void nss_gmac_check_pcs_status(struct nss_gmac_dev *gmacdev)
{
	struct nss_gmac_global_ctx *ctx = NULL;
	uint32_t *qsgmii_base = NULL;
	uint32_t id = 0;
	uint32_t reg = 0;

	ctx = gmacdev->ctx;
	qsgmii_base = ctx->qsgmii_base;
	id = gmacdev->sgmii_pcs_chanid;

	gmacdev->link_state = LINKDOWN;

	/* confirm link is up in PCS_QSGMII_MAC_STATUS register */
	reg = nss_gmac_read_reg(qsgmii_base, PCS_QSGMII_MAC_STAT);
	if (!(reg & PCS_MAC_STAT_CHn_LINK(id)))
		return;

	gmacdev->link_state = LINKUP;

	/* save duplexity */
	if (reg & PCS_MAC_STAT_CHn_DUPLEX(id))
		gmacdev->duplex_mode = DUPLEX_FULL;
	else
		gmacdev->duplex_mode = DUPLEX_HALF;

	/* save speed */
	switch (PCS_MAC_STAT_CHn_SPEED(id, reg)) {
	case 0:
		gmacdev->speed = SPEED_10;
		break;

	case 1:
		gmacdev->speed = SPEED_100;
		break;

	case 2:
		gmacdev->speed = SPEED_1000;
		break;
	}
}


/*
 * Handle Q/SGMII linkup
 * @param[in] pointer to nss_gmac_dev.
 * @return void.
 */
static void nss_gmac_check_sgmii_link(struct nss_gmac_dev *gmacdev)
{
	struct nss_gmac_global_ctx *ctx = NULL;
	uint32_t *qsgmii_base = NULL;
	uint32_t id = 0;
	uint32_t reg = 0;
	uint32_t previous_linkup_duplex = 0;
	uint32_t previous_linkup_speed = 0;
	uint32_t new_duplex = 0;
	uint32_t new_speed = 0;
	int32_t timeout = 0;
	int32_t timeout_count = 0;

	ctx = gmacdev->ctx;
	qsgmii_base = ctx->qsgmii_base;
	id = gmacdev->sgmii_pcs_chanid;

	previous_linkup_speed = gmacdev->speed;
	previous_linkup_duplex = gmacdev->duplex_mode;

reheck_pcs_mac_status:
	nss_gmac_check_pcs_status(gmacdev);
	if (gmacdev->link_state == LINKDOWN) {
		if (gmacdev->phydev->link) {
			netdev_dbg(gmacdev->netdev, "SGMII PCS error. Resetting PHY using MDIO\n");
			phy_write(gmacdev->phydev, MII_BMCR,
				BMCR_RESET | phy_read(gmacdev->phydev, MII_BMCR));
		}

		return;
	}

	new_speed = gmacdev->speed;
	new_duplex = gmacdev->duplex_mode;

	/* reinitiate autoneg in QSGMII CSR. */
	nss_gmac_set_reg_bits(qsgmii_base, PCS_MODE_CTL,
				PCS_MODE_CTL_CHn_AUTONEG_RESTART(id));
	nss_gmac_clear_reg_bits(qsgmii_base, PCS_MODE_CTL,
				PCS_MODE_CTL_CHn_AUTONEG_RESTART(id));
	timeout = 50;
	reg = nss_gmac_read_reg(qsgmii_base, PCS_ALL_CH_STAT);
	while (!(reg & PCS_CHn_AUTONEG_COMPLETE(id)) && timeout > 0) {
		timeout--;
		usleep_range(10000, 12000);
		reg = nss_gmac_read_reg(qsgmii_base, PCS_ALL_CH_STAT);
	}

	/* handle autoneg timeout */
	if (timeout == 0) {
		netdev_dbg(gmacdev->netdev, "%s: PCS ch %d autoneg timeout\n",
							__func__, id);
		timeout_count++;
		if (timeout_count == 2) {
			gmacdev->link_state = LINKDOWN;
			nss_gmac_set_reg_bits(qsgmii_base, PCS_MODE_CTL,
					      PCS_MODE_CTL_CHn_PHY_RESET(id));
			return;
		}
		goto reheck_pcs_mac_status;
	}
	netdev_dbg(gmacdev->netdev, "%s: PCS ch %d autoneg complete\n",
							__func__, id);

	nss_gmac_check_pcs_status(gmacdev);

	if ((gmacdev->link_state == LINKDOWN) || (new_speed != gmacdev->speed)) {
		gmacdev->link_state = LINKDOWN;
			netdev_dbg(gmacdev->netdev, "SGMII PCS error. Resetting PHY using MDIO\n");
			phy_write(gmacdev->phydev, MII_BMCR,
				BMCR_RESET | phy_read(gmacdev->phydev, MII_BMCR));
		return;
	}

	/* check if initial speed has changed */
	if (previous_linkup_speed != gmacdev->speed) {
		/* switch clock dividers */
		nss_gmac_dev_set_speed(gmacdev);

		/* flush GMAC fifo */
		nss_gmac_flush_tx_fifo(gmacdev);
	}
}


/*
 * This function checks to see if phy PHY autonegotiation is complete.
 * It reads PHY registers to retrieve current speed and duplexity settings.
 * @param[in] pointer to nss_gmac_dev.
 * @return 0 on success. If successful, it updates gmacdev->speed and
 *	   gmacdev->duplex_mode with current speed and duplex mode.
 */
int32_t nss_gmac_check_phy_init(struct nss_gmac_dev *gmacdev)
{
	struct phy_device *phydev = NULL;
	uint32_t phy_link_speed;
	uint32_t phy_link_duplex;

	/*
	 * We cannot have link polling off without forced speed configured!
	 */
	if (!test_bit(__NSS_GMAC_LINKPOLL, &gmacdev->flags)
		&& (gmacdev->forced_speed == SPEED_UNKNOWN)) {
		netdev_dbg(gmacdev->netdev,
				"%s: Forced link speed not configured when link polling disabled\n",
				__func__);
		return -EIO;
	}

	/*
	 * First read the PHY speed/duplex if link polling
	 * is enabled
	 */
	if (test_bit(__NSS_GMAC_LINKPOLL, &gmacdev->flags)) {
		phydev = gmacdev->phydev;
		if (gmacdev->phydev->is_c45 == false) {
			/*
			 * Read the speed/duplex for standard C22 PHYs
			 */
			genphy_read_status(phydev);
		}
	}

	/*
	 * Now find the GMAC speed. Check if we have a forced speed
	 * and duplex configured for the GMAC.
	 */
	if (gmacdev->forced_speed != SPEED_UNKNOWN) {
		/*
		 * Set the GMAC speed as configured
		 */
		gmacdev->speed = gmacdev->forced_speed;
		gmacdev->duplex_mode = gmacdev->forced_duplex;

		goto out;
	}


	/*
	 * Get the GMAC speed from the SGMII PCS for SGMII/QSGMII
	 * interfaces
	 */
	if (gmacdev->phy_mii_type == PHY_INTERFACE_MODE_SGMII
		|| gmacdev->phy_mii_type == PHY_INTERFACE_MODE_QSGMII) {
		nss_gmac_check_sgmii_link(gmacdev);
		if (gmacdev->link_state == LINKDOWN) {
			netdev_dbg(gmacdev->netdev, "%s: SGMII phy linkup ERROR.\n"
								, __func__);
			return -EIO;
		}

		netdev_dbg(gmacdev->netdev, "%s: SGMII phy linkup OK.\n",
								__func__);
		goto out;
	}

	/*
	 * Get the GMAC speed from the PHY for RGMII
	 * interfaces
	 */
	if (phydev) {
		gmacdev->speed = phydev->speed;
		gmacdev->duplex_mode = phydev->duplex;
	}

out:
	/*
	 * If link polling is on, print the link speed from PHY
	 * Otherwise the link speed must have been forced, so
	 * print the GMAC (xMII) forced speed
	 */
	if (test_bit(__NSS_GMAC_LINKPOLL, &gmacdev->flags) && phydev) {
		phy_link_speed = phydev->speed;
		phy_link_duplex = phydev->duplex;
	} else {
		phy_link_speed = gmacdev->speed;
		phy_link_duplex = gmacdev->duplex_mode;
	}

	netdev_info(gmacdev->netdev,
			"%d Mbps %s Duplex\n",
			phy_link_speed, (phy_link_duplex == DUPLEX_FULL) ? "Full" : "Half");

	return 0;
}

/*
 * Write a MDIO Manageable Device(MMD) register of a Phy.
 * @phydev[in] pointer to struct phy_device
 * @mmd_dev_addr[in] MMD device address
 * @reg[in] register offset
 * @val[in] value to be written
 * @return 0 on success
 */
int32_t nss_gmac_ath_phy_mmd_wr(struct phy_device *phydev,
			uint32_t mmd_dev_addr, uint32_t reg, uint16_t val)
{
	if (IS_ERR(phydev))
		return -EINVAL;

	phy_write(phydev, ATH_MII_MMD_ACCESS_CTRL, mmd_dev_addr);
	phy_write(phydev, ATH_MII_MMD_ACCESS_ADDR_DATA, reg);
	phy_write(phydev, ATH_MII_MMD_ACCESS_CTRL,
		  ath_mmd_acc_ctrl_data_no_incr | mmd_dev_addr);
	phy_write(phydev, ATH_MII_MMD_ACCESS_ADDR_DATA, val);

	return 0;
}

/*
 * Read a MDIO Manageable Device(MMD) register form a Phy.
 * @phydev[in] pointer to struct phy_device
 * @mmd_dev_addr[in] MMD device address
 * @reg[in] register offset
 * @return -EINVAL on failure. Register value on success.
 */
int32_t nss_gmac_ath_phy_mmd_rd(struct phy_device *phydev,
			uint32_t mmd_dev_addr, uint32_t reg)
{
	if (IS_ERR(phydev))
		return -EINVAL;

	phy_write(phydev, ATH_MII_MMD_ACCESS_CTRL, mmd_dev_addr);
	phy_write(phydev, ATH_MII_MMD_ACCESS_ADDR_DATA, reg);
	phy_write(phydev, ATH_MII_MMD_ACCESS_CTRL,
		  ath_mmd_acc_ctrl_data_no_incr | mmd_dev_addr);
	return phy_read(phydev, ATH_MII_MMD_ACCESS_ADDR_DATA);
}

/*
 * Disable QCA Smart Energy Efficient Ethernet on a Phy.
 * @phydev[in] pointer to struct phy_device
 * @return 0 on success.
 */
int32_t nss_gmac_ath_phy_disable_smart_802az(struct phy_device *phydev)
{
	uint16_t val = 0;

	if (IS_ERR(phydev))
		return -EINVAL;

	val = nss_gmac_ath_phy_mmd_rd(phydev, ATH_MMD_DEVADDR_3,
					ath_mmd_smart_eee_ctrl_3);
	val &= ~ath_mmd_smart_eee_ctrl3_lpi_en;
	nss_gmac_ath_phy_mmd_wr(phydev, ATH_MMD_DEVADDR_3,
					ath_mmd_smart_eee_ctrl_3, val);

	return 0;
}

/*
 * Disable Energy Efficient Ethernet (IEEE 802.3az) on a Phy.
 * @phydev[in] pointer to struct phy_device
 * @return 0 on success.
 */
int32_t nss_gmac_ath_phy_disable_802az(struct phy_device *phydev)
{
	uint16_t val = 0;

	if (IS_ERR(phydev))
		return -EINVAL;

	val = nss_gmac_ath_phy_mmd_rd(phydev, ATH_MMD_DEVADDR_7,
						ath_mmd_eee_adv);
	val &= ~(ath_mmd_eee_adv_100BT | ath_mmd_eee_adv_1000BT);
	nss_gmac_ath_phy_mmd_wr(phydev, ATH_MMD_DEVADDR_7,
					ath_mmd_eee_adv, val);

	return 0;
}

/*
 * Sets the Mac address in to GMAC register.
 * This function sets the MAC address to the MAC register in question.
 * @param[in] pointer to nss_gmac_dev to populate mac dma and phy addresses.
 * @param[in] Register offset for Mac address high
 * @param[in] Register offset for Mac address low
 * @param[in] buffer containing mac address to be programmed.
 * @return void
 */
void nss_gmac_set_mac_addr(struct nss_gmac_dev *gmacdev, uint32_t mac_high,
			      uint32_t mac_low, uint8_t *mac_addr)
{
	uint32_t data;

	netdev_dbg(gmacdev->netdev, "Set addr %02x:%02x:%02x:%02x:%02x:%02x\n",
		      mac_addr[0], mac_addr[1], mac_addr[2],
		      mac_addr[3], mac_addr[4], mac_addr[5]);

	data = (mac_addr[5] << 8) | mac_addr[4] | 0x80000000;
	nss_gmac_write_reg(gmacdev->mac_base, mac_high, data);
	data = (mac_addr[3] << 24) | (mac_addr[2] << 16)
	    | (mac_addr[1] << 8) | mac_addr[0];
	nss_gmac_write_reg(gmacdev->mac_base, mac_low, data);
}

/*
 * Get the Mac address in to the address specified.
 * The mac register contents are read and written to buffer passed.
 * @param[in] pointer to nss_gmac_dev to populate mac dma and phy addresses.
 * @param[in] Register offset for Mac address high
 * @param[in] Register offset for Mac address low
 * @param[out] buffer containing the device mac address.
 * @return void
 */
void nss_gmac_get_mac_addr(struct nss_gmac_dev *gmacdev, uint32_t mac_high,
			      uint32_t mac_low, uint8_t *mac_addr)
{
	uint32_t data;

	data = nss_gmac_read_reg(gmacdev->mac_base, mac_high);
	mac_addr[5] = (data >> 8) & 0xff;
	mac_addr[4] = (data) & 0xff;

	data = nss_gmac_read_reg(gmacdev->mac_base, mac_low);
	mac_addr[3] = (data >> 24) & 0xff;
	mac_addr[2] = (data >> 16) & 0xff;
	mac_addr[1] = (data >> 8) & 0xff;
	mac_addr[0] = (data) & 0xff;
}

/*
 * Attaches the NSS GMAC device structure to the hardware.
 * Device structure is populated with MAC/DMA and PHY base addresses.
 * @param[in] pointer to nss_gmac_dev to populate mac dma and phy addresses.
 * @param[in] GMAC IP register base address.
 * @param[in] GMAC IP register length.
 * @return 0 upon success. Error code upon failure.
 * @note This is important function.
 */
int32_t nss_gmac_attach(struct nss_gmac_dev *gmacdev,
			uint32_t reg_base, uint32_t reglen)
{
	struct net_device *netdev = NULL;
	netdev = gmacdev->netdev;

	/*Populate the mac and dma base addresses */
	gmacdev->memres = request_mem_region(reg_base, reglen, netdev->name);
	if (!gmacdev->memres) {
		netdev_dbg(netdev, "Unable to request resource.\n");
		return -EIO;
	}

	/* ioremap addresses */
	gmacdev->mac_base = ioremap_nocache(reg_base,
						      NSS_GMAC_REG_BLOCK_LEN);
	if (!gmacdev->mac_base) {
		netdev_dbg(netdev, "ioremap fail.\n");
		return -EIO;
	}

	netdev_dbg(netdev, "ioremap OK. Size 0x%x. reg_base 0x%x. mac_base 0x%p.\n",
		      NSS_GMAC_REG_BLOCK_LEN, reg_base, gmacdev->mac_base);

	gmacdev->dma_base = gmacdev->mac_base + NSS_GMAC_DMABASE;

	return 0;
}

/**
 * Detaches the NSS GMAC device structure from hardware.
 * MAC/DMA base addresses are freed from device structure.
 * @param[in] pointer to nss_gmac_dev to populate mac dma and phy addresses.
 * @return void
 * @note This is important function.
 */
void nss_gmac_detach(struct nss_gmac_dev *gmacdev)
{
	uint32_t reglen;

	reglen = gmacdev->memres->end - gmacdev->memres->start + 1;
	iounmap((void *)gmacdev->mac_base);
	release_mem_region((gmacdev->memres)->start, reglen);

	gmacdev->memres = NULL;

	gmacdev->mac_base = 0;
	gmacdev->dma_base = 0;
}


/*
 * Programs the dma_rx_base_address with the Rx descriptor base address.
 * Rx Descriptor's base address is available in the gmacdev structure.
 * This function progrms the Dma Rx Base address with the starting address
 * of the descriptor ring or chain.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_init_rx_desc_base(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_write_reg(gmacdev->dma_base, dma_rx_base_addr,
					(uint32_t)gmacdev->rx_desc_dma);
}

/*
 * Programs the dma_tx_base_address with the Tx descriptor base address.
 * Tx Descriptor's base address is available in the gmacdev structure.
 * This function progrms the Dma Tx Base address with the starting
 * address of the descriptor ring or chain.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_init_tx_desc_base(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_write_reg(gmacdev->dma_base, dma_tx_base_addr,
					(uint32_t)gmacdev->tx_desc_dma);
}

/*
 * Makes the Dma as owner for this descriptor.
 * This function sets the own bit of status field of the DMA descriptor,
 * indicating the DMA is the owner for this descriptor.
 * @param[in] pointer to dma_desc structure.
 * @return returns void.
 */
void nss_gmac_set_owner_dma(struct dma_desc *desc)
{
	desc->status |= desc_own_by_dma;
}

/*
 * set tx descriptor to indicate SOF.
 * This Descriptor contains the start of ethernet frame.
 * @param[in] pointer to dma_desc structure.
 * @return returns void.
 */
void nss_gmac_set_desc_sof(struct dma_desc *desc)
{
	desc->status |= desc_tx_first;
}

/*
 * set tx descriptor to indicate EOF.
 * This descriptor contains the End of ethernet frame.
 * @param[in] pointer to dma_desc structure.
 * @return returns void.
 */
void nss_gmac_set_desc_eof(struct dma_desc *desc)
{
	desc->status |= desc_tx_last;
}

/*
 * checks whether this descriptor contains start of frame.
 * This function is to check whether the descriptor's data buffer
 * contains a fresh ethernet frame?
 * @param[in] pointer to dma_desc structure.
 * @return returns true if SOF in current descriptor, else returns fail.
 */
bool nss_gmac_is_sof_in_rx_desc(struct dma_desc *desc)
{
	return (desc->status & desc_rx_first) == desc_rx_first;
}

/*
 * checks whether this descriptor contains end of frame.
 * This function is to check whether the descriptor's data buffer
 * contains end of ethernet frame?
 * @param[in] pointer to dma_desc structure.
 * @return returns true if SOF in current descriptor, else returns fail.
 */
bool nss_gmac_is_eof_in_rx_desc(struct dma_desc *desc)
{
	return (desc->status & desc_rx_last) == desc_rx_last;
}

/*
 * checks whether destination address filter failed in the rx frame.
 * @param[in] pointer to dma_desc structure.
 * @return returns true if Failed, false if not.
 */
bool nss_gmac_is_da_filter_failed(struct dma_desc *desc)
{
	return (desc->status & desc_da_filter_fail) == desc_da_filter_fail;
}

/*
 * checks whether source address filter failed in the rx frame.
 * @param[in] pointer to dma_desc structure.
 * @return returns true if Failed, false if not.
 */
bool nss_gmac_is_sa_filter_failed(struct dma_desc *desc)
{
	return (desc->status & desc_sa_filter_fail) == desc_sa_filter_fail;
}

/*
 * Checks whether the tx is aborted due to collisions.
 * @param[in] pointer to dma_desc structure.
 * @return returns true if collisions, else returns false.
 */
bool nss_gmac_is_tx_aborted(uint32_t status)
{
	return ((status & desc_tx_late_collision) == desc_tx_late_collision)
	    || ((status & desc_tx_exc_collisions) == desc_tx_exc_collisions);

}

/*
 * Checks whether the tx carrier error.
 * @param[in] Tx completion status.
 * @return returns true if carrier error occurred, else returns false.
 */
bool nss_gmac_is_tx_carrier_error(uint32_t status)
{
	return ((status & desc_tx_lost_carrier) == desc_tx_lost_carrier)
		|| ((status & desc_tx_no_carrier) == desc_tx_no_carrier);
}

/*
 * Checks whether for tx underflow.
 * @param[in] Tx completion status.
 * @return returns true if tx underflow occurred, else returns false.
 */
bool nss_gmac_is_tx_underflow_error(uint32_t status)
{
	return (status & desc_tx_underflow) == desc_tx_underflow;
}

/*
 * Checks whether for tx late collision.
 * @param[in] Tx completion status.
 * @return returns true if tx late collision occurred, else returns false.
 */
bool nss_gmac_is_tx_lc_error(uint32_t status)
{
	return (status & desc_tx_late_collision) == desc_tx_late_collision;
}

/*
 * Check for damaged frame due to overflow or collision.
 * Retruns true if rx frame was damaged due to buffer overflow
 * in MTL or late collision in half duplex mode.
 * @param[in] pointer to dma_desc structure.
 * @return returns true if error else returns false.
 */
bool nss_gmac_is_rx_frame_damaged(uint32_t status)
{
	return ((status & desc_rx_damaged) == desc_rx_damaged)
		|| ((status & desc_rx_collision) == desc_rx_collision);
}

/*
 * Check for damaged frame due to collision.
 * Retruns true if rx frame was damaged due to late collision
 * in half duplex mode.
 * @param[in] pointer to dma_desc structure.
 * @return returns true if error else returns false.
 */
bool nss_gmac_is_rx_frame_collision(uint32_t status)
{
	return (status & desc_rx_collision) == desc_rx_collision;
}

/*
 * Check for receive CRC error.
 * Retruns true if rx frame CRC error occurred.
 * @param[in] pointer to dma_desc structure.
 * @return returns true if error else returns false.
 */
bool nss_gmac_is_rx_crc(uint32_t status)
{
	return (status & desc_rx_crc) == desc_rx_crc;
}

/*
 * Indicates rx frame has non integer multiple of bytes. (odd nibbles).
 * Retruns true if dribbling error in rx frame.
 * @param[in] pointer to dma_desc structure.
 * @return returns true if error else returns false.
 */
bool nss_gmac_is_frame_dribbling_errors(uint32_t status)
{
	return (status & desc_rx_dribbling) == desc_rx_dribbling;
}

/*
 * Indicates error in rx frame length.
 * Retruns true if received frame length doesnot match with the length field
 * @param[in] pointer to dma_desc structure.
 * @return returns true if error else returns false.
 */
bool nss_gmac_is_rx_frame_length_errors(uint32_t status)
{
	return (status & desc_rx_length_error) == desc_rx_length_error;
}

/*
 * Driver Api to get the descriptor field information.
 * This returns the status, dma-able address of buffer1, the length of
 * buffer1, virtual address of buffer1 dma-able address of buffer2, length
 * of buffer2, virtural adddress of buffer2.
 * @param[in]  pointer to dma_desc structure.
 * @param[out] pointer to status field fo descriptor.
 * @param[out] dma-able address of buffer1.
 * @param[out] length of buffer1.
 * @param[out] virtual address of buffer1.
 * @return returns void.
 */
void nss_gmac_get_desc_data(struct dma_desc *desc,
			    uint32_t *status, uint32_t *buffer1,
			    uint32_t *length1, uint32_t *opaque)
{
	/*
	 * The first time, we map the descriptor as DMA_TO_DEVICE.
	 * Then we only wait for changes from device, so we use DMA_FROM_DEVICE.
	 */
	if (status != 0)
		*status = desc->status;

	if (buffer1 != 0)
		*buffer1 = desc->buffer1;

	if (length1 != 0)
		*length1 = (desc->length & desc_size1_mask) >> desc_size1_shift;

	if (opaque != 0)
		*opaque = desc->reserved1;
}

/*
 * Enable the DMA Reception.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_enable_dma_rx(struct nss_gmac_dev *gmacdev)
{
	uint32_t data;

	data = nss_gmac_read_reg(gmacdev->dma_base, dma_control);
	data |= dma_rx_start;
	nss_gmac_write_reg(gmacdev->dma_base, dma_control, data);
}

/*
 * Enable the DMA Transmission.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_enable_dma_tx(struct nss_gmac_dev *gmacdev)
{
	uint32_t data;

	data = nss_gmac_read_reg(gmacdev->dma_base, dma_control);
	data |= dma_tx_start;
	nss_gmac_write_reg(gmacdev->dma_base, dma_control, data);
}

/*
 * Take ownership of this Descriptor.
 * The function is same for both the ring mode and
 * the chain mode DMA structures.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_take_desc_ownership(struct dma_desc *desc)
{
	if (desc) {
		/* Clear the DMA own bit */
		desc->status &= ~desc_own_by_dma;
	}
}

/*
 * Take ownership of all the rx Descriptors.
 * This function is called when there is fatal error in DMA transmission.
 * When called it takes the ownership of all the rx descriptor in rx
 * descriptor pool/queue from DMA. The function is same for both the ring
 * mode and the chain mode DMA structures.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 * @note Make sure to disable the transmission before calling this function,
 * otherwise may result in racing situation.
 */
void nss_gmac_take_desc_ownership_rx(struct nss_gmac_dev *gmacdev)
{
	int32_t i;
	struct dma_desc *desc;

	desc = gmacdev->rx_desc;
	for (i = 0; i < gmacdev->rx_desc_count; i++)
		nss_gmac_take_desc_ownership(desc + i);
}

/*
 * Take ownership of all the rx Descriptors.
 * This function is called when there is fatal error in DMA transmission.
 * When called it takes the ownership of all the tx descriptor in
 * tx descriptor pool/queue from DMA. The function is same for both the
 * ring mode and the chain mode DMA structures.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 * @note Make sure to disable the transmission before calling this function,
 * otherwise may result in racing situation.
 */
void nss_gmac_take_desc_ownership_tx(struct nss_gmac_dev *gmacdev)
{
	int32_t i;
	struct dma_desc *desc;

	desc = gmacdev->tx_desc;
	for (i = 0; i < gmacdev->tx_desc_count; i++)
		nss_gmac_take_desc_ownership(desc + i);
}

/*
 * Disable the DMA for Transmission.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_disable_dma_tx(struct nss_gmac_dev *gmacdev)
{
	uint32_t data;

	data = nss_gmac_read_reg(gmacdev->dma_base, dma_control);
	data &= (~dma_tx_start);
	nss_gmac_write_reg(gmacdev->dma_base, dma_control, data);
}

/*
 * Disable the DMA for Reception.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_disable_dma_rx(struct nss_gmac_dev *gmacdev)
{
	uint32_t data;

	data = nss_gmac_read_reg(gmacdev->dma_base, dma_control);
	data &= (~dma_rx_start);
	nss_gmac_write_reg(gmacdev->dma_base, dma_control, data);
}

/*******************MMC APIs****************************/

/*
 * Disable the MMC Tx interrupt.
 * The MMC tx interrupts are masked out as per the mask specified.
 * @param[in] pointer to nss_gmac_dev.
 * @param[in] tx interrupt bit mask for which interrupts needs to be disabled.
 * @return returns void.
 */
void nss_gmac_disable_mmc_tx_interrupt(struct nss_gmac_dev *gmacdev,
						uint32_t mask)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_mmc_intr_mask_tx, mask);
}

/*
 * Disable the MMC Rx interrupt.
 * The MMC rx interrupts are masked out as per the mask specified.
 * @param[in] pointer to nss_gmac_dev.
 * @param[in] rx interrupt bit mask for which interrupts needs to be disabled.
 * @return returns void.
 */
void nss_gmac_disable_mmc_rx_interrupt(struct nss_gmac_dev *gmacdev,
						uint32_t mask)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_mmc_intr_mask_rx, mask);
}

/*
 * Disable the MMC ipc rx checksum offload interrupt.
 * The MMC ipc rx checksum offload interrupts are masked out as
 * per the mask specified.
 * @param[in] pointer to nss_gmac_dev.
 * @param[in] rx interrupt bit mask for which interrupts needs to be disabled.
 * @return returns void.
 */
void nss_gmac_disable_mmc_ipc_rx_interrupt(struct nss_gmac_dev *gmacdev,
					   uint32_t mask)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_mmc_rx_ipc_intr_mask, mask);
}

/************Ip checksum offloading APIs*************/

/*
 * Enables the ip checksum offloading in receive path.
 * When set GMAC calculates 16 bit 1's complement of all received
 * ethernet frame payload. It also checks IPv4 Header checksum is correct.
 * GMAC core appends the 16 bit checksum calculated for payload of IP
 * datagram and appends it to Ethernet frame transferred to the application.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_enable_rx_chksum_offload(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->mac_base,
			      gmac_config, gmac_rx_ipc_offload);
}

/*
 * Disable the ip checksum offloading in receive path.
 * Ip checksum offloading is disabled in the receive path.
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_disable_rx_chksum_offload(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->mac_base,
				gmac_config, gmac_rx_ipc_offload);
}

/*
 * Instruct the DMA to drop the packets fails tcp ip checksum.
 * This is to instruct the receive DMA engine to drop the recevied
 * packet if they fails the tcp/ip checksum in hardware. Valid only when
 * full checksum offloading is enabled(type-2).
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_rx_tcpip_chksum_drop_enable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_clear_reg_bits(gmacdev->dma_base,
				dma_control, dma_disable_drop_tcp_cs);
}

/*
 * Instruct the DMA not to drop the packets even if it fails tcp ip checksum.
 * This is to instruct the receive DMA engine to allow the packets
 * even if recevied packet fails the tcp/ip checksum in hardware.
 * Valid only when full checksum offloading is enabled(type-2).
 * @param[in] pointer to nss_gmac_dev.
 * @return returns void.
 */
void nss_gmac_rx_tcpip_chksum_drop_disable(struct nss_gmac_dev *gmacdev)
{
	nss_gmac_set_reg_bits(gmacdev->dma_base,
			      dma_control, dma_disable_drop_tcp_cs);
}

/*******************Ip checksum offloading APIs**********************/
