// Seed: 2161388662
`timescale 1ps / 1 ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    output id_3
);
  logic id_4;
  logic id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  type_17(
      id_10, id_11, id_6 == id_8, 1
  );
  logic id_13;
  logic id_14 = 1;
endmodule
