// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_fadd_32dEe.h"
#include "matmul_hw_fmul_32eOg.h"
#include "matmul_hw_urem_7nfYi.h"
#include "matmul_hw_b_copy_0.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<7> > ap_var_for_const1;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_b_copy_0* b_copy_0_U;
    matmul_hw_b_copy_0* b_copy_1_U;
    matmul_hw_b_copy_0* b_copy_2_U;
    matmul_hw_b_copy_0* b_copy_3_U;
    matmul_hw_b_copy_0* b_copy_4_U;
    matmul_hw_b_copy_0* b_copy_5_U;
    matmul_hw_b_copy_0* b_copy_6_U;
    matmul_hw_b_copy_0* b_copy_7_U;
    matmul_hw_b_copy_0* b_copy_8_U;
    matmul_hw_b_copy_0* b_copy_9_U;
    matmul_hw_b_copy_0* b_copy_10_U;
    matmul_hw_b_copy_0* b_copy_11_U;
    matmul_hw_b_copy_0* b_copy_12_U;
    matmul_hw_b_copy_0* b_copy_13_U;
    matmul_hw_b_copy_0* b_copy_14_U;
    matmul_hw_b_copy_0* b_copy_15_U;
    matmul_hw_b_copy_0* b_copy_16_U;
    matmul_hw_b_copy_0* b_copy_17_U;
    matmul_hw_b_copy_0* b_copy_18_U;
    matmul_hw_b_copy_0* b_copy_19_U;
    matmul_hw_b_copy_0* b_copy_20_U;
    matmul_hw_b_copy_0* b_copy_21_U;
    matmul_hw_b_copy_0* b_copy_22_U;
    matmul_hw_b_copy_0* b_copy_23_U;
    matmul_hw_b_copy_0* b_copy_24_U;
    matmul_hw_b_copy_0* b_copy_25_U;
    matmul_hw_b_copy_0* b_copy_26_U;
    matmul_hw_b_copy_0* b_copy_27_U;
    matmul_hw_b_copy_0* b_copy_28_U;
    matmul_hw_b_copy_0* b_copy_29_U;
    matmul_hw_b_copy_0* b_copy_30_U;
    matmul_hw_b_copy_0* b_copy_31_U;
    matmul_hw_fadd_32dEe<1,5,32,32,32>* matmul_hw_fadd_32dEe_U1;
    matmul_hw_fmul_32eOg<1,4,32,32,32>* matmul_hw_fmul_32eOg_U2;
    matmul_hw_urem_7nfYi<1,11,7,7,7>* matmul_hw_urem_7nfYi_U3;
    sc_signal< sc_lv<50> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > indvar_flatten_reg_1592;
    sc_signal< sc_lv<6> > i_reg_1603;
    sc_signal< sc_lv<6> > j_reg_1614;
    sc_signal< sc_lv<32> > reg_1665;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_3267;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<1> > tmp_5_reg_3405;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage12;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage14;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage16;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage18;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage20;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage22;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage24;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage26;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage28;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage30;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage32;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage33;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage34;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage35;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage36;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage37;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage38;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage39;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage40;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage41;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage42;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage43;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage44;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage45;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage46;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage47;
    sc_signal< sc_lv<32> > grp_fu_1630_p2;
    sc_signal< sc_lv<32> > reg_1669;
    sc_signal< sc_lv<32> > reg_1675;
    sc_signal< sc_lv<32> > reg_1680;
    sc_signal< sc_lv<32> > grp_fu_1625_p2;
    sc_signal< sc_lv<32> > reg_1685;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage11;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage21;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage31;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3267;
    sc_signal< sc_lv<32> > reg_1690;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage13;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage23;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > reg_1695;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_3267;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage15;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage25;
    sc_signal< sc_lv<32> > reg_1700;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_3267;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage17;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1706_p2;
    sc_signal< sc_lv<11> > indvar_flatten_next_fu_1712_p2;
    sc_signal< sc_lv<11> > indvar_flatten_next_reg_3271;
    sc_signal< sc_lv<6> > j_mid2_fu_1730_p3;
    sc_signal< sc_lv<6> > j_mid2_reg_3276;
    sc_signal< sc_lv<1> > tmp_mid2_fu_1750_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_3303;
    sc_signal< sc_lv<6> > i2_mid2_v_fu_1758_p3;
    sc_signal< sc_lv<6> > i2_mid2_v_reg_3307;
    sc_signal< sc_lv<64> > tmp_8_fu_1766_p1;
    sc_signal< sc_lv<64> > tmp_8_reg_3314;
    sc_signal< sc_lv<11> > tmp_1_fu_1780_p3;
    sc_signal< sc_lv<11> > tmp_1_reg_3360;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_lv<1> > tmp_5_fu_1806_p2;
    sc_signal< sc_lv<11> > tmp_8_cast_fu_1811_p1;
    sc_signal< sc_lv<11> > tmp_8_cast_reg_3441;
    sc_signal< sc_lv<64> > tmp_7_fu_1833_p1;
    sc_signal< sc_lv<64> > tmp_7_reg_3462;
    sc_signal< sc_lv<32> > a_row_load_fu_1854_p3;
    sc_signal< sc_lv<8> > tmp_8_cast7_cast_fu_1867_p1;
    sc_signal< sc_lv<8> > tmp_8_cast7_cast_reg_3512;
    sc_signal< sc_lv<32> > b_copy_0_q0;
    sc_signal< sc_lv<32> > a_row_load_1_fu_1914_p3;
    sc_signal< sc_lv<8> > tmp_91_fu_1927_p2;
    sc_signal< sc_lv<8> > tmp_91_reg_3552;
    sc_signal< sc_lv<32> > b_copy_1_q0;
    sc_signal< sc_lv<32> > a_row_load_2_fu_1972_p3;
    sc_signal< sc_lv<9> > tmp_8_cast7_fu_1985_p1;
    sc_signal< sc_lv<9> > tmp_8_cast7_reg_3592;
    sc_signal< sc_lv<32> > b_copy_2_q0;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage9;
    sc_signal< sc_lv<32> > a_row_load_3_fu_2032_p3;
    sc_signal< sc_lv<32> > b_copy_3_q0;
    sc_signal< sc_lv<32> > a_row_load_4_fu_2090_p3;
    sc_signal< sc_lv<32> > b_copy_4_q0;
    sc_signal< sc_lv<32> > a_row_load_5_fu_2146_p3;
    sc_signal< sc_lv<32> > b_copy_5_q0;
    sc_signal< sc_lv<32> > tmp_11_4_reg_3723;
    sc_signal< sc_lv<32> > a_row_load_6_fu_2202_p3;
    sc_signal< sc_lv<32> > b_copy_6_q0;
    sc_signal< sc_lv<32> > a_row_load_7_fu_2254_p3;
    sc_signal< sc_lv<32> > b_copy_7_q0;
    sc_signal< sc_lv<32> > tmp_11_6_reg_3783;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage19;
    sc_signal< sc_lv<32> > a_row_load_8_fu_2294_p3;
    sc_signal< sc_lv<32> > b_copy_8_q0;
    sc_signal< sc_lv<32> > tmp_11_7_reg_3813;
    sc_signal< sc_lv<32> > a_row_load_9_fu_2332_p3;
    sc_signal< sc_lv<32> > b_copy_9_q0;
    sc_signal< sc_lv<32> > a_row_load_10_fu_2372_p3;
    sc_signal< sc_lv<32> > b_copy_10_q0;
    sc_signal< sc_lv<32> > tmp_11_9_reg_3868;
    sc_signal< sc_lv<32> > a_row_load_11_fu_2410_p3;
    sc_signal< sc_lv<32> > b_copy_11_q0;
    sc_signal< sc_lv<32> > tmp_11_s_reg_3898;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage27;
    sc_signal< sc_lv<32> > a_row_load_12_fu_2450_p3;
    sc_signal< sc_lv<32> > b_copy_12_q0;
    sc_signal< sc_lv<32> > tmp_11_10_reg_3928;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage29;
    sc_signal< sc_lv<32> > a_row_load_13_fu_2488_p3;
    sc_signal< sc_lv<32> > b_copy_13_q0;
    sc_signal< sc_lv<32> > tmp_11_11_reg_3958;
    sc_signal< sc_lv<32> > a_row_load_14_fu_2528_p3;
    sc_signal< sc_lv<32> > b_copy_14_q0;
    sc_signal< sc_lv<32> > tmp_11_12_reg_3988;
    sc_signal< sc_lv<32> > a_row_load_15_fu_2572_p3;
    sc_signal< sc_lv<32> > b_copy_15_q0;
    sc_signal< sc_lv<32> > a_row_load_16_fu_2602_p3;
    sc_signal< sc_lv<32> > tmp_11_13_reg_4028;
    sc_signal< sc_lv<32> > b_copy_16_q0;
    sc_signal< sc_lv<32> > a_row_load_17_fu_2632_p3;
    sc_signal< sc_lv<32> > b_copy_17_q0;
    sc_signal< sc_lv<32> > a_row_load_18_fu_2662_p3;
    sc_signal< sc_lv<32> > tmp_11_14_reg_4073;
    sc_signal< sc_lv<32> > b_copy_18_q0;
    sc_signal< sc_lv<32> > a_row_load_19_fu_2692_p3;
    sc_signal< sc_lv<32> > tmp_11_15_reg_4098;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_11_15_reg_4098;
    sc_signal< sc_lv<32> > b_copy_19_q0;
    sc_signal< sc_lv<32> > a_row_load_20_fu_2735_p3;
    sc_signal< sc_lv<32> > tmp_11_16_reg_4128;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_11_16_reg_4128;
    sc_signal< sc_lv<32> > b_copy_20_q0;
    sc_signal< sc_lv<32> > a_row_load_21_fu_2765_p3;
    sc_signal< sc_lv<32> > tmp_11_17_reg_4153;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_11_17_reg_4153;
    sc_signal< sc_lv<32> > b_copy_21_q0;
    sc_signal< sc_lv<32> > a_row_load_22_fu_2795_p3;
    sc_signal< sc_lv<32> > tmp_11_18_reg_4178;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_11_18_reg_4178;
    sc_signal< sc_lv<32> > b_copy_22_q0;
    sc_signal< sc_lv<32> > a_row_load_23_fu_2825_p3;
    sc_signal< sc_lv<32> > tmp_11_19_reg_4203;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_11_19_reg_4203;
    sc_signal< sc_lv<32> > b_copy_23_q0;
    sc_signal< sc_lv<32> > a_row_load_24_fu_2855_p3;
    sc_signal< sc_lv<32> > tmp_11_20_reg_4228;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_11_20_reg_4228;
    sc_signal< sc_lv<32> > b_copy_24_q0;
    sc_signal< sc_lv<32> > a_row_load_25_fu_2885_p3;
    sc_signal< sc_lv<32> > tmp_11_21_reg_4253;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_11_21_reg_4253;
    sc_signal< sc_lv<32> > b_copy_25_q0;
    sc_signal< sc_lv<32> > a_row_load_26_fu_2915_p3;
    sc_signal< sc_lv<32> > tmp_11_22_reg_4278;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_11_22_reg_4278;
    sc_signal< sc_lv<32> > b_copy_26_q0;
    sc_signal< sc_lv<32> > a_row_load_27_fu_2945_p3;
    sc_signal< sc_lv<32> > tmp_11_23_reg_4303;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_11_23_reg_4303;
    sc_signal< sc_lv<32> > b_copy_27_q0;
    sc_signal< sc_lv<32> > a_row_load_28_fu_2975_p3;
    sc_signal< sc_lv<32> > tmp_11_24_reg_4328;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_11_24_reg_4328;
    sc_signal< sc_lv<32> > b_copy_28_q0;
    sc_signal< sc_lv<32> > a_row_load_29_fu_3005_p3;
    sc_signal< sc_lv<32> > tmp_11_25_reg_4353;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_11_25_reg_4353;
    sc_signal< sc_lv<32> > b_copy_29_q0;
    sc_signal< sc_lv<6> > j_1_fu_3018_p2;
    sc_signal< sc_lv<6> > j_1_reg_4373;
    sc_signal< sc_lv<32> > a_row_load_31_fu_3037_p3;
    sc_signal< sc_lv<32> > a_row_load_31_reg_4378;
    sc_signal< sc_lv<32> > a_row_load_30_fu_3044_p3;
    sc_signal< sc_lv<12> > tmp_101_fu_3065_p2;
    sc_signal< sc_lv<12> > tmp_101_reg_4388;
    sc_signal< sc_lv<12> > ap_pipeline_reg_pp0_iter2_tmp_101_reg_4388;
    sc_signal< sc_lv<12> > ap_pipeline_reg_pp0_iter3_tmp_101_reg_4388;
    sc_signal< sc_lv<32> > tmp_11_26_reg_4393;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_11_26_reg_4393;
    sc_signal< sc_lv<32> > b_copy_30_q0;
    sc_signal< sc_lv<32> > b_copy_31_q0;
    sc_signal< sc_lv<32> > b_copy_31_load_reg_4403;
    sc_signal< sc_lv<32> > tmp_11_27_reg_4408;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_11_27_reg_4408;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_11_27_reg_4408;
    sc_signal< sc_lv<32> > tmp_11_28_reg_4413;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_11_28_reg_4413;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_11_28_reg_4413;
    sc_signal< sc_lv<32> > tmp_11_29_reg_4418;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_11_29_reg_4418;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_11_29_reg_4418;
    sc_signal< sc_lv<32> > tmp_11_30_reg_4423;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_11_30_reg_4423;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_11_30_reg_4423;
    sc_signal< sc_lv<5> > b_copy_0_address0;
    sc_signal< sc_logic > b_copy_0_ce0;
    sc_signal< sc_logic > b_copy_0_we0;
    sc_signal< sc_lv<5> > b_copy_1_address0;
    sc_signal< sc_logic > b_copy_1_ce0;
    sc_signal< sc_logic > b_copy_1_we0;
    sc_signal< sc_lv<5> > b_copy_2_address0;
    sc_signal< sc_logic > b_copy_2_ce0;
    sc_signal< sc_logic > b_copy_2_we0;
    sc_signal< sc_lv<5> > b_copy_3_address0;
    sc_signal< sc_logic > b_copy_3_ce0;
    sc_signal< sc_logic > b_copy_3_we0;
    sc_signal< sc_lv<5> > b_copy_4_address0;
    sc_signal< sc_logic > b_copy_4_ce0;
    sc_signal< sc_logic > b_copy_4_we0;
    sc_signal< sc_lv<5> > b_copy_5_address0;
    sc_signal< sc_logic > b_copy_5_ce0;
    sc_signal< sc_logic > b_copy_5_we0;
    sc_signal< sc_lv<5> > b_copy_6_address0;
    sc_signal< sc_logic > b_copy_6_ce0;
    sc_signal< sc_logic > b_copy_6_we0;
    sc_signal< sc_lv<5> > b_copy_7_address0;
    sc_signal< sc_logic > b_copy_7_ce0;
    sc_signal< sc_logic > b_copy_7_we0;
    sc_signal< sc_lv<5> > b_copy_8_address0;
    sc_signal< sc_logic > b_copy_8_ce0;
    sc_signal< sc_logic > b_copy_8_we0;
    sc_signal< sc_lv<5> > b_copy_9_address0;
    sc_signal< sc_logic > b_copy_9_ce0;
    sc_signal< sc_logic > b_copy_9_we0;
    sc_signal< sc_lv<5> > b_copy_10_address0;
    sc_signal< sc_logic > b_copy_10_ce0;
    sc_signal< sc_logic > b_copy_10_we0;
    sc_signal< sc_lv<5> > b_copy_11_address0;
    sc_signal< sc_logic > b_copy_11_ce0;
    sc_signal< sc_logic > b_copy_11_we0;
    sc_signal< sc_lv<5> > b_copy_12_address0;
    sc_signal< sc_logic > b_copy_12_ce0;
    sc_signal< sc_logic > b_copy_12_we0;
    sc_signal< sc_lv<5> > b_copy_13_address0;
    sc_signal< sc_logic > b_copy_13_ce0;
    sc_signal< sc_logic > b_copy_13_we0;
    sc_signal< sc_lv<5> > b_copy_14_address0;
    sc_signal< sc_logic > b_copy_14_ce0;
    sc_signal< sc_logic > b_copy_14_we0;
    sc_signal< sc_lv<5> > b_copy_15_address0;
    sc_signal< sc_logic > b_copy_15_ce0;
    sc_signal< sc_logic > b_copy_15_we0;
    sc_signal< sc_lv<5> > b_copy_16_address0;
    sc_signal< sc_logic > b_copy_16_ce0;
    sc_signal< sc_logic > b_copy_16_we0;
    sc_signal< sc_lv<5> > b_copy_17_address0;
    sc_signal< sc_logic > b_copy_17_ce0;
    sc_signal< sc_logic > b_copy_17_we0;
    sc_signal< sc_lv<5> > b_copy_18_address0;
    sc_signal< sc_logic > b_copy_18_ce0;
    sc_signal< sc_logic > b_copy_18_we0;
    sc_signal< sc_lv<5> > b_copy_19_address0;
    sc_signal< sc_logic > b_copy_19_ce0;
    sc_signal< sc_logic > b_copy_19_we0;
    sc_signal< sc_lv<5> > b_copy_20_address0;
    sc_signal< sc_logic > b_copy_20_ce0;
    sc_signal< sc_logic > b_copy_20_we0;
    sc_signal< sc_lv<5> > b_copy_21_address0;
    sc_signal< sc_logic > b_copy_21_ce0;
    sc_signal< sc_logic > b_copy_21_we0;
    sc_signal< sc_lv<5> > b_copy_22_address0;
    sc_signal< sc_logic > b_copy_22_ce0;
    sc_signal< sc_logic > b_copy_22_we0;
    sc_signal< sc_lv<5> > b_copy_23_address0;
    sc_signal< sc_logic > b_copy_23_ce0;
    sc_signal< sc_logic > b_copy_23_we0;
    sc_signal< sc_lv<5> > b_copy_24_address0;
    sc_signal< sc_logic > b_copy_24_ce0;
    sc_signal< sc_logic > b_copy_24_we0;
    sc_signal< sc_lv<5> > b_copy_25_address0;
    sc_signal< sc_logic > b_copy_25_ce0;
    sc_signal< sc_logic > b_copy_25_we0;
    sc_signal< sc_lv<5> > b_copy_26_address0;
    sc_signal< sc_logic > b_copy_26_ce0;
    sc_signal< sc_logic > b_copy_26_we0;
    sc_signal< sc_lv<5> > b_copy_27_address0;
    sc_signal< sc_logic > b_copy_27_ce0;
    sc_signal< sc_logic > b_copy_27_we0;
    sc_signal< sc_lv<5> > b_copy_28_address0;
    sc_signal< sc_logic > b_copy_28_ce0;
    sc_signal< sc_logic > b_copy_28_we0;
    sc_signal< sc_lv<5> > b_copy_29_address0;
    sc_signal< sc_logic > b_copy_29_ce0;
    sc_signal< sc_logic > b_copy_29_we0;
    sc_signal< sc_lv<5> > b_copy_30_address0;
    sc_signal< sc_logic > b_copy_30_ce0;
    sc_signal< sc_logic > b_copy_30_we0;
    sc_signal< sc_lv<5> > b_copy_31_address0;
    sc_signal< sc_logic > b_copy_31_ce0;
    sc_signal< sc_logic > b_copy_31_we0;
    sc_signal< sc_lv<11> > indvar_flatten_phi_fu_1596_p4;
    sc_signal< sc_lv<6> > i_phi_fu_1607_p4;
    sc_signal< sc_lv<6> > j_phi_fu_1618_p4;
    sc_signal< sc_lv<64> > tmp_71_fu_1771_p3;
    sc_signal< sc_lv<64> > tmp_4_fu_1787_p1;
    sc_signal< sc_lv<64> > tmp_88_cast_fu_1801_p1;
    sc_signal< sc_lv<64> > tmp_73_cast_fu_1820_p1;
    sc_signal< sc_lv<64> > tmp_88_fu_1825_p3;
    sc_signal< sc_lv<64> > tmp_9_fu_1845_p3;
    sc_signal< sc_lv<64> > tmp_90_cast_fu_1876_p1;
    sc_signal< sc_lv<64> > tmp_73_fu_1881_p3;
    sc_signal< sc_lv<64> > tmp_90_fu_1889_p3;
    sc_signal< sc_lv<64> > tmp_11_fu_1905_p3;
    sc_signal< sc_lv<64> > tmp_92_cast_fu_1932_p1;
    sc_signal< sc_lv<64> > tmp_75_cast_fu_1942_p1;
    sc_signal< sc_lv<64> > tmp_92_fu_1947_p3;
    sc_signal< sc_lv<64> > tmp_13_fu_1963_p3;
    sc_signal< sc_lv<64> > tmp_94_cast_fu_1994_p1;
    sc_signal< sc_lv<64> > tmp_75_fu_1999_p3;
    sc_signal< sc_lv<64> > tmp_94_fu_2007_p3;
    sc_signal< sc_lv<64> > tmp_15_fu_2023_p3;
    sc_signal< sc_lv<64> > tmp_96_cast_fu_2050_p1;
    sc_signal< sc_lv<64> > tmp_77_cast_fu_2060_p1;
    sc_signal< sc_lv<64> > tmp_96_fu_2065_p3;
    sc_signal< sc_lv<64> > tmp_17_fu_2081_p3;
    sc_signal< sc_lv<64> > tmp_98_cast_fu_2108_p1;
    sc_signal< sc_lv<64> > tmp_77_fu_2113_p3;
    sc_signal< sc_lv<64> > tmp_98_fu_2121_p3;
    sc_signal< sc_lv<64> > tmp_19_fu_2137_p3;
    sc_signal< sc_lv<64> > tmp_100_cast_fu_2162_p1;
    sc_signal< sc_lv<64> > tmp_79_cast_fu_2172_p1;
    sc_signal< sc_lv<64> > tmp_99_fu_2177_p3;
    sc_signal< sc_lv<64> > tmp_21_fu_2193_p3;
    sc_signal< sc_lv<64> > tmp_102_cast_fu_2224_p1;
    sc_signal< sc_lv<64> > tmp_79_fu_2229_p3;
    sc_signal< sc_lv<64> > tmp_23_fu_2245_p3;
    sc_signal< sc_lv<64> > tmp_81_cast_fu_2272_p1;
    sc_signal< sc_lv<64> > tmp_25_fu_2285_p3;
    sc_signal< sc_lv<64> > tmp_81_fu_2307_p3;
    sc_signal< sc_lv<64> > tmp_27_fu_2323_p3;
    sc_signal< sc_lv<64> > tmp_83_cast_fu_2350_p1;
    sc_signal< sc_lv<64> > tmp_29_fu_2363_p3;
    sc_signal< sc_lv<64> > tmp_83_fu_2385_p3;
    sc_signal< sc_lv<64> > tmp_31_fu_2401_p3;
    sc_signal< sc_lv<64> > tmp_85_cast_fu_2428_p1;
    sc_signal< sc_lv<64> > tmp_33_fu_2441_p3;
    sc_signal< sc_lv<64> > tmp_85_fu_2463_p3;
    sc_signal< sc_lv<64> > tmp_35_fu_2479_p3;
    sc_signal< sc_lv<64> > tmp_87_cast_fu_2506_p1;
    sc_signal< sc_lv<64> > tmp_37_fu_2519_p3;
    sc_signal< sc_lv<64> > tmp_39_fu_2546_p3;
    sc_signal< sc_lv<64> > tmp_41_fu_2563_p3;
    sc_signal< sc_lv<64> > tmp_43_fu_2593_p3;
    sc_signal< sc_lv<64> > tmp_45_fu_2623_p3;
    sc_signal< sc_lv<64> > tmp_47_fu_2653_p3;
    sc_signal< sc_lv<64> > tmp_49_fu_2683_p3;
    sc_signal< sc_lv<64> > tmp_51_fu_2713_p3;
    sc_signal< sc_lv<64> > tmp_53_fu_2756_p3;
    sc_signal< sc_lv<64> > tmp_55_fu_2786_p3;
    sc_signal< sc_lv<64> > tmp_57_fu_2816_p3;
    sc_signal< sc_lv<64> > tmp_59_fu_2846_p3;
    sc_signal< sc_lv<64> > tmp_61_fu_2876_p3;
    sc_signal< sc_lv<64> > tmp_63_fu_2906_p3;
    sc_signal< sc_lv<64> > tmp_65_fu_2936_p3;
    sc_signal< sc_lv<64> > tmp_67_fu_2966_p3;
    sc_signal< sc_lv<64> > tmp_69_fu_2996_p3;
    sc_signal< sc_lv<64> > tmp_103_cast_fu_3071_p1;
    sc_signal< sc_lv<32> > a_row_load_018_fu_200;
    sc_signal< sc_lv<32> > a_row_load_61_fu_204;
    sc_signal< sc_lv<32> > a_row_load_60_fu_208;
    sc_signal< sc_lv<32> > a_row_load_59_fu_212;
    sc_signal< sc_lv<32> > a_row_load_58_fu_216;
    sc_signal< sc_lv<32> > a_row_load_57_fu_220;
    sc_signal< sc_lv<32> > a_row_load_56_fu_224;
    sc_signal< sc_lv<32> > a_row_load_55_fu_228;
    sc_signal< sc_lv<32> > a_row_load_54_fu_232;
    sc_signal< sc_lv<32> > a_row_load_53_fu_236;
    sc_signal< sc_lv<32> > a_row_load_52_fu_240;
    sc_signal< sc_lv<32> > a_row_load_51_fu_244;
    sc_signal< sc_lv<32> > a_row_load_50_fu_248;
    sc_signal< sc_lv<32> > a_row_load_49_fu_252;
    sc_signal< sc_lv<32> > a_row_load_48_fu_256;
    sc_signal< sc_lv<32> > a_row_load_47_fu_260;
    sc_signal< sc_lv<32> > a_row_load_46_fu_264;
    sc_signal< sc_lv<32> > a_row_load_45_fu_268;
    sc_signal< sc_lv<32> > a_row_load_44_fu_272;
    sc_signal< sc_lv<32> > a_row_load_43_fu_276;
    sc_signal< sc_lv<32> > a_row_load_42_fu_280;
    sc_signal< sc_lv<32> > a_row_load_41_fu_284;
    sc_signal< sc_lv<32> > a_row_load_40_fu_288;
    sc_signal< sc_lv<32> > a_row_load_39_fu_292;
    sc_signal< sc_lv<32> > a_row_load_38_fu_296;
    sc_signal< sc_lv<32> > a_row_load_37_fu_300;
    sc_signal< sc_lv<32> > a_row_load_36_fu_304;
    sc_signal< sc_lv<32> > a_row_load_35_fu_308;
    sc_signal< sc_lv<32> > a_row_load_34_fu_312;
    sc_signal< sc_lv<32> > a_row_load_33_fu_316;
    sc_signal< sc_lv<32> > a_row_load_32_fu_320;
    sc_signal< sc_lv<32> > a_row_load_s_fu_324;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_1625_p0;
    sc_signal< sc_lv<32> > grp_fu_1625_p1;
    sc_signal< sc_lv<32> > grp_fu_1630_p0;
    sc_signal< sc_lv<32> > grp_fu_1630_p1;
    sc_signal< sc_lv<1> > exitcond_fu_1724_p2;
    sc_signal< sc_lv<6> > i_1_fu_1718_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_1738_p2;
    sc_signal< sc_lv<1> > tmp1_fu_1744_p2;
    sc_signal< sc_lv<7> > tmp_8_cast5_fu_1792_p1;
    sc_signal< sc_lv<7> > tmp_87_fu_1795_p2;
    sc_signal< sc_lv<11> > tmp_72_fu_1814_p2;
    sc_signal< sc_lv<11> > tmp_6_fu_1840_p2;
    sc_signal< sc_lv<8> > tmp_89_fu_1870_p2;
    sc_signal< sc_lv<11> > tmp_10_fu_1900_p2;
    sc_signal< sc_lv<11> > tmp_74_fu_1937_p2;
    sc_signal< sc_lv<11> > tmp_12_fu_1958_p2;
    sc_signal< sc_lv<9> > tmp_93_fu_1988_p2;
    sc_signal< sc_lv<11> > tmp_14_fu_2018_p2;
    sc_signal< sc_lv<9> > tmp_95_fu_2045_p2;
    sc_signal< sc_lv<11> > tmp_76_fu_2055_p2;
    sc_signal< sc_lv<11> > tmp_16_fu_2076_p2;
    sc_signal< sc_lv<9> > tmp_97_fu_2103_p2;
    sc_signal< sc_lv<11> > tmp_18_fu_2132_p2;
    sc_signal< sc_lv<9> > tmp_100_cast9_fu_2159_p1;
    sc_signal< sc_lv<11> > tmp_78_fu_2167_p2;
    sc_signal< sc_lv<11> > tmp_20_fu_2188_p2;
    sc_signal< sc_lv<10> > tmp_8_cast8_fu_2215_p1;
    sc_signal< sc_lv<10> > tmp_100_fu_2218_p2;
    sc_signal< sc_lv<11> > tmp_22_fu_2240_p2;
    sc_signal< sc_lv<11> > tmp_80_fu_2267_p2;
    sc_signal< sc_lv<11> > tmp_24_fu_2280_p2;
    sc_signal< sc_lv<11> > tmp_26_fu_2318_p2;
    sc_signal< sc_lv<11> > tmp_82_fu_2345_p2;
    sc_signal< sc_lv<11> > tmp_28_fu_2358_p2;
    sc_signal< sc_lv<11> > tmp_30_fu_2396_p2;
    sc_signal< sc_lv<11> > tmp_84_fu_2423_p2;
    sc_signal< sc_lv<11> > tmp_32_fu_2436_p2;
    sc_signal< sc_lv<11> > tmp_34_fu_2474_p2;
    sc_signal< sc_lv<11> > tmp_86_fu_2501_p2;
    sc_signal< sc_lv<11> > tmp_36_fu_2514_p2;
    sc_signal< sc_lv<11> > tmp_38_fu_2541_p2;
    sc_signal< sc_lv<11> > tmp_40_fu_2558_p2;
    sc_signal< sc_lv<11> > tmp_42_fu_2588_p2;
    sc_signal< sc_lv<11> > tmp_44_fu_2618_p2;
    sc_signal< sc_lv<11> > tmp_46_fu_2648_p2;
    sc_signal< sc_lv<11> > tmp_48_fu_2678_p2;
    sc_signal< sc_lv<11> > tmp_50_fu_2708_p2;
    sc_signal< sc_lv<7> > grp_fu_2729_p0;
    sc_signal< sc_lv<11> > tmp_52_fu_2751_p2;
    sc_signal< sc_lv<11> > tmp_54_fu_2781_p2;
    sc_signal< sc_lv<11> > tmp_56_fu_2811_p2;
    sc_signal< sc_lv<11> > tmp_58_fu_2841_p2;
    sc_signal< sc_lv<11> > tmp_60_fu_2871_p2;
    sc_signal< sc_lv<11> > tmp_62_fu_2901_p2;
    sc_signal< sc_lv<11> > tmp_64_fu_2931_p2;
    sc_signal< sc_lv<11> > tmp_66_fu_2961_p2;
    sc_signal< sc_lv<11> > tmp_68_fu_2991_p2;
    sc_signal< sc_lv<7> > grp_fu_2729_p2;
    sc_signal< sc_lv<12> > tmp_70_fu_3029_p3;
    sc_signal< sc_lv<12> > tmp_7_cast_fu_3062_p1;
    sc_signal< sc_lv<1> > ap_CS_fsm_state170;
    sc_signal< sc_lv<50> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<50> ap_ST_fsm_state1;
    static const sc_lv<50> ap_ST_fsm_pp0_stage0;
    static const sc_lv<50> ap_ST_fsm_pp0_stage1;
    static const sc_lv<50> ap_ST_fsm_pp0_stage2;
    static const sc_lv<50> ap_ST_fsm_pp0_stage3;
    static const sc_lv<50> ap_ST_fsm_pp0_stage4;
    static const sc_lv<50> ap_ST_fsm_pp0_stage5;
    static const sc_lv<50> ap_ST_fsm_pp0_stage6;
    static const sc_lv<50> ap_ST_fsm_pp0_stage7;
    static const sc_lv<50> ap_ST_fsm_pp0_stage8;
    static const sc_lv<50> ap_ST_fsm_pp0_stage9;
    static const sc_lv<50> ap_ST_fsm_pp0_stage10;
    static const sc_lv<50> ap_ST_fsm_pp0_stage11;
    static const sc_lv<50> ap_ST_fsm_pp0_stage12;
    static const sc_lv<50> ap_ST_fsm_pp0_stage13;
    static const sc_lv<50> ap_ST_fsm_pp0_stage14;
    static const sc_lv<50> ap_ST_fsm_pp0_stage15;
    static const sc_lv<50> ap_ST_fsm_pp0_stage16;
    static const sc_lv<50> ap_ST_fsm_pp0_stage17;
    static const sc_lv<50> ap_ST_fsm_pp0_stage18;
    static const sc_lv<50> ap_ST_fsm_pp0_stage19;
    static const sc_lv<50> ap_ST_fsm_pp0_stage20;
    static const sc_lv<50> ap_ST_fsm_pp0_stage21;
    static const sc_lv<50> ap_ST_fsm_pp0_stage22;
    static const sc_lv<50> ap_ST_fsm_pp0_stage23;
    static const sc_lv<50> ap_ST_fsm_pp0_stage24;
    static const sc_lv<50> ap_ST_fsm_pp0_stage25;
    static const sc_lv<50> ap_ST_fsm_pp0_stage26;
    static const sc_lv<50> ap_ST_fsm_pp0_stage27;
    static const sc_lv<50> ap_ST_fsm_pp0_stage28;
    static const sc_lv<50> ap_ST_fsm_pp0_stage29;
    static const sc_lv<50> ap_ST_fsm_pp0_stage30;
    static const sc_lv<50> ap_ST_fsm_pp0_stage31;
    static const sc_lv<50> ap_ST_fsm_pp0_stage32;
    static const sc_lv<50> ap_ST_fsm_pp0_stage33;
    static const sc_lv<50> ap_ST_fsm_pp0_stage34;
    static const sc_lv<50> ap_ST_fsm_pp0_stage35;
    static const sc_lv<50> ap_ST_fsm_pp0_stage36;
    static const sc_lv<50> ap_ST_fsm_pp0_stage37;
    static const sc_lv<50> ap_ST_fsm_pp0_stage38;
    static const sc_lv<50> ap_ST_fsm_pp0_stage39;
    static const sc_lv<50> ap_ST_fsm_pp0_stage40;
    static const sc_lv<50> ap_ST_fsm_pp0_stage41;
    static const sc_lv<50> ap_ST_fsm_pp0_stage42;
    static const sc_lv<50> ap_ST_fsm_pp0_stage43;
    static const sc_lv<50> ap_ST_fsm_pp0_stage44;
    static const sc_lv<50> ap_ST_fsm_pp0_stage45;
    static const sc_lv<50> ap_ST_fsm_pp0_stage46;
    static const sc_lv<50> ap_ST_fsm_pp0_stage47;
    static const sc_lv<50> ap_ST_fsm_state170;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<58> ap_const_lv58_10;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<11> ap_const_lv11_420;
    static const sc_lv<58> ap_const_lv58_1;
    static const sc_lv<53> ap_const_lv53_0;
    static const sc_lv<8> ap_const_lv8_60;
    static const sc_lv<58> ap_const_lv58_11;
    static const sc_lv<58> ap_const_lv58_2;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<8> ap_const_lv8_A0;
    static const sc_lv<11> ap_const_lv11_460;
    static const sc_lv<58> ap_const_lv58_3;
    static const sc_lv<11> ap_const_lv11_3;
    static const sc_lv<9> ap_const_lv9_E0;
    static const sc_lv<58> ap_const_lv58_12;
    static const sc_lv<58> ap_const_lv58_4;
    static const sc_lv<11> ap_const_lv11_4;
    static const sc_lv<9> ap_const_lv9_120;
    static const sc_lv<11> ap_const_lv11_4A0;
    static const sc_lv<58> ap_const_lv58_5;
    static const sc_lv<11> ap_const_lv11_5;
    static const sc_lv<9> ap_const_lv9_160;
    static const sc_lv<58> ap_const_lv58_13;
    static const sc_lv<58> ap_const_lv58_6;
    static const sc_lv<11> ap_const_lv11_6;
    static const sc_lv<11> ap_const_lv11_4E0;
    static const sc_lv<58> ap_const_lv58_7;
    static const sc_lv<11> ap_const_lv11_7;
    static const sc_lv<10> ap_const_lv10_1E0;
    static const sc_lv<58> ap_const_lv58_14;
    static const sc_lv<11> ap_const_lv11_8;
    static const sc_lv<11> ap_const_lv11_520;
    static const sc_lv<11> ap_const_lv11_9;
    static const sc_lv<58> ap_const_lv58_15;
    static const sc_lv<11> ap_const_lv11_A;
    static const sc_lv<11> ap_const_lv11_560;
    static const sc_lv<11> ap_const_lv11_B;
    static const sc_lv<58> ap_const_lv58_16;
    static const sc_lv<11> ap_const_lv11_C;
    static const sc_lv<11> ap_const_lv11_5A0;
    static const sc_lv<11> ap_const_lv11_D;
    static const sc_lv<58> ap_const_lv58_17;
    static const sc_lv<11> ap_const_lv11_E;
    static const sc_lv<11> ap_const_lv11_5E0;
    static const sc_lv<11> ap_const_lv11_F;
    static const sc_lv<11> ap_const_lv11_10;
    static const sc_lv<11> ap_const_lv11_11;
    static const sc_lv<11> ap_const_lv11_12;
    static const sc_lv<11> ap_const_lv11_13;
    static const sc_lv<11> ap_const_lv11_14;
    static const sc_lv<11> ap_const_lv11_15;
    static const sc_lv<11> ap_const_lv11_16;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<11> ap_const_lv11_17;
    static const sc_lv<11> ap_const_lv11_18;
    static const sc_lv<11> ap_const_lv11_19;
    static const sc_lv<11> ap_const_lv11_1A;
    static const sc_lv<11> ap_const_lv11_1B;
    static const sc_lv<11> ap_const_lv11_1C;
    static const sc_lv<11> ap_const_lv11_1D;
    static const sc_lv<11> ap_const_lv11_1E;
    static const sc_lv<11> ap_const_lv11_1F;
    static const sc_lv<32> ap_const_lv32_31;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_row_load_10_fu_2372_p3();
    void thread_a_row_load_11_fu_2410_p3();
    void thread_a_row_load_12_fu_2450_p3();
    void thread_a_row_load_13_fu_2488_p3();
    void thread_a_row_load_14_fu_2528_p3();
    void thread_a_row_load_15_fu_2572_p3();
    void thread_a_row_load_16_fu_2602_p3();
    void thread_a_row_load_17_fu_2632_p3();
    void thread_a_row_load_18_fu_2662_p3();
    void thread_a_row_load_19_fu_2692_p3();
    void thread_a_row_load_1_fu_1914_p3();
    void thread_a_row_load_20_fu_2735_p3();
    void thread_a_row_load_21_fu_2765_p3();
    void thread_a_row_load_22_fu_2795_p3();
    void thread_a_row_load_23_fu_2825_p3();
    void thread_a_row_load_24_fu_2855_p3();
    void thread_a_row_load_25_fu_2885_p3();
    void thread_a_row_load_26_fu_2915_p3();
    void thread_a_row_load_27_fu_2945_p3();
    void thread_a_row_load_28_fu_2975_p3();
    void thread_a_row_load_29_fu_3005_p3();
    void thread_a_row_load_2_fu_1972_p3();
    void thread_a_row_load_30_fu_3044_p3();
    void thread_a_row_load_31_fu_3037_p3();
    void thread_a_row_load_3_fu_2032_p3();
    void thread_a_row_load_4_fu_2090_p3();
    void thread_a_row_load_5_fu_2146_p3();
    void thread_a_row_load_6_fu_2202_p3();
    void thread_a_row_load_7_fu_2254_p3();
    void thread_a_row_load_8_fu_2294_p3();
    void thread_a_row_load_9_fu_2332_p3();
    void thread_a_row_load_fu_1854_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage20();
    void thread_ap_CS_fsm_pp0_stage21();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage24();
    void thread_ap_CS_fsm_pp0_stage25();
    void thread_ap_CS_fsm_pp0_stage26();
    void thread_ap_CS_fsm_pp0_stage27();
    void thread_ap_CS_fsm_pp0_stage28();
    void thread_ap_CS_fsm_pp0_stage29();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage30();
    void thread_ap_CS_fsm_pp0_stage31();
    void thread_ap_CS_fsm_pp0_stage32();
    void thread_ap_CS_fsm_pp0_stage33();
    void thread_ap_CS_fsm_pp0_stage34();
    void thread_ap_CS_fsm_pp0_stage35();
    void thread_ap_CS_fsm_pp0_stage36();
    void thread_ap_CS_fsm_pp0_stage37();
    void thread_ap_CS_fsm_pp0_stage38();
    void thread_ap_CS_fsm_pp0_stage39();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage40();
    void thread_ap_CS_fsm_pp0_stage41();
    void thread_ap_CS_fsm_pp0_stage42();
    void thread_ap_CS_fsm_pp0_stage43();
    void thread_ap_CS_fsm_pp0_stage44();
    void thread_ap_CS_fsm_pp0_stage45();
    void thread_ap_CS_fsm_pp0_stage46();
    void thread_ap_CS_fsm_pp0_stage47();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state170();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_copy_0_address0();
    void thread_b_copy_0_ce0();
    void thread_b_copy_0_we0();
    void thread_b_copy_10_address0();
    void thread_b_copy_10_ce0();
    void thread_b_copy_10_we0();
    void thread_b_copy_11_address0();
    void thread_b_copy_11_ce0();
    void thread_b_copy_11_we0();
    void thread_b_copy_12_address0();
    void thread_b_copy_12_ce0();
    void thread_b_copy_12_we0();
    void thread_b_copy_13_address0();
    void thread_b_copy_13_ce0();
    void thread_b_copy_13_we0();
    void thread_b_copy_14_address0();
    void thread_b_copy_14_ce0();
    void thread_b_copy_14_we0();
    void thread_b_copy_15_address0();
    void thread_b_copy_15_ce0();
    void thread_b_copy_15_we0();
    void thread_b_copy_16_address0();
    void thread_b_copy_16_ce0();
    void thread_b_copy_16_we0();
    void thread_b_copy_17_address0();
    void thread_b_copy_17_ce0();
    void thread_b_copy_17_we0();
    void thread_b_copy_18_address0();
    void thread_b_copy_18_ce0();
    void thread_b_copy_18_we0();
    void thread_b_copy_19_address0();
    void thread_b_copy_19_ce0();
    void thread_b_copy_19_we0();
    void thread_b_copy_1_address0();
    void thread_b_copy_1_ce0();
    void thread_b_copy_1_we0();
    void thread_b_copy_20_address0();
    void thread_b_copy_20_ce0();
    void thread_b_copy_20_we0();
    void thread_b_copy_21_address0();
    void thread_b_copy_21_ce0();
    void thread_b_copy_21_we0();
    void thread_b_copy_22_address0();
    void thread_b_copy_22_ce0();
    void thread_b_copy_22_we0();
    void thread_b_copy_23_address0();
    void thread_b_copy_23_ce0();
    void thread_b_copy_23_we0();
    void thread_b_copy_24_address0();
    void thread_b_copy_24_ce0();
    void thread_b_copy_24_we0();
    void thread_b_copy_25_address0();
    void thread_b_copy_25_ce0();
    void thread_b_copy_25_we0();
    void thread_b_copy_26_address0();
    void thread_b_copy_26_ce0();
    void thread_b_copy_26_we0();
    void thread_b_copy_27_address0();
    void thread_b_copy_27_ce0();
    void thread_b_copy_27_we0();
    void thread_b_copy_28_address0();
    void thread_b_copy_28_ce0();
    void thread_b_copy_28_we0();
    void thread_b_copy_29_address0();
    void thread_b_copy_29_ce0();
    void thread_b_copy_29_we0();
    void thread_b_copy_2_address0();
    void thread_b_copy_2_ce0();
    void thread_b_copy_2_we0();
    void thread_b_copy_30_address0();
    void thread_b_copy_30_ce0();
    void thread_b_copy_30_we0();
    void thread_b_copy_31_address0();
    void thread_b_copy_31_ce0();
    void thread_b_copy_31_we0();
    void thread_b_copy_3_address0();
    void thread_b_copy_3_ce0();
    void thread_b_copy_3_we0();
    void thread_b_copy_4_address0();
    void thread_b_copy_4_ce0();
    void thread_b_copy_4_we0();
    void thread_b_copy_5_address0();
    void thread_b_copy_5_ce0();
    void thread_b_copy_5_we0();
    void thread_b_copy_6_address0();
    void thread_b_copy_6_ce0();
    void thread_b_copy_6_we0();
    void thread_b_copy_7_address0();
    void thread_b_copy_7_ce0();
    void thread_b_copy_7_we0();
    void thread_b_copy_8_address0();
    void thread_b_copy_8_ce0();
    void thread_b_copy_8_we0();
    void thread_b_copy_9_address0();
    void thread_b_copy_9_ce0();
    void thread_b_copy_9_we0();
    void thread_exitcond_flatten_fu_1706_p2();
    void thread_exitcond_fu_1724_p2();
    void thread_grp_fu_1625_p0();
    void thread_grp_fu_1625_p1();
    void thread_grp_fu_1630_p0();
    void thread_grp_fu_1630_p1();
    void thread_grp_fu_2729_p0();
    void thread_i2_mid2_v_fu_1758_p3();
    void thread_i_1_fu_1718_p2();
    void thread_i_phi_fu_1607_p4();
    void thread_indvar_flatten_next_fu_1712_p2();
    void thread_indvar_flatten_phi_fu_1596_p4();
    void thread_j_1_fu_3018_p2();
    void thread_j_mid2_fu_1730_p3();
    void thread_j_phi_fu_1618_p4();
    void thread_tmp1_fu_1744_p2();
    void thread_tmp_100_cast9_fu_2159_p1();
    void thread_tmp_100_cast_fu_2162_p1();
    void thread_tmp_100_fu_2218_p2();
    void thread_tmp_101_fu_3065_p2();
    void thread_tmp_102_cast_fu_2224_p1();
    void thread_tmp_103_cast_fu_3071_p1();
    void thread_tmp_10_fu_1900_p2();
    void thread_tmp_11_fu_1905_p3();
    void thread_tmp_12_fu_1958_p2();
    void thread_tmp_13_fu_1963_p3();
    void thread_tmp_14_fu_2018_p2();
    void thread_tmp_15_fu_2023_p3();
    void thread_tmp_16_fu_2076_p2();
    void thread_tmp_17_fu_2081_p3();
    void thread_tmp_18_fu_2132_p2();
    void thread_tmp_19_fu_2137_p3();
    void thread_tmp_1_fu_1780_p3();
    void thread_tmp_20_fu_2188_p2();
    void thread_tmp_21_fu_2193_p3();
    void thread_tmp_22_fu_2240_p2();
    void thread_tmp_23_fu_2245_p3();
    void thread_tmp_24_fu_2280_p2();
    void thread_tmp_25_fu_2285_p3();
    void thread_tmp_26_fu_2318_p2();
    void thread_tmp_27_fu_2323_p3();
    void thread_tmp_28_fu_2358_p2();
    void thread_tmp_29_fu_2363_p3();
    void thread_tmp_30_fu_2396_p2();
    void thread_tmp_31_fu_2401_p3();
    void thread_tmp_32_fu_2436_p2();
    void thread_tmp_33_fu_2441_p3();
    void thread_tmp_34_fu_2474_p2();
    void thread_tmp_35_fu_2479_p3();
    void thread_tmp_36_fu_2514_p2();
    void thread_tmp_37_fu_2519_p3();
    void thread_tmp_38_fu_2541_p2();
    void thread_tmp_39_fu_2546_p3();
    void thread_tmp_40_fu_2558_p2();
    void thread_tmp_41_fu_2563_p3();
    void thread_tmp_42_fu_2588_p2();
    void thread_tmp_43_fu_2593_p3();
    void thread_tmp_44_fu_2618_p2();
    void thread_tmp_45_fu_2623_p3();
    void thread_tmp_46_fu_2648_p2();
    void thread_tmp_47_fu_2653_p3();
    void thread_tmp_48_fu_2678_p2();
    void thread_tmp_49_fu_2683_p3();
    void thread_tmp_4_fu_1787_p1();
    void thread_tmp_50_fu_2708_p2();
    void thread_tmp_51_fu_2713_p3();
    void thread_tmp_52_fu_2751_p2();
    void thread_tmp_53_fu_2756_p3();
    void thread_tmp_54_fu_2781_p2();
    void thread_tmp_55_fu_2786_p3();
    void thread_tmp_56_fu_2811_p2();
    void thread_tmp_57_fu_2816_p3();
    void thread_tmp_58_fu_2841_p2();
    void thread_tmp_59_fu_2846_p3();
    void thread_tmp_5_fu_1806_p2();
    void thread_tmp_60_fu_2871_p2();
    void thread_tmp_61_fu_2876_p3();
    void thread_tmp_62_fu_2901_p2();
    void thread_tmp_63_fu_2906_p3();
    void thread_tmp_64_fu_2931_p2();
    void thread_tmp_65_fu_2936_p3();
    void thread_tmp_66_fu_2961_p2();
    void thread_tmp_67_fu_2966_p3();
    void thread_tmp_68_fu_2991_p2();
    void thread_tmp_69_fu_2996_p3();
    void thread_tmp_6_fu_1840_p2();
    void thread_tmp_70_fu_3029_p3();
    void thread_tmp_71_fu_1771_p3();
    void thread_tmp_72_fu_1814_p2();
    void thread_tmp_73_cast_fu_1820_p1();
    void thread_tmp_73_fu_1881_p3();
    void thread_tmp_74_fu_1937_p2();
    void thread_tmp_75_cast_fu_1942_p1();
    void thread_tmp_75_fu_1999_p3();
    void thread_tmp_76_fu_2055_p2();
    void thread_tmp_77_cast_fu_2060_p1();
    void thread_tmp_77_fu_2113_p3();
    void thread_tmp_78_fu_2167_p2();
    void thread_tmp_79_cast_fu_2172_p1();
    void thread_tmp_79_fu_2229_p3();
    void thread_tmp_7_cast_fu_3062_p1();
    void thread_tmp_7_fu_1833_p1();
    void thread_tmp_80_fu_2267_p2();
    void thread_tmp_81_cast_fu_2272_p1();
    void thread_tmp_81_fu_2307_p3();
    void thread_tmp_82_fu_2345_p2();
    void thread_tmp_83_cast_fu_2350_p1();
    void thread_tmp_83_fu_2385_p3();
    void thread_tmp_84_fu_2423_p2();
    void thread_tmp_85_cast_fu_2428_p1();
    void thread_tmp_85_fu_2463_p3();
    void thread_tmp_86_fu_2501_p2();
    void thread_tmp_87_cast_fu_2506_p1();
    void thread_tmp_87_fu_1795_p2();
    void thread_tmp_88_cast_fu_1801_p1();
    void thread_tmp_88_fu_1825_p3();
    void thread_tmp_89_fu_1870_p2();
    void thread_tmp_8_cast5_fu_1792_p1();
    void thread_tmp_8_cast7_cast_fu_1867_p1();
    void thread_tmp_8_cast7_fu_1985_p1();
    void thread_tmp_8_cast8_fu_2215_p1();
    void thread_tmp_8_cast_fu_1811_p1();
    void thread_tmp_8_fu_1766_p1();
    void thread_tmp_90_cast_fu_1876_p1();
    void thread_tmp_90_fu_1889_p3();
    void thread_tmp_91_fu_1927_p2();
    void thread_tmp_92_cast_fu_1932_p1();
    void thread_tmp_92_fu_1947_p3();
    void thread_tmp_93_fu_1988_p2();
    void thread_tmp_94_cast_fu_1994_p1();
    void thread_tmp_94_fu_2007_p3();
    void thread_tmp_95_fu_2045_p2();
    void thread_tmp_96_cast_fu_2050_p1();
    void thread_tmp_96_fu_2065_p3();
    void thread_tmp_97_fu_2103_p2();
    void thread_tmp_98_cast_fu_2108_p1();
    void thread_tmp_98_fu_2121_p3();
    void thread_tmp_99_fu_2177_p3();
    void thread_tmp_9_fu_1845_p3();
    void thread_tmp_mid1_fu_1738_p2();
    void thread_tmp_mid2_fu_1750_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
