MIG: 11:52:29 : xml_input_file: mig_a.prj
MIG: 11:52:29 : abs: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/mig_a.prj
MIG: 11:52:29 : xml_input_file: mig_a.prj
MIG: 11:52:29 : abs: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/mig_a.prj
MIG: 11:52:29 : In updateAllModelParams
MIG: 11:52:29 : ################# RUNNING MIG BATCH ###################
MIG: 11:52:29 : Writing IN file for 'ddr_controller'...compDirPath: /afs/slac.stanford.edu/g/reseng/vol15/Xilinx/vivado_2013.3/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller
MIG: 11:52:29 : synp_flow:  -- synthesis_mode: Other
MIG: 11:52:29 : outputDirectory: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/_tmp/
MIG: 11:52:29 : vivado_mode: xpg_pa
MIG: 11:52:29 : HDL Language: VHDL
MIG: 11:52:29 : compInfo: true
MIG: 11:52:29 : Vivado Options xc7a200t sbg484 -3
MIG: 11:52:29 : 1: xc7a200t 2: sbg484 3: -3
MIG: 11:52:29 : Running /afs/slac.stanford.edu/g/reseng/vol15/Xilinx/vivado_2013.3/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/xil_txt.in -cg_exc_out /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/xil_txt.out ... 
MIG: 11:52:44 : XML_INPUT_FILE: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/mig_a.prj
MIG: 11:52:44 : Component_Name: ddr_controller
MIG: 11:52:44 : Moving ddr_controller ...
MIG: 11:52:44 : Moving ddr_controller.veo ...
MIG: 11:52:44 : Moving ddr_controller_xmdf.tcl ...
MIG: 11:52:44 : XGUI hdlLanguage: VHDL
MIG: 11:52:44 : xgui vivado_mode: xpg_pa
MIG: 11:52:44 : xgui hdlLanguage: VHDL -- hdlExt: vhd
MIG: 11:52:44 : Reading /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/rtl/ddr_controller.vhd ...
MIG: 11:52:44 : 1
MIG: 11:52:44 : Inside fn mem: DDR3
MIG: 11:52:44 : QDRII+ Inside fn ui: 100000000
MIG: 11:52:44 : 
MIG: 11:52:44 : 
MIG: 11:52:44 : 100000000
MIG: 11:52:44 : 
MIG: 11:52:44 :  polarity_value: 0
MIG: 11:52:44 : ACTIVE_HIGH
MIG: 11:52:44 : EXTERNAL
MIG: 11:52:44 : 
MIG: 11:52:44 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:52:44 : 
MIG: 11:52:44 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:52:44 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:52:44 : 
MIG: 11:52:44 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:52:44 : 
MIG: 11:52:44 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:52:44 : 
MIG: 11:52:44 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:52:44 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:52:44 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:52:44 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:52:44 : 4
MIG: 11:52:44 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:52:44 : 32
MIG: 11:52:44 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:52:44 : 4
MIG: 11:52:44 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:52:44 : 2
MIG: 11:52:44 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:52:44 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:52:44 : 
MIG: 11:52:44 :  Valid Param: ECC ==> OFF
MIG: 11:52:44 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:52:44 : 32
MIG: 11:52:44 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:52:44 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> 32
MIG: 11:52:44 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:52:44 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:52:44 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:52:44 : 
MIG: 11:52:44 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:52:44 : 15
MIG: 11:52:44 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:52:44 : 29
MIG: 11:52:44 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:52:44 : 
MIG: 11:52:44 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:52:44 : 
MIG: 11:52:44 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:52:44 : 
MIG: 11:52:44 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:52:44 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:52:44 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:52:44 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:52:44 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:52:44 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:52:44 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:52:44 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:52:44 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:52:44 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:52:44 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:52:44 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:52:44 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:52:44 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:52:44 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T" 
MIG: 11:52:44 : 
MIG: 11:52:44 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:52:44 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:52:44 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:52:44 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 2500
MIG: 11:52:44 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 2
MIG: 11:52:44 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:52:44 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:52:44 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:52:44 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:52:44 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:52:44 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:52:44 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:52:44 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:52:44 :  Invalid Param: DDR3_tPRDI ==> 1000000
MIG: 11:52:44 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:52:44 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:52:44 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:52:44 :  Invalid Param: DDR3_tRFC ==> 300000
MIG: 11:52:44 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:52:44 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 11:52:44 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:52:44 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:52:44 :  Invalid Param: DDR3_tZQI ==> 128000000
MIG: 11:52:44 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:52:44 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:52:44 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:52:44 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> "1111"
MIG: 11:52:44 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> "1110"
MIG: 11:52:44 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> "0000"
MIG: 11:52:44 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> "0000"
MIG: 11:52:44 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> "0000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA_CTL_B0 ==> "1111"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA_CTL_B1 ==> "0000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA_CTL_B2 ==> "0000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA_CTL_B3 ==> "0000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA_CTL_B4 ==> "0000"
MIG: 11:52:44 :  Invalid Param: DDR3_PHY_0_BITLANES ==> X"3FE3FE3FE2FF"
MIG: 11:52:44 :  Invalid Param: DDR3_PHY_1_BITLANES ==> X"3FFFFFC00000"
MIG: 11:52:44 :  Invalid Param: DDR3_PHY_2_BITLANES ==> X"000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_CK_BYTE_MAP ==> X"000000000000000000000000000000000013"
MIG: 11:52:44 :  Invalid Param: DDR3_ADDR_MAP ==> X"00013913813713613513413313213113012912812712612B"
MIG: 11:52:44 :  Invalid Param: DDR3_BANK_MAP ==> X"12A125124"
MIG: 11:52:44 :  Invalid Param: DDR3_CAS_MAP ==> X"122"
MIG: 11:52:44 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> X"00"
MIG: 11:52:44 :  Invalid Param: DDR3_CKE_MAP ==> X"00000000000000000000011B"
MIG: 11:52:44 :  Invalid Param: DDR3_ODT_MAP ==> X"00000000000000000000011A"
MIG: 11:52:44 :  Invalid Param: DDR3_CS_MAP ==> X"000000000000000000000000000120"
MIG: 11:52:44 :  Invalid Param: DDR3_PARITY_MAP ==> X"000"
MIG: 11:52:44 :  Invalid Param: DDR3_RAS_MAP ==> X"123"
MIG: 11:52:44 :  Invalid Param: DDR3_WE_MAP ==> X"121"
MIG: 11:52:44 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> X"000000000000000000000000000000010203"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA0_MAP ==> X"031032033034035036037038"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA1_MAP ==> X"021022023024025026027028"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA2_MAP ==> X"011012013014016017018019"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA3_MAP ==> X"000001002003004005006007"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA4_MAP ==> X"000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA5_MAP ==> X"000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA6_MAP ==> X"000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA7_MAP ==> X"000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA8_MAP ==> X"000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA9_MAP ==> X"000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA10_MAP ==> X"000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA11_MAP ==> X"000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA12_MAP ==> X"000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA13_MAP ==> X"000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA14_MAP ==> X"000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA15_MAP ==> X"000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA16_MAP ==> X"000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA17_MAP ==> X"000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_MASK0_MAP ==> X"000000000000000009015029039"
MIG: 11:52:44 :  Invalid Param: DDR3_MASK1_MAP ==> X"000000000000000000000000000"
MIG: 11:52:44 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> "00000001"
MIG: 11:52:44 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> "00000000"
MIG: 11:52:44 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:52:44 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:52:44 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:52:44 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:52:44 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:52:44 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:52:44 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:52:44 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> X"0000"
MIG: 11:52:44 :  Invalid Param: DDR3_CALIB_COL_ADD ==> X"000"
MIG: 11:52:44 :  Invalid Param: DDR3_CALIB_BA_ADD ==> "000"
MIG: 11:52:44 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:52:44 :  Invalid Param: DDR3_IODELAY_GRP ==> "DDR_CONTROLLER_IODELAY_MIG"
MIG: 11:52:44 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:52:44 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 11:52:44 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:52:44 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:52:44 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:52:44 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:52:44 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:52:44 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:52:44 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:52:44 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:52:44 : 4
MIG: 11:52:44 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:52:44 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:52:44 : 
MIG: 11:52:44 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:52:44 : 
MIG: 11:52:44 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 11:52:44 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0 
MIG: 11:52:44 : NOBUF
MIG: 11:52:44 : NOBUF
MIG: 11:52:44 : 
MIG: 11:52:44 : Same Interface
MIG: 11:52:58 : Running synthesis.xit
MIG: 11:52:58 : IGN:     <ModuleName>ddr_controller</ModuleName> <==>     <ModuleName>ddr_controller</ModuleName> 
MIG: 11:52:58 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
MIG: 11:52:58 : Added 51  files from /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/rtl/*/*.v /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/rtl/*/*.vhd /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/rtl/*/*/*.v /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/rtl/*/*/*.vhd /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/constraints/*.xdc ..
MIG: 11:52:58 : Running vhdl_synth_rpr.xit
MIG: 11:52:58 : IGN:     <ModuleName>ddr_controller</ModuleName> <==>     <ModuleName>ddr_controller</ModuleName> 
MIG: 11:52:58 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
MIG: 11:52:58 : Added 1  files from /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/rtl/ddr_controller.vhd /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/rtl/ddr_controller.v ..
MIG: 11:52:58 : Running implementation.xit
MIG: 11:52:58 : IGN:     <ModuleName>ddr_controller</ModuleName> <==>     <ModuleName>ddr_controller</ModuleName> 
MIG: 11:52:58 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
MIG: 11:52:58 : Added 1  files from /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/constraints/*.xdc ..
MIG: 11:52:58 : Running vhdl_synth_rpr.xit
MIG: 11:52:58 : IGN:     <ModuleName>ddr_controller</ModuleName> <==>     <ModuleName>ddr_controller</ModuleName> 
MIG: 11:52:58 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
MIG: 11:52:58 : Added 1  files from /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/rtl/ddr_controller.vhd /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/rtl/ddr_controller.v ..
MIG: 11:53:02 : Running simulation.xit
MIG: 11:53:02 : IGN:     <ModuleName>ddr_controller</ModuleName> <==>     <ModuleName>ddr_controller</ModuleName> 
MIG: 11:53:02 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
MIG: 11:53:02 : Added 67  files from /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/rtl/*/*.v /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/example_design/*/*/*.v /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/rtl/*/*.vhd /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/example_design/*/*/*.vhd ..
MIG: 11:53:02 : Running vlog_sim_rpr.xit
MIG: 11:53:02 : IGN:     <ModuleName>ddr_controller</ModuleName> <==>     <ModuleName>ddr_controller</ModuleName> 
MIG: 11:53:02 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
MIG: 11:53:02 : Added 0  files from /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/rtl/ddr_controller_sim.v ..
MIG: 11:53:02 : Running vhdl_sim_rpr.xit
MIG: 11:53:02 : IGN:     <ModuleName>ddr_controller</ModuleName> <==>     <ModuleName>ddr_controller</ModuleName> 
MIG: 11:53:02 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
MIG: 11:53:02 : Added 1  files from /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/rtl/ddr_controller_sim.vhd ..
MIG: 11:53:42 : xml_input_file: mig_a.prj
MIG: 11:53:42 : abs: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/mig_a.prj
MIG: 11:53:42 : xml_input_file: mig_a.prj
MIG: 11:53:42 : abs: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/mig_a.prj
MIG: 15:13:04 : xml_input_file: mig_a.prj
MIG: 15:13:04 : abs: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/mig_a.prj
MIG: 15:13:04 : xml_input_file: mig_a.prj
MIG: 15:13:04 : abs: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/mig_a.prj
MIG: 09:18:30 : xml_input_file: mig_a.prj
MIG: 09:18:31 : abs: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/mig_a.prj
MIG: 09:18:31 : xml_input_file: mig_a.prj
MIG: 09:18:31 : abs: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/mig_a.prj
MIG: 14:43:12 : xml_input_file: mig_a.prj
MIG: 14:43:12 : abs: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/mig_a.prj
MIG: 14:43:12 : xml_input_file: mig_a.prj
MIG: 14:43:12 : abs: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/mig_a.prj
MIG: 15:10:06 : xml_input_file: mig_a.prj
MIG: 15:10:06 : Absolute path of xml_input_file: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/mig_a.prj
MIG: 15:10:06 : xml_input_file: mig_a.prj
MIG: 15:10:06 : Absolute path of xml_input_file: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/mig_a.prj
MIG: 15:10:06 : In updateAllModelParams
MIG: 15:10:06 : ################# RUNNING MIG BATCH ###################
MIG: 15:10:06 : Writing IN file for 'ddr_controller'...compDirPath: /afs/slac.stanford.edu/g/reseng/vol15/Xilinx/vivado_2014.1/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller
MIG: 15:10:06 : synp_flow:  -- synthesis_mode: Other
MIG: 15:10:06 : outputDirectory: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/_tmp/
MIG: 15:10:06 : vivado_mode: xpg_pa
MIG: 15:10:06 :  locked false  
MIG: 15:10:06 : HDL Language: VHDL
MIG: 15:10:06 : compInfo: true
MIG: 15:10:06 : Vivado Options xc7a200t sbg484 -3
MIG: 15:10:06 : 1: xc7a200t 2: sbg484 3: -3
MIG: 15:10:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 15:10:06 : xilinx_path: /afs/slac.stanford.edu/g/reseng/vol15/Xilinx/vivado_2014.1/Vivado/2014.1/ids_lite/ISE
MIG: 15:10:06 : I am in catch area
MIG: 15:10:06 : Running /afs/slac.stanford.edu/g/reseng/vol15/Xilinx/vivado_2014.1/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/xil_txt.in -cg_exc_out /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/xil_txt.out ... 
MIG: 15:10:56 : XML_INPUT_FILE: /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/mig_a.prj
MIG: 15:10:56 : Component_Name: ddr_controller
MIG: 15:10:56 : Moving ddr_controller ...
MIG: 15:10:56 : Moving ddr_controller_xmdf.tcl ...
MIG: 15:10:56 : Moving ddr_controller.vho ...
MIG: 15:10:57 : XGUI hdlLanguage: VHDL
MIG: 15:10:57 : xgui vivado_mode: xpg_pa
MIG: 15:10:57 : xgui hdlLanguage: VHDL -- hdlExt: vhd
MIG: 15:10:57 : Reading /afs/slac.stanford.edu/u/eb/kurtisn/projects/epix/devel/firmware/common/EpixCommonGen2/coregen/ddr_controller/ddr_controller/user_design/rtl/ddr_controller_mig.vhd ...
MIG: 15:10:57 : 1
MIG: 15:10:57 : Inside fn mem: DDR3
MIG: 15:10:57 : QDRII+ Inside fn ui: 100000000
MIG: 15:10:57 : 
MIG: 15:10:57 : 
MIG: 15:10:57 : 100000000
MIG: 15:10:57 : 
MIG: 15:10:57 :  polarity_value: 0
MIG: 15:10:57 : ACTIVE_HIGH
MIG: 15:10:57 : EXTERNAL
MIG: 15:10:57 : 
MIG: 15:10:57 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:10:57 : 
MIG: 15:10:57 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:10:57 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:10:57 : 
MIG: 15:10:57 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:10:57 : 
MIG: 15:10:57 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:10:57 : 
MIG: 15:10:57 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:10:57 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:10:57 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 15:10:57 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:10:57 : 4
MIG: 15:10:57 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 15:10:57 : 32
MIG: 15:10:57 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 15:10:57 : 4
MIG: 15:10:57 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 15:10:57 : 2
MIG: 15:10:57 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 15:10:57 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:10:57 : 
MIG: 15:10:57 :  Valid Param: ECC ==> OFF
MIG: 15:10:57 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:10:57 : 32
MIG: 15:10:57 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 15:10:57 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> 32
MIG: 15:10:57 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:10:57 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:10:57 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:10:57 : 
MIG: 15:10:57 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:10:57 : 15
MIG: 15:10:57 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:10:57 : 29
MIG: 15:10:57 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:10:57 : 
MIG: 15:10:57 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:10:57 : 
MIG: 15:10:57 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:10:57 : 
MIG: 15:10:57 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:10:57 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:10:57 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:10:57 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 15:10:57 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:10:57 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:10:57 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:10:57 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:10:57 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:10:57 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:10:57 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:10:57 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:10:57 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:10:57 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:10:57 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:10:57 : 
MIG: 15:10:57 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:10:57 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:10:57 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:10:57 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 2500
MIG: 15:10:57 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 2
MIG: 15:10:57 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:10:57 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:10:57 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:10:57 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:10:57 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:10:57 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:10:57 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:10:57 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 15:10:57 :  Invalid Param: DDR3_tPRDI ==> 1000000
MIG: 15:10:57 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 15:10:57 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 15:10:57 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:10:57 :  Invalid Param: DDR3_tRFC ==> 300000
MIG: 15:10:57 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 15:10:57 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 15:10:57 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:10:57 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:10:57 :  Invalid Param: DDR3_tZQI ==> 128000000
MIG: 15:10:57 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:10:57 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:10:57 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:10:57 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> "1111"
MIG: 15:10:57 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> "1110"
MIG: 15:10:57 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> "0000"
MIG: 15:10:57 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> "0000"
MIG: 15:10:57 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> "0000"
MIG: 15:10:57 :  Invalid Param: DDR3_DATA_CTL_B0 ==> "1111"
MIG: 15:10:57 :  Invalid Param: DDR3_DATA_CTL_B1 ==> "0000"
MIG: 15:10:57 :  Invalid Param: DDR3_DATA_CTL_B2 ==> "0000"
MIG: 15:10:57 :  Invalid Param: DDR3_DATA_CTL_B3 ==> "0000"
MIG: 15:10:57 :  Invalid Param: DDR3_DATA_CTL_B4 ==> "0000"
MIG: 15:10:57 :  Invalid Param: DDR3_PHY_0_BITLANES ==> X"3FE3FE3FE2FF"
MIG: 15:10:57 :  Invalid Param: DDR3_PHY_1_BITLANES ==> X"3FFFFFC00000"
MIG: 15:10:57 :  Invalid Param: DDR3_PHY_2_BITLANES ==> X"000000000000"
MIG: 15:10:57 :  Invalid Param: DDR3_CK_BYTE_MAP ==> X"000000000000000000000000000000000013"
MIG: 15:10:57 :  Invalid Param: DDR3_ADDR_MAP ==> X"00013913813713613513413313213113012912812712612B"
MIG: 15:10:58 :  Invalid Param: DDR3_BANK_MAP ==> X"12A125124"
MIG: 15:10:58 :  Invalid Param: DDR3_CAS_MAP ==> X"122"
MIG: 15:10:58 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> X"00"
MIG: 15:10:58 :  Invalid Param: DDR3_CKE_MAP ==> X"00000000000000000000011B"
MIG: 15:10:58 :  Invalid Param: DDR3_ODT_MAP ==> X"00000000000000000000011A"
MIG: 15:10:58 :  Invalid Param: DDR3_CS_MAP ==> X"000000000000000000000000000120"
MIG: 15:10:58 :  Invalid Param: DDR3_PARITY_MAP ==> X"000"
MIG: 15:10:58 :  Invalid Param: DDR3_RAS_MAP ==> X"123"
MIG: 15:10:58 :  Invalid Param: DDR3_WE_MAP ==> X"121"
MIG: 15:10:58 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> X"000000000000000000000000000000010203"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA0_MAP ==> X"031032033034035036037038"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA1_MAP ==> X"021022023024025026027028"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA2_MAP ==> X"011012013014016017018019"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA3_MAP ==> X"000001002003004005006007"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA4_MAP ==> X"000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA5_MAP ==> X"000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA6_MAP ==> X"000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA7_MAP ==> X"000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA8_MAP ==> X"000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA9_MAP ==> X"000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA10_MAP ==> X"000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA11_MAP ==> X"000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA12_MAP ==> X"000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA13_MAP ==> X"000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA14_MAP ==> X"000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA15_MAP ==> X"000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA16_MAP ==> X"000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA17_MAP ==> X"000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_MASK0_MAP ==> X"000000000000000009015029039"
MIG: 15:10:58 :  Invalid Param: DDR3_MASK1_MAP ==> X"000000000000000000000000000"
MIG: 15:10:58 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> "00000001"
MIG: 15:10:58 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> "00000000"
MIG: 15:10:58 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:10:58 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:10:58 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:10:58 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:10:58 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:10:58 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:10:58 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:10:58 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> X"0000"
MIG: 15:10:58 :  Invalid Param: DDR3_CALIB_COL_ADD ==> X"000"
MIG: 15:10:58 :  Invalid Param: DDR3_CALIB_BA_ADD ==> "000"
MIG: 15:10:58 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:10:58 :  Invalid Param: DDR3_IODELAY_GRP ==> "DDR_CONTROLLER_IODELAY_MIG"
MIG: 15:10:58 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:10:58 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 15:10:58 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:10:58 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:10:58 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:10:58 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:10:58 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:10:58 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:10:58 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:10:58 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:10:58 : 4
MIG: 15:10:58 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:10:58 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:10:58 : 
MIG: 15:10:58 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:10:58 : 
MIG: 15:10:58 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 15:10:58 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 15:10:58 : NOBUF
MIG: 15:10:58 : NOBUF
MIG: 15:10:58 : 
MIG: 15:10:58 : Same Interface
MIG: 15:15:37 : Running synthesis.xit
MIG: 15:15:37 : IGN:     <ModuleName>ddr_controller</ModuleName> <==>     <ModuleName>ddr_controller</ModuleName> 
MIG: 15:15:37 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
MIG: 15:15:37 : Running implementation.xit
MIG: 15:15:37 : IGN:     <ModuleName>ddr_controller</ModuleName> <==>     <ModuleName>ddr_controller</ModuleName> 
MIG: 15:15:37 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
MIG: 15:15:38 : Running vhdl_synth_rpr.xit
MIG: 15:15:38 : IGN:     <ModuleName>ddr_controller</ModuleName> <==>     <ModuleName>ddr_controller</ModuleName> 
MIG: 15:15:38 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
MIG: 15:15:38 : Running simulation.xit
MIG: 15:15:38 : IGN:     <ModuleName>ddr_controller</ModuleName> <==>     <ModuleName>ddr_controller</ModuleName> 
MIG: 15:15:38 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
MIG: 15:15:39 : Running vhdl_sim_rpr.xit
MIG: 15:15:39 : IGN:     <ModuleName>ddr_controller</ModuleName> <==>     <ModuleName>ddr_controller</ModuleName> 
MIG: 15:15:39 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
