Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr  4 14:49:41 2025
| Host         : choon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.603        0.000                      0                  876        0.176        0.000                      0                  876       49.500        0.000                       0                   409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk_65  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_65             79.603        0.000                      0                  876        0.176        0.000                      0                  876       49.500        0.000                       0                   409  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_65                      
(none)                      clk_65        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_65
  To Clock:  clk_65

Setup :            0  Failing Endpoints,  Worst Slack       79.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.603ns  (required time - arrival time)
  Source:                 FSM_onehot_D_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        20.356ns  (logic 3.440ns (16.899%)  route 16.916ns (83.101%))
  Logic Levels:           20  (LUT3=1 LUT5=3 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 104.829 - 100.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  FSM_onehot_D_state_q_reg[5]/Q
                         net (fo=7, routed)           1.180     6.759    regfile/D_led1_dff_q[0]_i_9_0[5]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.152     6.911 f  regfile/D_led3_dff_q[31]_i_2/O
                         net (fo=12, routed)          0.866     7.777    regfile/FSM_onehot_D_state_q_reg[6]
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.332     8.109 r  regfile/D_led1_dff_q[29]_i_11/O
                         net (fo=65, routed)          2.367    10.477    regfile/FSM_onehot_D_state_q_reg[19]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.601 r  regfile/D_led1_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.000    10.601    regfile/D_led1_dff_q[0]_i_15_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    10.818 r  regfile/D_led1_dff_q_reg[0]_i_7/O
                         net (fo=10, routed)          0.992    11.810    regfile/D_led1_dff_q_reg[0]_i_7_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.299    12.109 f  regfile/D_led1_dff_q[1]_i_8/O
                         net (fo=2, routed)           0.681    12.789    regfile/D_led1_dff_q[1]_i_8_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.913 f  regfile/D_led1_dff_q[0]_i_31/O
                         net (fo=1, routed)           0.643    13.556    regfile/D_led1_dff_q[0]_i_31_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.680 r  regfile/D_led1_dff_q[0]_i_30/O
                         net (fo=1, routed)           0.876    14.556    regfile/D_led1_dff_q[0]_i_30_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124    14.680 f  regfile/D_led1_dff_q[0]_i_28/O
                         net (fo=1, routed)           1.124    15.804    regfile/D_led1_dff_q[0]_i_28_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.124    15.928 f  regfile/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.654    16.581    regfile/D_led1_dff_q[0]_i_26_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.705 f  regfile/D_led1_dff_q[0]_i_25/O
                         net (fo=1, routed)           0.700    17.405    regfile/D_led1_dff_q[0]_i_25_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.529 f  regfile/D_led1_dff_q[0]_i_23/O
                         net (fo=1, routed)           1.031    18.560    regfile/D_led1_dff_q[0]_i_23_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.684 f  regfile/D_led1_dff_q[0]_i_22/O
                         net (fo=1, routed)           0.460    19.144    regfile/D_led1_dff_q[0]_i_22_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.268 f  regfile/D_led1_dff_q[0]_i_20/O
                         net (fo=1, routed)           0.424    19.692    regfile/D_led1_dff_q[0]_i_20_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124    19.816 f  regfile/D_led1_dff_q[0]_i_19/O
                         net (fo=1, routed)           0.295    20.111    regfile/D_led1_dff_q[0]_i_19_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.235 f  regfile/D_led1_dff_q[0]_i_16/O
                         net (fo=1, routed)           0.403    20.637    regfile/D_led1_dff_q[0]_i_16_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.761 r  regfile/D_led1_dff_q[0]_i_11/O
                         net (fo=1, routed)           0.546    21.308    regfile/D_led1_dff_q[0]_i_11_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.432 r  regfile/D_led1_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.816    22.248    regfile/D_led1_dff_q[0]_i_4_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.372 f  regfile/D_led1_dff_q[0]_i_1/O
                         net (fo=19, routed)          2.034    24.406    regfile/M_alu_out[0]
    SLICE_X49Y75         LUT6 (Prop_lut6_I2_O)        0.124    24.530 f  regfile/D_state_q[4]_i_2/O
                         net (fo=3, routed)           0.825    25.355    forLoop_idx_0_1943555153[4].io_button_cond/D_state_q_reg[3]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    25.479 r  forLoop_idx_0_1943555153[4].io_button_cond/D_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000    25.479    forLoop_idx_0_1943555153[4].io_button_cond_n_3
    SLICE_X51Y75         FDRE                                         r  D_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.425   104.829    clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  D_state_q_reg[3]/C
                         clock pessimism              0.258   105.087    
                         clock uncertainty           -0.035   105.052    
    SLICE_X51Y75         FDRE (Setup_fdre_C_D)        0.031   105.083    D_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                        105.083    
                         arrival time                         -25.479    
  -------------------------------------------------------------------
                         slack                                 79.603    

Slack (MET) :             79.802ns  (required time - arrival time)
  Source:                 FSM_onehot_D_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        20.204ns  (logic 3.440ns (17.026%)  route 16.764ns (82.974%))
  Logic Levels:           20  (LUT3=1 LUT5=3 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 104.829 - 100.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  FSM_onehot_D_state_q_reg[5]/Q
                         net (fo=7, routed)           1.180     6.759    regfile/D_led1_dff_q[0]_i_9_0[5]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.152     6.911 f  regfile/D_led3_dff_q[31]_i_2/O
                         net (fo=12, routed)          0.866     7.777    regfile/FSM_onehot_D_state_q_reg[6]
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.332     8.109 r  regfile/D_led1_dff_q[29]_i_11/O
                         net (fo=65, routed)          2.367    10.477    regfile/FSM_onehot_D_state_q_reg[19]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.601 r  regfile/D_led1_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.000    10.601    regfile/D_led1_dff_q[0]_i_15_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    10.818 r  regfile/D_led1_dff_q_reg[0]_i_7/O
                         net (fo=10, routed)          0.992    11.810    regfile/D_led1_dff_q_reg[0]_i_7_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.299    12.109 f  regfile/D_led1_dff_q[1]_i_8/O
                         net (fo=2, routed)           0.681    12.789    regfile/D_led1_dff_q[1]_i_8_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.913 f  regfile/D_led1_dff_q[0]_i_31/O
                         net (fo=1, routed)           0.643    13.556    regfile/D_led1_dff_q[0]_i_31_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.680 r  regfile/D_led1_dff_q[0]_i_30/O
                         net (fo=1, routed)           0.876    14.556    regfile/D_led1_dff_q[0]_i_30_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124    14.680 f  regfile/D_led1_dff_q[0]_i_28/O
                         net (fo=1, routed)           1.124    15.804    regfile/D_led1_dff_q[0]_i_28_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.124    15.928 f  regfile/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.654    16.581    regfile/D_led1_dff_q[0]_i_26_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.705 f  regfile/D_led1_dff_q[0]_i_25/O
                         net (fo=1, routed)           0.700    17.405    regfile/D_led1_dff_q[0]_i_25_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.529 f  regfile/D_led1_dff_q[0]_i_23/O
                         net (fo=1, routed)           1.031    18.560    regfile/D_led1_dff_q[0]_i_23_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.684 f  regfile/D_led1_dff_q[0]_i_22/O
                         net (fo=1, routed)           0.460    19.144    regfile/D_led1_dff_q[0]_i_22_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.268 f  regfile/D_led1_dff_q[0]_i_20/O
                         net (fo=1, routed)           0.424    19.692    regfile/D_led1_dff_q[0]_i_20_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124    19.816 f  regfile/D_led1_dff_q[0]_i_19/O
                         net (fo=1, routed)           0.295    20.111    regfile/D_led1_dff_q[0]_i_19_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.235 f  regfile/D_led1_dff_q[0]_i_16/O
                         net (fo=1, routed)           0.403    20.637    regfile/D_led1_dff_q[0]_i_16_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.761 r  regfile/D_led1_dff_q[0]_i_11/O
                         net (fo=1, routed)           0.546    21.308    regfile/D_led1_dff_q[0]_i_11_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.432 r  regfile/D_led1_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.816    22.248    regfile/D_led1_dff_q[0]_i_4_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.372 f  regfile/D_led1_dff_q[0]_i_1/O
                         net (fo=19, routed)          2.027    24.399    regfile/M_alu_out[0]
    SLICE_X50Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.523 r  regfile/D_state_q[0]_i_6/O
                         net (fo=1, routed)           0.680    25.203    regfile/D_state_q[0]_i_6_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I5_O)        0.124    25.327 r  regfile/D_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    25.327    regfile_n_2
    SLICE_X50Y74         FDRE                                         r  D_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.425   104.829    clk_IBUF_BUFG
    SLICE_X50Y74         FDRE                                         r  D_state_q_reg[0]/C
                         clock pessimism              0.258   105.087    
                         clock uncertainty           -0.035   105.052    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)        0.077   105.129    D_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.129    
                         arrival time                         -25.327    
  -------------------------------------------------------------------
                         slack                                 79.802    

Slack (MET) :             79.971ns  (required time - arrival time)
  Source:                 FSM_onehot_D_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        20.039ns  (logic 3.440ns (17.167%)  route 16.599ns (82.833%))
  Logic Levels:           20  (LUT3=1 LUT5=3 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 104.829 - 100.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  FSM_onehot_D_state_q_reg[5]/Q
                         net (fo=7, routed)           1.180     6.759    regfile/D_led1_dff_q[0]_i_9_0[5]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.152     6.911 f  regfile/D_led3_dff_q[31]_i_2/O
                         net (fo=12, routed)          0.866     7.777    regfile/FSM_onehot_D_state_q_reg[6]
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.332     8.109 r  regfile/D_led1_dff_q[29]_i_11/O
                         net (fo=65, routed)          2.367    10.477    regfile/FSM_onehot_D_state_q_reg[19]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.601 r  regfile/D_led1_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.000    10.601    regfile/D_led1_dff_q[0]_i_15_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    10.818 r  regfile/D_led1_dff_q_reg[0]_i_7/O
                         net (fo=10, routed)          0.992    11.810    regfile/D_led1_dff_q_reg[0]_i_7_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.299    12.109 r  regfile/D_led1_dff_q[1]_i_8/O
                         net (fo=2, routed)           0.681    12.789    regfile/D_led1_dff_q[1]_i_8_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.913 r  regfile/D_led1_dff_q[0]_i_31/O
                         net (fo=1, routed)           0.643    13.556    regfile/D_led1_dff_q[0]_i_31_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.680 f  regfile/D_led1_dff_q[0]_i_30/O
                         net (fo=1, routed)           0.876    14.556    regfile/D_led1_dff_q[0]_i_30_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124    14.680 r  regfile/D_led1_dff_q[0]_i_28/O
                         net (fo=1, routed)           1.124    15.804    regfile/D_led1_dff_q[0]_i_28_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.124    15.928 r  regfile/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.654    16.581    regfile/D_led1_dff_q[0]_i_26_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.705 r  regfile/D_led1_dff_q[0]_i_25/O
                         net (fo=1, routed)           0.700    17.405    regfile/D_led1_dff_q[0]_i_25_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.529 r  regfile/D_led1_dff_q[0]_i_23/O
                         net (fo=1, routed)           1.031    18.560    regfile/D_led1_dff_q[0]_i_23_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.684 r  regfile/D_led1_dff_q[0]_i_22/O
                         net (fo=1, routed)           0.460    19.144    regfile/D_led1_dff_q[0]_i_22_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.268 r  regfile/D_led1_dff_q[0]_i_20/O
                         net (fo=1, routed)           0.424    19.692    regfile/D_led1_dff_q[0]_i_20_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  regfile/D_led1_dff_q[0]_i_19/O
                         net (fo=1, routed)           0.295    20.111    regfile/D_led1_dff_q[0]_i_19_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.235 r  regfile/D_led1_dff_q[0]_i_16/O
                         net (fo=1, routed)           0.403    20.637    regfile/D_led1_dff_q[0]_i_16_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.761 f  regfile/D_led1_dff_q[0]_i_11/O
                         net (fo=1, routed)           0.546    21.308    regfile/D_led1_dff_q[0]_i_11_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.432 f  regfile/D_led1_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.816    22.248    regfile/D_led1_dff_q[0]_i_4_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.372 r  regfile/D_led1_dff_q[0]_i_1/O
                         net (fo=19, routed)          1.872    24.244    regfile/M_alu_out[0]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.124    24.368 r  regfile/D_state_q[2]_i_2/O
                         net (fo=1, routed)           0.670    25.038    regfile/D_state_q[2]_i_2_n_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I2_O)        0.124    25.162 r  regfile/D_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000    25.162    regfile_n_1
    SLICE_X50Y75         FDRE                                         r  D_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.425   104.829    clk_IBUF_BUFG
    SLICE_X50Y75         FDRE                                         r  D_state_q_reg[2]/C
                         clock pessimism              0.258   105.087    
                         clock uncertainty           -0.035   105.052    
    SLICE_X50Y75         FDRE (Setup_fdre_C_D)        0.081   105.133    D_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                        105.133    
                         arrival time                         -25.162    
  -------------------------------------------------------------------
                         slack                                 79.971    

Slack (MET) :             80.145ns  (required time - arrival time)
  Source:                 FSM_onehot_D_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        19.862ns  (logic 3.440ns (17.319%)  route 16.422ns (82.681%))
  Logic Levels:           20  (LUT3=1 LUT5=3 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 104.829 - 100.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  FSM_onehot_D_state_q_reg[5]/Q
                         net (fo=7, routed)           1.180     6.759    regfile/D_led1_dff_q[0]_i_9_0[5]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.152     6.911 f  regfile/D_led3_dff_q[31]_i_2/O
                         net (fo=12, routed)          0.866     7.777    regfile/FSM_onehot_D_state_q_reg[6]
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.332     8.109 r  regfile/D_led1_dff_q[29]_i_11/O
                         net (fo=65, routed)          2.367    10.477    regfile/FSM_onehot_D_state_q_reg[19]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.601 r  regfile/D_led1_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.000    10.601    regfile/D_led1_dff_q[0]_i_15_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    10.818 r  regfile/D_led1_dff_q_reg[0]_i_7/O
                         net (fo=10, routed)          0.992    11.810    regfile/D_led1_dff_q_reg[0]_i_7_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.299    12.109 r  regfile/D_led1_dff_q[1]_i_8/O
                         net (fo=2, routed)           0.681    12.789    regfile/D_led1_dff_q[1]_i_8_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.913 r  regfile/D_led1_dff_q[0]_i_31/O
                         net (fo=1, routed)           0.643    13.556    regfile/D_led1_dff_q[0]_i_31_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.680 f  regfile/D_led1_dff_q[0]_i_30/O
                         net (fo=1, routed)           0.876    14.556    regfile/D_led1_dff_q[0]_i_30_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124    14.680 r  regfile/D_led1_dff_q[0]_i_28/O
                         net (fo=1, routed)           1.124    15.804    regfile/D_led1_dff_q[0]_i_28_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.124    15.928 r  regfile/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.654    16.581    regfile/D_led1_dff_q[0]_i_26_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.705 r  regfile/D_led1_dff_q[0]_i_25/O
                         net (fo=1, routed)           0.700    17.405    regfile/D_led1_dff_q[0]_i_25_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.529 r  regfile/D_led1_dff_q[0]_i_23/O
                         net (fo=1, routed)           1.031    18.560    regfile/D_led1_dff_q[0]_i_23_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.684 r  regfile/D_led1_dff_q[0]_i_22/O
                         net (fo=1, routed)           0.460    19.144    regfile/D_led1_dff_q[0]_i_22_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.268 r  regfile/D_led1_dff_q[0]_i_20/O
                         net (fo=1, routed)           0.424    19.692    regfile/D_led1_dff_q[0]_i_20_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  regfile/D_led1_dff_q[0]_i_19/O
                         net (fo=1, routed)           0.295    20.111    regfile/D_led1_dff_q[0]_i_19_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.235 r  regfile/D_led1_dff_q[0]_i_16/O
                         net (fo=1, routed)           0.403    20.637    regfile/D_led1_dff_q[0]_i_16_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.761 f  regfile/D_led1_dff_q[0]_i_11/O
                         net (fo=1, routed)           0.546    21.308    regfile/D_led1_dff_q[0]_i_11_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.432 f  regfile/D_led1_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.816    22.248    regfile/D_led1_dff_q[0]_i_4_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.372 r  regfile/D_led1_dff_q[0]_i_1/O
                         net (fo=19, routed)          2.034    24.406    regfile/M_alu_out[0]
    SLICE_X49Y75         LUT6 (Prop_lut6_I2_O)        0.124    24.530 r  regfile/D_state_q[4]_i_2/O
                         net (fo=3, routed)           0.331    24.861    regfile/D_state_q_reg[0]
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.124    24.985 r  regfile/D_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000    24.985    regfile_n_0
    SLICE_X50Y75         FDRE                                         r  D_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.425   104.829    clk_IBUF_BUFG
    SLICE_X50Y75         FDRE                                         r  D_state_q_reg[4]/C
                         clock pessimism              0.258   105.087    
                         clock uncertainty           -0.035   105.052    
    SLICE_X50Y75         FDRE (Setup_fdre_C_D)        0.079   105.131    D_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                        105.131    
                         arrival time                         -24.985    
  -------------------------------------------------------------------
                         slack                                 80.145    

Slack (MET) :             80.716ns  (required time - arrival time)
  Source:                 FSM_onehot_D_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_D_state_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        19.245ns  (logic 3.316ns (17.231%)  route 15.929ns (82.769%))
  Logic Levels:           19  (LUT3=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 104.829 - 100.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  FSM_onehot_D_state_q_reg[5]/Q
                         net (fo=7, routed)           1.180     6.759    regfile/D_led1_dff_q[0]_i_9_0[5]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.152     6.911 f  regfile/D_led3_dff_q[31]_i_2/O
                         net (fo=12, routed)          0.866     7.777    regfile/FSM_onehot_D_state_q_reg[6]
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.332     8.109 r  regfile/D_led1_dff_q[29]_i_11/O
                         net (fo=65, routed)          2.367    10.477    regfile/FSM_onehot_D_state_q_reg[19]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.601 r  regfile/D_led1_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.000    10.601    regfile/D_led1_dff_q[0]_i_15_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    10.818 r  regfile/D_led1_dff_q_reg[0]_i_7/O
                         net (fo=10, routed)          0.992    11.810    regfile/D_led1_dff_q_reg[0]_i_7_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.299    12.109 f  regfile/D_led1_dff_q[1]_i_8/O
                         net (fo=2, routed)           0.681    12.789    regfile/D_led1_dff_q[1]_i_8_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.913 f  regfile/D_led1_dff_q[0]_i_31/O
                         net (fo=1, routed)           0.643    13.556    regfile/D_led1_dff_q[0]_i_31_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.680 r  regfile/D_led1_dff_q[0]_i_30/O
                         net (fo=1, routed)           0.876    14.556    regfile/D_led1_dff_q[0]_i_30_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124    14.680 f  regfile/D_led1_dff_q[0]_i_28/O
                         net (fo=1, routed)           1.124    15.804    regfile/D_led1_dff_q[0]_i_28_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.124    15.928 f  regfile/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.654    16.581    regfile/D_led1_dff_q[0]_i_26_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.705 f  regfile/D_led1_dff_q[0]_i_25/O
                         net (fo=1, routed)           0.700    17.405    regfile/D_led1_dff_q[0]_i_25_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.529 f  regfile/D_led1_dff_q[0]_i_23/O
                         net (fo=1, routed)           1.031    18.560    regfile/D_led1_dff_q[0]_i_23_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.684 f  regfile/D_led1_dff_q[0]_i_22/O
                         net (fo=1, routed)           0.460    19.144    regfile/D_led1_dff_q[0]_i_22_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.268 f  regfile/D_led1_dff_q[0]_i_20/O
                         net (fo=1, routed)           0.424    19.692    regfile/D_led1_dff_q[0]_i_20_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124    19.816 f  regfile/D_led1_dff_q[0]_i_19/O
                         net (fo=1, routed)           0.295    20.111    regfile/D_led1_dff_q[0]_i_19_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.235 f  regfile/D_led1_dff_q[0]_i_16/O
                         net (fo=1, routed)           0.403    20.637    regfile/D_led1_dff_q[0]_i_16_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.761 r  regfile/D_led1_dff_q[0]_i_11/O
                         net (fo=1, routed)           0.546    21.308    regfile/D_led1_dff_q[0]_i_11_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.432 r  regfile/D_led1_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.816    22.248    regfile/D_led1_dff_q[0]_i_4_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.372 f  regfile/D_led1_dff_q[0]_i_1/O
                         net (fo=19, routed)          1.872    24.244    regfile/M_alu_out[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124    24.368 r  regfile/FSM_onehot_D_state_q[8]_i_1/O
                         net (fo=1, routed)           0.000    24.368    regfile_n_6
    SLICE_X53Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.425   104.829    clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[8]/C
                         clock pessimism              0.258   105.087    
                         clock uncertainty           -0.035   105.052    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.032   105.084    FSM_onehot_D_state_q_reg[8]
  -------------------------------------------------------------------
                         required time                        105.084    
                         arrival time                         -24.368    
  -------------------------------------------------------------------
                         slack                                 80.716    

Slack (MET) :             80.736ns  (required time - arrival time)
  Source:                 FSM_onehot_D_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_D_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        19.225ns  (logic 3.316ns (17.248%)  route 15.909ns (82.752%))
  Logic Levels:           19  (LUT3=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  FSM_onehot_D_state_q_reg[5]/Q
                         net (fo=7, routed)           1.180     6.759    regfile/D_led1_dff_q[0]_i_9_0[5]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.152     6.911 f  regfile/D_led3_dff_q[31]_i_2/O
                         net (fo=12, routed)          0.866     7.777    regfile/FSM_onehot_D_state_q_reg[6]
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.332     8.109 r  regfile/D_led1_dff_q[29]_i_11/O
                         net (fo=65, routed)          2.367    10.477    regfile/FSM_onehot_D_state_q_reg[19]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.601 r  regfile/D_led1_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.000    10.601    regfile/D_led1_dff_q[0]_i_15_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    10.818 r  regfile/D_led1_dff_q_reg[0]_i_7/O
                         net (fo=10, routed)          0.992    11.810    regfile/D_led1_dff_q_reg[0]_i_7_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.299    12.109 f  regfile/D_led1_dff_q[1]_i_8/O
                         net (fo=2, routed)           0.681    12.789    regfile/D_led1_dff_q[1]_i_8_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.913 f  regfile/D_led1_dff_q[0]_i_31/O
                         net (fo=1, routed)           0.643    13.556    regfile/D_led1_dff_q[0]_i_31_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.680 r  regfile/D_led1_dff_q[0]_i_30/O
                         net (fo=1, routed)           0.876    14.556    regfile/D_led1_dff_q[0]_i_30_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124    14.680 f  regfile/D_led1_dff_q[0]_i_28/O
                         net (fo=1, routed)           1.124    15.804    regfile/D_led1_dff_q[0]_i_28_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.124    15.928 f  regfile/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.654    16.581    regfile/D_led1_dff_q[0]_i_26_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.705 f  regfile/D_led1_dff_q[0]_i_25/O
                         net (fo=1, routed)           0.700    17.405    regfile/D_led1_dff_q[0]_i_25_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.529 f  regfile/D_led1_dff_q[0]_i_23/O
                         net (fo=1, routed)           1.031    18.560    regfile/D_led1_dff_q[0]_i_23_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.684 f  regfile/D_led1_dff_q[0]_i_22/O
                         net (fo=1, routed)           0.460    19.144    regfile/D_led1_dff_q[0]_i_22_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.268 f  regfile/D_led1_dff_q[0]_i_20/O
                         net (fo=1, routed)           0.424    19.692    regfile/D_led1_dff_q[0]_i_20_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124    19.816 f  regfile/D_led1_dff_q[0]_i_19/O
                         net (fo=1, routed)           0.295    20.111    regfile/D_led1_dff_q[0]_i_19_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.235 f  regfile/D_led1_dff_q[0]_i_16/O
                         net (fo=1, routed)           0.403    20.637    regfile/D_led1_dff_q[0]_i_16_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.761 r  regfile/D_led1_dff_q[0]_i_11/O
                         net (fo=1, routed)           0.546    21.308    regfile/D_led1_dff_q[0]_i_11_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.432 r  regfile/D_led1_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.816    22.248    regfile/D_led1_dff_q[0]_i_4_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.372 f  regfile/D_led1_dff_q[0]_i_1/O
                         net (fo=19, routed)          1.852    24.224    regfile/M_alu_out[0]
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.124    24.348 r  regfile/FSM_onehot_D_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    24.348    regfile_n_9
    SLICE_X53Y76         FDRE                                         r  FSM_onehot_D_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.427   104.831    clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  FSM_onehot_D_state_q_reg[1]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)        0.031   105.085    FSM_onehot_D_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.085    
                         arrival time                         -24.348    
  -------------------------------------------------------------------
                         slack                                 80.736    

Slack (MET) :             80.740ns  (required time - arrival time)
  Source:                 FSM_onehot_D_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_D_state_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        19.256ns  (logic 3.440ns (17.865%)  route 15.816ns (82.135%))
  Logic Levels:           20  (LUT3=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 104.829 - 100.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  FSM_onehot_D_state_q_reg[5]/Q
                         net (fo=7, routed)           1.180     6.759    regfile/D_led1_dff_q[0]_i_9_0[5]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.152     6.911 f  regfile/D_led3_dff_q[31]_i_2/O
                         net (fo=12, routed)          0.866     7.777    regfile/FSM_onehot_D_state_q_reg[6]
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.332     8.109 r  regfile/D_led1_dff_q[29]_i_11/O
                         net (fo=65, routed)          2.367    10.477    regfile/FSM_onehot_D_state_q_reg[19]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.601 r  regfile/D_led1_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.000    10.601    regfile/D_led1_dff_q[0]_i_15_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    10.818 r  regfile/D_led1_dff_q_reg[0]_i_7/O
                         net (fo=10, routed)          0.992    11.810    regfile/D_led1_dff_q_reg[0]_i_7_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.299    12.109 r  regfile/D_led1_dff_q[1]_i_8/O
                         net (fo=2, routed)           0.681    12.789    regfile/D_led1_dff_q[1]_i_8_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.913 r  regfile/D_led1_dff_q[0]_i_31/O
                         net (fo=1, routed)           0.643    13.556    regfile/D_led1_dff_q[0]_i_31_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.680 f  regfile/D_led1_dff_q[0]_i_30/O
                         net (fo=1, routed)           0.876    14.556    regfile/D_led1_dff_q[0]_i_30_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124    14.680 r  regfile/D_led1_dff_q[0]_i_28/O
                         net (fo=1, routed)           1.124    15.804    regfile/D_led1_dff_q[0]_i_28_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.124    15.928 r  regfile/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.654    16.581    regfile/D_led1_dff_q[0]_i_26_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.705 r  regfile/D_led1_dff_q[0]_i_25/O
                         net (fo=1, routed)           0.700    17.405    regfile/D_led1_dff_q[0]_i_25_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.529 r  regfile/D_led1_dff_q[0]_i_23/O
                         net (fo=1, routed)           1.031    18.560    regfile/D_led1_dff_q[0]_i_23_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.684 r  regfile/D_led1_dff_q[0]_i_22/O
                         net (fo=1, routed)           0.460    19.144    regfile/D_led1_dff_q[0]_i_22_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.268 r  regfile/D_led1_dff_q[0]_i_20/O
                         net (fo=1, routed)           0.424    19.692    regfile/D_led1_dff_q[0]_i_20_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  regfile/D_led1_dff_q[0]_i_19/O
                         net (fo=1, routed)           0.295    20.111    regfile/D_led1_dff_q[0]_i_19_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.235 r  regfile/D_led1_dff_q[0]_i_16/O
                         net (fo=1, routed)           0.403    20.637    regfile/D_led1_dff_q[0]_i_16_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.761 f  regfile/D_led1_dff_q[0]_i_11/O
                         net (fo=1, routed)           0.546    21.308    regfile/D_led1_dff_q[0]_i_11_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.432 f  regfile/D_led1_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.816    22.248    regfile/D_led1_dff_q[0]_i_4_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.372 r  regfile/D_led1_dff_q[0]_i_1/O
                         net (fo=19, routed)          1.151    23.523    regfile/M_alu_out[0]
    SLICE_X54Y74         LUT3 (Prop_lut3_I2_O)        0.124    23.647 f  regfile/FSM_onehot_D_state_q[6]_i_2/O
                         net (fo=2, routed)           0.607    24.255    regfile/FSM_onehot_D_state_q[6]_i_2_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124    24.379 r  regfile/FSM_onehot_D_state_q[5]_i_1/O
                         net (fo=1, routed)           0.000    24.379    regfile_n_8
    SLICE_X55Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.425   104.829    clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[5]/C
                         clock pessimism              0.294   105.123    
                         clock uncertainty           -0.035   105.088    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)        0.031   105.119    FSM_onehot_D_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                        105.119    
                         arrival time                         -24.379    
  -------------------------------------------------------------------
                         slack                                 80.740    

Slack (MET) :             80.788ns  (required time - arrival time)
  Source:                 FSM_onehot_D_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_D_state_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        19.252ns  (logic 3.436ns (17.848%)  route 15.816ns (82.152%))
  Logic Levels:           20  (LUT3=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 104.829 - 100.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  FSM_onehot_D_state_q_reg[5]/Q
                         net (fo=7, routed)           1.180     6.759    regfile/D_led1_dff_q[0]_i_9_0[5]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.152     6.911 f  regfile/D_led3_dff_q[31]_i_2/O
                         net (fo=12, routed)          0.866     7.777    regfile/FSM_onehot_D_state_q_reg[6]
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.332     8.109 r  regfile/D_led1_dff_q[29]_i_11/O
                         net (fo=65, routed)          2.367    10.477    regfile/FSM_onehot_D_state_q_reg[19]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.601 r  regfile/D_led1_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.000    10.601    regfile/D_led1_dff_q[0]_i_15_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    10.818 r  regfile/D_led1_dff_q_reg[0]_i_7/O
                         net (fo=10, routed)          0.992    11.810    regfile/D_led1_dff_q_reg[0]_i_7_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.299    12.109 f  regfile/D_led1_dff_q[1]_i_8/O
                         net (fo=2, routed)           0.681    12.789    regfile/D_led1_dff_q[1]_i_8_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.913 f  regfile/D_led1_dff_q[0]_i_31/O
                         net (fo=1, routed)           0.643    13.556    regfile/D_led1_dff_q[0]_i_31_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.680 r  regfile/D_led1_dff_q[0]_i_30/O
                         net (fo=1, routed)           0.876    14.556    regfile/D_led1_dff_q[0]_i_30_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124    14.680 f  regfile/D_led1_dff_q[0]_i_28/O
                         net (fo=1, routed)           1.124    15.804    regfile/D_led1_dff_q[0]_i_28_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.124    15.928 f  regfile/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.654    16.581    regfile/D_led1_dff_q[0]_i_26_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.705 f  regfile/D_led1_dff_q[0]_i_25/O
                         net (fo=1, routed)           0.700    17.405    regfile/D_led1_dff_q[0]_i_25_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.529 f  regfile/D_led1_dff_q[0]_i_23/O
                         net (fo=1, routed)           1.031    18.560    regfile/D_led1_dff_q[0]_i_23_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.684 f  regfile/D_led1_dff_q[0]_i_22/O
                         net (fo=1, routed)           0.460    19.144    regfile/D_led1_dff_q[0]_i_22_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.268 f  regfile/D_led1_dff_q[0]_i_20/O
                         net (fo=1, routed)           0.424    19.692    regfile/D_led1_dff_q[0]_i_20_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124    19.816 f  regfile/D_led1_dff_q[0]_i_19/O
                         net (fo=1, routed)           0.295    20.111    regfile/D_led1_dff_q[0]_i_19_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.235 f  regfile/D_led1_dff_q[0]_i_16/O
                         net (fo=1, routed)           0.403    20.637    regfile/D_led1_dff_q[0]_i_16_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.761 r  regfile/D_led1_dff_q[0]_i_11/O
                         net (fo=1, routed)           0.546    21.308    regfile/D_led1_dff_q[0]_i_11_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.432 r  regfile/D_led1_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.816    22.248    regfile/D_led1_dff_q[0]_i_4_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.372 f  regfile/D_led1_dff_q[0]_i_1/O
                         net (fo=19, routed)          1.151    23.523    regfile/M_alu_out[0]
    SLICE_X54Y74         LUT3 (Prop_lut3_I2_O)        0.124    23.647 r  regfile/FSM_onehot_D_state_q[6]_i_2/O
                         net (fo=2, routed)           0.607    24.255    regfile/FSM_onehot_D_state_q[6]_i_2_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.120    24.375 r  regfile/FSM_onehot_D_state_q[6]_i_1/O
                         net (fo=1, routed)           0.000    24.375    regfile_n_7
    SLICE_X55Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.425   104.829    clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[6]/C
                         clock pessimism              0.294   105.123    
                         clock uncertainty           -0.035   105.088    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)        0.075   105.163    FSM_onehot_D_state_q_reg[6]
  -------------------------------------------------------------------
                         required time                        105.163    
                         arrival time                         -24.375    
  -------------------------------------------------------------------
                         slack                                 80.788    

Slack (MET) :             81.260ns  (required time - arrival time)
  Source:                 FSM_onehot_D_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_D_state_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        18.748ns  (logic 3.316ns (17.687%)  route 15.432ns (82.313%))
  Logic Levels:           19  (LUT3=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 104.829 - 100.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  FSM_onehot_D_state_q_reg[5]/Q
                         net (fo=7, routed)           1.180     6.759    regfile/D_led1_dff_q[0]_i_9_0[5]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.152     6.911 f  regfile/D_led3_dff_q[31]_i_2/O
                         net (fo=12, routed)          0.866     7.777    regfile/FSM_onehot_D_state_q_reg[6]
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.332     8.109 r  regfile/D_led1_dff_q[29]_i_11/O
                         net (fo=65, routed)          2.367    10.477    regfile/FSM_onehot_D_state_q_reg[19]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.601 r  regfile/D_led1_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.000    10.601    regfile/D_led1_dff_q[0]_i_15_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    10.818 r  regfile/D_led1_dff_q_reg[0]_i_7/O
                         net (fo=10, routed)          0.992    11.810    regfile/D_led1_dff_q_reg[0]_i_7_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.299    12.109 r  regfile/D_led1_dff_q[1]_i_8/O
                         net (fo=2, routed)           0.681    12.789    regfile/D_led1_dff_q[1]_i_8_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.913 r  regfile/D_led1_dff_q[0]_i_31/O
                         net (fo=1, routed)           0.643    13.556    regfile/D_led1_dff_q[0]_i_31_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.680 f  regfile/D_led1_dff_q[0]_i_30/O
                         net (fo=1, routed)           0.876    14.556    regfile/D_led1_dff_q[0]_i_30_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124    14.680 r  regfile/D_led1_dff_q[0]_i_28/O
                         net (fo=1, routed)           1.124    15.804    regfile/D_led1_dff_q[0]_i_28_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.124    15.928 r  regfile/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.654    16.581    regfile/D_led1_dff_q[0]_i_26_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.705 r  regfile/D_led1_dff_q[0]_i_25/O
                         net (fo=1, routed)           0.700    17.405    regfile/D_led1_dff_q[0]_i_25_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.529 r  regfile/D_led1_dff_q[0]_i_23/O
                         net (fo=1, routed)           1.031    18.560    regfile/D_led1_dff_q[0]_i_23_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.684 r  regfile/D_led1_dff_q[0]_i_22/O
                         net (fo=1, routed)           0.460    19.144    regfile/D_led1_dff_q[0]_i_22_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.268 r  regfile/D_led1_dff_q[0]_i_20/O
                         net (fo=1, routed)           0.424    19.692    regfile/D_led1_dff_q[0]_i_20_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  regfile/D_led1_dff_q[0]_i_19/O
                         net (fo=1, routed)           0.295    20.111    regfile/D_led1_dff_q[0]_i_19_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.235 r  regfile/D_led1_dff_q[0]_i_16/O
                         net (fo=1, routed)           0.403    20.637    regfile/D_led1_dff_q[0]_i_16_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.761 f  regfile/D_led1_dff_q[0]_i_11/O
                         net (fo=1, routed)           0.546    21.308    regfile/D_led1_dff_q[0]_i_11_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.432 f  regfile/D_led1_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.816    22.248    regfile/D_led1_dff_q[0]_i_4_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.372 r  regfile/D_led1_dff_q[0]_i_1/O
                         net (fo=19, routed)          1.375    23.747    regfile/M_alu_out[0]
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    23.871 r  regfile/FSM_onehot_D_state_q[16]_i_1/O
                         net (fo=1, routed)           0.000    23.871    regfile_n_4
    SLICE_X52Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.425   104.829    clk_IBUF_BUFG
    SLICE_X52Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[16]/C
                         clock pessimism              0.258   105.087    
                         clock uncertainty           -0.035   105.052    
    SLICE_X52Y75         FDRE (Setup_fdre_C_D)        0.079   105.131    FSM_onehot_D_state_q_reg[16]
  -------------------------------------------------------------------
                         required time                        105.131    
                         arrival time                         -23.871    
  -------------------------------------------------------------------
                         slack                                 81.260    

Slack (MET) :             81.261ns  (required time - arrival time)
  Source:                 FSM_onehot_D_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_D_state_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        18.749ns  (logic 3.316ns (17.686%)  route 15.433ns (82.314%))
  Logic Levels:           19  (LUT3=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 104.829 - 100.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  FSM_onehot_D_state_q_reg[5]/Q
                         net (fo=7, routed)           1.180     6.759    regfile/D_led1_dff_q[0]_i_9_0[5]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.152     6.911 f  regfile/D_led3_dff_q[31]_i_2/O
                         net (fo=12, routed)          0.866     7.777    regfile/FSM_onehot_D_state_q_reg[6]
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.332     8.109 r  regfile/D_led1_dff_q[29]_i_11/O
                         net (fo=65, routed)          2.367    10.477    regfile/FSM_onehot_D_state_q_reg[19]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.601 r  regfile/D_led1_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.000    10.601    regfile/D_led1_dff_q[0]_i_15_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    10.818 r  regfile/D_led1_dff_q_reg[0]_i_7/O
                         net (fo=10, routed)          0.992    11.810    regfile/D_led1_dff_q_reg[0]_i_7_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.299    12.109 r  regfile/D_led1_dff_q[1]_i_8/O
                         net (fo=2, routed)           0.681    12.789    regfile/D_led1_dff_q[1]_i_8_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.913 r  regfile/D_led1_dff_q[0]_i_31/O
                         net (fo=1, routed)           0.643    13.556    regfile/D_led1_dff_q[0]_i_31_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.680 f  regfile/D_led1_dff_q[0]_i_30/O
                         net (fo=1, routed)           0.876    14.556    regfile/D_led1_dff_q[0]_i_30_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I2_O)        0.124    14.680 r  regfile/D_led1_dff_q[0]_i_28/O
                         net (fo=1, routed)           1.124    15.804    regfile/D_led1_dff_q[0]_i_28_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.124    15.928 r  regfile/D_led1_dff_q[0]_i_26/O
                         net (fo=1, routed)           0.654    16.581    regfile/D_led1_dff_q[0]_i_26_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.705 r  regfile/D_led1_dff_q[0]_i_25/O
                         net (fo=1, routed)           0.700    17.405    regfile/D_led1_dff_q[0]_i_25_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.529 r  regfile/D_led1_dff_q[0]_i_23/O
                         net (fo=1, routed)           1.031    18.560    regfile/D_led1_dff_q[0]_i_23_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.684 r  regfile/D_led1_dff_q[0]_i_22/O
                         net (fo=1, routed)           0.460    19.144    regfile/D_led1_dff_q[0]_i_22_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.268 r  regfile/D_led1_dff_q[0]_i_20/O
                         net (fo=1, routed)           0.424    19.692    regfile/D_led1_dff_q[0]_i_20_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124    19.816 r  regfile/D_led1_dff_q[0]_i_19/O
                         net (fo=1, routed)           0.295    20.111    regfile/D_led1_dff_q[0]_i_19_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.235 r  regfile/D_led1_dff_q[0]_i_16/O
                         net (fo=1, routed)           0.403    20.637    regfile/D_led1_dff_q[0]_i_16_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.761 f  regfile/D_led1_dff_q[0]_i_11/O
                         net (fo=1, routed)           0.546    21.308    regfile/D_led1_dff_q[0]_i_11_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.432 f  regfile/D_led1_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.816    22.248    regfile/D_led1_dff_q[0]_i_4_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.372 r  regfile/D_led1_dff_q[0]_i_1/O
                         net (fo=19, routed)          1.376    23.748    regfile/M_alu_out[0]
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    23.872 r  regfile/FSM_onehot_D_state_q[14]_i_1/O
                         net (fo=1, routed)           0.000    23.872    regfile_n_5
    SLICE_X52Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.425   104.829    clk_IBUF_BUFG
    SLICE_X52Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[14]/C
                         clock pessimism              0.258   105.087    
                         clock uncertainty           -0.035   105.052    
    SLICE_X52Y75         FDRE (Setup_fdre_C_D)        0.081   105.133    FSM_onehot_D_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                        105.133    
                         arrival time                         -23.872    
  -------------------------------------------------------------------
                         slack                                 81.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 FSM_onehot_D_state_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_D_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.552     1.496    clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  FSM_onehot_D_state_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  FSM_onehot_D_state_q_reg[11]/Q
                         net (fo=10, routed)          0.072     1.732    regfile/D_led1_dff_q[0]_i_9_0[11]
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.777 r  regfile/FSM_onehot_D_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.777    regfile_n_9
    SLICE_X53Y76         FDRE                                         r  FSM_onehot_D_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.819     2.009    clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  FSM_onehot_D_state_q_reg[1]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.092     1.601    FSM_onehot_D_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1943555153[1].io_button_cond/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1943555153[1].io_button_cond/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.586     1.530    forLoop_idx_0_1943555153[1].io_button_cond/sync/CLK
    SLICE_X58Y82         FDRE                                         r  forLoop_idx_0_1943555153[1].io_button_cond/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  forLoop_idx_0_1943555153[1].io_button_cond/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.119     1.790    forLoop_idx_0_1943555153[1].io_button_cond/sync/D_pipe_d__0[1]
    SLICE_X58Y81         FDRE                                         r  forLoop_idx_0_1943555153[1].io_button_cond/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.853     2.042    forLoop_idx_0_1943555153[1].io_button_cond/sync/CLK
    SLICE_X58Y81         FDRE                                         r  forLoop_idx_0_1943555153[1].io_button_cond/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.500     1.543    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.070     1.613    forLoop_idx_0_1943555153[1].io_button_cond/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.560     1.504    reset_cond/CLK
    SLICE_X55Y65         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.645 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.116     1.761    reset_cond/D_stage_d[2]
    SLICE_X54Y67         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.826     2.016    reset_cond/CLK
    SLICE_X54Y67         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X54Y67         FDPE (Hold_fdpe_C_D)         0.052     1.568    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FSM_onehot_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_D_state_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.552     1.496    clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  FSM_onehot_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.164     1.660 f  FSM_onehot_D_state_q_reg[3]/Q
                         net (fo=12, routed)          0.094     1.754    FSM_onehot_D_state_q_reg_n_0_[3]
    SLICE_X53Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  FSM_onehot_D_state_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.799    FSM_onehot_D_state_q[7]_i_1_n_0
    SLICE_X53Y76         FDRE                                         r  FSM_onehot_D_state_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.819     2.009    clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  FSM_onehot_D_state_q_reg[7]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.091     1.600    FSM_onehot_D_state_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 D_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.255%)  route 0.106ns (33.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.551     1.495    clk_IBUF_BUFG
    SLICE_X50Y75         FDRE                                         r  D_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  D_state_q_reg[4]/Q
                         net (fo=27, routed)          0.106     1.765    forLoop_idx_0_1943555153[4].io_button_cond/D_state_q_reg[1][4]
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  forLoop_idx_0_1943555153[4].io_button_cond/D_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    forLoop_idx_0_1943555153[4].io_button_cond_n_3
    SLICE_X51Y75         FDRE                                         r  D_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.818     2.008    clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  D_state_q_reg[3]/C
                         clock pessimism             -0.501     1.508    
    SLICE_X51Y75         FDRE (Hold_fdre_C_D)         0.092     1.600    D_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 D_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.045%)  route 0.107ns (33.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.551     1.495    clk_IBUF_BUFG
    SLICE_X50Y75         FDRE                                         r  D_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  D_state_q_reg[4]/Q
                         net (fo=27, routed)          0.107     1.766    forLoop_idx_0_1943555153[4].io_button_cond/D_state_q_reg[1][4]
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  forLoop_idx_0_1943555153[4].io_button_cond/D_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    forLoop_idx_0_1943555153[4].io_button_cond_n_4
    SLICE_X51Y75         FDRE                                         r  D_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.818     2.008    clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  D_state_q_reg[1]/C
                         clock pessimism             -0.501     1.508    
    SLICE_X51Y75         FDRE (Hold_fdre_C_D)         0.091     1.599    D_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.808%)  route 0.173ns (48.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.551     1.495    clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  D_state_q_reg[1]/Q
                         net (fo=26, routed)          0.173     1.809    regfile/Q[1]
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  regfile/D_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    regfile_n_1
    SLICE_X50Y75         FDRE                                         r  D_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.818     2.008    clk_IBUF_BUFG
    SLICE_X50Y75         FDRE                                         r  D_state_q_reg[2]/C
                         clock pessimism             -0.501     1.508    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)         0.121     1.629    D_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1943555153[3].io_button_cond/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1943555153[3].io_button_cond/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.586     1.530    forLoop_idx_0_1943555153[3].io_button_cond/sync/CLK
    SLICE_X58Y82         FDRE                                         r  forLoop_idx_0_1943555153[3].io_button_cond/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  forLoop_idx_0_1943555153[3].io_button_cond/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.172     1.843    forLoop_idx_0_1943555153[3].io_button_cond/sync/D_pipe_d__2[1]
    SLICE_X58Y82         FDRE                                         r  forLoop_idx_0_1943555153[3].io_button_cond/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.854     2.043    forLoop_idx_0_1943555153[3].io_button_cond/sync/CLK
    SLICE_X58Y82         FDRE                                         r  forLoop_idx_0_1943555153[3].io_button_cond/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X58Y82         FDRE (Hold_fdre_C_D)         0.070     1.600    forLoop_idx_0_1943555153[3].io_button_cond/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FSM_onehot_D_state_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_D_state_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.776%)  route 0.141ns (40.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.551     1.495    clk_IBUF_BUFG
    SLICE_X52Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  FSM_onehot_D_state_q_reg[12]/Q
                         net (fo=16, routed)          0.141     1.799    FSM_onehot_D_state_q_reg_n_0_[12]
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  FSM_onehot_D_state_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.844    FSM_onehot_D_state_q[10]_i_1_n_0
    SLICE_X53Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.818     2.008    clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  FSM_onehot_D_state_q_reg[10]/C
                         clock pessimism             -0.501     1.508    
    SLICE_X53Y75         FDRE (Hold_fdre_C_D)         0.091     1.599    FSM_onehot_D_state_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.554     1.498    counter/CLK
    SLICE_X57Y73         FDRE                                         r  counter/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  counter/D_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.747    counter/D_ctr_q_reg_n_0_[15]
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  counter/D_ctr_q_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.855    counter/D_ctr_q_reg[12]_i_1__3_n_4
    SLICE_X57Y73         FDRE                                         r  counter/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.819     2.009    counter/CLK
    SLICE_X57Y73         FDRE                                         r  counter/D_ctr_q_reg[15]/C
                         clock pessimism             -0.512     1.498    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.105     1.603    counter/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y74   D_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y75   D_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y75   D_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y75   D_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y75   D_state_q_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X53Y73   FSM_onehot_D_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y75   FSM_onehot_D_state_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y76   FSM_onehot_D_state_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y75   FSM_onehot_D_state_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y74   D_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y74   D_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y75   D_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y75   D_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y75   D_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y75   D_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y75   D_state_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y75   D_state_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y75   D_state_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y75   D_state_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y74   D_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y74   D_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y75   D_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y75   D_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y75   D_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y75   D_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y75   D_state_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y75   D_state_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y75   D_state_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y75   D_state_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_65
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.094ns  (logic 5.782ns (35.928%)  route 10.312ns (64.072%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  D_state_q_reg[1]/Q
                         net (fo=26, routed)          1.538     7.117    in_state_renderer/Q[1]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.241 r  in_state_renderer/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.241    in_state_renderer/i__carry_i_6_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.791 r  in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.791    in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.948 f  in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.080     9.028    in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry__0_n_2
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.329     9.357 r  in_state_renderer/io_segment_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.439     9.797    in_state_renderer/io_segment_OBUF[5]_inst_i_3_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.921 f  in_state_renderer/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.148    11.068    seg/ctr/io_segment_OBUF[5]_inst_i_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.192 r  seg/ctr/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.520    12.712    in_state_renderer/io_segment[0]
    SLICE_X48Y58         LUT5 (Prop_lut5_I1_O)        0.152    12.864 r  in_state_renderer/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.586    17.451    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.766    21.217 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.217    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.830ns  (logic 5.559ns (35.116%)  route 10.271ns (64.884%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  D_state_q_reg[1]/Q
                         net (fo=26, routed)          1.538     7.117    in_state_renderer/Q[1]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.241 r  in_state_renderer/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.241    in_state_renderer/i__carry_i_6_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.791 r  in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.791    in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.948 f  in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.080     9.028    in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry__0_n_2
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.329     9.357 r  in_state_renderer/io_segment_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.439     9.797    in_state_renderer/io_segment_OBUF[5]_inst_i_3_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.921 f  in_state_renderer/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.148    11.068    seg/ctr/io_segment_OBUF[5]_inst_i_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.192 r  seg/ctr/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.520    12.712    in_state_renderer/io_segment[0]
    SLICE_X48Y58         LUT5 (Prop_lut5_I3_O)        0.124    12.836 r  in_state_renderer/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.546    17.382    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    20.953 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.953    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.742ns  (logic 5.784ns (36.740%)  route 9.959ns (63.260%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  D_state_q_reg[1]/Q
                         net (fo=26, routed)          1.538     7.117    in_state_renderer/Q[1]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.241 r  in_state_renderer/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.241    in_state_renderer/i__carry_i_6_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.791 r  in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.791    in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.948 f  in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.080     9.028    in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry__0_n_2
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.329     9.357 r  in_state_renderer/io_segment_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.439     9.797    in_state_renderer/io_segment_OBUF[5]_inst_i_3_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.921 f  in_state_renderer/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.148    11.068    seg/ctr/io_segment_OBUF[5]_inst_i_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.192 r  seg/ctr/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.167    12.359    in_state_renderer/io_segment[0]
    SLICE_X48Y57         LUT4 (Prop_lut4_I1_O)        0.150    12.509 r  in_state_renderer/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.586    17.096    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.770    20.865 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.865    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.715ns  (logic 5.791ns (36.847%)  route 9.925ns (63.153%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  D_state_q_reg[1]/Q
                         net (fo=26, routed)          1.538     7.117    in_state_renderer/Q[1]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.241 r  in_state_renderer/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.241    in_state_renderer/i__carry_i_6_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.791 r  in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.791    in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.948 f  in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.080     9.028    in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry__0_n_2
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.329     9.357 r  in_state_renderer/io_segment_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.439     9.797    in_state_renderer/io_segment_OBUF[5]_inst_i_3_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.921 f  in_state_renderer/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.148    11.068    seg/ctr/io_segment_OBUF[5]_inst_i_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.192 r  seg/ctr/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.156    12.348    seg/ctr/D_state_q_reg[3]_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I2_O)        0.150    12.498 r  seg/ctr/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.564    17.062    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.777    20.838 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.838    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.528ns  (logic 5.567ns (35.849%)  route 9.962ns (64.151%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  D_state_q_reg[1]/Q
                         net (fo=26, routed)          1.538     7.117    in_state_renderer/Q[1]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.241 r  in_state_renderer/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.241    in_state_renderer/i__carry_i_6_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.791 r  in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.791    in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.948 f  in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.080     9.028    in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry__0_n_2
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.329     9.357 r  in_state_renderer/io_segment_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.439     9.797    in_state_renderer/io_segment_OBUF[5]_inst_i_3_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.921 f  in_state_renderer/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.148    11.068    seg/ctr/io_segment_OBUF[5]_inst_i_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.192 r  seg/ctr/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.167    12.359    in_state_renderer/io_segment[0]
    SLICE_X48Y57         LUT4 (Prop_lut4_I1_O)        0.124    12.483 r  in_state_renderer/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.589    17.073    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    20.651 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.651    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.454ns  (logic 5.556ns (35.951%)  route 9.898ns (64.049%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  D_state_q_reg[1]/Q
                         net (fo=26, routed)          1.538     7.117    in_state_renderer/Q[1]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.241 r  in_state_renderer/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.241    in_state_renderer/i__carry_i_6_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.791 r  in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.791    in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.948 f  in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.080     9.028    in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry__0_n_2
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.329     9.357 r  in_state_renderer/io_segment_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.439     9.797    in_state_renderer/io_segment_OBUF[5]_inst_i_3_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.921 f  in_state_renderer/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.148    11.068    seg/ctr/io_segment_OBUF[5]_inst_i_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.192 r  seg/ctr/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.156    12.348    seg/ctr/D_state_q_reg[3]_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I1_O)        0.124    12.472 r  seg/ctr/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.537    17.009    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    20.577 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.577    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.263ns  (logic 5.567ns (36.470%)  route 9.697ns (63.530%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  D_state_q_reg[1]/Q
                         net (fo=26, routed)          1.538     7.117    in_state_renderer/Q[1]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.241 r  in_state_renderer/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.241    in_state_renderer/i__carry_i_6_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.791 r  in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.791    in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.948 f  in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.080     9.028    in_state_renderer/L_73d8e029_remainder0_inferred__1/i__carry__0_n_2
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.329     9.357 r  in_state_renderer/io_segment_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.439     9.797    in_state_renderer/io_segment_OBUF[5]_inst_i_3_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.921 f  in_state_renderer/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.148    11.068    seg/ctr/io_segment_OBUF[5]_inst_i_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.192 r  seg/ctr/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.881    12.074    in_state_renderer/io_segment[0]
    SLICE_X48Y57         LUT4 (Prop_lut4_I1_O)        0.124    12.198 r  in_state_renderer/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.610    16.808    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    20.386 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.386    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.322ns  (logic 4.376ns (42.393%)  route 5.946ns (57.607%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    seg/ctr/CLK
    SLICE_X51Y74         FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.418     6.997    seg/ctr/S[1]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.150     7.147 r  seg/ctr/io_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.528    11.675    io_select_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.770    15.445 r  io_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.445    io_select[3]
    P9                                                                r  io_select[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.227ns  (logic 4.156ns (40.639%)  route 6.071ns (59.361%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    seg/ctr/CLK
    SLICE_X51Y74         FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.418     6.997    seg/ctr/S[1]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.121 r  seg/ctr/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.653    11.774    io_select_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.576    15.350 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.350    io_select[1]
    R8                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.073ns  (logic 4.390ns (43.578%)  route 5.683ns (56.422%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.539     5.123    seg/ctr/CLK
    SLICE_X51Y74         FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.863     6.442    seg/ctr/S[1]
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.150     6.592 r  seg/ctr/io_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.821    11.412    io_select_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.784    15.196 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.196    io_select[0]
    P8                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regfile/D_led2_dff_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.389ns (80.750%)  route 0.331ns (19.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.583     1.527    regfile/CLK
    SLICE_X61Y70         FDRE                                         r  regfile/D_led2_dff_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  regfile/D_led2_dff_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.331     1.999    lopt
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.247 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.247    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led1_dff_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.406ns (80.517%)  route 0.340ns (19.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.583     1.527    regfile/CLK
    SLICE_X64Y71         FDSE                                         r  regfile/D_led1_dff_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDSE (Prop_fdse_C_Q)         0.164     1.691 r  regfile/D_led1_dff_q_reg[6]/Q
                         net (fo=4, routed)           0.340     2.031    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.273 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.273    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led2_dff_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.386ns (79.094%)  route 0.366ns (20.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.581     1.525    regfile/CLK
    SLICE_X65Y76         FDRE                                         r  regfile/D_led2_dff_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  regfile/D_led2_dff_q_reg[4]/Q
                         net (fo=2, routed)           0.366     2.032    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.277 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.277    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led3_dff_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.368ns (76.774%)  route 0.414ns (23.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.583     1.527    regfile/CLK
    SLICE_X65Y72         FDRE                                         r  regfile/D_led3_dff_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  regfile/D_led3_dff_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.414     2.082    lopt_5
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.308 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.308    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led2_dff_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.391ns (77.993%)  route 0.392ns (22.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.583     1.527    regfile/CLK
    SLICE_X65Y71         FDSE                                         r  regfile/D_led2_dff_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  regfile/D_led2_dff_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.392     2.060    lopt_1
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.310 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.310    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led3_dff_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.367ns (76.549%)  route 0.419ns (23.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.584     1.528    regfile/CLK
    SLICE_X63Y70         FDRE                                         r  regfile/D_led3_dff_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  regfile/D_led3_dff_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.419     2.087    lopt_4
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.313 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.313    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led3_dff_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.363ns (75.093%)  route 0.452ns (24.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.583     1.527    regfile/CLK
    SLICE_X65Y72         FDRE                                         r  regfile/D_led3_dff_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  regfile/D_led3_dff_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.452     2.120    lopt_6
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.342 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.342    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led2_dff_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.400ns (76.948%)  route 0.419ns (23.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.581     1.525    regfile/CLK
    SLICE_X65Y76         FDRE                                         r  regfile/D_led2_dff_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  regfile/D_led2_dff_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.419     2.085    lopt_3
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.344 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.344    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led2_dff_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.395ns (76.621%)  route 0.426ns (23.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.581     1.525    regfile/CLK
    SLICE_X65Y76         FDSE                                         r  regfile/D_led2_dff_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDSE (Prop_fdse_C_Q)         0.141     1.666 r  regfile/D_led2_dff_q_reg[5]/Q
                         net (fo=2, routed)           0.426     2.091    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.345 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.345    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/D_led1_dff_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.383ns (75.838%)  route 0.441ns (24.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.589     1.533    regfile/CLK
    SLICE_X63Y64         FDRE                                         r  regfile/D_led1_dff_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  regfile/D_led1_dff_q_reg[7]/Q
                         net (fo=3, routed)           0.441     2.115    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.357 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.357    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_65

Max Delay           272 Endpoints
Min Delay           272 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_dff_5_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.743ns  (logic 1.510ns (15.498%)  route 8.233ns (84.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         8.233     9.743    regfile/SR[0]
    SLICE_X64Y74         FDRE                                         r  regfile/D_dff_5_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.492     4.896    regfile/CLK
    SLICE_X64Y74         FDRE                                         r  regfile/D_dff_5_q_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_dff_5_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.743ns  (logic 1.510ns (15.498%)  route 8.233ns (84.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         8.233     9.743    regfile/SR[0]
    SLICE_X64Y74         FDRE                                         r  regfile/D_dff_5_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.492     4.896    regfile/CLK
    SLICE_X64Y74         FDRE                                         r  regfile/D_dff_5_q_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_dff_7_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.743ns  (logic 1.510ns (15.498%)  route 8.233ns (84.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         8.233     9.743    regfile/SR[0]
    SLICE_X65Y74         FDRE                                         r  regfile/D_dff_7_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.492     4.896    regfile/CLK
    SLICE_X65Y74         FDRE                                         r  regfile/D_dff_7_q_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_dff_7_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.743ns  (logic 1.510ns (15.498%)  route 8.233ns (84.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         8.233     9.743    regfile/SR[0]
    SLICE_X65Y74         FDRE                                         r  regfile/D_dff_7_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.492     4.896    regfile/CLK
    SLICE_X65Y74         FDRE                                         r  regfile/D_dff_7_q_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_led1_dff_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.615ns  (logic 1.510ns (15.704%)  route 8.105ns (84.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         8.105     9.615    regfile/SR[0]
    SLICE_X60Y73         FDRE                                         r  regfile/D_led1_dff_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.493     4.897    regfile/CLK
    SLICE_X60Y73         FDRE                                         r  regfile/D_led1_dff_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_score_dff_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.615ns  (logic 1.510ns (15.704%)  route 8.105ns (84.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         8.105     9.615    regfile/SR[0]
    SLICE_X61Y73         FDRE                                         r  regfile/D_score_dff_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.493     4.897    regfile/CLK
    SLICE_X61Y73         FDRE                                         r  regfile/D_score_dff_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_score_dff_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.615ns  (logic 1.510ns (15.704%)  route 8.105ns (84.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         8.105     9.615    regfile/SR[0]
    SLICE_X61Y73         FDRE                                         r  regfile/D_score_dff_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.493     4.897    regfile/CLK
    SLICE_X61Y73         FDRE                                         r  regfile/D_score_dff_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_score_dff_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.615ns  (logic 1.510ns (15.704%)  route 8.105ns (84.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         8.105     9.615    regfile/SR[0]
    SLICE_X61Y73         FDRE                                         r  regfile/D_score_dff_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.493     4.897    regfile/CLK
    SLICE_X61Y73         FDRE                                         r  regfile/D_score_dff_q_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_dff_5_q_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.573ns  (logic 1.510ns (15.771%)  route 8.064ns (84.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         8.064     9.573    regfile/SR[0]
    SLICE_X58Y73         FDRE                                         r  regfile/D_dff_5_q_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.493     4.897    regfile/CLK
    SLICE_X58Y73         FDRE                                         r  regfile/D_dff_5_q_reg[30]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_clk_dff_q_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.569ns  (logic 1.510ns (15.779%)  route 8.059ns (84.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         8.059     9.569    regfile/SR[0]
    SLICE_X59Y73         FDRE                                         r  regfile/D_clk_dff_q_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.493     4.897    regfile/CLK
    SLICE_X59Y73         FDRE                                         r  regfile/D_clk_dff_q_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1943555153[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.257ns (35.257%)  route 0.471ns (64.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.471     0.728    forLoop_idx_0_1943555153[1].io_button_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X58Y82         FDRE                                         r  forLoop_idx_0_1943555153[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.854     2.043    forLoop_idx_0_1943555153[1].io_button_cond/sync/CLK
    SLICE_X58Y82         FDRE                                         r  forLoop_idx_0_1943555153[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1943555153[0].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.260ns (28.196%)  route 0.662ns (71.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.662     0.922    forLoop_idx_0_1943555153[0].io_button_cond/sync/D[0]
    SLICE_X53Y81         FDRE                                         r  forLoop_idx_0_1943555153[0].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.825     2.015    forLoop_idx_0_1943555153[0].io_button_cond/sync/CLK
    SLICE_X53Y81         FDRE                                         r  forLoop_idx_0_1943555153[0].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            forLoop_idx_0_1943555153[3].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.270ns (25.651%)  route 0.781ns (74.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.781     1.051    forLoop_idx_0_1943555153[3].io_button_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X58Y82         FDRE                                         r  forLoop_idx_0_1943555153[3].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.854     2.043    forLoop_idx_0_1943555153[3].io_button_cond/sync/CLK
    SLICE_X58Y82         FDRE                                         r  forLoop_idx_0_1943555153[3].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            forLoop_idx_0_1943555153[4].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.098ns  (logic 0.296ns (14.127%)  route 1.802ns (85.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           1.802     2.098    forLoop_idx_0_1943555153[4].io_button_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X50Y79         FDRE                                         r  forLoop_idx_0_1943555153[4].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.823     2.013    forLoop_idx_0_1943555153[4].io_button_cond/sync/CLK
    SLICE_X50Y79         FDRE                                         r  forLoop_idx_0_1943555153[4].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_score_dff_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.277ns (12.860%)  route 1.880ns (87.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         1.880     2.157    regfile/SR[0]
    SLICE_X49Y66         FDRE                                         r  regfile/D_score_dff_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.826     2.016    regfile/CLK
    SLICE_X49Y66         FDRE                                         r  regfile/D_score_dff_q_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_score_dff_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.277ns (12.860%)  route 1.880ns (87.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         1.880     2.157    regfile/SR[0]
    SLICE_X49Y66         FDRE                                         r  regfile/D_score_dff_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.826     2.016    regfile/CLK
    SLICE_X49Y66         FDRE                                         r  regfile/D_score_dff_q_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_led3_dff_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.161ns  (logic 0.277ns (12.834%)  route 1.884ns (87.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         1.884     2.161    regfile/SR[0]
    SLICE_X48Y66         FDRE                                         r  regfile/D_led3_dff_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.826     2.016    regfile/CLK
    SLICE_X48Y66         FDRE                                         r  regfile/D_led3_dff_q_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_led3_dff_q_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.161ns  (logic 0.277ns (12.834%)  route 1.884ns (87.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         1.884     2.161    regfile/SR[0]
    SLICE_X48Y66         FDSE                                         r  regfile/D_led3_dff_q_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.826     2.016    regfile/CLK
    SLICE_X48Y66         FDSE                                         r  regfile/D_led3_dff_q_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_led2_dff_q_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.184ns  (logic 0.277ns (12.703%)  route 1.906ns (87.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         1.906     2.184    regfile/SR[0]
    SLICE_X49Y65         FDSE                                         r  regfile/D_led2_dff_q_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.827     2.017    regfile/CLK
    SLICE_X49Y65         FDSE                                         r  regfile/D_led2_dff_q_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            regfile/D_led3_dff_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.220ns  (logic 0.277ns (12.493%)  route 1.943ns (87.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=265, routed)         1.943     2.220    regfile/SR[0]
    SLICE_X49Y67         FDRE                                         r  regfile/D_led3_dff_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.825     2.015    regfile/CLK
    SLICE_X49Y67         FDRE                                         r  regfile/D_led3_dff_q_reg[21]/C





