# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do WireShark_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib Wire_Shark
# vmap Wire_Shark Wire_Shark
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap Wire_Shark Wire_Shark 
# Modifying modelsim.ini
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/wire_shark.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:04 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/wire_shark.v 
# -- Compiling module Wire_Shark
# 
# Top level modules:
# 	Wire_Shark
# End time: 13:35:04 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_sgdma_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:04 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_sgdma_rx.v 
# -- Compiling module control_status_slave_which_resides_within_Wire_Shark_SGDMA_RX
# -- Compiling module descriptor_read_which_resides_within_Wire_Shark_SGDMA_RX_control_bits_fifo
# -- Compiling module descriptor_read_which_resides_within_Wire_Shark_SGDMA_RX
# -- Compiling module descriptor_write_which_resides_within_Wire_Shark_SGDMA_RX
# -- Compiling module Wire_Shark_SGDMA_RX_chain
# -- Compiling module Wire_Shark_SGDMA_RX_command_grabber
# -- Compiling module sixteen_bit_byteenable_FSM_which_resides_within_Wire_Shark_SGDMA_RX
# -- Compiling module thirty_two_bit_byteenable_FSM_which_resides_within_Wire_Shark_SGDMA_RX
# -- Compiling module byteenable_gen_which_resides_within_Wire_Shark_SGDMA_RX
# -- Compiling module Wire_Shark_SGDMA_RX_m_write
# -- Compiling module Wire_Shark_SGDMA_RX_command_fifo
# -- Compiling module Wire_Shark_SGDMA_RX_desc_address_fifo
# -- Compiling module Wire_Shark_SGDMA_RX_status_token_fifo
# -- Compiling module Wire_Shark_SGDMA_RX
# 
# Top level modules:
# 	Wire_Shark_SGDMA_RX
# End time: 13:35:05 on Apr 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_sgdma_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:05 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_sgdma_tx.v 
# -- Compiling module control_status_slave_which_resides_within_Wire_Shark_SGDMA_TX
# -- Compiling module descriptor_read_which_resides_within_Wire_Shark_SGDMA_TX_control_bits_fifo
# -- Compiling module descriptor_read_which_resides_within_Wire_Shark_SGDMA_TX
# -- Compiling module descriptor_write_which_resides_within_Wire_Shark_SGDMA_TX
# -- Compiling module Wire_Shark_SGDMA_TX_chain
# -- Compiling module Wire_Shark_SGDMA_TX_command_grabber
# -- Compiling module Wire_Shark_SGDMA_TX_m_read
# -- Compiling module Wire_Shark_SGDMA_TX_m_readfifo_m_readfifo
# -- Compiling module Wire_Shark_SGDMA_TX_m_readfifo
# -- Compiling module Wire_Shark_SGDMA_TX_command_fifo
# -- Compiling module Wire_Shark_SGDMA_TX_desc_address_fifo
# -- Compiling module Wire_Shark_SGDMA_TX_status_token_fifo
# -- Compiling module Wire_Shark_SGDMA_TX
# 
# Top level modules:
# 	Wire_Shark_SGDMA_TX
# End time: 13:35:05 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_tse_mac.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:05 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_tse_mac.v 
# -- Compiling module Wire_Shark_TSE_MAC
# 
# Top level modules:
# 	Wire_Shark_TSE_MAC
# End time: 13:35:05 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_uart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:05 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_uart.v 
# -- Compiling module Wire_Shark_UART_sim_scfifo_w
# -- Compiling module Wire_Shark_UART_scfifo_w
# -- Compiling module Wire_Shark_UART_sim_scfifo_r
# -- Compiling module Wire_Shark_UART_scfifo_r
# -- Compiling module Wire_Shark_UART
# 
# Top level modules:
# 	Wire_Shark_UART
# End time: 13:35:05 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:05 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter.v 
# -- Compiling module Wire_Shark_avalon_st_adapter
# 
# Top level modules:
# 	Wire_Shark_avalon_st_adapter
# End time: 13:35:05 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:05 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_001.v 
# -- Compiling module Wire_Shark_avalon_st_adapter_001
# 
# Top level modules:
# 	Wire_Shark_avalon_st_adapter_001
# End time: 13:35:05 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:05 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_002.v 
# -- Compiling module Wire_Shark_avalon_st_adapter_002
# 
# Top level modules:
# 	Wire_Shark_avalon_st_adapter_002
# End time: 13:35:05 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_descriptor_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:05 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_descriptor_memory.v 
# -- Compiling module Wire_Shark_descriptor_memory
# 
# Top level modules:
# 	Wire_Shark_descriptor_memory
# End time: 13:35:05 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:05 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0.v 
# -- Compiling module Wire_Shark_mm_interconnect_0
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0
# End time: 13:35:05 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:05 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Wire_Shark_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_avalon_st_adapter
# End time: 13:35:05 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_nios2e.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:05 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_nios2e.v 
# -- Compiling module Wire_Shark_nios2e
# 
# Top level modules:
# 	Wire_Shark_nios2e
# End time: 13:35:06 on Apr 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_nios2e_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:06 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_nios2e_cpu.v 
# -- Compiling module Wire_Shark_nios2e_cpu_register_bank_a_module
# -- Compiling module Wire_Shark_nios2e_cpu_register_bank_b_module
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_oci_debug
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_oci_break
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_oci_xbrk
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_oci_dbrk
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_oci_itrace
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_oci_td_mode
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_oci_dtrace
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_oci_fifo
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_oci_pib
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_oci_im
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_performance_monitors
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_avalon_reg
# -- Compiling module Wire_Shark_nios2e_cpu_ociram_sp_ram_module
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_ocimem
# -- Compiling module Wire_Shark_nios2e_cpu_nios2_oci
# -- Compiling module Wire_Shark_nios2e_cpu
# 
# Top level modules:
# 	Wire_Shark_nios2e_cpu_nios2_performance_monitors
# 	Wire_Shark_nios2e_cpu
# End time: 13:35:06 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_nios2e_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:06 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_nios2e_cpu_debug_slave_sysclk.v 
# -- Compiling module Wire_Shark_nios2e_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	Wire_Shark_nios2e_cpu_debug_slave_sysclk
# End time: 13:35:06 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_nios2e_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:06 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_nios2e_cpu_debug_slave_tck.v 
# -- Compiling module Wire_Shark_nios2e_cpu_debug_slave_tck
# 
# Top level modules:
# 	Wire_Shark_nios2e_cpu_debug_slave_tck
# End time: 13:35:06 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_nios2e_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:06 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_nios2e_cpu_debug_slave_wrapper.v 
# -- Compiling module Wire_Shark_nios2e_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	Wire_Shark_nios2e_cpu_debug_slave_wrapper
# End time: 13:35:06 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_nios2e_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:06 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_nios2e_cpu_test_bench.v 
# -- Compiling module Wire_Shark_nios2e_cpu_test_bench
# 
# Top level modules:
# 	Wire_Shark_nios2e_cpu_test_bench
# End time: 13:35:06 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_onchip_memory_nios.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:06 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_onchip_memory_nios.v 
# -- Compiling module Wire_Shark_onchip_memory_nios
# 
# Top level modules:
# 	Wire_Shark_onchip_memory_nios
# End time: 13:35:06 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:06 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_pll_0.v 
# -- Compiling module Wire_Shark_pll_0
# 
# Top level modules:
# 	Wire_Shark_pll_0
# End time: 13:35:06 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:06 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:35:06 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:06 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:35:06 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:07 on Apr 29,2022
# vlog -reportprogress 300 -vlog01compat -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:35:07 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_001_data_format_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:07 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_001_data_format_adapter_0.sv 
# -- Compiling module Wire_Shark_avalon_st_adapter_001_data_format_adapter_0
# 
# Top level modules:
# 	Wire_Shark_avalon_st_adapter_001_data_format_adapter_0
# End time: 13:35:07 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_001_timing_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:07 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_001_timing_adapter_0.sv 
# -- Compiling module Wire_Shark_avalon_st_adapter_001_timing_adapter_0
# 
# Top level modules:
# 	Wire_Shark_avalon_st_adapter_001_timing_adapter_0
# End time: 13:35:07 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_002_channel_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:07 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_002_channel_adapter_0.sv 
# -- Compiling module Wire_Shark_avalon_st_adapter_002_channel_adapter_0
# 
# Top level modules:
# 	Wire_Shark_avalon_st_adapter_002_channel_adapter_0
# End time: 13:35:07 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_002_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:07 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_002_error_adapter_0.sv 
# -- Compiling module Wire_Shark_avalon_st_adapter_002_error_adapter_0
# 
# Top level modules:
# 	Wire_Shark_avalon_st_adapter_002_error_adapter_0
# End time: 13:35:07 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_002_timing_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:07 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_002_timing_adapter_0.sv 
# -- Compiling module Wire_Shark_avalon_st_adapter_002_timing_adapter_0
# 
# Top level modules:
# 	Wire_Shark_avalon_st_adapter_002_timing_adapter_0
# End time: 13:35:07 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_002_timing_adapter_0_fifo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:07 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_002_timing_adapter_0_fifo.sv 
# -- Compiling module Wire_Shark_avalon_st_adapter_002_timing_adapter_0_fifo
# 
# Top level modules:
# 	Wire_Shark_avalon_st_adapter_002_timing_adapter_0_fifo
# End time: 13:35:07 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:07 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Wire_Shark_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Wire_Shark_avalon_st_adapter_error_adapter_0
# End time: 13:35:07 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_demultiplexer_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:07 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_demultiplexer_0.sv 
# -- Compiling module Wire_Shark_demultiplexer_0
# -- Compiling module Wire_Shark_demultiplexer_0_1stage_pipeline
# 
# Top level modules:
# 	Wire_Shark_demultiplexer_0
# End time: 13:35:07 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:07 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_irq_mapper.sv 
# -- Compiling module Wire_Shark_irq_mapper
# 
# Top level modules:
# 	Wire_Shark_irq_mapper
# End time: 13:35:07 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:08 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 13:35:08 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:08 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_cmd_demux
# End time: 13:35:08 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:08 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_cmd_demux_001
# End time: 13:35:08 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_cmd_demux_005.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:08 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_cmd_demux_005.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_cmd_demux_005
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_cmd_demux_005
# End time: 13:35:08 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:08 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_cmd_mux
# End time: 13:35:08 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_cmd_mux_005.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:08 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_cmd_mux_005.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_cmd_mux_005
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_cmd_mux_005
# End time: 13:35:08 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_cmd_mux_006.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:08 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_cmd_mux_006.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_cmd_mux_006
# End time: 13:35:08 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_cmd_mux_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:08 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_cmd_mux_007.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_cmd_mux_007
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_cmd_mux_007
# End time: 13:35:08 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:08 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_router_default_decode
# -- Compiling module Wire_Shark_mm_interconnect_0_router
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_router
# End time: 13:35:08 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:08 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router_001.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_router_001_default_decode
# -- Compiling module Wire_Shark_mm_interconnect_0_router_001
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_router_001
# End time: 13:35:08 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:09 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router_005.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_router_005_default_decode
# -- Compiling module Wire_Shark_mm_interconnect_0_router_005
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_router_005
# End time: 13:35:09 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:09 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router_006.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_router_006_default_decode
# -- Compiling module Wire_Shark_mm_interconnect_0_router_006
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_router_006
# End time: 13:35:09 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router_008.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:09 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router_008.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_router_008_default_decode
# -- Compiling module Wire_Shark_mm_interconnect_0_router_008
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_router_008
# End time: 13:35:09 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router_013.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:09 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router_013.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_router_013_default_decode
# -- Compiling module Wire_Shark_mm_interconnect_0_router_013
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_router_013
# End time: 13:35:09 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router_014.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:09 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router_014.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_router_014_default_decode
# -- Compiling module Wire_Shark_mm_interconnect_0_router_014
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_router_014
# End time: 13:35:09 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router_015.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:09 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_router_015.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_router_015_default_decode
# -- Compiling module Wire_Shark_mm_interconnect_0_router_015
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_router_015
# End time: 13:35:09 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_rsp_demux_006.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:09 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_rsp_demux_006.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_rsp_demux_006
# End time: 13:35:09 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_rsp_demux_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:09 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_rsp_demux_007.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_rsp_demux_007
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_rsp_demux_007
# End time: 13:35:09 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:09 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_rsp_mux
# End time: 13:35:09 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:09 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_rsp_mux_001
# End time: 13:35:09 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_rsp_mux_005.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:09 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/wire_shark_mm_interconnect_0_rsp_mux_005.sv 
# -- Compiling module Wire_Shark_mm_interconnect_0_rsp_mux_005
# 
# Top level modules:
# 	Wire_Shark_mm_interconnect_0_rsp_mux_005
# End time: 13:35:10 on Apr 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:10 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:35:10 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:10 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:35:10 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:10 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:35:10 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:10 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:35:10 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:10 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:35:10 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work Wire_Shark +incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:10 on Apr 29,2022
# vlog -reportprogress 300 -sv -work Wire_Shark "+incdir+c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules" c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:35:10 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/WireShark.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:10 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/WireShark.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity WireShark
# -- Compiling architecture rtl of WireShark
# End time: 13:35:11 on Apr 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work Wire_Shark {c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/packetfilter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:11 on Apr 29,2022
# vcom -reportprogress 300 -93 -work Wire_Shark c:/users/nikol/onedrive/documents/complex_digital_sys/de10-standard_v.1.0.1_systembuilder/codegenerated/de10_standard/wireshark/db/ip/wire_shark/submodules/packetfilter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PacketFilter
# -- Compiling architecture rtl of PacketFilter
# End time: 13:35:11 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim Wire_Shark.packetfilter
# vsim Wire_Shark.packetfilter 
# Start time: 13:35:24 on Apr 29,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading Wire_Shark.packetfilter(rtl)
vcom -reportprogress 300 -work work C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/PacketFilter_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:18 on Apr 29,2022
# vcom -reportprogress 300 -work work C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/PacketFilter_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PacketFilter_tb
# -- Compiling architecture tb of PacketFilter_tb
# ** Error: (vcom-11) Could not find work.packetfilter.
# ** Error (suppressible): C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/PacketFilter_tb.vhd(37): (vcom-1195) Cannot find expanded name "work.PacketFilter".
# ** Error: C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/PacketFilter_tb.vhd(37): Unknown expanded name.
# ** Error: C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/PacketFilter_tb.vhd(47): VHDL Compiler exiting
# End time: 13:36:18 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/PacketFilter_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:58 on Apr 29,2022
# vcom -reportprogress 300 -work work C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/PacketFilter_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
