

================================================================
== Vitis HLS Report for 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s'
================================================================
* Date:           Mon Jan 29 11:40:04 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        line_buffer_code_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  4.503 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16801|    54241|  0.112 ms|  0.361 ms|  16801|  54241|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_2_Push_pixel  |    16800|    54240|  35 ~ 113|          -|          -|   480|        no|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%num_ker = alloca i32 1"   --->   Operation 9 'alloca' 'num_ker' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read" [./CNN.h:53]   --->   Operation 11 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i64 %p_read_1" [./CNN.h:53]   --->   Operation 12 'bitcast' 'bitcast_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln44 = store i9 0, i9 %indvar_flatten" [./CNN.h:44]   --->   Operation 13 'store' 'store_ln44' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln44 = store i5 0, i5 %num_ker" [./CNN.h:44]   --->   Operation 14 'store' 'store_ln44' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln44 = store i5 0, i5 %i" [./CNN.h:44]   --->   Operation 15 'store' 'store_ln44' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln44 = br void" [./CNN.h:44]   --->   Operation 16 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.62>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%num_ker_1 = load i5 %num_ker"   --->   Operation 17 'load' 'num_ker_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [./CNN.h:44]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i5 %num_ker_1" [./CNN.h:44]   --->   Operation 19 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = trunc i5 %num_ker_1"   --->   Operation 20 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0"   --->   Operation 21 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl"   --->   Operation 22 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.70ns)   --->   "%empty_20 = add i8 %p_shl_cast, i8 %zext_ln44" [./CNN.h:44]   --->   Operation 23 'add' 'empty_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.59ns)   --->   "%icmp_ln44 = icmp_eq  i9 %indvar_flatten_load, i9 480" [./CNN.h:44]   --->   Operation 24 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.71ns)   --->   "%add_ln44 = add i9 %indvar_flatten_load, i9 1" [./CNN.h:44]   --->   Operation 25 'add' 'add_ln44' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split6, void" [./CNN.h:44]   --->   Operation 26 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [./CNN.h:45]   --->   Operation 27 'load' 'i_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.63ns)   --->   "%icmp_ln45 = icmp_eq  i5 %i_load, i5 30" [./CNN.h:45]   --->   Operation 28 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.27ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i5 0, i5 %i_load" [./CNN.h:44]   --->   Operation 29 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln44_9 = add i5 %num_ker_1, i5 1" [./CNN.h:44]   --->   Operation 30 'add' 'add_ln44_9' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i5 %add_ln44_9" [./CNN.h:44]   --->   Operation 31 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_22 = trunc i5 %add_ln44_9" [./CNN.h:44]   --->   Operation 32 'trunc' 'empty_22' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_22, i3 0" [./CNN.h:44]   --->   Operation 33 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i7 %p_shl_mid1" [./CNN.h:44]   --->   Operation 34 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%p_mid1 = add i8 %p_shl_cast_mid1, i8 %zext_ln44_1" [./CNN.h:44]   --->   Operation 35 'add' 'p_mid1' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.27ns)   --->   "%select_ln44_1 = select i1 %icmp_ln45, i5 %add_ln44_9, i5 %num_ker_1" [./CNN.h:44]   --->   Operation 36 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i5 %select_ln44_1" [./CNN.h:44]   --->   Operation 37 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bias_conv1_addr = getelementptr i64 %bias_conv1, i64 0, i64 %zext_ln44_2" [./CNN.h:44]   --->   Operation 38 'getelementptr' 'bias_conv1_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.71ns)   --->   "%bias_conv1_load = load i4 %bias_conv1_addr" [./CNN.h:44]   --->   Operation 39 'load' 'bias_conv1_load' <Predicate = (!icmp_ln44)> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 16> <ROM>
ST_2 : Operation 40 [1/1] (0.30ns)   --->   "%select_ln44_2 = select i1 %icmp_ln45, i8 %p_mid1, i8 %empty_20" [./CNN.h:44]   --->   Operation 40 'select' 'select_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i8 %select_ln44_2" [./CNN.h:44]   --->   Operation 41 'zext' 'zext_ln44_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_conv1_addr = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_3" [./CNN.h:87]   --->   Operation 42 'getelementptr' 'kernel_conv1_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.20ns)   --->   "%kernel_conv1_load = load i8 %kernel_conv1_addr" [./CNN.h:44]   --->   Operation 43 'load' 'kernel_conv1_load' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln44_1 = add i8 %select_ln44_2, i8 1" [./CNN.h:44]   --->   Operation 44 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i8 %add_ln44_1" [./CNN.h:44]   --->   Operation 45 'zext' 'zext_ln44_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_1 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_4" [./CNN.h:87]   --->   Operation 46 'getelementptr' 'kernel_conv1_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.20ns)   --->   "%kernel_conv1_load_1 = load i8 %kernel_conv1_addr_1" [./CNN.h:44]   --->   Operation 47 'load' 'kernel_conv1_load_1' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln44_2 = add i8 %select_ln44_2, i8 2" [./CNN.h:44]   --->   Operation 48 'add' 'add_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i8 %add_ln44_2" [./CNN.h:44]   --->   Operation 49 'zext' 'zext_ln44_5' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_2 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_5" [./CNN.h:87]   --->   Operation 50 'getelementptr' 'kernel_conv1_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.20ns)   --->   "%kernel_conv1_load_2 = load i8 %kernel_conv1_addr_2" [./CNN.h:44]   --->   Operation 51 'load' 'kernel_conv1_load_2' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln44_3 = add i8 %select_ln44_2, i8 3" [./CNN.h:44]   --->   Operation 52 'add' 'add_ln44_3' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i8 %add_ln44_3" [./CNN.h:44]   --->   Operation 53 'zext' 'zext_ln44_6' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_3 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_6" [./CNN.h:87]   --->   Operation 54 'getelementptr' 'kernel_conv1_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (1.20ns)   --->   "%kernel_conv1_load_3 = load i8 %kernel_conv1_addr_3" [./CNN.h:44]   --->   Operation 55 'load' 'kernel_conv1_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln44_4 = add i8 %select_ln44_2, i8 4" [./CNN.h:44]   --->   Operation 56 'add' 'add_ln44_4' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i8 %add_ln44_4" [./CNN.h:44]   --->   Operation 57 'zext' 'zext_ln44_7' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_4 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_7" [./CNN.h:87]   --->   Operation 58 'getelementptr' 'kernel_conv1_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (1.20ns)   --->   "%kernel_conv1_load_4 = load i8 %kernel_conv1_addr_4" [./CNN.h:44]   --->   Operation 59 'load' 'kernel_conv1_load_4' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln44_5 = add i8 %select_ln44_2, i8 5" [./CNN.h:44]   --->   Operation 60 'add' 'add_ln44_5' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln44_8 = zext i8 %add_ln44_5" [./CNN.h:44]   --->   Operation 61 'zext' 'zext_ln44_8' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_5 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_8" [./CNN.h:87]   --->   Operation 62 'getelementptr' 'kernel_conv1_addr_5' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (1.20ns)   --->   "%kernel_conv1_load_5 = load i8 %kernel_conv1_addr_5" [./CNN.h:44]   --->   Operation 63 'load' 'kernel_conv1_load_5' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 64 [1/1] (0.70ns)   --->   "%add_ln44_6 = add i8 %select_ln44_2, i8 6" [./CNN.h:44]   --->   Operation 64 'add' 'add_ln44_6' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln44_9 = zext i8 %add_ln44_6" [./CNN.h:44]   --->   Operation 65 'zext' 'zext_ln44_9' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_6 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_9" [./CNN.h:87]   --->   Operation 66 'getelementptr' 'kernel_conv1_addr_6' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (1.20ns)   --->   "%kernel_conv1_load_6 = load i8 %kernel_conv1_addr_6" [./CNN.h:44]   --->   Operation 67 'load' 'kernel_conv1_load_6' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln44_7 = add i8 %select_ln44_2, i8 7" [./CNN.h:44]   --->   Operation 68 'add' 'add_ln44_7' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln44_10 = zext i8 %add_ln44_7" [./CNN.h:44]   --->   Operation 69 'zext' 'zext_ln44_10' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_7 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_10" [./CNN.h:87]   --->   Operation 70 'getelementptr' 'kernel_conv1_addr_7' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (1.20ns)   --->   "%kernel_conv1_load_7 = load i8 %kernel_conv1_addr_7" [./CNN.h:44]   --->   Operation 71 'load' 'kernel_conv1_load_7' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 72 [1/1] (0.70ns)   --->   "%add_ln44_8 = add i8 %select_ln44_2, i8 8" [./CNN.h:44]   --->   Operation 72 'add' 'add_ln44_8' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln44_11 = zext i8 %add_ln44_8" [./CNN.h:44]   --->   Operation 73 'zext' 'zext_ln44_11' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_8 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_11" [./CNN.h:87]   --->   Operation 74 'getelementptr' 'kernel_conv1_addr_8' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (1.20ns)   --->   "%kernel_conv1_load_8 = load i8 %kernel_conv1_addr_8" [./CNN.h:44]   --->   Operation 75 'load' 'kernel_conv1_load_8' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 76 [1/1] (0.63ns)   --->   "%cmp11 = icmp_eq  i5 %select_ln44, i5 0" [./CNN.h:44]   --->   Operation 76 'icmp' 'cmp11' <Predicate = (!icmp_ln44)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.63ns)   --->   "%cmp13 = icmp_eq  i5 %select_ln44, i5 29" [./CNN.h:44]   --->   Operation 77 'icmp' 'cmp13' <Predicate = (!icmp_ln44)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.12ns)   --->   "%or_ln49 = or i1 %cmp11, i1 %cmp13" [./CNN.h:49]   --->   Operation 78 'or' 'or_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [2/2] (1.12ns)   --->   "%call_ln49 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_VITIS_LOOP_46_3, i1 %or_ln49, i64 %bitcast_ln53, i64 %line_buffer_1, i64 %line_buffer_0, i64 %line_buffer_2" [./CNN.h:49]   --->   Operation 79 'call' 'call_ln49' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln44, i32 1, i32 4" [./CNN.h:56]   --->   Operation 80 'partselect' 'tmp' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.65ns)   --->   "%icmp_ln56 = icmp_eq  i4 %tmp, i4 0" [./CNN.h:56]   --->   Operation 81 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln44)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln98 = ret" [./CNN.h:98]   --->   Operation 82 'ret' 'ret_ln98' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_2_Push_pixel_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 480, i64 480, i64 480"   --->   Operation 84 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (0.71ns)   --->   "%bias_conv1_load = load i4 %bias_conv1_addr" [./CNN.h:44]   --->   Operation 85 'load' 'bias_conv1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 16> <ROM>
ST_3 : Operation 86 [1/2] (1.20ns)   --->   "%kernel_conv1_load = load i8 %kernel_conv1_addr" [./CNN.h:44]   --->   Operation 86 'load' 'kernel_conv1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 87 [1/2] (1.20ns)   --->   "%kernel_conv1_load_1 = load i8 %kernel_conv1_addr_1" [./CNN.h:44]   --->   Operation 87 'load' 'kernel_conv1_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 88 [1/2] (1.20ns)   --->   "%kernel_conv1_load_2 = load i8 %kernel_conv1_addr_2" [./CNN.h:44]   --->   Operation 88 'load' 'kernel_conv1_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 89 [1/2] (1.20ns)   --->   "%kernel_conv1_load_3 = load i8 %kernel_conv1_addr_3" [./CNN.h:44]   --->   Operation 89 'load' 'kernel_conv1_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 90 [1/2] (1.20ns)   --->   "%kernel_conv1_load_4 = load i8 %kernel_conv1_addr_4" [./CNN.h:44]   --->   Operation 90 'load' 'kernel_conv1_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 91 [1/2] (1.20ns)   --->   "%kernel_conv1_load_5 = load i8 %kernel_conv1_addr_5" [./CNN.h:44]   --->   Operation 91 'load' 'kernel_conv1_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 92 [1/2] (1.20ns)   --->   "%kernel_conv1_load_6 = load i8 %kernel_conv1_addr_6" [./CNN.h:44]   --->   Operation 92 'load' 'kernel_conv1_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 93 [1/2] (1.20ns)   --->   "%kernel_conv1_load_7 = load i8 %kernel_conv1_addr_7" [./CNN.h:44]   --->   Operation 93 'load' 'kernel_conv1_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 94 [1/2] (1.20ns)   --->   "%kernel_conv1_load_8 = load i8 %kernel_conv1_addr_8" [./CNN.h:44]   --->   Operation 94 'load' 'kernel_conv1_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [./CNN.h:46]   --->   Operation 95 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln49 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_VITIS_LOOP_46_3, i1 %or_ln49, i64 %bitcast_ln53, i64 %line_buffer_1, i64 %line_buffer_0, i64 %line_buffer_2" [./CNN.h:49]   --->   Operation 96 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %codeRepl170, void %.loopexit" [./CNN.h:56]   --->   Operation 97 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.71>
ST_4 : Operation 98 [2/2] (0.71ns)   --->   "%line_buffer_0_load = load i64 0" [./CNN.h:61]   --->   Operation 98 'load' 'line_buffer_0_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_4 : Operation 99 [2/2] (0.71ns)   --->   "%line_buffer_1_load = load i64 0" [./CNN.h:62]   --->   Operation 99 'load' 'line_buffer_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_4 : Operation 100 [2/2] (0.71ns)   --->   "%line_buffer_2_load = load i64 0" [./CNN.h:63]   --->   Operation 100 'load' 'line_buffer_2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_4 : Operation 101 [2/2] (0.71ns)   --->   "%line_buffer_0_load_1 = load i64 1" [./CNN.h:64]   --->   Operation 101 'load' 'line_buffer_0_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_4 : Operation 102 [2/2] (0.71ns)   --->   "%line_buffer_1_load_1 = load i64 1" [./CNN.h:65]   --->   Operation 102 'load' 'line_buffer_1_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_4 : Operation 103 [2/2] (0.71ns)   --->   "%line_buffer_2_load_1 = load i64 1" [./CNN.h:66]   --->   Operation 103 'load' 'line_buffer_2_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>

State 5 <SV = 4> <Delay = 0.71>
ST_5 : Operation 104 [1/2] (0.71ns)   --->   "%line_buffer_0_load = load i64 0" [./CNN.h:61]   --->   Operation 104 'load' 'line_buffer_0_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_5 : Operation 105 [1/2] (0.71ns)   --->   "%line_buffer_1_load = load i64 0" [./CNN.h:62]   --->   Operation 105 'load' 'line_buffer_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_5 : Operation 106 [1/2] (0.71ns)   --->   "%line_buffer_2_load = load i64 0" [./CNN.h:63]   --->   Operation 106 'load' 'line_buffer_2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_5 : Operation 107 [1/2] (0.71ns)   --->   "%line_buffer_0_load_1 = load i64 1" [./CNN.h:64]   --->   Operation 107 'load' 'line_buffer_0_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_5 : Operation 108 [1/2] (0.71ns)   --->   "%line_buffer_1_load_1 = load i64 1" [./CNN.h:65]   --->   Operation 108 'load' 'line_buffer_1_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_5 : Operation 109 [1/2] (0.71ns)   --->   "%line_buffer_2_load_1 = load i64 1" [./CNN.h:66]   --->   Operation 109 'load' 'line_buffer_2_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>

State 6 <SV = 5> <Delay = 0.38>
ST_6 : Operation 110 [2/2] (0.38ns)   --->   "%call_ln66 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_Shift_win_right, i64 %line_buffer_2_load_1, i64 %line_buffer_2_load, i64 %line_buffer_1_load_1, i64 %line_buffer_1_load, i64 %line_buffer_0_load_1, i64 %line_buffer_0_load, i64 %kernel_conv1_load, i64 %kernel_conv1_load_1, i64 %kernel_conv1_load_2, i64 %kernel_conv1_load_3, i64 %kernel_conv1_load_4, i64 %kernel_conv1_load_5, i64 %kernel_conv1_load_6, i64 %kernel_conv1_load_7, i64 %kernel_conv1_load_8, i64 %bias_conv1_load, i64 %output_conv1, i64 %line_buffer_0, i64 %line_buffer_1, i64 %line_buffer_2" [./CNN.h:66]   --->   Operation 110 'call' 'call_ln66' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.42>
ST_7 : Operation 111 [1/2] (2.42ns)   --->   "%call_ln66 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_Shift_win_right, i64 %line_buffer_2_load_1, i64 %line_buffer_2_load, i64 %line_buffer_1_load_1, i64 %line_buffer_1_load, i64 %line_buffer_0_load_1, i64 %line_buffer_0_load, i64 %kernel_conv1_load, i64 %kernel_conv1_load_1, i64 %kernel_conv1_load_2, i64 %kernel_conv1_load_3, i64 %kernel_conv1_load_4, i64 %kernel_conv1_load_5, i64 %kernel_conv1_load_6, i64 %kernel_conv1_load_7, i64 %kernel_conv1_load_8, i64 %bias_conv1_load, i64 %output_conv1, i64 %line_buffer_0, i64 %line_buffer_1, i64 %line_buffer_2" [./CNN.h:66]   --->   Operation 111 'call' 'call_ln66' <Predicate = (!icmp_ln56)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 112 'br' 'br_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.70ns)   --->   "%add_ln45 = add i5 %select_ln44, i5 1" [./CNN.h:45]   --->   Operation 113 'add' 'add_ln45' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.38ns)   --->   "%store_ln45 = store i9 %add_ln44, i9 %indvar_flatten" [./CNN.h:45]   --->   Operation 114 'store' 'store_ln45' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln45 = store i5 %select_ln44_1, i5 %num_ker" [./CNN.h:45]   --->   Operation 115 'store' 'store_ln45' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln45 = store i5 %add_ln45, i5 %i" [./CNN.h:45]   --->   Operation 116 'store' 'store_ln45' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln45 = br void" [./CNN.h:45]   --->   Operation 117 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 1.8ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [10]  (0 ns)
	'store' operation ('store_ln44', ./CNN.h:44) of constant 0 on local variable 'indvar_flatten' [13]  (0.387 ns)

 <State 2>: 3.62ns
The critical path consists of the following:
	'load' operation ('num_ker') on local variable 'num_ker' [18]  (0 ns)
	'add' operation ('add_ln44_9', ./CNN.h:44) [34]  (0.707 ns)
	'add' operation ('p_mid1', ./CNN.h:44) [39]  (0.706 ns)
	'select' operation ('select_ln44_2', ./CNN.h:44) [44]  (0.303 ns)
	'add' operation ('add_ln44_1', ./CNN.h:44) [48]  (0.705 ns)
	'getelementptr' operation ('kernel_conv1_addr_1', ./CNN.h:87) [50]  (0 ns)
	'load' operation ('kernel_conv1_load_1', ./CNN.h:44) on array 'kernel_conv1' [51]  (1.2 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'load' operation ('kernel_conv1_load', ./CNN.h:44) on array 'kernel_conv1' [47]  (1.2 ns)

 <State 4>: 0.714ns
The critical path consists of the following:
	'load' operation ('line_buffer_0_load', ./CNN.h:61) on array 'line_buffer_0' [89]  (0.714 ns)

 <State 5>: 0.714ns
The critical path consists of the following:
	'load' operation ('line_buffer_0_load', ./CNN.h:61) on array 'line_buffer_0' [89]  (0.714 ns)

 <State 6>: 0.387ns
The critical path consists of the following:
	'call' operation ('call_ln66', ./CNN.h:66) to 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_Shift_win_right' [95]  (0.387 ns)

 <State 7>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_ln66', ./CNN.h:66) to 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_Shift_win_right' [95]  (2.42 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
