Command: vcs +v2k -full64 -debug_acc+all -debug_region+cell+encrypt -LDFLAGS -Wl,--no-as-needed \
-timescale=1ns/1ps -o ./build/simtop -l ./build/log/report.log -P /home/summer/Synopsys/verdi/T-2022.06-SP2/share/PLI/VCS/LINUXAMD64/novas.tab \
/home/summer/Synopsys/verdi/T-2022.06-SP2/share/PLI/VCS/LINUXAMD64/pli.a /home/summer/Desktop/Project/wallaceTree_16bit/src/4bca.v \
/home/summer/Desktop/Project/wallaceTree_16bit/src/CA32.v /home/summer/Desktop/Project/wallaceTree_16bit/src/cla.v \
/home/summer/Desktop/Project/wallaceTree_16bit/src/FA.v /home/summer/Desktop/Project/wallaceTree_16bit/src/HA.v \
/home/summer/Desktop/Project/wallaceTree_16bit/src/WallaceTree.v /home/summer/Desktop/Project/wallaceTree_16bit/sim/testbench.v \

                         Chronologic VCS (TM)
       Version T-2022.06-SP2_Full64 -- Sat May 18 04:59:22 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '/home/summer/Desktop/Project/wallaceTree_16bit/src/4bca.v'
Parsing design file '/home/summer/Desktop/Project/wallaceTree_16bit/src/CA32.v'
Parsing design file '/home/summer/Desktop/Project/wallaceTree_16bit/src/cla.v'
Parsing design file '/home/summer/Desktop/Project/wallaceTree_16bit/src/FA.v'
Parsing design file '/home/summer/Desktop/Project/wallaceTree_16bit/src/HA.v'
Parsing design file '/home/summer/Desktop/Project/wallaceTree_16bit/src/WallaceTree.v'
Parsing design file '/home/summer/Desktop/Project/wallaceTree_16bit/sim/testbench.v'
Top Level Modules:
       testbench
TimeScale is 1 ns / 1 ps

Warning-[PCWM-W] Port connection width mismatch
/home/summer/Desktop/Project/wallaceTree_16bit/src/CA32.v, 31
"four_bit_cla CLA0( .x (A[3:0]),  .y (B[3:0]),  .cin (0),  .s (Sum[3:0]),  .pOut (P0),  .gOut (G0));"
  The following 32-bit expression is connected to 1-bit port "cin" of module 
  "four_bit_cla", instance "CLA0".
  Expression: 0
  Instantiated module defined at: 
  "/home/summer/Desktop/Project/wallaceTree_16bit/src/4bca.v", 1
  Use +lint=PCWM for more details.

Starting vcs inline pass...

4 modules and 0 UDP read.
recompiling module four_bit_cla
recompiling module full_adder
recompiling module half_adder
recompiling module testbench
All of 4 modules done
make[1]: Entering directory `/home/summer/Desktop/Project/wallaceTree_16bit/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x .././build/simtop ]; then chmod a-x .././build/simtop; fi
g++  -o .././build/simtop      -Wl,--no-as-needed -rdynamic  -Wl,-rpath='$ORIGIN'/simtop.daidir \
-Wl,-rpath=./simtop.daidir -Wl,-rpath=/home/summer/Synopsys/vcs/T-2022.06-SP2/linux64/lib \
-L/home/summer/Synopsys/vcs/T-2022.06-SP2/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1 \
objs/amcQw_d.o   _18945_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc \
-lvfs /home/summer/Synopsys/verdi/T-2022.06-SP2/share/PLI/VCS/LINUXAMD64/pli.a   \
-lvcsnew -lsimprofile -luclinative /home/summer/Synopsys/vcs/T-2022.06-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/home/summer/Synopsys/vcs/T-2022.06-SP2/linux64/lib/vcs_save_restore_new.o /home/summer/Synopsys/verdi/T-2022.06-SP2/share/PLI/VCS/LINUX64/pli.a \
-ldl -lm  -lc -lpthread -ldl 
.././build/simtop up to date
make[1]: Leaving directory `/home/summer/Desktop/Project/wallaceTree_16bit/csrc' \

CPU time: .286 seconds to compile + .242 seconds to elab + .195 seconds to link
