/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 280 176)
	(text "sram_test_fangxin" (rect 5 0 125 12)(font "Arial" ))
	(text "inst" (rect 8 144 36 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 21 12)(font "Arial" ))
		(text "CLK" (rect 21 27 42 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "RSTn" (rect 0 0 28 12)(font "Arial" ))
		(text "RSTn" (rect 21 43 49 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "PCLK" (rect 0 0 28 12)(font "Arial" ))
		(text "PCLK" (rect 21 59 49 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "HREF" (rect 0 0 28 12)(font "Arial" ))
		(text "HREF" (rect 21 75 49 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "VSYNC_ov7620_L" (rect 0 0 99 12)(font "Arial" ))
		(text "VSYNC_ov7620_L" (rect 21 91 120 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "Y_Data[7..0]" (rect 0 0 84 12)(font "Arial" ))
		(text "Y_Data[7..0]" (rect 21 107 105 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 264 32)
		(output)
		(text "sram_addr[17..0]" (rect 0 0 113 12)(font "Arial" ))
		(text "sram_addr[17..0]" (rect 130 27 243 39)(font "Arial" ))
		(line (pt 264 32)(pt 248 32)(line_width 3))
	)
	(port
		(pt 264 48)
		(output)
		(text "sram_wr_n" (rect 0 0 63 12)(font "Arial" ))
		(text "sram_wr_n" (rect 180 43 243 55)(font "Arial" ))
		(line (pt 264 48)(pt 248 48)(line_width 1))
	)
	(port
		(pt 264 64)
		(output)
		(text "sram_ce_n" (rect 0 0 63 12)(font "Arial" ))
		(text "sram_ce_n" (rect 180 59 243 71)(font "Arial" ))
		(line (pt 264 64)(pt 248 64)(line_width 1))
	)
	(port
		(pt 264 96)
		(output)
		(text "HSYNC" (rect 0 0 35 12)(font "Arial" ))
		(text "HSYNC" (rect 208 91 243 103)(font "Arial" ))
		(line (pt 264 96)(pt 248 96)(line_width 1))
	)
	(port
		(pt 264 112)
		(output)
		(text "VSYNC" (rect 0 0 35 12)(font "Arial" ))
		(text "VSYNC" (rect 208 107 243 119)(font "Arial" ))
		(line (pt 264 112)(pt 248 112)(line_width 1))
	)
	(port
		(pt 264 128)
		(output)
		(text "RGB_Sig[2..0]" (rect 0 0 92 12)(font "Arial" ))
		(text "RGB_Sig[2..0]" (rect 151 123 243 135)(font "Arial" ))
		(line (pt 264 128)(pt 248 128)(line_width 3))
	)
	(port
		(pt 264 80)
		(bidir)
		(text "sram_data[7..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "sram_data[7..0]" (rect 137 75 243 87)(font "Arial" ))
		(line (pt 264 80)(pt 248 80)(line_width 3))
	)
	(parameter
		"_X"
		"1010000000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"_Y"
		"0011110000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"_XOFF"
		"0000000000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"_YOFF"
		"0000011001"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"IDLE"
		"0000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"WRT0"
		"0001"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"WRT1"
		"0010"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"REA0"
		"0011"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"REA1"
		"0100"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 248 144)(line_width 1))
	)
	(annotation_block (parameter)(rect 280 -64 380 16))
)
