// Seed: 1548965718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_10 = (1'd0 - id_10);
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output supply0 id_2#(1),
    input tri1 id_3,
    input uwire id_4
    , id_20,
    output tri0 id_5,
    input wor id_6
    , id_21,
    input supply1 id_7,
    input uwire id_8,
    input wand id_9,
    input wor id_10,
    input tri0 id_11,
    output wand id_12,
    input wire id_13,
    output wire id_14,
    input uwire id_15,
    input uwire id_16,
    input tri0 id_17,
    output uwire id_18
);
  assign id_0 = id_8;
  module_0(
      id_21, id_20, id_21, id_20, id_20, id_21, id_21, id_20, id_21
  );
  wire id_22;
endmodule
