0.6
2017.4
Dec 15 2017
20:57:24
/home/vessel/SEU-RISCV-CPU/rvTest/rvTest.sim/sim_controller/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,/opt/Xilinx/Vivado/2017.4/tps/lnx64/gcc-6.2.0/lib64,,,,,,
/home/vessel/SEU-RISCV-CPU/rvTest/rvTest.srcs/sim_1/new/controller_tb.v,1767713658,verilog,,,/home/vessel/SEU-RISCV-CPU/rvTest/rvTest.srcs/sources_1/new/defines.vh,controller_tb,,/opt/Xilinx/Vivado/2017.4/tps/lnx64/gcc-6.2.0/lib64,../../../../rvTest.srcs/sources_1/ip/cpuclk;../../../../rvTest.srcs/sources_1/new,,,,,
/home/vessel/SEU-RISCV-CPU/rvTest/rvTest.srcs/sources_1/new/controller.v,1766340902,verilog,,/home/vessel/SEU-RISCV-CPU/rvTest/rvTest.srcs/sim_1/new/controller_tb.v,/home/vessel/SEU-RISCV-CPU/rvTest/rvTest.srcs/sources_1/new/defines.vh,controller,,/opt/Xilinx/Vivado/2017.4/tps/lnx64/gcc-6.2.0/lib64,../../../../rvTest.srcs/sources_1/ip/cpuclk;../../../../rvTest.srcs/sources_1/new,,,,,
/home/vessel/SEU-RISCV-CPU/rvTest/rvTest.srcs/sources_1/new/defines.vh,1767444534,verilog,,,,,,,,,,,,
