\doxysection{Inc/stm32f4xx\+\_\+rcc.h File Reference}
\label{stm32f4xx__rcc_8h}\index{Inc/stm32f4xx\_rcc.h@{Inc/stm32f4xx\_rcc.h}}


This file contains all the functions prototypes for the RCC firmware library.  


{\ttfamily \#include "{}stm32f4xx.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ RCC\+\_\+\+Clocks\+Type\+Def}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+HSE\+\_\+\+OFF}~((uint8\+\_\+t)0x00)
\item 
\#define \textbf{ RCC\+\_\+\+HSE\+\_\+\+ON}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ RCC\+\_\+\+HSE\+\_\+\+Bypass}~((uint8\+\_\+t)0x05)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+HSE}(HSE)
\item 
\#define \textbf{ RCC\+\_\+\+PLLSource\+\_\+\+HSI}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLSource\+\_\+\+HSE}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+SOURCE}(SOURCE)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+VALUE}(VALUE)~((VALUE) $<$= 63)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLN\+\_\+\+VALUE}(VALUE)~((192 $<$= (VALUE)) \&\& ((VALUE) $<$= 432))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+VALUE}(VALUE)~(((VALUE) == 2) $\vert$$\vert$ ((VALUE) == 4) $\vert$$\vert$ ((VALUE) == 6) $\vert$$\vert$ ((VALUE) == 8))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+VALUE}(VALUE)~((4 $<$= (VALUE)) \&\& ((VALUE) $<$= 15))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLI2\+SN\+\_\+\+VALUE}(VALUE)~((192 $<$= (VALUE)) \&\& ((VALUE) $<$= 432))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLI2\+SR\+\_\+\+VALUE}(VALUE)~((2 $<$= (VALUE)) \&\& ((VALUE) $<$= 7))
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLKSource\+\_\+\+HSI}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLKSource\+\_\+\+HSE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLKSource\+\_\+\+PLLCLK}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+SOURCE}(SOURCE)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div4}~((uint32\+\_\+t)0x00000090)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div8}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div16}~((uint32\+\_\+t)0x000000\+B0)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div64}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div128}~((uint32\+\_\+t)0x000000\+D0)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div256}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+Div512}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+HCLK}(HCLK)
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+Div1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+Div2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+Div4}~((uint32\+\_\+t)0x00001400)
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+Div8}~((uint32\+\_\+t)0x00001800)
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+Div16}~((uint32\+\_\+t)0x00001\+C00)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PCLK}(PCLK)
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+LSIRDY}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+LSERDY}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+HSIRDY}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+HSERDY}~((uint8\+\_\+t)0x08)
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+PLLRDY}~((uint8\+\_\+t)0x10)
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+PLLI2\+SRDY}~((uint8\+\_\+t)0x20)
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+CSS}~((uint8\+\_\+t)0x80)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+IT}(IT)~((((IT) \& (uint8\+\_\+t)0x\+C0) == 0x00) \&\& ((IT) != 0x00))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT}(IT)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+IT}(IT)~((((IT) \& (uint8\+\_\+t)0x40) == 0x00) \&\& ((IT) != 0x00))
\item 
\#define \textbf{ RCC\+\_\+\+LSE\+\_\+\+OFF}~((uint8\+\_\+t)0x00)
\item 
\#define \textbf{ RCC\+\_\+\+LSE\+\_\+\+ON}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ RCC\+\_\+\+LSE\+\_\+\+Bypass}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+LSE}(LSE)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+LSE}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+LSI}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div2}~((uint32\+\_\+t)0x00020300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div3}~((uint32\+\_\+t)0x00030300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div4}~((uint32\+\_\+t)0x00040300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div5}~((uint32\+\_\+t)0x00050300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div6}~((uint32\+\_\+t)0x00060300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div7}~((uint32\+\_\+t)0x00070300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div8}~((uint32\+\_\+t)0x00080300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div9}~((uint32\+\_\+t)0x00090300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div10}~((uint32\+\_\+t)0x000\+A0300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div11}~((uint32\+\_\+t)0x000\+B0300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div12}~((uint32\+\_\+t)0x000\+C0300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div13}~((uint32\+\_\+t)0x000\+D0300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div14}~((uint32\+\_\+t)0x000\+E0300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div15}~((uint32\+\_\+t)0x000\+F0300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div16}~((uint32\+\_\+t)0x00100300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div17}~((uint32\+\_\+t)0x00110300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div18}~((uint32\+\_\+t)0x00120300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div19}~((uint32\+\_\+t)0x00130300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div20}~((uint32\+\_\+t)0x00140300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div21}~((uint32\+\_\+t)0x00150300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div22}~((uint32\+\_\+t)0x00160300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div23}~((uint32\+\_\+t)0x00170300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div24}~((uint32\+\_\+t)0x00180300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div25}~((uint32\+\_\+t)0x00190300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div26}~((uint32\+\_\+t)0x001\+A0300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div27}~((uint32\+\_\+t)0x001\+B0300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div28}~((uint32\+\_\+t)0x001\+C0300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div29}~((uint32\+\_\+t)0x001\+D0300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div30}~((uint32\+\_\+t)0x001\+E0300)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div31}~((uint32\+\_\+t)0x001\+F0300)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+RTCCLK\+\_\+\+SOURCE}(SOURCE)
\item 
\#define \textbf{ RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+PLLI2S}~((uint8\+\_\+t)0x00)
\item 
\#define \textbf{ RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+Ext}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+I2\+SCLK\+\_\+\+SOURCE}(SOURCE)~(((SOURCE) == \textbf{ RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+PLLI2S}) $\vert$$\vert$ ((SOURCE) == \textbf{ RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+Ext}))
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOA}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOB}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOC}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOD}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOE}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOF}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOH}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOI}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+CRC}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+FLITF}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+SRAM1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+SRAM2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+BKPSRAM}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+CCMDATARAMEN}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Tx}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Rx}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+PTP}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+CLOCK\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x818\+BEE00) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+RESET\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+DD9\+FEE00) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+LPMODE\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x81986\+E00) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+Periph\+\_\+\+DCMI}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+Periph\+\_\+\+CRYP}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+Periph\+\_\+\+HASH}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+Periph\+\_\+\+RNG}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+Periph\+\_\+\+OTG\+\_\+\+FS}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+FFFFFF0E) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+Periph\+\_\+\+FSMC}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+FFFFFFFE) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM2}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM3}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM4}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM5}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM6}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM7}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM12}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM13}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM14}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+WWDG}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI2}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI3}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+USART2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+USART3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+UART4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+UART5}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C3}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+PWR}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+Periph\+\_\+\+DAC}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+C9013600) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM1}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM8}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+Periph\+\_\+\+USART1}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+Periph\+\_\+\+USART6}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC1}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC2}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC3}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+Periph\+\_\+\+SDIO}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+Periph\+\_\+\+SPI1}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+Periph\+\_\+\+SYSCFG}~((uint32\+\_\+t)0x00004000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM9}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM10}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM11}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+FFF8\+A0\+CC) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RESET\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+FFF8\+A6\+CC) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \textbf{ RCC\+\_\+\+MCO1\+Source\+\_\+\+HSI}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO1\+Source\+\_\+\+LSE}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO1\+Source\+\_\+\+HSE}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO1\+Source\+\_\+\+PLLCLK}~((uint32\+\_\+t)0x00600000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO1\+Div\+\_\+1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO1\+Div\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO1\+Div\+\_\+3}~((uint32\+\_\+t)0x05000000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO1\+Div\+\_\+4}~((uint32\+\_\+t)0x06000000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO1\+Div\+\_\+5}~((uint32\+\_\+t)0x07000000)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE}(SOURCE)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+MCO1\+DIV}(DIV)
\item 
\#define \textbf{ RCC\+\_\+\+MCO2\+Source\+\_\+\+SYSCLK}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO2\+Source\+\_\+\+PLLI2\+SCLK}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO2\+Source\+\_\+\+HSE}~((uint32\+\_\+t)0x80000000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO2\+Source\+\_\+\+PLLCLK}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO2\+Div\+\_\+1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO2\+Div\+\_\+2}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO2\+Div\+\_\+3}~((uint32\+\_\+t)0x28000000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO2\+Div\+\_\+4}~((uint32\+\_\+t)0x30000000)
\item 
\#define \textbf{ RCC\+\_\+\+MCO2\+Div\+\_\+5}~((uint32\+\_\+t)0x38000000)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+MCO2\+SOURCE}(SOURCE)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+MCO2\+DIV}(DIV)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+HSIRDY}~((uint8\+\_\+t)0x21)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+HSERDY}~((uint8\+\_\+t)0x31)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+PLLRDY}~((uint8\+\_\+t)0x39)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+PLLI2\+SRDY}~((uint8\+\_\+t)0x3B)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+LSERDY}~((uint8\+\_\+t)0x41)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+LSIRDY}~((uint8\+\_\+t)0x61)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+BORRST}~((uint8\+\_\+t)0x79)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+PINRST}~((uint8\+\_\+t)0x7A)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+PORRST}~((uint8\+\_\+t)0x7B)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+SFTRST}~((uint8\+\_\+t)0x7C)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+IWDGRST}~((uint8\+\_\+t)0x7D)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+WWDGRST}~((uint8\+\_\+t)0x7E)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+LPWRRST}~((uint8\+\_\+t)0x7F)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+FLAG}(FLAG)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+CALIBRATION\+\_\+\+VALUE}(VALUE)~((VALUE) $<$= 0x1F)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ RCC\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Resets the RCC clock configuration to the default reset state. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+HSEConfig} (uint8\+\_\+t RCC\+\_\+\+HSE)
\begin{DoxyCompactList}\small\item\em Configures the External High Speed oscillator (HSE). \end{DoxyCompactList}\item 
\textbf{ Error\+Status} \textbf{ RCC\+\_\+\+Wait\+For\+HSEStart\+Up} (void)
\begin{DoxyCompactList}\small\item\em Waits for HSE start-\/up. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+Adjust\+HSICalibration\+Value} (uint8\+\_\+t HSICalibration\+Value)
\begin{DoxyCompactList}\small\item\em Adjusts the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+HSICmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+LSEConfig} (uint8\+\_\+t RCC\+\_\+\+LSE)
\begin{DoxyCompactList}\small\item\em Configures the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+LSICmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+PLLConfig} (uint32\+\_\+t RCC\+\_\+\+PLLSource, uint32\+\_\+t PLLM, uint32\+\_\+t PLLN, uint32\+\_\+t PLLP, uint32\+\_\+t PLLQ)
\begin{DoxyCompactList}\small\item\em Configures the main PLL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+PLLCmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the main PLL. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+PLLI2\+SConfig} (uint32\+\_\+t PLLI2\+SN, uint32\+\_\+t PLLI2\+SR)
\begin{DoxyCompactList}\small\item\em Configures the PLLI2S clock multiplication and division factors. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+PLLI2\+SCmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the PLLI2S. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+Clock\+Security\+System\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Clock Security System. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+MCO1\+Config} (uint32\+\_\+t RCC\+\_\+\+MCO1\+Source, uint32\+\_\+t RCC\+\_\+\+MCO1\+Div)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on MCO1 pin(\+PA8). \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+MCO2\+Config} (uint32\+\_\+t RCC\+\_\+\+MCO2\+Source, uint32\+\_\+t RCC\+\_\+\+MCO2\+Div)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on MCO2 pin(\+PC9). \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+SYSCLKConfig} (uint32\+\_\+t RCC\+\_\+\+SYSCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the system clock (SYSCLK). \end{DoxyCompactList}\item 
uint8\+\_\+t \textbf{ RCC\+\_\+\+Get\+SYSCLKSource} (void)
\begin{DoxyCompactList}\small\item\em Returns the clock source used as system clock. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+HCLKConfig} (uint32\+\_\+t RCC\+\_\+\+SYSCLK)
\begin{DoxyCompactList}\small\item\em Configures the AHB clock (HCLK). \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+PCLK1\+Config} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the Low Speed APB clock (PCLK1). \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+PCLK2\+Config} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the High Speed APB clock (PCLK2). \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+Get\+Clocks\+Freq} (\textbf{ RCC\+\_\+\+Clocks\+Type\+Def} $\ast$RCC\+\_\+\+Clocks)
\begin{DoxyCompactList}\small\item\em Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2. ~\newline
 \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+RTCCLKConfig} (uint32\+\_\+t RCC\+\_\+\+RTCCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+RTCCLKCmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the RTC clock. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+Backup\+Reset\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases the Backup domain reset. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+I2\+SCLKConfig} (uint32\+\_\+t RCC\+\_\+\+I2\+SCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the I2S clock source (I2\+SCLK). \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+AHB1\+Periph\+Clock\+Cmd} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB1 peripheral clock. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+AHB2\+Periph\+Clock\+Cmd} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB2 peripheral clock. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+AHB3\+Periph\+Clock\+Cmd} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB3 peripheral clock. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+APB1\+Periph\+Clock\+Cmd} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Low Speed APB (APB1) peripheral clock. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+APB2\+Periph\+Clock\+Cmd} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the High Speed APB (APB2) peripheral clock. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+AHB1\+Periph\+Reset\+Cmd} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB1 peripheral reset. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+AHB2\+Periph\+Reset\+Cmd} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB2 peripheral reset. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+AHB3\+Periph\+Reset\+Cmd} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB3 peripheral reset. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+APB1\+Periph\+Reset\+Cmd} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases Low Speed APB (APB1) peripheral reset. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+APB2\+Periph\+Reset\+Cmd} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases High Speed APB (APB2) peripheral reset. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+AHB1\+Periph\+Clock\+LPMode\+Cmd} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+AHB2\+Periph\+Clock\+LPMode\+Cmd} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+AHB3\+Periph\+Clock\+LPMode\+Cmd} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+APB1\+Periph\+Clock\+LPMode\+Cmd} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+APB2\+Periph\+Clock\+LPMode\+Cmd} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+ITConfig} (uint8\+\_\+t RCC\+\_\+\+IT, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified RCC interrupts. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ RCC\+\_\+\+Get\+Flag\+Status} (uint8\+\_\+t RCC\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC flag is set or not. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+Clear\+Flag} (void)
\begin{DoxyCompactList}\small\item\em Clears the RCC reset flags. The reset flags are\+: RCC\+\_\+\+FLAG\+\_\+\+PINRST, RCC\+\_\+\+FLAG\+\_\+\+PORRST, RCC\+\_\+\+FLAG\+\_\+\+SFTRST, RCC\+\_\+\+FLAG\+\_\+\+IWDGRST, RCC\+\_\+\+FLAG\+\_\+\+WWDGRST, RCC\+\_\+\+FLAG\+\_\+\+LPWRRST. \end{DoxyCompactList}\item 
\textbf{ ITStatus} \textbf{ RCC\+\_\+\+Get\+ITStatus} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \textbf{ RCC\+\_\+\+Clear\+ITPending\+Bit} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the RCC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the RCC firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }