{"cores": [{"repository_name": "ibex", "repository_url": "https://www.github.com/antmicro/ibex", "repository_branch": "master", "repository_revision": "37745c5c729110d0cde2c8fb1c9c0e7365feea0f"}, {"repository_name": "Cores-VeeR-EL2", "repository_url": "https://github.com/antmicro/Cores-VeeR-EL2", "repository_branch": "main", "repository_revision": "e3ef8834b6e7e27582b1ae0ec5ff038d36fee11b"}, {"repository_name": "caliptra-rtl", "repository_url": "https://github.com/chipsalliance/caliptra-rtl", "repository_branch": "main", "repository_revision": "67563371b8208a8e6720fa6c33456c37914d858d"}]}