{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511459097225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511459097226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 15:44:57 2017 " "Processing started: Thu Nov 23 15:44:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511459097226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459097226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459097226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511459097461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511459097461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux16bit2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux16bit2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16bit2x1 " "Found entity 1: Mux16bit2x1" {  } { { "Mux16bit2x1.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Mux16bit2x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459110730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459110730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Decoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459110732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459110732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/ULA.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459110733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459110733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.v 1 1 " "Found 1 design units, including 1 entities, in source file Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Control.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459110734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459110734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WrapperSim.v 1 1 " "Found 1 design units, including 1 entities, in source file WrapperSim.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperSim " "Found entity 1: WrapperSim" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/WrapperSim.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459110734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459110734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux4bit2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux4bit2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4bit2x1 " "Found entity 1: Mux4bit2x1" {  } { { "Mux4bit2x1.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Mux4bit2x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459110735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459110735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dec7Seg.v 1 1 " "Found 1 design units, including 1 entities, in source file Dec7Seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7Seg " "Found entity 1: Dec7Seg" {  } { { "Dec7Seg.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Dec7Seg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459110736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459110736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/RegisterBank.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459110737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459110737 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "WrapperDE2.v(86) " "Verilog HDL information at WrapperDE2.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "WrapperDE2.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/WrapperDE2.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511459110738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST rst WrapperDE2.v(36) " "Verilog HDL Declaration information at WrapperDE2.v(36): object \"RST\" differs only in case from object \"rst\" in the same scope" {  } { { "WrapperDE2.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/WrapperDE2.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511459110738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WrapperDE2.v 1 1 " "Found 1 design units, including 1 entities, in source file WrapperDE2.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperDE2 " "Found entity 1: WrapperDE2" {  } { { "WrapperDE2.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/WrapperDE2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459110738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459110738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstrMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstrMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrMemory " "Found entity 1: InstrMemory" {  } { { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459110739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459110739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux16bit3x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux16bit3x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16bit3x1 " "Found entity 1: Mux16bit3x1" {  } { { "Mux16bit3x1.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Mux16bit3x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459110740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459110740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Microprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file Microprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor " "Found entity 1: Microprocessor" {  } { { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459110740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459110740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mult.v 1 1 " "Found 1 design units, including 1 entities, in source file Mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "Mult.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Mult.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459110741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459110741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microprocessor " "Elaborating entity \"Microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511459110807 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jmpCond Microprocessor.v(11) " "Verilog HDL or VHDL warning at Microprocessor.v(11): object \"jmpCond\" assigned a value but never read" {  } { { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511459110811 "|Microprocessor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "escCondCP Microprocessor.v(11) " "Verilog HDL warning at Microprocessor.v(11): object escCondCP used but never assigned" {  } { { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1511459110811 "|Microprocessor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "escCP Microprocessor.v(11) " "Verilog HDL warning at Microprocessor.v(11): object escCP used but never assigned" {  } { { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1511459110811 "|Microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DecExeBuffer_OpCode Microprocessor.v(40) " "Verilog HDL or VHDL warning at Microprocessor.v(40): object \"DecExeBuffer_OpCode\" assigned a value but never read" {  } { { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511459110811 "|Microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DecExeBuffer_Imm Microprocessor.v(44) " "Verilog HDL or VHDL warning at Microprocessor.v(44): object \"DecExeBuffer_Imm\" assigned a value but never read" {  } { { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511459110811 "|Microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ExeWbBuffer_FlagReg Microprocessor.v(51) " "Verilog HDL or VHDL warning at Microprocessor.v(51): object \"ExeWbBuffer_FlagReg\" assigned a value but never read" {  } { { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511459110811 "|Microprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Microprocessor.v(145) " "Verilog HDL assignment warning at Microprocessor.v(145): truncated value with size 32 to match size of target (16)" {  } { { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511459110811 "|Microprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrMemory InstrMemory:instrMemory " "Elaborating entity \"InstrMemory\" for hierarchy \"InstrMemory:instrMemory\"" {  } { { "Microprocessor.v" "instrMemory" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511459110820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstrMemory:instrMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\"" {  } { { "InstrMemory.v" "altsyncram_component" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511459110898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstrMemory:instrMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\"" {  } { { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511459110899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstrMemory:instrMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511459110899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511459110899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitFile.mif " "Parameter \"init_file\" = \"MemoryInitFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511459110899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511459110899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511459110899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511459110899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511459110899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511459110899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511459110899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511459110899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511459110899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511459110899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511459110899 ""}  } { { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511459110899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qu81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qu81 " "Found entity 1: altsyncram_qu81" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459110951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459110951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qu81 InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated " "Elaborating entity \"altsyncram_qu81\" for hierarchy \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511459110952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:instdecode " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:instdecode\"" {  } { { "Microprocessor.v" "instdecode" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511459110957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:regBank " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:regBank\"" {  } { { "Microprocessor.v" "regBank" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511459110959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16bit2x1 Mux16bit2x1:muxFowardA " "Elaborating entity \"Mux16bit2x1\" for hierarchy \"Mux16bit2x1:muxFowardA\"" {  } { { "Microprocessor.v" "muxFowardA" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511459110963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:modULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:modULA\"" {  } { { "Microprocessor.v" "modULA" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511459110964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ctrl " "Elaborating entity \"Control\" for hierarchy \"Control:ctrl\"" {  } { { "Microprocessor.v" "ctrl" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511459110966 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[0\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[1\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[2\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[3\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[4\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[5\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[6\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[7\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[8\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[9\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[10\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[11\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[12\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[13\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[14\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[15\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/db/altsyncram_qu81.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "/home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111077 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1511459111077 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1511459111077 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511459111307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/output_files/Microprocessor.map.smsg " "Generated suppressed messages file /home/iuri/Projects/altera/Microprocessor_v17_pipeline/output_files/Microprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459111342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511459111417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511459111417 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111501 "|Microprocessor|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511459111501 "|Microprocessor|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511459111501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511459111502 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511459111502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511459111502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511459111511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 15:45:11 2017 " "Processing ended: Thu Nov 23 15:45:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511459111511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511459111511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511459111511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459111511 ""}
