# FPGA-Based Noise Cancellation System Using HDL-Based Denoising Autoencoder

## ğŸ“ Introduction
This project implements a noise cancellation system using a Denoising Autoencoder (DAE) on FPGA. The model, trained in Python (TensorFlow), is deployed using Verilog on FPGA for real-time noise suppression.

## ğŸ“Œ Features
- Noise cancellation using DAE architecture
- Sine wave input from ROM
- Random noise generation module
- Clean signal output verified with GTKWave
- Compatible with Icarus Verilog and Xilinx Vivado

## ğŸ› ï¸ Project Structure
ğŸ“‚ noise_cancellation_fpga

â”£ ğŸ“‚ src

â”ƒ â”£ ğŸ“œ perceptron.v

â”ƒ â”£ ğŸ“œ hidden_layer.v

â”ƒ â”£ ğŸ“œ encoder.v

â”ƒ â”£ ğŸ“œ decoder.v

â”ƒ â”— ğŸ“œ top_noise_cancellation.v

â”£ ğŸ“‚ tb

â”ƒ â”— ğŸ“œ tb_top.v

â”£ ğŸ“‚ weights

â”ƒ â”— ğŸ“œ exported_weights.mem

â”— ğŸ“œ README.md



## ğŸ–¥ï¸ Tools Required
- Icarus Verilog (`iverilog`, `vvp`)
- GTKWave
- Xilinx Vivado (for synthesis and bitstream generation)
- Python (for model training and weight export)

## ğŸ“Œ FPGA Synthesis with Vivado
Open Xilinx Vivado and create a new project.
Add all src/*.v files and set top_noise_cancellation.v as the top module.
Import exported_weights.mem into ROM initialization.
Run Synthesis, Implementation, and Bitstream Generation.

## ğŸ‘¨â€ğŸ’» Authors & Contributions
Sriniketh Sekar - Verilog Modules, Simulation, and FPGA Synthesis

Nithish Roy , Sriniketh Sekar - DAE Model Training and Weight Export

## ğŸ“„ License
This project is licensed under the MIT License.


