

================================================================
== Vitis HLS Report for 'Run'
================================================================
* Date:           Tue Nov  2 06:16:57 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        SQA-Vitis
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.028 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      754|      754|  2.513 us|  2.513 us|  754|  754|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Run_Pipeline_SUM_UP_fu_2581  |Run_Pipeline_SUM_UP  |      568|      568|  1.893 us|  1.893 us|  568|  568|       no|
        +---------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|   128|    28728|   19236|    -|
|Memory               |        1|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|    3854|    -|
|Register             |        -|     -|     3132|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        1|   128|    31860|   23090|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     4|        3|       5|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     2|        1|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |grp_Run_Pipeline_SUM_UP_fu_2581      |Run_Pipeline_SUM_UP             |        0|  120|  27456|  18444|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U489  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U490  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U491  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U492  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|    2|    318|    198|    0|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |Total                                |                                |        0|  128|  28728|  19236|    0|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |dh_tmp_U  |Run_dh_tmp  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |            |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  995|        188|    1|        188|
    |ap_return        |    9|          2|   32|         64|
    |dh_tmp_address0  |  856|        162|    8|       1296|
    |dh_tmp_address1  |  845|        160|    8|       1280|
    |dh_tmp_ce0       |   14|          3|    1|          3|
    |dh_tmp_d0        |  152|         33|   32|       1056|
    |dh_tmp_d1        |  148|         32|   32|       1024|
    |dh_tmp_we0       |   14|          3|    1|          3|
    |grp_fu_2593_ce   |    9|          2|    1|          2|
    |grp_fu_2593_p0   |   97|         20|   32|        640|
    |grp_fu_2593_p1   |   97|         20|   32|        640|
    |grp_fu_2597_ce   |    9|          2|    1|          2|
    |grp_fu_2597_p0   |  177|         40|   32|       1280|
    |grp_fu_2597_p1   |  185|         42|   32|       1344|
    |grp_fu_2601_ce   |    9|          2|    1|          2|
    |grp_fu_2601_p0   |   49|          9|   32|        288|
    |grp_fu_2601_p1   |  152|         33|   32|       1056|
    |grp_fu_2605_ce   |    9|          2|    1|          2|
    |grp_fu_2605_p0   |   14|          3|   32|         96|
    |grp_fu_2605_p1   |   14|          3|   32|         96|
    +-----------------+-----+-----------+-----+-----------+
    |Total            | 3854|        761|  375|      10362|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |add3_i_i_i_1_reg_4241                         |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_100_reg_4266             |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_104_reg_4313             |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_108_reg_4360             |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_111_reg_4397             |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_112_reg_4412             |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_115_reg_4449             |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_116_reg_4464             |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_12_reg_3216              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_16_reg_3263              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_20_reg_3310              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_24_reg_3357              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_28_reg_3404              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_30_reg_3431              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_32_reg_3457              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_36_reg_3504              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_40_reg_3551              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_44_reg_3598              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_48_reg_3645              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_52_reg_3692              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_56_reg_3739              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_60_reg_3786              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_64_reg_3833              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_68_reg_3885              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_72_reg_3932              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_76_reg_3979              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_80_reg_4026              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_84_reg_4073              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_88_reg_4120              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_92_reg_4167              |   32|   0|   32|          0|
    |add3_i_i_i_i_i_i_i_i_96_reg_4214              |   32|   0|   32|          0|
    |add3_i_i_i_reg_3860                           |   32|   0|   32|          0|
    |ap_CS_fsm                                     |  187|   0|  187|          0|
    |ap_return_preg                                |   32|   0|   32|          0|
    |grp_Run_Pipeline_SUM_UP_fu_2581_ap_start_reg  |    1|   0|    1|          0|
    |reg_2609                                      |   32|   0|   32|          0|
    |reg_2614                                      |   32|   0|   32|          0|
    |reg_2619                                      |   32|   0|   32|          0|
    |reg_2624                                      |   32|   0|   32|          0|
    |reg_2629                                      |   32|   0|   32|          0|
    |reg_2634                                      |   32|   0|   32|          0|
    |reg_2639                                      |   32|   0|   32|          0|
    |reg_2644                                      |   32|   0|   32|          0|
    |reg_2649                                      |   32|   0|   32|          0|
    |reg_2654                                      |   32|   0|   32|          0|
    |reg_2659                                      |   32|   0|   32|          0|
    |reg_2664                                      |   32|   0|   32|          0|
    |reg_2669                                      |   32|   0|   32|          0|
    |reg_2674                                      |   32|   0|   32|          0|
    |reg_2679                                      |   32|   0|   32|          0|
    |reg_2687                                      |   32|   0|   32|          0|
    |reg_2695                                      |   32|   0|   32|          0|
    |reg_2705                                      |   32|   0|   32|          0|
    |reg_2713                                      |   32|   0|   32|          0|
    |reg_2720                                      |   32|   0|   32|          0|
    |reg_2727                                      |   32|   0|   32|          0|
    |reg_2735                                      |   32|   0|   32|          0|
    |reg_2742                                      |   32|   0|   32|          0|
    |reg_2752                                      |   32|   0|   32|          0|
    |reg_2759                                      |   32|   0|   32|          0|
    |reg_2768                                      |   32|   0|   32|          0|
    |reg_2775                                      |   32|   0|   32|          0|
    |reg_2782                                      |   32|   0|   32|          0|
    |reg_2790                                      |   32|   0|   32|          0|
    |reg_2796                                      |   32|   0|   32|          0|
    |reg_2803                                      |   32|   0|   32|          0|
    |reg_2809                                      |   32|   0|   32|          0|
    |reg_2816                                      |   32|   0|   32|          0|
    |reg_2823                                      |   32|   0|   32|          0|
    |reg_2830                                      |   32|   0|   32|          0|
    |reg_2836                                      |   32|   0|   32|          0|
    |reg_2844                                      |   32|   0|   32|          0|
    |reg_2851                                      |   32|   0|   32|          0|
    |reg_2856                                      |   32|   0|   32|          0|
    |reg_2863                                      |   32|   0|   32|          0|
    |reg_2870                                      |   32|   0|   32|          0|
    |reg_2877                                      |   32|   0|   32|          0|
    |reg_2884                                      |   32|   0|   32|          0|
    |reg_2890                                      |   32|   0|   32|          0|
    |reg_2897                                      |   32|   0|   32|          0|
    |reg_2904                                      |   32|   0|   32|          0|
    |reg_2910                                      |   32|   0|   32|          0|
    |reg_2917                                      |   32|   0|   32|          0|
    |reg_2924                                      |   32|   0|   32|          0|
    |reg_2931                                      |   32|   0|   32|          0|
    |reg_2938                                      |   32|   0|   32|          0|
    |reg_2945                                      |   32|   0|   32|          0|
    |reg_2952                                      |   32|   0|   32|          0|
    |reg_2959                                      |   32|   0|   32|          0|
    |reg_2966                                      |   32|   0|   32|          0|
    |reg_2973                                      |   32|   0|   32|          0|
    |reg_2980                                      |   32|   0|   32|          0|
    |reg_2987                                      |   32|   0|   32|          0|
    |reg_2994                                      |   32|   0|   32|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 3132|   0| 3132|          0|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+------+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits |  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+------+------------+----------------+--------------+
|ap_clk                   |   in|     1|  ap_ctrl_hs|             Run|  return value|
|ap_rst                   |   in|     1|  ap_ctrl_hs|             Run|  return value|
|ap_start                 |   in|     1|  ap_ctrl_hs|             Run|  return value|
|ap_done                  |  out|     1|  ap_ctrl_hs|             Run|  return value|
|ap_idle                  |  out|     1|  ap_ctrl_hs|             Run|  return value|
|ap_ready                 |  out|     1|  ap_ctrl_hs|             Run|  return value|
|ap_return                |  out|    32|  ap_ctrl_hs|             Run|  return value|
|trotters_local_address0  |  out|     9|   ap_memory|  trotters_local|         array|
|trotters_local_ce0       |  out|     1|   ap_memory|  trotters_local|         array|
|trotters_local_q0        |   in|    64|   ap_memory|  trotters_local|         array|
|trotters_local_address1  |  out|     9|   ap_memory|  trotters_local|         array|
|trotters_local_ce1       |  out|     1|   ap_memory|  trotters_local|         array|
|trotters_local_q1        |   in|    64|   ap_memory|  trotters_local|         array|
|jcoup_local_0_address0   |  out|     8|   ap_memory|   jcoup_local_0|         array|
|jcoup_local_0_ce0        |  out|     1|   ap_memory|   jcoup_local_0|         array|
|jcoup_local_0_q0         |   in|  2048|   ap_memory|   jcoup_local_0|         array|
|jcoup_local_1_address0   |  out|     8|   ap_memory|   jcoup_local_1|         array|
|jcoup_local_1_ce0        |  out|     1|   ap_memory|   jcoup_local_1|         array|
|jcoup_local_1_q0         |   in|  2048|   ap_memory|   jcoup_local_1|         array|
+-------------------------+-----+------+------------+----------------+--------------+

