#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jun 02 21:25:22 2016
# Process ID: 11748
# Current directory: D:/ECT-UA/CR/tarefa19_1/checkImpar
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12620 D:\ECT-UA\CR\tarefa19_1\checkImpar\checkImpar.xpr
# Log file: D:/ECT-UA/CR/tarefa19_1/checkImpar/vivado.log
# Journal file: D:/ECT-UA/CR/tarefa19_1/checkImpar\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ECT-UA/CR/tarefa19_1/checkImpar/checkImpar.xpr
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
create_project imparE D:/ECT-UA/CR/tarefa19_1/imparE -part xc7a100tcsg324-2
file mkdir D:/ECT-UA/CR/tarefa19_1/imparE/imparE.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
close [ open D:/ECT-UA/CR/tarefa19_1/imparE/imparE.srcs/sources_1/new/imparE.vhd w ]
add_files D:/ECT-UA/CR/tarefa19_1/imparE/imparE.srcs/sources_1/new/imparE.vhd
add_files -fileset constrs_1 -norecurse D:/ECT-UA/CR/Nexys4_Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project checkImpar
ipx::package_project -root_dir D:/ECT-UA/CR/tarefa19_1/checkImpar -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core d:/ECT-UA/CR/tarefa19_1/checkImpar/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ECT-UA/CR/tarefa19_1/checkImpar d:/ECT-UA/CR/tarefa19_1/checkImpar/component.xml
update_compile_order -fileset sim_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  d:/ect-ua/cr/tarefa19_1/checkimpar [current_project]
update_ip_catalog
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
current_project checkImpar
close_project
ipx::package_project -root_dir D:/ECT-UA/CR/tarefa19_1/imparE -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core d:/ECT-UA/CR/tarefa19_1/imparE/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ECT-UA/CR/tarefa19_1/imparE d:/ECT-UA/CR/tarefa19_1/imparE/component.xml
update_compile_order -fileset sim_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ect-ua/cr/tarefa19_1/impare d:/ect-ua/cr/tarefa19_1/checkimpar} [current_project]
update_ip_catalog
