$comment
	File created using the following command:
		vcd file mult2bits.msim.vcd -direction
$end
$date
	Sun Oct 26 18:10:22 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mult2bits_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # B0 $end
$var reg 1 $ B1 $end
$var wire 1 % R0 $end
$var wire 1 & R1 $end
$var wire 1 ' R2 $end
$var wire 1 ( R3 $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 R3~output_o $end
$var wire 1 1 R2~output_o $end
$var wire 1 2 R1~output_o $end
$var wire 1 3 R0~output_o $end
$var wire 1 4 A0~input_o $end
$var wire 1 5 A1~input_o $end
$var wire 1 6 B0~input_o $end
$var wire 1 7 B1~input_o $end
$var wire 1 8 inst7|and2~0_combout $end
$var wire 1 9 inst7|S~0_combout $end
$var wire 1 : inst8|S~combout $end
$var wire 1 ; inst2~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
$end
#50000
1#
16
0)
#100000
1$
0#
17
06
1)
#150000
1#
16
0)
#200000
1!
0$
0#
14
07
06
1)
#250000
1#
16
0)
1;
13
1%
#300000
1$
0#
17
06
1)
1:
0;
12
03
1&
0%
#350000
1#
16
0)
1;
13
1%
#400000
1"
0!
0$
0#
15
04
07
06
1)
0:
0;
02
03
0&
0%
#450000
1#
16
0)
1:
12
1&
#500000
1$
0#
17
06
1)
0:
19
02
11
0&
1'
#550000
1#
16
0)
1:
12
1&
#600000
1!
0$
0#
14
07
06
1)
0:
09
02
01
0&
0'
#650000
1#
16
0)
1;
1:
13
12
1%
1&
#700000
1$
0#
17
06
1)
19
0;
11
03
1'
0%
#750000
1#
16
0)
1;
0:
09
18
13
02
01
10
1%
0&
0'
1(
#800000
0"
0!
0$
0#
05
04
07
06
1)
08
0;
00
03
0(
0%
#1000000
