initSidebarItems({"struct":[["C2APB1FZR1_SPEC","DBGMCU CPU2 APB1 Peripheral Freeze Register 1 [dual core device"],["DBG_I2C1_STOP_R","Field `DBG_I2C1_STOP` reader - DBG_I2C1_STOP"],["DBG_I2C1_STOP_W","Field `DBG_I2C1_STOP` writer - DBG_I2C1_STOP"],["DBG_I2C2_STOP_R","Field `DBG_I2C2_STOP` reader - DBG_I2C2_STOP"],["DBG_I2C2_STOP_W","Field `DBG_I2C2_STOP` writer - DBG_I2C2_STOP"],["DBG_I2C3_STOP_R","Field `DBG_I2C3_STOP` reader - DBG_I2C3_STOP"],["DBG_I2C3_STOP_W","Field `DBG_I2C3_STOP` writer - DBG_I2C3_STOP"],["DBG_IWDG_STOP_R","Field `DBG_IWDG_STOP` reader - DBG_IWDG_STOP"],["DBG_IWDG_STOP_W","Field `DBG_IWDG_STOP` writer - DBG_IWDG_STOP"],["DBG_LPTIM1_STOP_R","Field `DBG_LPTIM1_STOP` reader - DBG_LPTIM1_STOP"],["DBG_LPTIM1_STOP_W","Field `DBG_LPTIM1_STOP` writer - DBG_LPTIM1_STOP"],["DBG_RTC_STOP_R","Field `DBG_RTC_STOP` reader - DBG_RTC_STOP"],["DBG_RTC_STOP_W","Field `DBG_RTC_STOP` writer - DBG_RTC_STOP"],["DBG_TIM2_STOP_R","Field `DBG_TIM2_STOP` reader - DBG_TIM2_STOP"],["DBG_TIM2_STOP_W","Field `DBG_TIM2_STOP` writer - DBG_TIM2_STOP"],["R","Register `C2APB1FZR1` reader"],["W","Register `C2APB1FZR1` writer"]]});