// Seed: 110166321
module module_0 #(
    parameter id_6 = 32'd62,
    parameter id_7 = 32'd12
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  defparam id_6.id_7 = id_1 == id_2; id_8(
      .id_0(~id_2 == 1), .id_1(1'b0), .id_2(id_6)
  );
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output tri id_6,
    output tri1 id_7
);
  generate
    if (1) begin : LABEL_0
      id_9(
          id_6 > 1, 1
      );
      wire id_10;
    end
  endgenerate
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire id_11;
endmodule
