-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 00:03:35 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v7
  Current state: extract
  Project: Catapult_2
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                     663 2089987    2089993            0  0        ? 
    Design Total:                                    663 2089987    2089993            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                      Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    --------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                
    BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1)         0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport(16,14,32,16384,16384,32,1)         0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport(17,14,32,16384,16384,32,1)         0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(13,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(16,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(17,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 0.100          1           0 
    [Lib: ccs_ioport]                                                                                                                 
    ccs_in(14,32)                                            0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                            0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                    0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                    
    modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec()       96.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_221cc38820a0941d4772a0cf032267436375()       64.000     0.000      0.000            0.000 0.320          1           1 
    mult_a1e233277d0d5c0cfe721a9995382bef70e4()           6293.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                  
    mgc_add(10,0,10,0,10)                                   10.000     0.000     10.000            9.000 1.035          1           1 
    mgc_add(11,0,11,0,11)                                   11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(12,0,12,0,12)                                   12.000     0.000     12.000           11.000 1.065          2           0 
    mgc_add(13,0,13,0,13)                                   13.000     0.000     13.000           12.000 1.080          4           1 
    mgc_add(14,0,14,0,14)                                   14.000     0.000     14.000           13.000 1.095          3          33 
    mgc_add(15,0,14,0,15)                                   15.000     0.000     15.000           14.000 1.110         23           2 
    mgc_add(15,0,15,0,15)                                   15.000     0.000     15.000           14.000 1.110          1           1 
    mgc_add(32,0,32,0,32)                                   32.000     0.000     32.000           31.000 1.365          2          19 
    mgc_add(4,0,1,1,4)                                       4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,2,1,5)                                       5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_add(9,0,2,1,10)                                      9.000     0.000      9.000            8.000 1.020          1           0 
    mgc_add(9,0,9,0,9)                                       9.000     0.000      9.000            8.000 1.020          1           0 
    mgc_and(1,2)                                             1.000     0.000      1.000            0.000 0.550          0         264 
    mgc_and(1,3)                                             1.000     0.000      1.000            0.000 0.550          0         116 
    mgc_and(1,4)                                             1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_and(1,5)                                             1.000     0.000      1.000            0.000 0.550          0           9 
    mgc_and(1,6)                                             1.000     0.000      1.000            0.000 0.550          0           9 
    mgc_and(1,7)                                             2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_and(1,8)                                             2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_and(14,2)                                           14.000     0.000     14.000            0.000 0.550          0           1 
    mgc_and(4,2)                                             4.000     0.000      4.000            0.000 0.550          0           1 
    mgc_and(9,2)                                             9.000     0.000      9.000            0.000 0.550          0           1 
    mgc_mul(10,0,10,0,10)                                  608.000     1.000      0.000            0.000 3.713          1           1 
    mgc_mul(14,0,14,0,14)                                  608.000     1.000      0.000            0.000 3.871          1           3 
    mgc_mux(1,1,2)                                           1.000     0.000      1.000            0.000 0.080          0         444 
    mgc_mux(10,1,2)                                         10.000     0.000     10.000            0.000 0.080          0           1 
    mgc_mux(11,1,2)                                         11.000     0.000     11.000            0.000 0.080          0           2 
    mgc_mux(14,1,2)                                         14.000     0.000     14.000            0.000 0.080          0           2 
    mgc_mux(32,1,2)                                         32.000     0.000     32.000            0.000 0.080          0           4 
    mgc_mux(4,1,2)                                           4.000     0.000      4.000            0.000 0.080          0           4 
    mgc_mux(9,1,2)                                           9.000     0.000      9.000            0.000 0.080          0           5 
    mgc_mux1hot(1,3)                                         1.446     0.000      1.446            0.000 0.550          0           3 
    mgc_mux1hot(1,32)                                       12.583     0.000     12.583            0.000 2.850          0           1 
    mgc_mux1hot(1,33)                                       12.967     0.000     12.967            0.000 2.850          0           1 
    mgc_mux1hot(1,34)                                       13.351     0.000     13.351            0.000 2.850          0           1 
    mgc_mux1hot(1,35)                                       13.735     0.000     13.735            0.000 2.850          0           1 
    mgc_mux1hot(1,36)                                       14.119     0.000     14.119            0.000 2.850          0           1 
    mgc_mux1hot(1,4)                                         1.830     0.000      1.830            0.000 1.500          0           3 
    mgc_mux1hot(1,5)                                         2.214     0.000      2.214            0.000 1.500          0           2 
    mgc_mux1hot(1,6)                                         2.598     0.000      2.598            0.000 1.500          0           1 
    mgc_mux1hot(10,3)                                       14.463     0.000     14.463            0.000 0.550          0           1 
    mgc_mux1hot(11,4)                                       20.134     0.000     20.134            0.000 1.500          0           1 
    mgc_mux1hot(12,3)                                       17.356     0.000     17.356            0.000 0.550          0           1 
    mgc_mux1hot(12,5)                                       26.572     0.000     26.572            0.000 1.500          0           1 
    mgc_mux1hot(13,3)                                       18.802     0.000     18.802            0.000 0.550          0           1 
    mgc_mux1hot(14,31)                                     170.786     0.000    170.786            0.000 2.850          0           1 
    mgc_mux1hot(14,4)                                       25.625     0.000     25.625            0.000 1.500          0           1 
    mgc_mux1hot(32,32)                                     402.656     0.000    402.656            0.000 2.850          0           2 
    mgc_mux1hot(4,14)                                       22.682     0.000     22.682            0.000 1.500          0           1 
    mgc_mux1hot(4,8)                                        13.466     0.000     13.466            0.000 1.500          0           1 
    mgc_mux1hot(5,29)                                       57.155     0.000     57.155            0.000 2.850          0           1 
    mgc_mux1hot(7,3)                                        10.124     0.000     10.124            0.000 0.550          0           2 
    mgc_mux1hot(9,3)                                        13.017     0.000     13.017            0.000 0.550          0           1 
    mgc_mux1hot(9,37)                                      130.528     0.000    130.528            0.000 2.850          0           1 
    mgc_mux1hot(9,6)                                        23.386     0.000     23.386            0.000 1.500          0           1 
    mgc_mux1hot(9,7)                                        26.842     0.000     26.842            0.000 1.500          0           1 
    mgc_nand(1,2)                                            1.000     0.000      1.000            0.000 0.550          0          31 
    mgc_nand(1,4)                                            1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_nand(1,5)                                            1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,10)                                            2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_nor(1,12)                                            3.000     0.000      3.000            0.000 1.500          0           4 
    mgc_nor(1,14)                                            3.000     0.000      3.000            0.000 1.500          0           2 
    mgc_nor(1,2)                                             1.000     0.000      1.000            0.000 0.550          0          49 
    mgc_nor(1,3)                                             1.000     0.000      1.000            0.000 0.550          0          11 
    mgc_nor(1,4)                                             1.000     0.000      1.000            0.000 0.550          0          10 
    mgc_nor(1,5)                                             1.000     0.000      1.000            0.000 0.550          0          10 
    mgc_nor(1,6)                                             1.000     0.000      1.000            0.000 0.550          0           6 
    mgc_nor(1,7)                                             2.000     0.000      2.000            0.000 1.500          0           3 
    mgc_nor(1,8)                                             2.000     0.000      2.000            0.000 1.500          0           4 
    mgc_nor(1,9)                                             2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_nor(4,2)                                             4.000     0.000      4.000            0.000 0.550          0           1 
    mgc_not(1)                                               0.000     0.000      0.000            0.000 0.000          0         452 
    mgc_not(10)                                              0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(11)                                              0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(14)                                              0.000     0.000      0.000            0.000 0.000          0           3 
    mgc_not(32)                                              0.000     0.000      0.000            0.000 0.000          0          11 
    mgc_not(4)                                               0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(9)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,10)                                             2.000     0.000      2.000            0.000 1.500          0           3 
    mgc_or(1,11)                                             2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_or(1,13)                                             3.000     0.000      3.000            0.000 1.500          0           2 
    mgc_or(1,15)                                             3.000     0.000      3.000            0.000 1.500          0           5 
    mgc_or(1,16)                                             3.000     0.000      3.000            0.000 1.500          0           5 
    mgc_or(1,18)                                             4.000     0.000      4.000            0.000 1.500          0           1 
    mgc_or(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          96 
    mgc_or(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          81 
    mgc_or(1,32)                                             7.000     0.000      7.000            0.000 1.500          0           1 
    mgc_or(1,4)                                              1.000     0.000      1.000            0.000 0.550          0          68 
    mgc_or(1,5)                                              1.000     0.000      1.000            0.000 0.550          0          24 
    mgc_or(1,6)                                              1.000     0.000      1.000            0.000 0.550          0           8 
    mgc_or(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           4 
    mgc_or(1,8)                                              2.000     0.000      2.000            0.000 1.500          0          11 
    mgc_or(1,9)                                              2.000     0.000      2.000            0.000 1.500          0           3 
    mgc_or(4,2)                                              4.000     0.000      4.000            0.000 0.550          0           1 
    mgc_or(5,2)                                              5.000     0.000      5.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                               0.000     0.000      0.000            0.000 0.320          0           6 
    mgc_reg_pos(1,0,0,1,1,1,1)                               0.000     0.000      0.000            0.000 0.320          0           8 
    mgc_reg_pos(10,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(12,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(13,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(14,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000 0.320          0           4 
    mgc_reg_pos(15,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(15,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(4,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(9,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_shift_l(1,0,4,12)                                   10.442     0.000     10.442            0.000 0.550          0           1 
    mgc_shift_l(1,0,4,13)                                   11.280     0.000     11.280            0.000 0.550          0           1 
    mgc_shift_l(1,0,4,14)                                   12.109     0.000     12.109            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,15)                                   12.929     0.000     12.929            0.000 0.550          1           1 
    mgc_xnor(1,2)                                            1.000     0.000      1.000            0.000 0.550          0           3 
    [Lib: mgc_ioport]                                                                                                                 
    mgc_io_sync(0)                                           0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                      
    TOTAL AREA (After Assignment):                       13256.745     4.000   4372.000         1098.000                              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- --------------- ---------------- ----------------
    Total Area Score:   8284.0          30810.7          13299.7        
    Total Reg:             0.0              0.0              0.0        
                                                                        
    DataPath:           8284.0 (100%)   30767.7 (100%)   13256.7 (100%) 
      MUX:                 0.0           2222.3   (7%)    2183.0  (16%) 
      FUNC:             8284.0 (100%)   27793.4  (90%)   10089.8  (76%) 
      LOGIC:               0.0            752.0   (2%)     984.0   (7%) 
      BUFFER:              0.0              0.0              0.0        
      MEM:                 0.0              0.0              0.0        
      ROM:                 0.0              0.0              0.0        
      REG:                 0.0              0.0              0.0        
                                                                        
    
    FSM:                   0.0             43.0   (0%)      43.0   (0%) 
      FSM-REG:             0.0              0.0              0.0        
      FSM-COMB:            0.0             43.0 (100%)      43.0 (100%) 
                                                                        
    
  Register-to-Variable Mappings
    Register                                 Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f#1.sva                        32         Y           Y      COMP_LOOP:twiddle_f#1.sva                             
                                                                                   COMP_LOOP:twiddle_f#10.sva                            
                                                                                   COMP_LOOP:twiddle_f#11.sva                            
                                                                                   COMP_LOOP:twiddle_f#12.sva                            
                                                                                   COMP_LOOP:twiddle_f#13.sva                            
                                                                                   COMP_LOOP:twiddle_f#14.sva                            
                                                                                   COMP_LOOP:twiddle_f#15.sva                            
                                                                                   COMP_LOOP:twiddle_f#16.sva                            
                                                                                   COMP_LOOP:twiddle_f#17.sva                            
                                                                                   COMP_LOOP:twiddle_f#18.sva                            
                                                                                   COMP_LOOP:twiddle_f#19.sva                            
                                                                                   COMP_LOOP:twiddle_f#2.sva                             
                                                                                   COMP_LOOP:twiddle_f#20.sva                            
                                                                                   COMP_LOOP:twiddle_f#21.sva                            
                                                                                   COMP_LOOP:twiddle_f#22.sva                            
                                                                                   COMP_LOOP:twiddle_f#23.sva                            
                                                                                   COMP_LOOP:twiddle_f#24.sva                            
                                                                                   COMP_LOOP:twiddle_f#25.sva                            
                                                                                   COMP_LOOP:twiddle_f#26.sva                            
                                                                                   COMP_LOOP:twiddle_f#27.sva                            
                                                                                   COMP_LOOP:twiddle_f#28.sva                            
                                                                                   COMP_LOOP:twiddle_f#29.sva                            
                                                                                   COMP_LOOP:twiddle_f#3.sva                             
                                                                                   COMP_LOOP:twiddle_f#30.sva                            
                                                                                   COMP_LOOP:twiddle_f#31.sva                            
                                                                                   COMP_LOOP:twiddle_f#4.sva                             
                                                                                   COMP_LOOP:twiddle_f#5.sva                             
                                                                                   COMP_LOOP:twiddle_f#6.sva                             
                                                                                   COMP_LOOP:twiddle_f#7.sva                             
                                                                                   COMP_LOOP:twiddle_f#8.sva                             
                                                                                   COMP_LOOP:twiddle_f#9.sva                             
                                                                                   COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help#1.sva                     32         Y           Y      COMP_LOOP:twiddle_help#1.sva                          
                                                                                   COMP_LOOP:twiddle_help#10.sva                         
                                                                                   COMP_LOOP:twiddle_help#11.sva                         
                                                                                   COMP_LOOP:twiddle_help#12.sva                         
                                                                                   COMP_LOOP:twiddle_help#13.sva                         
                                                                                   COMP_LOOP:twiddle_help#14.sva                         
                                                                                   COMP_LOOP:twiddle_help#15.sva                         
                                                                                   COMP_LOOP:twiddle_help#16.sva                         
                                                                                   COMP_LOOP:twiddle_help#17.sva                         
                                                                                   COMP_LOOP:twiddle_help#18.sva                         
                                                                                   COMP_LOOP:twiddle_help#19.sva                         
                                                                                   COMP_LOOP:twiddle_help#2.sva                          
                                                                                   COMP_LOOP:twiddle_help#20.sva                         
                                                                                   COMP_LOOP:twiddle_help#21.sva                         
                                                                                   COMP_LOOP:twiddle_help#22.sva                         
                                                                                   COMP_LOOP:twiddle_help#23.sva                         
                                                                                   COMP_LOOP:twiddle_help#24.sva                         
                                                                                   COMP_LOOP:twiddle_help#25.sva                         
                                                                                   COMP_LOOP:twiddle_help#26.sva                         
                                                                                   COMP_LOOP:twiddle_help#27.sva                         
                                                                                   COMP_LOOP:twiddle_help#28.sva                         
                                                                                   COMP_LOOP:twiddle_help#29.sva                         
                                                                                   COMP_LOOP:twiddle_help#3.sva                          
                                                                                   COMP_LOOP:twiddle_help#30.sva                         
                                                                                   COMP_LOOP:twiddle_help#31.sva                         
                                                                                   COMP_LOOP:twiddle_help#4.sva                          
                                                                                   COMP_LOOP:twiddle_help#5.sva                          
                                                                                   COMP_LOOP:twiddle_help#6.sva                          
                                                                                   COMP_LOOP:twiddle_help#7.sva                          
                                                                                   COMP_LOOP:twiddle_help#8.sva                          
                                                                                   COMP_LOOP:twiddle_help#9.sva                          
                                                                                   COMP_LOOP:twiddle_help.sva                            
    factor2#1.sva                                    32         Y                  factor2#1.sva                                         
    p.sva                                            32         Y           Y      p.sva                                                 
    twiddle:rsci.q_d.bfwt                            32         Y           Y      twiddle:rsci.q_d.bfwt                                 
    twiddle_h:rsci.q_d.bfwt                          32         Y           Y      twiddle_h:rsci.q_d.bfwt                               
    vec:rsci.q_d.bfwt                                32         Y           Y      vec:rsci.q_d.bfwt                                     
    STAGE_LOOP:lshift.psp.sva                        15         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j(14:0)#1.sva#1                         15         Y           Y      VEC_LOOP:j(14:0)#1.sva#1                              
                                                                                   VEC_LOOP:j(14:0)#10.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#11.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#12.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#13.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#14.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#15.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#16.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#17.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#18.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#19.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#2.sva#1                              
                                                                                   VEC_LOOP:j(14:0)#20.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#21.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#22.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#23.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#24.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#25.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#26.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#27.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#28.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#29.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#3.sva#1                              
                                                                                   VEC_LOOP:j(14:0)#30.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#31.sva#1                             
                                                                                   VEC_LOOP:j(14:0)#4.sva#1                              
                                                                                   VEC_LOOP:j(14:0)#5.sva#1                              
                                                                                   VEC_LOOP:j(14:0)#6.sva#1                              
                                                                                   VEC_LOOP:j(14:0)#7.sva#1                              
                                                                                   VEC_LOOP:j(14:0)#8.sva#1                              
                                                                                   VEC_LOOP:j(14:0)#9.sva#1                              
                                                                                   VEC_LOOP:j(14:0).sva#1                                
    COMP_LOOP-2:twiddle_f:lshift.ncse.sva            14         Y           Y      COMP_LOOP-2:twiddle_f:lshift.ncse.sva                 
    COMP_LOOP:twiddle_f:mul.cse#10.sva               14         Y           Y      COMP_LOOP:twiddle_f:mul.cse#10.sva                    
                                                                                   COMP_LOOP:twiddle_f:mul.cse#12.sva                    
                                                                                   COMP_LOOP:twiddle_f:mul.cse#14.sva                    
                                                                                   COMP_LOOP:twiddle_f:mul.cse#16.sva                    
                                                                                   COMP_LOOP:twiddle_f:mul.cse#18.sva                    
                                                                                   COMP_LOOP:twiddle_f:mul.cse#2.sva                     
                                                                                   COMP_LOOP:twiddle_f:mul.cse#20.sva                    
                                                                                   COMP_LOOP:twiddle_f:mul.cse#22.sva                    
                                                                                   COMP_LOOP:twiddle_f:mul.cse#24.sva                    
                                                                                   COMP_LOOP:twiddle_f:mul.cse#26.sva                    
                                                                                   COMP_LOOP:twiddle_f:mul.cse#28.sva                    
                                                                                   COMP_LOOP:twiddle_f:mul.cse#30.sva                    
                                                                                   COMP_LOOP:twiddle_f:mul.cse#4.sva                     
                                                                                   COMP_LOOP:twiddle_f:mul.cse#6.sva                     
                                                                                   COMP_LOOP:twiddle_f:mul.cse#8.sva                     
                                                                                   COMP_LOOP:twiddle_f:mul.cse.sva                       
    VEC_LOOP:acc#1.cse#10.sva                        14         Y           Y      VEC_LOOP:acc#1.cse#10.sva                             
                                                                                   VEC_LOOP:acc#1.cse#12.sva                             
                                                                                   VEC_LOOP:acc#1.cse#14.sva                             
                                                                                   VEC_LOOP:acc#1.cse#16.sva                             
                                                                                   VEC_LOOP:acc#1.cse#18.sva                             
                                                                                   VEC_LOOP:acc#1.cse#2.sva                              
                                                                                   VEC_LOOP:acc#1.cse#20.sva                             
                                                                                   VEC_LOOP:acc#1.cse#22.sva                             
                                                                                   VEC_LOOP:acc#1.cse#24.sva                             
                                                                                   VEC_LOOP:acc#1.cse#26.sva                             
                                                                                   VEC_LOOP:acc#1.cse#28.sva                             
                                                                                   VEC_LOOP:acc#1.cse#30.sva                             
                                                                                   VEC_LOOP:acc#1.cse#4.sva                              
                                                                                   VEC_LOOP:acc#1.cse#6.sva                              
                                                                                   VEC_LOOP:acc#1.cse#8.sva                              
                                                                                   VEC_LOOP:acc#1.cse.sva                                
                                                                                   VEC_LOOP:j(14:0)#1.sva(13:0)                          
                                                                                   VEC_LOOP:j(14:0)#17.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#10.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#12.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#14.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#16.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#18.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#2.sva(13:0)                          
                                                                                   VEC_LOOP:j(14:0)#20.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#22.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#24.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#26.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#28.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#30.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#4.sva(13:0)                          
                                                                                   VEC_LOOP:j(14:0)#6.sva(13:0)                          
                                                                                   VEC_LOOP:j(14:0)#8.sva(13:0)                          
                                                                                   VEC_LOOP:j(14:0).sva(13:0)                            
                                                                                   VEC_LOOP:j(14:0)#9.sva(13:0)                          
                                                                                   VEC_LOOP:j(14:0)#11.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#13.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#15.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#19.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#21.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#23.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#25.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#27.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#29.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#3.sva(13:0)                          
                                                                                   VEC_LOOP:j(14:0)#31.sva(13:0)                         
                                                                                   VEC_LOOP:j(14:0)#5.sva(13:0)                          
                                                                                   VEC_LOOP:j(14:0)#7.sva(13:0)                          
    VEC_LOOP:acc#10.cse#1.sva                        14         Y           Y      VEC_LOOP:acc#10.cse#1.sva                             
                                                                                   VEC_LOOP:acc#10.cse#10.sva                            
                                                                                   VEC_LOOP:acc#10.cse#11.sva                            
                                                                                   VEC_LOOP:acc#10.cse#12.sva                            
                                                                                   VEC_LOOP:acc#10.cse#13.sva                            
                                                                                   VEC_LOOP:acc#10.cse#14.sva                            
                                                                                   VEC_LOOP:acc#10.cse#15.sva                            
                                                                                   VEC_LOOP:acc#10.cse#16.sva                            
                                                                                   VEC_LOOP:acc#10.cse#17.sva                            
                                                                                   VEC_LOOP:acc#10.cse#18.sva                            
                                                                                   VEC_LOOP:acc#10.cse#19.sva                            
                                                                                   VEC_LOOP:acc#10.cse#2.sva                             
                                                                                   VEC_LOOP:acc#10.cse#20.sva                            
                                                                                   VEC_LOOP:acc#10.cse#21.sva                            
                                                                                   VEC_LOOP:acc#10.cse#22.sva                            
                                                                                   VEC_LOOP:acc#10.cse#23.sva                            
                                                                                   VEC_LOOP:acc#10.cse#24.sva                            
                                                                                   VEC_LOOP:acc#10.cse#25.sva                            
                                                                                   VEC_LOOP:acc#10.cse#26.sva                            
                                                                                   VEC_LOOP:acc#10.cse#27.sva                            
                                                                                   VEC_LOOP:acc#10.cse#28.sva                            
                                                                                   VEC_LOOP:acc#10.cse#29.sva                            
                                                                                   VEC_LOOP:acc#10.cse#3.sva                             
                                                                                   VEC_LOOP:acc#10.cse#30.sva                            
                                                                                   VEC_LOOP:acc#10.cse#31.sva                            
                                                                                   VEC_LOOP:acc#10.cse#4.sva                             
                                                                                   VEC_LOOP:acc#10.cse#5.sva                             
                                                                                   VEC_LOOP:acc#10.cse#6.sva                             
                                                                                   VEC_LOOP:acc#10.cse#7.sva                             
                                                                                   VEC_LOOP:acc#10.cse#8.sva                             
                                                                                   VEC_LOOP:acc#10.cse#9.sva                             
                                                                                   VEC_LOOP:acc#10.cse.sva                               
    COMP_LOOP-3:twiddle_f:lshift.ncse.sva            13         Y           Y      COMP_LOOP-3:twiddle_f:lshift.ncse.sva                 
    COMP_LOOP-5:twiddle_f:lshift.ncse.sva            12         Y           Y      COMP_LOOP-5:twiddle_f:lshift.ncse.sva                 
    COMP_LOOP-13:twiddle_f:mul.psp.sva(10:0)         11         Y           Y      COMP_LOOP-13:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-21:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-29:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-5:twiddle_f:mul.psp.sva                     
                                                                                   VEC_LOOP:acc#12.psp.sva                               
                                                                                   VEC_LOOP:acc#16.psp.sva                               
                                                                                   VEC_LOOP:acc#20.psp.sva                               
                                                                                   VEC_LOOP:acc#24.psp.sva                               
                                                                                   COMP_LOOP-25:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-9:twiddle_f:mul.psp.sva                     
                                                                                   VEC_LOOP:acc#14.psp.sva                               
                                                                                   VEC_LOOP:acc#22.psp.sva                               
    COMP_LOOP-9:twiddle_f:lshift.ncse.sva            11         Y           Y      COMP_LOOP-9:twiddle_f:lshift.ncse.sva                 
    COMP_LOOP-17:twiddle_f:mul.psp.sva               10         Y           Y      COMP_LOOP-17:twiddle_f:mul.psp.sva                    
                                                                                   VEC_LOOP:acc#18.psp.sva                               
    COMP_LOOP-11:twiddle_f:mul.psp.sva(8:0)           9         Y           Y      COMP_LOOP-11:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-15:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-19:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-23:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-27:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-31:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-3:twiddle_f:mul.psp.sva                     
                                                                                   COMP_LOOP-7:twiddle_f:mul.psp.sva                     
                                                                                   VEC_LOOP:acc#11.psp.sva                               
                                                                                   VEC_LOOP:acc#13.psp.sva                               
                                                                                   VEC_LOOP:acc#15.psp.sva                               
                                                                                   VEC_LOOP:acc#17.psp.sva                               
                                                                                   VEC_LOOP:acc#19.psp.sva                               
                                                                                   VEC_LOOP:acc#21.psp.sva                               
                                                                                   VEC_LOOP:acc#23.psp.sva                               
                                                                                   VEC_LOOP:acc#25.psp.sva                               
                                                                                   COMP_LOOP-1:twiddle_f:mul.psp.sva                     
                                                                                   VEC_LOOP:acc.psp.sva                                  
    COMP_LOOP:k(14:5).sva(8:0)                        9         Y           Y      COMP_LOOP:k(14:5).sva(8:0)                            
    COMP_LOOP-11:twiddle_f:mul.psp.sva(12:9)          4         Y           Y      COMP_LOOP-11:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-15:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-19:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-23:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-27:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-31:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-3:twiddle_f:mul.psp.sva                     
                                                                                   COMP_LOOP-7:twiddle_f:mul.psp.sva                     
                                                                                   VEC_LOOP:acc#11.psp.sva                               
                                                                                   VEC_LOOP:acc#13.psp.sva                               
                                                                                   VEC_LOOP:acc#15.psp.sva                               
                                                                                   VEC_LOOP:acc#17.psp.sva                               
                                                                                   VEC_LOOP:acc#19.psp.sva                               
                                                                                   VEC_LOOP:acc#21.psp.sva                               
                                                                                   VEC_LOOP:acc#23.psp.sva                               
                                                                                   VEC_LOOP:acc#25.psp.sva                               
                                                                                   COMP_LOOP-1:twiddle_f:mul.psp.sva                     
                                                                                   VEC_LOOP:acc.psp.sva                                  
    COMP_LOOP-1:twiddle_f:acc.cse.sva                 4         Y           Y      COMP_LOOP-1:twiddle_f:acc.cse.sva                     
    STAGE_LOOP:i(3:0).sva                             4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    COMP_LOOP-13:twiddle_f:mul.psp.sva(11)            1         Y           Y      COMP_LOOP-13:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-21:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-29:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-5:twiddle_f:mul.psp.sva                     
                                                                                   VEC_LOOP:acc#12.psp.sva                               
                                                                                   VEC_LOOP:acc#16.psp.sva                               
                                                                                   VEC_LOOP:acc#20.psp.sva                               
                                                                                   VEC_LOOP:acc#24.psp.sva                               
                                                                                   COMP_LOOP-25:twiddle_f:mul.psp.sva                    
                                                                                   COMP_LOOP-9:twiddle_f:mul.psp.sva                     
                                                                                   VEC_LOOP:acc#14.psp.sva                               
                                                                                   VEC_LOOP:acc#22.psp.sva                               
    complete:rsci.bcwt                                1                            complete:rsci.bcwt                                    
    core.wten.reg                                     1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                       1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#1).cse                              1         Y                  reg(ensig.cgo#1).cse                                  
    reg(ensig.cgo).cse                                1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                            1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt).cse                        1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse                 1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                          1         Y                  reg(vec:rsci.oswt#1).cse                              
    run:rsci.bcwt                                     1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                                1         Y           Y      run:rsci.ivld.bfwt                                    
    run_ac_sync_tmp_dobj.sva                          1         Y           Y      run_ac_sync_tmp_dobj.sva                              
    twiddle:rsci.bcwt                                 1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                               1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt#1                                   1                            vec:rsci.bcwt#1                                       
                                                                                                                                         
    Total:                                          413            407         368 (Total Gating Ratio: 0.99, CG Opt Gating Ratio: 0.89) 
    
  Timing Report
    Critical Path
      Max Delay:  9.220738
      Slack:      0.7792619999999992
      
      Path                                                                          Startpoint                                                            Endpoint                                                          Delay  Slack  
      ----------------------------------------------------------------------------- --------------------------------------------------------------------- ----------------------------------------------------------------- ------ ------
      1                                                                             inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-11:twiddle_f:mul.psp)#1 9.2207 0.7793 
                                                                                                                                                                                                                                          
        Instance                                                                    Component                                                                                                                               Delta  Delay  
        --------                                                                    ---------                                                                                                                               -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst       inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211.itm                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802                                         mgc_not_1                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802.itm                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#39                                          mgc_and_1_2                                                                                                                             0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#22                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#73                                          mgc_and_1_2                                                                                                                             0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#56                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#369                                         mgc_and_1_3                                                                                                                             0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#304                                                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11                       mgc_or_1_7                                                                                                                              1.1000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.itm                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120                   mgc_mux1hot_1_4                                                                                                                         1.5000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120.itm                                                                                                                                                       0.0000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13                      mgc_and_1_2                                                                                                                             0.5500 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13.itm                                                                                                                                                          0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc                                                                                                                                                                0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm                                                                                                                                                            0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                   mgc_mul_14_0_14_0_14                                                                                                                    3.8707 8.6707 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                 0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(12-0)                                                                                                                                                  0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(12-0).itm                                                                                                                                              0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40                    mgc_mux1hot_13_3                                                                                                                        0.5500 9.2207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40.rgt                                                                                                                                                        0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(8-0)                                                                                                                                              0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(8-0).itm                                                                                                                                          0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-11:twiddle_f:mul.psp)#1           mgc_reg_pos_9_0_0_0_0_1_1                                                                                                               0.0000 9.2207 
                                                                                                                                                                                                                                          
      2                                                                             inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1 9.2207 0.7793 
                                                                                                                                                                                                                                          
        Instance                                                                    Component                                                                                                                               Delta  Delay  
        --------                                                                    ---------                                                                                                                               -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst       inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211.itm                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802                                         mgc_not_1                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802.itm                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#39                                          mgc_and_1_2                                                                                                                             0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#22                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#73                                          mgc_and_1_2                                                                                                                             0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#56                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#369                                         mgc_and_1_3                                                                                                                             0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#304                                                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11                       mgc_or_1_7                                                                                                                              1.1000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.itm                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120                   mgc_mux1hot_1_4                                                                                                                         1.5000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120.itm                                                                                                                                                       0.0000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13                      mgc_and_1_2                                                                                                                             0.5500 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13.itm                                                                                                                                                          0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc                                                                                                                                                                0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm                                                                                                                                                            0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                   mgc_mul_14_0_14_0_14                                                                                                                    3.8707 8.6707 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                 0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(11-0)                                                                                                                                                  0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(11-0).itm                                                                                                                                              0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#65                    mgc_mux1hot_12_3                                                                                                                        0.5500 9.2207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#65.rgt                                                                                                                                                        0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#65.rgt)(10-0)                                                                                                                                             0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#65.rgt)(10-0).itm                                                                                                                                         0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1           mgc_reg_pos_11_0_0_0_0_1_1                                                                                                              0.0000 9.2207 
                                                                                                                                                                                                                                          
      3                                                                             inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)   9.2207 0.7793 
                                                                                                                                                                                                                                          
        Instance                                                                    Component                                                                                                                               Delta  Delay  
        --------                                                                    ---------                                                                                                                               -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst       inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211.itm                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802                                         mgc_not_1                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802.itm                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#39                                          mgc_and_1_2                                                                                                                             0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#22                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#73                                          mgc_and_1_2                                                                                                                             0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#56                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#369                                         mgc_and_1_3                                                                                                                             0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#304                                                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11                       mgc_or_1_7                                                                                                                              1.1000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.itm                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120                   mgc_mux1hot_1_4                                                                                                                         1.5000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120.itm                                                                                                                                                       0.0000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13                      mgc_and_1_2                                                                                                                             0.5500 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13.itm                                                                                                                                                          0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc                                                                                                                                                                0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm                                                                                                                                                            0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                   mgc_mul_14_0_14_0_14                                                                                                                    3.8707 8.6707 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                 0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(11-0)                                                                                                                                                  0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(11-0).itm                                                                                                                                              0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#65                    mgc_mux1hot_12_3                                                                                                                        0.5500 9.2207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#65.rgt                                                                                                                                                        0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#65.rgt)(11)                                                                                                                                               0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#65.rgt)(11).itm                                                                                                                                           0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)             mgc_reg_pos_1_0_0_0_0_1_1                                                                                                               0.0000 9.2207 
                                                                                                                                                                                                                                          
      4                                                                             inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)   9.2207 0.7793 
                                                                                                                                                                                                                                          
        Instance                                                                    Component                                                                                                                               Delta  Delay  
        --------                                                                    ---------                                                                                                                               -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst       inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211.itm                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802                                         mgc_not_1                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802.itm                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#39                                          mgc_and_1_2                                                                                                                             0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#22                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#40                                          mgc_and_1_2                                                                                                                             0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#23                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#406                                         mgc_and_1_3                                                                                                                             0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#341                                                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1                        mgc_or_1_15                                                                                                                             1.1000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.ssc                                                                                                                                                            0.0000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120                   mgc_mux1hot_1_4                                                                                                                         1.5000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120.itm                                                                                                                                                       0.0000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13                      mgc_and_1_2                                                                                                                             0.5500 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13.itm                                                                                                                                                          0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc                                                                                                                                                                0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm                                                                                                                                                            0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                   mgc_mul_14_0_14_0_14                                                                                                                    3.8707 8.6707 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                 0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(11-0)                                                                                                                                                  0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(11-0).itm                                                                                                                                              0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#65                    mgc_mux1hot_12_3                                                                                                                        0.5500 9.2207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#65.rgt                                                                                                                                                        0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#65.rgt)(11)                                                                                                                                               0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#65.rgt)(11).itm                                                                                                                                           0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)             mgc_reg_pos_1_0_0_0_0_1_1                                                                                                               0.0000 9.2207 
                                                                                                                                                                                                                                          
      5                                                                             inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-11:twiddle_f:mul.psp)   9.2207 0.7793 
                                                                                                                                                                                                                                          
        Instance                                                                    Component                                                                                                                               Delta  Delay  
        --------                                                                    ---------                                                                                                                               -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst       inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211.itm                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802                                         mgc_not_1                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802.itm                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#39                                          mgc_and_1_2                                                                                                                             0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#22                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#73                                          mgc_and_1_2                                                                                                                             0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#56                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#369                                         mgc_and_1_3                                                                                                                             0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#304                                                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11                       mgc_or_1_7                                                                                                                              1.1000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.itm                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120                   mgc_mux1hot_1_4                                                                                                                         1.5000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120.itm                                                                                                                                                       0.0000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13                      mgc_and_1_2                                                                                                                             0.5500 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13.itm                                                                                                                                                          0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc                                                                                                                                                                0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm                                                                                                                                                            0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                   mgc_mul_14_0_14_0_14                                                                                                                    3.8707 8.6707 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                 0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(12-0)                                                                                                                                                  0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(12-0).itm                                                                                                                                              0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40                    mgc_mux1hot_13_3                                                                                                                        0.5500 9.2207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40.rgt                                                                                                                                                        0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(12-9)                                                                                                                                             0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(12-9).itm                                                                                                                                         0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-11:twiddle_f:mul.psp)             mgc_reg_pos_4_0_0_0_0_1_1                                                                                                               0.0000 9.2207 
                                                                                                                                                                                                                                          
      6                                                                             inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)   9.2207 0.7793 
                                                                                                                                                                                                                                          
        Instance                                                                    Component                                                                                                                               Delta  Delay  
        --------                                                                    ---------                                                                                                                               -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst       inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211.itm                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802                                         mgc_not_1                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802.itm                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#39                                          mgc_and_1_2                                                                                                                             0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#22                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#73                                          mgc_and_1_2                                                                                                                             0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#56                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#424                                         mgc_and_1_3                                                                                                                             0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#359                                                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1                        mgc_or_1_15                                                                                                                             1.1000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.ssc                                                                                                                                                            0.0000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120                   mgc_mux1hot_1_4                                                                                                                         1.5000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120.itm                                                                                                                                                       0.0000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13                      mgc_and_1_2                                                                                                                             0.5500 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13.itm                                                                                                                                                          0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc                                                                                                                                                                0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm                                                                                                                                                            0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                   mgc_mul_14_0_14_0_14                                                                                                                    3.8707 8.6707 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                 0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(11-0)                                                                                                                                                  0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(11-0).itm                                                                                                                                              0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#65                    mgc_mux1hot_12_3                                                                                                                        0.5500 9.2207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#65.rgt                                                                                                                                                        0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#65.rgt)(11)                                                                                                                                               0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#65.rgt)(11).itm                                                                                                                                           0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)             mgc_reg_pos_1_0_0_0_0_1_1                                                                                                               0.0000 9.2207 
                                                                                                                                                                                                                                          
      7                                                                             inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)   9.2207 0.7793 
                                                                                                                                                                                                                                          
        Instance                                                                    Component                                                                                                                               Delta  Delay  
        --------                                                                    ---------                                                                                                                               -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst       inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#219                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#219.itm                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#816                                         mgc_not_1                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#816.itm                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#63                                          mgc_and_1_2                                                                                                                             0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#46                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#64                                          mgc_and_1_2                                                                                                                             0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#47                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#413                                         mgc_and_1_3                                                                                                                             0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#348                                                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1                        mgc_or_1_15                                                                                                                             1.1000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.ssc                                                                                                                                                            0.0000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120                   mgc_mux1hot_1_4                                                                                                                         1.5000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120.itm                                                                                                                                                       0.0000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13                      mgc_and_1_2                                                                                                                             0.5500 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13.itm                                                                                                                                                          0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc                                                                                                                                                                0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm                                                                                                                                                            0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                   mgc_mul_14_0_14_0_14                                                                                                                    3.8707 8.6707 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                 0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(11-0)                                                                                                                                                  0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(11-0).itm                                                                                                                                              0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#65                    mgc_mux1hot_12_3                                                                                                                        0.5500 9.2207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#65.rgt                                                                                                                                                        0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#65.rgt)(11)                                                                                                                                               0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#65.rgt)(11).itm                                                                                                                                           0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)             mgc_reg_pos_1_0_0_0_0_1_1                                                                                                               0.0000 9.2207 
                                                                                                                                                                                                                                          
      8                                                                             inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)   9.2207 0.7793 
                                                                                                                                                                                                                                          
        Instance                                                                    Component                                                                                                                               Delta  Delay  
        --------                                                                    ---------                                                                                                                               -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst       inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211.itm                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802                                         mgc_not_1                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802.itm                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#39                                          mgc_and_1_2                                                                                                                             0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#22                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#73                                          mgc_and_1_2                                                                                                                             0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#56                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#415                                         mgc_and_1_3                                                                                                                             0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#350                                                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1                        mgc_or_1_15                                                                                                                             1.1000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.ssc                                                                                                                                                            0.0000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120                   mgc_mux1hot_1_4                                                                                                                         1.5000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120.itm                                                                                                                                                       0.0000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13                      mgc_and_1_2                                                                                                                             0.5500 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13.itm                                                                                                                                                          0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc                                                                                                                                                                0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm                                                                                                                                                            0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                   mgc_mul_14_0_14_0_14                                                                                                                    3.8707 8.6707 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                 0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(11-0)                                                                                                                                                  0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(11-0).itm                                                                                                                                              0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#65                    mgc_mux1hot_12_3                                                                                                                        0.5500 9.2207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#65.rgt                                                                                                                                                        0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#65.rgt)(11)                                                                                                                                               0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#65.rgt)(11).itm                                                                                                                                           0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)             mgc_reg_pos_1_0_0_0_0_1_1                                                                                                               0.0000 9.2207 
                                                                                                                                                                                                                                          
      9                                                                             inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-11:twiddle_f:mul.psp)   9.2207 0.7793 
                                                                                                                                                                                                                                          
        Instance                                                                    Component                                                                                                                               Delta  Delay  
        --------                                                                    ---------                                                                                                                               -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst       inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211.itm                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802                                         mgc_not_1                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802.itm                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#39                                          mgc_and_1_2                                                                                                                             0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#22                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#40                                          mgc_and_1_2                                                                                                                             0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#23                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#406                                         mgc_and_1_3                                                                                                                             0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#341                                                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1                        mgc_or_1_15                                                                                                                             1.1000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.ssc                                                                                                                                                            0.0000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120                   mgc_mux1hot_1_4                                                                                                                         1.5000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120.itm                                                                                                                                                       0.0000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13                      mgc_and_1_2                                                                                                                             0.5500 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13.itm                                                                                                                                                          0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc                                                                                                                                                                0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm                                                                                                                                                            0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                   mgc_mul_14_0_14_0_14                                                                                                                    3.8707 8.6707 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                 0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(12-0)                                                                                                                                                  0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(12-0).itm                                                                                                                                              0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40                    mgc_mux1hot_13_3                                                                                                                        0.5500 9.2207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40.rgt                                                                                                                                                        0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(12-9)                                                                                                                                             0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(12-9).itm                                                                                                                                         0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-11:twiddle_f:mul.psp)             mgc_reg_pos_4_0_0_0_0_1_1                                                                                                               0.0000 9.2207 
                                                                                                                                                                                                                                          
      10                                                                            inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-11:twiddle_f:mul.psp)   9.2207 0.7793 
                                                                                                                                                                                                                                          
        Instance                                                                    Component                                                                                                                               Delta  Delay  
        --------                                                                    ---------                                                                                                                               -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst       inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#211.itm                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802                                         mgc_not_1                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#802.itm                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#39                                          mgc_and_1_2                                                                                                                             0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#22                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#73                                          mgc_and_1_2                                                                                                                             0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#56                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#424                                         mgc_and_1_3                                                                                                                             0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#359                                                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1                        mgc_or_1_15                                                                                                                             1.1000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.ssc                                                                                                                                                            0.0000 2.7500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120                   mgc_mux1hot_1_4                                                                                                                         1.5000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#120.itm                                                                                                                                                       0.0000 4.2500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13                      mgc_and_1_2                                                                                                                             0.5500 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13.itm                                                                                                                                                          0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc                                                                                                                                                                0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm                                                                                                                                                            0.0000 4.8000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                   mgc_mul_14_0_14_0_14                                                                                                                    3.8707 8.6707 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                 0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(12-0)                                                                                                                                                  0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(12-0).itm                                                                                                                                              0.0000 8.6707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40                    mgc_mux1hot_13_3                                                                                                                        0.5500 9.2207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40.rgt                                                                                                                                                        0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(12-9)                                                                                                                                             0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(12-9).itm                                                                                                                                         0.0000 9.2207 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-11:twiddle_f:mul.psp)             mgc_reg_pos_4_0_0_0_0_1_1                                                                                                               0.0000 9.2207 
                                                                                                                                                                                                                                          
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                          Port                                                Slack (Delay) Messages 
      ------------------------------------------------------------------------------------------------- ------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)                                                    VEC_LOOP:if:nor.itm                                8.3500  1.6500          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)                                                  not#1180.itm                                       8.5800  1.4200          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)                                                mux#431.rmff                                       7.4000  2.6000          
      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                               and#188.itm                                        6.3650  3.6350          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                         and#190.itm                                        7.8000  2.2000          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)                                                        mux#498.rmff                                       1.3044  8.6956          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)                                                      not#1181.itm                                       8.6600  1.3400          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                  7.7200  2.2800          
      inPlaceNTT_DIF_precomp:core/reg(p)                                                                p:rsci.idat                                       10.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)                                             run:rsci.ivld.mxwt                                 9.6000  0.4000          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)                                            z.out                                              3.2943  6.7057          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(14:5).sva(8:0))                                       COMP_LOOP:k:COMP_LOOP:k:and.itm                    6.2150  3.7850          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:acc)                                        z.out#28                                           2.9025  7.0975          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-17:twiddle_f:mul.psp)                                   COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm  3.2943  6.7057          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-11:twiddle_f:mul.psp)                                   slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(12-9).itm    0.7793  9.2207          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-11:twiddle_f:mul.psp)#1                                 slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(8-0).itm     0.7793  9.2207          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)                                COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1            9.1300  0.8700          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:mul)                                          z.out#2                                            0.7793  9.2207          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                         twiddle_h:rsci.q_d.mxwt                            7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                            twiddle:rsci.q_d.mxwt                              7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)                                                   VEC_LOOP:VEC_LOOP:and.itm                          4.9750  5.0250          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(14:0)#1)                                               z.out#29                                           5.0400  4.9600          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)                                                  VEC_LOOP:mux1h#15.itm                              1.6600  8.3400          
      inPlaceNTT_DIF_precomp:core/reg(factor2#1)                                                        vec:rsci.q_d.mxwt                                  1.8600  8.1400          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)                                COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1            9.1300  0.8700          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:lshift.ncse)                                z.out#1                                            2.8275  7.1725          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-9:twiddle_f:lshift.ncse)                                COMP_LOOP:twiddle_f:slc(z.out#1)(10-0).itm         7.1700  2.8300          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)                                   slc(COMP_LOOP:twiddle_f:mux1h#65.rgt)(11).itm      0.7793  9.2207          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1                                 slc(COMP_LOOP:twiddle_f:mux1h#65.rgt)(10-0).itm    0.7793  9.2207          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                               if:nor.itm                                         6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                          run:rsci.ivld                                      9.9200  0.0800          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                     VEC_LOOP:nor#3.itm                                 6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.q_d.bfwt)                   vec:rsci.q_d                                       1.8600  8.1400          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)           COMP_LOOP:twiddle_f:nor.itm                        6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.q_d.bfwt)       twiddle:rsci.q_d                                   7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)     COMP_LOOP:twiddle_help:nor.itm                     6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.q_d.bfwt) twiddle_h:rsci.q_d                                 7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                if:nor#3.itm                                       6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)                                                not#1.itm                                          8.0300  1.9700          
      inPlaceNTT_DIF_precomp                                                                            run:rsc.rdy                                        9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.wadr                                       5.8000  4.2000          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.d                                          7.8400  2.1600          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.we                                         6.9800  3.0200          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.radr                                       1.1600  8.8400          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.triosy.lz                                  9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                            p:rsc.triosy.lz                                    9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                            r:rsc.triosy.lz                                    9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.radr                                   4.9300  5.0700          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.triosy.lz                              9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.radr                                 4.9300  5.0700          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.triosy.lz                            9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                            complete:rsc.vld                                   9.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         5     1 
    -                                                         4     1 
    -                                                        32    19 
    -                                                        15     3 
    -                                                        14    33 
    -                                                        13     1 
    -                                                        11     1 
    -                                                        10     1 
    and                                                               
    -                                                         9     1 
    -                                                         4     1 
    -                                                        14     1 
    -                                                         1   406 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                        15     1 
    -                                                        14     1 
    -                                                        13     1 
    -                                                        12     1 
    modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec                   
    -                                                        32     1 
    modulo_sub_221cc38820a0941d4772a0cf032267436375                   
    -                                                        32     1 
    mul                                                               
    -                                                        14     3 
    -                                                        10     1 
    mult_a1e233277d0d5c0cfe721a9995382bef70e4                         
    -                                                        32     1 
    mux                                                               
    -                                                         9     5 
    -                                                         4     4 
    -                                                        32     4 
    -                                                        14     2 
    -                                                        11     2 
    -                                                        10     1 
    -                                                         1   444 
    mux1h                                                             
    -                                                         9     4 
    -                                                         7     2 
    -                                                         5     1 
    -                                                         4     2 
    -                                                        32     2 
    -                                                        14     2 
    -                                                        13     1 
    -                                                        12     2 
    -                                                        11     1 
    -                                                        10     1 
    -                                                         1    14 
    nand                                                              
    -                                                         1    36 
    nor                                                               
    -                                                         4     1 
    -                                                         1   103 
    not                                                               
    -                                                         9     1 
    -                                                         4     2 
    -                                                        32    11 
    -                                                        14     3 
    -                                                        11     2 
    -                                                        10     1 
    -                                                         1   452 
    or                                                                
    -                                                         5     1 
    -                                                         4     1 
    -                                                         1   314 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     2 
    -                                                         4     3 
    -                                                        32     7 
    -                                                        15     2 
    -                                                        14     4 
    -                                                        13     1 
    -                                                        12     1 
    -                                                        11     2 
    -                                                        10     1 
    -                                                         1    16 
    xnor                                                              
    -                                                         1     3 
    
  End of Report
