Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:27:38 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 194 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.083        0.000                      0                15288        0.040        0.000                      0                15288        2.927        0.000                       0                  6565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.083        0.000                      0                15288        0.040        0.000                      0                15288        2.927        0.000                       0                  6565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1/mem_reg_0_3_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.751ns (36.396%)  route 3.060ns (63.604%))
  Logic Levels:           12  (CARRY8=3 LUT2=1 LUT3=1 LUT5=3 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.037     0.037    fsm18/clk
    SLICE_X28Y38         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm18/out_reg[2]/Q
                         net (fo=12, routed)          0.291     0.426    fsm18/fsm18_out[2]
    SLICE_X28Y38         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.546 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=6, routed)           0.262     0.808    cond_computed32/out_reg[0]_2
    SLICE_X29Y36         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     0.985 f  cond_computed32/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.172     1.157    fsm17/out_reg[0]_16
    SLICE_X29Y38         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     1.220 f  fsm17/out[0]_i_2__8/O
                         net (fo=11, routed)          0.500     1.720    cond_stored18/out_reg[0]_2
    SLICE_X27Y43         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.783 f  cond_stored18/mem_reg_0_3_0_0_i_8/O
                         net (fo=35, routed)          0.363     2.146    i01/mem_reg_0_3_0_0_i_4__2
    SLICE_X26Y39         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     2.310 r  i01/mem_reg_0_3_0_0_i_11__0/O
                         net (fo=1, routed)           0.225     2.535    i0/mem_reg_0_3_0_0_9
    SLICE_X24Y40         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     2.717 r  i0/mem_reg_0_3_0_0_i_4__2/O
                         net (fo=32, routed)          0.316     3.033    tmp1/mem_reg_0_3_1_1/A1
    SLICE_X24Y43         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     3.202 r  tmp1/mem_reg_0_3_1_1/SP/O
                         net (fo=4, routed)           0.308     3.510    tmp1/clk_1
    SLICE_X25Y41         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.687 r  tmp1/mem_reg_0_3_0_0_i_26__0/O
                         net (fo=1, routed)           0.010     3.697    add3/S[1]
    SLICE_X25Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.930 r  add3/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     3.958    add3/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X25Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.981 r  add3/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.009    add3/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X25Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.113 r  add3/mem_reg_0_3_16_16_i_2/O[3]
                         net (fo=1, routed)           0.241     4.354    fsm11/mem_reg_0_3_31_31_3[19]
    SLICE_X21Y43         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     4.532 r  fsm11/mem_reg_0_3_19_19_i_1__4/O
                         net (fo=1, routed)           0.316     4.848    tmp1/mem_reg_0_3_19_19/D
    SLICE_X24Y43         RAMS32                                       r  tmp1/mem_reg_0_3_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    tmp1/mem_reg_0_3_19_19/WCLK
    SLICE_X24Y43         RAMS32                                       r  tmp1/mem_reg_0_3_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y43         RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    tmp1/mem_reg_0_3_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1/mem_reg_0_3_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.736ns (36.632%)  route 3.003ns (63.368%))
  Logic Levels:           13  (CARRY8=4 LUT2=1 LUT3=1 LUT5=3 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.037     0.037    fsm18/clk
    SLICE_X28Y38         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm18/out_reg[2]/Q
                         net (fo=12, routed)          0.291     0.426    fsm18/fsm18_out[2]
    SLICE_X28Y38         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.546 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=6, routed)           0.262     0.808    cond_computed32/out_reg[0]_2
    SLICE_X29Y36         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     0.985 f  cond_computed32/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.172     1.157    fsm17/out_reg[0]_16
    SLICE_X29Y38         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     1.220 f  fsm17/out[0]_i_2__8/O
                         net (fo=11, routed)          0.500     1.720    cond_stored18/out_reg[0]_2
    SLICE_X27Y43         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.783 f  cond_stored18/mem_reg_0_3_0_0_i_8/O
                         net (fo=35, routed)          0.363     2.146    i01/mem_reg_0_3_0_0_i_4__2
    SLICE_X26Y39         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     2.310 r  i01/mem_reg_0_3_0_0_i_11__0/O
                         net (fo=1, routed)           0.225     2.535    i0/mem_reg_0_3_0_0_9
    SLICE_X24Y40         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     2.717 r  i0/mem_reg_0_3_0_0_i_4__2/O
                         net (fo=32, routed)          0.316     3.033    tmp1/mem_reg_0_3_1_1/A1
    SLICE_X24Y43         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     3.202 r  tmp1/mem_reg_0_3_1_1/SP/O
                         net (fo=4, routed)           0.308     3.510    tmp1/clk_1
    SLICE_X25Y41         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.687 r  tmp1/mem_reg_0_3_0_0_i_26__0/O
                         net (fo=1, routed)           0.010     3.697    add3/S[1]
    SLICE_X25Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.930 r  add3/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     3.958    add3/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X25Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.981 r  add3/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.009    add3/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X25Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.032 r  add3/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.060    add3/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X25Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.206 r  add3/mem_reg_0_3_24_24_i_2/O[7]
                         net (fo=1, routed)           0.199     4.405    fsm11/mem_reg_0_3_31_31_3[31]
    SLICE_X25Y45         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     4.503 r  fsm11/mem_reg_0_3_31_31_i_1__4/O
                         net (fo=1, routed)           0.273     4.776    tmp1/mem_reg_0_3_31_31/D
    SLICE_X24Y44         RAMS32                                       r  tmp1/mem_reg_0_3_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    tmp1/mem_reg_0_3_31_31/WCLK
    SLICE_X24Y44         RAMS32                                       r  tmp1/mem_reg_0_3_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y44         RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    tmp1/mem_reg_0_3_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1/mem_reg_0_3_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 1.728ns (36.618%)  route 2.991ns (63.382%))
  Logic Levels:           11  (CARRY8=2 LUT2=1 LUT3=1 LUT5=3 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.037     0.037    fsm18/clk
    SLICE_X28Y38         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm18/out_reg[2]/Q
                         net (fo=12, routed)          0.291     0.426    fsm18/fsm18_out[2]
    SLICE_X28Y38         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.546 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=6, routed)           0.262     0.808    cond_computed32/out_reg[0]_2
    SLICE_X29Y36         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     0.985 f  cond_computed32/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.172     1.157    fsm17/out_reg[0]_16
    SLICE_X29Y38         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     1.220 f  fsm17/out[0]_i_2__8/O
                         net (fo=11, routed)          0.500     1.720    cond_stored18/out_reg[0]_2
    SLICE_X27Y43         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.783 f  cond_stored18/mem_reg_0_3_0_0_i_8/O
                         net (fo=35, routed)          0.363     2.146    i01/mem_reg_0_3_0_0_i_4__2
    SLICE_X26Y39         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     2.310 r  i01/mem_reg_0_3_0_0_i_11__0/O
                         net (fo=1, routed)           0.225     2.535    i0/mem_reg_0_3_0_0_9
    SLICE_X24Y40         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     2.717 r  i0/mem_reg_0_3_0_0_i_4__2/O
                         net (fo=32, routed)          0.316     3.033    tmp1/mem_reg_0_3_1_1/A1
    SLICE_X24Y43         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     3.202 r  tmp1/mem_reg_0_3_1_1/SP/O
                         net (fo=4, routed)           0.308     3.510    tmp1/clk_1
    SLICE_X25Y41         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.687 r  tmp1/mem_reg_0_3_0_0_i_26__0/O
                         net (fo=1, routed)           0.010     3.697    add3/S[1]
    SLICE_X25Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.930 r  add3/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     3.958    add3/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X25Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.062 r  add3/mem_reg_0_3_8_8_i_2/O[3]
                         net (fo=1, routed)           0.227     4.289    fsm11/mem_reg_0_3_31_31_3[11]
    SLICE_X26Y42         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     4.467 r  fsm11/mem_reg_0_3_11_11_i_1__4/O
                         net (fo=1, routed)           0.289     4.756    tmp1/mem_reg_0_3_11_11/D
    SLICE_X24Y43         RAMS32                                       r  tmp1/mem_reg_0_3_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    tmp1/mem_reg_0_3_11_11/WCLK
    SLICE_X24Y43         RAMS32                                       r  tmp1/mem_reg_0_3_11_11/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y43         RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    tmp1/mem_reg_0_3_11_11/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1/mem_reg_0_3_23_23/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.791ns (37.801%)  route 2.947ns (62.199%))
  Logic Levels:           12  (CARRY8=3 LUT2=1 LUT3=1 LUT5=3 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.037     0.037    fsm18/clk
    SLICE_X28Y38         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm18/out_reg[2]/Q
                         net (fo=12, routed)          0.291     0.426    fsm18/fsm18_out[2]
    SLICE_X28Y38         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.546 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=6, routed)           0.262     0.808    cond_computed32/out_reg[0]_2
    SLICE_X29Y36         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     0.985 f  cond_computed32/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.172     1.157    fsm17/out_reg[0]_16
    SLICE_X29Y38         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     1.220 f  fsm17/out[0]_i_2__8/O
                         net (fo=11, routed)          0.500     1.720    cond_stored18/out_reg[0]_2
    SLICE_X27Y43         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.783 f  cond_stored18/mem_reg_0_3_0_0_i_8/O
                         net (fo=35, routed)          0.363     2.146    i01/mem_reg_0_3_0_0_i_4__2
    SLICE_X26Y39         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     2.310 r  i01/mem_reg_0_3_0_0_i_11__0/O
                         net (fo=1, routed)           0.225     2.535    i0/mem_reg_0_3_0_0_9
    SLICE_X24Y40         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     2.717 r  i0/mem_reg_0_3_0_0_i_4__2/O
                         net (fo=32, routed)          0.316     3.033    tmp1/mem_reg_0_3_1_1/A1
    SLICE_X24Y43         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     3.202 r  tmp1/mem_reg_0_3_1_1/SP/O
                         net (fo=4, routed)           0.308     3.510    tmp1/clk_1
    SLICE_X25Y41         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.687 r  tmp1/mem_reg_0_3_0_0_i_26__0/O
                         net (fo=1, routed)           0.010     3.697    add3/S[1]
    SLICE_X25Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.930 r  add3/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     3.958    add3/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X25Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.981 r  add3/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.009    add3/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X25Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.155 r  add3/mem_reg_0_3_16_16_i_2/O[7]
                         net (fo=1, routed)           0.216     4.371    fsm11/mem_reg_0_3_31_31_3[23]
    SLICE_X25Y40         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176     4.547 r  fsm11/mem_reg_0_3_23_23_i_1__4/O
                         net (fo=1, routed)           0.228     4.775    tmp1/mem_reg_0_3_23_23/D
    SLICE_X24Y43         RAMS32                                       r  tmp1/mem_reg_0_3_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    tmp1/mem_reg_0_3_23_23/WCLK
    SLICE_X24Y43         RAMS32                                       r  tmp1/mem_reg_0_3_23_23/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y43         RAMS32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    tmp1/mem_reg_0_3_23_23/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1/mem_reg_0_3_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.791ns (37.881%)  route 2.937ns (62.119%))
  Logic Levels:           12  (CARRY8=3 LUT2=1 LUT3=1 LUT5=3 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.037     0.037    fsm18/clk
    SLICE_X28Y38         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm18/out_reg[2]/Q
                         net (fo=12, routed)          0.291     0.426    fsm18/fsm18_out[2]
    SLICE_X28Y38         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.546 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=6, routed)           0.262     0.808    cond_computed32/out_reg[0]_2
    SLICE_X29Y36         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     0.985 f  cond_computed32/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.172     1.157    fsm17/out_reg[0]_16
    SLICE_X29Y38         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     1.220 f  fsm17/out[0]_i_2__8/O
                         net (fo=11, routed)          0.500     1.720    cond_stored18/out_reg[0]_2
    SLICE_X27Y43         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.783 f  cond_stored18/mem_reg_0_3_0_0_i_8/O
                         net (fo=35, routed)          0.363     2.146    i01/mem_reg_0_3_0_0_i_4__2
    SLICE_X26Y39         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     2.310 r  i01/mem_reg_0_3_0_0_i_11__0/O
                         net (fo=1, routed)           0.225     2.535    i0/mem_reg_0_3_0_0_9
    SLICE_X24Y40         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     2.717 r  i0/mem_reg_0_3_0_0_i_4__2/O
                         net (fo=32, routed)          0.316     3.033    tmp1/mem_reg_0_3_1_1/A1
    SLICE_X24Y43         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     3.202 r  tmp1/mem_reg_0_3_1_1/SP/O
                         net (fo=4, routed)           0.308     3.510    tmp1/clk_1
    SLICE_X25Y41         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.687 r  tmp1/mem_reg_0_3_0_0_i_26__0/O
                         net (fo=1, routed)           0.010     3.697    add3/S[1]
    SLICE_X25Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.930 r  add3/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     3.958    add3/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X25Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.981 r  add3/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.009    add3/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X25Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.154 r  add3/mem_reg_0_3_16_16_i_2/O[5]
                         net (fo=1, routed)           0.188     4.342    fsm11/mem_reg_0_3_31_31_3[21]
    SLICE_X27Y43         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     4.519 r  fsm11/mem_reg_0_3_21_21_i_1__4/O
                         net (fo=1, routed)           0.246     4.765    tmp1/mem_reg_0_3_21_21/D
    SLICE_X24Y43         RAMS32                                       r  tmp1/mem_reg_0_3_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    tmp1/mem_reg_0_3_21_21/WCLK
    SLICE_X24Y43         RAMS32                                       r  tmp1/mem_reg_0_3_21_21/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y43         RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    tmp1/mem_reg_0_3_21_21/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_3_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.550ns (33.205%)  route 3.118ns (66.795%))
  Logic Levels:           12  (CARRY8=3 LUT3=3 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.037     0.037    fsm18/clk
    SLICE_X28Y38         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm18/out_reg[2]/Q
                         net (fo=12, routed)          0.291     0.426    fsm18/fsm18_out[2]
    SLICE_X28Y38         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.546 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=6, routed)           0.262     0.808    cond_computed32/out_reg[0]_2
    SLICE_X29Y36         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     0.985 f  cond_computed32/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.207     1.192    fsm17/out_reg[0]_16
    SLICE_X30Y34         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     1.369 f  fsm17/x_int0_addr0[3]_INST_0_i_1/O
                         net (fo=49, routed)          0.314     1.683    fsm17/out_reg[0]_0
    SLICE_X28Y33         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     1.721 r  fsm17/mem_reg_0_3_0_0_i_12/O
                         net (fo=35, routed)          0.199     1.920    i0/y_sh_read0_0_in1
    SLICE_X24Y32         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.984 r  i0/mem_reg_0_3_0_0_i_11/O
                         net (fo=1, routed)           0.187     2.171    i0/mem_reg_0_3_0_0_i_11_n_0
    SLICE_X23Y32         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.271 r  i0/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.711     2.982    y0/mem_reg_0_3_1_1/A0
    SLICE_X20Y24         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.178 r  y0/mem_reg_0_3_1_1/SP/O
                         net (fo=4, routed)           0.232     3.410    add7/read_data[1]
    SLICE_X21Y22         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.587 r  add7/mem_reg_0_3_0_0_i_43/O
                         net (fo=1, routed)           0.010     3.597    add7/mem_reg_0_3_0_0_i_43_n_0
    SLICE_X21Y22         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.830 r  add7/mem_reg_0_3_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     3.858    add7/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X21Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.881 r  add7/mem_reg_0_3_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.909    add7/mem_reg_0_3_8_8_i_3_n_0
    SLICE_X21Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.018 r  add7/mem_reg_0_3_16_16_i_3/O[4]
                         net (fo=1, routed)           0.144     4.162    fsm12/mem_reg_0_3_31_31[20]
    SLICE_X23Y24         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     4.200 r  fsm12/mem_reg_0_3_20_20_i_1__2/O
                         net (fo=1, routed)           0.505     4.705    y0/mem_reg_0_3_20_20/D
    SLICE_X20Y24         RAMS32                                       r  y0/mem_reg_0_3_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    y0/mem_reg_0_3_20_20/WCLK
    SLICE_X20Y24         RAMS32                                       r  y0/mem_reg_0_3_20_20/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y24         RAMS32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y0/mem_reg_0_3_20_20/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1/mem_reg_0_3_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 1.637ns (35.372%)  route 2.991ns (64.628%))
  Logic Levels:           12  (CARRY8=3 LUT2=1 LUT3=1 LUT5=3 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.037     0.037    fsm18/clk
    SLICE_X28Y38         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm18/out_reg[2]/Q
                         net (fo=12, routed)          0.291     0.426    fsm18/fsm18_out[2]
    SLICE_X28Y38         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.546 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=6, routed)           0.262     0.808    cond_computed32/out_reg[0]_2
    SLICE_X29Y36         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     0.985 f  cond_computed32/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.172     1.157    fsm17/out_reg[0]_16
    SLICE_X29Y38         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     1.220 f  fsm17/out[0]_i_2__8/O
                         net (fo=11, routed)          0.500     1.720    cond_stored18/out_reg[0]_2
    SLICE_X27Y43         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.783 f  cond_stored18/mem_reg_0_3_0_0_i_8/O
                         net (fo=35, routed)          0.363     2.146    i01/mem_reg_0_3_0_0_i_4__2
    SLICE_X26Y39         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     2.310 r  i01/mem_reg_0_3_0_0_i_11__0/O
                         net (fo=1, routed)           0.225     2.535    i0/mem_reg_0_3_0_0_9
    SLICE_X24Y40         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     2.717 r  i0/mem_reg_0_3_0_0_i_4__2/O
                         net (fo=32, routed)          0.316     3.033    tmp1/mem_reg_0_3_1_1/A1
    SLICE_X24Y43         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     3.202 r  tmp1/mem_reg_0_3_1_1/SP/O
                         net (fo=4, routed)           0.308     3.510    tmp1/clk_1
    SLICE_X25Y41         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.687 r  tmp1/mem_reg_0_3_0_0_i_26__0/O
                         net (fo=1, routed)           0.010     3.697    add3/S[1]
    SLICE_X25Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.930 r  add3/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     3.958    add3/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X25Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.981 r  add3/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.009    add3/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X25Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.138 r  add3/mem_reg_0_3_16_16_i_2/O[6]
                         net (fo=1, routed)           0.146     4.284    fsm11/mem_reg_0_3_31_31_3[22]
    SLICE_X26Y43         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     4.323 r  fsm11/mem_reg_0_3_22_22_i_1__4/O
                         net (fo=1, routed)           0.342     4.665    tmp1/mem_reg_0_3_22_22/D
    SLICE_X24Y43         RAMS32                                       r  tmp1/mem_reg_0_3_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    tmp1/mem_reg_0_3_22_22/WCLK
    SLICE_X24Y43         RAMS32                                       r  tmp1/mem_reg_0_3_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y43         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    tmp1/mem_reg_0_3_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1/mem_reg_0_3_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.639ns (35.492%)  route 2.979ns (64.508%))
  Logic Levels:           13  (CARRY8=4 LUT2=1 LUT3=1 LUT5=3 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.037     0.037    fsm18/clk
    SLICE_X28Y38         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm18/out_reg[2]/Q
                         net (fo=12, routed)          0.291     0.426    fsm18/fsm18_out[2]
    SLICE_X28Y38         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.546 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=6, routed)           0.262     0.808    cond_computed32/out_reg[0]_2
    SLICE_X29Y36         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     0.985 f  cond_computed32/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.172     1.157    fsm17/out_reg[0]_16
    SLICE_X29Y38         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     1.220 f  fsm17/out[0]_i_2__8/O
                         net (fo=11, routed)          0.500     1.720    cond_stored18/out_reg[0]_2
    SLICE_X27Y43         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.783 f  cond_stored18/mem_reg_0_3_0_0_i_8/O
                         net (fo=35, routed)          0.363     2.146    i01/mem_reg_0_3_0_0_i_4__2
    SLICE_X26Y39         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     2.310 r  i01/mem_reg_0_3_0_0_i_11__0/O
                         net (fo=1, routed)           0.225     2.535    i0/mem_reg_0_3_0_0_9
    SLICE_X24Y40         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     2.717 r  i0/mem_reg_0_3_0_0_i_4__2/O
                         net (fo=32, routed)          0.316     3.033    tmp1/mem_reg_0_3_1_1/A1
    SLICE_X24Y43         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     3.202 r  tmp1/mem_reg_0_3_1_1/SP/O
                         net (fo=4, routed)           0.308     3.510    tmp1/clk_1
    SLICE_X25Y41         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.687 r  tmp1/mem_reg_0_3_0_0_i_26__0/O
                         net (fo=1, routed)           0.010     3.697    add3/S[1]
    SLICE_X25Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.930 r  add3/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     3.958    add3/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X25Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.981 r  add3/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.009    add3/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X25Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.032 r  add3/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.060    add3/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X25Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.169 r  add3/mem_reg_0_3_24_24_i_2/O[4]
                         net (fo=1, routed)           0.188     4.357    fsm11/mem_reg_0_3_31_31_3[28]
    SLICE_X24Y45         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     4.395 r  fsm11/mem_reg_0_3_28_28_i_1__4/O
                         net (fo=1, routed)           0.260     4.655    tmp1/mem_reg_0_3_28_28/D
    SLICE_X24Y44         RAMS32                                       r  tmp1/mem_reg_0_3_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    tmp1/mem_reg_0_3_28_28/WCLK
    SLICE_X24Y44         RAMS32                                       r  tmp1/mem_reg_0_3_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y44         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    tmp1/mem_reg_0_3_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.655    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_3_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.623ns (35.130%)  route 2.997ns (64.870%))
  Logic Levels:           13  (CARRY8=4 LUT3=3 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.037     0.037    fsm18/clk
    SLICE_X28Y38         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm18/out_reg[2]/Q
                         net (fo=12, routed)          0.291     0.426    fsm18/fsm18_out[2]
    SLICE_X28Y38         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.546 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=6, routed)           0.262     0.808    cond_computed32/out_reg[0]_2
    SLICE_X29Y36         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     0.985 f  cond_computed32/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.207     1.192    fsm17/out_reg[0]_16
    SLICE_X30Y34         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     1.369 f  fsm17/x_int0_addr0[3]_INST_0_i_1/O
                         net (fo=49, routed)          0.314     1.683    fsm17/out_reg[0]_0
    SLICE_X28Y33         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     1.721 r  fsm17/mem_reg_0_3_0_0_i_12/O
                         net (fo=35, routed)          0.199     1.920    i0/y_sh_read0_0_in1
    SLICE_X24Y32         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.984 r  i0/mem_reg_0_3_0_0_i_11/O
                         net (fo=1, routed)           0.187     2.171    i0/mem_reg_0_3_0_0_i_11_n_0
    SLICE_X23Y32         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.271 r  i0/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.711     2.982    y0/mem_reg_0_3_1_1/A0
    SLICE_X20Y24         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.178 r  y0/mem_reg_0_3_1_1/SP/O
                         net (fo=4, routed)           0.232     3.410    add7/read_data[1]
    SLICE_X21Y22         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.587 r  add7/mem_reg_0_3_0_0_i_43/O
                         net (fo=1, routed)           0.010     3.597    add7/mem_reg_0_3_0_0_i_43_n_0
    SLICE_X21Y22         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.830 r  add7/mem_reg_0_3_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     3.858    add7/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X21Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.881 r  add7/mem_reg_0_3_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.909    add7/mem_reg_0_3_8_8_i_3_n_0
    SLICE_X21Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.932 r  add7/mem_reg_0_3_16_16_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.960    add7/mem_reg_0_3_16_16_i_3_n_0
    SLICE_X21Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.057 r  add7/mem_reg_0_3_24_24_i_3/O[1]
                         net (fo=1, routed)           0.205     4.262    fsm12/mem_reg_0_3_31_31[25]
    SLICE_X24Y25         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     4.362 r  fsm12/mem_reg_0_3_25_25_i_1__2/O
                         net (fo=1, routed)           0.295     4.657    y0/mem_reg_0_3_25_25/D
    SLICE_X20Y25         RAMS32                                       r  y0/mem_reg_0_3_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    y0/mem_reg_0_3_25_25/WCLK
    SLICE_X20Y25         RAMS32                                       r  y0/mem_reg_0_3_25_25/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y25         RAMS32 (Setup_H5LUT_SLICEM_CLK_I)
                                                     -0.074     6.943    y0/mem_reg_0_3_25_25/SP
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_3_26_26/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.574ns (34.240%)  route 3.023ns (65.760%))
  Logic Levels:           13  (CARRY8=4 LUT3=3 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.037     0.037    fsm18/clk
    SLICE_X28Y38         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm18/out_reg[2]/Q
                         net (fo=12, routed)          0.291     0.426    fsm18/fsm18_out[2]
    SLICE_X28Y38         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.546 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=6, routed)           0.262     0.808    cond_computed32/out_reg[0]_2
    SLICE_X29Y36         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     0.985 f  cond_computed32/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.207     1.192    fsm17/out_reg[0]_16
    SLICE_X30Y34         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     1.369 f  fsm17/x_int0_addr0[3]_INST_0_i_1/O
                         net (fo=49, routed)          0.314     1.683    fsm17/out_reg[0]_0
    SLICE_X28Y33         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     1.721 r  fsm17/mem_reg_0_3_0_0_i_12/O
                         net (fo=35, routed)          0.199     1.920    i0/y_sh_read0_0_in1
    SLICE_X24Y32         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.984 r  i0/mem_reg_0_3_0_0_i_11/O
                         net (fo=1, routed)           0.187     2.171    i0/mem_reg_0_3_0_0_i_11_n_0
    SLICE_X23Y32         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.271 r  i0/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.711     2.982    y0/mem_reg_0_3_1_1/A0
    SLICE_X20Y24         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.178 r  y0/mem_reg_0_3_1_1/SP/O
                         net (fo=4, routed)           0.232     3.410    add7/read_data[1]
    SLICE_X21Y22         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.587 r  add7/mem_reg_0_3_0_0_i_43/O
                         net (fo=1, routed)           0.010     3.597    add7/mem_reg_0_3_0_0_i_43_n_0
    SLICE_X21Y22         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.830 r  add7/mem_reg_0_3_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     3.858    add7/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X21Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.881 r  add7/mem_reg_0_3_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.909    add7/mem_reg_0_3_8_8_i_3_n_0
    SLICE_X21Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.932 r  add7/mem_reg_0_3_16_16_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.960    add7/mem_reg_0_3_16_16_i_3_n_0
    SLICE_X21Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.046 r  add7/mem_reg_0_3_24_24_i_3/O[2]
                         net (fo=1, routed)           0.277     4.323    fsm12/mem_reg_0_3_31_31[26]
    SLICE_X24Y25         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     4.385 r  fsm12/mem_reg_0_3_26_26_i_1__2/O
                         net (fo=1, routed)           0.249     4.634    y0/mem_reg_0_3_26_26/D
    SLICE_X20Y25         RAMS32                                       r  y0/mem_reg_0_3_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6756, unset)         0.052     7.052    y0/mem_reg_0_3_26_26/WCLK
    SLICE_X20Y25         RAMS32                                       r  y0/mem_reg_0_3_26_26/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y25         RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    y0/mem_reg_0_3_26_26/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  2.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[1][2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X21Y53         FDRE                                         r  A_int_read0_0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[5]/Q
                         net (fo=67, routed)          0.054     0.106    A0_0/mem_reg[0][0][31]_0[5]
    SLICE_X21Y53         FDRE                                         r  A0_0/mem_reg[1][2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.019     0.019    A0_0/clk
    SLICE_X21Y53         FDRE                                         r  A0_0/mem_reg[1][2][5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y53         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[1][2][5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X20Y18         FDRE                                         r  mult_pipe4/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe4/out_reg[23]/Q
                         net (fo=1, routed)           0.056     0.108    bin_read4_0/Q[23]
    SLICE_X21Y18         FDRE                                         r  bin_read4_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X21Y18         FDRE                                         r  bin_read4_0/out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y18         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_stored19/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored19/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.012     0.012    cond_stored19/clk
    SLICE_X33Y29         FDRE                                         r  cond_stored19/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored19/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    i01/cond_stored19_out
    SLICE_X33Y29         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.091 r  i01/out[0]_i_1__142/O
                         net (fo=1, routed)           0.015     0.106    cond_stored19/out_reg[0]_0
    SLICE_X33Y29         FDRE                                         r  cond_stored19/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.018     0.018    cond_stored19/clk
    SLICE_X33Y29         FDRE                                         r  cond_stored19/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y29         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored19/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe11/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read11_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    mult_pipe11/clk
    SLICE_X17Y36         FDRE                                         r  mult_pipe11/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe11/out_reg[10]/Q
                         net (fo=1, routed)           0.056     0.108    bin_read11_0/Q[10]
    SLICE_X17Y35         FDRE                                         r  bin_read11_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.018     0.018    bin_read11_0/clk
    SLICE_X17Y35         FDRE                                         r  bin_read11_0/out_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y35         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read11_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t1_1_00/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    bin_read1_0/clk
    SLICE_X26Y45         FDRE                                         r  bin_read1_0/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read1_0/out_reg[27]/Q
                         net (fo=2, routed)           0.057     0.109    t1_1_00/Q[27]
    SLICE_X26Y45         FDRE                                         r  t1_1_00/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.019     0.019    t1_1_00/clk
    SLICE_X26Y45         FDRE                                         r  t1_1_00/out_reg[27]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y45         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    t1_1_00/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read3_0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t1_1_10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    bin_read3_0/clk
    SLICE_X22Y33         FDRE                                         r  bin_read3_0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read3_0/out_reg[30]/Q
                         net (fo=2, routed)           0.057     0.109    t1_1_10/Q[30]
    SLICE_X22Y34         FDRE                                         r  t1_1_10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.019     0.019    t1_1_10/clk
    SLICE_X22Y34         FDRE                                         r  t1_1_10/out_reg[30]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y34         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    t1_1_10/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read6_0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t2_0_10/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    bin_read6_0/clk
    SLICE_X23Y18         FDRE                                         r  bin_read6_0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bin_read6_0/out_reg[4]/Q
                         net (fo=1, routed)           0.056     0.109    t2_0_10/out_reg[4]_1
    SLICE_X22Y18         FDRE                                         r  t2_0_10/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.018     0.018    t2_0_10/clk
    SLICE_X22Y18         FDRE                                         r  t2_0_10/out_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y18         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    t2_0_10/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t2_1_00/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.013     0.013    bin_read5_0/clk
    SLICE_X30Y33         FDRE                                         r  bin_read5_0/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read5_0/out_reg[25]/Q
                         net (fo=1, routed)           0.057     0.109    t2_1_00/out_reg[25]_1
    SLICE_X30Y32         FDRE                                         r  t2_1_00/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.018     0.018    t2_1_00/clk
    SLICE_X30Y32         FDRE                                         r  t2_1_00/out_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y32         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    t2_1_00/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read7_0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t2_1_10/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.012     0.012    bin_read7_0/clk
    SLICE_X27Y23         FDRE                                         r  bin_read7_0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read7_0/out_reg[10]/Q
                         net (fo=1, routed)           0.058     0.109    t2_1_10/out_reg[10]_1
    SLICE_X27Y25         FDRE                                         r  t2_1_10/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.018     0.018    t2_1_10/clk
    SLICE_X27Y25         FDRE                                         r  t2_1_10/out_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y25         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    t2_1_10/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed24/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed24/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.012     0.012    cond_computed24/clk
    SLICE_X30Y47         FDRE                                         r  cond_computed24/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed24/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    fsm15/cond_computed24_out
    SLICE_X30Y47         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  fsm15/out[0]_i_1__162/O
                         net (fo=1, routed)           0.015     0.108    cond_computed24/out_reg[0]_1
    SLICE_X30Y47         FDRE                                         r  cond_computed24/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6756, unset)         0.018     0.018    cond_computed24/clk
    SLICE_X30Y47         FDRE                                         r  cond_computed24/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y47         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed24/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y47  tmp0/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y47  tmp0/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y47  tmp0/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y47  tmp0/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y47  tmp0/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y47  tmp0/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y47  tmp0/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y47  tmp0/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y47  tmp0/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y47  tmp0/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y47  tmp0/mem_reg_0_3_13_13/SP/CLK



