#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00fd5488 .scope module, "testbench" "testbench" 2 17;
 .timescale -9 -12;
v0272fc88_0 .net "CLK", 0 0, v0272e458_0;  1 drivers
v0272fa20_0 .net "RESET_L", 0 0, v0272e820_0;  1 drivers
v0272fc30_0 .net "ack_IN_Phy_DATA", 0 0, v0272e508_0;  1 drivers
v0272fb28_0 .net "ack_OUT_DATA_Phy", 0 0, v00fded20_0;  1 drivers
v0272fce0_0 .net "blockCount_Regs_DATA", 3 0, v0272eb38_0;  1 drivers
v0272fd90_0 .net "blocks_DATA_Phy", 3 0, v00fdedd0_0;  1 drivers
v0272fde8_0 .net "complete_Phy_DATA", 0 0, v0272e878_0;  1 drivers
v0272f9c8_0 .net "fifo_OK_FIFO_DATA", 0 0, v0272e9d8_0;  1 drivers
v0272fa78_0 .net "idle_out_DATA_Phy", 0 0, v0272ea30_0;  1 drivers
v0272f448_0 .net "multipleData_Regs_DATA", 0 0, v0272e928_0;  1 drivers
v0272ee70_0 .net "multiple_DATA_Phy", 0 0, v0272e718_0;  1 drivers
v0272f8c0_0 .net "new_DAT_DMA_DATA", 0 0, v0272e610_0;  1 drivers
v0272ef78_0 .net "serial_Ready_Phy_DATA", 0 0, v0272fb80_0;  1 drivers
v0272f4a0_0 .net "strobe_OUT_DATA_Phy", 0 0, v0272e7c8_0;  1 drivers
v0272f3f0_0 .net "timeout_Enable_Regs_DATA", 0 0, v0272f970_0;  1 drivers
v0272f550_0 .net "timeout_Phy_DATA", 0 0, v0272fad0_0;  1 drivers
v0272f398_0 .net "timeout_Reg_Regs_DATA", 15 0, v0272fbd8_0;  1 drivers
v0272f600_0 .net "timeout_value_DATA_Phy", 15 0, v0272e5b8_0;  1 drivers
v0272f130_0 .net "transfer_complete_DATA_DMA", 0 0, v0272e400_0;  1 drivers
v0272f6b0_0 .net "writeReadPhysical_DATA_Phy", 0 0, v0272e668_0;  1 drivers
v0272f658_0 .net "writeRead_Regs_DATA", 0 0, v0272fd38_0;  1 drivers
S_0273a8b8 .scope module, "DATA_CONTROL" "DATA" 2 64, 3 50 0, S_00fd5488;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET_L"
    .port_info 2 /INPUT 1 "writeRead_Regs_DATA"
    .port_info 3 /INPUT 4 "blockCount_Regs_DATA"
    .port_info 4 /INPUT 1 "multipleData_Regs_DATA"
    .port_info 5 /INPUT 1 "timeout_Enable_Regs_DATA"
    .port_info 6 /INPUT 16 "timeout_Reg_Regs_DATA"
    .port_info 7 /INPUT 1 "new_DAT_DMA_DATA"
    .port_info 8 /INPUT 1 "serial_Ready_Phy_DATA"
    .port_info 9 /INPUT 1 "timeout_Phy_DATA"
    .port_info 10 /INPUT 1 "complete_Phy_DATA"
    .port_info 11 /INPUT 1 "ack_IN_Phy_DATA"
    .port_info 12 /INPUT 1 "fifo_OK_FIFO_DATA"
    .port_info 13 /OUTPUT 1 "transfer_complete_DATA_DMA"
    .port_info 14 /OUTPUT 1 "strobe_OUT_DATA_Phy"
    .port_info 15 /OUTPUT 1 "ack_OUT_DATA_Phy"
    .port_info 16 /OUTPUT 4 "blocks_DATA_Phy"
    .port_info 17 /OUTPUT 16 "timeout_value_DATA_Phy"
    .port_info 18 /OUTPUT 1 "writeReadPhysical_DATA_Phy"
    .port_info 19 /OUTPUT 1 "multiple_DATA_Phy"
    .port_info 20 /OUTPUT 1 "idle_out_DATA_Phy"
P_0273a988 .param/l "ACK" 0 3 81, C4<100000>;
P_0273a9a8 .param/l "CHECK_FIFO" 0 3 79, C4<001000>;
P_0273a9c8 .param/l "IDLE" 0 3 77, C4<000010>;
P_0273a9e8 .param/l "RESET" 0 3 76, C4<000001>;
P_0273aa08 .param/l "SETTING_OUTPUTS" 0 3 78, C4<000100>;
P_0273aa28 .param/l "TRANSMIT" 0 3 80, C4<010000>;
v0273aa50_0 .net "CLK", 0 0, v0272e458_0;  alias, 1 drivers
v00fd3700_0 .var "NEXT_STATE", 5 0;
v00fd3758_0 .net "RESET_L", 0 0, v0272e820_0;  alias, 1 drivers
v00fdec70_0 .var "STATE", 5 0;
v00fdecc8_0 .net "ack_IN_Phy_DATA", 0 0, v0272e508_0;  alias, 1 drivers
v00fded20_0 .var "ack_OUT_DATA_Phy", 0 0;
v00fded78_0 .net "blockCount_Regs_DATA", 3 0, v0272eb38_0;  alias, 1 drivers
v00fdedd0_0 .var "blocks_DATA_Phy", 3 0;
v00fdee28_0 .net "complete_Phy_DATA", 0 0, v0272e878_0;  alias, 1 drivers
v0272e8d0_0 .net "fifo_OK_FIFO_DATA", 0 0, v0272e9d8_0;  alias, 1 drivers
v0272ea30_0 .var "idle_out_DATA_Phy", 0 0;
v0272ea88_0 .net "multipleData_Regs_DATA", 0 0, v0272e928_0;  alias, 1 drivers
v0272e718_0 .var "multiple_DATA_Phy", 0 0;
v0272eae0_0 .net "new_DAT_DMA_DATA", 0 0, v0272e610_0;  alias, 1 drivers
v0272e560_0 .net "serial_Ready_Phy_DATA", 0 0, v0272fb80_0;  alias, 1 drivers
v0272e7c8_0 .var "strobe_OUT_DATA_Phy", 0 0;
v0272e6c0_0 .net "timeout_Enable_Regs_DATA", 0 0, v0272f970_0;  alias, 1 drivers
v0272e980_0 .net "timeout_Phy_DATA", 0 0, v0272fad0_0;  alias, 1 drivers
v0272e770_0 .net "timeout_Reg_Regs_DATA", 15 0, v0272fbd8_0;  alias, 1 drivers
v0272e5b8_0 .var "timeout_value_DATA_Phy", 15 0;
v0272e400_0 .var "transfer_complete_DATA_DMA", 0 0;
v0272e668_0 .var "writeReadPhysical_DATA_Phy", 0 0;
v0272e4b0_0 .net "writeRead_Regs_DATA", 0 0, v0272fd38_0;  alias, 1 drivers
E_027393f0/0 .event edge, v00fdec70_0, v0272eae0_0, v00fded78_0, v0272e770_0;
E_027393f0/1 .event edge, v0272e4b0_0, v0272ea88_0, v0272e560_0, v0272e8d0_0;
E_027393f0/2 .event edge, v00fdee28_0, v00fdecc8_0;
E_027393f0 .event/or E_027393f0/0, E_027393f0/1, E_027393f0/2;
E_02727ba8 .event posedge, v0273aa50_0;
S_0272ecc8 .scope module, "DataTest" "probador" 2 46, 4 9 0, S_00fd5488;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CLK"
    .port_info 1 /OUTPUT 1 "RESET_L"
    .port_info 2 /OUTPUT 1 "writeRead_Regs_DATA"
    .port_info 3 /OUTPUT 4 "blockCount_Regs_DATA"
    .port_info 4 /OUTPUT 1 "multipleData_Regs_DATA"
    .port_info 5 /OUTPUT 1 "timeout_Enable_Regs_DATA"
    .port_info 6 /OUTPUT 16 "timeout_Reg_Regs_DATA"
    .port_info 7 /OUTPUT 1 "new_DAT_DMA_DATA"
    .port_info 8 /OUTPUT 1 "serial_Ready_Phy_DATA"
    .port_info 9 /OUTPUT 1 "timeout_Phy_DATA"
    .port_info 10 /OUTPUT 1 "complete_Phy_DATA"
    .port_info 11 /OUTPUT 1 "ack_IN_Phy_DATA"
    .port_info 12 /OUTPUT 1 "fifo_OK_FIFO_DATA"
v0272e458_0 .var "CLK", 0 0;
v0272e820_0 .var "RESET_L", 0 0;
v0272e508_0 .var "ack_IN_Phy_DATA", 0 0;
v0272eb38_0 .var "blockCount_Regs_DATA", 3 0;
v0272e878_0 .var "complete_Phy_DATA", 0 0;
v0272e9d8_0 .var "fifo_OK_FIFO_DATA", 0 0;
v0272e928_0 .var "multipleData_Regs_DATA", 0 0;
v0272e610_0 .var "new_DAT_DMA_DATA", 0 0;
v0272fb80_0 .var "serial_Ready_Phy_DATA", 0 0;
v0272f970_0 .var "timeout_Enable_Regs_DATA", 0 0;
v0272fad0_0 .var "timeout_Phy_DATA", 0 0;
v0272fbd8_0 .var "timeout_Reg_Regs_DATA", 15 0;
v0272fd38_0 .var "writeRead_Regs_DATA", 0 0;
    .scope S_0272ecc8;
T_0 ;
    %delay 5000, 0;
    %load/vec4 v0272e458_0;
    %nor/r;
    %store/vec4 v0272e458_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0272ecc8;
T_1 ;
    %vpi_call 4 35 "$dumpfile", "testDATA.vcd" {0 0 0};
    %vpi_call 4 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_00fd5488 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0272e458_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0272e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0272fb80_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0272eb38_0, 0, 4;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0272fbd8_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0272fd38_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0272e928_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0272e9d8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0272e878_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0272e508_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0272e820_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0272e820_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0272e820_0, 0, 1;
    %vpi_call 4 58 "$display", "Aqui ya pasa a IDLE" {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0272e610_0, 0, 1;
    %vpi_call 4 62 "$display", "Aqui ya pasa a SETTING OUTPUTS" {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0272fb80_0, 0, 1;
    %vpi_call 4 66 "$display", "Aqui ya pasa a Check FIFO" {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0272e9d8_0, 0, 1;
    %vpi_call 4 71 "$display", "Aqui ya pasa a transmit" {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0272e878_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0272e508_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0272e610_0, 0, 1;
    %vpi_call 4 81 "$display", "De vuelta a IDLE" {0 0 0};
    %delay 200000, 0;
    %vpi_call 4 85 "$display", "-----FIN------" {0 0 0};
    %vpi_call 4 86 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0273a8b8;
T_2 ;
    %wait E_02727ba8;
    %load/vec4 v00fd3758_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v00fdec70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00fd3700_0;
    %assign/vec4 v00fdec70_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0273a8b8;
T_3 ;
    %wait E_027393f0;
    %load/vec4 v00fdec70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00fd3700_0, 0, 6;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0272e400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0272e7c8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00fded20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00fdedd0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0272e5b8_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0272e668_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0272e718_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0272ea30_0, 0, 1;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00fd3700_0, 0, 6;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0272ea30_0, 0, 1;
    %load/vec4 v0272eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00fd3700_0, 0, 6;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00fd3700_0, 0, 6;
T_3.9 ;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v00fded78_0;
    %store/vec4 v00fdedd0_0, 0, 4;
    %load/vec4 v0272e770_0;
    %store/vec4 v0272e5b8_0, 0, 16;
    %load/vec4 v0272e4b0_0;
    %store/vec4 v0272e668_0, 0, 1;
    %load/vec4 v0272ea88_0;
    %store/vec4 v0272e718_0, 0, 1;
    %load/vec4 v0272e560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v00fd3700_0, 0, 6;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00fd3700_0, 0, 6;
T_3.11 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v00fded78_0;
    %store/vec4 v00fdedd0_0, 0, 4;
    %load/vec4 v0272e770_0;
    %store/vec4 v0272e5b8_0, 0, 16;
    %load/vec4 v0272e4b0_0;
    %store/vec4 v0272e668_0, 0, 1;
    %load/vec4 v0272ea88_0;
    %store/vec4 v0272e718_0, 0, 1;
    %load/vec4 v0272e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v00fd3700_0, 0, 6;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v00fd3700_0, 0, 6;
T_3.13 ;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0272e7c8_0, 0, 1;
    %load/vec4 v00fdee28_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00fd3700_0, 0, 6;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v00fd3700_0, 0, 6;
T_3.15 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00fded20_0, 0, 1;
    %load/vec4 v00fdecc8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00fd3700_0, 0, 6;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00fd3700_0, 0, 6;
T_3.17 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./DATA.v";
    "./probador.v";
