// Seed: 3780704018
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wor id_4;
  input wire id_3;
  inout wire id_2;
  inout wand id_1;
  assign id_1 = -1;
  supply1 id_8, id_9 = id_2 == -1'b0;
  assign id_2 = id_1;
  logic id_10;
  ;
  assign id_4 = 1 == 1;
  tri id_11;
  parameter id_12 = 1;
  assign id_11 = 1;
  wire id_13;
endmodule
module module_1 #(
    parameter id_3 = 32'd95,
    parameter id_5 = 32'd10
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5["" : id_3^id_5],
    id_6
);
  input wire id_6;
  input logic [7:0] _id_5;
  input wire id_4;
  inout wire _id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_6,
      id_2,
      id_4,
      id_2,
      id_2
  );
  assign modCall_1.id_8 = 0;
  logic id_7;
  ;
endmodule
