\hypertarget{struct_s_i_m___mem_map}{}\doxysection{S\+I\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_i_m___mem_map}\index{SIM\_MemMap@{SIM\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_a1152a6ef88c78e762df97badf10b5050}{S\+O\+P\+T1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_a9b6ea6819e80eeaa90754b6e91fcc808}{S\+O\+P\+T1\+C\+FG}}
\item 
\mbox{\Hypertarget{struct_s_i_m___mem_map_afaf8190e210f8ed4ae7309c0ef700304}\label{struct_s_i_m___mem_map_afaf8190e210f8ed4ae7309c0ef700304}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4092\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_ae4c4bf827aeca9c2de082cdfafdea3d1}{S\+O\+P\+T2}}
\item 
\mbox{\Hypertarget{struct_s_i_m___mem_map_ae97b8ef108928032cc6070216fec02ec}\label{struct_s_i_m___mem_map_ae97b8ef108928032cc6070216fec02ec}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_adf28cda65cea7072379ec6064d0d93cc}{S\+O\+P\+T4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_a19e2ddf391b1d9c03240be8267fdf781}{S\+O\+P\+T5}}
\item 
\mbox{\Hypertarget{struct_s_i_m___mem_map_a291f9d8d1d4e3f8a94668f14592402b0}\label{struct_s_i_m___mem_map_a291f9d8d1d4e3f8a94668f14592402b0}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_a04a22056fd7d08179705d29cda1b9e2a}{S\+O\+P\+T7}}
\item 
\mbox{\Hypertarget{struct_s_i_m___mem_map_a581c4826706d6c336d1847b83d3dd89a}\label{struct_s_i_m___mem_map_a581c4826706d6c336d1847b83d3dd89a}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_a536b8d3e185149c51e88387350e20fb3}{S\+D\+ID}}
\item 
\mbox{\Hypertarget{struct_s_i_m___mem_map_a5a6fab98427eb3ae20ebd13a740d55ad}\label{struct_s_i_m___mem_map_a5a6fab98427eb3ae20ebd13a740d55ad}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}12\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_a96c123ab70356a131990c9ae3812834e}{S\+C\+G\+C4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_ae9d560d3862eb171c739acaf92daa8aa}{S\+C\+G\+C5}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_ad40dd833ac37056f5341b692039a5f10}{S\+C\+G\+C6}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_aa35362a8c756eedb82b8cf00f98c43da}{S\+C\+G\+C7}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_afa315c39ebd4ef380b7f8d67a88d4f82}{C\+L\+K\+D\+I\+V1}}
\item 
\mbox{\Hypertarget{struct_s_i_m___mem_map_ad7e1d9ac03bc795d98c49ee8574bfedc}\label{struct_s_i_m___mem_map_ad7e1d9ac03bc795d98c49ee8574bfedc}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+5} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_a2b78edd16e6d046eb3399182216bf816}{F\+C\+F\+G1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_afd105923b2815e01119a5bc195ceebd6}{F\+C\+F\+G2}}
\item 
\mbox{\Hypertarget{struct_s_i_m___mem_map_a93af4e6410ab634b2377389fc500c73a}\label{struct_s_i_m___mem_map_a93af4e6410ab634b2377389fc500c73a}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+6} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_af4fb6d5bc3fa71f9c905570d87a2e93f}{U\+I\+D\+MH}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_a51e871d8ac13db8b605b6ec1b3292be4}{U\+I\+D\+ML}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_ac23a694afa8d84e55fc43ff0c0ec1b29}{U\+I\+DL}}
\item 
\mbox{\Hypertarget{struct_s_i_m___mem_map_aea5a0db6a5b82760418e4529895541da}\label{struct_s_i_m___mem_map_aea5a0db6a5b82760418e4529895541da}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+7} \mbox{[}156\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_adb743819184b25914372606a57d6e416}{C\+O\+PC}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___mem_map_aa6f9efca2d70bfed14630de650d77ba8}{S\+R\+V\+C\+OP}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
S\+IM -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_i_m___mem_map_afa315c39ebd4ef380b7f8d67a88d4f82}\label{struct_s_i_m___mem_map_afa315c39ebd4ef380b7f8d67a88d4f82}} 
\index{SIM\_MemMap@{SIM\_MemMap}!CLKDIV1@{CLKDIV1}}
\index{CLKDIV1@{CLKDIV1}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLKDIV1}{CLKDIV1}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+C\+L\+K\+D\+I\+V1}

System Clock Divider Register 1, offset\+: 0x1044 \mbox{\Hypertarget{struct_s_i_m___mem_map_adb743819184b25914372606a57d6e416}\label{struct_s_i_m___mem_map_adb743819184b25914372606a57d6e416}} 
\index{SIM\_MemMap@{SIM\_MemMap}!COPC@{COPC}}
\index{COPC@{COPC}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{COPC}{COPC}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+C\+O\+PC}

C\+OP Control Register, offset\+: 0x1100 \mbox{\Hypertarget{struct_s_i_m___mem_map_a2b78edd16e6d046eb3399182216bf816}\label{struct_s_i_m___mem_map_a2b78edd16e6d046eb3399182216bf816}} 
\index{SIM\_MemMap@{SIM\_MemMap}!FCFG1@{FCFG1}}
\index{FCFG1@{FCFG1}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{FCFG1}{FCFG1}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+F\+C\+F\+G1}

Flash Configuration Register 1, offset\+: 0x104C \mbox{\Hypertarget{struct_s_i_m___mem_map_afd105923b2815e01119a5bc195ceebd6}\label{struct_s_i_m___mem_map_afd105923b2815e01119a5bc195ceebd6}} 
\index{SIM\_MemMap@{SIM\_MemMap}!FCFG2@{FCFG2}}
\index{FCFG2@{FCFG2}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{FCFG2}{FCFG2}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+F\+C\+F\+G2}

Flash Configuration Register 2, offset\+: 0x1050 \mbox{\Hypertarget{struct_s_i_m___mem_map_a96c123ab70356a131990c9ae3812834e}\label{struct_s_i_m___mem_map_a96c123ab70356a131990c9ae3812834e}} 
\index{SIM\_MemMap@{SIM\_MemMap}!SCGC4@{SCGC4}}
\index{SCGC4@{SCGC4}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{SCGC4}{SCGC4}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+C\+G\+C4}

System Clock Gating Control Register 4, offset\+: 0x1034 \mbox{\Hypertarget{struct_s_i_m___mem_map_ae9d560d3862eb171c739acaf92daa8aa}\label{struct_s_i_m___mem_map_ae9d560d3862eb171c739acaf92daa8aa}} 
\index{SIM\_MemMap@{SIM\_MemMap}!SCGC5@{SCGC5}}
\index{SCGC5@{SCGC5}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{SCGC5}{SCGC5}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+C\+G\+C5}

System Clock Gating Control Register 5, offset\+: 0x1038 \mbox{\Hypertarget{struct_s_i_m___mem_map_ad40dd833ac37056f5341b692039a5f10}\label{struct_s_i_m___mem_map_ad40dd833ac37056f5341b692039a5f10}} 
\index{SIM\_MemMap@{SIM\_MemMap}!SCGC6@{SCGC6}}
\index{SCGC6@{SCGC6}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{SCGC6}{SCGC6}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+C\+G\+C6}

System Clock Gating Control Register 6, offset\+: 0x103C \mbox{\Hypertarget{struct_s_i_m___mem_map_aa35362a8c756eedb82b8cf00f98c43da}\label{struct_s_i_m___mem_map_aa35362a8c756eedb82b8cf00f98c43da}} 
\index{SIM\_MemMap@{SIM\_MemMap}!SCGC7@{SCGC7}}
\index{SCGC7@{SCGC7}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{SCGC7}{SCGC7}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+C\+G\+C7}

System Clock Gating Control Register 7, offset\+: 0x1040 \mbox{\Hypertarget{struct_s_i_m___mem_map_a536b8d3e185149c51e88387350e20fb3}\label{struct_s_i_m___mem_map_a536b8d3e185149c51e88387350e20fb3}} 
\index{SIM\_MemMap@{SIM\_MemMap}!SDID@{SDID}}
\index{SDID@{SDID}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{SDID}{SDID}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+D\+ID}

System Device Identification Register, offset\+: 0x1024 \mbox{\Hypertarget{struct_s_i_m___mem_map_a1152a6ef88c78e762df97badf10b5050}\label{struct_s_i_m___mem_map_a1152a6ef88c78e762df97badf10b5050}} 
\index{SIM\_MemMap@{SIM\_MemMap}!SOPT1@{SOPT1}}
\index{SOPT1@{SOPT1}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{SOPT1}{SOPT1}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+O\+P\+T1}

System Options Register 1, offset\+: 0x0 \mbox{\Hypertarget{struct_s_i_m___mem_map_a9b6ea6819e80eeaa90754b6e91fcc808}\label{struct_s_i_m___mem_map_a9b6ea6819e80eeaa90754b6e91fcc808}} 
\index{SIM\_MemMap@{SIM\_MemMap}!SOPT1CFG@{SOPT1CFG}}
\index{SOPT1CFG@{SOPT1CFG}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{SOPT1CFG}{SOPT1CFG}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+O\+P\+T1\+C\+FG}

S\+O\+P\+T1 Configuration Register, offset\+: 0x4 \mbox{\Hypertarget{struct_s_i_m___mem_map_ae4c4bf827aeca9c2de082cdfafdea3d1}\label{struct_s_i_m___mem_map_ae4c4bf827aeca9c2de082cdfafdea3d1}} 
\index{SIM\_MemMap@{SIM\_MemMap}!SOPT2@{SOPT2}}
\index{SOPT2@{SOPT2}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{SOPT2}{SOPT2}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+O\+P\+T2}

System Options Register 2, offset\+: 0x1004 \mbox{\Hypertarget{struct_s_i_m___mem_map_adf28cda65cea7072379ec6064d0d93cc}\label{struct_s_i_m___mem_map_adf28cda65cea7072379ec6064d0d93cc}} 
\index{SIM\_MemMap@{SIM\_MemMap}!SOPT4@{SOPT4}}
\index{SOPT4@{SOPT4}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{SOPT4}{SOPT4}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+O\+P\+T4}

System Options Register 4, offset\+: 0x100C \mbox{\Hypertarget{struct_s_i_m___mem_map_a19e2ddf391b1d9c03240be8267fdf781}\label{struct_s_i_m___mem_map_a19e2ddf391b1d9c03240be8267fdf781}} 
\index{SIM\_MemMap@{SIM\_MemMap}!SOPT5@{SOPT5}}
\index{SOPT5@{SOPT5}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{SOPT5}{SOPT5}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+O\+P\+T5}

System Options Register 5, offset\+: 0x1010 \mbox{\Hypertarget{struct_s_i_m___mem_map_a04a22056fd7d08179705d29cda1b9e2a}\label{struct_s_i_m___mem_map_a04a22056fd7d08179705d29cda1b9e2a}} 
\index{SIM\_MemMap@{SIM\_MemMap}!SOPT7@{SOPT7}}
\index{SOPT7@{SOPT7}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{SOPT7}{SOPT7}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+O\+P\+T7}

System Options Register 7, offset\+: 0x1018 \mbox{\Hypertarget{struct_s_i_m___mem_map_aa6f9efca2d70bfed14630de650d77ba8}\label{struct_s_i_m___mem_map_aa6f9efca2d70bfed14630de650d77ba8}} 
\index{SIM\_MemMap@{SIM\_MemMap}!SRVCOP@{SRVCOP}}
\index{SRVCOP@{SRVCOP}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{SRVCOP}{SRVCOP}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+R\+V\+C\+OP}

Service C\+OP Register, offset\+: 0x1104 \mbox{\Hypertarget{struct_s_i_m___mem_map_ac23a694afa8d84e55fc43ff0c0ec1b29}\label{struct_s_i_m___mem_map_ac23a694afa8d84e55fc43ff0c0ec1b29}} 
\index{SIM\_MemMap@{SIM\_MemMap}!UIDL@{UIDL}}
\index{UIDL@{UIDL}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{UIDL}{UIDL}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+U\+I\+DL}

Unique Identification Register Low, offset\+: 0x1060 \mbox{\Hypertarget{struct_s_i_m___mem_map_af4fb6d5bc3fa71f9c905570d87a2e93f}\label{struct_s_i_m___mem_map_af4fb6d5bc3fa71f9c905570d87a2e93f}} 
\index{SIM\_MemMap@{SIM\_MemMap}!UIDMH@{UIDMH}}
\index{UIDMH@{UIDMH}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{UIDMH}{UIDMH}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+U\+I\+D\+MH}

Unique Identification Register Mid-\/\+High, offset\+: 0x1058 \mbox{\Hypertarget{struct_s_i_m___mem_map_a51e871d8ac13db8b605b6ec1b3292be4}\label{struct_s_i_m___mem_map_a51e871d8ac13db8b605b6ec1b3292be4}} 
\index{SIM\_MemMap@{SIM\_MemMap}!UIDML@{UIDML}}
\index{UIDML@{UIDML}!SIM\_MemMap@{SIM\_MemMap}}
\doxysubsubsection{\texorpdfstring{UIDML}{UIDML}}
{\footnotesize\ttfamily uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+U\+I\+D\+ML}

Unique Identification Register Mid Low, offset\+: 0x105C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
