Verilator Tree Dump (format 0x3900) from <e59568> to <e62358>
     NETLIST 0x55b3a99ccf80 <e1> {a0}
    1: MODULE 0x55b3a9c0f070 <e19388> {c5}  TOP  L1 [P]
    1:2: VAR 0x55b3a9c0f260 <e19392> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk [PI] INPUT [P] PORT
    1:2: VAR 0x55b3a9c0f500 <e19397> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x55b3a9c0f8a0 <e19403> {c9} @dt=0x55b3a99e1a00@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c0fc40 <e19409> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c0ffe0 <e19415> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2: VAR 0x55b3a9c10380 <e19421> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c10720 <e19427> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x55b3a9c10ac0 <e19433> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c10e60 <e19439> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c11200 <e19445> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c115a0 <e19451> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c11940 <e19457> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2: VAR 0x55b3a9cb2000 <e17074> {c29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2: VAR 0x55b3a9cb2180 <e17075> {c33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2: VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2: VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2: VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2: VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2: VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2: VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2: VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2: VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2: VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2: VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2: VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2: VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2: VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2: VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2: VAR 0x55b3a9cb7520 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2: VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2: VAR 0x55b3a9cb7820 <e17183> {c77} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2: VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2: VAR 0x55b3a9cb7b20 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2: VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2: VAR 0x55b3a9cb7e20 <e17187> {c81} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2: VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2: VAR 0x55b3a9cb8120 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2: VAR 0x55b3a9cb82a0 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2: VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2: VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2: VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2: VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2: VAR 0x55b3a9cb8a20 <e17195> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2: VAR 0x55b3a9cb8ba0 <e17196> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2: VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2: VAR 0x55b3a9cb9020 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2: VAR 0x55b3a9cb91a0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2: VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2: VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2: VAR 0x55b3a9cb9620 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2: VAR 0x55b3a9cb97a0 <e17204> {c102} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2: VAR 0x55b3a9cb9920 <e17205> {c103} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2: VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2: VAR 0x55b3a9cb9c20 <e17207> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2: VAR 0x55b3a9cb9da0 <e17208> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2: VAR 0x55b3a9cba0a0 <e17210> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2: VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2: VAR 0x55b3a9cba3a0 <e17212> {c114} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2: VAR 0x55b3a9cba520 <e17213> {c115} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2: VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2: VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2: VAR 0x55b3a9cba9a0 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2: VAR 0x55b3a9cbab20 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2: VAR 0x55b3a9cbaca0 <e17218> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2: VAR 0x55b3a9cbae20 <e17219> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2: VAR 0x55b3a9cbafa0 <e17220> {c126} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2: VAR 0x55b3a9cbb120 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2: VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2: VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2: VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2: VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2: VAR 0x55b3a9cc1160 <e18489> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2: VAR 0x55b3a9cc12e0 <e18490> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2: VAR 0x55b3a9ccf690 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2: VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2: VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2: VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2: VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2: TOPSCOPE 0x55b3a9d4a250 <e27062> {c5}
    1:2:2: SCOPE 0x55b3a9d3f930 <e27060> {c5}  TOP
    1:2: VAR 0x55b3a9fbd2c0 <e45726> {c27} @dt=0x55b3a99e1a00@(G/w1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2: VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x55b3a9e19210 <e48830> {c5}  traceInitThis [SLOW] [STATICU]
    1:2:3: CCALL 0x55b3a9c7b7d0 <e35477> {c5} traceInitThis__1 => CFUNC 0x55b3a9e57840 <e48836> {c5}  traceInitThis__1 [SLOW] [STATICU]
    1:2: CFUNC 0x55b3a9e57660 <e48832> {c5}  traceFullThis [SLOW] [STATICU]
    1:2:3: CCALL 0x55b3a9fbc0b0 <e47312> {c5} traceFullThis__1 => CFUNC 0x55b3a9fac700 <e48860> {c5}  traceFullThis__1 [SLOW] [STATICU]
    1:2:4: ASSIGN 0x55b3a9fea4e0 <e47889> {c5} @dt=0x55b3a9ded440@(G/w32)
    1:2:4:1: CONST 0x55b3a9fea5a0 <e47887> {c5} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:4:2: VARREF 0x55b3a9fea710 <e47888> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x55b3a9e572a0 <e48834> {c5}  traceChgThis [STATICU]
    1:2:3: IF 0x55b3a9fad880 <e47363> {c27}
    1:2:3:1: AND 0x55b3a9de5ec0 <e49072> {c27} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b3a9fb2280 <e49068> {c27} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b3a9fad7c0 <e49069> {c27} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55b3a9fac8e0 <e57473> {c27} @dt=0x55b3a9de9030@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55b3a9ff8df0 <e53281> {c27} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55b3a9fad050 <e53271> {c27} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55b3a9fad490 <e53272> {c27} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2: CCALL 0x55b3a9fadad0 <e47367> {c5} traceChgThis__2 => CFUNC 0x55b3a9fad950 <e48862> {c5}  traceChgThis__2 [STATICU]
    1:2:3: IF 0x55b3a9faf080 <e47423> {c39}
    1:2:3:1: AND 0x55b3a9fb9140 <e49088> {c39} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b3a9fbc4d0 <e49084> {c39} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b3a9faefc0 <e49085> {c39} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55b3a9fae0e0 <e57480> {c39} @dt=0x55b3a9de9030@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55b3a9ff9130 <e53315> {c39} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55b3a9fae850 <e53305> {c39} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55b3a9faec90 <e53306> {c39} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:2: CCALL 0x55b3a9faf300 <e47426> {c5} traceChgThis__3 => CFUNC 0x55b3a9faf150 <e48864> {c5}  traceChgThis__3 [STATICU]
    1:2:3: IF 0x55b3a9fd6c80 <e47573> {c33}
    1:2:3:1: AND 0x55b3a9fc2750 <e49106> {c33} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b3a9fcbd40 <e49102> {c33} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b3a9fd6bc0 <e49103> {c33} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1: OR 0x55b3a9fd6390 <e49091> {c33} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x55b3a9fd54b0 <e57487> {c33} @dt=0x55b3a9de9030@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: SHIFTR 0x55b3a9ff9470 <e53349> {c33} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x55b3a9fd5c20 <e53339> {c33} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2:2: CONST 0x55b3a9fd6060 <e53340> {c33} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:1:2:2: SHIFTR 0x55b3a9ff9610 <e53366> {c33} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55b3a9fd6450 <e53356> {c33} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55b3a9fd6890 <e53357> {c33} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:2: CCALL 0x55b3a9fd2060 <e47576> {c5} traceChgThis__4 => CFUNC 0x55b3a9fd6d50 <e48866> {c5}  traceChgThis__4 [STATICU]
    1:2:3: IF 0x55b3a9fdaaf0 <e47636> {c38}
    1:2:3:1: AND 0x55b3a9fc2870 <e49122> {c38} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b3a9ded0e0 <e49118> {c38} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b3a9fdaa30 <e49119> {c38} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55b3a9fd9c20 <e57494> {c38} @dt=0x55b3a9de9030@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55b3a9ff9950 <e53400> {c38} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55b3a9fda2c0 <e53390> {c38} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55b3a9fda700 <e53391> {c38} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:2: CCALL 0x55b3a9fdad40 <e47639> {c5} traceChgThis__5 => CFUNC 0x55b3a9fdabc0 <e48868> {c5}  traceChgThis__5 [STATICU]
    1:2:3: IF 0x55b3a9fdbb90 <e47670> {c34}
    1:2:3:1: AND 0x55b3aa016630 <e57514> {c34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CONST 0x55b3aa0163e0 <e57506> {c34} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:1:2: VARREF 0x55b3a9fdb420 <e57507> {c34} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x55b3a9fdbde0 <e47673> {c5} traceChgThis__6 => CFUNC 0x55b3a9fdbc60 <e48870> {c5}  traceChgThis__6 [STATICU]
    1:2:3: IF 0x55b3a9fe6230 <e47805> {n14}
    1:2:3:1: AND 0x55b3a9fc11d0 <e49152> {n14} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b3a9fc12f0 <e49148> {n14} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b3a9fe6170 <e49149> {n14} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1: SHIFTR 0x55b3a9ff9c90 <e53434> {n14} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x55b3a9fe5290 <e53424> {n14} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: CONST 0x55b3a9fe56d0 <e53425> {n14} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:1:2:2: SHIFTR 0x55b3a9ff9e30 <e53451> {n14} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55b3a9fe5a00 <e53441> {n14} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55b3a9fe5e40 <e53442> {n14} @dt=0x55b3a99ffb00@(G/w32)  32'h3
    1:2:3:2: CCALL 0x55b3a9fe6480 <e47808> {c5} traceChgThis__7 => CFUNC 0x55b3a9fe6300 <e48872> {c5}  traceChgThis__7 [STATICU]
    1:2:3: IF 0x55b3a9fe7fa0 <e47837> {n12}
    1:2:3:1: AND 0x55b3aa016a20 <e57536> {n12} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CONST 0x55b3aa0167d0 <e57528> {n12} @dt=0x55b3a99ffb00@(G/w32)  32'h8
    1:2:3:1:2: VARREF 0x55b3a9fe7830 <e57529> {n12} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x55b3a9fe81f0 <e47840> {c5} traceChgThis__8 => CFUNC 0x55b3a9fe8070 <e48874> {c5}  traceChgThis__8 [STATICU]
    1:2:3: CCALL 0x55b3a9fe8a50 <e47849> {c5} traceChgThis__9 => CFUNC 0x55b3a9fe88d0 <e48876> {c5}  traceChgThis__9 [STATICU]
    1:2:4: ASSIGN 0x55b3a9fea420 <e47889> {c5} @dt=0x55b3a9ded440@(G/w32)
    1:2:4:1: CONST 0x55b3a9fea1d0 <e47887> {c5} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:4:2: VARREF 0x55b3a9fea0b0 <e47888> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x55b3a9e57840 <e48836> {c5}  traceInitThis__1 [SLOW] [STATICU]
    1:2:3: TRACEDECL 0x55b3a9e56c40 <e35481> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk
    1:2:3: TRACEDECL 0x55b3a9e23c20 <e35490> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset
    1:2:3: TRACEDECL 0x55b3a9e24040 <e35500> {c9} @dt=0x55b3a99e1a00@(G/w1)  active
    1:2:3: TRACEDECL 0x55b3a9e67be0 <e35510> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0
    1:2:3: TRACEDECL 0x55b3a9e68000 <e35520> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable
    1:2:3: TRACEDECL 0x55b3a9e68420 <e35530> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address
    1:2:3: TRACEDECL 0x55b3a9e68840 <e35540> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata
    1:2:3: TRACEDECL 0x55b3a9e68c60 <e35550> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address
    1:2:3: TRACEDECL 0x55b3a9e69080 <e35560> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write
    1:2:3: TRACEDECL 0x55b3a9e694a0 <e35570> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read
    1:2:3: TRACEDECL 0x55b3a9e698c0 <e35580> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata
    1:2:3: TRACEDECL 0x55b3a9e69ce0 <e35590> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata
    1:2:3: TRACEDECL 0x55b3a9e6a100 <e35600> {c6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu clk
    1:2:3: TRACEDECL 0x55b3a9e6a520 <e35610> {c8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu reset
    1:2:3: TRACEDECL 0x55b3a9e6a940 <e35620> {c9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu active
    1:2:3: TRACEDECL 0x55b3a9e6ad60 <e35630> {c10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_v0
    1:2:3: TRACEDECL 0x55b3a9e6b180 <e35640> {c13} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu clk_enable
    1:2:3: TRACEDECL 0x55b3a9e6b5a0 <e35650> {c16} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu instr_address
    1:2:3: TRACEDECL 0x55b3a9e6b9c0 <e35660> {c17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu instr_readdata
    1:2:3: TRACEDECL 0x55b3a9e6bde0 <e35670> {c20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu data_address
    1:2:3: TRACEDECL 0x55b3a9e6c200 <e35680> {c21} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu data_write
    1:2:3: TRACEDECL 0x55b3a9e6c620 <e35690> {c22} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu data_read
    1:2:3: TRACEDECL 0x55b3a9e6ca40 <e35700> {c23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu data_writedata
    1:2:3: TRACEDECL 0x55b3a9e6ce60 <e35710> {c24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu data_readdata
    1:2:3: TRACEDECL 0x55b3a9e6d280 <e35720> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu internal_clk
    1:2:3: TRACEDECL 0x55b3a9e6d6a0 <e35730> {c29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu HI_LO_output
    1:2:3: TRACEDECL 0x55b3a9e6dac0 <e35740> {c33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_prime
    1:2:3: TRACEDECL 0x55b3a9e6dee0 <e35750> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_fetch
    1:2:3: TRACEDECL 0x55b3a9e6e300 <e35760> {c35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_plus_four_fetch
    1:2:3: TRACEDECL 0x55b3a9e6e720 <e35770> {c36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu instruction_fetch
    1:2:3: TRACEDECL 0x55b3a9e6eb40 <e35780> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu program_counter_source_decode
    1:2:3: TRACEDECL 0x55b3a9e6ef60 <e35790> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_write_decode
    1:2:3: TRACEDECL 0x55b3a9e6f380 <e35800> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_to_register_decode
    1:2:3: TRACEDECL 0x55b3a9e6f7a0 <e35810> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_write_decode
    1:2:3: TRACEDECL 0x55b3a9e6fbc0 <e35820> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu ALU_src_B_decode
    1:2:3: TRACEDECL 0x55b3a9e6ffe0 <e35830> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_destination_decode
    1:2:3: TRACEDECL 0x55b3a9e70400 <e35840> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu branch_decode
    1:2:3: TRACEDECL 0x55b3a9e70820 <e35850> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hi_lo_register_write_decode
    1:2:3: TRACEDECL 0x55b3a9e70c40 <e35860> {c46} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu equal_decode
    1:2:3: TRACEDECL 0x55b3a9e71060 <e35870> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu ALU_function_decode
    1:2:3: TRACEDECL 0x55b3a9e71480 <e35880> {c52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_branch_decode
    1:2:3: TRACEDECL 0x55b3a9e718a0 <e35890> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu instruction_decode
    1:2:3: TRACEDECL 0x55b3a9e71cc0 <e35900> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x55b3a9e720e0 <e35910> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu read_address_1
    1:2:3: TRACEDECL 0x55b3a9e72500 <e35920> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu Rs_decode
    1:2:3: TRACEDECL 0x55b3a9e72920 <e35930> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu read_address_2
    1:2:3: TRACEDECL 0x55b3a9e72d40 <e35940> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu Rt_decode
    1:2:3: TRACEDECL 0x55b3a9e73160 <e35950> {c62} @dt=0x55b3a9a12120@(G/w5)  mips_cpu Rd_decode
    1:2:3: TRACEDECL 0x55b3a9e73580 <e35960> {c64} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu immediate
    1:2:3: TRACEDECL 0x55b3a9e739a0 <e35970> {c67} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu shifter_output_decode
    1:2:3: TRACEDECL 0x55b3a9e73dc0 <e35980> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_decode
    1:2:3: TRACEDECL 0x55b3a9e741e0 <e35990> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_decode
    1:2:3: TRACEDECL 0x55b3a9e74600 <e36000> {c70} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_resolved_decode
    1:2:3: TRACEDECL 0x55b3a9e74a20 <e36010> {c71} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_resolved_decode
    1:2:3: TRACEDECL 0x55b3a9e74e40 <e36020> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu sign_imm_decode
    1:2:3: TRACEDECL 0x55b3a9e75260 <e36030> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_destination_execute
    1:2:3: TRACEDECL 0x55b3a9e75680 <e36040> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_to_register_execute
    1:2:3: TRACEDECL 0x55b3a9e75aa0 <e36050> {c77} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_write_execute
    1:2:3: TRACEDECL 0x55b3a9e75ec0 <e36060> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu write_register_execute
    1:2:3: TRACEDECL 0x55b3a9e762e0 <e36070> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu ALU_src_B_execute
    1:2:3: TRACEDECL 0x55b3a9e76700 <e36080> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu ALU_function_execute
    1:2:3: TRACEDECL 0x55b3a9e76b20 <e36090> {c81} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hi_lo_register_write_execute
    1:2:3: TRACEDECL 0x55b3a9e76f40 <e36100> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_write_execute
    1:2:3: TRACEDECL 0x55b3a9e77360 <e36110> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_execute
    1:2:3: TRACEDECL 0x55b3a9e77780 <e36120> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_execute
    1:2:3: TRACEDECL 0x55b3a9e77c60 <e36130> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu source_A_ALU_execute
    1:2:3: TRACEDECL 0x55b3a9e78140 <e36140> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu source_B_ALU_execute
    1:2:3: TRACEDECL 0x55b3a9e785f0 <e36150> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu write_data_execute
    1:2:3: TRACEDECL 0x55b3a9e78aa0 <e36160> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_output_execute
    1:2:3: TRACEDECL 0x55b3a9e78ef0 <e36170> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_HI_output_execute
    1:2:3: TRACEDECL 0x55b3a9e793a0 <e36180> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_LO_output_execute
    1:2:3: TRACEDECL 0x55b3a9e798b0 <e36190> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu Rs_execute
    1:2:3: TRACEDECL 0x55b3a9e79d30 <e36200> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu Rt_execute
    1:2:3: TRACEDECL 0x55b3a9e7a1b0 <e36210> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu Rd_execute
    1:2:3: TRACEDECL 0x55b3a9e7a630 <e36220> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu sign_imm_execute
    1:2:3: TRACEDECL 0x55b3a9e7aa80 <e36230> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_write_memory
    1:2:3: TRACEDECL 0x55b3a9e7af30 <e36240> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu write_register_memory
    1:2:3: TRACEDECL 0x55b3a9e7b3f0 <e36250> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_to_register_memory
    1:2:3: TRACEDECL 0x55b3a9e7b8d0 <e36260> {c102} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_write_memory
    1:2:3: TRACEDECL 0x55b3a9e7bdb0 <e36270> {c103} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hi_lo_register_write_memory
    1:2:3: TRACEDECL 0x55b3a9e7c260 <e36280> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_output_memory
    1:2:3: TRACEDECL 0x55b3a9e7c740 <e36290> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_HI_output_memory
    1:2:3: TRACEDECL 0x55b3a9e7cbf0 <e36300> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_LO_output_memory
    1:2:3: TRACEDECL 0x55b3a9e7d0a0 <e36310> {c109} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu read_data_memory
    1:2:3: TRACEDECL 0x55b3a9e7d550 <e36320> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu write_data_memory
    1:2:3: TRACEDECL 0x55b3a9e7d9a0 <e36330> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_write_writeback
    1:2:3: TRACEDECL 0x55b3a9e7de70 <e36340> {c114} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hi_lo_register_write_writeback
    1:2:3: TRACEDECL 0x55b3a9e7e350 <e36350> {c115} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_to_register_writeback
    1:2:3: TRACEDECL 0x55b3a9e7e830 <e36360> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu write_register_writeback
    1:2:3: TRACEDECL 0x55b3a9e7ed40 <e36370> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu result_writeback
    1:2:3: TRACEDECL 0x55b3a9e7f190 <e36380> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_HI_output_writeback
    1:2:3: TRACEDECL 0x55b3a9e7f640 <e36390> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_LO_output_writeback
    1:2:3: TRACEDECL 0x55b3a9e7fb50 <e36400> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_output_writeback
    1:2:3: TRACEDECL 0x55b3a9e80000 <e36410> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu read_data_writeback
    1:2:3: TRACEDECL 0x55b3a9e804b0 <e36420> {c126} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu stall_fetch
    1:2:3: TRACEDECL 0x55b3a9e80930 <e36430> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu stall_decode
    1:2:3: TRACEDECL 0x55b3a9e80db0 <e36440> {c128} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu forward_A_decode
    1:2:3: TRACEDECL 0x55b3a9e81260 <e36450> {c129} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu forward_B_decode
    1:2:3: TRACEDECL 0x55b3a9e816b0 <e36460> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu flush_execute_register
    1:2:3: TRACEDECL 0x55b3a9e81bc0 <e36470> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu forward_A_execute
    1:2:3: TRACEDECL 0x55b3a9e82070 <e36480> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu forward_B_execute
    1:2:3: TRACEDECL 0x55b3a9e824c0 <e36490> {n3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_file clk
    1:2:3: TRACEDECL 0x55b3a9e82940 <e36500> {n4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_file pipelined
    1:2:3: TRACEDECL 0x55b3a9e82e10 <e36510> {n5} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_file HI_LO_output
    1:2:3: TRACEDECL 0x55b3a9e832e0 <e36520> {n6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_file write_enable
    1:2:3: TRACEDECL 0x55b3a9e83700 <e36530> {n6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_file hi_lo_register_write_enable
    1:2:3: TRACEDECL 0x55b3a9e83c60 <e36540> {n7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu register_file read_address_1
    1:2:3: TRACEDECL 0x55b3a9e84100 <e36550> {n7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu register_file read_address_2
    1:2:3: TRACEDECL 0x55b3a9e845d0 <e36560> {n7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu register_file write_address
    1:2:3: TRACEDECL 0x55b3a9e84a90 <e36570> {n8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file write_data
    1:2:3: TRACEDECL 0x55b3a9e84f60 <e36580> {n8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file HI_write_data
    1:2:3: TRACEDECL 0x55b3a9e85440 <e36590> {n8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file LO_write_data
    1:2:3: TRACEDECL 0x55b3a9e85900 <e36600> {n9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file read_data_1
    1:2:3: TRACEDECL 0x55b3a9e85dc0 <e36610> {n9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file read_data_2
    1:2:3: TRACEDECL 0x55b3a9e86290 <e36620> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu register_file registers
    1:2:3: TRACEDECL 0x55b3a9e86760 <e36630> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file HI_reg
    1:2:3: TRACEDECL 0x55b3a9e86c30 <e36640> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file LO_reg
    1:2:3: TRACEDECL 0x55b3a9e870d0 <e36650> {n14} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file read_data_1_pre_mux
    1:2:3: TRACEDECL 0x55b3a9e875b0 <e36660> {n15} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file read_data_2_pre_mux
    1:2:3: TRACEDECL 0x55b3a9e87a90 <e36670> {n28} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_file modified_write_clk
    1:2:3: TRACEDECL 0x55b3a9e87f80 <e36680> {m2} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu pc clk
    1:2:3: TRACEDECL 0x55b3a9e88410 <e36690> {m3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu pc address_input
    1:2:3: TRACEDECL 0x55b3a9e88920 <e36700> {m4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu pc enable
    1:2:3: TRACEDECL 0x55b3a9e88d40 <e36710> {m5} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu pc address_output
    1:2:3: TRACEDECL 0x55b3a9e891f0 <e36720> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu plus_four_adder a
    1:2:3: TRACEDECL 0x55b3a9e896a0 <e36730> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu plus_four_adder b
    1:2:3: TRACEDECL 0x55b3a9e89b50 <e36740> {d4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu plus_four_adder z
    1:2:3: TRACEDECL 0x55b3a9e89fa0 <e36750> {k3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu program_counter_multiplexer BUS_WIDTH
    1:2:3: TRACEDECL 0x55b3a9e8a400 <e36760> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu program_counter_multiplexer control
    1:2:3: TRACEDECL 0x55b3a9e8a900 <e36770> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_multiplexer input_0
    1:2:3: TRACEDECL 0x55b3a9e8ae00 <e36780> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_multiplexer input_1
    1:2:3: TRACEDECL 0x55b3a9e8b300 <e36790> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_multiplexer resolved
    1:2:3: TRACEDECL 0x55b3a9e8b7e0 <e36800> {r3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu fetch_decode_register clk
    1:2:3: TRACEDECL 0x55b3a9e8bcb0 <e36810> {r4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu fetch_decode_register enable
    1:2:3: TRACEDECL 0x55b3a9e8c190 <e36820> {r5} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu fetch_decode_register clear
    1:2:3: TRACEDECL 0x55b3a9e8c680 <e36830> {r7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu fetch_decode_register instruction_fetch
    1:2:3: TRACEDECL 0x55b3a9e8caa0 <e36840> {r8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu fetch_decode_register program_counter_plus_four_fetch
    1:2:3: TRACEDECL 0x55b3a9e8d000 <e36850> {r10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu fetch_decode_register instruction_decode
    1:2:3: TRACEDECL 0x55b3a9e8d4e0 <e36860> {r11} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu fetch_decode_register program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x55b3a9e8d9b0 <e36870> {g3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu control_unit instruction
    1:2:3: TRACEDECL 0x55b3a9e8dec0 <e36880> {g5} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu control_unit register_write
    1:2:3: TRACEDECL 0x55b3a9e8e370 <e36890> {g6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu control_unit memory_to_register
    1:2:3: TRACEDECL 0x55b3a9e8e8c0 <e36900> {g7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu control_unit memory_write
    1:2:3: TRACEDECL 0x55b3a9e8ed80 <e36910> {g8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu control_unit ALU_src_B
    1:2:3: TRACEDECL 0x55b3a9e8f220 <e36920> {g9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu control_unit register_destination
    1:2:3: TRACEDECL 0x55b3a9e8f740 <e36930> {g10} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu control_unit branch
    1:2:3: TRACEDECL 0x55b3a9e8fbd0 <e36940> {g11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu control_unit hi_lo_register_write
    1:2:3: TRACEDECL 0x55b3a9e900f0 <e36950> {g12} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu control_unit ALU_function
    1:2:3: TRACEDECL 0x55b3a9e905a0 <e36960> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu control_unit op
    1:2:3: TRACEDECL 0x55b3a9e90a50 <e36970> {g17} @dt=0x55b3a9a12120@(G/w5)  mips_cpu control_unit rt
    1:2:3: TRACEDECL 0x55b3a9e90f00 <e36980> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu control_unit funct
    1:2:3: TRACEDECL 0x55b3a9e913a0 <e36990> {k3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu register_file_output_A_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55b3a9e91890 <e37000> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_file_output_A_mux control
    1:2:3: TRACEDECL 0x55b3a9e91d70 <e37010> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_mux input_0
    1:2:3: TRACEDECL 0x55b3a9e92250 <e37020> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_mux input_1
    1:2:3: TRACEDECL 0x55b3a9e92740 <e37030> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_mux resolved
    1:2:3: TRACEDECL 0x55b3a9e92c40 <e37040> {k3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu register_file_output_B_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55b3a9e93130 <e37050> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_file_output_B_mux control
    1:2:3: TRACEDECL 0x55b3a9e93610 <e37060> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_mux input_0
    1:2:3: TRACEDECL 0x55b3a9e93af0 <e37070> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_mux input_1
    1:2:3: TRACEDECL 0x55b3a9e93fe0 <e37080> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_mux resolved
    1:2:3: TRACEDECL 0x55b3a9e944c0 <e37090> {h3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu reg_output_comparator a
    1:2:3: TRACEDECL 0x55b3a9e94980 <e37100> {h4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu reg_output_comparator b
    1:2:3: TRACEDECL 0x55b3a9e94e50 <e37110> {h6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu reg_output_comparator c
    1:2:3: TRACEDECL 0x55b3a9e95360 <e37120> {f3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu program_counter_source_and_gate_decode input_A
    1:2:3: TRACEDECL 0x55b3a9e95870 <e37130> {f4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu program_counter_source_and_gate_decode input_B
    1:2:3: TRACEDECL 0x55b3a9e95d30 <e37140> {f6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu program_counter_source_and_gate_decode output_C
    1:2:3: TRACEDECL 0x55b3a9e96300 <e37150> {o3} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu sign_extender_decode short_input
    1:2:3: TRACEDECL 0x55b3a9e967a0 <e37160> {o4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu sign_extender_decode extended_output
    1:2:3: TRACEDECL 0x55b3a9e96cc0 <e37170> {j3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu shifter_decode shift_distance
    1:2:3: TRACEDECL 0x55b3a9e97150 <e37180> {j6} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu shifter_decode shift_input
    1:2:3: TRACEDECL 0x55b3a9e97620 <e37190> {j7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu shifter_decode shift_output
    1:2:3: TRACEDECL 0x55b3a9e97b00 <e37200> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu adder_decode a
    1:2:3: TRACEDECL 0x55b3a9e97fb0 <e37210> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu adder_decode b
    1:2:3: TRACEDECL 0x55b3a9e98430 <e37220> {d4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu adder_decode z
    1:2:3: TRACEDECL 0x55b3a9e988d0 <e37230> {p3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu decode_execute_register clk
    1:2:3: TRACEDECL 0x55b3a9e98db0 <e37240> {p4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu decode_execute_register clear
    1:2:3: TRACEDECL 0x55b3a9e992c0 <e37250> {p7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu decode_execute_register register_write_decode
    1:2:3: TRACEDECL 0x55b3a9e99730 <e37260> {p8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu decode_execute_register memory_to_register_decode
    1:2:3: TRACEDECL 0x55b3a9e99ce0 <e37270> {p9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu decode_execute_register memory_write_decode
    1:2:3: TRACEDECL 0x55b3a9e9a150 <e37280> {p10} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu decode_execute_register ALU_src_B_decode
    1:2:3: TRACEDECL 0x55b3a9e9a610 <e37290> {p11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu decode_execute_register register_destination_decode
    1:2:3: TRACEDECL 0x55b3a9e9ab40 <e37300> {p12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu decode_execute_register hi_lo_register_write_decode
    1:2:3: TRACEDECL 0x55b3a9e9b0a0 <e37310> {p13} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu decode_execute_register ALU_function_decode
    1:2:3: TRACEDECL 0x55b3a9e9b580 <e37320> {p14} @dt=0x55b3a9a12120@(G/w5)  mips_cpu decode_execute_register Rs_decode
    1:2:3: TRACEDECL 0x55b3a9e9ba60 <e37330> {p15} @dt=0x55b3a9a12120@(G/w5)  mips_cpu decode_execute_register Rt_decode
    1:2:3: TRACEDECL 0x55b3a9e9bf40 <e37340> {p16} @dt=0x55b3a9a12120@(G/w5)  mips_cpu decode_execute_register Rd_decode
    1:2:3: TRACEDECL 0x55b3a9e9c3e0 <e37350> {p17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu decode_execute_register sign_imm_decode
    1:2:3: TRACEDECL 0x55b3a9e9c8f0 <e37360> {p19} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu decode_execute_register register_write_execute
    1:2:3: TRACEDECL 0x55b3a9e9cdc0 <e37370> {p20} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu decode_execute_register memory_to_register_execute
    1:2:3: TRACEDECL 0x55b3a9e9d370 <e37380> {p21} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu decode_execute_register memory_write_execute
    1:2:3: TRACEDECL 0x55b3a9e9d860 <e37390> {p22} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu decode_execute_register ALU_src_B_execute
    1:2:3: TRACEDECL 0x55b3a9e9dd20 <e37400> {p23} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu decode_execute_register register_destination_execute
    1:2:3: TRACEDECL 0x55b3a9e9e250 <e37410> {p24} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu decode_execute_register hi_lo_register_write_execute
    1:2:3: TRACEDECL 0x55b3a9e9e7b0 <e37420> {p25} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu decode_execute_register ALU_function_execute
    1:2:3: TRACEDECL 0x55b3a9e9ec90 <e37430> {p26} @dt=0x55b3a9a12120@(G/w5)  mips_cpu decode_execute_register Rs_execute
    1:2:3: TRACEDECL 0x55b3a9e9f170 <e37440> {p27} @dt=0x55b3a9a12120@(G/w5)  mips_cpu decode_execute_register Rt_execute
    1:2:3: TRACEDECL 0x55b3a9e9f650 <e37450> {p28} @dt=0x55b3a9a12120@(G/w5)  mips_cpu decode_execute_register Rd_execute
    1:2:3: TRACEDECL 0x55b3a9e9faf0 <e37460> {p29} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu decode_execute_register sign_imm_execute
    1:2:3: TRACEDECL 0x55b3a9ea0000 <e37470> {p32} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu decode_execute_register read_data_one_decode
    1:2:3: TRACEDECL 0x55b3a9ea0510 <e37480> {p33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu decode_execute_register read_data_two_decode
    1:2:3: TRACEDECL 0x55b3a9ea0a10 <e37490> {p35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu decode_execute_register read_data_one_execute
    1:2:3: TRACEDECL 0x55b3a9ea0f10 <e37500> {p36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu decode_execute_register read_data_two_execute
    1:2:3: TRACEDECL 0x55b3a9ea1400 <e37510> {k3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu write_register_execute_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55b3a9ea18e0 <e37520> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu write_register_execute_mux control
    1:2:3: TRACEDECL 0x55b3a9ea1dc0 <e37530> {k7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu write_register_execute_mux input_0
    1:2:3: TRACEDECL 0x55b3a9ea22a0 <e37540> {k8} @dt=0x55b3a9a12120@(G/w5)  mips_cpu write_register_execute_mux input_1
    1:2:3: TRACEDECL 0x55b3a9ea2790 <e37550> {k10} @dt=0x55b3a9a12120@(G/w5)  mips_cpu write_register_execute_mux resolved
    1:2:3: TRACEDECL 0x55b3a9ea2ca0 <e37560> {l3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu register_file_output_A_execute_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55b3a9ea31a0 <e37570> {l6} @dt=0x55b3a9a44260@(G/w2)  mips_cpu register_file_output_A_execute_mux control
    1:2:3: TRACEDECL 0x55b3a9ea3690 <e37580> {l7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_execute_mux input_0
    1:2:3: TRACEDECL 0x55b3a9ea3b90 <e37590> {l8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_execute_mux input_1
    1:2:3: TRACEDECL 0x55b3a9ea4090 <e37600> {l9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_execute_mux input_2
    1:2:3: TRACEDECL 0x55b3a9ea4590 <e37610> {l10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_execute_mux input_3
    1:2:3: TRACEDECL 0x55b3a9ea4aa0 <e37620> {l12} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_execute_mux resolved
    1:2:3: TRACEDECL 0x55b3a9ea4fb0 <e37630> {l3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu register_file_output_B_execute_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55b3a9ea54a0 <e37640> {l6} @dt=0x55b3a9a44260@(G/w2)  mips_cpu register_file_output_B_execute_mux control
    1:2:3: TRACEDECL 0x55b3a9ea5990 <e37650> {l7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_execute_mux input_0
    1:2:3: TRACEDECL 0x55b3a9ea5e90 <e37660> {l8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_execute_mux input_1
    1:2:3: TRACEDECL 0x55b3a9ea6390 <e37670> {l9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_execute_mux input_2
    1:2:3: TRACEDECL 0x55b3a9ea6890 <e37680> {l10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_execute_mux input_3
    1:2:3: TRACEDECL 0x55b3a9ea6da0 <e37690> {l12} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_execute_mux resolved
    1:2:3: TRACEDECL 0x55b3a9ea7280 <e37700> {k3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu source_B_ALU_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55b3a9ea7780 <e37710> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu source_B_ALU_mux control
    1:2:3: TRACEDECL 0x55b3a9ea7c50 <e37720> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu source_B_ALU_mux input_0
    1:2:3: TRACEDECL 0x55b3a9ea8120 <e37730> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu source_B_ALU_mux input_1
    1:2:3: TRACEDECL 0x55b3a9ea85f0 <e37740> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu source_B_ALU_mux resolved
    1:2:3: TRACEDECL 0x55b3a9ea8ab0 <e37750> {e4} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu alu ALU_operation
    1:2:3: TRACEDECL 0x55b3a9ea8fc0 <e37760> {e5} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu alu input_1
    1:2:3: TRACEDECL 0x55b3a9ea9440 <e37770> {e6} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu alu input_2
    1:2:3: TRACEDECL 0x55b3a9ea98c0 <e37780> {e8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu alu ALU_output
    1:2:3: TRACEDECL 0x55b3a9ea9ce0 <e37790> {e9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu alu ALU_HI_output
    1:2:3: TRACEDECL 0x55b3a9eaa190 <e37800> {e10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu alu ALU_LO_output
    1:2:3: TRACEDECL 0x55b3a9eaa640 <e37810> {e14} @dt=0x55b3a9a12120@(G/w5)  mips_cpu alu shift_amount
    1:2:3: TRACEDECL 0x55b3a9eaab00 <e37820> {e15} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu sign_extened_input_1
    1:2:3: TRACEDECL 0x55b3a9eaafd0 <e37830> {e16} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu sign_extened_input_2
    1:2:3: TRACEDECL 0x55b3a9eab4a0 <e37840> {e17} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu extended_input_1
    1:2:3: TRACEDECL 0x55b3a9eab970 <e37850> {e18} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu extended_input_2
    1:2:3: TRACEDECL 0x55b3a9eabe40 <e37860> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu ALU_HI_LO_output
    1:2:3: TRACEDECL 0x55b3a9eac320 <e37870> {q3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu execute_memory_register clk
    1:2:3: TRACEDECL 0x55b3a9eac7e0 <e37880> {q6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu execute_memory_register register_write_execute
    1:2:3: TRACEDECL 0x55b3a9eaccb0 <e37890> {q7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu execute_memory_register memory_to_register_execute
    1:2:3: TRACEDECL 0x55b3a9ead260 <e37900> {q8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu execute_memory_register memory_write_execute
    1:2:3: TRACEDECL 0x55b3a9ead6e0 <e37910> {q9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu execute_memory_register hi_lo_register_write_execute
    1:2:3: TRACEDECL 0x55b3a9eadbf0 <e37920> {q11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu execute_memory_register register_write_memory
    1:2:3: TRACEDECL 0x55b3a9eae0b0 <e37930> {q12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu execute_memory_register memory_to_register_memory
    1:2:3: TRACEDECL 0x55b3a9eae660 <e37940> {q13} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu execute_memory_register memory_write_memory
    1:2:3: TRACEDECL 0x55b3a9eaeb20 <e37950> {q14} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu execute_memory_register hi_lo_register_write_memory
    1:2:3: TRACEDECL 0x55b3a9eaf020 <e37960> {q17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu execute_memory_register ALU_output_execute
    1:2:3: TRACEDECL 0x55b3a9eaf520 <e37970> {q18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu execute_memory_register ALU_HI_output_execute
    1:2:3: TRACEDECL 0x55b3a9eafa30 <e37980> {q19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu execute_memory_register ALU_LO_output_execute
    1:2:3: TRACEDECL 0x55b3a9eaff20 <e37990> {q20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu execute_memory_register write_data_execute
    1:2:3: TRACEDECL 0x55b3a9eb0420 <e38000> {q21} @dt=0x55b3a9a12120@(G/w5)  mips_cpu execute_memory_register write_register_execute
    1:2:3: TRACEDECL 0x55b3a9eb0920 <e38010> {q23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu execute_memory_register ALU_output_memory
    1:2:3: TRACEDECL 0x55b3a9eb0e20 <e38020> {q24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu execute_memory_register ALU_HI_output_memory
    1:2:3: TRACEDECL 0x55b3a9eb1330 <e38030> {q25} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu execute_memory_register ALU_LO_output_memory
    1:2:3: TRACEDECL 0x55b3a9eb1820 <e38040> {q26} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu execute_memory_register write_data_memory
    1:2:3: TRACEDECL 0x55b3a9eb1d20 <e38050> {q27} @dt=0x55b3a9a12120@(G/w5)  mips_cpu execute_memory_register write_register_memory
    1:2:3: TRACEDECL 0x55b3a9eb2240 <e38060> {s3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_writeback_register clk
    1:2:3: TRACEDECL 0x55b3a9eb2740 <e38070> {s6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_writeback_register register_write_memory
    1:2:3: TRACEDECL 0x55b3a9eb2c60 <e38080> {s7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_writeback_register memory_to_register_memory
    1:2:3: TRACEDECL 0x55b3a9eb3190 <e38090> {s8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_writeback_register hi_lo_register_write_memory
    1:2:3: TRACEDECL 0x55b3a9eb36b0 <e38100> {s10} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_writeback_register register_write_writeback
    1:2:3: TRACEDECL 0x55b3a9eb3bd0 <e38110> {s11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_writeback_register memory_to_register_writeback
    1:2:3: TRACEDECL 0x55b3a9eb4100 <e38120> {s12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_writeback_register hi_lo_register_write_writeback
    1:2:3: TRACEDECL 0x55b3a9eb4660 <e38130> {s14} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu memory_writeback_register ALU_output_memory
    1:2:3: TRACEDECL 0x55b3a9eb4ae0 <e38140> {s15} @dt=0x55b3a9a12120@(G/w5)  mips_cpu memory_writeback_register write_register_memory
    1:2:3: TRACEDECL 0x55b3a9eb5090 <e38150> {s16} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu memory_writeback_register ALU_HI_output_memory
    1:2:3: TRACEDECL 0x55b3a9eb5550 <e38160> {s17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu memory_writeback_register ALU_LO_output_memory
    1:2:3: TRACEDECL 0x55b3a9eb5a40 <e38170> {s18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu memory_writeback_register read_data_memory
    1:2:3: TRACEDECL 0x55b3a9eb5f40 <e38180> {s20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu memory_writeback_register ALU_output_writeback
    1:2:3: TRACEDECL 0x55b3a9eb63b0 <e38190> {s21} @dt=0x55b3a9a12120@(G/w5)  mips_cpu memory_writeback_register write_register_writeback
    1:2:3: TRACEDECL 0x55b3a9eb68c0 <e38200> {s22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu memory_writeback_register ALU_HI_output_writeback
    1:2:3: TRACEDECL 0x55b3a9eb6dd0 <e38210> {s23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu memory_writeback_register ALU_LO_output_writeback
    1:2:3: TRACEDECL 0x55b3a9eb7380 <e38220> {s24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu memory_writeback_register read_data_writeback
    1:2:3: TRACEDECL 0x55b3a9eb78d0 <e38230> {k3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu writeback_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55b3a9eb7dd0 <e38240> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu writeback_mux control
    1:2:3: TRACEDECL 0x55b3a9eb82a0 <e38250> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu writeback_mux input_0
    1:2:3: TRACEDECL 0x55b3a9eb8770 <e38260> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu writeback_mux input_1
    1:2:3: TRACEDECL 0x55b3a9eb8c40 <e38270> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu writeback_mux resolved
    1:2:3: TRACEDECL 0x55b3a9eb9110 <e38280> {i2} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit branch_decode
    1:2:3: TRACEDECL 0x55b3a9eb95e0 <e38290> {i3} @dt=0x55b3a9a12120@(G/w5)  mips_cpu hazard_unit Rs_decode
    1:2:3: TRACEDECL 0x55b3a9eb9ab0 <e38300> {i4} @dt=0x55b3a9a12120@(G/w5)  mips_cpu hazard_unit Rt_decode
    1:2:3: TRACEDECL 0x55b3a9eb9f80 <e38310> {i5} @dt=0x55b3a9a12120@(G/w5)  mips_cpu hazard_unit Rs_execute
    1:2:3: TRACEDECL 0x55b3a9eba450 <e38320> {i6} @dt=0x55b3a9a12120@(G/w5)  mips_cpu hazard_unit Rt_execute
    1:2:3: TRACEDECL 0x55b3a9eba8f0 <e38330> {i7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu hazard_unit write_register_execute
    1:2:3: TRACEDECL 0x55b3a9ebad90 <e38340> {i8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit memory_to_register_execute
    1:2:3: TRACEDECL 0x55b3a9ebb280 <e38350> {i9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit register_write_execute
    1:2:3: TRACEDECL 0x55b3a9ebb760 <e38360> {i10} @dt=0x55b3a9a12120@(G/w5)  mips_cpu hazard_unit write_register_memory
    1:2:3: TRACEDECL 0x55b3a9ebbc50 <e38370> {i11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit memory_to_register_memory
    1:2:3: TRACEDECL 0x55b3a9ebc140 <e38380> {i12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit register_write_memory
    1:2:3: TRACEDECL 0x55b3a9ebc630 <e38390> {i13} @dt=0x55b3a9a12120@(G/w5)  mips_cpu hazard_unit write_register_writeback
    1:2:3: TRACEDECL 0x55b3a9ebcb30 <e38400> {i14} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit register_write_writeback
    1:2:3: TRACEDECL 0x55b3a9ebd010 <e38410> {i16} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit stall_fetch
    1:2:3: TRACEDECL 0x55b3a9ebd4d0 <e38420> {i17} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit stall_decode
    1:2:3: TRACEDECL 0x55b3a9ebd990 <e38430> {i18} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit forward_register_file_output_1_decode
    1:2:3: TRACEDECL 0x55b3a9ebdea0 <e38440> {i19} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit forward_register_file_output_2_decode
    1:2:3: TRACEDECL 0x55b3a9ebe430 <e38450> {i20} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit flush_execute_register
    1:2:3: TRACEDECL 0x55b3a9ebe890 <e38460> {i21} @dt=0x55b3a9a44260@(G/w2)  mips_cpu hazard_unit forward_register_file_output_1_execute
    1:2:3: TRACEDECL 0x55b3a9ebeda0 <e38470> {i22} @dt=0x55b3a9a44260@(G/w2)  mips_cpu hazard_unit forward_register_file_output_2_execute
    1:2:3: TRACEDECL 0x55b3a9ebf290 <e38480> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit lwstall
    1:2:3: TRACEDECL 0x55b3a9ebf790 <e38490> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit branchstall
    1:2: CFUNC 0x55b3a9fb9e20 <e48838> {c139}  _initial__TOP__1 [SLOW] [STATICU]
    1:2:3: COMMENT 0x55b3a9fbaf10 <e45208> {c139}  INITIAL
    1:2:3: ASSIGN 0x55b3a9d62060 <e49169> {c139} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: CONST 0x55b3a9d62120 <e49167> {c139} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:2: VARREF 0x55b3a9d62290 <e49168> {c139} @dt=0x55b3a9de9030@(G/wu32/1)  data_read [LV] => VAR 0x55b3a9c11200 <e19445> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: CFUNC 0x55b3a9fbb540 <e48840> {c402}  _combo__TOP__2 [STATICU]
    1:2:3: ASSIGNW 0x55b3a9d61ac0 <e49174> {c402} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: AND 0x55b3a9d61b80 <e49172> {c402} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b3aa02af60 <e59577#> {c402} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9d61c40 <e59572#> {c402} @dt=0x55b3a9de9030@(G/wu32/1)  clk [RV] <- VAR 0x55b3a9c0f260 <e19392> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:3:1:2: CCAST 0x55b3aa02b100 <e59586#> {c402} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9d61d60 <e59581#> {c402} @dt=0x55b3a9de9030@(G/wu32/1)  clk_enable [RV] <- VAR 0x55b3a9c0ffe0 <e19415> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:3:2: VARREF 0x55b3a9d61e80 <e49173> {c402} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__internal_clk [LV] => VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2: CFUNC 0x55b3a9fbb8c0 <e48842> {c402}  _settle__TOP__3 [SLOW] [STATICU]
    1:2:3: ASSIGNW 0x55b3a9f689d0 <e49179> {c402} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: AND 0x55b3a9f68a90 <e49177> {c402} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b3aa02b2a0 <e59595#> {c402} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9f68b50 <e59590#> {c402} @dt=0x55b3a9de9030@(G/wu32/1)  clk [RV] <- VAR 0x55b3a9c0f260 <e19392> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:3:1:2: CCAST 0x55b3aa02b440 <e59604#> {c402} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9f68c70 <e59599#> {c402} @dt=0x55b3a9de9030@(G/wu32/1)  clk_enable [RV] <- VAR 0x55b3a9c0ffe0 <e19415> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:3:2: VARREF 0x55b3a9f68d90 <e49178> {c402} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__internal_clk [LV] => VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3: ASSIGNW 0x55b3a9f680a0 <e44786> {c137} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: VARREF 0x55b3a9f68160 <e17232> {c137} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x55b3a9cba0a0 <e17210> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3:2: VARREF 0x55b3a9f68280 <e17233> {c137} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [LV] => VAR 0x55b3a9c115a0 <e19451> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x55b3a9f683a0 <e49182> {c138} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: VARREF 0x55b3a9f68460 <e49180> {c138} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x55b3a9cb97a0 <e17204> {c102} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3:2: VARREF 0x55b3a9f68580 <e49181> {c138} @dt=0x55b3a9de9030@(G/wu32/1)  data_write [LV] => VAR 0x55b3a9c10e60 <e19439> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x55b3a9f77c10 <e44790> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9f77cd0 <e18409> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CCAST 0x55b3aa02b5e0 <e59613#> {k13} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9f77d90 <e59608#> {k13} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x55b3a9cba520 <e17213> {c115} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3:1:2: VARREF 0x55b3a9f77eb0 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x55b3a9cbae20 <e17219> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:3:1:3: VARREF 0x55b3a9f77fd0 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x55b3a9cbaca0 <e17218> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3:2: VARREF 0x55b3a9f780f0 <e18410> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [LV] => VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3: ASSIGNW 0x55b3a9f67da0 <e44792> {c136} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: VARREF 0x55b3a9f67e60 <e17229> {c136} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2: VARREF 0x55b3a9f67f80 <e17230> {c136} @dt=0x55b3a99ffb00@(G/w32)  data_address [LV] => VAR 0x55b3a9c10ac0 <e19433> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x55b3a9f686a0 <e44794> {c142} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: VARREF 0x55b3a9f68760 <e17241> {c142} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x55b3a9f688b0 <e17242> {c142} @dt=0x55b3a99ffb00@(G/w32)  instr_address [LV] => VAR 0x55b3a9c10380 <e19421> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x55b3a9eea590 <e44796> {o6} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: OR 0x55b3a9ffa960 <e53535> {o6} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: AND 0x55b3a9deefb0 <e57553> {o6} @dt=0x55b3a9fbd440@(G/wu32/16)
    1:2:3:1:1:1: CONST 0x55b3aa016df0 <e57561> {o6} @dt=0x55b3a99ffb00@(G/w32)  32'hffff0000
    1:2:3:1:1:2: SHIFTL 0x55b3aa016bc0 <e57552> {o6} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1:2:1: NEGATE 0x55b3a9ffa310 <e57549> {o6} @dt=0x55b3a9fbd440@(G/wu32/16)
    1:2:3:1:1:2:1:1: CCAST 0x55b3aa02b780 <e59622#> {o6} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1:1: AND 0x55b3a9de6ce0 <e59617#> {o6} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:2:1:1:1:1: CONST 0x55b3a9debc50 <e49197> {o6} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:1:2:1:1:1:2: SHIFTR 0x55b3a9ffa170 <e53484> {o6} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:2:1:1:1:2:1: VARREF 0x55b3a9eea8a0 <e53475> {c65} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:1:1:2:2: CONST 0x55b3a9eea9f0 <e53476> {o6} @dt=0x55b3a99ffb00@(G/w32)  32'hf
    1:2:3:1:1:2:2: CONST 0x55b3a9ffa570 <e57550> {o6} @dt=0x55b3a99ffb00@(G/w32)  32'h10
    1:2:3:1:2: AND 0x55b3a9def070 <e53532> {c65} @dt=0x55b3a9fbd440@(G/wu32/16)
    1:2:3:1:2:1: CONST 0x55b3a9dea980 <e49228> {c65} @dt=0x55b3a99ffb00@(G/w32)  32'hffff
    1:2:3:1:2:2: VARREF 0x55b3a9eeaf10 <e57569> {c65} @dt=0x55b3a9fbd440@(G/wu32/16)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x55b3a9eeb340 <e18609> {o6} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [LV] => VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3: ASSIGNW 0x55b3a9f68ee0 <e44798> {n21} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9f68fa0 <e18552> {n21} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CCAST 0x55b3aa02b920 <e59631#> {n21} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9f69060 <e59626#> {n21} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x55b3a9cb2000 <e17074> {c29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3:1:2: VARREF 0x55b3a9f691b0 <e18550> {n21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55b3a9cc12e0 <e18490> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:3:1:3: COND 0x55b3a9f692d0 <e39834> {n19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:3:1: NEQ 0x55b3a9f69390 <e49240> {n19} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0x55b3a9f69450 <e49237> {n19} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:3:1:2: AND 0x55b3a9dea640 <e49253> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:1:2:1: CONST 0x55b3a9deaec0 <e49249> {c57} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:3:1:2:2: SHIFTR 0x55b3a9ffaa20 <e53550> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:1:2:2:1: VARREF 0x55b3a9f69690 <e53541> {c57} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:1:2:2:2: CONST 0x55b3a9f697e0 <e53542> {c57} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:1:3:2: ARRAYSEL 0x55b3a9f69ac0 <e18507> {n19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:3:2:1: VARREF 0x55b3a9f69b80 <e13193> {n19} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:1:3:2:2: AND 0x55b3a9dea700 <e49268> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:2:2:1: CONST 0x55b3a9fcbf30 <e49264> {c57} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:3:2:2:2: SHIFTR 0x55b3a9ffabc0 <e53566> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:2:2:2:1: VARREF 0x55b3a9f69d70 <e53557> {c57} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2:2:2: CONST 0x55b3a9f69ec0 <e53558> {c57} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:1:3:3: CONST 0x55b3a9f6a1a0 <e18517> {n19} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x55b3a9f6a310 <e18553> {n21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [LV] => VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: ASSIGNW 0x55b3a9f6a430 <e44800> {n22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9f6a4f0 <e18558> {n22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CCAST 0x55b3aa02bac0 <e59640#> {n22} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9f6a5b0 <e59635#> {n22} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x55b3a9cb2000 <e17074> {c29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3:1:2: VARREF 0x55b3a9f6a700 <e18556> {n22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55b3a9cc1160 <e18489> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3:1:3: COND 0x55b3a9f6a820 <e39843> {n20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:3:1: NEQ 0x55b3a9f6a8e0 <e49273> {n20} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0x55b3a9f6a9a0 <e49270> {n20} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:3:1:2: AND 0x55b3a9fcc850 <e49286> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:1:2:1: CONST 0x55b3a9fbba40 <e49282> {c60} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:3:1:2:2: SHIFTR 0x55b3a9ffad60 <e53582> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:1:2:2:1: VARREF 0x55b3a9f6abe0 <e53573> {c60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:1:2:2:2: CONST 0x55b3a9f6ad30 <e53574> {c60} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:1:3:2: ARRAYSEL 0x55b3a9f6b010 <e18535> {n20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:3:2:1: VARREF 0x55b3a9f6b0d0 <e13234> {n20} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:1:3:2:2: AND 0x55b3a9de81d0 <e49301> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:2:2:1: CONST 0x55b3a9fcc910 <e49297> {c60} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:3:2:2:2: SHIFTR 0x55b3a9ffaf00 <e53598> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:2:2:2:1: VARREF 0x55b3a9f6b2c0 <e53589> {c60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2:2:2: CONST 0x55b3a9f6b410 <e53590> {c60} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:1:3:3: CONST 0x55b3a9f6b6f0 <e18545> {n20} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x55b3a9f6b860 <e18559> {n22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [LV] => VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: ASSIGNW 0x55b3a9eeb490 <e49307> {k13} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1: COND 0x55b3a9eeb550 <e49305> {k13} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1: CCAST 0x55b3aa02bc60 <e59649#> {k13} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9eeb610 <e59644#> {k13} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x55b3a9cb7520 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3:1:2: CCAST 0x55b3aa02be00 <e59658#> {k13} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9eeb770 <e59653#> {k13} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x55b3a9cb9020 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3:1:3: CCAST 0x55b3aa02bfa0 <e59667#> {k13} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:3:1: VARREF 0x55b3a9eeb8c0 <e59662#> {k13} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:2: VARREF 0x55b3a9eeba10 <e49306> {k13} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_execute [LV] => VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3: COMMENT 0x55b3a9f80d70 <e45224> {i28}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9f79d20 <e49335> {i31} @dt=0x55b3a9de8290@(G/wu32/2)
    1:2:3:1: COND 0x55b3a9f79de0 <e49333> {i31} @dt=0x55b3a9de8290@(G/wu32/2)
    1:2:3:1:1: AND 0x55b3a9f79ea0 <e49316> {i30} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55b3a9f79f60 <e49314> {i30} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55b3a9f7a020 <e49310> {i30} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55b3a9f7a0e0 <e49308> {i30} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: CCAST 0x55b3aa02c140 <e59676#> {i30} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:1:1:2:1: VARREF 0x55b3a9f7a250 <e59671#> {i30} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:1:1:2: EQ 0x55b3a9f7a370 <e49313> {i30} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:2:1: CCAST 0x55b3aa02c2e0 <e59685#> {i30} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1:1: VARREF 0x55b3a9f7a430 <e59680#> {i30} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:1:1:2:2: CCAST 0x55b3aa02c480 <e59694#> {i30} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55b3a9f7a550 <e59689#> {i30} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55b3aa02c620 <e59703#> {i30} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b3a9f7a670 <e59698#> {i30} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x55b3a9f7a790 <e49320> {i31} @dt=0x55b3a9de8290@(G/wu32/2)  2'h2
    1:2:3:1:3: COND 0x55b3a9f7a900 <e49332> {i33} @dt=0x55b3a9de8290@(G/wu32/2)
    1:2:3:1:3:1: AND 0x55b3a9f7a9c0 <e49329> {i32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1: AND 0x55b3a9f7aa80 <e49327> {i32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1:1: NEQ 0x55b3a9f7ab40 <e49323> {i32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1:1:1: CONST 0x55b3a9f7ac00 <e49321> {i32} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:3:1:1:1:2: CCAST 0x55b3aa02c7c0 <e59712#> {i32} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:3:1:1:1:2:1: VARREF 0x55b3a9f7ad70 <e59707#> {i32} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:3:1:1:2: EQ 0x55b3a9f7ae90 <e49326> {i32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1:2:1: CCAST 0x55b3aa02c960 <e59721#> {i32} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:3:1:1:2:1:1: VARREF 0x55b3a9f7af50 <e59716#> {i32} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:3:1:1:2:2: CCAST 0x55b3aa02cb00 <e59730#> {i32} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:3:1:1:2:2:1: VARREF 0x55b3a9f7b070 <e59725#> {i32} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:1:3:1:2: CCAST 0x55b3aa02cca0 <e59739#> {i32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55b3a9f7b190 <e59734#> {i32} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:1:3:2: CONST 0x55b3a9f7b2b0 <e49330> {i33} @dt=0x55b3a9de8290@(G/wu32/2)  2'h1
    1:2:3:1:3:3: CONST 0x55b3a9f7b420 <e49331> {i35} @dt=0x55b3a9de8290@(G/wu32/2)  2'h0
    1:2:3:2: VARREF 0x55b3a9f7b590 <e49334> {i31} @dt=0x55b3a9de8290@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [LV] => VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3: COMMENT 0x55b3a9fbf760 <e45232> {i28}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9f782d0 <e49360> {i39} @dt=0x55b3a9de8290@(G/wu32/2)
    1:2:3:1: COND 0x55b3a9f78390 <e49358> {i39} @dt=0x55b3a9de8290@(G/wu32/2)
    1:2:3:1:1: AND 0x55b3a9f78450 <e49344> {i38} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55b3a9f78510 <e49342> {i38} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55b3a9f785d0 <e49338> {i38} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55b3a9f78690 <e49336> {i38} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: CCAST 0x55b3aa02ce40 <e59748#> {i38} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:1:1:2:1: VARREF 0x55b3a9f78800 <e59743#> {i38} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:1:2: EQ 0x55b3a9f78920 <e49341> {i38} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:2:1: CCAST 0x55b3aa02cfe0 <e59757#> {i38} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1:1: VARREF 0x55b3a9f789e0 <e59752#> {i38} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:1:2:2: CCAST 0x55b3aa02d180 <e59766#> {i38} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55b3a9f78b00 <e59761#> {i38} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55b3aa02d320 <e59775#> {i38} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b3a9f78c20 <e59770#> {i38} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x55b3a9f78d40 <e49345> {i39} @dt=0x55b3a9de8290@(G/wu32/2)  2'h2
    1:2:3:1:3: COND 0x55b3a9f78eb0 <e49357> {i41} @dt=0x55b3a9de8290@(G/wu32/2)
    1:2:3:1:3:1: AND 0x55b3a9f78f70 <e49354> {i40} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1: AND 0x55b3a9f79030 <e49352> {i40} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1:1: NEQ 0x55b3a9f790f0 <e49348> {i40} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1:1:1: CONST 0x55b3a9f791b0 <e49346> {i40} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:3:1:1:1:2: CCAST 0x55b3aa02d4c0 <e59784#> {i40} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:3:1:1:1:2:1: VARREF 0x55b3a9f79320 <e59779#> {i40} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:3:1:1:2: EQ 0x55b3a9f79440 <e49351> {i40} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1:2:1: CCAST 0x55b3aa02d660 <e59793#> {i40} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:3:1:1:2:1:1: VARREF 0x55b3a9f79500 <e59788#> {i40} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:3:1:1:2:2: CCAST 0x55b3aa02d800 <e59802#> {i40} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:3:1:1:2:2:1: VARREF 0x55b3a9f79620 <e59797#> {i40} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:1:3:1:2: CCAST 0x55b3aa02d9a0 <e59811#> {i40} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55b3a9f79740 <e59806#> {i40} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:1:3:2: CONST 0x55b3a9f79860 <e49355> {i41} @dt=0x55b3a9de8290@(G/wu32/2)  2'h1
    1:2:3:1:3:3: CONST 0x55b3a9f799d0 <e49356> {i43} @dt=0x55b3a9de8290@(G/wu32/2)  2'h0
    1:2:3:2: VARREF 0x55b3a9f79b40 <e49359> {i39} @dt=0x55b3a9de8290@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [LV] => VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3: COMMENT 0x55b3a9fbf840 <e45240> {g20}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9f6c710 <e49367> {g21} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:1: AND 0x55b3a9deb3f0 <e49380> {g21} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:1:1: CONST 0x55b3a9deb1a0 <e49376> {g21} @dt=0x55b3a99ffb00@(G/w32)  32'h3f
    1:2:3:1:2: SHIFTR 0x55b3a9ffb0a0 <e53614> {g21} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:1:2:1: VARREF 0x55b3a9f6c8a0 <e53605> {g21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x55b3a9f6c9f0 <e53606> {g21} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h1a
    1:2:3:2: VARREF 0x55b3a9f6ccd0 <e49366> {g21} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [LV] => VAR 0x55b3a9ccf690 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3: ASSIGN 0x55b3a9f6ce20 <e49384> {g23} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:1: AND 0x55b3a9de7ca0 <e49397> {g23} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:1:1: CONST 0x55b3a9de7a50 <e49393> {g23} @dt=0x55b3a99ffb00@(G/w32)  32'h3f
    1:2:3:1:2: VARREF 0x55b3a9f6cfb0 <e57576> {g23} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x55b3a9f6d3e0 <e49383> {g23} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [LV] => VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3: IF 0x55b3a9f6d530 <e33576> {g25}
    1:2:3:1: EQ 0x55b3a9f6d600 <e49403> {g25} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:1: CONST 0x55b3a9f6d6c0 <e49398> {g25} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h0
    1:2:3:1:2: CCAST 0x55b3aa02db40 <e59820#> {g24} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9f6d830 <e59815#> {g24} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x55b3a9ccf690 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2: ASSIGN 0x55b3a9f6d980 <e49406> {g26} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9f6da40 <e49404> {g26} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:2:2: VARREF 0x55b3a9f6dbb0 <e49405> {g26} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2: ASSIGN 0x55b3a9f6dd00 <e49409> {g27} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9f6ddc0 <e49407> {g27} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55b3a9f6df30 <e49408> {g27} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2: ASSIGN 0x55b3a9f6e050 <e49412> {g28} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9f6e110 <e49410> {g28} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55b3a9f6e280 <e49411> {g28} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2: ASSIGN 0x55b3a9f6e3d0 <e49415> {g29} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9f6e490 <e49413> {g29} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55b3a9f6e600 <e49414> {g29} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2: ASSIGN 0x55b3a9f6e750 <e49418> {g30} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9f6e810 <e49416> {g30} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:2:2: VARREF 0x55b3a9f6e980 <e49417> {g30} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2: ASSIGN 0x55b3a9f6eaa0 <e49421> {g31} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9f6eb60 <e49419> {g31} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55b3a9f6ecd0 <e49420> {g31} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2: ASSIGN 0x55b3a9f6ee20 <e49438> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: OR 0x55b3a9f6eee0 <e49436> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1: OR 0x55b3a9f6efa0 <e49432> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1: OR 0x55b3a9f6f060 <e49428> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1: EQ 0x55b3a9f6f120 <e49424> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x55b3a9f6f1e0 <e49422> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h18
    1:2:3:2:1:1:1:1:2: CCAST 0x55b3aa02dce0 <e59829#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:1:1:1:2:1: VARREF 0x55b3a9f6f350 <e59824#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:1:1:1:2: EQ 0x55b3a9f6f4a0 <e49427> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:2:1: CONST 0x55b3a9f6f560 <e49425> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h19
    1:2:3:2:1:1:1:2:2: CCAST 0x55b3aa02de80 <e59838#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:1:1:2:2:1: VARREF 0x55b3a9f6f6d0 <e59833#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:1:1:2: EQ 0x55b3a9f6f820 <e49431> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:2:1: CONST 0x55b3a9f6f8e0 <e49429> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h1a
    1:2:3:2:1:1:2:2: CCAST 0x55b3aa02e020 <e59847#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:1:2:2:1: VARREF 0x55b3a9f6fa50 <e59842#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:1:2: EQ 0x55b3a9f6fba0 <e49435> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:2:1: CONST 0x55b3a9f6fc60 <e49433> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h1b
    1:2:3:2:1:2:2: CCAST 0x55b3aa02e1c0 <e59856#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:2:2:1: VARREF 0x55b3a9f6fdd0 <e59851#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:2: VARREF 0x55b3a9f6ff20 <e49437> {g32} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2: ASSIGN 0x55b3a9f70040 <e49441> {g33} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:2:1: VARREF 0x55b3a9f70100 <e49439> {g33} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:2: VARREF 0x55b3a9f70250 <e49440> {g33} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3: IF 0x55b3a9f703a0 <e33589> {g49}
    1:2:3:3:1: EQ 0x55b3a9f70470 <e49444> {g49} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:3:1:1: CONST 0x55b3a9f70530 <e49442> {g49} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h9
    1:2:3:3:1:2: CCAST 0x55b3aa02e360 <e59865#> {g24} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55b3a9f706a0 <e59860#> {g24} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x55b3a9ccf690 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:2: ASSIGN 0x55b3a9f707f0 <e49447> {g50} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55b3a9f708b0 <e49445> {g50} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:3:2:2: VARREF 0x55b3a9f70a20 <e49446> {g50} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55b3a9f70b70 <e49450> {g51} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55b3a9f70c30 <e49448> {g51} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55b3a9f70da0 <e49449> {g51} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:2: ASSIGN 0x55b3a9f70ec0 <e49453> {g52} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55b3a9f70f80 <e49451> {g52} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55b3a9f710f0 <e49452> {g52} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55b3a9f71240 <e49456> {g53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55b3a9f71300 <e49454> {g53} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:3:2:2: VARREF 0x55b3a9f71470 <e49455> {g53} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:2: ASSIGN 0x55b3a9f715c0 <e49459> {g54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55b3a9f71680 <e49457> {g54} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55b3a9f717f0 <e49458> {g54} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:2: ASSIGN 0x55b3a9f71910 <e49462> {g55} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55b3a9f719d0 <e49460> {g55} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55b3a9f71b40 <e49461> {g55} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:2: ASSIGN 0x55b3a9f71c90 <e49465> {g56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55b3a9f71d50 <e49463> {g56} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55b3a9f71ec0 <e49464> {g56} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55b3a9f71fe0 <e49468> {g57} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:3:2:1: CONST 0x55b3a9f720a0 <e49466> {g57} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h21
    1:2:3:3:2:2: VARREF 0x55b3a9f72210 <e49467> {g57} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3: IF 0x55b3a9f72360 <e33602> {g66}
    1:2:3:3:3:1: EQ 0x55b3a9f72430 <e49471> {g66} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:3:3:1:1: CONST 0x55b3a9f724f0 <e49469> {g66} @dt=0x55b3a9de83c0@(G/wu32/6)  6'hf
    1:2:3:3:3:1:2: CCAST 0x55b3aa02e500 <e59874#> {g24} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:1: VARREF 0x55b3a9f72660 <e59869#> {g24} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x55b3a9ccf690 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9f727b0 <e49474> {g67} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55b3a9f72870 <e49472> {g67} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2: VARREF 0x55b3a9f729e0 <e49473> {g67} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9f72b30 <e49477> {g68} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55b3a9f72bf0 <e49475> {g68} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2: VARREF 0x55b3a9f72d60 <e49476> {g68} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9f72ec0 <e49480> {g69} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55b3a9f72f80 <e49478> {g69} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2: VARREF 0x55b3a9f730f0 <e49479> {g69} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9f73240 <e49483> {g70} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55b3a9f73300 <e49481> {g70} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2: VARREF 0x55b3a9f73470 <e49482> {g70} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9f735c0 <e49486> {g71} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55b3a9f73680 <e49484> {g71} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2: VARREF 0x55b3a9f737f0 <e49485> {g71} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9f73950 <e49489> {g72} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55b3a9f73a10 <e49487> {g72} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2: VARREF 0x55b3a9f73b80 <e49488> {g72} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9f73cd0 <e49492> {g73} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55b3a9f73d90 <e49490> {g73} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2: VARREF 0x55b3a9f73f00 <e49491> {g73} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9f74060 <e49495> {g74} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:3:3:2:1: CONST 0x55b3a9f74120 <e49493> {g74} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h3f
    1:2:3:3:3:2:2: VARREF 0x55b3a9f74290 <e49494> {g74} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9ee5b70 <e49498> {g89} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:3:1: CONST 0x55b3a9ee5c30 <e49496> {g89} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9ee5da0 <e49497> {g89} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9ee5ef0 <e49501> {g90} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:3:1: CONST 0x55b3a9ee5fb0 <e49499> {g90} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9ee6120 <e49500> {g90} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9ee6280 <e49504> {g91} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:3:1: CONST 0x55b3a9ee6340 <e49502> {g91} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9ee64b0 <e49503> {g91} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9ee6600 <e49507> {g92} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:3:1: CONST 0x55b3a9ee66c0 <e49505> {g92} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9ee6830 <e49506> {g92} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9ee6980 <e49510> {g93} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:3:1: CONST 0x55b3a9ee6a40 <e49508> {g93} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9ee6bb0 <e49509> {g93} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9ee6d10 <e49513> {g94} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:3:1: CONST 0x55b3a9ee6dd0 <e49511> {g94} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9ee6f40 <e49512> {g94} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9ee7090 <e49516> {g95} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:3:1: CONST 0x55b3a9ee7150 <e49514> {g95} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9ee72c0 <e49515> {g95} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9ee7420 <e49519> {g96} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:3:3:3:1: CONST 0x55b3a9ee74e0 <e49517> {g96} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9ee7650 <e49518> {g96} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3: COMMENT 0x55b3a9fceb40 <e45248> {l15}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9eebc20 <e45250> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9eebce0 <e32165> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: AND 0x55b3aa017290 <e57610> {l16} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1:1: CONST 0x55b3aa017040 <e57602> {l16} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:1:1:2: CCAST 0x55b3aa02e6a0 <e59883#> {l16} @dt=0x55b3a9de8290@(G/wu32/2) sz32
    1:2:3:1:1:2:1: VARREF 0x55b3a9eebe70 <e59878#> {l16} @dt=0x55b3a9de8290@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:2: COND 0x55b3a9eec2a0 <e32162> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:2:1: AND 0x55b3a9fcc460 <e49536> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x55b3a9de6930 <e49532> {l16} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2:1:2: CCAST 0x55b3aa02e840 <e59893#> {l16} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55b3a9eec430 <e59887#> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:2:2: VARREF 0x55b3a9eec860 <e32123> {l20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55b3a9cbab20 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3:1:2:3: VARREF 0x55b3a9eec9b0 <e32124> {l19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x55b3a9eecb00 <e32163> {l18} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:3:1: AND 0x55b3a9de9530 <e49551> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x55b3a9fcc520 <e49547> {l16} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:3:1:2: CCAST 0x55b3aa02e9e0 <e59903#> {l16} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55b3a9eecc90 <e59897#> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:3:2: VARREF 0x55b3a9eed0c0 <e32146> {l18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:1:3:3: VARREF 0x55b3a9eed210 <e32147> {l17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x55b3a9cb8120 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3:2: VARREF 0x55b3a9eed370 <e18444> {l20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: COMMENT 0x55b3a9fcec20 <e45256> {l15}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9eed580 <e45258> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9eed640 <e32234> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: AND 0x55b3aa017680 <e57646> {l16} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1:1: CONST 0x55b3aa017430 <e57638> {l16} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:1:1:2: CCAST 0x55b3aa02eb80 <e59912#> {l16} @dt=0x55b3a9de8290@(G/wu32/2) sz32
    1:2:3:1:1:2:1: VARREF 0x55b3a9eed7d0 <e59907#> {l16} @dt=0x55b3a9de8290@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:2: COND 0x55b3a9eedc00 <e32231> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:2:1: AND 0x55b3a9fa8140 <e49581> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x55b3a9fa7ef0 <e49577> {l16} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2:1:2: CCAST 0x55b3aa02ed20 <e59922#> {l16} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55b3a9eedd90 <e59916#> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:2:2: VARREF 0x55b3a9eee1c0 <e32192> {l20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55b3a9cba9a0 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3:1:2:3: VARREF 0x55b3a9eee310 <e32193> {l19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x55b3a9eee460 <e32232> {l18} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:3:1: AND 0x55b3a9de44b0 <e49596> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x55b3a9de4260 <e49592> {l16} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:3:1:2: CCAST 0x55b3aa02eec0 <e59932#> {l16} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55b3a9eee5f0 <e59926#> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:3:2: VARREF 0x55b3a9eeea20 <e32215> {l18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:1:3:3: VARREF 0x55b3a9eeeb70 <e32216> {l17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x55b3a9cb82a0 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3:2: VARREF 0x55b3a9eeecd0 <e18444> {l20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3: COMMENT 0x55b3a9fbb0d0 <e45264> {i28}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9f7b770 <e49648> {i48} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: AND 0x55b3a9f7b830 <e49646> {i48} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: OR 0x55b3a9f7b8f0 <e49644> {i48} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: EQ 0x55b3a9f7b9b0 <e49613> {i48} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x55b3a9fce180 <e49626> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:1:1:1: CONST 0x55b3a9de64b0 <e49622> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2: SHIFTR 0x55b3a9ffbda0 <e53748> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: VARREF 0x55b3a9f7bb40 <e53739> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2: CONST 0x55b3a9f7bc60 <e53740> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: CCAST 0x55b3aa02f060 <e59941#> {i48} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55b3a9f7bf40 <e59936#> {i48} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:2: EQ 0x55b3a9f7c060 <e49630> {i48} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:2:1: AND 0x55b3a9fb07c0 <e49643> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:2:1:1: CONST 0x55b3a9fce240 <e49639> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2: SHIFTR 0x55b3a9ffbf40 <e53764> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: VARREF 0x55b3a9f7c1f0 <e53755> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2: CONST 0x55b3a9f7c310 <e53756> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:1:1:2:2: CCAST 0x55b3aa02f200 <e59950#> {i48} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:2:2:1: VARREF 0x55b3a9f7c5f0 <e59945#> {i48} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:2: CCAST 0x55b3aa02f3a0 <e59959#> {i48} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9f7c710 <e59954#> {i48} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x55b3a9f7c830 <e49647> {i48} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: ASSIGN 0x55b3a9f7c950 <e49729> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: OR 0x55b3a9f7ca10 <e49727> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: AND 0x55b3a9f7cad0 <e49687> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55b3a9f7cb90 <e49651> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55b3aa02f540 <e59968#> {i56} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55b3a9f7cc50 <e59963#> {i56} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:1:1:2: CCAST 0x55b3aa02f6e0 <e59977#> {i56} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55b3a9f7cd70 <e59972#> {i56} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3:1:1:2: OR 0x55b3a9f7ce90 <e49686> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:2:1: EQ 0x55b3a9f7cf50 <e49655> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:2:1:1: CCAST 0x55b3aa02f880 <e59986#> {i56} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:2:1:1:1: VARREF 0x55b3a9f7d010 <e59981#> {i56} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:1:1:2:1:2: AND 0x55b3a9fb0ad0 <e49668> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: CONST 0x55b3a9fb0880 <e49664> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2:2: SHIFTR 0x55b3a9ffc0e0 <e53780> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:2:1:2:2:1: VARREF 0x55b3a9f7d200 <e53771> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2:2: CONST 0x55b3a9f7d320 <e53772> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:1:1:2:2: EQ 0x55b3a9f7d600 <e49672> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:2:2:1: CCAST 0x55b3aa02fa20 <e59995#> {i56} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:2:2:1:1: VARREF 0x55b3a9f7d6c0 <e59990#> {i56} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:1:1:2:2:2: AND 0x55b3a9fac300 <e49685> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:2:2:2:1: CONST 0x55b3a9fac0b0 <e49681> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:1:2:2:2:2: SHIFTR 0x55b3a9ffc280 <e53796> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:2:2:2:2:1: VARREF 0x55b3a9f7d8b0 <e53787> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:2:2:2:2: CONST 0x55b3a9f7d9d0 <e53788> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:1:2: AND 0x55b3a9f7dcb0 <e49726> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b3a9f7dd70 <e49690> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b3aa02fbc0 <e60004#> {i56} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b3a9f7de30 <e59999#> {i56} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:2:1:2: CCAST 0x55b3aa02fd60 <e60013#> {i56} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55b3a9f7df50 <e60008#> {i56} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55b3a9cb9620 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3:1:2:2: OR 0x55b3a9f7e070 <e49725> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1: EQ 0x55b3a9f7e130 <e49694> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1:1: CCAST 0x55b3aa02ff00 <e60022#> {i56} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:2:2:1:1:1: VARREF 0x55b3a9f7e1f0 <e60017#> {i56} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: AND 0x55b3a9deb800 <e49707> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:1:2:1: CONST 0x55b3a9deb5b0 <e49703> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:2:2:1:2:2: SHIFTR 0x55b3a9ffc420 <e53812> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:1:2:2:1: VARREF 0x55b3a9f7e3e0 <e53803> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:2:2:2: CONST 0x55b3a9f7e500 <e53804> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:1:2:2:2: EQ 0x55b3a9f7e7e0 <e49711> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:2:1: CCAST 0x55b3aa0300a0 <e60031#> {i56} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:2:2:2:1:1: VARREF 0x55b3a9f7e8a0 <e60026#> {i56} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:2:2: AND 0x55b3a9fc0f50 <e49724> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:2:2:1: CONST 0x55b3a9fc0d00 <e49720> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:2: SHIFTR 0x55b3a9ffc5c0 <e53828> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:2:2:2:1: VARREF 0x55b3a9f7ea90 <e53819> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2: CONST 0x55b3a9f7ebb0 <e53820> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55b3a9f7ee90 <e49728> {i56} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: ASSIGN 0x55b3a9f7efb0 <e49734> {i59} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: OR 0x55b3a9f7f070 <e49732> {i59} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b3aa030240 <e60040#> {i59} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9f7f130 <e60035#> {i59} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: CCAST 0x55b3aa0303e0 <e60049#> {i59} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9f7f250 <e60044#> {i59} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x55b3a9f7f370 <e49733> {i59} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__stall_fetch [LV] => VAR 0x55b3a9cbafa0 <e17220> {c126} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3: ASSIGN 0x55b3a9f7f490 <e49739> {i60} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: OR 0x55b3a9f7f550 <e49737> {i60} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b3aa030580 <e60058#> {i60} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9f7f610 <e60053#> {i60} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: CCAST 0x55b3aa030720 <e60067#> {i60} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9f7f730 <e60062#> {i60} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x55b3a9f7f850 <e49738> {i60} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__stall_decode [LV] => VAR 0x55b3a9cbb120 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3: ASSIGN 0x55b3a9f7f970 <e49744> {i61} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: OR 0x55b3a9f7fa30 <e49742> {i61} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b3aa0308c0 <e60076#> {i61} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9f7faf0 <e60071#> {i61} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: CCAST 0x55b3aa030a60 <e60085#> {i61} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9f7fc10 <e60080#> {i61} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x55b3a9f7fd30 <e49743> {i61} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [LV] => VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3: ASSIGNW 0x55b3a9ee77a0 <e49823> {f8} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: AND 0x55b3a9ee7860 <e49821> {f8} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b3aa030c00 <e60094#> {f8} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9ee7920 <e60089#> {f8} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:2: EQ 0x55b3a9ee7a70 <e49820> {h8} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1: COND 0x55b3a9ee7b30 <e39950> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:2:1:1: AND 0x55b3a9ee7bf0 <e49782> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1:1:1: AND 0x55b3a9ee7cb0 <e49780> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: NEQ 0x55b3a9ee7d70 <e49749> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1:1:1:1:1: CONST 0x55b3a9ee7e30 <e49746> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:2:1:1:1:1:2: AND 0x55b3a9deb8c0 <e49762> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:1:1:1:1:2:1: CONST 0x55b3a9fc1010 <e49758> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:2:1:1:1:1:2:2: SHIFTR 0x55b3a9ffc760 <e53844> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:1:1:1:1:2:2:1: VARREF 0x55b3a9ee8070 <e53835> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:1:1:1:1:2:2:2: CONST 0x55b3a9ee81c0 <e53836> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:1:2:1:1:1:2: EQ 0x55b3a9ee84a0 <e49766> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1:1:1:2:1: AND 0x55b3a9fa85e0 <e49779> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:1:1:1:2:1:1: CONST 0x55b3a9fa8390 <e49775> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:2:1:1:1:2:1:2: SHIFTR 0x55b3a9ffc900 <e53860> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:1:1:1:2:1:2:1: VARREF 0x55b3a9ee8630 <e53851> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:1:1:1:2:1:2:2: CONST 0x55b3a9ee8780 <e53852> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:1:2:1:1:1:2:2: CCAST 0x55b3aa030da0 <e60103#> {i53} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:2:1:1:1:2:2:1: VARREF 0x55b3a9ee8a60 <e60098#> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:1:1:2: CCAST 0x55b3aa030f40 <e60112#> {i53} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1: VARREF 0x55b3a9ee8bb0 <e60107#> {i53} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2:1:2: VARREF 0x55b3a9ee8d00 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:2:1:3: VARREF 0x55b3a9ee8e50 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3:1:2:2: COND 0x55b3a9ee8fb0 <e40000> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:2:2:1: AND 0x55b3a9ee9070 <e49819> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1:1: AND 0x55b3a9ee9130 <e49817> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: NEQ 0x55b3a9ee91f0 <e49786> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: CONST 0x55b3a9ee92b0 <e49783> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:2:2:1:1:1:2: AND 0x55b3a9de88a0 <e49799> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:1:1:1:2:1: CONST 0x55b3a9fa86a0 <e49795> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:2:2:1:1:1:2:2: SHIFTR 0x55b3a9ffcaa0 <e53876> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:1:1:1:2:2:1: VARREF 0x55b3a9ee94f0 <e53867> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:1:1:2:2:2: CONST 0x55b3a9ee9640 <e53868> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:1:2:2:1:1:2: EQ 0x55b3a9ee9920 <e49803> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1: AND 0x55b3a9de8bb0 <e49816> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:1:1:2:1:1: CONST 0x55b3a9de8960 <e49812> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:2:2:1:1:2:1:2: SHIFTR 0x55b3a9ffcc40 <e53892> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:1:1:2:1:2:1: VARREF 0x55b3a9ee9ab0 <e53883> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:1:2:1:2:2: CONST 0x55b3a9ee9c00 <e53884> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:1:2:2:1:1:2:2: CCAST 0x55b3aa0310e0 <e60121#> {i54} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:2:2:1:1:2:2:1: VARREF 0x55b3a9ee9ee0 <e60116#> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: CCAST 0x55b3aa031280 <e60130#> {i54} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x55b3a9eea030 <e60125#> {i54} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2:2:2: VARREF 0x55b3a9eea180 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3: VARREF 0x55b3a9eea2d0 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x55b3a9eea430 <e49822> {f8} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [LV] => VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3: ASSIGNW 0x55b3a9eeee20 <e44818> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9eeeee0 <e18409> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CCAST 0x55b3aa031420 <e60139#> {k13} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9eeefa0 <e60134#> {k13} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x55b3a9cb7b20 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3:1:2: VARREF 0x55b3a9eef0f0 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x55b3a9cb91a0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3:1:3: VARREF 0x55b3a9eef240 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3:2: VARREF 0x55b3a9eef390 <e18410> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [LV] => VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: ASSIGNW 0x55b3a9f6b980 <e44820> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9f6ba40 <e18409> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CCAST 0x55b3aa0315c0 <e60148#> {k13} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9f6bb00 <e60143#> {k13} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:1:2: ADD 0x55b3a9f6bc20 <e39876> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:2:1: SHIFTL 0x55b3a9f6bce0 <e57667> {j10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:2:1:1: VARREF 0x55b3a9f6bda0 <e18365> {j10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:1:2:1:2: CONST 0x55b3a9f6bef0 <e19530> {j10} @dt=0x55b3a9c02d00@(G/sw32)  32'sh2
    1:2:3:1:2:2: VARREF 0x55b3a9f6c060 <e17436> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3: ADD 0x55b3a9f6c180 <e38922> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:3:1: CCAST 0x55b3aa031760 <e60157#> {c169} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:1:3:1:1: CONST 0x55b3a9f6c240 <e60152#> {c169} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:1:3:2: VARREF 0x55b3a9f6c3b0 <e26157> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x55b3a9f6c500 <e18410> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime [LV] => VAR 0x55b3a9cb2180 <e17075> {c33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:3: COMMENT 0x55b3a9fbb1b0 <e45272> {e29}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9eef5a0 <e45274> {e30} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: CONST 0x55b3a9eef660 <e20483> {e30} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2: VARREF 0x55b3a9eef7d0 <e17591> {e30} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: IF 0x55b3a9eef920 <e33671> {e32}
    1:2:3:1: AND 0x55b3aa01cba0 <e58219> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CONST 0x55b3aa01c930 <e58211> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:3:1:2: CCAST 0x55b3aa031900 <e60166#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9eefac0 <e60161#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2: ASSIGN 0x55b3a9eefef0 <e33677> {e65} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: COND 0x55b3a9eeffb0 <e32609> {e65} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1: AND 0x55b3aa01a030 <e57928> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1:1: CONST 0x55b3aa019de0 <e57920> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h10
    1:2:3:2:1:1:2: CCAST 0x55b3aa031aa0 <e60175#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:1:2:1: VARREF 0x55b3a9ef0140 <e60170#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2: COND 0x55b3a9ef0570 <e32606> {e65} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:2:1: AND 0x55b3aa0184a0 <e57739> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:2:1:1: CONST 0x55b3aa018250 <e57731> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h8
    1:2:3:2:1:2:1:2: CCAST 0x55b3aa031c40 <e60184#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:2:1:2:1: VARREF 0x55b3a9ef0700 <e60179#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2: COND 0x55b3a9ef0b30 <e32337> {e65} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:2:2:1: AND 0x55b3aa0180b0 <e57717> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:2:2:1:1: CONST 0x55b3aa017e60 <e57709> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:2:1:2:2:1:2: CCAST 0x55b3aa031de0 <e60193#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:2:2:1:2:1: VARREF 0x55b3a9ef0cc0 <e60188#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:2: COND 0x55b3a9ef10f0 <e32321> {e65} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:2:2:2:1: AND 0x55b3aa017cc0 <e57695> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:2:2:2:1:1: CONST 0x55b3aa017a70 <e57687> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:2:1:2:2:2:1:2: CCAST 0x55b3aa031f80 <e60202#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:2:2:2:1:2:1: VARREF 0x55b3a9ef1280 <e60197#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:2:2: COND 0x55b3a9ef16b0 <e32305> {e65} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:2:2:2:2:1: AND 0x55b3a9de9eb0 <e49850> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:1:2:2:2:2:1:1: CONST 0x55b3a9de9c60 <e49846> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:2:1:2: CCAST 0x55b3aa032120 <e60212#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:2:2:2:2:1:2:1: VARREF 0x55b3a9ef1840 <e60206#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:2:2:2: VARREF 0x55b3a9ef1c70 <e32289> {e65} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:2:2:2:2:3: CONST 0x55b3a9ef1dc0 <e32290> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:2:2:2:3: CONST 0x55b3a9ef1f30 <e32306> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:2:2:3: CONST 0x55b3a9ef20a0 <e32322> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:2:3: CONST 0x55b3a9ef2210 <e32338> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:3: COND 0x55b3a9ef2380 <e32607> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:1: AND 0x55b3aa019c40 <e57906> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:1:1: CONST 0x55b3aa0199f0 <e57898> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h8
    1:2:3:2:1:3:1:2: CCAST 0x55b3aa0322c0 <e60221#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:3:1:2:1: VARREF 0x55b3a9ef2510 <e60216#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2: COND 0x55b3a9ef2940 <e32590> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:2:1: AND 0x55b3aa018c80 <e57790> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:2:1:1: CONST 0x55b3aa018a30 <e57782> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:2:1:3:2:1:2: CCAST 0x55b3aa032460 <e60230#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:3:2:1:2:1: VARREF 0x55b3a9ef2ad0 <e60225#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:2: CONST 0x55b3a9ef2f00 <e32413> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:3:2:3: COND 0x55b3a9ef3070 <e32414> {e64} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:2:3:1: AND 0x55b3aa018890 <e57768> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:2:3:1:1: CONST 0x55b3aa018640 <e57760> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:2:1:3:2:3:1:2: CCAST 0x55b3aa032600 <e60239#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:3:2:3:1:2:1: VARREF 0x55b3a9ef3200 <e60234#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:3:2: COND 0x55b3a9f53ad0 <e32397> {e64} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:2:3:2:1: AND 0x55b3a9deccb0 <e49912> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:1:3:2:3:2:1:1: CONST 0x55b3a9deca60 <e49908> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:1:2: CCAST 0x55b3aa0327a0 <e60249#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:3:2:3:2:1:2:1: VARREF 0x55b3a9f53c60 <e60243#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:3:2:2: COND 0x55b3a9f54090 <e32381> {e64} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:2:3:2:2:1: LT 0x55b3a9f54150 <e49898> {e64} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:3:2:3:2:2:1:1: VARREF 0x55b3a9f54210 <e17880> {e64} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:2:1:2: VARREF 0x55b3a9f54360 <e17881> {e64} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:2:2: CONST 0x55b3a9f544b0 <e19323> {e64} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:2:3: CONST 0x55b3a9f54620 <e19335> {e64} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:2:3: COND 0x55b3a9f54790 <e32382> {e63} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:2:3:2:3:1: LTS 0x55b3a9f54850 <e49899> {e63} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:3:2:3:2:3:1:1: VARREF 0x55b3a9f54910 <e17846> {e63} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:3:1:2: VARREF 0x55b3a9f54a60 <e17847> {e63} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:3:2: CONST 0x55b3a9f54bb0 <e19275> {e63} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:3:3: CONST 0x55b3a9f54d20 <e19287> {e63} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:3: CONST 0x55b3a9f54e90 <e32398> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:3:3: COND 0x55b3a9f55000 <e32591> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:1: AND 0x55b3aa019850 <e57884> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:1:1: CONST 0x55b3aa019600 <e57876> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:2:1:3:3:1:2: CCAST 0x55b3aa032940 <e60258#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:3:3:1:2:1: VARREF 0x55b3a9f55190 <e60253#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2: COND 0x55b3a9f555c0 <e32574> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:1: AND 0x55b3aa019070 <e57826> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:1:1: CONST 0x55b3aa018e20 <e57818> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:2:1:3:3:2:1:2: CCAST 0x55b3aa032ae0 <e60267#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:3:3:2:1:2:1: VARREF 0x55b3a9f55750 <e60262#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:2: COND 0x55b3a9f55b80 <e32489> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:2:1: AND 0x55b3a9fb3c50 <e49957> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:1:3:3:2:2:1:1: CONST 0x55b3a9fb3a00 <e49953> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:2:1:2: CCAST 0x55b3aa032c80 <e60277#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:3:3:2:2:1:2:1: VARREF 0x55b3a9f55d10 <e60271#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:2:2: NOT 0x55b3a9f56140 <e32450> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:2:2:1: OR 0x55b3a9f56200 <e17841> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:2:2:1:1: VARREF 0x55b3a9f562c0 <e17839> {e62} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:2:1:2: VARREF 0x55b3a9f56410 <e17840> {e62} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:3: XNOR 0x55b3a9f56560 <e32451> {e61} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:2:3:1: VARREF 0x55b3a9f56620 <e17833> {e61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:3:2: VARREF 0x55b3a9f56770 <e17834> {e61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:3: COND 0x55b3a9f568c0 <e32490> {e60} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:3:1: AND 0x55b3a9fb3f60 <e49972> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:1:3:3:2:3:1:1: CONST 0x55b3a9fb3d10 <e49968> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:3:1:2: CCAST 0x55b3aa032e20 <e60287#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:3:3:2:3:1:2:1: VARREF 0x55b3a9f56a50 <e60281#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:3:2: OR 0x55b3a9f56e80 <e32473> {e60} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:3:2:1: VARREF 0x55b3a9f56f40 <e17827> {e60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:2:2: VARREF 0x55b3a9f57090 <e17828> {e60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:3: AND 0x55b3a9f571e0 <e32474> {e59} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:3:3:1: VARREF 0x55b3a9f572a0 <e17821> {e59} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:3:2: VARREF 0x55b3a9f573f0 <e17822> {e59} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3: COND 0x55b3a9f57540 <e32575> {e58} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:3:1: AND 0x55b3aa019460 <e57862> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:3:1:1: CONST 0x55b3aa019210 <e57854> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:2:1:3:3:3:1:2: CCAST 0x55b3aa032fc0 <e60296#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:3:3:3:1:2:1: VARREF 0x55b3a9f576d0 <e60291#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:2: COND 0x55b3a9f57b00 <e32558> {e58} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:3:2:1: AND 0x55b3a9de7540 <e50002> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:1:3:3:3:2:1:1: CONST 0x55b3a9de72b0 <e49998> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:2:1:2: CCAST 0x55b3aa033160 <e60306#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:3:3:3:2:1:2:1: VARREF 0x55b3a9f57c90 <e60300#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:2:2: SUB 0x55b3a9f580c0 <e32519> {e58} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:3:2:2:1: VARREF 0x55b3a9f58180 <e17815> {e58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:2:2: VARREF 0x55b3a9f582d0 <e17816> {e58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:3: SUB 0x55b3a9f58420 <e32520> {e57} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:3:2:1:3:3:3:2:3:1: VARREF 0x55b3a9f584e0 <e17809> {e57} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:3:2: VARREF 0x55b3a9f58630 <e17810> {e57} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:3: COND 0x55b3a9f58780 <e32559> {e56} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:3:3:1: AND 0x55b3a9fe40f0 <e50017> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:1:3:3:3:3:1:1: CONST 0x55b3a9de7600 <e50013> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:3:1:2: CCAST 0x55b3aa033300 <e60316#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:3:3:3:3:1:2:1: VARREF 0x55b3a9f58910 <e60310#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:3:2: ADD 0x55b3a9f58d40 <e32542> {e56} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:3:3:2:1: VARREF 0x55b3a9f58e00 <e17803> {e56} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:2:2: VARREF 0x55b3a9f58f50 <e17804> {e56} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:3: ADD 0x55b3a9f590a0 <e32543> {e55} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:3:2:1:3:3:3:3:3:1: VARREF 0x55b3a9f59160 <e17797> {e55} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:3:2: VARREF 0x55b3a9f592b0 <e17798> {e55} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2: VARREF 0x55b3a9f59400 <e17915> {e65} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3: IF 0x55b3a9f59550 <e33697> {e32}
    1:2:3:3:1: AND 0x55b3aa01c790 <e58197> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:1:1: CONST 0x55b3aa01c540 <e58189> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h10
    1:2:3:3:1:2: CCAST 0x55b3aa0334a0 <e60325#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55b3a9f596f0 <e60320#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2: IF 0x55b3a9f59b20 <e33727> {e32}
    1:2:3:3:2:1: AND 0x55b3aa01ac00 <e57994> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:2:1:1: CONST 0x55b3aa01a9b0 <e57986> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h8
    1:2:3:3:2:1:2: CCAST 0x55b3aa033640 <e60334#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55b3a9f59cc0 <e60329#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:2: IF 0x55b3a9f5a0f0 <e33767> {e32}
    1:2:3:3:2:2:1: AND 0x55b3aa01a420 <e57950> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:2:2:1:1: CONST 0x55b3aa01a1d0 <e57942> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:3:2:2:1:2: CCAST 0x55b3aa0337e0 <e60343#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:2:2:1:2:1: VARREF 0x55b3a9f5a290 <e60338#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2: ASSIGN 0x55b3a9f5a6c0 <e33768> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:2:2:2:1: CONST 0x55b3a9f5a780 <e20590> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:3:2:2:2:2: VARREF 0x55b3a9f5a8f0 <e17929> {e66} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3:2:3: ASSIGN 0x55b3a9f5aa40 <e33799> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:2:3:1: COND 0x55b3a9f5ab00 <e32789> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:2:3:1:1: AND 0x55b3aa01a810 <e57972> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:2:3:1:1:1: CONST 0x55b3aa01a5c0 <e57964> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:3:2:3:1:1:2: CCAST 0x55b3aa033980 <e60352#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:2:3:1:1:2:1: VARREF 0x55b3a9f5ac90 <e60347#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:3:1:2: CONST 0x55b3a9f5b0c0 <e32786> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:3:2:3:1:3: VARREF 0x55b3a9f5b230 <e32787> {e44} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:2:3:2: VARREF 0x55b3a9f5b380 <e17929> {e66} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3:3: ASSIGN 0x55b3a9f5b4d0 <e33800> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1: COND 0x55b3a9f5b590 <e33052> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:1: AND 0x55b3aa01c3a0 <e58175> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:1:1: CONST 0x55b3aa01c150 <e58167> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h8
    1:2:3:3:3:1:1:2: CCAST 0x55b3aa033b20 <e60361#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:3:1:1:2:1: VARREF 0x55b3a9f5b720 <e60356#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2: COND 0x55b3a9f5bb50 <e33049> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:2:1: AND 0x55b3aa01b3e0 <e58038> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:2:1:1: CONST 0x55b3aa01b190 <e58030> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:3:3:1:2:1:2: CCAST 0x55b3aa033cc0 <e60370#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:1:2:1: VARREF 0x55b3a9f5bce0 <e60365#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:2: CONST 0x55b3a9f5c110 <e32872> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:3:3:1:2:3: COND 0x55b3a9f5c280 <e32873> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:2:3:1: AND 0x55b3aa01aff0 <e58016> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:2:3:1:1: CONST 0x55b3aa01ada0 <e58008> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:3:3:1:2:3:1:2: CCAST 0x55b3aa033e60 <e60379#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:3:1:2:1: VARREF 0x55b3a9f5c410 <e60374#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:3:2: CONST 0x55b3a9f5c840 <e32856> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:3:3:1:2:3:3: VARREF 0x55b3a9f5c9b0 <e32857> {e40} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3: COND 0x55b3a9f5cb00 <e33050> {e38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:1: AND 0x55b3aa01bfb0 <e58153> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:1:1: CONST 0x55b3aa01bd60 <e58145> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:3:3:1:3:1:2: CCAST 0x55b3aa034000 <e60388#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:1:2:1: VARREF 0x55b3a9f5cc90 <e60383#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2: COND 0x55b3a9f5d0c0 <e33033> {e38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:2:1: AND 0x55b3aa01b7d0 <e58095> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:2:1:1: CONST 0x55b3aa01b580 <e58087> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:3:3:1:3:2:1:2: CCAST 0x55b3aa0341a0 <e60397#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:2:1:2:1: VARREF 0x55b3a9f5d250 <e60392#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2: COND 0x55b3a9f5d680 <e32948> {e38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:2:2:1: AND 0x55b3a9fc8090 <e50197> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:1: CONST 0x55b3a9fc7e00 <e50193> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2:1:2: CCAST 0x55b3aa034340 <e60407#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:3:3:1:3:2:2:1:2:1: VARREF 0x55b3a9f5d810 <e60401#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2:2: SHIFTR 0x55b3a9f5dc40 <e32909> {e38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:2:2:2:1: VARREF 0x55b3a9f5dd00 <e17661> {e38} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2: AND 0x55b3a9decd70 <e50169> {e38} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:2:2:1: CONST 0x55b3a9faaeb0 <e50165> {e38} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:2:2:2: VARREF 0x55b3a9f5df20 <e58054> {e38} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3: SHIFTR 0x55b3a9f5e350 <e32910> {e37} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:2:2:3:1: VARREF 0x55b3a9f5e410 <e17644> {e37} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2: AND 0x55b3a9fc7d40 <e50184> {e37} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:3:2:1: CONST 0x55b3a9fc7ab0 <e50180> {e37} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:3:2:2: VARREF 0x55b3a9f5e630 <e58061> {e37} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:3: COND 0x55b3a9f5ea60 <e32949> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:2:3:1: AND 0x55b3a9fb2c30 <e50227> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:1: CONST 0x55b3a9fc84a0 <e50223> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:3:1:2: CCAST 0x55b3aa0344e0 <e60417#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:3:3:1:3:2:3:1:2:1: VARREF 0x55b3a9f5ebf0 <e60411#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:3:2: CONST 0x55b3a9f5f060 <e32932> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:3: SHIFTL 0x55b3a9f5f210 <e32933> {e36} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:2:3:3:1: VARREF 0x55b3a9f5f2d0 <e17627> {e36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2: AND 0x55b3a9fc83e0 <e50214> {e36} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:2:3:3:2:1: CONST 0x55b3a9fc8150 <e50210> {e36} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:3:3:2:2: VARREF 0x55b3a9f5f4f0 <e58075> {e36} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3: COND 0x55b3a9f5f9a0 <e33034> {e35} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:3:1: AND 0x55b3aa01bbc0 <e58131> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:3:1:1: CONST 0x55b3aa01b970 <e58123> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:3:3:1:3:3:1:2: CCAST 0x55b3aa034680 <e60426#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:3:1:2:1: VARREF 0x55b3a9f5fb30 <e60421#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2: COND 0x55b3a9f5ffe0 <e33017> {e35} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:3:2:1: AND 0x55b3a9fb3620 <e50272> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:1: CONST 0x55b3a9fb3390 <e50268> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2:1:2: CCAST 0x55b3aa034820 <e60436#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:3:3:1:3:3:2:1:2:1: VARREF 0x55b3a9f60170 <e60430#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2:2: SHIFTR 0x55b3a9f60620 <e32978> {e35} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:3:2:2:1: VARREF 0x55b3a9f606e0 <e17621> {e35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2: AND 0x55b3a9fb32d0 <e50259> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:1: CONST 0x55b3a9fb3040 <e50255> {e21} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:2:2:2:2: SHIFTR 0x55b3aa000380 <e54466> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:2:1: VARREF 0x55b3a9f60900 <e54457> {e21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2:2:2: CONST 0x55b3a9f60a50 <e54458> {e21} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:2:3: CONST 0x55b3a9f60db0 <e32979> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3: COND 0x55b3a9f60f60 <e33018> {e34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:3:3:1: AND 0x55b3a9fab700 <e50317> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:1: CONST 0x55b3a9fab470 <e50313> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:3:1:2: CCAST 0x55b3aa0349c0 <e60446#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:3:3:1:3:3:3:1:2:1: VARREF 0x55b3a9f610f0 <e60440#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:3:2: SHIFTR 0x55b3a9f615a0 <e33001> {e34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:3:3:2:1: VARREF 0x55b3a9f61660 <e17615> {e34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2: AND 0x55b3a9fc8650 <e50289> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:1: CONST 0x55b3a9fb36e0 <e50285> {e21} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:2:2:2: SHIFTR 0x55b3aa0006c0 <e54499> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:2:1: VARREF 0x55b3a9f61880 <e54490> {e21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2:2:2: CONST 0x55b3a9f619d0 <e54491> {e21} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:3:3: SHIFTL 0x55b3a9f61d30 <e33002> {e33} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:3:3:3:1: VARREF 0x55b3a9f61df0 <e17609> {e33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2: AND 0x55b3a9fab3b0 <e50304> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:1: CONST 0x55b3a9fab120 <e50300> {e21} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:3:2:2: SHIFTR 0x55b3aa000860 <e54515> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:2:1: VARREF 0x55b3a9f62010 <e54506> {e21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2:2:2: CONST 0x55b3a9f62160 <e54507> {e21} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h6
    1:2:3:3:3:2: VARREF 0x55b3a9f624c0 <e17929> {e66} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: COMMENT 0x55b3a9fb0450 <e45280> {e29}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9f626d0 <e45282> {e31} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:1: CONST 0x55b3a9f62790 <e20493> {e31} @dt=0x55b3a9a90910@(G/w64)  64'h0
    1:2:3:2: VARREF 0x55b3a9f62940 <e17605> {e31} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: IF 0x55b3a9f62aa0 <e33646> {e32}
    1:2:3:1: AND 0x55b3a9fc1bd0 <e50519> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:1: CONST 0x55b3a9fc1940 <e50515> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x55b3a9f62b70 <e50516> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:2:1: SHIFTR 0x55b3aa000a00 <e54532> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b3aa034b60 <e60455#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b3a9f62d00 <e60450#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:1:2:1:2: CONST 0x55b3a9f62e50 <e54523> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:3:2: IF 0x55b3a9f631b0 <e39488> {e32}
    1:2:3:2:1: AND 0x55b3aa01dd50 <e58341> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1: CONST 0x55b3aa01dac0 <e58333> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h10
    1:2:3:2:1:2: CCAST 0x55b3aa034d00 <e60464#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:2:1: VARREF 0x55b3a9f63350 <e60459#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2: IF 0x55b3a9f63800 <e33732> {e32}
    1:2:3:2:2:1: AND 0x55b3aa01d920 <e58319> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:1:1: CONST 0x55b3aa01d690 <e58311> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h8
    1:2:3:2:2:1:2: CCAST 0x55b3aa034ea0 <e60473#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:2:1:2:1: VARREF 0x55b3a9f639a0 <e60468#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2: IF 0x55b3a9f63e50 <e33747> {e32}
    1:2:3:2:2:2:1: AND 0x55b3a9fcdc80 <e50480> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:2:2:1:1: CONST 0x55b3a9fcd9f0 <e50476> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:2:2:1:2: NOT 0x55b3a9f63f20 <e50477> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:2:2:1:2:1: SHIFTR 0x55b3aa000ee0 <e54583> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:2:2:1:2:1:1: CCAST 0x55b3aa035040 <e60482#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:2:2:1:2:1:1:1: VARREF 0x55b3a9f640b0 <e60477#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:1:2:1:2: CONST 0x55b3a9f64200 <e54574> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:2:2:2:2: IF 0x55b3a9f64560 <e39478> {e32}
    1:2:3:2:2:2:2:1: AND 0x55b3aa01d4f0 <e58297> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:2:2:1:1: CONST 0x55b3aa01d260 <e58289> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:2:2:2:2:1:2: CCAST 0x55b3aa0351e0 <e60491#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:2:2:2:1:2:1: VARREF 0x55b3a9f64700 <e60486#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2: IF 0x55b3a9f64bb0 <e33788> {e32}
    1:2:3:2:2:2:2:2:1: AND 0x55b3a9fb4de0 <e50409> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1: CONST 0x55b3a9fb4b50 <e50405> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:2: CCAST 0x55b3aa035380 <e60501#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:2:2:2:1:2:1: VARREF 0x55b3a9f64d50 <e60495#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:2: ASSIGN 0x55b3a9f65200 <e33794> {e52} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:2:1: SHIFTL 0x55b3aa001790 <e58249> {e52} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:2:1:1: CCAST 0x55b3aa0013c0 <e54638> {e52} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:2:2:1:1:1: CCAST 0x55b3aa035520 <e60510#> {e52} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:2:2:1:1:1:1: DIV 0x55b3a9f65380 <e60505#> {e52} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x55b3a9f65440 <e17754> {e52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:1:1:1:2: VARREF 0x55b3a9f65590 <e17755> {e52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:2: CONST 0x55b3aa001540 <e54639> {e52} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:3:2:2:2:2:2:2:2: VARREF 0x55b3a9f65890 <e17772> {e52} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:2: ASSIGN 0x55b3a9f659f0 <e53030> {e53} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:2:1: ADD 0x55b3aa028e20 <e59493> {e53} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:2:1:1: VARREF 0x55b3aa028ee0 <e17774> {e53} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:2:1:2: CCAST 0x55b3aa029000 <e54659> {e53} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:2:2:1:2:1: CCAST 0x55b3aa0356c0 <e60519#> {e53} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:2:2:1:2:1:1: MODDIV 0x55b3aa0290c0 <e60514#> {e53} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:2:2:2:2:1:2:1:1:1: VARREF 0x55b3aa029180 <e17787> {e53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:2:1:1:2: VARREF 0x55b3aa0292a0 <e17788> {e53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:2: VARREF 0x55b3a9f660f0 <e17794> {e53} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3: ASSIGN 0x55b3a9f66250 <e33796> {e48} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:3:1: SHIFTL 0x55b3aa001e80 <e58270> {e48} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:3:1:1: CCAST 0x55b3aa001ab0 <e54679> {e48} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:2:3:1:1:1: CCAST 0x55b3aa035860 <e60529#> {e48} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:2:3:1:1:1:1: DIVS 0x55b3a9f663d0 <e60523#> {e48} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:3:2:2:2:2:2:3:1:1:1:1:1: VARREF 0x55b3a9f744b0 <e17711> {e48} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:1:1:1:2: VARREF 0x55b3a9f745d0 <e17712> {e48} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:2: CONST 0x55b3aa001c30 <e54680> {e48} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:3:2:2:2:2:2:3:2: VARREF 0x55b3a9f74860 <e17729> {e48} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3: ASSIGN 0x55b3a9f66490 <e53047> {e49} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:3:1: ADD 0x55b3aa0293e0 <e59495> {e49} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:3:1:1: VARREF 0x55b3aa0294a0 <e17731> {e49} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3:1:2: CCAST 0x55b3aa0295c0 <e54700> {e49} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:2:3:1:2:1: CCAST 0x55b3aa035a00 <e60539#> {e49} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:2:3:1:2:1:1: MODDIVS 0x55b3aa029680 <e60533#> {e49} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:3:2:2:2:2:2:3:1:2:1:1:1: VARREF 0x55b3aa029740 <e17744> {e49} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:2:1:1:2: VARREF 0x55b3aa029890 <e17745> {e49} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:2: VARREF 0x55b3a9f74f20 <e17751> {e49} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:3: ASSIGN 0x55b3a9f75040 <e33798> {e46} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:3:1: COND 0x55b3a9f75100 <e32667> {e46} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:3:1:1: AND 0x55b3a9fcd5e0 <e50454> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:2:2:2:3:1:1:1: CONST 0x55b3a9fcd350 <e50450> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:1:2: CCAST 0x55b3aa035ba0 <e60549#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:2:2:3:1:1:2:1: VARREF 0x55b3a9f75290 <e60543#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:3:1:2: MUL 0x55b3a9f75690 <e32664> {e46} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:3:1:2:1: CCAST 0x55b3aa002340 <e54726> {e24} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:2:1:1: CCAST 0x55b3aa035d40 <e60558#> {e24} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:3:1:2:1:1:1: VARREF 0x55b3a9f75810 <e60553#> {e24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:2:2: CCAST 0x55b3aa002400 <e54735> {e25} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:2:2:1: CCAST 0x55b3aa035ee0 <e60567#> {e25} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:3:1:2:2:1:1: VARREF 0x55b3a9f759f0 <e60562#> {e25} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3: MULS 0x55b3a9f75b10 <e32665> {e45} @dt=0x55b3a9bf9d90@(G/sw64)
    1:2:3:2:2:2:2:3:1:3:1: OR 0x55b3aa002c90 <e54793> {e22} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:3:1:3:1:1: SHIFTL 0x55b3aa002af0 <e54789> {e22} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:3:1:3:1:1:1: CCAST 0x55b3aa002720 <e54781> {e22} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:1:1:1:1: CCAST 0x55b3aa036220 <e60585#> {e22} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1: NEGATE 0x55b3aa002660 <e60580#> {e22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:1: CCAST 0x55b3aa036080 <e60576#> {e22} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:1:1: AND 0x55b3a9fb5130 <e60571#> {e22} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:1:1:1: CONST 0x55b3a9fb4ea0 <e50422> {e22} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:1:1:2: SHIFTR 0x55b3aa0024c0 <e54750> {e22} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:1:1:2:1: VARREF 0x55b3a9f75e20 <e54741> {e22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:1:1:2:2: CONST 0x55b3a9f75f40 <e54742> {e22} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h1f
    1:2:3:2:2:2:2:3:1:3:1:1:2: CONST 0x55b3aa0028a0 <e54782> {e22} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:3:2:2:2:2:3:1:3:1:2: CCAST 0x55b3aa0027e0 <e54790> {e22} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:1:2:1: CCAST 0x55b3aa0363c0 <e60594#> {e22} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:3:1:3:1:2:1:1: VARREF 0x55b3a9f76390 <e60589#> {e22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:2: OR 0x55b3aa003520 <e54851> {e23} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:3:1:3:2:1: SHIFTL 0x55b3aa003380 <e54847> {e23} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:3:1:3:2:1:1: CCAST 0x55b3aa002fb0 <e54839> {e23} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:2:1:1:1: CCAST 0x55b3aa036700 <e60612#> {e23} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1: NEGATE 0x55b3aa002ef0 <e60607#> {e23} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:1: CCAST 0x55b3aa036560 <e60603#> {e23} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:1:1: AND 0x55b3a9fcd290 <e60598#> {e23} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:1:1:1: CONST 0x55b3a9fcd000 <e50437> {e23} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:1:1:2: SHIFTR 0x55b3aa002d50 <e54808> {e23} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:1:1:2:1: VARREF 0x55b3a9f76700 <e54799> {e23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:1:1:2:2: CONST 0x55b3a9f76820 <e54800> {e23} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h1f
    1:2:3:2:2:2:2:3:1:3:2:1:2: CONST 0x55b3aa003130 <e54840> {e23} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:3:2:2:2:2:3:1:3:2:2: CCAST 0x55b3aa003070 <e54848> {e23} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:2:2:1: CCAST 0x55b3aa0368a0 <e60621#> {e23} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:3:1:3:2:2:1:1: VARREF 0x55b3a9f76c70 <e60616#> {e23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:2: VARREF 0x55b3a9f76d90 <e17708> {e46} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: ASSIGN 0x55b3a9f76eb0 <e33801> {e68} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: CCAST 0x55b3aa003780 <e54869> {e68} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:1:1: SHIFTR 0x55b3aa0035e0 <e54866> {e68} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:1:1:1: VARREF 0x55b3a9f77040 <e54857> {e68} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:1:2: CONST 0x55b3a9f77160 <e54858> {e68} @dt=0x55b3a9fc1c90@(G/swu32/6)  6'h20
    1:2:3:2: VARREF 0x55b3a9f77440 <e17943> {e68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [LV] => VAR 0x55b3a9cb8a20 <e17195> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3: ASSIGN 0x55b3a9f77560 <e33802> {e69} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: CCAST 0x55b3aa0039e0 <e54888> {e69} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:1:1: VARREF 0x55b3a9f776f0 <e58349> {e69} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2: VARREF 0x55b3a9f77af0 <e17957> {e69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [LV] => VAR 0x55b3a9cb8ba0 <e17196> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: CFUNC 0x55b3a9fcef80 <e48844> {q39}  _sequent__TOP__4 [STATICU]
    1:2:3: COMMENT 0x55b3a9fb0530 <e45394> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e648e0 <e45396> {q40} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: VARREF 0x55b3a9e649a0 <e18837> {q40} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3:2: VARREF 0x55b3a9fc3770 <e46160> {q40} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory [LV] => VAR 0x55b3a9cba0a0 <e17210> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3: COMMENT 0x55b3a9fb0610 <e45402> {r15}  ALWAYS
    1:2:3: IF 0x55b3a9e54c90 <e45404> {r17}
    1:2:3:1: AND 0x55b3a9fc2000 <e50540> {r17} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b3a9fc1d70 <e50536> {r17} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x55b3a9e54a80 <e50537> {r17} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55b3aa036a40 <e60630#> {r17} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55b3a9e54b40 <e60625#> {r17} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x55b3a9cbb120 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3:2: ASSIGNDLY 0x55b3a9e560b0 <e38944> {r20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: COND 0x55b3a9f231f0 <e38942> {r20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1: CCAST 0x55b3aa036be0 <e60639#> {r18} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:1:1: VARREF 0x55b3a9e55370 <e60634#> {r18} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:2:1:2: CONST 0x55b3a9e56170 <e38939> {r20} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:3: ADD 0x55b3a9f22e70 <e38940> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:1: CCAST 0x55b3aa036d80 <e60648#> {c169} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:1:3:1:1: CONST 0x55b3a9f22f30 <e60643#> {c169} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:2:1:3:2: VARREF 0x55b3a9f230a0 <e26157> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2:2: VARREF 0x55b3a9fc38c0 <e46166> {r20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [LV] => VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: COMMENT 0x55b3a9f80f60 <e45410> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e67070 <e45412> {s35} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: VARREF 0x55b3a9e67130 <e18922> {s35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x55b3a9cb9da0 <e17208> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:3:2: VARREF 0x55b3a9fc3a20 <e46172> {s35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [LV] => VAR 0x55b3a9cbab20 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3: COMMENT 0x55b3a9f81040 <e45418> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e5efd0 <e45420> {p52} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9edb020 <e41976> {p52} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CCAST 0x55b3aa036f20 <e60657#> {p41} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9e59ec0 <e60652#> {p41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55b3a9e5f090 <e41973> {p52} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:1:3: VARREF 0x55b3a9e61c00 <e41974> {p67} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2: VARREF 0x55b3a9fc3b70 <e46178> {p52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute [LV] => VAR 0x55b3a9cb91a0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3: COMMENT 0x55b3a9f81120 <e45426> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e662d0 <e50544> {s30} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: VARREF 0x55b3a9e66390 <e50542> {s30} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x55b3a9cb9920 <e17205> {c103} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:3:2: VARREF 0x55b3a9fc3cc0 <e50543> {s30} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [LV] => VAR 0x55b3a9cba3a0 <e17212> {c114} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3: COMMENT 0x55b3a9fce700 <e45434> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e637e0 <e50547> {q34} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: VARREF 0x55b3a9e638a0 <e50545> {q34} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x55b3a9cb7820 <e17183> {c77} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:3:2: VARREF 0x55b3a9fc3e20 <e50546> {q34} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [LV] => VAR 0x55b3a9cb97a0 <e17204> {c102} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3: COMMENT 0x55b3a9fce7e0 <e45442> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e5e0d0 <e50553> {p48} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:1: COND 0x55b3a9edac10 <e50551> {p48} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:1:1: CCAST 0x55b3aa0370c0 <e60666#> {p41} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9e5b820 <e60661#> {p41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55b3a9e5e190 <e50549> {p48} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h0
    1:2:3:1:3: CCAST 0x55b3aa037260 <e60675#> {p63} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:1:3:1: VARREF 0x55b3a9e60e80 <e60670#> {p63} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2: VARREF 0x55b3a9fc3f70 <e50552> {p48} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [LV] => VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3: COMMENT 0x55b3a9fce8c0 <e45450> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e5f320 <e45452> {p54} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9edae70 <e41992> {p54} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CCAST 0x55b3aa037400 <e60684#> {p41} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9e59b30 <e60679#> {p41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55b3a9e5f3e0 <e41989> {p54} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:1:3: VARREF 0x55b3a9e61f60 <e41990> {p69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3:2: VARREF 0x55b3a9fc40c0 <e46202> {p54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [LV] => VAR 0x55b3a9cb8120 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3: COMMENT 0x55b3a9fce9a0 <e45458> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e5d570 <e50560> {p45} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: AND 0x55b3a9edc2b0 <e50558> {p45} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b3a9edc610 <e50556> {p45} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b3aa0375a0 <e60693#> {p41} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b3a9e5a250 <e60688#> {p41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CCAST 0x55b3aa037740 <e60702#> {p60} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9e60420 <e60697#> {p60} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2: VARREF 0x55b3a9fc4220 <e50559> {p45} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [LV] => VAR 0x55b3a9cb7b20 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3: COMMENT 0x55b3a9fb26f0 <e45466> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e66d10 <e45468> {s34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: VARREF 0x55b3a9e66dd0 <e18919> {s34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x55b3a9cb9c20 <e17207> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:3:2: VARREF 0x55b3a9fc4370 <e46214> {s34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [LV] => VAR 0x55b3a9cba9a0 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3: COMMENT 0x55b3a9fb27d0 <e45474> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e5d930 <e50566> {p46} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: AND 0x55b3a9ee1ba0 <e50564> {p46} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b3a9ec9aa0 <e50562> {p46} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b3aa0378e0 <e60711#> {p41} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b3a9e5b0a0 <e60706#> {p41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CCAST 0x55b3aa037a80 <e60720#> {p61} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9e60780 <e60715#> {p61} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2: VARREF 0x55b3a9fc44c0 <e50565> {p46} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [LV] => VAR 0x55b3a9cb7520 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3: COMMENT 0x55b3a9fb28b0 <e45482> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e5f670 <e45484> {p55} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9ed81c0 <e42008> {p55} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CCAST 0x55b3aa037c20 <e60729#> {p41} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9e59780 <e60724#> {p41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55b3a9e5f730 <e42005> {p55} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:1:3: VARREF 0x55b3a9e622e0 <e42006> {p70} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x55b3a9fc4620 <e46226> {p55} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [LV] => VAR 0x55b3a9cb82a0 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3: COMMENT 0x55b3a9fb2990 <e45490> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e673d0 <e45492> {s36} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: VARREF 0x55b3a9f1f6d0 <e38776> {s36} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [RV] <- VAR 0x55b3a9c11940 <e19457> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:3:2: VARREF 0x55b3a9fc4780 <e46232> {s36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback [LV] => VAR 0x55b3a9cbae20 <e17219> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:3: COMMENT 0x55b3a9fb99c0 <e45498> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e65f50 <e50570> {s29} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: VARREF 0x55b3a9e66010 <e50568> {s29} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55b3a9cb9620 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3:2: VARREF 0x55b3a9fc48d0 <e50569> {s29} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [LV] => VAR 0x55b3a9cba520 <e17213> {c115} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3: COMMENT 0x55b3a9fb9aa0 <e45506> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e5e850 <e50577> {p50} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1: COND 0x55b3aa01e390 <e58373> {p50} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1: CCAST 0x55b3aa037dc0 <e60738#> {p41} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9e5c420 <e60733#> {p41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55b3aa01e490 <e58386> {p50} @dt=0x55b3a9dead90@(G/wu32/5)  32'h0
    1:2:3:1:3: AND 0x55b3aa01e060 <e58371> {p50} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:1: CONST 0x55b3aa01def0 <e58355> {p50} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:3:2: SHIFTR 0x55b3aa003aa0 <e58356> {c63} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:2:1: VARREF 0x55b3a9f1d080 <e54895> {c63} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2: CONST 0x55b3a9f1d1d0 <e54896> {c63} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'hb
    1:2:3:2: VARREF 0x55b3a9fc4a30 <e50576> {p50} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rd_execute [LV] => VAR 0x55b3a9cb9020 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3: COMMENT 0x55b3a9fb9b80 <e45514> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e5ec10 <e50597> {p51} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1: COND 0x55b3aa01ebc0 <e58411> {p51} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1: CCAST 0x55b3aa037f60 <e60747#> {p41} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9e5c7e0 <e60742#> {p41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55b3aa01ecc0 <e58424> {p51} @dt=0x55b3a9dead90@(G/wu32/5)  32'h0
    1:2:3:1:3: AND 0x55b3aa01e890 <e58409> {p51} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:1: CONST 0x55b3aa01e720 <e58393> {p51} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:3:2: SHIFTR 0x55b3aa003c40 <e58394> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:2:1: VARREF 0x55b3a9f177c0 <e54911> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2: CONST 0x55b3a9f17910 <e54912> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2: VARREF 0x55b3a9fc4b80 <e50596> {p51} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rs_execute [LV] => VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3: COMMENT 0x55b3a9fb9c60 <e45522> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e66650 <e45524> {s32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: VARREF 0x55b3a9e66710 <e18913> {s32} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2: VARREF 0x55b3a9fc4cd0 <e46256> {s32} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback [LV] => VAR 0x55b3a9cbaca0 <e17218> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3: COMMENT 0x55b3a9fbedc0 <e45530> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e5e490 <e50617> {p49} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1: COND 0x55b3aa01f3f0 <e58449> {p49} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1: CCAST 0x55b3aa038100 <e60756#> {p41} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9e5bfa0 <e60751#> {p41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55b3aa01f4f0 <e58462> {p49} @dt=0x55b3a9dead90@(G/wu32/5)  32'h0
    1:2:3:1:3: AND 0x55b3aa01f0c0 <e58447> {p49} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:1: CONST 0x55b3aa01ef50 <e58431> {p49} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:3:2: SHIFTR 0x55b3aa003de0 <e58432> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:2:1: VARREF 0x55b3a9f1bf40 <e54927> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2: CONST 0x55b3a9f1c090 <e54928> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55b3a9fc4e20 <e50616> {p49} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [LV] => VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3: COMMENT 0x55b3a9fbeea0 <e45538> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e669b0 <e50633> {s33} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1: VARREF 0x55b3a9e66a70 <e50631> {s33} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2: VARREF 0x55b3a9fc4f70 <e50632> {s33} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [LV] => VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3: COMMENT 0x55b3a9fbef80 <e45546> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e65c50 <e50636> {s28} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: VARREF 0x55b3a9e65d10 <e50634> {s28} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2: VARREF 0x55b3a9fc50c0 <e50635> {s28} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [LV] => VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3: ASSIGNW 0x55b3a9d60ec0 <e45038> {c137} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: VARREF 0x55b3a9d60f80 <e17232> {c137} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x55b3a9cba0a0 <e17210> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3:2: VARREF 0x55b3a9d610a0 <e17233> {c137} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [LV] => VAR 0x55b3a9c115a0 <e19451> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x55b3a9fbf060 <e45554> {m9}  ALWAYS
    1:2:3: IF 0x55b3a9e53130 <e45556> {m10}
    1:2:3:1: AND 0x55b3a9fcaac0 <e50651> {m10} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b3a9fca830 <e50647> {m10} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x55b3a9e52f50 <e50648> {m10} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55b3aa0382a0 <e60765#> {m10} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55b3a9e53010 <e60760#> {m10} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x55b3a9cbafa0 <e17220> {c126} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3:2: ASSIGNDLY 0x55b3a9e53630 <e33874> {m11} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: VARREF 0x55b3a9e536f0 <e18453> {m11} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime [RV] <- VAR 0x55b3a9cb2180 <e17075> {c33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:3:2:2: VARREF 0x55b3a9fc5f50 <e46340> {m11} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [LV] => VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: COMMENT 0x55b3a9fbf140 <e45562> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e64580 <e45564> {q39} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: VARREF 0x55b3a9e64640 <e18834> {q39} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x55b3a9cb8ba0 <e17196> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:3:2: VARREF 0x55b3a9fc60a0 <e46346> {q39} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [LV] => VAR 0x55b3a9cb9da0 <e17208> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:3: COMMENT 0x55b3a9fba6c0 <e45570> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e63b40 <e50654> {q35} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: VARREF 0x55b3a9e63c00 <e50652> {q35} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x55b3a9cb7e20 <e17187> {c81} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:3:2: VARREF 0x55b3a9fc61f0 <e50653> {q35} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_memory [LV] => VAR 0x55b3a9cb9920 <e17205> {c103} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:3: ASSIGNW 0x55b3a9d611c0 <e50657> {c138} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: VARREF 0x55b3a9d61280 <e50655> {c138} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x55b3a9cb97a0 <e17204> {c102} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3:2: VARREF 0x55b3a9d613a0 <e50656> {c138} @dt=0x55b3a9de9030@(G/wu32/1)  data_write [LV] => VAR 0x55b3a9c10e60 <e19439> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x55b3a9fba7a0 <e45578> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e5d1b0 <e50663> {p44} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: AND 0x55b3a9edcdf0 <e50661> {p44} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b3a9ede1a0 <e50659> {p44} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b3aa038440 <e60774#> {p41} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b3a9e5a5c0 <e60769#> {p41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CCAST 0x55b3aa0385e0 <e60783#> {p59} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9e600c0 <e60778#> {p59} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2: VARREF 0x55b3a9fc6350 <e50662> {p44} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_execute [LV] => VAR 0x55b3a9cb7820 <e17183> {c77} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:3: COMMENT 0x55b3a9fba880 <e45586> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e64220 <e45588> {q38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: VARREF 0x55b3a9e642e0 <e18831> {q38} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x55b3a9cb8a20 <e17195> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3:2: VARREF 0x55b3a9fc64a0 <e46364> {q38} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [LV] => VAR 0x55b3a9cb9c20 <e17207> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:3: COMMENT 0x55b3a9fba960 <e45594> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e63460 <e50666> {q33} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: VARREF 0x55b3a9e63520 <e50664> {q33} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x55b3a9fc65f0 <e50665> {q33} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [LV] => VAR 0x55b3a9cb9620 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3: ASSIGNW 0x55b3a9dc7760 <e45054> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9dc7820 <e18409> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CCAST 0x55b3aa038780 <e60792#> {k13} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9dc78e0 <e60787#> {k13} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x55b3a9cba520 <e17213> {c115} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3:1:2: VARREF 0x55b3a9dc7a00 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x55b3a9cbae20 <e17219> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:3:1:3: VARREF 0x55b3a9dc7b50 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x55b3a9cbaca0 <e17218> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3:2: VARREF 0x55b3a9dc7ca0 <e18410> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [LV] => VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3: COMMENT 0x55b3a9fbaa40 <e45602> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e63ec0 <e45604> {q37} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: VARREF 0x55b3a9e63f80 <e18828> {q37} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:2: VARREF 0x55b3a9fc6750 <e46376> {q37} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [LV] => VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3: COMMENT 0x55b3a9fbc6a0 <e45610> {r15}  ALWAYS
    1:2:3: IF 0x55b3a9e543d0 <e45612> {r17}
    1:2:3:1: AND 0x55b3a9fcae10 <e50683> {r17} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b3a9fcab80 <e50679> {r17} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x55b3a9e541c0 <e50680> {r17} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55b3aa038920 <e60801#> {r17} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55b3a9e54280 <e60796#> {r17} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x55b3a9cbb120 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3:2: ASSIGNDLY 0x55b3a9e55d30 <e38803> {r19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: COND 0x55b3a9f1fb50 <e38801> {r19} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:3:2:1:1: CCAST 0x55b3aa038ac0 <e60810#> {r18} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:1:1: VARREF 0x55b3a9e55ad0 <e60805#> {r18} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:2:1:2: CONST 0x55b3a9e55df0 <e38798> {r19} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2:3:2:1:3: VARREF 0x55b3a9f1fa30 <e38799> {r22} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [RV] <- VAR 0x55b3a9c10720 <e19427> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:3:2:2: VARREF 0x55b3a9fc68a0 <e46382> {r19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [LV] => VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3: COMMENT 0x55b3a9fbc780 <e45618> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e64c40 <e50686> {q41} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1: VARREF 0x55b3a9e64d00 <e50684> {q41} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:2: VARREF 0x55b3a9fc69f0 <e50685> {q41} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [LV] => VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3: COMMENT 0x55b3a9fbc860 <e45626> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e63160 <e50689> {q32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: VARREF 0x55b3a9e63220 <e50687> {q32} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3:2: VARREF 0x55b3a9fc6b40 <e50688> {q32} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [LV] => VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: ASSIGNW 0x55b3a9d95e30 <e50695> {k13} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1: COND 0x55b3a9d95ef0 <e50693> {k13} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1: CCAST 0x55b3aa038c60 <e60819#> {k13} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9d95fb0 <e60814#> {k13} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x55b3a9cb7520 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3:1:2: CCAST 0x55b3aa038e00 <e60828#> {k13} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9d96110 <e60823#> {k13} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x55b3a9cb9020 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3:1:3: CCAST 0x55b3aa038fa0 <e60837#> {k13} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:3:1: VARREF 0x55b3a9d96260 <e60832#> {k13} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:2: VARREF 0x55b3a9d963b0 <e50694> {k13} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_execute [LV] => VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3: ASSIGNW 0x55b3a9d614c0 <e45092> {c142} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: VARREF 0x55b3a9d61580 <e17241> {c142} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x55b3a9d616a0 <e17242> {c142} @dt=0x55b3a99ffb00@(G/w32)  instr_address [LV] => VAR 0x55b3a9c10380 <e19421> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x55b3a9fbc940 <e45634> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e5dd00 <e50701> {p47} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: AND 0x55b3a9ed0130 <e50699> {p47} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b3a9ed8370 <e50697> {p47} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b3aa039140 <e60846#> {p41} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b3a9e5b460 <e60841#> {p41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CCAST 0x55b3aa0392e0 <e60855#> {p62} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9e60b00 <e60850#> {p62} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2: VARREF 0x55b3a9fc70a0 <e50700> {p47} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_execute [LV] => VAR 0x55b3a9cb7e20 <e17187> {c81} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:3: COMMENT 0x55b3a9fbca20 <e45642> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e5cde0 <e50707> {p43} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: AND 0x55b3a9ede500 <e50705> {p43} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b3a9edeaa0 <e50703> {p43} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b3aa039480 <e60864#> {p41} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b3a9e5a950 <e60859#> {p41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CCAST 0x55b3aa039620 <e60873#> {p58} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9e5fd80 <e60868#> {p58} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2: VARREF 0x55b3a9fc7200 <e50706> {p43} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [LV] => VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3: ASSIGNW 0x55b3a9d60bc0 <e45098> {c136} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: VARREF 0x55b3a9d60c80 <e17229> {c136} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2: VARREF 0x55b3a9d60da0 <e17230> {c136} @dt=0x55b3a99ffb00@(G/w32)  data_address [LV] => VAR 0x55b3a9c10ac0 <e19433> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x55b3a9d81ef0 <e45100> {o6} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: OR 0x55b3aa004770 <e55003> {o6} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: AND 0x55b3a9fcb4b0 <e58478> {o6} @dt=0x55b3a9fbd440@(G/wu32/16)
    1:2:3:1:1:1: CONST 0x55b3aa01f9f0 <e58486> {o6} @dt=0x55b3a99ffb00@(G/w32)  32'hffff0000
    1:2:3:1:1:2: SHIFTL 0x55b3aa01f780 <e58477> {o6} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1:2:1: NEGATE 0x55b3aa004120 <e58474> {o6} @dt=0x55b3a9fbd440@(G/wu32/16)
    1:2:3:1:1:2:1:1: CCAST 0x55b3aa0397c0 <e60882#> {o6} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1:1: AND 0x55b3a9fcb160 <e60877#> {o6} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:2:1:1:1:1: CONST 0x55b3a9fcaed0 <e50718> {o6} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:1:2:1:1:1:2: SHIFTR 0x55b3aa003f80 <e54952> {o6} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:2:1:1:1:2:1: VARREF 0x55b3a9f1e1c0 <e54943> {c65} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:1:1:2:2: CONST 0x55b3a9f1ebb0 <e54944> {o6} @dt=0x55b3a99ffb00@(G/w32)  32'hf
    1:2:3:1:1:2:2: CONST 0x55b3aa004380 <e58475> {o6} @dt=0x55b3a99ffb00@(G/w32)  32'h10
    1:2:3:1:2: AND 0x55b3a9fb0ee0 <e55000> {c65} @dt=0x55b3a9fbd440@(G/wu32/16)
    1:2:3:1:2:1: CONST 0x55b3a9fcb570 <e50746> {c65} @dt=0x55b3a99ffb00@(G/w32)  32'hffff
    1:2:3:1:2:2: VARREF 0x55b3a9f1e700 <e58494> {c65} @dt=0x55b3a9fbd440@(G/wu32/16)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x55b3a9d828f0 <e18609> {o6} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [LV] => VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3: COMMENT 0x55b3a9fb8bb0 <e45650> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b3a9e5ca20 <e50756> {p42} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: AND 0x55b3a9eda280 <e50754> {p42} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b3a9eda9b0 <e50752> {p42} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b3aa039960 <e60891#> {p41} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b3a9e5ad10 <e60886#> {p41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CCAST 0x55b3aa039b00 <e60900#> {p57} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9e5fa80 <e60895#> {p57} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2: VARREF 0x55b3a9fc7360 <e50755> {p42} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_execute [LV] => VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3: COMMENT 0x55b3a9fb8c90 <e45658> {i28}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9e485e0 <e50781> {i31} @dt=0x55b3a9de8290@(G/wu32/2)
    1:2:3:1: COND 0x55b3a9e486a0 <e50779> {i31} @dt=0x55b3a9de8290@(G/wu32/2)
    1:2:3:1:1: AND 0x55b3a9e48760 <e50765> {i30} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55b3a9e48820 <e50763> {i30} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55b3a9e488e0 <e50759> {i30} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55b3a9e489a0 <e50757> {i30} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: CCAST 0x55b3aa039ca0 <e60909#> {i30} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:1:1:2:1: VARREF 0x55b3a9e48b10 <e60904#> {i30} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:1:1:2: EQ 0x55b3a9e48c30 <e50762> {i30} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:2:1: CCAST 0x55b3aa039e40 <e60918#> {i30} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1:1: VARREF 0x55b3a9e48cf0 <e60913#> {i30} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:1:1:2:2: CCAST 0x55b3aa039fe0 <e60927#> {i30} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55b3a9e48e10 <e60922#> {i30} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55b3aa03a180 <e60936#> {i30} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b3a9e48f30 <e60931#> {i30} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x55b3a9e49050 <e50766> {i31} @dt=0x55b3a9de8290@(G/wu32/2)  2'h2
    1:2:3:1:3: COND 0x55b3a9e491c0 <e50778> {i33} @dt=0x55b3a9de8290@(G/wu32/2)
    1:2:3:1:3:1: AND 0x55b3a9e49280 <e50775> {i32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1: AND 0x55b3a9e49340 <e50773> {i32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1:1: NEQ 0x55b3a9e49400 <e50769> {i32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1:1:1: CONST 0x55b3a9e494c0 <e50767> {i32} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:3:1:1:1:2: CCAST 0x55b3aa03a320 <e60945#> {i32} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:3:1:1:1:2:1: VARREF 0x55b3a9e49630 <e60940#> {i32} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:3:1:1:2: EQ 0x55b3a9e49750 <e50772> {i32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1:2:1: CCAST 0x55b3aa03a4c0 <e60954#> {i32} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:3:1:1:2:1:1: VARREF 0x55b3a9e49810 <e60949#> {i32} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:3:1:1:2:2: CCAST 0x55b3aa03a660 <e60963#> {i32} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:3:1:1:2:2:1: VARREF 0x55b3a9e49930 <e60958#> {i32} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:1:3:1:2: CCAST 0x55b3aa03a800 <e60972#> {i32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55b3a9e49a50 <e60967#> {i32} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:1:3:2: CONST 0x55b3a9e49b70 <e50776> {i33} @dt=0x55b3a9de8290@(G/wu32/2)  2'h1
    1:2:3:1:3:3: CONST 0x55b3a9e49ce0 <e50777> {i35} @dt=0x55b3a9de8290@(G/wu32/2)  2'h0
    1:2:3:2: VARREF 0x55b3a9e49e50 <e50780> {i31} @dt=0x55b3a9de8290@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [LV] => VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3: COMMENT 0x55b3a9fb8d70 <e45666> {i28}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9e49f70 <e50806> {i39} @dt=0x55b3a9de8290@(G/wu32/2)
    1:2:3:1: COND 0x55b3a9e4a030 <e50804> {i39} @dt=0x55b3a9de8290@(G/wu32/2)
    1:2:3:1:1: AND 0x55b3a9e4a0f0 <e50790> {i38} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55b3a9e4a1b0 <e50788> {i38} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55b3a9e4a270 <e50784> {i38} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55b3a9e4a330 <e50782> {i38} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: CCAST 0x55b3aa03a9a0 <e60981#> {i38} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:1:1:2:1: VARREF 0x55b3a9e4a4a0 <e60976#> {i38} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:1:2: EQ 0x55b3a9e4a5c0 <e50787> {i38} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:2:1: CCAST 0x55b3aa03ab40 <e60990#> {i38} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1:1: VARREF 0x55b3a9e4a680 <e60985#> {i38} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:1:2:2: CCAST 0x55b3aa03ace0 <e60999#> {i38} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55b3a9e4a7a0 <e60994#> {i38} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55b3aa03ae80 <e61008#> {i38} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b3a9e4a8c0 <e61003#> {i38} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x55b3a9e4a9e0 <e50791> {i39} @dt=0x55b3a9de8290@(G/wu32/2)  2'h2
    1:2:3:1:3: COND 0x55b3a9e4ab50 <e50803> {i41} @dt=0x55b3a9de8290@(G/wu32/2)
    1:2:3:1:3:1: AND 0x55b3a9e4ac10 <e50800> {i40} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1: AND 0x55b3a9e4acd0 <e50798> {i40} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1:1: NEQ 0x55b3a9e4ad90 <e50794> {i40} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1:1:1: CONST 0x55b3a9e4ae50 <e50792> {i40} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:3:1:1:1:2: CCAST 0x55b3aa03b020 <e61017#> {i40} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:3:1:1:1:2:1: VARREF 0x55b3a9e4afc0 <e61012#> {i40} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:3:1:1:2: EQ 0x55b3a9e4b0e0 <e50797> {i40} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1:2:1: CCAST 0x55b3aa03b1c0 <e61026#> {i40} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:3:1:1:2:1:1: VARREF 0x55b3a9e4b1a0 <e61021#> {i40} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:3:1:1:2:2: CCAST 0x55b3aa03b360 <e61035#> {i40} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:3:1:1:2:2:1: VARREF 0x55b3a9e4b2c0 <e61030#> {i40} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:1:3:1:2: CCAST 0x55b3aa03b500 <e61044#> {i40} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55b3a9e4b3e0 <e61039#> {i40} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:1:3:2: CONST 0x55b3a9e4b500 <e50801> {i41} @dt=0x55b3a9de8290@(G/wu32/2)  2'h1
    1:2:3:1:3:3: CONST 0x55b3a9e4b670 <e50802> {i43} @dt=0x55b3a9de8290@(G/wu32/2)  2'h0
    1:2:3:2: VARREF 0x55b3a9e4b7e0 <e50805> {i39} @dt=0x55b3a9de8290@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [LV] => VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3: COMMENT 0x55b3a9fb8e50 <e45674> {g20}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9e1a630 <e50810> {g21} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:1: AND 0x55b3a9fb1230 <e50823> {g21} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:1:1: CONST 0x55b3a9fb0fa0 <e50819> {g21} @dt=0x55b3a99ffb00@(G/w32)  32'h3f
    1:2:3:1:2: SHIFTR 0x55b3aa004830 <e55018> {g21} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:1:2:1: VARREF 0x55b3a9e1a7c0 <e55009> {g21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x55b3a9e1a8e0 <e55010> {g21} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h1a
    1:2:3:2: VARREF 0x55b3a9e1abc0 <e50809> {g21} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [LV] => VAR 0x55b3a9ccf690 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3: ASSIGN 0x55b3a9e1b390 <e50827> {g23} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:1: AND 0x55b3a9fb1580 <e50840> {g23} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:1:1: CONST 0x55b3a9fb12f0 <e50836> {g23} @dt=0x55b3a99ffb00@(G/w32)  32'h3f
    1:2:3:1:2: VARREF 0x55b3a9e1b520 <e58501> {g23} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x55b3a9e1b920 <e50826> {g23} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [LV] => VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3: IF 0x55b3a9e1bf10 <e33576> {g25}
    1:2:3:1: EQ 0x55b3a9e1bbc0 <e50843> {g25} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:1: CONST 0x55b3a9e1bc80 <e50841> {g25} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h0
    1:2:3:1:2: CCAST 0x55b3aa03b6a0 <e61053#> {g24} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9e1bdf0 <e61048#> {g24} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x55b3a9ccf690 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2: ASSIGN 0x55b3a9e1bfe0 <e50846> {g26} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9e1c0a0 <e50844> {g26} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:2:2: VARREF 0x55b3a9e1c210 <e50845> {g26} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2: ASSIGN 0x55b3a9e1c330 <e50849> {g27} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9e1c3f0 <e50847> {g27} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55b3a9e1c560 <e50848> {g27} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2: ASSIGN 0x55b3a9e1c680 <e50852> {g28} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9e1c740 <e50850> {g28} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55b3a9e1c8b0 <e50851> {g28} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2: ASSIGN 0x55b3a9e1c9d0 <e50855> {g29} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9e1ca90 <e50853> {g29} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55b3a9e1cc00 <e50854> {g29} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2: ASSIGN 0x55b3a9e1cd20 <e50858> {g30} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9e1cde0 <e50856> {g30} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:2:2: VARREF 0x55b3a9e19570 <e50857> {g30} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2: ASSIGN 0x55b3a9e1cf50 <e50861> {g31} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9e1d010 <e50859> {g31} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55b3a9e19750 <e50860> {g31} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2: ASSIGN 0x55b3a9e1d180 <e50878> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: OR 0x55b3a9e1d240 <e50876> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1: OR 0x55b3a9e1d300 <e50872> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1: OR 0x55b3a9e1d3c0 <e50868> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1: EQ 0x55b3a9e1d480 <e50864> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x55b3a9e1d540 <e50862> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h18
    1:2:3:2:1:1:1:1:2: CCAST 0x55b3aa03b840 <e61062#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:1:1:1:2:1: VARREF 0x55b3a9e19930 <e61057#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:1:1:1:2: EQ 0x55b3a9e1d6b0 <e50867> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:2:1: CONST 0x55b3a9e1d770 <e50865> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h19
    1:2:3:2:1:1:1:2:2: CCAST 0x55b3aa03b9e0 <e61071#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:1:1:2:2:1: VARREF 0x55b3a9e19b10 <e61066#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:1:1:2: EQ 0x55b3a9e1d8e0 <e50871> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:2:1: CONST 0x55b3a9e1d9a0 <e50869> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h1a
    1:2:3:2:1:1:2:2: CCAST 0x55b3aa03bb80 <e61080#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:1:2:2:1: VARREF 0x55b3a9e19cf0 <e61075#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:1:2: EQ 0x55b3a9e1db10 <e50875> {g32} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:2:1: CONST 0x55b3a9e1dbd0 <e50873> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h1b
    1:2:3:2:1:2:2: CCAST 0x55b3aa03bd20 <e61089#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:2:2:1: VARREF 0x55b3a9e19ed0 <e61084#> {g32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:2: VARREF 0x55b3a9e1a0b0 <e50877> {g32} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2: ASSIGN 0x55b3a9e1dd40 <e50881> {g33} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:2:1: VARREF 0x55b3a9e1de00 <e50879> {g33} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:2: VARREF 0x55b3a9e1df20 <e50880> {g33} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3: IF 0x55b3a9e1e510 <e33589> {g49}
    1:2:3:3:1: EQ 0x55b3a9e1e1c0 <e50884> {g49} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:3:1:1: CONST 0x55b3a9e1e280 <e50882> {g49} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h9
    1:2:3:3:1:2: CCAST 0x55b3aa03bec0 <e61098#> {g24} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55b3a9e1e3f0 <e61093#> {g24} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x55b3a9ccf690 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:2: ASSIGN 0x55b3a9e1e5e0 <e50887> {g50} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55b3a9e1e6a0 <e50885> {g50} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:3:2:2: VARREF 0x55b3a9e1e810 <e50886> {g50} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55b3a9e1e930 <e50890> {g51} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55b3a9e1e9f0 <e50888> {g51} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55b3a9e1eb60 <e50889> {g51} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:2: ASSIGN 0x55b3a9e1ec80 <e50893> {g52} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55b3a9e1ed40 <e50891> {g52} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55b3a9e1eeb0 <e50892> {g52} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55b3a9e1efd0 <e50896> {g53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55b3a9e1f090 <e50894> {g53} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:3:2:2: VARREF 0x55b3a9e1f200 <e50895> {g53} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:2: ASSIGN 0x55b3a9e1f320 <e50899> {g54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55b3a9e1f3e0 <e50897> {g54} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55b3a9e1f550 <e50898> {g54} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:2: ASSIGN 0x55b3a9e1f670 <e50902> {g55} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55b3a9e1f730 <e50900> {g55} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55b3a9e1f8a0 <e50901> {g55} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:2: ASSIGN 0x55b3a9e1f9c0 <e50905> {g56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55b3a9e1fa80 <e50903> {g56} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55b3a9e1fbf0 <e50904> {g56} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55b3a9e1fd10 <e50908> {g57} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:3:2:1: CONST 0x55b3a9e1fdd0 <e50906> {g57} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h21
    1:2:3:3:2:2: VARREF 0x55b3a9e1ff40 <e50907> {g57} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3: IF 0x55b3a9e20530 <e33602> {g66}
    1:2:3:3:3:1: EQ 0x55b3a9e201e0 <e50911> {g66} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:3:3:1:1: CONST 0x55b3a9e202a0 <e50909> {g66} @dt=0x55b3a9de83c0@(G/wu32/6)  6'hf
    1:2:3:3:3:1:2: CCAST 0x55b3aa03c060 <e61107#> {g24} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:1: VARREF 0x55b3a9e20410 <e61102#> {g24} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x55b3a9ccf690 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9e20600 <e50914> {g67} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55b3a9e206c0 <e50912> {g67} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2: VARREF 0x55b3a9e20830 <e50913> {g67} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9e20950 <e50917> {g68} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55b3a9e20a10 <e50915> {g68} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2: VARREF 0x55b3a9e20b80 <e50916> {g68} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9e20ca0 <e50920> {g69} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55b3a9e20d60 <e50918> {g69} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2: VARREF 0x55b3a9e20ed0 <e50919> {g69} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9e20ff0 <e50923> {g70} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55b3a9e210b0 <e50921> {g70} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2: VARREF 0x55b3a9e21220 <e50922> {g70} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9e21340 <e50926> {g71} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55b3a9e21400 <e50924> {g71} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2: VARREF 0x55b3a9e21570 <e50925> {g71} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9e21690 <e50929> {g72} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55b3a9e21750 <e50927> {g72} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2: VARREF 0x55b3a9e218c0 <e50928> {g72} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9e219e0 <e50932> {g73} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55b3a9e21aa0 <e50930> {g73} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2: VARREF 0x55b3a9e21c10 <e50931> {g73} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55b3a9e21d30 <e50935> {g74} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:3:3:2:1: CONST 0x55b3a9e21df0 <e50933> {g74} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h3f
    1:2:3:3:3:2:2: VARREF 0x55b3a9e21f60 <e50934> {g74} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9e22080 <e50938> {g89} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:3:1: CONST 0x55b3a9e22140 <e50936> {g89} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9e222b0 <e50937> {g89} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9e223d0 <e50941> {g90} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:3:1: CONST 0x55b3a9e22490 <e50939> {g90} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9e22600 <e50940> {g90} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9e22720 <e50944> {g91} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:3:1: CONST 0x55b3a9e227e0 <e50942> {g91} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9e22950 <e50943> {g91} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9e22a70 <e50947> {g92} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:3:1: CONST 0x55b3a9e22b30 <e50945> {g92} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9e22ca0 <e50946> {g92} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9e22dc0 <e50950> {g93} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:3:1: CONST 0x55b3a9e22e80 <e50948> {g93} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9e22ff0 <e50949> {g93} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9e23110 <e50953> {g94} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:3:1: CONST 0x55b3a9e231d0 <e50951> {g94} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9e23340 <e50952> {g94} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9e23460 <e50956> {g95} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:3:3:3:1: CONST 0x55b3a9e23520 <e50954> {g95} @dt=0x55b3a9de9030@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9e23690 <e50955> {g95} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3: ASSIGN 0x55b3a9e237b0 <e50959> {g96} @dt=0x55b3a9de83c0@(G/wu32/6)
    1:2:3:3:3:3:1: CONST 0x55b3a9e23870 <e50957> {g96} @dt=0x55b3a9de83c0@(G/wu32/6)  6'h0
    1:2:3:3:3:3:2: VARREF 0x55b3a9e239e0 <e50958> {g96} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3: COMMENT 0x55b3a9fb8f30 <e45682> {l15}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9bd2a70 <e45684> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9dc1a90 <e32165> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: AND 0x55b3aa01ff10 <e58535> {l16} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1:1: CONST 0x55b3aa01fc80 <e58527> {l16} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:1:1:2: CCAST 0x55b3aa03c200 <e61116#> {l16} @dt=0x55b3a9de8290@(G/wu32/2) sz32
    1:2:3:1:1:2:1: VARREF 0x55b3a9bd38c0 <e61111#> {l16} @dt=0x55b3a9de8290@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:2: COND 0x55b3a9dcc0b0 <e32162> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:2:1: AND 0x55b3a9fb18d0 <e50976> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x55b3a9fb1640 <e50972> {l16} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2:1:2: CCAST 0x55b3aa03c3a0 <e61126#> {l16} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55b3a9bd2d70 <e61120#> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:2:2: VARREF 0x55b3a9bd2b30 <e32123> {l20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55b3a9cbab20 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3:1:2:3: VARREF 0x55b3a9bd2830 <e32124> {l19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x55b3a9dc16a0 <e32163> {l18} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:3:1: AND 0x55b3a9fb1c20 <e50991> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x55b3a9fb1990 <e50987> {l16} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:3:1:2: CCAST 0x55b3aa03c540 <e61136#> {l16} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55b3a9bd1c20 <e61130#> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:3:2: VARREF 0x55b3a9bd19e0 <e32146> {l18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:1:3:3: VARREF 0x55b3a9bd16e0 <e32147> {l17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x55b3a9cb8120 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3:2: VARREF 0x55b3a9bd2c50 <e18444> {l20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: COMMENT 0x55b3a9fbcf40 <e45690> {l15}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9bd5920 <e45692> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9dc2a60 <e32234> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: AND 0x55b3aa020340 <e58571> {l16} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1:1: CONST 0x55b3aa0200b0 <e58563> {l16} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:1:1:2: CCAST 0x55b3aa03c6e0 <e61145#> {l16} @dt=0x55b3a9de8290@(G/wu32/2) sz32
    1:2:3:1:1:2:1: VARREF 0x55b3a9def490 <e61140#> {l16} @dt=0x55b3a9de8290@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:2: COND 0x55b3a9dc2280 <e32231> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:2:1: AND 0x55b3a9de4780 <e51021> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x55b3a9fb2030 <e51017> {l16} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2:1:2: CCAST 0x55b3aa03c880 <e61155#> {l16} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55b3a9bd5c20 <e61149#> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:2:2: VARREF 0x55b3a9bd59e0 <e32192> {l20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55b3a9cba9a0 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3:1:2:3: VARREF 0x55b3a9bd56e0 <e32193> {l19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x55b3a9dc2670 <e32232> {l18} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:3:1: AND 0x55b3a9de4ad0 <e51036> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x55b3a9de4840 <e51032> {l16} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:3:1:2: CCAST 0x55b3aa03ca20 <e61165#> {l16} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55b3a9bd4a90 <e61159#> {l16} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:3:2: VARREF 0x55b3a9bd4850 <e32215> {l18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:1:3:3: VARREF 0x55b3a9bd4550 <e32216> {l17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x55b3a9cb82a0 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3:2: VARREF 0x55b3a9bd5b00 <e18444> {l20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3: COMMENT 0x55b3a9fbd020 <e45698> {i28}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9e4b900 <e51088> {i48} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: AND 0x55b3a9e4b9c0 <e51086> {i48} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: OR 0x55b3a9e4ba80 <e51084> {i48} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: EQ 0x55b3a9e4bb40 <e51053> {i48} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x55b3a9de5170 <e51066> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:1:1:1: CONST 0x55b3a9de4ee0 <e51062> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2: SHIFTR 0x55b3aa005530 <e55152> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: VARREF 0x55b3a9f15c40 <e55143> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2: CONST 0x55b3a9f15d90 <e55144> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: CCAST 0x55b3aa03cbc0 <e61174#> {i48} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55b3a9e4bd20 <e61169#> {i48} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:2: EQ 0x55b3a9e4be40 <e51070> {i48} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:2:1: AND 0x55b3a9de54c0 <e51083> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:2:1:1: CONST 0x55b3a9de5230 <e51079> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2: SHIFTR 0x55b3aa0056d0 <e55168> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: VARREF 0x55b3a9f1aec0 <e55159> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2: CONST 0x55b3a9f1b010 <e55160> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:1:1:2:2: CCAST 0x55b3aa03cd60 <e61183#> {i48} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:2:2:1: VARREF 0x55b3a9e4c020 <e61178#> {i48} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:2: CCAST 0x55b3aa03cf00 <e61192#> {i48} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9e4c140 <e61187#> {i48} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x55b3a9e4c260 <e51087> {i48} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: ASSIGN 0x55b3a9e4d920 <e51169> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: OR 0x55b3a9e4d9e0 <e51167> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: AND 0x55b3a9e4daa0 <e51127> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55b3a9e4db60 <e51091> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55b3aa03d0a0 <e61201#> {i56} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55b3a9e4dc20 <e61196#> {i56} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:1:1:2: CCAST 0x55b3aa03d240 <e61210#> {i56} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55b3a9e4dd40 <e61205#> {i56} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3:1:1:2: OR 0x55b3a9e4de60 <e51126> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:2:1: EQ 0x55b3a9e4df20 <e51095> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:2:1:1: CCAST 0x55b3aa03d3e0 <e61219#> {i56} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:2:1:1:1: VARREF 0x55b3a9e4dfe0 <e61214#> {i56} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:1:1:2:1:2: AND 0x55b3a9de5810 <e51108> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: CONST 0x55b3a9de5580 <e51104> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2:2: SHIFTR 0x55b3aa005870 <e55184> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:2:1:2:2:1: VARREF 0x55b3a9f16180 <e55175> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2:2: CONST 0x55b3a9f162d0 <e55176> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:1:1:2:2: EQ 0x55b3a9e4e280 <e51112> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:2:2:1: CCAST 0x55b3aa03d580 <e61228#> {i56} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:1:2:2:1:1: VARREF 0x55b3a9e4e340 <e61223#> {i56} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:1:1:2:2:2: AND 0x55b3a9de5b60 <e51125> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:2:2:2:1: CONST 0x55b3a9de58d0 <e51121> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:1:2:2:2:2: SHIFTR 0x55b3aa005a10 <e55200> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:1:2:2:2:2:1: VARREF 0x55b3a9f1b400 <e55191> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:2:2:2:2: CONST 0x55b3a9f1b550 <e55192> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:1:2: AND 0x55b3a9e4e5e0 <e51166> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b3a9e4e6a0 <e51130> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b3aa03d720 <e61237#> {i56} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b3a9e4e760 <e61232#> {i56} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:2:1:2: CCAST 0x55b3aa03d8c0 <e61246#> {i56} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55b3a9e4e8b0 <e61241#> {i56} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55b3a9cb9620 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3:1:2:2: OR 0x55b3a9e4ea10 <e51165> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1: EQ 0x55b3a9e4ead0 <e51134> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1:1: CCAST 0x55b3aa03da60 <e61255#> {i56} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:2:2:1:1:1: VARREF 0x55b3a9e4eb90 <e61250#> {i56} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: AND 0x55b3a9fa62c0 <e51147> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:1:2:1: CONST 0x55b3a9fa6030 <e51143> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:2:2:1:2:2: SHIFTR 0x55b3aa005bb0 <e55216> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:1:2:2:1: VARREF 0x55b3a9f16700 <e55207> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:2:2:2: CONST 0x55b3a9f16850 <e55208> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:1:2:2:2: EQ 0x55b3a9e4ee30 <e51151> {i56} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:2:1: CCAST 0x55b3aa03dc00 <e61264#> {i56} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:2:2:2:1:1: VARREF 0x55b3a9e4eef0 <e61259#> {i56} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:2:2: AND 0x55b3a9fa6610 <e51164> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:2:2:1: CONST 0x55b3a9fa6380 <e51160> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:2: SHIFTR 0x55b3aa005d50 <e55232> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:2:2:2:1: VARREF 0x55b3a9f1b980 <e55223> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2: CONST 0x55b3a9f1bad0 <e55224> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55b3a9e4f190 <e51168> {i56} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: ASSIGN 0x55b3a9e4f2f0 <e51174> {i59} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: OR 0x55b3a9e4f3b0 <e51172> {i59} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b3aa03dda0 <e61273#> {i59} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9e4f470 <e61268#> {i59} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: CCAST 0x55b3aa03df40 <e61282#> {i59} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9e4f5d0 <e61277#> {i59} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x55b3a9e4f730 <e51173> {i59} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__stall_fetch [LV] => VAR 0x55b3a9cbafa0 <e17220> {c126} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3: ASSIGN 0x55b3a9e4f880 <e51179> {i60} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: OR 0x55b3a9e4f940 <e51177> {i60} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b3aa03e0e0 <e61291#> {i60} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9e4fa00 <e61286#> {i60} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: CCAST 0x55b3aa03e280 <e61300#> {i60} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9e4fb60 <e61295#> {i60} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x55b3a9e4fcc0 <e51178> {i60} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__stall_decode [LV] => VAR 0x55b3a9cbb120 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3: ASSIGN 0x55b3a9e4fe10 <e51184> {i61} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: OR 0x55b3a9e4fed0 <e51182> {i61} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b3aa03e420 <e61309#> {i61} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9e4ff90 <e61304#> {i61} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: CCAST 0x55b3aa03e5c0 <e61318#> {i61} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9e500f0 <e61313#> {i61} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x55b3a9e50250 <e51183> {i61} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [LV] => VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3: ASSIGNW 0x55b3a9d9f160 <e45122> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9d9f220 <e18409> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CCAST 0x55b3aa03e760 <e61327#> {k13} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9d9f2e0 <e61322#> {k13} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x55b3a9cb7b20 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3:1:2: VARREF 0x55b3a9d9f430 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x55b3a9cb91a0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3:1:3: VARREF 0x55b3a9d9f580 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3:2: VARREF 0x55b3a9d9f6d0 <e18410> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [LV] => VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: COMMENT 0x55b3a9fbd100 <e45706> {e29}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9e25000 <e45708> {e30} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: CONST 0x55b3a9e250c0 <e20483> {e30} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2: VARREF 0x55b3a9e25230 <e17591> {e30} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: IF 0x55b3a9e287b0 <e33671> {e32}
    1:2:3:1: AND 0x55b3aa025b30 <e59124> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CONST 0x55b3aa0258a0 <e59116> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:3:1:2: CCAST 0x55b3aa03e900 <e61336#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9e283b0 <e61331#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2: ASSIGN 0x55b3a9e28fa0 <e33677> {e65} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: COND 0x55b3a9e29060 <e32609> {e65} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1: AND 0x55b3aa022d20 <e58833> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1:1: CONST 0x55b3aa022a90 <e58825> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h10
    1:2:3:2:1:1:2: CCAST 0x55b3aa03eaa0 <e61345#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:1:2:1: VARREF 0x55b3a9e291f0 <e61340#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2: COND 0x55b3a9e295f0 <e32606> {e65} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:2:1: AND 0x55b3aa020fd0 <e58644> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:2:1:1: CONST 0x55b3aa020d40 <e58636> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h8
    1:2:3:2:1:2:1:2: CCAST 0x55b3aa03ec40 <e61354#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:2:1:2:1: VARREF 0x55b3a9e29780 <e61349#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2: COND 0x55b3a9e29b80 <e32337> {e65} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:2:2:1: AND 0x55b3aa020ba0 <e58622> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:2:2:1:1: CONST 0x55b3aa020910 <e58614> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:2:1:2:2:1:2: CCAST 0x55b3aa03ede0 <e61363#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:2:2:1:2:1: VARREF 0x55b3a9e29d10 <e61358#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:2: COND 0x55b3a9e2a110 <e32321> {e65} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:2:2:2:1: AND 0x55b3aa020770 <e58600> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:2:2:2:1:1: CONST 0x55b3aa0204e0 <e58592> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:2:1:2:2:2:1:2: CCAST 0x55b3aa03ef80 <e61372#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:2:2:2:1:2:1: VARREF 0x55b3a9e2a2a0 <e61367#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:2:2: COND 0x55b3a9e2a6a0 <e32305> {e65} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:2:2:2:2:1: AND 0x55b3a9fa6960 <e51210> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:1:2:2:2:2:1:1: CONST 0x55b3a9fa66d0 <e51206> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:2:1:2: CCAST 0x55b3aa03f120 <e61382#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:2:2:2:2:1:2:1: VARREF 0x55b3a9e2a830 <e61376#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:2:2:2: VARREF 0x55b3a9e2ac30 <e32289> {e65} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:2:2:2:2:3: CONST 0x55b3a9e2ad50 <e32290> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:2:2:2:3: CONST 0x55b3a9e2aec0 <e32306> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:2:2:3: CONST 0x55b3a9e2b030 <e32322> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:2:3: CONST 0x55b3a9e2b1a0 <e32338> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:3: COND 0x55b3a9e2b310 <e32607> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:1: AND 0x55b3aa0228f0 <e58811> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:1:1: CONST 0x55b3aa022660 <e58803> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h8
    1:2:3:2:1:3:1:2: CCAST 0x55b3aa03f2c0 <e61391#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:3:1:2:1: VARREF 0x55b3a9e2b4a0 <e61386#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2: COND 0x55b3a9e2b8a0 <e32590> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:2:1: AND 0x55b3aa021830 <e58695> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:2:1:1: CONST 0x55b3aa0215a0 <e58687> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:2:1:3:2:1:2: CCAST 0x55b3aa03f460 <e61400#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:3:2:1:2:1: VARREF 0x55b3a9e2ba30 <e61395#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:2: CONST 0x55b3a9e2be30 <e32413> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:3:2:3: COND 0x55b3a9e2bfa0 <e32414> {e64} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:2:3:1: AND 0x55b3aa021400 <e58673> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:2:3:1:1: CONST 0x55b3aa021170 <e58665> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:2:1:3:2:3:1:2: CCAST 0x55b3aa03f600 <e61409#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:3:2:3:1:2:1: VARREF 0x55b3a9e2c130 <e61404#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:3:2: COND 0x55b3a9e2c530 <e32397> {e64} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:2:3:2:1: AND 0x55b3a9fa76a0 <e51272> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:1:3:2:3:2:1:1: CONST 0x55b3a9fa7410 <e51268> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:1:2: CCAST 0x55b3aa03f7a0 <e61419#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:3:2:3:2:1:2:1: VARREF 0x55b3a9e2c6c0 <e61413#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:3:2:2: COND 0x55b3a9e2cb70 <e32381> {e64} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:2:3:2:2:1: LT 0x55b3a9e2cc30 <e51258> {e64} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:3:2:3:2:2:1:1: VARREF 0x55b3a9e2ccf0 <e17880> {e64} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:2:1:2: VARREF 0x55b3a9e2ce40 <e17881> {e64} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:2:2: CONST 0x55b3a9e2cf90 <e19323> {e64} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:2:3: CONST 0x55b3a9e2d140 <e19335> {e64} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:2:3: COND 0x55b3a9e2d2f0 <e32382> {e63} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:2:3:2:3:1: LTS 0x55b3a9e2d3b0 <e51259> {e63} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:3:2:3:2:3:1:1: VARREF 0x55b3a9e2d470 <e17846> {e63} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:3:1:2: VARREF 0x55b3a9e2d5c0 <e17847> {e63} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:3:2: CONST 0x55b3a9e2d710 <e19275> {e63} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:3:3: CONST 0x55b3a9e2d8c0 <e19287> {e63} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:3: CONST 0x55b3a9e2da70 <e32398> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2:1:3:3: COND 0x55b3a9e2dc20 <e32591> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:1: AND 0x55b3aa0224c0 <e58789> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:1:1: CONST 0x55b3aa022230 <e58781> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:2:1:3:3:1:2: CCAST 0x55b3aa03f940 <e61428#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:3:3:1:2:1: VARREF 0x55b3a9e2ddb0 <e61423#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2: COND 0x55b3a9e2e260 <e32574> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:1: AND 0x55b3aa021c60 <e58731> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:1:1: CONST 0x55b3aa0219d0 <e58723> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:2:1:3:3:2:1:2: CCAST 0x55b3aa03fae0 <e61437#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:3:3:2:1:2:1: VARREF 0x55b3a9e2e3f0 <e61432#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:2: COND 0x55b3a9e2e8a0 <e32489> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:2:1: AND 0x55b3a9fa9070 <e51317> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:1:3:3:2:2:1:1: CONST 0x55b3a9fa8de0 <e51313> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:2:1:2: CCAST 0x55b3aa03fc80 <e61447#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:3:3:2:2:1:2:1: VARREF 0x55b3a9e2ea30 <e61441#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:2:2: NOT 0x55b3a9e2eee0 <e32450> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:2:2:1: OR 0x55b3a9e2efa0 <e17841> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:2:2:1:1: VARREF 0x55b3a9e2f060 <e17839> {e62} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:2:1:2: VARREF 0x55b3a9e2f1b0 <e17840> {e62} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:3: XNOR 0x55b3a9e2f300 <e32451> {e61} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:2:3:1: VARREF 0x55b3a9e2f3c0 <e17833> {e61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:3:2: VARREF 0x55b3a9e2f510 <e17834> {e61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:3: COND 0x55b3a9e2f660 <e32490> {e60} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:3:1: AND 0x55b3a9fa93c0 <e51332> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:1:3:3:2:3:1:1: CONST 0x55b3a9fa9130 <e51328> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:3:1:2: CCAST 0x55b3aa03fe20 <e61457#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:3:3:2:3:1:2:1: VARREF 0x55b3a9e2f7f0 <e61451#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:3:2: OR 0x55b3a9e2fca0 <e32473> {e60} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:3:2:1: VARREF 0x55b3a9e2fd60 <e17827> {e60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:2:2: VARREF 0x55b3a9e2feb0 <e17828> {e60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:3: AND 0x55b3a9e30000 <e32474> {e59} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:2:3:3:1: VARREF 0x55b3a9e300c0 <e17821> {e59} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:3:2: VARREF 0x55b3a9e30210 <e17822> {e59} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3: COND 0x55b3a9e30360 <e32575> {e58} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:3:1: AND 0x55b3aa022090 <e58767> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:3:1:1: CONST 0x55b3aa021e00 <e58759> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:2:1:3:3:3:1:2: CCAST 0x55b3aa03ffc0 <e61466#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:3:3:3:1:2:1: VARREF 0x55b3a9e304f0 <e61461#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:2: COND 0x55b3a9e309a0 <e32558> {e58} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:3:2:1: AND 0x55b3a9fa9a60 <e51362> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:1:3:3:3:2:1:1: CONST 0x55b3a9fa97d0 <e51358> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:2:1:2: CCAST 0x55b3aa040160 <e61476#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:3:3:3:2:1:2:1: VARREF 0x55b3a9e30b30 <e61470#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:2:2: SUB 0x55b3a9e30fe0 <e32519> {e58} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:3:2:2:1: VARREF 0x55b3a9e310a0 <e17815> {e58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:2:2: VARREF 0x55b3a9e311f0 <e17816> {e58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:3: SUB 0x55b3a9e31340 <e32520> {e57} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:3:2:1:3:3:3:2:3:1: VARREF 0x55b3a9e31400 <e17809> {e57} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:3:2: VARREF 0x55b3a9e31550 <e17810> {e57} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:3: COND 0x55b3a9e316a0 <e32559> {e56} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:3:3:1: AND 0x55b3a9fa9db0 <e51377> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:1:3:3:3:3:1:1: CONST 0x55b3a9fa9b20 <e51373> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:3:1:2: CCAST 0x55b3aa040300 <e61486#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:3:3:3:3:1:2:1: VARREF 0x55b3a9e31830 <e61480#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:3:2: ADD 0x55b3a9e31ce0 <e32542> {e56} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:3:3:3:3:2:1: VARREF 0x55b3a9e31da0 <e17803> {e56} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:2:2: VARREF 0x55b3a9e31ef0 <e17804> {e56} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:3: ADD 0x55b3a9e32040 <e32543> {e55} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:3:2:1:3:3:3:3:3:1: VARREF 0x55b3a9e32100 <e17797> {e55} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:3:2: VARREF 0x55b3a9e32250 <e17798> {e55} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2: VARREF 0x55b3a9e323a0 <e17915> {e65} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3: IF 0x55b3a9e343f0 <e33697> {e32}
    1:2:3:3:1: AND 0x55b3aa025700 <e59102> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:1:1: CONST 0x55b3aa025470 <e59094> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h10
    1:2:3:3:1:2: CCAST 0x55b3aa0404a0 <e61495#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55b3a9e33f60 <e61490#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2: IF 0x55b3a9e37380 <e33727> {e32}
    1:2:3:3:2:1: AND 0x55b3aa0239b0 <e58899> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:2:1:1: CONST 0x55b3aa023720 <e58891> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h8
    1:2:3:3:2:1:2: CCAST 0x55b3aa040640 <e61504#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55b3a9e36ed0 <e61499#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:2: IF 0x55b3a9e3b310 <e33767> {e32}
    1:2:3:3:2:2:1: AND 0x55b3aa023150 <e58855> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:2:2:1:1: CONST 0x55b3aa022ec0 <e58847> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:3:2:2:1:2: CCAST 0x55b3aa0407e0 <e61513#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:2:2:1:2:1: VARREF 0x55b3a9e3ae60 <e61508#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2: ASSIGN 0x55b3a9e3b400 <e33768> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:2:2:2:1: CONST 0x55b3a9e3b4c0 <e20590> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:3:2:2:2:2: VARREF 0x55b3a9e3b670 <e17929> {e66} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3:2:3: ASSIGN 0x55b3a9e40990 <e33799> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:2:3:1: COND 0x55b3a9e40a50 <e32789> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:2:3:1:1: AND 0x55b3aa023580 <e58877> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:2:3:1:1:1: CONST 0x55b3aa0232f0 <e58869> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:3:2:3:1:1:2: CCAST 0x55b3aa040980 <e61522#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:2:3:1:1:2:1: VARREF 0x55b3a9e40be0 <e61517#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:3:1:2: CONST 0x55b3a9e40fe0 <e32786> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:3:2:3:1:3: VARREF 0x55b3a9e41150 <e32787> {e44} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:2:3:2: VARREF 0x55b3a9e41270 <e17929> {e66} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3:3: ASSIGN 0x55b3a9e41390 <e33800> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1: COND 0x55b3a9e41450 <e33052> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:1: AND 0x55b3aa0252d0 <e59080> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:1:1: CONST 0x55b3aa025040 <e59072> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h8
    1:2:3:3:3:1:1:2: CCAST 0x55b3aa040b20 <e61531#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:3:1:1:2:1: VARREF 0x55b3a9e415e0 <e61526#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2: COND 0x55b3a9e419e0 <e33049> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:2:1: AND 0x55b3aa024210 <e58943> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:2:1:1: CONST 0x55b3aa023f80 <e58935> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:3:3:1:2:1:2: CCAST 0x55b3aa040cc0 <e61540#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:1:2:1: VARREF 0x55b3a9e41b70 <e61535#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:2: CONST 0x55b3a9e41f70 <e32872> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:3:3:1:2:3: COND 0x55b3a9e420e0 <e32873> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:2:3:1: AND 0x55b3aa023de0 <e58921> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:2:3:1:1: CONST 0x55b3aa023b50 <e58913> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:3:3:1:2:3:1:2: CCAST 0x55b3aa040e60 <e61549#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:3:1:2:1: VARREF 0x55b3a9e42270 <e61544#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:3:2: CONST 0x55b3a9e42670 <e32856> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:3:3:1:2:3:3: VARREF 0x55b3a9e427e0 <e32857> {e40} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3: COND 0x55b3a9e42900 <e33050> {e38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:1: AND 0x55b3aa024ea0 <e59058> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:1:1: CONST 0x55b3aa024c10 <e59050> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:3:3:1:3:1:2: CCAST 0x55b3aa041000 <e61558#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:1:2:1: VARREF 0x55b3a9e42a90 <e61553#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2: COND 0x55b3a9e42e90 <e33033> {e38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:2:1: AND 0x55b3aa024640 <e59000> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:2:1:1: CONST 0x55b3aa0243b0 <e58992> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:3:3:1:3:2:1:2: CCAST 0x55b3aa0411a0 <e61567#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:2:1:2:1: VARREF 0x55b3a9e43020 <e61562#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2: COND 0x55b3a9e43420 <e32948> {e38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:2:2:1: AND 0x55b3a9f9edf0 <e51557> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:1: CONST 0x55b3a9f9eb60 <e51553> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2:1:2: CCAST 0x55b3aa041340 <e61577#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:3:3:1:3:2:2:1:2:1: VARREF 0x55b3a9e435b0 <e61571#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2:2: SHIFTR 0x55b3a9e439b0 <e32909> {e38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:2:2:2:1: VARREF 0x55b3a9e43a70 <e17661> {e38} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2: AND 0x55b3a9fca130 <e51529> {e38} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:2:2:1: CONST 0x55b3a9fc9ea0 <e51525> {e38} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:2:2:2: VARREF 0x55b3a9e43c60 <e58959> {e38} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3: SHIFTR 0x55b3a9e44060 <e32910> {e37} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:2:2:3:1: VARREF 0x55b3a9e44120 <e17644> {e37} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2: AND 0x55b3a9f9eaa0 <e51544> {e37} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:3:2:1: CONST 0x55b3a9fca1f0 <e51540> {e37} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:3:2:2: VARREF 0x55b3a9e44310 <e58966> {e37} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:3: COND 0x55b3a9e44710 <e32949> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:2:3:1: AND 0x55b3a9f9f490 <e51587> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:1: CONST 0x55b3a9f9f200 <e51583> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:3:1:2: CCAST 0x55b3aa0414e0 <e61587#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:3:3:1:3:2:3:1:2:1: VARREF 0x55b3a9e448a0 <e61581#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:3:2: CONST 0x55b3a9e44ca0 <e32932> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:3: SHIFTL 0x55b3a9e44e10 <e32933> {e36} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:2:3:3:1: VARREF 0x55b3a9e44ed0 <e17627> {e36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2: AND 0x55b3a9f9f140 <e51574> {e36} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:2:3:3:2:1: CONST 0x55b3a9f9eeb0 <e51570> {e36} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:3:3:2:2: VARREF 0x55b3a9e450c0 <e58980> {e36} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3: COND 0x55b3a9e454c0 <e33034> {e35} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:3:1: AND 0x55b3aa024a70 <e59036> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:3:1:1: CONST 0x55b3aa0247e0 <e59028> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:3:3:1:3:3:1:2: CCAST 0x55b3aa041680 <e61596#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:3:1:2:1: VARREF 0x55b3a9e45650 <e61591#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2: COND 0x55b3a9e45a50 <e33017> {e35} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:3:2:1: AND 0x55b3a9f9fe80 <e51632> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:1: CONST 0x55b3a9f9fbf0 <e51628> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2:1:2: CCAST 0x55b3aa041820 <e61606#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:3:3:1:3:3:2:1:2:1: VARREF 0x55b3a9e45be0 <e61600#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2:2: SHIFTR 0x55b3a9e45fe0 <e32978> {e35} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:3:2:2:1: VARREF 0x55b3a9e460a0 <e17621> {e35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2: AND 0x55b3a9f9fb30 <e51619> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:1: CONST 0x55b3a9f9f8a0 <e51615> {e21} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:2:2:2:2: SHIFTR 0x55b3aa009490 <e55806> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:2:1: VARREF 0x55b3a9f0e160 <e55797> {e21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2:2:2: CONST 0x55b3a9f0e2b0 <e55798> {e21} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:2:3: CONST 0x55b3a9e462e0 <e32979> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3: COND 0x55b3a9e46450 <e33018> {e34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:3:3:1: AND 0x55b3a9fa0870 <e51677> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:1: CONST 0x55b3a9fa05e0 <e51673> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:3:1:2: CCAST 0x55b3aa0419c0 <e61616#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:3:3:1:3:3:3:1:2:1: VARREF 0x55b3a9e465e0 <e61610#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:3:2: SHIFTR 0x55b3a9e469e0 <e33001> {e34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:3:3:2:1: VARREF 0x55b3a9e46aa0 <e17615> {e34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2: AND 0x55b3a9fa01d0 <e51649> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:1: CONST 0x55b3a9f9ff40 <e51645> {e21} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:2:2:2: SHIFTR 0x55b3aa0097d0 <e55839> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:2:1: VARREF 0x55b3a9f0e660 <e55830> {e21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2:2:2: CONST 0x55b3a9f0e7b0 <e55831> {e21} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:3:3: SHIFTL 0x55b3a9e46ce0 <e33002> {e33} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:3:3:1:3:3:3:3:1: VARREF 0x55b3a9e46da0 <e17609> {e33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2: AND 0x55b3a9fa0520 <e51664> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:1: CONST 0x55b3a9fa0290 <e51660> {e21} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:3:2:2: SHIFTR 0x55b3aa009970 <e55855> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:2:1: VARREF 0x55b3a9f0eb80 <e55846> {e21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2:2:2: CONST 0x55b3a9f0ecd0 <e55847> {e21} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h6
    1:2:3:3:3:2: VARREF 0x55b3a9e46fe0 <e17929> {e66} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: COMMENT 0x55b3a9fbd1e0 <e45714> {e29}  ALWAYS
    1:2:3: ASSIGN 0x55b3a9e25350 <e45716> {e31} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:1: CONST 0x55b3a9e25410 <e20493> {e31} @dt=0x55b3a9a90910@(G/w64)  64'h0
    1:2:3:2: VARREF 0x55b3a9e25580 <e17605> {e31} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: IF 0x55b3a9e26410 <e33646> {e32}
    1:2:3:1: AND 0x55b3a9fa36d0 <e51879> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:1: CONST 0x55b3a9fa3440 <e51875> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x55b3a9f0fe80 <e51876> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:2:1: SHIFTR 0x55b3aa009b10 <e55872> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b3aa041b60 <e61625#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b3a9e26010 <e61620#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:1:2:1:2: CONST 0x55b3a9e26130 <e55863> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:3:2: IF 0x55b3a9e353d0 <e39488> {e32}
    1:2:3:2:1: AND 0x55b3aa026ce0 <e59246> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1: CONST 0x55b3aa026a50 <e59238> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h10
    1:2:3:2:1:2: CCAST 0x55b3aa041d00 <e61634#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:1:2:1: VARREF 0x55b3a9e34f20 <e61629#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2: IF 0x55b3a9e37b80 <e33732> {e32}
    1:2:3:2:2:1: AND 0x55b3aa0268b0 <e59224> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:1:1: CONST 0x55b3aa026620 <e59216> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h8
    1:2:3:2:2:1:2: CCAST 0x55b3aa041ea0 <e61643#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:2:1:2:1: VARREF 0x55b3a9e376f0 <e61638#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2: IF 0x55b3a9e39320 <e33747> {e32}
    1:2:3:2:2:2:1: AND 0x55b3a9fa2ce0 <e51840> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:2:2:1:1: CONST 0x55b3a9fa2a50 <e51836> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:2:2:1:2: NOT 0x55b3a9f0ff40 <e51837> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:2:2:1:2:1: SHIFTR 0x55b3aa009ff0 <e55923> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:2:2:1:2:1:1: CCAST 0x55b3aa042040 <e61652#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:2:2:1:2:1:1:1: VARREF 0x55b3a9e38ea0 <e61647#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:1:2:1:2: CONST 0x55b3a9e38fc0 <e55914> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:2:2:2:2: IF 0x55b3a9e3bec0 <e39478> {e32}
    1:2:3:2:2:2:2:1: AND 0x55b3aa026480 <e59202> {e32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:2:2:1:1: CONST 0x55b3aa0261f0 <e59194> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:2:2:2:2:1:2: CCAST 0x55b3aa0421e0 <e61661#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6) sz32
    1:2:3:2:2:2:2:1:2:1: VARREF 0x55b3a9e3ba10 <e61656#> {e32} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2: IF 0x55b3a9e3d6c0 <e33788> {e32}
    1:2:3:2:2:2:2:2:1: AND 0x55b3a9fa1c50 <e51769> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1: CONST 0x55b3a9fa19c0 <e51765> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:2: CCAST 0x55b3aa042380 <e61671#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:2:2:2:1:2:1: VARREF 0x55b3a9e3d230 <e61665#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:2: ASSIGN 0x55b3a9e19390 <e33794> {e52} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:2:1: SHIFTL 0x55b3aa00a8a0 <e59154> {e52} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:2:1:1: CCAST 0x55b3aa00a4d0 <e55978> {e52} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:2:2:1:1:1: CCAST 0x55b3aa042520 <e61680#> {e52} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:2:2:1:1:1:1: DIV 0x55b3a9e3e080 <e61675#> {e52} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x55b3a9e3e140 <e17754> {e52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:1:1:1:2: VARREF 0x55b3a9e3e260 <e17755> {e52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:2: CONST 0x55b3aa00a650 <e55979> {e52} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:3:2:2:2:2:2:2:2: VARREF 0x55b3a9e3e4f0 <e17772> {e52} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:2: ASSIGN 0x55b3a9e3e610 <e53063> {e53} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:2:1: ADD 0x55b3aa029a40 <e59497> {e53} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:2:1:1: VARREF 0x55b3aa029b00 <e17774> {e53} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:2:1:2: CCAST 0x55b3aa029c20 <e55999> {e53} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:2:2:1:2:1: CCAST 0x55b3aa0426c0 <e61689#> {e53} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:2:2:1:2:1:1: MODDIV 0x55b3aa029ce0 <e61684#> {e53} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:2:2:2:2:1:2:1:1:1: VARREF 0x55b3aa029da0 <e17787> {e53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:2:1:1:2: VARREF 0x55b3aa029ef0 <e17788> {e53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:2: VARREF 0x55b3a9e3ec70 <e17794> {e53} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3: ASSIGN 0x55b3a9e3ed90 <e33796> {e48} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:3:1: SHIFTL 0x55b3aa00af90 <e59175> {e48} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:3:1:1: CCAST 0x55b3aa00abc0 <e56019> {e48} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:2:3:1:1:1: CCAST 0x55b3aa042860 <e61699#> {e48} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:2:3:1:1:1:1: DIVS 0x55b3a9e3ef10 <e61693#> {e48} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:3:2:2:2:2:2:3:1:1:1:1:1: VARREF 0x55b3a9e3efd0 <e17711> {e48} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:1:1:1:2: VARREF 0x55b3a9e3f0f0 <e17712> {e48} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:2: CONST 0x55b3aa00ad40 <e56020> {e48} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:3:2:2:2:2:2:3:2: VARREF 0x55b3a9e3f380 <e17729> {e48} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3: ASSIGN 0x55b3a9e3f4a0 <e53080> {e49} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:3:1: ADD 0x55b3aa02a0a0 <e59499> {e49} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:2:3:1:1: VARREF 0x55b3aa02a160 <e17731> {e49} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3:1:2: CCAST 0x55b3aa02a2c0 <e56040> {e49} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:2:3:1:2:1: CCAST 0x55b3aa042a00 <e61709#> {e49} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:2:3:1:2:1:1: MODDIVS 0x55b3aa02a380 <e61703#> {e49} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:3:2:2:2:2:2:3:1:2:1:1:1: VARREF 0x55b3aa02a440 <e17744> {e49} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:2:1:1:2: VARREF 0x55b3aa02a590 <e17745> {e49} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:2: VARREF 0x55b3a9e3fb00 <e17751> {e49} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:3: ASSIGN 0x55b3a9e3fc20 <e33798> {e46} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:3:1: COND 0x55b3a9e3fce0 <e32667> {e46} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:3:1:1: AND 0x55b3a9fa2640 <e51814> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)
    1:2:3:2:2:2:2:3:1:1:1: CONST 0x55b3a9fa23b0 <e51810> {e32} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:1:2: CCAST 0x55b3aa042ba0 <e61719#> {e32} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:2:2:3:1:1:2:1: VARREF 0x55b3a9e3fe70 <e61713#> {e32} @dt=0x55b3a9de6800@(G/nwu32/1)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:3:1:2: MUL 0x55b3a9e40270 <e32664> {e46} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:3:1:2:1: CCAST 0x55b3aa00b450 <e56066> {e24} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:2:1:1: CCAST 0x55b3aa042d40 <e61728#> {e24} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:3:1:2:1:1:1: VARREF 0x55b3a9f0f6b0 <e61723#> {e24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:2:2: CCAST 0x55b3aa00b510 <e56075> {e25} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:2:2:1: CCAST 0x55b3aa042ee0 <e61737#> {e25} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:3:1:2:2:1:1: VARREF 0x55b3a9f0fd30 <e61732#> {e25} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3: MULS 0x55b3a9e40570 <e32665> {e45} @dt=0x55b3a9bf9d90@(G/sw64)
    1:2:3:2:2:2:2:3:1:3:1: OR 0x55b3aa00bda0 <e56133> {e22} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:3:1:3:1:1: SHIFTL 0x55b3aa00bc00 <e56129> {e22} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:3:1:3:1:1:1: CCAST 0x55b3aa00b830 <e56121> {e22} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:1:1:1:1: CCAST 0x55b3aa043220 <e61755#> {e22} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1: NEGATE 0x55b3aa00b770 <e61750#> {e22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:1: CCAST 0x55b3aa043080 <e61746#> {e22} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:1:1: AND 0x55b3a9fa1fa0 <e61741#> {e22} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:1:1:1: CONST 0x55b3a9fa1d10 <e51782> {e22} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:1:1:2: SHIFTR 0x55b3aa00b5d0 <e56090> {e22} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:1:1:2:1: VARREF 0x55b3a9f506f0 <e56081> {e22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:1:1:2:2: CONST 0x55b3a9f50840 <e56082> {e22} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h1f
    1:2:3:2:2:2:2:3:1:3:1:1:2: CONST 0x55b3aa00b9b0 <e56122> {e22} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:3:2:2:2:2:3:1:3:1:2: CCAST 0x55b3aa00b8f0 <e56130> {e22} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:1:2:1: CCAST 0x55b3aa0433c0 <e61764#> {e22} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:3:1:3:1:2:1:1: VARREF 0x55b3a9f50c90 <e61759#> {e22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:2: OR 0x55b3aa00c630 <e56191> {e23} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:3:1:3:2:1: SHIFTL 0x55b3aa00c490 <e56187> {e23} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:2:2:2:3:1:3:2:1:1: CCAST 0x55b3aa00c0c0 <e56179> {e23} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:2:1:1:1: CCAST 0x55b3aa043700 <e61782#> {e23} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1: NEGATE 0x55b3aa00c000 <e61777#> {e23} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:1: CCAST 0x55b3aa043560 <e61773#> {e23} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:1:1: AND 0x55b3a9fa22f0 <e61768#> {e23} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:1:1:1: CONST 0x55b3a9fa2060 <e51797> {e23} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:1:1:2: SHIFTR 0x55b3aa00be60 <e56148> {e23} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:1:1:2:1: VARREF 0x55b3a9f51a40 <e56139> {e23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:1:1:2:2: CONST 0x55b3a9f51b90 <e56140> {e23} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h1f
    1:2:3:2:2:2:2:3:1:3:2:1:2: CONST 0x55b3aa00c240 <e56180> {e23} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:3:2:2:2:2:3:1:3:2:2: CCAST 0x55b3aa00c180 <e56188> {e23} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:2:2:1: CCAST 0x55b3aa0438a0 <e61791#> {e23} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:2:2:3:1:3:2:2:1:1: VARREF 0x55b3a9f52060 <e61786#> {e23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:2: VARREF 0x55b3a9e40870 <e17708> {e46} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: ASSIGN 0x55b3a9e47100 <e33801> {e68} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: CCAST 0x55b3aa00c890 <e56209> {e68} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:1:1: SHIFTR 0x55b3aa00c6f0 <e56206> {e68} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:1:1:1: VARREF 0x55b3a9e47290 <e56197> {e68} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:1:2: CONST 0x55b3a9e473b0 <e56198> {e68} @dt=0x55b3a9fc1c90@(G/swu32/6)  6'h20
    1:2:3:2: VARREF 0x55b3a9e47690 <e17943> {e68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [LV] => VAR 0x55b3a9cb8a20 <e17195> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3: ASSIGN 0x55b3a9e477b0 <e33802> {e69} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: CCAST 0x55b3aa00caf0 <e56228> {e69} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:1:1: VARREF 0x55b3a9e47940 <e59254> {e69} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2: VARREF 0x55b3a9e47d40 <e17957> {e69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [LV] => VAR 0x55b3a9cb8ba0 <e17196> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: CFUNC 0x55b3a9fcf300 <e48846> {n34}  _sequent__TOP__5 [STATICU]
    1:2:2: VAR 0x55b3a9e57a20 <e49049> {n12} @dt=0x55b3a9ec1360@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2: VAR 0x55b3a9f3e480 <e49051> {n12} @dt=0x55b3a99ffb00@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2: VAR 0x55b3a9f3cd30 <e49053> {n12} @dt=0x55b3a9ed0ed0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: ASSIGNPRE 0x55b3a9ec15e0 <e51887> {n31} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: CONST 0x55b3a9ee43e0 <e43495> {n31} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:3:2: VARREF 0x55b3a9ec5c30 <e51886> {n31} @dt=0x55b3a9de9030@(G/wu32/1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55b3a9f3cd30 <e49053> {n12} @dt=0x55b3a9ed0ed0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: COMMENT 0x55b3a9fbe5d0 <e45779> {n30}  ALWAYS
    1:2:3: IF 0x55b3a9e51b40 <e45781> {n32}
    1:2:3:1: VARREF 0x55b3a9e519e0 <e51888> {n32} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x55b3a9cba3a0 <e17212> {c114} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x55b3a9e52710 <e33859> {n34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: VARREF 0x55b3a9e527d0 <e18577> {n34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55b3a9cbab20 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3:2:2: VARREF 0x55b3a9fc7770 <e46448> {n34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [LV] => VAR 0x55b3a9cc12e0 <e18490> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:3: COMMENT 0x55b3a9fb9fa0 <e45787> {n30}  ALWAYS
    1:2:3: IF 0x55b3a9e522a0 <e45789> {n32}
    1:2:3:1: VARREF 0x55b3a9e52140 <e51889> {n32} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x55b3a9cba3a0 <e17212> {c114} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x55b3a9e523a0 <e33858> {n33} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: VARREF 0x55b3a9e52460 <e18574> {n33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55b3a9cba9a0 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3:2:2: VARREF 0x55b3a9fc78d0 <e46454> {n33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [LV] => VAR 0x55b3a9cc1160 <e18489> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3: COMMENT 0x55b3a9fba080 <e45795> {n30}  ALWAYS
    1:2:3: IF 0x55b3a9e50e70 <e45797> {n31}
    1:2:3:1: VARREF 0x55b3a9e50d50 <e51890> {n31} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x55b3a9e512e0 <e33842> {n31} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: VARREF 0x55b3a9e513a0 <e18569> {n31} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:2:2: VARREF 0x55b3a9ec7420 <e43527> {n31} @dt=0x55b3a99ffb00@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55b3a9f3e480 <e49051> {n12} @dt=0x55b3a99ffb00@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x55b3a9ed3ff0 <e51893> {n31} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9f3b5e0 <e51891> {n31} @dt=0x55b3a9de6800@(G/nwu32/1)  1'h1
    1:2:3:2:2: VARREF 0x55b3a9ec58d0 <e51892> {n31} @dt=0x55b3a9de9030@(G/wu32/1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55b3a9f3cd30 <e49053> {n12} @dt=0x55b3a9ed0ed0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x55b3a9ec0fe0 <e51900> {n31} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1: VARREF 0x55b3a9e51710 <e51894> {n31} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:2:2: VARREF 0x55b3a9ec96b0 <e51899> {n31} @dt=0x55b3a9dead90@(G/wu32/5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55b3a9e57a20 <e49049> {n12} @dt=0x55b3a9ec1360@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: COMMENT 0x55b3a9fba160 <e45803> {n31}  ALWAYSPOST
    1:2:3: IF 0x55b3a9eca1f0 <e45805> {n31}
    1:2:3:1: VARREF 0x55b3a9ecec00 <e51901> {n31} @dt=0x55b3a9de9030@(G/wu32/1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x55b3a9f3cd30 <e49053> {n12} @dt=0x55b3a9ed0ed0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x55b3a9ed0cc0 <e43526> {n31} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: VARREF 0x55b3a9ec7270 <e43524> {n31} @dt=0x55b3a99ffb00@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x55b3a9f3e480 <e49051> {n12} @dt=0x55b3a99ffb00@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2:2: ARRAYSEL 0x55b3a9ed39c0 <e43525> {n31} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:1: VARREF 0x55b3a9e515b0 <e43512> {n31} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [LV] => VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: VARREF 0x55b3a9ec9500 <e51902> {n31} @dt=0x55b3a9dead90@(G/wu32/5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x55b3a9e57a20 <e49049> {n12} @dt=0x55b3a9ec1360@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2: CFUNC 0x55b3a9fcf680 <e48848> {n21}  _multiclk__TOP__6 [STATICU]
    1:2:3: ASSIGNW 0x55b3a9d66c30 <e45161> {n21} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9d66cf0 <e18552> {n21} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CCAST 0x55b3aa043a40 <e61800#> {n21} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9d66db0 <e61795#> {n21} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x55b3a9cb2000 <e17074> {c29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3:1:2: VARREF 0x55b3a9d66ed0 <e18550> {n21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55b3a9cc12e0 <e18490> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:3:1:3: COND 0x55b3a9ef9e30 <e39834> {n19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:3:1: NEQ 0x55b3a9ef9ef0 <e51907> {n19} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0x55b3a9ef9fb0 <e51904> {n19} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:3:1:2: AND 0x55b3a9fa3be0 <e51920> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:1:2:1: CONST 0x55b3a9fa3950 <e51916> {c57} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:3:1:2:2: SHIFTR 0x55b3aa00cbb0 <e56244> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:1:2:2:1: VARREF 0x55b3a9efa1f0 <e56235> {c57} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:1:2:2:2: CONST 0x55b3a9efa340 <e56236> {c57} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:1:3:2: ARRAYSEL 0x55b3a9efa680 <e18507> {n19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:3:2:1: VARREF 0x55b3a9efa740 <e13193> {n19} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:1:3:2:2: AND 0x55b3a9fa3f30 <e51935> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:2:2:1: CONST 0x55b3a9fa3ca0 <e51931> {c57} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:3:2:2:2: SHIFTR 0x55b3aa00cd50 <e56260> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:2:2:2:1: VARREF 0x55b3a9efa970 <e56251> {c57} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2:2:2: CONST 0x55b3a9efaac0 <e56252> {c57} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:1:3:3: CONST 0x55b3a9efae20 <e18517> {n19} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x55b3a9d67110 <e18553> {n21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [LV] => VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: ASSIGNW 0x55b3a9d67230 <e45164> {n22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9d672f0 <e18558> {n22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CCAST 0x55b3aa043be0 <e61809#> {n22} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9d673b0 <e61804#> {n22} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x55b3a9cb2000 <e17074> {c29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3:1:2: VARREF 0x55b3a9d674d0 <e18556> {n22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55b3a9cc1160 <e18489> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3:1:3: COND 0x55b3a9efc230 <e39843> {n20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:3:1: NEQ 0x55b3a9efc2f0 <e51940> {n20} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0x55b3a9efc3b0 <e51937> {n20} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:3:1:2: AND 0x55b3a9fa4280 <e51953> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:1:2:1: CONST 0x55b3a9fa3ff0 <e51949> {c60} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:3:1:2:2: SHIFTR 0x55b3aa00cef0 <e56276> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:1:2:2:1: VARREF 0x55b3a9efc5f0 <e56267> {c60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:1:2:2:2: CONST 0x55b3a9efc740 <e56268> {c60} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:1:3:2: ARRAYSEL 0x55b3a9efca80 <e18535> {n20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:3:2:1: VARREF 0x55b3a9efcb40 <e13234> {n20} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:1:3:2:2: AND 0x55b3a9fa45d0 <e51968> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:2:2:1: CONST 0x55b3a9fa4340 <e51964> {c60} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:3:2:2:2: SHIFTR 0x55b3aa00d090 <e56292> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:3:2:2:2:1: VARREF 0x55b3a9efcd70 <e56283> {c60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2:2:2: CONST 0x55b3a9efcec0 <e56284> {c60} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:1:3:3: CONST 0x55b3a9efd220 <e18545> {n20} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x55b3a9d67710 <e18559> {n22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [LV] => VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: ASSIGNW 0x55b3a9d80ea0 <e52047> {f8} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: AND 0x55b3a9d80f60 <e52045> {f8} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b3aa043d80 <e61818#> {f8} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9d81020 <e61813#> {f8} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:2: EQ 0x55b3a9f446d0 <e52044> {h8} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1: COND 0x55b3a9f44790 <e39950> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:2:1:1: AND 0x55b3a9f44850 <e52006> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1:1:1: AND 0x55b3a9f44910 <e52004> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: NEQ 0x55b3a9f449d0 <e51973> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1:1:1:1:1: CONST 0x55b3a9f44a90 <e51970> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:2:1:1:1:1:2: AND 0x55b3a9fa4920 <e51986> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:1:1:1:1:2:1: CONST 0x55b3a9fa4690 <e51982> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:2:1:1:1:1:2:2: SHIFTR 0x55b3aa00d230 <e56308> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:1:1:1:1:2:2:1: VARREF 0x55b3a9f44cd0 <e56299> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:1:1:1:1:2:2:2: CONST 0x55b3a9f44df0 <e56300> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:1:2:1:1:1:2: EQ 0x55b3a9f450d0 <e51990> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1:1:1:2:1: AND 0x55b3a9fa4c70 <e52003> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:1:1:1:2:1:1: CONST 0x55b3a9fa49e0 <e51999> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:2:1:1:1:2:1:2: SHIFTR 0x55b3aa00d3d0 <e56324> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:1:1:1:2:1:2:1: VARREF 0x55b3a9f45260 <e56315> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:1:1:1:2:1:2:2: CONST 0x55b3a9f453b0 <e56316> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:1:2:1:1:1:2:2: CCAST 0x55b3aa043f20 <e61827#> {i53} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:2:1:1:1:2:2:1: VARREF 0x55b3a9f45710 <e61822#> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:1:1:2: CCAST 0x55b3aa0440c0 <e61836#> {i53} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1: VARREF 0x55b3a9f45860 <e61831#> {i53} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2:1:2: VARREF 0x55b3a9f459b0 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:2:1:3: VARREF 0x55b3a9f45b00 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3:1:2:2: COND 0x55b3a9f45c60 <e40000> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:2:2:1: AND 0x55b3a9f45d20 <e52043> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1:1: AND 0x55b3a9f45de0 <e52041> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: NEQ 0x55b3a9f45ea0 <e52010> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: CONST 0x55b3a9f45f60 <e52007> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:1:2:2:1:1:1:2: AND 0x55b3a9fa4fc0 <e52023> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:1:1:1:2:1: CONST 0x55b3a9fa4d30 <e52019> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:2:2:1:1:1:2:2: SHIFTR 0x55b3aa00d570 <e56340> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:1:1:1:2:2:1: VARREF 0x55b3a9f461e0 <e56331> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:1:1:2:2:2: CONST 0x55b3a9f46330 <e56332> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:1:2:2:1:1:2: EQ 0x55b3a9f46690 <e52027> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1: AND 0x55b3a9fa5310 <e52040> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:1:1:2:1:1: CONST 0x55b3a9fa5080 <e52036> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:1:2:2:1:1:2:1:2: SHIFTR 0x55b3aa00d710 <e56356> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:1:2:2:1:1:2:1:2:1: VARREF 0x55b3a9f46820 <e56347> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:1:2:1:2:2: CONST 0x55b3a9f46970 <e56348> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:1:2:2:1:1:2:2: CCAST 0x55b3aa044260 <e61845#> {i54} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:1:2:2:1:1:2:2:1: VARREF 0x55b3a9f46cd0 <e61840#> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: CCAST 0x55b3aa044400 <e61854#> {i54} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x55b3a9f46e20 <e61849#> {i54} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2:2:2: VARREF 0x55b3a9f46f70 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3: VARREF 0x55b3a9f470c0 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x55b3a9d812c0 <e52046> {f8} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [LV] => VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3: ASSIGNW 0x55b3a9d6c5b0 <e45168> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1: COND 0x55b3a9d6c670 <e18409> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:1: CCAST 0x55b3aa0445a0 <e61863#> {k13} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9d6c730 <e61858#> {k13} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:1:2: ADD 0x55b3a9f01030 <e39876> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:2:1: SHIFTL 0x55b3a9f010f0 <e59273> {j10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:2:1:1: VARREF 0x55b3a9f011b0 <e18365> {j10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:1:2:1:2: CONST 0x55b3a9f01300 <e19530> {j10} @dt=0x55b3a9c02d00@(G/sw32)  32'sh2
    1:2:3:1:2:2: VARREF 0x55b3a9f01470 <e17436> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3: ADD 0x55b3a9f226f0 <e38922> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:1:3:1: CCAST 0x55b3aa044740 <e61872#> {c169} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:1:3:1:1: CONST 0x55b3a9f227b0 <e61867#> {c169} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:1:3:2: VARREF 0x55b3a9f22920 <e26157> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x55b3a9d6ca90 <e18410> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime [LV] => VAR 0x55b3a9cb2180 <e17075> {c33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2: CFUNC 0x55b3a9e24280 <e48850> {c5}  _eval [STATIC]
    1:2:3: CCALL 0x55b3a9fbb7b0 <e45217> {c402} _combo__TOP__2 => CFUNC 0x55b3a9fbb540 <e48840> {c402}  _combo__TOP__2 [STATICU]
    1:2:3: ASSIGN 0x55b3aa00de80 <e56387> {c402} @dt=0x55b3a9ded440@(G/w32)
    1:2:3:1: OR 0x55b3aa00ddc0 <e56381> {c402} @dt=0x55b3a9ded440@(G/w32)
    1:2:3:1:1: CONST 0x55b3aa027110 <e59292> {c402} @dt=0x55b3a99ffb00@(G/w32)  32'h2
    1:2:3:1:2: VARREF 0x55b3aa00d8b0 <e59293> {c402} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: VARREF 0x55b3a9fb56b0 <e56382> {c402} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55b3a9fbec00 <e45760> {m9}
    1:2:3:1: AND 0x55b3a9fbeb40 <e52055> {m9} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b3aa0448e0 <e61881#> {m9} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9fbe840 <e61876#> {m9} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3:1:2: NOT 0x55b3a9fbea80 <e52054> {m9} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55b3aa044a80 <e61890#> {m9} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55b3a9fbe960 <e61885#> {m9} @dt=0x55b3a9de9030@(G/wu32/1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9fbd2c0 <e45726> {c27} @dt=0x55b3a99e1a00@(G/w1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3:2: CCALL 0x55b3a9fcf1f0 <e45719> {q39} _sequent__TOP__4 => CFUNC 0x55b3a9fcef80 <e48844> {q39}  _sequent__TOP__4 [STATICU]
    1:2:3:2: ASSIGN 0x55b3aa00e510 <e56421> {q39} @dt=0x55b3a9ded440@(G/w32)
    1:2:3:2:1: OR 0x55b3aa00e450 <e56415> {q39} @dt=0x55b3a9ded440@(G/w32)
    1:2:3:2:1:1: CONST 0x55b3aa0273a0 <e59308> {q39} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:2:1:2: VARREF 0x55b3aa00df40 <e59309> {q39} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55b3a9f9c340 <e56416> {q39} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55b3a9fb9200 <e45822> {n30}
    1:2:3:1: AND 0x55b3a9fba540 <e52062> {n30} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b3a9fba360 <e52060> {n30} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b3aa044c20 <e61899#> {n30} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b3a9fba240 <e61894#> {n30} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3:1:2: CCAST 0x55b3aa044dc0 <e61908#> {n30} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9fba420 <e61903#> {n30} @dt=0x55b3a9de9030@(G/wu32/1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9fbd2c0 <e45726> {c27} @dt=0x55b3a99e1a00@(G/w1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3:2: CCALL 0x55b3a9fcf570 <e45808> {n34} _sequent__TOP__5 => CFUNC 0x55b3a9fcf300 <e48846> {n34}  _sequent__TOP__5 [STATICU]
    1:2:3:2: ASSIGN 0x55b3aa00eba0 <e56455> {n34} @dt=0x55b3a9ded440@(G/w32)
    1:2:3:2:1: OR 0x55b3aa00eae0 <e56449> {n34} @dt=0x55b3a9ded440@(G/w32)
    1:2:3:2:1:1: CONST 0x55b3aa027630 <e59324> {n34} @dt=0x55b3a99ffb00@(G/w32)  32'h8
    1:2:3:2:1:2: VARREF 0x55b3aa00e5d0 <e59325> {n34} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55b3a9f9cce0 <e56450> {n34} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55b3a9fb95d0 <e45837> {n30}
    1:2:3:1: XOR 0x55b3a9fb9510 <e52068> {m9} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b3aa044f60 <e61917#> {m9} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b3a9fb92d0 <e61912#> {m9} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3:1:2: CCAST 0x55b3aa045100 <e61926#> {m9} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b3a9fb93f0 <e61921#> {m9} @dt=0x55b3a9de9030@(G/wu32/1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9fbd2c0 <e45726> {c27} @dt=0x55b3a99e1a00@(G/w1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3:2: CCALL 0x55b3a9fcf8f0 <e45826> {n21} _multiclk__TOP__6 => CFUNC 0x55b3a9fcf680 <e48848> {n21}  _multiclk__TOP__6 [STATICU]
    1:2:3:2: ASSIGN 0x55b3aa00f230 <e56489> {n21} @dt=0x55b3a9ded440@(G/w32)
    1:2:3:2:1: OR 0x55b3aa00f170 <e56483> {n21} @dt=0x55b3a9ded440@(G/w32)
    1:2:3:2:1:1: CONST 0x55b3aa0278c0 <e59340> {n21} @dt=0x55b3a99ffb00@(G/w32)  32'h10
    1:2:3:2:1:2: VARREF 0x55b3aa00ec60 <e59341> {n21} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55b3a9f9d680 <e56484> {n21} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:4: ASSIGN 0x55b3a9fb9010 <e52074> {c27} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:4:1: VARREF 0x55b3a9fbe720 <e52072> {c27} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:4:2: VARREF 0x55b3a9fbe4b0 <e52073> {c27} @dt=0x55b3a9de9030@(G/wu32/1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk [LV] => VAR 0x55b3a9fbd2c0 <e45726> {c27} @dt=0x55b3a99e1a00@(G/w1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2: CFUNC 0x55b3a9b808c0 <e48852> {c5}  _eval_initial [SLOW] [STATIC]
    1:2:3: CCALL 0x55b3a9f536e0 <e45213> {c139} _initial__TOP__1 => CFUNC 0x55b3a9fb9e20 <e48838> {c139}  _initial__TOP__1 [SLOW] [STATICU]
    1:2:3: ASSIGN 0x55b3a9f81200 <e52077> {c27} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:1: VARREF 0x55b3a9fbe270 <e52075> {c27} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3:2: VARREF 0x55b3a9fbe390 <e52076> {c27} @dt=0x55b3a9de9030@(G/wu32/1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk [LV] => VAR 0x55b3a9fbd2c0 <e45726> {c27} @dt=0x55b3a99e1a00@(G/w1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2: CFUNC 0x55b3a9fbd950 <e48854> {c5}  final [SLOW]
    1:2:2: CSTMT 0x55b3a9fbb340 <e45183> {c5}
    1:2:2:1: TEXT 0x55b3a9fbcc10 <e45184> {c5} "MIPS_Harvard_TB__Syms* __restrict vlSymsp = this->__VlSymsp;..."
    1:2:2: CSTMT 0x55b3a9e1a230 <e45187> {c5}
    1:2:2:1: TEXT 0x55b3a99df2d0 <e45186> {c5} "MIPS_Harvard_TB* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;..."
    1:2: CFUNC 0x55b3a9b8c7d0 <e48856> {c5}  _eval_settle [SLOW] [STATIC]
    1:2:3: CCALL 0x55b3a9fcee70 <e45285> {c402} _settle__TOP__3 => CFUNC 0x55b3a9fbb8c0 <e48842> {c402}  _settle__TOP__3 [SLOW] [STATICU]
    1:2:3: ASSIGN 0x55b3aa00f8c0 <e56523> {c402} @dt=0x55b3a9ded440@(G/w32)
    1:2:3:1: OR 0x55b3aa00f800 <e56517> {c402} @dt=0x55b3a9ded440@(G/w32)
    1:2:3:1:1: CONST 0x55b3aa027b50 <e59356> {c402} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:1:2: VARREF 0x55b3aa00f2f0 <e59357> {c402} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: VARREF 0x55b3a9f9e020 <e56518> {c402} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55b3a9ded2c0 <e47152> {c5} @dt=0x55b3a9ded440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x55b3a9fbc240 <e48858> {c5}  _change_request [STATICU]
    1:2:3: CHANGEDET 0x55b3a9fb9860 <e46844> {c5}
    1:2: CFUNC 0x55b3a9fac700 <e48860> {c5}  traceFullThis__1 [SLOW] [STATICU]
    1:2:3: TRACEINC 0x55b3a9e6d4b0 <e46869> {c27} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6d280 <e35720> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu internal_clk
    1:2:3:2: VARREF 0x55b3a9e6d390 <e52081> {c27} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x55b3a9e87d00 <e47368> {n28} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e87a90 <e36670> {n28} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_file modified_write_clk
    1:2:3:2: AND 0x55b3a9feaa80 <e52096> {n29} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9fea830 <e52092> {n29} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:2: NOT 0x55b3a9f216d0 <e52093> {n29} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:1: CCAST 0x55b3aa0452a0 <e61935#> {n29} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:1:1: VARREF 0x55b3a9f21790 <e61930#> {n29} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x55b3a9e6f190 <e47370> {c39} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6ef60 <e35790> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_write_decode
    1:2:3:2: VARREF 0x55b3a9e6f070 <e52097> {c39} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3: TRACEINC 0x55b3a9e6f5b0 <e47427> {c40} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6f380 <e35800> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_to_register_decode
    1:2:3:2: VARREF 0x55b3a9e6f490 <e52098> {c40} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3: TRACEINC 0x55b3a9e6f9d0 <e47429> {c41} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6f7a0 <e35810> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_write_decode
    1:2:3:2: VARREF 0x55b3a9e6f8b0 <e52099> {c41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3: TRACEINC 0x55b3a9e6fdf0 <e47431> {c42} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6fbc0 <e35820> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu ALU_src_B_decode
    1:2:3:2: VARREF 0x55b3a9e6fcd0 <e52100> {c42} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3: TRACEINC 0x55b3a9e70210 <e47433> {c43} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6ffe0 <e35830> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_destination_decode
    1:2:3:2: VARREF 0x55b3a9e700f0 <e52101> {c43} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3: TRACEINC 0x55b3a9e70630 <e47435> {c44} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e70400 <e35840> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu branch_decode
    1:2:3:2: VARREF 0x55b3a9e70510 <e52102> {c44} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3: TRACEINC 0x55b3a9e70a50 <e47437> {c45} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e70820 <e35850> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hi_lo_register_write_decode
    1:2:3:2: VARREF 0x55b3a9e70930 <e52103> {c45} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3: TRACEINC 0x55b3a9e71290 <e47439> {c47} @dt=0x55b3a9a0dbe0@(G/w6) -> TRACEDECL 0x55b3a9e71060 <e35870> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu ALU_function_decode
    1:2:3:2: VARREF 0x55b3a9e71170 <e52104> {c47} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3: TRACEINC 0x55b3a9e716b0 <e47441> {c52} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e71480 <e35880> {c52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_branch_decode
    1:2:3:2: ADD 0x55b3a9f01bf0 <e39884> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: SHIFTL 0x55b3a9f01cb0 <e59373> {j10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1: VARREF 0x55b3a9f01d70 <e18365> {j10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:1:2: CONST 0x55b3a9f01ec0 <e19530> {j10} @dt=0x55b3a9c02d00@(G/sw32)  32'sh2
    1:2:3:2:2: VARREF 0x55b3a9f02030 <e17436> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x55b3a9e73bd0 <e47443> {c67} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e739a0 <e35970> {c67} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu shifter_output_decode
    1:2:3:2: SHIFTL 0x55b3a9f093d0 <e59393> {j10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: VARREF 0x55b3a9f09490 <e18365> {j10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:2: CONST 0x55b3a9f095e0 <e19530> {j10} @dt=0x55b3a9c02d00@(G/sw32)  32'sh2
    1:2:3: TRACEINC 0x55b3a9e75070 <e47445> {c72} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e74e40 <e36020> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu sign_imm_decode
    1:2:3:2: VARREF 0x55b3a9e74f50 <e36017> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3: TRACEINC 0x55b3a9e760f0 <e47447> {c78} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e75ec0 <e36060> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu write_register_execute
    1:2:3:2: VARREF 0x55b3a9e75fd0 <e52105> {c78} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3: TRACEINC 0x55b3a9e77e90 <e47449> {c87} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e77c60 <e36130> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu source_A_ALU_execute
    1:2:3:2: VARREF 0x55b3a9e77d70 <e36127> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55b3a9e78370 <e47451> {c88} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e78140 <e36140> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu source_B_ALU_execute
    1:2:3:2: VARREF 0x55b3a9e78250 <e36137> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55b3a9e78820 <e47453> {c89} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e785f0 <e36150> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu write_data_execute
    1:2:3:2: VARREF 0x55b3a9e78700 <e36147> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3: TRACEINC 0x55b3a9e78cd0 <e47455> {c90} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e78aa0 <e36160> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_output_execute
    1:2:3:2: VARREF 0x55b3a9e78bb0 <e36157> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: TRACEINC 0x55b3a9e79150 <e47457> {c91} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e78ef0 <e36170> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_HI_output_execute
    1:2:3:2: VARREF 0x55b3a9e79000 <e36167> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x55b3a9cb8a20 <e17195> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3: TRACEINC 0x55b3a9e79600 <e47459> {c92} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e793a0 <e36180> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_LO_output_execute
    1:2:3:2: VARREF 0x55b3a9e794b0 <e36177> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x55b3a9cb8ba0 <e17196> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:3: TRACEINC 0x55b3a9e7ef70 <e47461> {c119} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7ed40 <e36370> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu result_writeback
    1:2:3:2: VARREF 0x55b3a9e7ee50 <e36367> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3: TRACEINC 0x55b3a9e806e0 <e47463> {c126} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e804b0 <e36420> {c126} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu stall_fetch
    1:2:3:2: VARREF 0x55b3a9e805c0 <e52106> {c126} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x55b3a9cbafa0 <e17220> {c126} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3: TRACEINC 0x55b3a9e80b60 <e47465> {c127} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e80930 <e36430> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu stall_decode
    1:2:3:2: VARREF 0x55b3a9e80a40 <e52107> {c127} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x55b3a9cbb120 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3: TRACEINC 0x55b3a9e81910 <e47467> {c130} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e816b0 <e36460> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu flush_execute_register
    1:2:3:2: VARREF 0x55b3a9e817c0 <e52108> {c130} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3: TRACEINC 0x55b3a9e81df0 <e47469> {c131} @dt=0x55b3a9a44260@(G/w2) -> TRACEDECL 0x55b3a9e81bc0 <e36470> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu forward_A_execute
    1:2:3:2: VARREF 0x55b3a9e81cd0 <e52109> {c131} @dt=0x55b3a9de8290@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3: TRACEINC 0x55b3a9e822a0 <e47471> {c132} @dt=0x55b3a9a44260@(G/w2) -> TRACEDECL 0x55b3a9e82070 <e36480> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu forward_B_execute
    1:2:3:2: VARREF 0x55b3a9e82180 <e52110> {c132} @dt=0x55b3a9de8290@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3: TRACEINC 0x55b3a9e90800 <e47473> {g16} @dt=0x55b3a9a0dbe0@(G/w6) -> TRACEDECL 0x55b3a9e905a0 <e36960> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu control_unit op
    1:2:3:2: VARREF 0x55b3a9e906b0 <e52111> {g16} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x55b3a9ccf690 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3: TRACEINC 0x55b3a9e91160 <e47475> {g18} @dt=0x55b3a9a0dbe0@(G/w6) -> TRACEDECL 0x55b3a9e90f00 <e36980> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu control_unit funct
    1:2:3:2: VARREF 0x55b3a9e91010 <e52112> {g18} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3: TRACEINC 0x55b3a9eaa8a0 <e47477> {e14} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9eaa640 <e37810> {e14} @dt=0x55b3a9a12120@(G/w5)  mips_cpu alu shift_amount
    1:2:3:2: AND 0x55b3a9fead90 <e52127> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1: CONST 0x55b3a9feab40 <e52123> {e21} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55b3aa00f980 <e56542> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55b3a9f0f140 <e56533> {e21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2: CONST 0x55b3a9f0f290 <e56534> {e21} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h6
    1:2:3: TRACEINC 0x55b3a9eaad30 <e47479> {e15} @dt=0x55b3a9a90910@(G/w64) -> TRACEDECL 0x55b3a9eaab00 <e37820> {e15} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu sign_extened_input_1
    1:2:3:2: OR 0x55b3aa0102f0 <e56601> {e22} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:1: SHIFTL 0x55b3aa010150 <e56597> {e22} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:1:1: CCAST 0x55b3aa00fd80 <e56589> {e22} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:1:1:1: CCAST 0x55b3aa0455e0 <e61953#> {e22} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:1:1:1:1: NEGATE 0x55b3aa00fcc0 <e61948#> {e22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1:1:1:1: CCAST 0x55b3aa045440 <e61944#> {e22} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:1:1:1:1:1: AND 0x55b3a9feb0a0 <e61939#> {e22} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:1: CONST 0x55b3a9feae50 <e52138> {e22} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:1:1:2: SHIFTR 0x55b3aa00fb20 <e56558> {e22} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:2:1: VARREF 0x55b3a9f51030 <e56549> {e22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:1:1:1:1:1:2:2: CONST 0x55b3a9f51180 <e56550> {e22} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x55b3aa00ff00 <e56590> {e22} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x55b3aa00fe40 <e56598> {e22} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:1: CCAST 0x55b3aa045780 <e61962#> {e22} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:1:1: VARREF 0x55b3a9f51610 <e61957#> {e22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55b3a9eab200 <e47481> {e16} @dt=0x55b3a9a90910@(G/w64) -> TRACEDECL 0x55b3a9eaafd0 <e37830> {e16} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu sign_extened_input_2
    1:2:3:2: OR 0x55b3aa010b80 <e56659> {e23} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:1: SHIFTL 0x55b3aa0109e0 <e56655> {e23} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:1:1: CCAST 0x55b3aa010610 <e56647> {e23} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:1:1:1: CCAST 0x55b3aa045ac0 <e61980#> {e23} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:1:1:1:1: NEGATE 0x55b3aa010550 <e61975#> {e23} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1:1:1:1: CCAST 0x55b3aa045920 <e61971#> {e23} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:1:1:1:1:1: AND 0x55b3a9feb3b0 <e61966#> {e23} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:1: CONST 0x55b3a9feb160 <e52153> {e23} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:1:1:2: SHIFTR 0x55b3aa0103b0 <e56616> {e23} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:2:1: VARREF 0x55b3a9f52440 <e56607> {e23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:1:1:1:1:1:2:2: CONST 0x55b3a9f52590 <e56608> {e23} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x55b3aa010790 <e56648> {e23} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x55b3aa0106d0 <e56656> {e23} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:1: CCAST 0x55b3aa045c60 <e61989#> {e23} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:1:1: VARREF 0x55b3a9f52a60 <e61984#> {e23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55b3a9eab6d0 <e47483> {e17} @dt=0x55b3a9a90910@(G/w64) -> TRACEDECL 0x55b3a9eab4a0 <e37840> {e17} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu extended_input_1
    1:2:3:2: CCAST 0x55b3aa010c40 <e56668> {e24} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:1: CCAST 0x55b3aa045e00 <e61998#> {e24} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:1:1: VARREF 0x55b3a9f0fb20 <e61993#> {e24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55b3a9eabba0 <e47485> {e18} @dt=0x55b3a9a90910@(G/w64) -> TRACEDECL 0x55b3a9eab970 <e37850> {e18} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu extended_input_2
    1:2:3:2: CCAST 0x55b3aa010d00 <e56677> {e25} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:1: CCAST 0x55b3aa045fa0 <e62007#> {e25} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:1:1: VARREF 0x55b3a9f100c0 <e62002#> {e25} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55b3a9eac070 <e47487> {e19} @dt=0x55b3a9a90910@(G/w64) -> TRACEDECL 0x55b3a9eabe40 <e37860> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu ALU_HI_LO_output
    1:2:3:2: VARREF 0x55b3a9eabf50 <e37857> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: TRACEINC 0x55b3a9ebf4f0 <e47489> {i25} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9ebf290 <e38480> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit lwstall
    1:2:3:2: VARREF 0x55b3a9ebf3d0 <e52158> {i25} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: TRACEINC 0x55b3a9ebf9c0 <e47491> {i26} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9ebf790 <e38490> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit branchstall
    1:2:3:2: VARREF 0x55b3a9ebf8a0 <e52159> {i26} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: TRACEINC 0x55b3a9e6dcf0 <e47493> {c33} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e6dac0 <e35740> {c33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_prime
    1:2:3:2: COND 0x55b3a9eff500 <e39860> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: CCAST 0x55b3aa046140 <e62016#> {k13} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55b3a9eff5c0 <e62011#> {k13} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:2:2: ADD 0x55b3a9f03950 <e39904> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:1: SHIFTL 0x55b3a9f03a10 <e59413> {j10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:1:1: VARREF 0x55b3a9f03ad0 <e18365> {j10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:2:1:2: CONST 0x55b3a9f03c20 <e19530> {j10} @dt=0x55b3a9c02d00@(G/sw32)  32'sh2
    1:2:3:2:2:2: VARREF 0x55b3a9f03d90 <e17436> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3: ADD 0x55b3a9eff880 <e38922> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:3:1: CCAST 0x55b3aa0462e0 <e62025#> {c169} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:3:1:1: CONST 0x55b3a9eff940 <e62020#> {c169} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:2:3:2: VARREF 0x55b3a9effab0 <e26157> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x55b3a9e70e70 <e47577> {c46} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e70c40 <e35860> {c46} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu equal_decode
    1:2:3:2: EQ 0x55b3a9f47680 <e52235> {h8} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: COND 0x55b3a9f47740 <e39950> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1: AND 0x55b3a9f47800 <e52197> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1: AND 0x55b3a9f478c0 <e52195> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1: NEQ 0x55b3a9f47980 <e52164> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x55b3a9f47a40 <e52161> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:1:1:1:1:2: AND 0x55b3a9feb6c0 <e52177> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:1:2:1: CONST 0x55b3a9feb470 <e52173> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:1:1:2:2: SHIFTR 0x55b3aa010dc0 <e56692> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:1:2:2:1: VARREF 0x55b3a9f47c80 <e56683> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:1:2:2:2: CONST 0x55b3a9f47da0 <e56684> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:1:1:1:2: EQ 0x55b3a9f48080 <e52181> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:2:1: AND 0x55b3a9feb9d0 <e52194> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:2:1:1: CONST 0x55b3a9feb780 <e52190> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:1:2:1:2: SHIFTR 0x55b3aa010f60 <e56708> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:2:1:2:1: VARREF 0x55b3a9f48210 <e56699> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:2:1:2:2: CONST 0x55b3a9f48360 <e56700> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:1:1:1:2:2: CCAST 0x55b3aa046480 <e62034#> {i53} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:2:1:1:1:2:2:1: VARREF 0x55b3a9f486c0 <e62029#> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:1:1:2: CCAST 0x55b3aa046620 <e62043#> {i53} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:1:2:1: VARREF 0x55b3a9f48810 <e62038#> {i53} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:1:2: VARREF 0x55b3a9f48960 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:1:3: VARREF 0x55b3a9f48ab0 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3:2:2: COND 0x55b3a9f48c10 <e40000> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:1: AND 0x55b3a9f48cd0 <e52234> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:1:1: AND 0x55b3a9f48d90 <e52232> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:1:1:1: NEQ 0x55b3a9f48e50 <e52201> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:1:1:1:1: CONST 0x55b3a9f48f10 <e52198> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:2:1:1:1:2: AND 0x55b3a9febce0 <e52214> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1:1:1:2:1: CONST 0x55b3a9feba90 <e52210> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2:1:1:1:2:2: SHIFTR 0x55b3aa011100 <e56724> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1:1:1:2:2:1: VARREF 0x55b3a9f49190 <e56715> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:1:1:1:2:2:2: CONST 0x55b3a9f492e0 <e56716> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:2:1:1:2: EQ 0x55b3a9f49640 <e52218> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:1:1:2:1: AND 0x55b3a9febff0 <e52231> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1:1:2:1:1: CONST 0x55b3a9febda0 <e52227> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2:1:1:2:1:2: SHIFTR 0x55b3aa0112a0 <e56740> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1:1:2:1:2:1: VARREF 0x55b3a9f497d0 <e56731> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:1:1:2:1:2:2: CONST 0x55b3a9f49920 <e56732> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:2:1:1:2:2: CCAST 0x55b3aa0467c0 <e62052#> {i54} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:2:2:1:1:2:2:1: VARREF 0x55b3a9f49c80 <e62047#> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2:1:2: CCAST 0x55b3aa046960 <e62061#> {i54} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:1:2:1: VARREF 0x55b3a9f49dd0 <e62056#> {i54} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:2:2: VARREF 0x55b3a9f49f20 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:2:3: VARREF 0x55b3a9f4a070 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x55b3a9e74830 <e47579> {c70} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e74600 <e36000> {c70} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_resolved_decode
    1:2:3:2: COND 0x55b3a9f2ccd0 <e39954> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: AND 0x55b3a9f2cd90 <e52272> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1: AND 0x55b3a9f2ce50 <e52270> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1: NEQ 0x55b3a9f2cf10 <e52239> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1: CONST 0x55b3a9f2cfd0 <e52236> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:1:1:1:2: AND 0x55b3a9fec300 <e52252> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:2:1: CONST 0x55b3a9fec0b0 <e52248> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:1:2:2: SHIFTR 0x55b3aa011440 <e56756> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:2:2:1: VARREF 0x55b3a9f2d210 <e56747> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:2:2:2: CONST 0x55b3a9f2d330 <e56748> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:1:1:2: EQ 0x55b3a9f2d610 <e52256> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:2:1: AND 0x55b3a9fec610 <e52269> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:1:1: CONST 0x55b3a9fec3c0 <e52265> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:2:1:2: SHIFTR 0x55b3aa0115e0 <e56772> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:1:2:1: VARREF 0x55b3a9f2d7a0 <e56763> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:1:2:2: CONST 0x55b3a9f2d8c0 <e56764> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:1:1:2:2: CCAST 0x55b3aa046b00 <e62070#> {i53} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:2:1:1:2:2:1: VARREF 0x55b3a9f2dba0 <e62065#> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:1:2: CCAST 0x55b3aa046ca0 <e62079#> {i53} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:2:1: VARREF 0x55b3a9f2dcc0 <e62074#> {i53} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:2: VARREF 0x55b3a9f2dde0 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:3: VARREF 0x55b3a9f2df00 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x55b3a9e74c50 <e47581> {c71} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e74a20 <e36010> {c71} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_resolved_decode
    1:2:3:2: COND 0x55b3a9f3a290 <e40004> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: AND 0x55b3a9f3a350 <e52309> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1: AND 0x55b3a9f3a410 <e52307> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1: NEQ 0x55b3a9f3a4d0 <e52276> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1: CONST 0x55b3a9f3a590 <e52273> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:1:1:1:2: AND 0x55b3a9fec920 <e52289> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:2:1: CONST 0x55b3a9fec6d0 <e52285> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:1:2:2: SHIFTR 0x55b3aa011780 <e56788> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:2:2:1: VARREF 0x55b3a9f3a7d0 <e56779> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:2:2:2: CONST 0x55b3a9f3a8f0 <e56780> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:1:1:2: EQ 0x55b3a9f3abd0 <e52293> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:2:1: AND 0x55b3a9fecc30 <e52306> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:1:1: CONST 0x55b3a9fec9e0 <e52302> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:2:1:2: SHIFTR 0x55b3aa011920 <e56804> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:1:2:1: VARREF 0x55b3a9f3ad60 <e56795> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:1:2:2: CONST 0x55b3a9f3ae80 <e56796> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:1:1:2:2: CCAST 0x55b3aa046e40 <e62088#> {i54} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:2:1:1:2:2:1: VARREF 0x55b3a9f3b160 <e62083#> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:1:2: CCAST 0x55b3aa046fe0 <e62097#> {i54} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:2:1: VARREF 0x55b3a9f3b280 <e62092#> {i54} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:2: VARREF 0x55b3a9f3b3a0 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:3: VARREF 0x55b3a9f3b4c0 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x55b3a9e6ed70 <e47583> {c38} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6eb40 <e35780> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu program_counter_source_decode
    1:2:3:2: VARREF 0x55b3a9e6ec50 <e52310> {c38} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3: TRACEINC 0x55b3a9e73ff0 <e47640> {c68} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e73dc0 <e35980> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_decode
    1:2:3:2: VARREF 0x55b3a9e73ed0 <e35977> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x55b3a9e74410 <e47642> {c69} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e741e0 <e35990> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_decode
    1:2:3:2: VARREF 0x55b3a9e742f0 <e35987> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x55b3a9e6e110 <e47644> {c34} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e6dee0 <e35750> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_fetch
    1:2:3:2: VARREF 0x55b3a9e6dff0 <e35747> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x55b3a9e6e530 <e47674> {c35} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e6e300 <e35760> {c35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_plus_four_fetch
    1:2:3:2: ADD 0x55b3a9f232f0 <e38950> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: CCAST 0x55b3aa047180 <e62106#> {c169} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:1:1: CONST 0x55b3a9f233b0 <e62101#> {c169} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x55b3a9f23520 <e26157> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x55b3a9e71ad0 <e47676> {c53} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e718a0 <e35890> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu instruction_decode
    1:2:3:2: VARREF 0x55b3a9e719b0 <e35887> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55b3a9e71ef0 <e47678> {c54} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e71cc0 <e35900> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_plus_four_decode
    1:2:3:2: VARREF 0x55b3a9e71dd0 <e35897> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x55b3a9e72310 <e47680> {c56} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e720e0 <e35910> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu read_address_1
    1:2:3:2: AND 0x55b3a9fecf40 <e52325> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1: CONST 0x55b3a9feccf0 <e52321> {c57} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55b3aa011ac0 <e56820> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55b3a9ef8a60 <e56811> {c57} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55b3a9f14d80 <e56812> {c57} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3: TRACEINC 0x55b3a9e72b50 <e47682> {c59} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e72920 <e35930> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu read_address_2
    1:2:3:2: AND 0x55b3a9fed250 <e52340> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1: CONST 0x55b3a9fed000 <e52336> {c60} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55b3aa011c60 <e56836> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55b3a9f19340 <e56827> {c60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55b3a9f19490 <e56828> {c60} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3: TRACEINC 0x55b3a9e73390 <e47684> {c62} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e73160 <e35950> {c62} @dt=0x55b3a9a12120@(G/w5)  mips_cpu Rd_decode
    1:2:3:2: AND 0x55b3a9fed560 <e52355> {c63} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1: CONST 0x55b3a9fed310 <e52351> {c63} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55b3aa011e00 <e56852> {c63} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55b3a9f1d6c0 <e56843> {c63} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55b3a9f1d810 <e56844> {c63} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'hb
    1:2:3: TRACEINC 0x55b3a9e737b0 <e47686> {c64} @dt=0x55b3a9a1a380@(G/w16) -> TRACEDECL 0x55b3a9e73580 <e35960> {c64} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu immediate
    1:2:3:2: AND 0x55b3a9fed870 <e52370> {c65} @dt=0x55b3a9fbd440@(G/wu32/16)
    1:2:3:2:1: CONST 0x55b3a9fed620 <e52366> {c65} @dt=0x55b3a99ffb00@(G/w32)  32'hffff
    1:2:3:2:2: VARREF 0x55b3a9f1f100 <e59421> {c65} @dt=0x55b3a9fbd440@(G/wu32/16)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55b3a9e75490 <e47688> {c75} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e75260 <e36030> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_destination_execute
    1:2:3:2: VARREF 0x55b3a9e75370 <e52371> {c75} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x55b3a9cb7520 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3: TRACEINC 0x55b3a9e758b0 <e47690> {c76} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e75680 <e36040> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_to_register_execute
    1:2:3:2: VARREF 0x55b3a9e75790 <e52372> {c76} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3: TRACEINC 0x55b3a9e75cd0 <e47692> {c77} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e75aa0 <e36050> {c77} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_write_execute
    1:2:3:2: VARREF 0x55b3a9e75bb0 <e52373> {c77} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x55b3a9cb7820 <e17183> {c77} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:3: TRACEINC 0x55b3a9e76510 <e47694> {c79} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e762e0 <e36070> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu ALU_src_B_execute
    1:2:3:2: VARREF 0x55b3a9e763f0 <e52374> {c79} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x55b3a9cb7b20 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3: TRACEINC 0x55b3a9e76930 <e47696> {c80} @dt=0x55b3a9a0dbe0@(G/w6) -> TRACEDECL 0x55b3a9e76700 <e36080> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu ALU_function_execute
    1:2:3:2: VARREF 0x55b3a9e76810 <e52375> {c80} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3: TRACEINC 0x55b3a9e76d50 <e47698> {c81} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e76b20 <e36090> {c81} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hi_lo_register_write_execute
    1:2:3:2: VARREF 0x55b3a9e76c30 <e52376> {c81} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x55b3a9cb7e20 <e17187> {c81} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:3: TRACEINC 0x55b3a9e77170 <e47700> {c82} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e76f40 <e36100> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_write_execute
    1:2:3:2: VARREF 0x55b3a9e77050 <e52377> {c82} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3: TRACEINC 0x55b3a9e77590 <e47702> {c85} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e77360 <e36110> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_execute
    1:2:3:2: VARREF 0x55b3a9e77470 <e36107> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x55b3a9cb8120 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3: TRACEINC 0x55b3a9e779b0 <e47704> {c86} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e77780 <e36120> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_execute
    1:2:3:2: VARREF 0x55b3a9e77890 <e36117> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x55b3a9cb82a0 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3: TRACEINC 0x55b3a9e79ae0 <e47706> {c93} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e798b0 <e36190> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu Rs_execute
    1:2:3:2: VARREF 0x55b3a9e799c0 <e52378> {c93} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3: TRACEINC 0x55b3a9e79f60 <e47708> {c94} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e79d30 <e36200> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu Rt_execute
    1:2:3:2: VARREF 0x55b3a9e79e40 <e52379> {c94} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3: TRACEINC 0x55b3a9e7a3e0 <e47710> {c95} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e7a1b0 <e36210> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu Rd_execute
    1:2:3:2: VARREF 0x55b3a9e7a2c0 <e52380> {c95} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x55b3a9cb9020 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3: TRACEINC 0x55b3a9e7a860 <e47712> {c96} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7a630 <e36220> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu sign_imm_execute
    1:2:3:2: VARREF 0x55b3a9e7a740 <e36217> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x55b3a9cb91a0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3: TRACEINC 0x55b3a9e7ace0 <e47714> {c99} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e7aa80 <e36230> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_write_memory
    1:2:3:2: VARREF 0x55b3a9e7ab90 <e52381> {c99} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55b3a9e7b190 <e47716> {c100} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e7af30 <e36240> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu write_register_memory
    1:2:3:2: VARREF 0x55b3a9e7b040 <e52382> {c100} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3: TRACEINC 0x55b3a9e7b620 <e47718> {c101} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e7b3f0 <e36250> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_to_register_memory
    1:2:3:2: VARREF 0x55b3a9e7b500 <e52383> {c101} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55b3a9cb9620 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3: TRACEINC 0x55b3a9e7bb00 <e47720> {c102} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e7b8d0 <e36260> {c102} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_write_memory
    1:2:3:2: VARREF 0x55b3a9e7b9e0 <e52384> {c102} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x55b3a9cb97a0 <e17204> {c102} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3: TRACEINC 0x55b3a9e7bfe0 <e47722> {c103} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e7bdb0 <e36270> {c103} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hi_lo_register_write_memory
    1:2:3:2: VARREF 0x55b3a9e7bec0 <e52385> {c103} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x55b3a9cb9920 <e17205> {c103} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:3: TRACEINC 0x55b3a9e7c490 <e47724> {c106} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7c260 <e36280> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_output_memory
    1:2:3:2: VARREF 0x55b3a9e7c370 <e36277> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x55b3a9e7c970 <e47726> {c107} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7c740 <e36290> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_HI_output_memory
    1:2:3:2: VARREF 0x55b3a9e7c850 <e36287> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x55b3a9cb9c20 <e17207> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:3: TRACEINC 0x55b3a9e7ce20 <e47728> {c108} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7cbf0 <e36300> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_LO_output_memory
    1:2:3:2: VARREF 0x55b3a9e7cd00 <e36297> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x55b3a9cb9da0 <e17208> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:3: TRACEINC 0x55b3a9e7d780 <e47730> {c110} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7d550 <e36320> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu write_data_memory
    1:2:3:2: VARREF 0x55b3a9e7d660 <e36317> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x55b3a9cba0a0 <e17210> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3: TRACEINC 0x55b3a9e7dc00 <e47732> {c113} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e7d9a0 <e36330> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_write_writeback
    1:2:3:2: VARREF 0x55b3a9e7dab0 <e52386> {c113} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3: TRACEINC 0x55b3a9e7e0a0 <e47734> {c114} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e7de70 <e36340> {c114} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hi_lo_register_write_writeback
    1:2:3:2: VARREF 0x55b3a9e7df80 <e52387> {c114} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x55b3a9cba3a0 <e17212> {c114} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3: TRACEINC 0x55b3a9e7e5b0 <e47736> {c115} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e7e350 <e36350> {c115} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_to_register_writeback
    1:2:3:2: VARREF 0x55b3a9e7e490 <e52388> {c115} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x55b3a9cba520 <e17213> {c115} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3: TRACEINC 0x55b3a9e7ea90 <e47738> {c118} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e7e830 <e36360> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu write_register_writeback
    1:2:3:2: VARREF 0x55b3a9e7e940 <e52389> {c118} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3: TRACEINC 0x55b3a9e7f3f0 <e47740> {c120} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7f190 <e36380> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_HI_output_writeback
    1:2:3:2: VARREF 0x55b3a9e7f2a0 <e36377> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55b3a9cba9a0 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3: TRACEINC 0x55b3a9e7f8a0 <e47742> {c121} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7f640 <e36390> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_LO_output_writeback
    1:2:3:2: VARREF 0x55b3a9e7f750 <e36387> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55b3a9cbab20 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3: TRACEINC 0x55b3a9e7fd80 <e47744> {c122} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7fb50 <e36400> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_output_writeback
    1:2:3:2: VARREF 0x55b3a9e7fc60 <e36397> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x55b3a9cbaca0 <e17218> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3: TRACEINC 0x55b3a9e80230 <e47746> {c123} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e80000 <e36410> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu read_data_writeback
    1:2:3:2: VARREF 0x55b3a9e80110 <e36407> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x55b3a9cbae20 <e17219> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:3: TRACEINC 0x55b3a9e80fe0 <e47748> {c128} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e80db0 <e36440> {c128} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu forward_A_decode
    1:2:3:2: AND 0x55b3a9f261f0 <e52426> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: AND 0x55b3a9f262b0 <e52424> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x55b3a9f26370 <e52393> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x55b3a9f26430 <e52390> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x55b3a9fedb80 <e52406> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x55b3a9fed930 <e52402> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x55b3aa012140 <e56884> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x55b3a9f26670 <e56875> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x55b3a9f26790 <e56876> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:1:2: EQ 0x55b3a9f26a70 <e52410> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x55b3a9fede90 <e52423> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x55b3a9fedc40 <e52419> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x55b3aa0122e0 <e56900> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x55b3a9f26c00 <e56891> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55b3a9f26d20 <e56892> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:1:2:2: CCAST 0x55b3aa047320 <e62115#> {i53} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:2:1:2:2:1: VARREF 0x55b3a9f27000 <e62110#> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2: CCAST 0x55b3aa0474c0 <e62124#> {i53} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:1: VARREF 0x55b3a9f27120 <e62119#> {i53} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55b3a9e81490 <e47750> {c129} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e81260 <e36450> {c129} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu forward_B_decode
    1:2:3:2: AND 0x55b3a9f337b0 <e52463> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: AND 0x55b3a9f33870 <e52461> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x55b3a9f33930 <e52430> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x55b3a9f339f0 <e52427> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x55b3a9fee1a0 <e52443> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x55b3a9fedf50 <e52439> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x55b3aa012480 <e56916> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x55b3a9f33c30 <e56907> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x55b3a9f33d50 <e56908> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:1:2: EQ 0x55b3a9f34030 <e52447> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x55b3a9fee4b0 <e52460> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x55b3a9fee260 <e52456> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x55b3aa012620 <e56932> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x55b3a9f341c0 <e56923> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55b3a9f342e0 <e56924> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:1:2:2: CCAST 0x55b3aa047660 <e62133#> {i54} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:2:1:2:2:1: VARREF 0x55b3a9f345c0 <e62128#> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2: CCAST 0x55b3aa047800 <e62142#> {i54} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:1: VARREF 0x55b3a9f346e0 <e62137#> {i54} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55b3a9e87340 <e47752> {n14} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e870d0 <e36650> {n14} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file read_data_1_pre_mux
    1:2:3:2: COND 0x55b3a9efb030 <e39838> {n19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: NEQ 0x55b3a9efb0f0 <e52467> {n19} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1: CONST 0x55b3a9efb1b0 <e52464> {n19} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:1:2: AND 0x55b3a9fee7c0 <e52480> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:1: CONST 0x55b3a9fee570 <e52476> {c57} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:2:2: SHIFTR 0x55b3aa0127c0 <e56948> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:2:1: VARREF 0x55b3a9efb3f0 <e56939> {c57} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:2:2: CONST 0x55b3a9efb540 <e56940> {c57} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:2: ARRAYSEL 0x55b3a9efb880 <e18507> {n19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:1: VARREF 0x55b3a9efb940 <e13193> {n19} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: AND 0x55b3a9feead0 <e52495> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:2:1: CONST 0x55b3a9fee880 <e52491> {c57} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2:2:2: SHIFTR 0x55b3aa012960 <e56964> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:2:2:1: VARREF 0x55b3a9efbb70 <e56955> {c57} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2: CONST 0x55b3a9efbcc0 <e56956> {c57} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:3: CONST 0x55b3a9efc020 <e18517> {n19} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2:3: TRACEINC 0x55b3a9e87820 <e47809> {n15} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e875b0 <e36660> {n15} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file read_data_2_pre_mux
    1:2:3:2: COND 0x55b3a9efd430 <e39847> {n20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: NEQ 0x55b3a9efd4f0 <e52499> {n20} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1: CONST 0x55b3a9efd5b0 <e52496> {n20} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:1:2: AND 0x55b3a9feede0 <e52512> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:1: CONST 0x55b3a9feeb90 <e52508> {c60} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:2:2: SHIFTR 0x55b3aa012b00 <e56980> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:2:1: VARREF 0x55b3a9efd7f0 <e56971> {c60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:2:2: CONST 0x55b3a9efd940 <e56972> {c60} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:2: ARRAYSEL 0x55b3a9efdc80 <e18535> {n20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:1: VARREF 0x55b3a9efdd40 <e13234> {n20} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: AND 0x55b3a9fef0f0 <e52527> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:2:1: CONST 0x55b3a9feeea0 <e52523> {c60} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2:2:2: SHIFTR 0x55b3aa012ca0 <e56996> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:2:2:1: VARREF 0x55b3a9efdf70 <e56987> {c60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2: CONST 0x55b3a9efe0c0 <e56988> {c60} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:3: CONST 0x55b3a9efe420 <e18545> {n20} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2:3: TRACEINC 0x55b3a9e864c0 <e47811> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0] -> TRACEDECL 0x55b3a9e86290 <e36620> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu register_file registers
    1:2:3:2: VARREF 0x55b3a9e863a0 <e36617> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3: TRACEINC 0x55b3a9e86990 <e47841> {n13} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e86760 <e36630> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file HI_reg
    1:2:3:2: VARREF 0x55b3a9e86870 <e36627> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55b3a9cc1160 <e18489> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3: TRACEINC 0x55b3a9e86e60 <e47843> {n13} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e86c30 <e36640> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file LO_reg
    1:2:3:2: VARREF 0x55b3a9e86d40 <e36637> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55b3a9cc12e0 <e18490> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:3: TRACEINC 0x55b3a9e56e70 <e47845> {c6} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e56c40 <e35481> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk
    1:2:3:2: VARREF 0x55b3a9e56d50 <e52528> {c6} @dt=0x55b3a9de9030@(G/wu32/1)  clk [RV] <- VAR 0x55b3a9c0f260 <e19392> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9e23e50 <e47850> {c8} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e23c20 <e35490> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset
    1:2:3:2: VARREF 0x55b3a9e23d30 <e52529> {c8} @dt=0x55b3a9de9030@(G/wu32/1)  reset [RV] <- VAR 0x55b3a9c0f500 <e19397> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9e679f0 <e47852> {c9} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e24040 <e35500> {c9} @dt=0x55b3a99e1a00@(G/w1)  active
    1:2:3:2: VARREF 0x55b3a9e24150 <e52530> {c9} @dt=0x55b3a9de9030@(G/wu32/1)  active [RV] <- VAR 0x55b3a9c0f8a0 <e19403> {c9} @dt=0x55b3a99e1a00@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9e67e10 <e47854> {c10} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e67be0 <e35510> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0
    1:2:3:2: VARREF 0x55b3a9e67cf0 <e35507> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0 [RV] <- VAR 0x55b3a9c0fc40 <e19409> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9e68230 <e47856> {c13} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e68000 <e35520> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable
    1:2:3:2: VARREF 0x55b3a9e68110 <e52531> {c13} @dt=0x55b3a9de9030@(G/wu32/1)  clk_enable [RV] <- VAR 0x55b3a9c0ffe0 <e19415> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9e68650 <e47858> {c16} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e68420 <e35530> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address
    1:2:3:2: VARREF 0x55b3a9e68530 <e35527> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [RV] <- VAR 0x55b3a9c10380 <e19421> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9e68a70 <e47860> {c17} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e68840 <e35540> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata
    1:2:3:2: VARREF 0x55b3a9e68950 <e35537> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [RV] <- VAR 0x55b3a9c10720 <e19427> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9e68e90 <e47862> {c20} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e68c60 <e35550> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address
    1:2:3:2: VARREF 0x55b3a9e68d70 <e35547> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [RV] <- VAR 0x55b3a9c10ac0 <e19433> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9e692b0 <e47864> {c21} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e69080 <e35560> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write
    1:2:3:2: VARREF 0x55b3a9e69190 <e52532> {c21} @dt=0x55b3a9de9030@(G/wu32/1)  data_write [RV] <- VAR 0x55b3a9c10e60 <e19439> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9e696d0 <e47866> {c22} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e694a0 <e35570> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read
    1:2:3:2: VARREF 0x55b3a9e695b0 <e52533> {c22} @dt=0x55b3a9de9030@(G/wu32/1)  data_read [RV] <- VAR 0x55b3a9c11200 <e19445> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9e69af0 <e47868> {c23} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e698c0 <e35580> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata
    1:2:3:2: VARREF 0x55b3a9e699d0 <e35577> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [RV] <- VAR 0x55b3a9c115a0 <e19451> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9e69f10 <e47870> {c24} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e69ce0 <e35590> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata
    1:2:3:2: VARREF 0x55b3a9e69df0 <e35587> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [RV] <- VAR 0x55b3a9c11940 <e19457> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9e6d8d0 <e47872> {c29} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6d6a0 <e35730> {c29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu HI_LO_output
    1:2:3:2: VARREF 0x55b3a9e6d7b0 <e52534> {c29} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x55b3a9cb2000 <e17074> {c29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3: TRACEINC 0x55b3a9e82b70 <e47873> {n4} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e82940 <e36500> {n4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_file pipelined
    1:2:3:2: CONST 0x55b3a9ef9a70 <e52535> {c146} @dt=0x55b3a9de9030@(G/wu32/1)  1'h1
    1:2:3: TRACEINC 0x55b3a9e89900 <e47874> {d3} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e896a0 <e36730> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu plus_four_adder b
    1:2:3:2: CONST 0x55b3a9ef9be0 <e39829> {c169} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3: TRACEINC 0x55b3a9e8a1d0 <e47875> {k3} @dt=0x55b3a9c02d00@(G/sw32) -> TRACEDECL 0x55b3a9e89fa0 <e36750> {k3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu program_counter_multiplexer BUS_WIDTH
    1:2:3:2: CONST 0x55b3a99e2180 <e42022> {k3} @dt=0x55b3a9c02d00@(G/sw32)  32'sh20
    1:2:3: TRACEINC 0x55b3a9e96ef0 <e47876> {j3} @dt=0x55b3a9c02d00@(G/sw32) -> TRACEDECL 0x55b3a9e96cc0 <e37170> {j3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu shifter_decode shift_distance
    1:2:3:2: CONST 0x55b3a9ee52b0 <e42052> {j3} @dt=0x55b3a9c02d00@(G/sw32)  32'sh2
    1:2:3: TRACEINC 0x55b3a9ea1670 <e47877> {k3} @dt=0x55b3a9c02d00@(G/sw32) -> TRACEDECL 0x55b3a9ea1400 <e37510> {k3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu write_register_execute_mux BUS_WIDTH
    1:2:3:2: CONST 0x55b3a9ee5470 <e42062> {k3} @dt=0x55b3a9c02d00@(G/sw32)  32'sh5
    1:2: CFUNC 0x55b3a9fad950 <e48862> {c5}  traceChgThis__2 [STATICU]
    1:2:3: TRACEINC 0x55b3a9fac510 <e46869> {c27} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6d280 <e35720> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu internal_clk
    1:2:3:2: VARREF 0x55b3a9fac5e0 <e52536> {c27} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x55b3a9fadbe0 <e47369> {n28} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e87a90 <e36670> {n28} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_file modified_write_clk
    1:2:3:2: AND 0x55b3a9fef400 <e52551> {n29} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: CONST 0x55b3a9fef1b0 <e52547> {n29} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:2: NOT 0x55b3a9fadcb0 <e52548> {n29} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:1: CCAST 0x55b3aa0479a0 <e62151#> {n29} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:1:1: VARREF 0x55b3a9fadd70 <e62146#> {n29} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2: CFUNC 0x55b3a9faf150 <e48864> {c5}  traceChgThis__3 [STATICU]
    1:2:3: TRACEINC 0x55b3a9fadef0 <e46876> {c39} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6ef60 <e35790> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_write_decode
    1:2:3:2: VARREF 0x55b3a9fadfc0 <e52552> {c39} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3: TRACEINC 0x55b3a9faf410 <e47428> {c40} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6f380 <e35800> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_to_register_decode
    1:2:3:2: VARREF 0x55b3a9faf4e0 <e52553> {c40} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3: TRACEINC 0x55b3a9faf600 <e47430> {c41} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6f7a0 <e35810> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_write_decode
    1:2:3:2: VARREF 0x55b3a9faf6d0 <e52554> {c41} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3: TRACEINC 0x55b3a9faf820 <e47432> {c42} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6fbc0 <e35820> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu ALU_src_B_decode
    1:2:3:2: VARREF 0x55b3a9faf8f0 <e52555> {c42} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3: TRACEINC 0x55b3a9fafa40 <e47434> {c43} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6ffe0 <e35830> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_destination_decode
    1:2:3:2: VARREF 0x55b3a9fafb10 <e52556> {c43} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3: TRACEINC 0x55b3a9fafc30 <e47436> {c44} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e70400 <e35840> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu branch_decode
    1:2:3:2: VARREF 0x55b3a9fafd00 <e52557> {c44} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3: TRACEINC 0x55b3a9fafe50 <e47438> {c45} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e70820 <e35850> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hi_lo_register_write_decode
    1:2:3:2: VARREF 0x55b3a9faff20 <e52558> {c45} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3: TRACEINC 0x55b3a9fb0040 <e47440> {c47} @dt=0x55b3a9a0dbe0@(G/w6) -> TRACEDECL 0x55b3a9e71060 <e35870> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu ALU_function_decode
    1:2:3:2: VARREF 0x55b3a9fcfa00 <e52559> {c47} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3: TRACEINC 0x55b3a9fcfb20 <e47442> {c52} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e71480 <e35880> {c52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_branch_decode
    1:2:3:2: ADD 0x55b3a9fcfbf0 <e39884> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: SHIFTL 0x55b3a9fcfcb0 <e59440> {j10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1: VARREF 0x55b3a9fcfd70 <e18365> {j10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:1:2: CONST 0x55b3a9fcfe90 <e19530> {j10} @dt=0x55b3a9c02d00@(G/sw32)  32'sh2
    1:2:3:2:2: VARREF 0x55b3a9fd0000 <e17436> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x55b3a9fd0120 <e47444> {c67} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e739a0 <e35970> {c67} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu shifter_output_decode
    1:2:3:2: SHIFTL 0x55b3a9fd01f0 <e59460> {j10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: VARREF 0x55b3a9fd02b0 <e18365> {j10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:2: CONST 0x55b3a9fd03d0 <e19530> {j10} @dt=0x55b3a9c02d00@(G/sw32)  32'sh2
    1:2:3: TRACEINC 0x55b3a9fd0540 <e47446> {c72} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e74e40 <e36020> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu sign_imm_decode
    1:2:3:2: VARREF 0x55b3a9fd0610 <e36017> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3: TRACEINC 0x55b3a9fd0730 <e47448> {c78} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e75ec0 <e36060> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu write_register_execute
    1:2:3:2: VARREF 0x55b3a9fd0800 <e52560> {c78} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3: TRACEINC 0x55b3a9fd0920 <e47450> {c87} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e77c60 <e36130> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu source_A_ALU_execute
    1:2:3:2: VARREF 0x55b3a9fd09f0 <e36127> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55b3a9fd0b10 <e47452> {c88} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e78140 <e36140> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu source_B_ALU_execute
    1:2:3:2: VARREF 0x55b3a9fd0be0 <e36137> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55b3a9fd0d00 <e47454> {c89} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e785f0 <e36150> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu write_data_execute
    1:2:3:2: VARREF 0x55b3a9fd0dd0 <e36147> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3: TRACEINC 0x55b3a9fd0ef0 <e47456> {c90} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e78aa0 <e36160> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_output_execute
    1:2:3:2: VARREF 0x55b3a9fd0fc0 <e36157> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: TRACEINC 0x55b3a9fd10e0 <e47458> {c91} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e78ef0 <e36170> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_HI_output_execute
    1:2:3:2: VARREF 0x55b3a9fd11b0 <e36167> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x55b3a9cb8a20 <e17195> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3: TRACEINC 0x55b3a9fd12d0 <e47460> {c92} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e793a0 <e36180> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_LO_output_execute
    1:2:3:2: VARREF 0x55b3a9fd13a0 <e36177> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x55b3a9cb8ba0 <e17196> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:3: TRACEINC 0x55b3a9fd14c0 <e47462> {c119} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7ed40 <e36370> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu result_writeback
    1:2:3:2: VARREF 0x55b3a9fd1590 <e36367> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3: TRACEINC 0x55b3a9fd16b0 <e47464> {c126} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e804b0 <e36420> {c126} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu stall_fetch
    1:2:3:2: VARREF 0x55b3a9fd1780 <e52561> {c126} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x55b3a9cbafa0 <e17220> {c126} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3: TRACEINC 0x55b3a9fd18a0 <e47466> {c127} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e80930 <e36430> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu stall_decode
    1:2:3:2: VARREF 0x55b3a9fd1970 <e52562> {c127} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x55b3a9cbb120 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3: TRACEINC 0x55b3a9fd1a90 <e47468> {c130} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e816b0 <e36460> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu flush_execute_register
    1:2:3:2: VARREF 0x55b3a9fd1b60 <e52563> {c130} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3: TRACEINC 0x55b3a9fd1c80 <e47470> {c131} @dt=0x55b3a9a44260@(G/w2) -> TRACEDECL 0x55b3a9e81bc0 <e36470> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu forward_A_execute
    1:2:3:2: VARREF 0x55b3a9fd1d50 <e52564> {c131} @dt=0x55b3a9de8290@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3: TRACEINC 0x55b3a9fd1e70 <e47472> {c132} @dt=0x55b3a9a44260@(G/w2) -> TRACEDECL 0x55b3a9e82070 <e36480> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu forward_B_execute
    1:2:3:2: VARREF 0x55b3a9fd1f40 <e52565> {c132} @dt=0x55b3a9de8290@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3: TRACEINC 0x55b3a9fd2170 <e47474> {g16} @dt=0x55b3a9a0dbe0@(G/w6) -> TRACEDECL 0x55b3a9e905a0 <e36960> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu control_unit op
    1:2:3:2: VARREF 0x55b3a9fd2240 <e52566> {g16} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x55b3a9ccf690 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3: TRACEINC 0x55b3a9fd2360 <e47476> {g18} @dt=0x55b3a9a0dbe0@(G/w6) -> TRACEDECL 0x55b3a9e90f00 <e36980> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu control_unit funct
    1:2:3:2: VARREF 0x55b3a9fd2430 <e52567> {g18} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3: TRACEINC 0x55b3a9fd2550 <e47478> {e14} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9eaa640 <e37810> {e14} @dt=0x55b3a9a12120@(G/w5)  mips_cpu alu shift_amount
    1:2:3:2: AND 0x55b3a9fef710 <e52582> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1: CONST 0x55b3a9fef4c0 <e52578> {e21} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55b3aa012e40 <e57012> {e21} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55b3a9fd26f0 <e57003> {e21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2: CONST 0x55b3a9fd2810 <e57004> {e21} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h6
    1:2:3: TRACEINC 0x55b3a9fd2af0 <e47480> {e15} @dt=0x55b3a9a90910@(G/w64) -> TRACEDECL 0x55b3a9eaab00 <e37820> {e15} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu sign_extened_input_1
    1:2:3:2: OR 0x55b3aa0137b0 <e57071> {e22} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:1: SHIFTL 0x55b3aa013610 <e57067> {e22} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:1:1: CCAST 0x55b3aa013240 <e57059> {e22} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:1:1:1: CCAST 0x55b3aa047ce0 <e62169#> {e22} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:1:1:1:1: NEGATE 0x55b3aa013180 <e62164#> {e22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1:1:1:1: CCAST 0x55b3aa047b40 <e62160#> {e22} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:1:1:1:1:1: AND 0x55b3a9fefa20 <e62155#> {e22} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:1: CONST 0x55b3a9fef7d0 <e52593> {e22} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:1:1:2: SHIFTR 0x55b3aa012fe0 <e57028> {e22} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:2:1: VARREF 0x55b3a9fd2e10 <e57019> {e22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:1:1:1:1:1:2:2: CONST 0x55b3a9fd2f30 <e57020> {e22} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x55b3aa0133c0 <e57060> {e22} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x55b3aa013300 <e57068> {e22} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:1: CCAST 0x55b3aa047e80 <e62178#> {e22} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:1:1: VARREF 0x55b3a9fd3380 <e62173#> {e22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55b3a9fd34a0 <e47482> {e16} @dt=0x55b3a9a90910@(G/w64) -> TRACEDECL 0x55b3a9eaafd0 <e37830> {e16} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu sign_extened_input_2
    1:2:3:2: OR 0x55b3aa014040 <e57129> {e23} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:1: SHIFTL 0x55b3aa013ea0 <e57125> {e23} @dt=0x55b3a9a90910@(G/w64)
    1:2:3:2:1:1: CCAST 0x55b3aa013ad0 <e57117> {e23} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:1:1:1: CCAST 0x55b3aa0481c0 <e62196#> {e23} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:1:1:1:1: NEGATE 0x55b3aa013a10 <e62191#> {e23} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1:1:1:1: CCAST 0x55b3aa048020 <e62187#> {e23} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:1:1:1:1:1: AND 0x55b3a9fefd30 <e62182#> {e23} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:1: CONST 0x55b3a9fefae0 <e52608> {e23} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:1:1:2: SHIFTR 0x55b3aa013870 <e57086> {e23} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:2:1: VARREF 0x55b3a9fd37c0 <e57077> {e23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:1:1:1:1:1:2:2: CONST 0x55b3a9fd38e0 <e57078> {e23} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x55b3aa013c50 <e57118> {e23} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x55b3aa013b90 <e57126> {e23} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:2:1: CCAST 0x55b3aa048360 <e62205#> {e23} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:2:1:1: VARREF 0x55b3a9fd3d30 <e62200#> {e23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55b3a9fd3e50 <e47484> {e17} @dt=0x55b3a9a90910@(G/w64) -> TRACEDECL 0x55b3a9eab4a0 <e37840> {e17} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu extended_input_1
    1:2:3:2: CCAST 0x55b3aa014100 <e57138> {e24} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:1: CCAST 0x55b3aa048500 <e62214#> {e24} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:1:1: VARREF 0x55b3a9fd3fe0 <e62209#> {e24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55b3a9fd4100 <e47486> {e18} @dt=0x55b3a9a90910@(G/w64) -> TRACEDECL 0x55b3a9eab970 <e37850> {e18} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu extended_input_2
    1:2:3:2: CCAST 0x55b3aa0141c0 <e57147> {e25} @dt=0x55b3a9a90910@(G/w64) sz64
    1:2:3:2:1: CCAST 0x55b3aa0486a0 <e62223#> {e25} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:1:1: VARREF 0x55b3a9fd4290 <e62218#> {e25} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55b3a9fd43b0 <e47488> {e19} @dt=0x55b3a9a90910@(G/w64) -> TRACEDECL 0x55b3a9eabe40 <e37860> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu alu ALU_HI_LO_output
    1:2:3:2: VARREF 0x55b3a9fd4480 <e37857> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: TRACEINC 0x55b3a9fd45a0 <e47490> {i25} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9ebf290 <e38480> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit lwstall
    1:2:3:2: VARREF 0x55b3a9fd4670 <e52613> {i25} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: TRACEINC 0x55b3a9fd4790 <e47492> {i26} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9ebf790 <e38490> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hazard_unit branchstall
    1:2:3:2: VARREF 0x55b3a9fd4860 <e52614> {i26} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2: CFUNC 0x55b3a9fd6d50 <e48866> {c5}  traceChgThis__4 [STATICU]
    1:2:3: TRACEINC 0x55b3a9fd4980 <e46871> {c33} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e6dac0 <e35740> {c33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_prime
    1:2:3:2: COND 0x55b3a9fd4a50 <e39860> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: CCAST 0x55b3aa048840 <e62232#> {k13} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55b3a9fd4b10 <e62227#> {k13} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:2:2: ADD 0x55b3a9fd4c30 <e39904> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:1: SHIFTL 0x55b3a9fd4cf0 <e59480> {j10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:1:1: VARREF 0x55b3a9fd4db0 <e18365> {j10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:2:1:2: CONST 0x55b3a9fd4ed0 <e19530> {j10} @dt=0x55b3a9c02d00@(G/sw32)  32'sh2
    1:2:3:2:2:2: VARREF 0x55b3a9fd5040 <e17436> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3: ADD 0x55b3a9fd5160 <e38922> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:3:1: CCAST 0x55b3aa0489e0 <e62241#> {c169} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:3:1:1: CONST 0x55b3a9fd5220 <e62236#> {c169} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:2:3:2: VARREF 0x55b3a9fd5390 <e26157> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x55b3a9fd6ed0 <e47578> {c46} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e70c40 <e35860> {c46} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu equal_decode
    1:2:3:2: EQ 0x55b3a9fd6fa0 <e52690> {h8} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: COND 0x55b3a9fd7060 <e39950> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1:1: AND 0x55b3a9fd7120 <e52652> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1: AND 0x55b3a9fd71e0 <e52650> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1: NEQ 0x55b3a9fd72a0 <e52619> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x55b3a9fd7360 <e52616> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:1:1:1:1:2: AND 0x55b3a9ff0040 <e52632> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:1:2:1: CONST 0x55b3a9fefdf0 <e52628> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:1:1:2:2: SHIFTR 0x55b3aa014280 <e57162> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:1:2:2:1: VARREF 0x55b3a9fd75a0 <e57153> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:1:2:2:2: CONST 0x55b3a9fd76c0 <e57154> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:1:1:1:2: EQ 0x55b3a9fd79a0 <e52636> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:2:1: AND 0x55b3a9ff0350 <e52649> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:2:1:1: CONST 0x55b3a9ff0100 <e52645> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:1:2:1:2: SHIFTR 0x55b3aa014420 <e57178> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:2:1:2:1: VARREF 0x55b3a9fd7b30 <e57169> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:2:1:2:2: CONST 0x55b3a9fd7c50 <e57170> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:1:1:1:2:2: CCAST 0x55b3aa048b80 <e62250#> {i53} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:2:1:1:1:2:2:1: VARREF 0x55b3a9fd7f30 <e62245#> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:1:1:2: CCAST 0x55b3aa048d20 <e62259#> {i53} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:1:2:1: VARREF 0x55b3a9fd8050 <e62254#> {i53} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:1:2: VARREF 0x55b3a9fd8170 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:1:3: VARREF 0x55b3a9fd8290 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3:2:2: COND 0x55b3a9fd83b0 <e40000> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:1: AND 0x55b3a9fd8470 <e52689> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:1:1: AND 0x55b3a9fd8530 <e52687> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:1:1:1: NEQ 0x55b3a9fd85f0 <e52656> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:1:1:1:1: CONST 0x55b3a9fd86b0 <e52653> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:2:1:1:1:2: AND 0x55b3a9ff0660 <e52669> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1:1:1:2:1: CONST 0x55b3a9ff0410 <e52665> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2:1:1:1:2:2: SHIFTR 0x55b3aa0145c0 <e57194> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1:1:1:2:2:1: VARREF 0x55b3a9fd88f0 <e57185> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:1:1:1:2:2:2: CONST 0x55b3a9fd8a10 <e57186> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:2:1:1:2: EQ 0x55b3a9fd8cf0 <e52673> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:2:1:1:2:1: AND 0x55b3a9ff0970 <e52686> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1:1:2:1:1: CONST 0x55b3a9ff0720 <e52682> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2:1:1:2:1:2: SHIFTR 0x55b3aa014760 <e57210> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1:1:2:1:2:1: VARREF 0x55b3a9fd8e80 <e57201> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:1:1:2:1:2:2: CONST 0x55b3a9de9120 <e57202> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:2:1:1:2:2: CCAST 0x55b3aa048ec0 <e62268#> {i54} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:2:2:1:1:2:2:1: VARREF 0x55b3a9fb5290 <e62263#> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2:1:2: CCAST 0x55b3aa049060 <e62277#> {i54} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:1:2:1: VARREF 0x55b3a9dec780 <e62272#> {i54} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:2:2: VARREF 0x55b3a9de6ba0 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:2:3: VARREF 0x55b3a9deb060 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x55b3a9fcc370 <e47580> {c70} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e74600 <e36000> {c70} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_resolved_decode
    1:2:3:2: COND 0x55b3a9de6740 <e39954> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: AND 0x55b3a9fc2bc0 <e52727> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1: AND 0x55b3a9dec5a0 <e52725> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1: NEQ 0x55b3a9debf10 <e52694> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1: CONST 0x55b3a9de93a0 <e52691> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:1:1:1:2: AND 0x55b3a9ff0c80 <e52707> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:2:1: CONST 0x55b3a9ff0a30 <e52703> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:1:2:2: SHIFTR 0x55b3aa014900 <e57226> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:2:2:1: VARREF 0x55b3a9deac50 <e57217> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:2:2:2: CONST 0x55b3a9deceb0 <e57218> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:1:1:2: EQ 0x55b3a9ded020 <e52711> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:2:1: AND 0x55b3a9ff0f90 <e52724> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:1:1: CONST 0x55b3a9ff0d40 <e52720> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:2:1:2: SHIFTR 0x55b3aa014aa0 <e57242> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:1:2:1: VARREF 0x55b3a9dea840 <e57233> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:1:2:2: CONST 0x55b3a9de5f80 <e57234> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:1:1:2:2: CCAST 0x55b3aa049200 <e62286#> {i53} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:2:1:1:2:2:1: VARREF 0x55b3a9de6e20 <e62281#> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:1:2: CCAST 0x55b3aa0493a0 <e62295#> {i53} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:2:1: VARREF 0x55b3a9fb0c00 <e62290#> {i53} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:2: VARREF 0x55b3a9de8090 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:3: VARREF 0x55b3a9de98f0 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x55b3a9de9a10 <e47582> {c71} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e74a20 <e36010> {c71} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_resolved_decode
    1:2:3:2: COND 0x55b3a9de9ae0 <e40004> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: AND 0x55b3a9de9ba0 <e52764> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1: AND 0x55b3a9de7eb0 <e52762> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1: NEQ 0x55b3a9de8cc0 <e52731> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1:1: CONST 0x55b3a9dea200 <e52728> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:1:1:1:2: AND 0x55b3a9ff12a0 <e52744> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:2:1: CONST 0x55b3a9ff1050 <e52740> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:1:2:2: SHIFTR 0x55b3aa014c40 <e57258> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:1:2:2:1: VARREF 0x55b3a9dea440 <e57249> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:2:2:2: CONST 0x55b3a9fd8fa0 <e57250> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:1:1:2: EQ 0x55b3a9de8590 <e52748> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:2:1: AND 0x55b3a9ff15b0 <e52761> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:1:1: CONST 0x55b3a9ff1360 <e52757> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:2:1:2: SHIFTR 0x55b3aa014de0 <e57274> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:1:2:1: VARREF 0x55b3a9fd9280 <e57265> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:1:2:2: CONST 0x55b3a9fd93a0 <e57266> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:1:1:2:2: CCAST 0x55b3aa049540 <e62304#> {i54} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:2:1:1:2:2:1: VARREF 0x55b3a9fd9680 <e62299#> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:1:2: CCAST 0x55b3aa0496e0 <e62313#> {i54} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:1:2:1: VARREF 0x55b3a9fd97a0 <e62308#> {i54} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:2: VARREF 0x55b3a9fd98c0 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:3: VARREF 0x55b3a9fd99e0 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2: CFUNC 0x55b3a9fdabc0 <e48868> {c5}  traceChgThis__5 [STATICU]
    1:2:3: TRACEINC 0x55b3a9de86d0 <e46875> {c38} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e6eb40 <e35780> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu program_counter_source_decode
    1:2:3:2: VARREF 0x55b3a9fd9b00 <e52765> {c38} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3: TRACEINC 0x55b3a9fdae50 <e47641> {c68} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e73dc0 <e35980> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_decode
    1:2:3:2: VARREF 0x55b3a9fdaf20 <e35977> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x55b3a9fdb040 <e47643> {c69} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e741e0 <e35990> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_decode
    1:2:3:2: VARREF 0x55b3a9fdb110 <e35987> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2: CFUNC 0x55b3a9fdbc60 <e48870> {c5}  traceChgThis__6 [STATICU]
    1:2:3: TRACEINC 0x55b3a9fdb230 <e46872> {c34} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e6dee0 <e35750> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_fetch
    1:2:3:2: VARREF 0x55b3a9fdb300 <e35747> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x55b3a9fdbef0 <e47675> {c35} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e6e300 <e35760> {c35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_plus_four_fetch
    1:2:3:2: ADD 0x55b3a9fdbfc0 <e38950> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: CCAST 0x55b3aa049880 <e62322#> {c169} @dt=0x55b3a99ffb00@(G/w32) sz32
    1:2:3:2:1:1: CONST 0x55b3a9fdc080 <e62317#> {c169} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x55b3a9fdc1f0 <e26157> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x55b3a9fdc310 <e47677> {c53} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e718a0 <e35890> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu instruction_decode
    1:2:3:2: VARREF 0x55b3a9fdc3e0 <e35887> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55b3a9fdc500 <e47679> {c54} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e71cc0 <e35900> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu program_counter_plus_four_decode
    1:2:3:2: VARREF 0x55b3a9fdc5d0 <e35897> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x55b3a9fdc6f0 <e47681> {c56} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e720e0 <e35910> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu read_address_1
    1:2:3:2: AND 0x55b3a9ff18c0 <e52780> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1: CONST 0x55b3a9ff1670 <e52776> {c57} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55b3aa014f80 <e57290> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55b3a9fdc890 <e57281> {c57} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55b3a9fdc9b0 <e57282> {c57} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3: TRACEINC 0x55b3a9fdcc90 <e47683> {c59} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e72920 <e35930> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu read_address_2
    1:2:3:2: AND 0x55b3a9ff1bd0 <e52795> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1: CONST 0x55b3a9ff1980 <e52791> {c60} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55b3aa015120 <e57306> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55b3a9fdce30 <e57297> {c60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55b3a9fdcf50 <e57298> {c60} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3: TRACEINC 0x55b3a9fdd230 <e47685> {c62} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e73160 <e35950> {c62} @dt=0x55b3a9a12120@(G/w5)  mips_cpu Rd_decode
    1:2:3:2: AND 0x55b3a9ff1ee0 <e52810> {c63} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1: CONST 0x55b3a9ff1c90 <e52806> {c63} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55b3aa0152c0 <e57322> {c63} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55b3a9fdd3d0 <e57313> {c63} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55b3a9fdd4f0 <e57314> {c63} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'hb
    1:2:3: TRACEINC 0x55b3a9fdd7d0 <e47687> {c64} @dt=0x55b3a9a1a380@(G/w16) -> TRACEDECL 0x55b3a9e73580 <e35960> {c64} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu immediate
    1:2:3:2: AND 0x55b3a9ff21f0 <e52825> {c65} @dt=0x55b3a9fbd440@(G/wu32/16)
    1:2:3:2:1: CONST 0x55b3a9ff1fa0 <e52821> {c65} @dt=0x55b3a99ffb00@(G/w32)  32'hffff
    1:2:3:2:2: VARREF 0x55b3a9fdd970 <e59488> {c65} @dt=0x55b3a9fbd440@(G/wu32/16)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55b3a9fddd70 <e47689> {c75} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e75260 <e36030> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_destination_execute
    1:2:3:2: VARREF 0x55b3a9fdde40 <e52826> {c75} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x55b3a9cb7520 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3: TRACEINC 0x55b3a9fddf60 <e47691> {c76} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e75680 <e36040> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_to_register_execute
    1:2:3:2: VARREF 0x55b3a9fde030 <e52827> {c76} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3: TRACEINC 0x55b3a9fde150 <e47693> {c77} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e75aa0 <e36050> {c77} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_write_execute
    1:2:3:2: VARREF 0x55b3a9fde220 <e52828> {c77} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x55b3a9cb7820 <e17183> {c77} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:3: TRACEINC 0x55b3a9fde340 <e47695> {c79} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e762e0 <e36070> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu ALU_src_B_execute
    1:2:3:2: VARREF 0x55b3a9fde410 <e52829> {c79} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x55b3a9cb7b20 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3: TRACEINC 0x55b3a9fde530 <e47697> {c80} @dt=0x55b3a9a0dbe0@(G/w6) -> TRACEDECL 0x55b3a9e76700 <e36080> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu ALU_function_execute
    1:2:3:2: VARREF 0x55b3a9fde600 <e52830> {c80} @dt=0x55b3a9de83c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3: TRACEINC 0x55b3a9fde720 <e47699> {c81} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e76b20 <e36090> {c81} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hi_lo_register_write_execute
    1:2:3:2: VARREF 0x55b3a9fde7f0 <e52831> {c81} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x55b3a9cb7e20 <e17187> {c81} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:3: TRACEINC 0x55b3a9fde910 <e47701> {c82} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e76f40 <e36100> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_write_execute
    1:2:3:2: VARREF 0x55b3a9fde9e0 <e52832> {c82} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3: TRACEINC 0x55b3a9fdeb00 <e47703> {c85} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e77360 <e36110> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_A_execute
    1:2:3:2: VARREF 0x55b3a9fdebd0 <e36107> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x55b3a9cb8120 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3: TRACEINC 0x55b3a9fdecf0 <e47705> {c86} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e77780 <e36120> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file_output_B_execute
    1:2:3:2: VARREF 0x55b3a9fdedc0 <e36117> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x55b3a9cb82a0 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3: TRACEINC 0x55b3a9fdeee0 <e47707> {c93} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e798b0 <e36190> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu Rs_execute
    1:2:3:2: VARREF 0x55b3a9fdefb0 <e52833> {c93} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3: TRACEINC 0x55b3a9fdf0d0 <e47709> {c94} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e79d30 <e36200> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu Rt_execute
    1:2:3:2: VARREF 0x55b3a9fdf1a0 <e52834> {c94} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3: TRACEINC 0x55b3a9fdf2c0 <e47711> {c95} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e7a1b0 <e36210> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu Rd_execute
    1:2:3:2: VARREF 0x55b3a9fdf390 <e52835> {c95} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x55b3a9cb9020 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3: TRACEINC 0x55b3a9fdf4b0 <e47713> {c96} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7a630 <e36220> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu sign_imm_execute
    1:2:3:2: VARREF 0x55b3a9fdf580 <e36217> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x55b3a9cb91a0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3: TRACEINC 0x55b3a9fdf6a0 <e47715> {c99} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e7aa80 <e36230> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_write_memory
    1:2:3:2: VARREF 0x55b3a9fdf770 <e52836> {c99} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55b3a9fdf890 <e47717> {c100} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e7af30 <e36240> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu write_register_memory
    1:2:3:2: VARREF 0x55b3a9fdf960 <e52837> {c100} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3: TRACEINC 0x55b3a9fdfa80 <e47719> {c101} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e7b3f0 <e36250> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_to_register_memory
    1:2:3:2: VARREF 0x55b3a9fdfb50 <e52838> {c101} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55b3a9cb9620 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3: TRACEINC 0x55b3a9fdfc70 <e47721> {c102} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e7b8d0 <e36260> {c102} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_write_memory
    1:2:3:2: VARREF 0x55b3a9fdfd40 <e52839> {c102} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x55b3a9cb97a0 <e17204> {c102} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3: TRACEINC 0x55b3a9fdfe60 <e47723> {c103} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e7bdb0 <e36270> {c103} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hi_lo_register_write_memory
    1:2:3:2: VARREF 0x55b3a9fdff30 <e52840> {c103} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x55b3a9cb9920 <e17205> {c103} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:3: TRACEINC 0x55b3a9fe0050 <e47725> {c106} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7c260 <e36280> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_output_memory
    1:2:3:2: VARREF 0x55b3a9fe0120 <e36277> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x55b3a9fe0240 <e47727> {c107} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7c740 <e36290> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_HI_output_memory
    1:2:3:2: VARREF 0x55b3a9fe0310 <e36287> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x55b3a9cb9c20 <e17207> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:3: TRACEINC 0x55b3a9fe0430 <e47729> {c108} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7cbf0 <e36300> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_LO_output_memory
    1:2:3:2: VARREF 0x55b3a9fe0500 <e36297> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x55b3a9cb9da0 <e17208> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:3: TRACEINC 0x55b3a9fe0620 <e47731> {c110} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7d550 <e36320> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu write_data_memory
    1:2:3:2: VARREF 0x55b3a9fe06f0 <e36317> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x55b3a9cba0a0 <e17210> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3: TRACEINC 0x55b3a9fe0810 <e47733> {c113} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e7d9a0 <e36330> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu register_write_writeback
    1:2:3:2: VARREF 0x55b3a9fe08e0 <e52841> {c113} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3: TRACEINC 0x55b3a9fe0a00 <e47735> {c114} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e7de70 <e36340> {c114} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu hi_lo_register_write_writeback
    1:2:3:2: VARREF 0x55b3a9fe0ad0 <e52842> {c114} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x55b3a9cba3a0 <e17212> {c114} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3: TRACEINC 0x55b3a9fe0bf0 <e47737> {c115} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e7e350 <e36350> {c115} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu memory_to_register_writeback
    1:2:3:2: VARREF 0x55b3a9fe0cc0 <e52843> {c115} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x55b3a9cba520 <e17213> {c115} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3: TRACEINC 0x55b3a9fe0de0 <e47739> {c118} @dt=0x55b3a9a12120@(G/w5) -> TRACEDECL 0x55b3a9e7e830 <e36360> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu write_register_writeback
    1:2:3:2: VARREF 0x55b3a9fe0eb0 <e52844> {c118} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3: TRACEINC 0x55b3a9fe0fd0 <e47741> {c120} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7f190 <e36380> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_HI_output_writeback
    1:2:3:2: VARREF 0x55b3a9fe10a0 <e36377> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55b3a9cba9a0 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3: TRACEINC 0x55b3a9fe11c0 <e47743> {c121} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7f640 <e36390> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_LO_output_writeback
    1:2:3:2: VARREF 0x55b3a9fe1290 <e36387> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55b3a9cbab20 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3: TRACEINC 0x55b3a9fe13b0 <e47745> {c122} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e7fb50 <e36400> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu ALU_output_writeback
    1:2:3:2: VARREF 0x55b3a9fe1480 <e36397> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x55b3a9cbaca0 <e17218> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3: TRACEINC 0x55b3a9fe15a0 <e47747> {c123} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e80000 <e36410> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu read_data_writeback
    1:2:3:2: VARREF 0x55b3a9fe1670 <e36407> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x55b3a9cbae20 <e17219> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:3: TRACEINC 0x55b3a9fe1790 <e47749> {c128} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e80db0 <e36440> {c128} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu forward_A_decode
    1:2:3:2: AND 0x55b3a9fe1860 <e52881> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: AND 0x55b3a9fe1920 <e52879> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x55b3a9fe19e0 <e52848> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x55b3a9fe1aa0 <e52845> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x55b3a9ff2500 <e52861> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x55b3a9ff22b0 <e52857> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x55b3aa015600 <e57354> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x55b3a9fe1ce0 <e57345> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x55b3a9fe1e00 <e57346> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:1:2: EQ 0x55b3a9fe20e0 <e52865> {i53} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x55b3a9ff2810 <e52878> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x55b3a9ff25c0 <e52874> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x55b3aa0157a0 <e57370> {c58} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x55b3a9fe2270 <e57361> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55b3a9fe2390 <e57362> {c58} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:1:2:2: CCAST 0x55b3aa049a20 <e62331#> {i53} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:2:1:2:2:1: VARREF 0x55b3a9fe2670 <e62326#> {i53} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2: CCAST 0x55b3aa049bc0 <e62340#> {i53} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:1: VARREF 0x55b3a9fe2790 <e62335#> {i53} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55b3a9fe28b0 <e47751> {c129} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e81260 <e36450> {c129} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu forward_B_decode
    1:2:3:2: AND 0x55b3a9fe2980 <e52918> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1: AND 0x55b3a9fe2a40 <e52916> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x55b3a9fe2b00 <e52885> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x55b3a9fe2bc0 <e52882> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x55b3a9ff2b20 <e52898> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x55b3a9ff28d0 <e52894> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x55b3aa015940 <e57386> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x55b3a9fe2e00 <e57377> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x55b3a9fe2f20 <e57378> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:1:2: EQ 0x55b3a9fe3200 <e52902> {i54} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x55b3a9ff2e30 <e52915> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x55b3a9ff2be0 <e52911> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x55b3aa015ae0 <e57402> {c61} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x55b3a9fe3390 <e57393> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55b3a9fe34b0 <e57394> {c61} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:1:2:2: CCAST 0x55b3aa049d60 <e62349#> {i54} @dt=0x55b3a9dead90@(G/wu32/5) sz32
    1:2:3:2:1:2:2:1: VARREF 0x55b3a9fe3790 <e62344#> {i54} @dt=0x55b3a9dead90@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2: CCAST 0x55b3aa049f00 <e62358#> {i54} @dt=0x55b3a9de9030@(G/wu32/1) sz32
    1:2:3:2:2:1: VARREF 0x55b3a9fe38b0 <e62353#> {i54} @dt=0x55b3a9de9030@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2: CFUNC 0x55b3a9fe6300 <e48872> {c5}  traceChgThis__7 [STATICU]
    1:2:3: TRACEINC 0x55b3a9fe41e0 <e46962> {n14} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e870d0 <e36650> {n14} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file read_data_1_pre_mux
    1:2:3:2: COND 0x55b3a9fe42b0 <e39838> {n19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: NEQ 0x55b3a9fe4370 <e52922> {n19} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1: CONST 0x55b3a9fe4430 <e52919> {n19} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:1:2: AND 0x55b3a9ff3140 <e52935> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:1: CONST 0x55b3a9ff2ef0 <e52931> {c57} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:2:2: SHIFTR 0x55b3aa015c80 <e57418> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:2:1: VARREF 0x55b3a9fe4670 <e57409> {c57} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:2:2: CONST 0x55b3a9fe4790 <e57410> {c57} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:2: ARRAYSEL 0x55b3a9fe4a70 <e18507> {n19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:1: VARREF 0x55b3a9fe4b30 <e13193> {n19} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: AND 0x55b3a9ff3450 <e52950> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:2:1: CONST 0x55b3a9ff3200 <e52946> {c57} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2:2:2: SHIFTR 0x55b3aa015e20 <e57434> {c57} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:2:2:1: VARREF 0x55b3a9fe4d20 <e57425> {c57} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2: CONST 0x55b3a9fe4e40 <e57426> {c57} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h15
    1:2:3:2:3: CONST 0x55b3a9fe5120 <e18517> {n19} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2:3: TRACEINC 0x55b3a9fe6590 <e47810> {n15} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e875b0 <e36660> {n15} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file read_data_2_pre_mux
    1:2:3:2: COND 0x55b3a9fe6660 <e39847> {n20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:1: NEQ 0x55b3a9fe6720 <e52954> {n20} @dt=0x55b3a9de9030@(G/wu32/1)
    1:2:3:2:1:1: CONST 0x55b3a9fe67e0 <e52951> {n20} @dt=0x55b3a9dead90@(G/wu32/5)  5'h0
    1:2:3:2:1:2: AND 0x55b3a9ff3760 <e52967> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:1: CONST 0x55b3a9ff3510 <e52963> {c60} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:1:2:2: SHIFTR 0x55b3aa015fc0 <e57450> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:1:2:2:1: VARREF 0x55b3a9fe6a20 <e57441> {c60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:2:2: CONST 0x55b3a9fe6b40 <e57442> {c60} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:2: ARRAYSEL 0x55b3a9fe6e20 <e18535> {n20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:3:2:2:1: VARREF 0x55b3a9fe6ee0 <e13234> {n20} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: AND 0x55b3a9ff3a70 <e52982> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:2:1: CONST 0x55b3a9ff3820 <e52978> {c60} @dt=0x55b3a99ffb00@(G/w32)  32'h1f
    1:2:3:2:2:2:2: SHIFTR 0x55b3aa016160 <e57466> {c60} @dt=0x55b3a9dead90@(G/wu32/5)
    1:2:3:2:2:2:2:1: VARREF 0x55b3a9fe70d0 <e57457> {c60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2: CONST 0x55b3a9fe71f0 <e57458> {c60} @dt=0x55b3a9fcccf0@(G/swu32/5)  5'h10
    1:2:3:2:3: CONST 0x55b3a9fe74d0 <e18545> {n20} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2: CFUNC 0x55b3a9fe8070 <e48874> {c5}  traceChgThis__8 [STATICU]
    1:2:3: TRACEINC 0x55b3a9fe7640 <e46959> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0] -> TRACEDECL 0x55b3a9e86290 <e36620> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu register_file registers
    1:2:3:2: VARREF 0x55b3a9fe7710 <e36617> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3: TRACEINC 0x55b3a9fe8300 <e47842> {n13} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e86760 <e36630> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file HI_reg
    1:2:3:2: VARREF 0x55b3a9fe83d0 <e36627> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55b3a9cc1160 <e18489> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3: TRACEINC 0x55b3a9fe84f0 <e47844> {n13} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e86c30 <e36640> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu register_file LO_reg
    1:2:3:2: VARREF 0x55b3a9fe85c0 <e36637> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55b3a9cc12e0 <e18490> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2: CFUNC 0x55b3a9fe88d0 <e48876> {c5}  traceChgThis__9 [STATICU]
    1:2:3: TRACEINC 0x55b3a9fe86e0 <e46845> {c6} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e56c40 <e35481> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk
    1:2:3:2: VARREF 0x55b3a9fe87b0 <e52983> {c6} @dt=0x55b3a9de9030@(G/wu32/1)  clk [RV] <- VAR 0x55b3a9c0f260 <e19392> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9fe8b60 <e47851> {c8} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e23c20 <e35490> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset
    1:2:3:2: VARREF 0x55b3a9fe8c30 <e52984> {c8} @dt=0x55b3a9de9030@(G/wu32/1)  reset [RV] <- VAR 0x55b3a9c0f500 <e19397> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9fe8d50 <e47853> {c9} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e24040 <e35500> {c9} @dt=0x55b3a99e1a00@(G/w1)  active
    1:2:3:2: VARREF 0x55b3a9fe8e20 <e52985> {c9} @dt=0x55b3a9de9030@(G/wu32/1)  active [RV] <- VAR 0x55b3a9c0f8a0 <e19403> {c9} @dt=0x55b3a99e1a00@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9fe8f40 <e47855> {c10} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e67be0 <e35510> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0
    1:2:3:2: VARREF 0x55b3a9fe9010 <e35507> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0 [RV] <- VAR 0x55b3a9c0fc40 <e19409> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9fe9130 <e47857> {c13} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e68000 <e35520> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable
    1:2:3:2: VARREF 0x55b3a9fe9200 <e52986> {c13} @dt=0x55b3a9de9030@(G/wu32/1)  clk_enable [RV] <- VAR 0x55b3a9c0ffe0 <e19415> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9fe9320 <e47859> {c16} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e68420 <e35530> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address
    1:2:3:2: VARREF 0x55b3a9fe93f0 <e35527> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [RV] <- VAR 0x55b3a9c10380 <e19421> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9fe9510 <e47861> {c17} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e68840 <e35540> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata
    1:2:3:2: VARREF 0x55b3a9fe95e0 <e35537> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [RV] <- VAR 0x55b3a9c10720 <e19427> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9fe9700 <e47863> {c20} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e68c60 <e35550> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address
    1:2:3:2: VARREF 0x55b3a9fe97d0 <e35547> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [RV] <- VAR 0x55b3a9c10ac0 <e19433> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9fe98f0 <e47865> {c21} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e69080 <e35560> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write
    1:2:3:2: VARREF 0x55b3a9fe99c0 <e52987> {c21} @dt=0x55b3a9de9030@(G/wu32/1)  data_write [RV] <- VAR 0x55b3a9c10e60 <e19439> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9fe9ae0 <e47867> {c22} @dt=0x55b3a99e1a00@(G/w1) -> TRACEDECL 0x55b3a9e694a0 <e35570> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read
    1:2:3:2: VARREF 0x55b3a9fe9bb0 <e52988> {c22} @dt=0x55b3a9de9030@(G/wu32/1)  data_read [RV] <- VAR 0x55b3a9c11200 <e19445> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9fe9cd0 <e47869> {c23} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e698c0 <e35580> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata
    1:2:3:2: VARREF 0x55b3a9fe9da0 <e35577> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [RV] <- VAR 0x55b3a9c115a0 <e19451> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55b3a9fe9ec0 <e47871> {c24} @dt=0x55b3a99ffb00@(G/w32) -> TRACEDECL 0x55b3a9e69ce0 <e35590> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata
    1:2:3:2: VARREF 0x55b3a9fe9f90 <e35587> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [RV] <- VAR 0x55b3a9c11940 <e19457> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [PI] INPUT [P] PORT
    3: TYPETABLE 0x55b3a99cd5f0 <e2> {a0}
		detailed  ->  BASICDTYPE 0x55b3a9ed0ed0 <e43480> {n12} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
		detailed  ->  BASICDTYPE 0x55b3a99e1a00 <e15830> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b3a9a44260 <e16633> {c131} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x55b3a9ec1360 <e43452> {n12} @dt=this@(G/w5)  bit [GENERIC] kwd=bit range=[4:0]
		detailed  ->  BASICDTYPE 0x55b3a9a12120 <e15993> {c56} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55b3a9a0dbe0 <e15961> {c47} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55b3a9a1a380 <e16268> {c64} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x55b3a9de9030 <e49056> {c27} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9de6800 <e49402> {g25} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9de8290 <e49319> {i31} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9dead90 <e49236> {n19} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9fcccf0 <e49204> {c65} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9de83c0 <e49364> {g21} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9fc1c90 <e50522> {e68} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9fbd440 <e49187> {o6} @dt=this@(G/wu32/16)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9ded440 <e47150> {c5} @dt=this@(G/w32)  bit [GENERIC] kwd=bit range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a99ffb00 <e15839> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9c02d00 <e17268> {c169} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9a90910 <e14779> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x55b3a9bf9d90 <e15328> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: UNPACKARRAYDTYPE 0x55b3a9b32f50 <e13142> {n12} @dt=this@(w32)u[31:0] refdt=0x55b3a99ffb00(G/w32) [31:0]
    3:1:2: RANGE 0x55b3a9b32950 <e6557> {n12}
    3:1:2:2: CONST 0x55b3a9c085c0 <e18478> {n12} @dt=0x55b3a9c02d00@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x55b3a9c08810 <e18488> {n12} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x55b3a9a90910 <e14779> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9bf9d90 <e15328> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a99e1a00 <e15830> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55b3a99ffb00 <e15839> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a0dbe0 <e15961> {c47} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9a12120 <e15993> {c56} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a1a380 <e16268> {c64} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b3a9a44260 <e16633> {c131} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9c02d00 <e17268> {c169} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9ec1360 <e43452> {n12} @dt=this@(G/w5)  bit [GENERIC] kwd=bit range=[4:0]
    3:1: BASICDTYPE 0x55b3a9ed0ed0 <e43480> {n12} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
    3:1: BASICDTYPE 0x55b3a9ded440 <e47150> {c5} @dt=this@(G/w32)  bit [GENERIC] kwd=bit range=[31:0]
    3:1: BASICDTYPE 0x55b3a9de9030 <e49056> {c27} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9fbd440 <e49187> {o6} @dt=this@(G/wu32/16)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9fcccf0 <e49204> {c65} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9dead90 <e49236> {n19} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9de8290 <e49319> {i31} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9de83c0 <e49364> {g21} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9de6800 <e49402> {g25} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9fc1c90 <e50522> {e68} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
