5 8 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -o real1.cdd -v real1.v
3 0 main main real1.v 1 16
2 1 6 90009 1 1 4 0 0 b
2 2 6 90009 0 2a 20000 0 0 1 0 2
2 3 6 90009 3 29 2700a 1 2 1 0 2
1 b 0 4 30006 1 0 2
4 3 3 0
