==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: add_files ../rtl_kernel_wizard_0_cmodel.cpp 
INFO: [HLS 200-10] Adding design file '../rtl_kernel_wizard_0_cmodel.cpp' to the project
INFO: [HLS 200-1510] Running: set_top rtl_kernel_wizard_0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 453.836 MB.
INFO: [HLS 200-10] Analyzing design file '../rtl_kernel_wizard_0_cmodel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.98 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.29 seconds; current allocated memory: 456.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'void read_stream<256, 256, 0, 0, 0>(hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, hls::axis<ap_uint<256>, 0, 0, 0>&)' into 'void example_stream_plus1<256, 256, 0, 0, 0>(hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, unsigned int)' (../rtl_kernel_wizard_0_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void parallel_adder<256, 0, 0, 0>(hls::axis<ap_uint<256>, 0, 0, 0>&, unsigned int)' into 'void example_stream_plus1<256, 256, 0, 0, 0>(hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, unsigned int)' (../rtl_kernel_wizard_0_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void write_stream<256, 256, 0, 0, 0>(hls::axis<ap_uint<256>, 0, 0, 0>&, hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&)' into 'void example_stream_plus1<256, 256, 0, 0, 0>(hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, unsigned int)' (../rtl_kernel_wizard_0_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void read_stream<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, hls::axis<ap_uint<512>, 0, 0, 0>&)' into 'void example_stream_plus1<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, unsigned int)' (../rtl_kernel_wizard_0_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void parallel_adder<512, 0, 0, 0>(hls::axis<ap_uint<512>, 0, 0, 0>&, unsigned int)' into 'void example_stream_plus1<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, unsigned int)' (../rtl_kernel_wizard_0_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void write_stream<512, 512, 0, 0, 0>(hls::axis<ap_uint<512>, 0, 0, 0>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&)' into 'void example_stream_plus1<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, unsigned int)' (../rtl_kernel_wizard_0_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void example_stream_plus1<256, 256, 0, 0, 0>(hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, unsigned int)' into 'rtl_kernel_wizard_0' (../rtl_kernel_wizard_0_cmodel.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'void example_stream_plus1<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, unsigned int)' into 'rtl_kernel_wizard_0' (../rtl_kernel_wizard_0_cmodel.cpp:116:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<256>s.i256' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<64>s.i64' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<512>s.i512' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint<32>s' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint<256>s' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<32>s.i32' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.88 seconds; current allocated memory: 457.398 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 457.398 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 465.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 478.211 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (../rtl_kernel_wizard_0_cmodel.cpp:29) in function 'rtl_kernel_wizard_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (../rtl_kernel_wizard_0_cmodel.cpp:29) in function 'rtl_kernel_wizard_0' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_96_1' (../rtl_kernel_wizard_0_cmodel.cpp:29) in function 'rtl_kernel_wizard_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_96_1' (../rtl_kernel_wizard_0_cmodel.cpp:29) in function 'rtl_kernel_wizard_0' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_1' (../rtl_kernel_wizard_0_cmodel.cpp:81) in function 'rtl_kernel_wizard_0' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 510.820 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 528.617 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rtl_kernel_wizard_0' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.23 seconds; current allocated memory: 528.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 528.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 528.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 528.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rtl_kernel_wizard_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 528.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 528.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 528.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 528.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rtl_kernel_wizard_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/Message' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/PEControl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rtl_kernel_wizard_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Message', 'PEControl' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rtl_kernel_wizard_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 528.617 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.68 seconds; current allocated memory: 532.656 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.68 seconds; current allocated memory: 536.059 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rtl_kernel_wizard_0.
INFO: [VLOG 209-307] Generating Verilog RTL for rtl_kernel_wizard_0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO