[2025-09-18 02:52:49] START suite=qualcomm_srv trace=srv574_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv574_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2640786 heartbeat IPC: 3.787 cumulative IPC: 3.787 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5046593 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5046593 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5046594 heartbeat IPC: 4.157 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13606800 heartbeat IPC: 1.168 cumulative IPC: 1.168 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22290445 heartbeat IPC: 1.152 cumulative IPC: 1.16 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30939348 heartbeat IPC: 1.156 cumulative IPC: 1.159 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 39705608 heartbeat IPC: 1.141 cumulative IPC: 1.154 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 48423279 heartbeat IPC: 1.147 cumulative IPC: 1.153 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 57175719 heartbeat IPC: 1.143 cumulative IPC: 1.151 (Simulation time: 00 hr 07 min 55 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 66008770 heartbeat IPC: 1.132 cumulative IPC: 1.148 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 74558451 heartbeat IPC: 1.17 cumulative IPC: 1.151 (Simulation time: 00 hr 10 min 16 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv574_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000024 cycles: 83294673 heartbeat IPC: 1.145 cumulative IPC: 1.15 (Simulation time: 00 hr 11 min 24 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 86921931 cumulative IPC: 1.15 (Simulation time: 00 hr 12 min 31 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 86921931 cumulative IPC: 1.15 (Simulation time: 00 hr 12 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv574_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.15 instructions: 100000003 cycles: 86921931
CPU 0 Branch Prediction Accuracy: 91.34% MPKI: 15.3 Average ROB Occupancy at Mispredict: 26.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2817
BRANCH_INDIRECT: 0.4199
BRANCH_CONDITIONAL: 12.9
BRANCH_DIRECT_CALL: 0.694
BRANCH_INDIRECT_CALL: 0.5028
BRANCH_RETURN: 0.4954


====Backend Stall Breakdown====
ROB_STALL: 172859
LQ_STALL: 0
SQ_STALL: 587130


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 189.80852
REPLAY_LOAD: 77.27564
NON_REPLAY_LOAD: 15.891049

== Total ==
ADDR_TRANS: 26763
REPLAY_LOAD: 12055
NON_REPLAY_LOAD: 134041

== Counts ==
ADDR_TRANS: 141
REPLAY_LOAD: 156
NON_REPLAY_LOAD: 8435

cpu0->cpu0_STLB TOTAL        ACCESS:    1767244 HIT:    1761567 MISS:       5677 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1767244 HIT:    1761567 MISS:       5677 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 225 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8000741 HIT:    6829297 MISS:    1171444 MSHR_MERGE:      86662
cpu0->cpu0_L2C LOAD         ACCESS:    6203161 HIT:    5338076 MISS:     865085 MSHR_MERGE:      13820
cpu0->cpu0_L2C RFO          ACCESS:     542363 HIT:     395415 MISS:     146948 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     318289 HIT:     181390 MISS:     136899 MSHR_MERGE:      72842
cpu0->cpu0_L2C WRITE        ACCESS:     926440 HIT:     913329 MISS:      13111 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10488 HIT:       1087 MISS:       9401 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     354358 ISSUED:     200850 USEFUL:      15722 USELESS:      11956
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14419428 HIT:    8070260 MISS:    6349168 MSHR_MERGE:    1519383
cpu0->cpu0_L1I LOAD         ACCESS:   14419428 HIT:    8070260 MISS:    6349168 MSHR_MERGE:    1519383
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.87 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30526806 HIT:   26974680 MISS:    3552126 MSHR_MERGE:    1480437
cpu0->cpu0_L1D LOAD         ACCESS:   16936983 HIT:   15207845 MISS:    1729138 MSHR_MERGE:     355759
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     569028 HIT:     341070 MISS:     227958 MSHR_MERGE:      82521
cpu0->cpu0_L1D WRITE        ACCESS:   13008987 HIT:   11424459 MISS:    1584528 MSHR_MERGE:    1042143
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11808 HIT:       1306 MISS:      10502 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:     826322 ISSUED:     569025 USEFUL:      31301 USELESS:      42014
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.36 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12071194 HIT:   10350301 MISS:    1720893 MSHR_MERGE:     863272
cpu0->cpu0_ITLB LOAD         ACCESS:   12071194 HIT:   10350301 MISS:    1720893 MSHR_MERGE:     863272
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.15 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28351707 HIT:   27138856 MISS:    1212851 MSHR_MERGE:     303228
cpu0->cpu0_DTLB LOAD         ACCESS:   28351707 HIT:   27138856 MISS:    1212851 MSHR_MERGE:     303228
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.269 cycles
cpu0->LLC TOTAL        ACCESS:    1305475 HIT:    1220019 MISS:      85456 MSHR_MERGE:       2541
cpu0->LLC LOAD         ACCESS:     851265 HIT:     825134 MISS:      26131 MSHR_MERGE:        321
cpu0->LLC RFO          ACCESS:     146948 HIT:     107506 MISS:      39442 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      64056 HIT:      49429 MISS:      14627 MSHR_MERGE:       2220
cpu0->LLC WRITE        ACCESS:     233805 HIT:     233458 MISS:        347 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9401 HIT:       4492 MISS:       4909 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4957
  ROW_BUFFER_MISS:      77605
  AVG DBUS CONGESTED CYCLE: 3.68
Channel 0 WQ ROW_BUFFER_HIT:       1938
  ROW_BUFFER_MISS:      36707
  FULL:          0
Channel 0 REFRESHES ISSUED:       7244

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       529270       404605        87525         5202
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          156          540          268
  STLB miss resolved @ L2C                0          191          210          554          187
  STLB miss resolved @ LLC                0          318          343         2470         1018
  STLB miss resolved @ MEM                0            8          267         2310         2673

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             151316        50319      1147204       118124          668
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          223          166           52
  STLB miss resolved @ L2C                0          172          212           75            4
  STLB miss resolved @ LLC                0           86          261          567          118
  STLB miss resolved @ MEM                0            0          129          360          174
[2025-09-18 03:05:20] END   suite=qualcomm_srv trace=srv574_ap (rc=0)
