{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731027886461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731027886462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 22:04:46 2024 " "Processing started: Thu Nov  7 22:04:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731027886462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731027886462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ej_e -c ej_e " "Command: quartus_map --read_settings_files=on --write_settings_files=off ej_e -c ej_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731027886462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731027887006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731027887006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_i2c_esclavo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_i2c_esclavo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_i2c_esclavo-BEHAVIOR " "Found design unit 1: control_i2c_esclavo-BEHAVIOR" {  } { { "control_i2c_esclavo.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/control_i2c_esclavo.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731027904892 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_i2c_esclavo " "Found entity 1: control_i2c_esclavo" {  } { { "control_i2c_esclavo.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/control_i2c_esclavo.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731027904892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731027904892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_control_i2c_esclavo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_control_i2c_esclavo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_control_i2c_esclavo-behavior " "Found design unit 1: tb_control_i2c_esclavo-behavior" {  } { { "tb_control_i2c_esclavo.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/tb_control_i2c_esclavo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731027904903 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_control_i2c_esclavo " "Found entity 1: tb_control_i2c_esclavo" {  } { { "tb_control_i2c_esclavo.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/tb_control_i2c_esclavo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731027904903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731027904903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guarda_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file guarda_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guarda_dir-behavior " "Found design unit 1: guarda_dir-behavior" {  } { { "guarda_dir.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/guarda_dir.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731027904913 ""} { "Info" "ISGN_ENTITY_NAME" "1 guarda_dir " "Found entity 1: guarda_dir" {  } { { "guarda_dir.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/guarda_dir.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731027904913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731027904913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guarda_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file guarda_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guarda_data-behavior " "Found design unit 1: guarda_data-behavior" {  } { { "guarda_data.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/guarda_data.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731027904923 ""} { "Info" "ISGN_ENTITY_NAME" "1 guarda_data " "Found entity 1: guarda_data" {  } { { "guarda_data.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/guarda_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731027904923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731027904923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_esclavo_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i2c_esclavo_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_esclavo_completo " "Found entity 1: i2c_esclavo_completo" {  } { { "i2c_esclavo_completo.bdf" "" { Schematic "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/i2c_esclavo_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731027904930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731027904930 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "tb_control_i2c_esclavo work tb_i2c_esclavo_completo.vhd(5) " "VHDL Primary Unit Declaration error at tb_i2c_esclavo_completo.vhd(5): primary unit \"tb_control_i2c_esclavo\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tb_i2c_esclavo_completo.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/tb_i2c_esclavo_completo.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1731027904940 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "tb_control_i2c_esclavo tb_control_i2c_esclavo.vhd(5) " "HDL error at tb_control_i2c_esclavo.vhd(5): see declaration for object \"tb_control_i2c_esclavo\"" {  } { { "tb_control_i2c_esclavo.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/tb_control_i2c_esclavo.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731027904940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_i2c_esclavo_completo.vhd 0 0 " "Found 0 design units, including 0 entities, in source file tb_i2c_esclavo_completo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731027904942 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13230 " "Peak virtual memory: 13230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731027905127 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  7 22:05:05 2024 " "Processing ended: Thu Nov  7 22:05:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731027905127 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731027905127 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731027905127 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731027905127 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731027905899 ""}
