void F_1 ( bool V_1 )\r\n{\r\nvoid T_1 * V_2 = V_3 + V_4 ;\r\nint V_5 ;\r\nif ( V_1 )\r\nF_2 ( 0x1 , V_3 + V_6 ) ;\r\nfor ( V_5 = 0 ; V_5 < V_7 ; V_5 ++ ) {\r\nV_8 [ V_5 ] = F_3 ( V_2 + V_5 * 4 ) ;\r\nF_2 ( ~ V_9 [ V_5 ] , V_2 + V_5 * 4 ) ;\r\n}\r\n}\r\nvoid F_4 ( void )\r\n{\r\nvoid T_1 * V_2 = V_3 + V_4 ;\r\nint V_5 ;\r\nF_2 ( 0x0 , V_3 + V_6 ) ;\r\nfor ( V_5 = 0 ; V_5 < V_7 ; V_5 ++ )\r\nF_2 ( V_8 [ V_5 ] , V_2 + V_5 * 4 ) ;\r\n}\r\nstatic int F_5 ( struct V_10 * V_11 , unsigned int V_12 )\r\n{\r\nunsigned int V_13 = V_11 -> V_14 / 32 - 1 ;\r\nT_2 V_15 ;\r\nif ( V_11 -> V_14 < 32 )\r\nreturn - V_16 ;\r\nV_15 = 1 << V_11 -> V_14 % 32 ;\r\nV_9 [ V_13 ] = V_12 ? V_9 [ V_13 ] | V_15 :\r\nV_9 [ V_13 ] & ~ V_15 ;\r\nreturn 0 ;\r\n}\r\nvoid F_6 ( void )\r\n{\r\nvoid T_1 * V_2 = V_3 + V_4 ;\r\nint V_5 ;\r\nfor ( V_5 = 0 ; V_5 < V_7 ; V_5 ++ ) {\r\nV_8 [ V_5 ] = F_3 ( V_2 + V_5 * 4 ) ;\r\nF_2 ( ~ 0 , V_2 + V_5 * 4 ) ;\r\n}\r\n}\r\nvoid F_7 ( void )\r\n{\r\nvoid T_1 * V_2 = V_3 + V_4 ;\r\nint V_5 ;\r\nfor ( V_5 = 0 ; V_5 < V_7 ; V_5 ++ )\r\nF_2 ( V_8 [ V_5 ] , V_2 + V_5 * 4 ) ;\r\n}\r\nvoid F_8 ( struct V_10 * V_11 )\r\n{\r\nvoid T_1 * V_17 ;\r\nT_2 V_18 ;\r\nif ( V_11 -> V_14 < 32 )\r\nreturn;\r\nV_17 = V_3 + V_4 + ( V_11 -> V_14 / 32 - 1 ) * 4 ;\r\nV_18 = F_3 ( V_17 ) ;\r\nV_18 &= ~ ( 1 << V_11 -> V_14 % 32 ) ;\r\nF_2 ( V_18 , V_17 ) ;\r\n}\r\nvoid F_9 ( struct V_10 * V_11 )\r\n{\r\nvoid T_1 * V_17 ;\r\nT_2 V_18 ;\r\nif ( V_11 -> V_14 < 32 )\r\nreturn;\r\nV_17 = V_3 + V_4 + ( V_11 -> V_14 / 32 - 1 ) * 4 ;\r\nV_18 = F_3 ( V_17 ) ;\r\nV_18 |= 1 << ( V_11 -> V_14 % 32 ) ;\r\nF_2 ( V_18 , V_17 ) ;\r\n}\r\nvoid T_3 F_10 ( void )\r\n{\r\nstruct V_19 * V_20 ;\r\nint V_5 ;\r\nV_20 = F_11 ( NULL , NULL , L_1 ) ;\r\nV_3 = F_12 ( V_20 , 0 ) ;\r\nF_13 ( ! V_3 ) ;\r\nfor ( V_5 = 0 ; V_5 < V_7 ; V_5 ++ )\r\nF_2 ( ~ 0 , V_3 + V_4 + V_5 * 4 ) ;\r\nV_21 . V_22 = F_9 ;\r\nV_21 . V_23 = F_8 ;\r\nV_21 . V_24 = F_5 ;\r\n}
