

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sat Dec  5 20:43:15 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.55|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 4  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+---------+--------------+---------+
|        RTL Ports       | Dir | Bits| Protocol| Source Object|  C Type |
+------------------------+-----+-----+---------+--------------+---------+
|s_axi_AXILiteS_AWVALID  |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_AWREADY  | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_AWADDR   |  in |    5|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_WVALID   |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_WREADY   | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_WDATA    |  in |   32|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_WSTRB    |  in |    4|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_ARVALID  |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_ARREADY  | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_ARADDR   |  in |    5|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_RVALID   | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_RREADY   |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_RDATA    | out |   32|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_RRESP    | out |    2|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_BVALID   | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_BREADY   |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_BRESP    | out |    2|  s_axi  |   AXILiteS   | pointer |
+------------------------+-----+-----+---------+--------------+---------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (localFull_load)
	3  / (!localFull_load)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (localFull_load) | (localFull_load_1)
	3  / (!localFull_load & !localFull_load_1)
6 --> 
	8  / (localEmpty_load)
	7  / (!localEmpty_load)
7 --> 
	8  / true
8 --> 
	9  / (localEmpty_load) | (localEmpty_load_1)
	7  / (!localEmpty_load & !localEmpty_load_1)
9 --> 
	11  / (localFull_load_2)
	10  / (!localFull_load_2)
10 --> 
	11  / true
11 --> 
	12  / (!localFull_load_2 & !localFull_load_3)
	13  / (localFull_load_2) | (localFull_load_3)
12 --> 
	10  / true
13 --> 
	17  / (localEmpty_load_2)
	14  / (!localEmpty_load_2)
14 --> 
	15  / true
15 --> 
	16  / (!localEmpty_load_3)
	17  / (localEmpty_load_3)
16 --> 
	14  / true
17 --> 
* FSM state operations: 

 <State 1>: 1.52ns
ST_1: localFull [1/1] 0.00ns
:9  %localFull = alloca i1, align 1

ST_1: localEmpty [1/1] 0.00ns
:10  %localEmpty = alloca i1, align 1

ST_1: full_read [1/1] 0.00ns
:24  %full_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_1: stg_21 [1/1] 1.52ns
:25  store volatile i1 %full_read, i1* %localFull, align 1


 <State 2>: 1.57ns
ST_2: stg_22 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

ST_2: stg_23 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityIn_V), !map !11

ST_2: stg_24 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !15

ST_2: stg_25 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %empty), !map !19

ST_2: stg_26 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !23

ST_2: stg_27 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %currentPriority_V), !map !27

ST_2: stg_28 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !31

ST_2: stg_29 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !35

ST_2: stg_30 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_2: stg_31 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecWire(i4* %currentPriority_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_32 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_33 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecWire(i4* %currentPriority_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_34 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecWire(i1* %full, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_35 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i1* %empty, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_36 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_37 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i4* %priorityIn_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_38 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_39 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_40 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: tmp_4 [1/1] 0.00ns
:21  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str5)

ST_2: stg_42 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

ST_2: empty_2 [1/1] 0.00ns
:23  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: localFull_load [1/1] 0.00ns
:26  %localFull_load = load volatile i1* %localFull, align 1

ST_2: stg_45 [1/1] 0.00ns
:27  br i1 %localFull_load, label %.preheader, label %.preheader93

ST_2: stg_46 [1/1] 0.00ns
.preheader93:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_2: stg_47 [1/1] 0.00ns
.preheader93:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

ST_2: stg_48 [1/1] 1.57ns
.preheader93:2  br label %2


 <State 3>: 0.00ns
ST_3: stg_49 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: full_read_1 [1/1] 0.00ns
:4  %full_read_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_3: stg_51 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_read_1)


 <State 4>: 1.52ns
ST_4: localFull_1 [1/1] 0.00ns
:7  %localFull_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_4: stg_53 [1/1] 1.52ns
:8  store volatile i1 %localFull_1, i1* %localFull, align 1


 <State 5>: 2.44ns
ST_5: i_reg2mem [1/1] 0.00ns
:0  %i_reg2mem = phi i32 [ %i, %1 ], [ 1, %.preheader93 ]

ST_5: tmp_reg2mem [1/1] 0.00ns
:1  %tmp_reg2mem = phi i4 [ %tmp, %1 ], [ 0, %.preheader93 ]

ST_5: stg_56 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_reg2mem)

ST_5: stg_57 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_5: localFull_load_1 [1/1] 0.00ns
:9  %localFull_load_1 = load volatile i1* %localFull, align 1

ST_5: i [1/1] 2.44ns
:10  %i = add nsw i32 %i_reg2mem, 1

ST_5: stg_60 [1/1] 0.00ns
:11  br i1 %localFull_load_1, label %.preheader, label %1

ST_5: stg_61 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_5: tmp [1/1] 0.00ns
:1  %tmp = trunc i32 %i_reg2mem to i4

ST_5: stg_63 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp)

ST_5: stg_64 [1/1] 0.00ns
:3  br label %2

ST_5: last [1/1] 0.00ns
.preheader:0  %last = alloca i32, align 4

ST_5: stg_66 [1/1] 1.57ns
.preheader:1  store i32 0, i32* %last, align 4

ST_5: stg_67 [1/1] 0.00ns
.preheader:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_5: stg_68 [1/1] 0.00ns
.preheader:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_5: localEmpty_1 [1/1] 0.00ns
.preheader:5  %localEmpty_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_5: stg_70 [1/1] 1.52ns
.preheader:6  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1


 <State 6>: 1.57ns
ST_6: last_load [1/1] 0.00ns
.preheader:2  %last_load = load i32* %last, align 4

ST_6: localEmpty_load [1/1] 0.00ns
.preheader:7  %localEmpty_load = load volatile i1* %localEmpty, align 1

ST_6: stg_73 [1/1] 1.30ns
.preheader:8  br i1 %localEmpty_load, label %.loopexit91, label %3

ST_6: stg_74 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_6: stg_75 [1/1] 1.57ns
:1  br label %5


 <State 7>: 2.52ns
ST_7: op2_assign_reg2mem [1/1] 0.00ns
:0  %op2_assign_reg2mem = phi i32 [ 0, %3 ], [ %i_1_reg2mem, %4 ]

ST_7: stg_77 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: priorityIn_V_read [1/1] 0.00ns
:4  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_7: tmp_2 [1/1] 0.00ns
:5  %tmp_2 = zext i4 %priorityIn_V_read to i32

ST_7: tmp_3 [1/1] 2.52ns
:6  %tmp_3 = icmp eq i32 %tmp_2, %op2_assign_reg2mem

ST_7: localEmpty_2 [1/1] 0.00ns
:10  %localEmpty_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_7: stg_82 [1/1] 1.52ns
:11  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1


 <State 8>: 2.67ns
ST_8: result_1_reg2mem [1/1] 0.00ns
:1  %result_1_reg2mem = phi i1 [ true, %3 ], [ %result_1_s, %4 ]

ST_8: i_1_reg2mem [1/1] 0.00ns
:2  %i_1_reg2mem = phi i32 [ 1, %3 ], [ %i_s, %4 ]

ST_8: result_1_s [1/1] 1.37ns
:7  %result_1_s = and i1 %tmp_3, %result_1_reg2mem

ST_8: priorityIn_V_read_1 [1/1] 0.00ns
:8  %priorityIn_V_read_1 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_8: stg_87 [1/1] 0.00ns
:9  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read_1)

ST_8: localEmpty_load_1 [1/1] 0.00ns
:12  %localEmpty_load_1 = load volatile i1* %localEmpty, align 1

ST_8: i_s [1/1] 2.44ns
:13  %i_s = add nsw i32 %i_1_reg2mem, 1

ST_8: stg_90 [1/1] 1.30ns
:14  br i1 %localEmpty_load_1, label %.loopexit91, label %4

ST_8: stg_91 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_8: stg_92 [1/1] 0.00ns
:1  br label %5

ST_8: stg_93 [1/1] 0.00ns
.loopexit91:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_8: stg_94 [1/1] 0.00ns
.loopexit91:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_8: localFull_2 [1/1] 0.00ns
.loopexit91:3  %localFull_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_8: stg_96 [1/1] 1.52ns
.loopexit91:4  store volatile i1 %localFull_2, i1* %localFull, align 1


 <State 9>: 1.57ns
ST_9: result_1_reg2mem_1 [1/1] 0.00ns
.loopexit91:0  %result_1_reg2mem_1 = phi i1 [ true, %.preheader ], [ %result_1_s, %5 ]

ST_9: localFull_load_2 [1/1] 0.00ns
.loopexit91:5  %localFull_load_2 = load volatile i1* %localFull, align 1

ST_9: stg_99 [1/1] 0.00ns
.loopexit91:6  br i1 %localFull_load_2, label %.loopexit90, label %6

ST_9: stg_100 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_9: stg_101 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_9: stg_102 [1/1] 1.57ns
:2  br label %8


 <State 10>: 1.52ns
ST_10: stg_103 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_10: localFull_3 [1/1] 0.00ns
:4  %localFull_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_10: stg_105 [1/1] 1.52ns
:5  store volatile i1 %localFull_3, i1* %localFull, align 1


 <State 11>: 2.44ns
ST_11: i_3_reg2mem [1/1] 0.00ns
:0  %i_3_reg2mem = phi i32 [ 1, %6 ], [ %i_1, %7 ]

ST_11: tmp_6_reg2mem [1/1] 0.00ns
:1  %tmp_6_reg2mem = phi i4 [ 5, %6 ], [ %tmp_1, %7 ]

ST_11: stg_108 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_6_reg2mem)

ST_11: localFull_load_3 [1/1] 0.00ns
:6  %localFull_load_3 = load volatile i1* %localFull, align 1

ST_11: i_1 [1/1] 2.44ns
:7  %i_1 = add nsw i32 %i_3_reg2mem, 1

ST_11: stg_111 [1/1] 0.00ns
:8  br i1 %localFull_load_3, label %.loopexit90, label %7

ST_11: tmp_s [1/1] 0.00ns
:1  %tmp_s = sext i32 %i_3_reg2mem to i64

ST_11: random_priorities_addr [1/1] 0.00ns
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_s

ST_11: random_priorities_load [2/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_11: stg_115 [1/1] 0.00ns
.loopexit90:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: stg_116 [1/1] 0.00ns
.loopexit90:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_11: localEmpty_3 [1/1] 0.00ns
.loopexit90:2  %localEmpty_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_11: stg_118 [1/1] 1.52ns
.loopexit90:3  store volatile i1 %localEmpty_3, i1* %localEmpty, align 1


 <State 12>: 2.39ns
ST_12: stg_119 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_12: random_priorities_load [1/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_12: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = trunc i9 %random_priorities_load to i4

ST_12: stg_122 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_12: stg_123 [1/1] 0.00ns
:6  br label %8


 <State 13>: 6.55ns
ST_13: localEmpty_load_2 [1/1] 0.00ns
.loopexit90:4  %localEmpty_load_2 = load volatile i1* %localEmpty, align 1

ST_13: stg_125 [1/1] 1.30ns
.loopexit90:5  br i1 %localEmpty_load_2, label %.loopexit92, label %9

ST_13: stg_126 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_13: priorityIn_V_read_2 [1/1] 0.00ns
:1  %priorityIn_V_read_2 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_13: tmp_1_cast [1/1] 0.00ns
:2  %tmp_1_cast = zext i4 %priorityIn_V_read_2 to i32

ST_13: ult [1/1] 2.52ns
:3  %ult = icmp ult i32 %tmp_1_cast, %last_load

ST_13: rev1 [1/1] 1.37ns
:4  %rev1 = xor i1 %ult, true

ST_13: p_result_s [1/1] 1.37ns
:5  %p_result_s = and i1 %rev1, %result_1_reg2mem_1

ST_13: stg_132 [1/1] 1.30ns
:6  br label %11


 <State 14>: 1.52ns
ST_14: stg_133 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_14: priorityIn_V_read_3 [1/1] 0.00ns
:2  %priorityIn_V_read_3 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_14: stg_135 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read_3)

ST_14: localEmpty_4 [1/1] 0.00ns
:6  %localEmpty_4 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_14: stg_137 [1/1] 1.52ns
:7  store volatile i1 %localEmpty_4, i1* %localEmpty, align 1


 <State 15>: 1.57ns
ST_15: p_result_3_reg2mem [1/1] 0.00ns
:0  %p_result_3_reg2mem = phi i1 [ %p_result_s, %9 ], [ %p_result_1, %10 ]

ST_15: priorityIn_V_read_4 [1/1] 0.00ns
:4  %priorityIn_V_read_4 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_15: last_1 [1/1] 0.00ns
:5  %last_1 = zext i4 %priorityIn_V_read_4 to i32

ST_15: localEmpty_load_3 [1/1] 0.00ns
:8  %localEmpty_load_3 = load volatile i1* %localEmpty, align 1

ST_15: stg_142 [1/1] 0.00ns
:9  br i1 %localEmpty_load_3, label %.loopexit, label %10

ST_15: stg_143 [1/1] 1.57ns
.loopexit:0  store i32 %last_1, i32* %last, align 4

ST_15: stg_144 [1/1] 1.30ns
.loopexit:1  br label %.loopexit92


 <State 16>: 4.62ns
ST_16: stg_145 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_16: priorityIn_V_read_5 [1/1] 0.00ns
:1  %priorityIn_V_read_5 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_16: ult1 [1/1] 1.88ns
:2  %ult1 = icmp ult i4 %priorityIn_V_read_5, %priorityIn_V_read_4

ST_16: rev [1/1] 1.37ns
:3  %rev = xor i1 %ult1, true

ST_16: p_result_1 [1/1] 1.37ns
:4  %p_result_1 = and i1 %rev, %p_result_3_reg2mem

ST_16: stg_150 [1/1] 0.00ns
:5  br label %11


 <State 17>: 0.00ns
ST_17: result_3_reg2mem [1/1] 0.00ns
.loopexit92:0  %result_3_reg2mem = phi i1 [ %result_1_reg2mem_1, %.loopexit90 ], [ %p_result_3_reg2mem, %.loopexit ]

ST_17: stg_152 [1/1] 0.00ns
.loopexit92:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_17: stg_153 [1/1] 0.00ns
.loopexit92:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_17: empty_3 [1/1] 0.00ns
.loopexit92:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_17: empty_4 [1/1] 0.00ns
.loopexit92:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str5, i32 %tmp_4)

ST_17: stg_156 [1/1] 0.00ns
.loopexit92:5  ret i1 %result_3_reg2mem



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x551b4b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x54fad70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x54e5ed0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5512230; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x54f9300; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentPriority_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x54e2e80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fullOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x55257e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random_priorities]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x5538830; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
localFull              (alloca           ) [ 011111111111100000]
localEmpty             (alloca           ) [ 001111111111111110]
full_read              (read             ) [ 000000000000000000]
stg_21                 (store            ) [ 000000000000000000]
stg_22                 (specbitsmap      ) [ 000000000000000000]
stg_23                 (specbitsmap      ) [ 000000000000000000]
stg_24                 (specbitsmap      ) [ 000000000000000000]
stg_25                 (specbitsmap      ) [ 000000000000000000]
stg_26                 (specbitsmap      ) [ 000000000000000000]
stg_27                 (specbitsmap      ) [ 000000000000000000]
stg_28                 (specbitsmap      ) [ 000000000000000000]
stg_29                 (specbitsmap      ) [ 000000000000000000]
stg_30                 (spectopmodule    ) [ 000000000000000000]
stg_31                 (specwire         ) [ 000000000000000000]
stg_32                 (specwire         ) [ 000000000000000000]
stg_33                 (specwire         ) [ 000000000000000000]
stg_34                 (specwire         ) [ 000000000000000000]
stg_35                 (specwire         ) [ 000000000000000000]
stg_36                 (specwire         ) [ 000000000000000000]
stg_37                 (specwire         ) [ 000000000000000000]
stg_38                 (specwire         ) [ 000000000000000000]
stg_39                 (specwire         ) [ 000000000000000000]
stg_40                 (specifcore       ) [ 000000000000000000]
tmp_4                  (specregionbegin  ) [ 000111111111111111]
stg_42                 (specprotocol     ) [ 000000000000000000]
empty_2                (speclooptripcount) [ 000000000000000000]
localFull_load         (load             ) [ 001111000000000000]
stg_45                 (br               ) [ 000000000000000000]
stg_46                 (write            ) [ 000000000000000000]
stg_47                 (write            ) [ 000000000000000000]
stg_48                 (br               ) [ 001111000000000000]
stg_49                 (wait             ) [ 000000000000000000]
full_read_1            (read             ) [ 000000000000000000]
stg_51                 (write            ) [ 000000000000000000]
localFull_1            (read             ) [ 000000000000000000]
stg_53                 (store            ) [ 000000000000000000]
i_reg2mem              (phi              ) [ 000001000000000000]
tmp_reg2mem            (phi              ) [ 000001000000000000]
stg_56                 (write            ) [ 000000000000000000]
stg_57                 (specifcore       ) [ 000000000000000000]
localFull_load_1       (load             ) [ 000111000000000000]
i                      (add              ) [ 001111000000000000]
stg_60                 (br               ) [ 000000000000000000]
stg_61                 (write            ) [ 000000000000000000]
tmp                    (trunc            ) [ 001111000000000000]
stg_63                 (write            ) [ 000000000000000000]
stg_64                 (br               ) [ 001111000000000000]
last                   (alloca           ) [ 000111111111111110]
stg_66                 (store            ) [ 000000000000000000]
stg_67                 (wait             ) [ 000000000000000000]
stg_68                 (write            ) [ 000000000000000000]
localEmpty_1           (read             ) [ 000000000000000000]
stg_70                 (store            ) [ 000000000000000000]
last_load              (load             ) [ 000000011111110000]
localEmpty_load        (load             ) [ 000000111000000000]
stg_73                 (br               ) [ 000000111100000000]
stg_74                 (write            ) [ 000000000000000000]
stg_75                 (br               ) [ 000000111000000000]
op2_assign_reg2mem     (phi              ) [ 000000010000000000]
stg_77                 (wait             ) [ 000000000000000000]
priorityIn_V_read      (read             ) [ 000000000000000000]
tmp_2                  (zext             ) [ 000000000000000000]
tmp_3                  (icmp             ) [ 000000001000000000]
localEmpty_2           (read             ) [ 000000000000000000]
stg_82                 (store            ) [ 000000000000000000]
result_1_reg2mem       (phi              ) [ 000000001000000000]
i_1_reg2mem            (phi              ) [ 000000111000000000]
result_1_s             (and              ) [ 000000111100000000]
priorityIn_V_read_1    (read             ) [ 000000000000000000]
stg_87                 (write            ) [ 000000000000000000]
localEmpty_load_1      (load             ) [ 000000011000000000]
i_s                    (add              ) [ 000000111000000000]
stg_90                 (br               ) [ 000000111100000000]
stg_91                 (write            ) [ 000000000000000000]
stg_92                 (br               ) [ 000000111000000000]
stg_93                 (wait             ) [ 000000000000000000]
stg_94                 (write            ) [ 000000000000000000]
localFull_2            (read             ) [ 000000000000000000]
stg_96                 (store            ) [ 000000000000000000]
result_1_reg2mem_1     (phi              ) [ 000000000111111111]
localFull_load_2       (load             ) [ 000000000111100000]
stg_99                 (br               ) [ 000000000000000000]
stg_100                (write            ) [ 000000000000000000]
stg_101                (write            ) [ 000000000000000000]
stg_102                (br               ) [ 000000000111100000]
stg_103                (wait             ) [ 000000000000000000]
localFull_3            (read             ) [ 000000000000000000]
stg_105                (store            ) [ 000000000000000000]
i_3_reg2mem            (phi              ) [ 000000000001000000]
tmp_6_reg2mem          (phi              ) [ 000000000001000000]
stg_108                (write            ) [ 000000000000000000]
localFull_load_3       (load             ) [ 000000000011100000]
i_1                    (add              ) [ 000000000111100000]
stg_111                (br               ) [ 000000000000000000]
tmp_s                  (sext             ) [ 000000000000000000]
random_priorities_addr (getelementptr    ) [ 000000000000100000]
stg_115                (wait             ) [ 000000000000000000]
stg_116                (write            ) [ 000000000000000000]
localEmpty_3           (read             ) [ 000000000000000000]
stg_118                (store            ) [ 000000000000000000]
stg_119                (write            ) [ 000000000000000000]
random_priorities_load (load             ) [ 000000000000000000]
tmp_1                  (trunc            ) [ 000000000111100000]
stg_122                (write            ) [ 000000000000000000]
stg_123                (br               ) [ 000000000111100000]
localEmpty_load_2      (load             ) [ 000000000000010000]
stg_125                (br               ) [ 000000000000011111]
stg_126                (write            ) [ 000000000000000000]
priorityIn_V_read_2    (read             ) [ 000000000000000000]
tmp_1_cast             (zext             ) [ 000000000000000000]
ult                    (icmp             ) [ 000000000000000000]
rev1                   (xor              ) [ 000000000000000000]
p_result_s             (and              ) [ 000000000000011110]
stg_132                (br               ) [ 000000000000011110]
stg_133                (wait             ) [ 000000000000000000]
priorityIn_V_read_3    (read             ) [ 000000000000000000]
stg_135                (write            ) [ 000000000000000000]
localEmpty_4           (read             ) [ 000000000000000000]
stg_137                (store            ) [ 000000000000000000]
p_result_3_reg2mem     (phi              ) [ 000000000000011111]
priorityIn_V_read_4    (read             ) [ 000000000000000010]
last_1                 (zext             ) [ 000000000000000000]
localEmpty_load_3      (load             ) [ 000000000000001110]
stg_142                (br               ) [ 000000000000000000]
stg_143                (store            ) [ 000000000000000000]
stg_144                (br               ) [ 000000000000011111]
stg_145                (write            ) [ 000000000000000000]
priorityIn_V_read_5    (read             ) [ 000000000000000000]
ult1                   (icmp             ) [ 000000000000000000]
rev                    (xor              ) [ 000000000000000000]
p_result_1             (and              ) [ 000000000000011110]
stg_150                (br               ) [ 000000000000011110]
result_3_reg2mem       (phi              ) [ 000000000000000001]
stg_152                (wait             ) [ 000000000000000000]
stg_153                (write            ) [ 000000000000000000]
empty_3                (speclooptripcount) [ 000000000000000000]
empty_4                (specregionend    ) [ 000000000000000000]
stg_156                (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="currentPriority_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentPriority_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fullOut">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullOut"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="random_priorities">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="localFull_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localFull/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="localEmpty_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localEmpty/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="last_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_read/1 full_read_1/3 localFull_1/4 localFull_2/8 localFull_3/10 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="2" slack="0"/>
<pin id="101" dir="0" index="2" bw="2" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_46/2 stg_61/5 stg_68/5 stg_74/6 stg_91/8 stg_94/8 stg_100/9 stg_116/11 stg_119/12 stg_126/13 stg_145/16 stg_153/17 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_47/2 stg_63/5 stg_101/9 stg_122/12 "/>
</bind>
</comp>

<comp id="114" class="1004" name="stg_51_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_51/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_56/5 stg_87/8 stg_108/11 stg_135/14 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="localEmpty_1/5 localEmpty_2/7 localEmpty_3/11 localEmpty_4/14 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_read_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/7 priorityIn_V_read_1/8 priorityIn_V_read_2/13 priorityIn_V_read_3/14 priorityIn_V_read_4/15 priorityIn_V_read_5/16 "/>
</bind>
</comp>

<comp id="145" class="1004" name="random_priorities_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="random_priorities_addr/11 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="155" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="random_priorities_load/11 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_reg2mem_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="3"/>
<pin id="159" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_reg2mem_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="3"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_reg2mem/5 "/>
</bind>
</comp>

<comp id="168" class="1005" name="tmp_reg2mem_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="3"/>
<pin id="170" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_reg2mem_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="3"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_reg2mem/5 "/>
</bind>
</comp>

<comp id="180" class="1005" name="op2_assign_reg2mem_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="op2_assign_reg2mem_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="32" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign_reg2mem/7 "/>
</bind>
</comp>

<comp id="191" class="1005" name="result_1_reg2mem_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="2"/>
<pin id="193" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="result_1_reg2mem_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="2"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_reg2mem/8 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_1_reg2mem_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_1_reg2mem_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="2"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_reg2mem/8 "/>
</bind>
</comp>

<comp id="215" class="1005" name="result_1_reg2mem_1_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="3"/>
<pin id="217" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="result_1_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="result_1_reg2mem_1_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="3"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_reg2mem_1/9 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_3_reg2mem_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2"/>
<pin id="229" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_3_reg2mem_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="2"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_reg2mem/11 "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_6_reg2mem_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="2"/>
<pin id="240" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_6_reg2mem_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="2"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="4" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_6_reg2mem/11 "/>
</bind>
</comp>

<comp id="250" class="1005" name="p_result_3_reg2mem_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_result_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_result_3_reg2mem_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="2"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="1" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_result_3_reg2mem/15 "/>
</bind>
</comp>

<comp id="260" class="1005" name="result_3_reg2mem_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="result_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="result_3_reg2mem_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="6"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_3_reg2mem/17 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_21/1 stg_53/4 stg_96/8 stg_105/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localFull_load/2 localFull_load_1/5 localFull_load_2/9 localFull_load_3/11 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="4"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_70/5 stg_82/7 stg_118/11 stg_137/14 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="5"/>
<pin id="287" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localEmpty_load/6 localEmpty_load_1/8 localEmpty_load_2/13 localEmpty_load_3/15 "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="stg_66_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_66/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="last_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_load/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="result_1_s_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_1_s/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="i_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/11 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_1_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/13 "/>
</bind>
</comp>

<comp id="348" class="1004" name="ult_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="6"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/13 "/>
</bind>
</comp>

<comp id="353" class="1004" name="rev1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/13 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_result_s_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="3"/>
<pin id="362" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_s/13 "/>
</bind>
</comp>

<comp id="365" class="1004" name="last_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_1/15 "/>
</bind>
</comp>

<comp id="369" class="1004" name="stg_143_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="9"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_143/15 "/>
</bind>
</comp>

<comp id="374" class="1004" name="ult1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="1"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult1/16 "/>
</bind>
</comp>

<comp id="379" class="1004" name="rev_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/16 "/>
</bind>
</comp>

<comp id="385" class="1004" name="p_result_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="1"/>
<pin id="388" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_1/16 "/>
</bind>
</comp>

<comp id="391" class="1005" name="localFull_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="localFull "/>
</bind>
</comp>

<comp id="397" class="1005" name="localEmpty_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="4"/>
<pin id="399" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="localEmpty "/>
</bind>
</comp>

<comp id="403" class="1005" name="localFull_load_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="3"/>
<pin id="405" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load "/>
</bind>
</comp>

<comp id="410" class="1005" name="i_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="420" class="1005" name="last_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="427" class="1005" name="last_load_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="6"/>
<pin id="429" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="last_load "/>
</bind>
</comp>

<comp id="432" class="1005" name="localEmpty_load_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="2"/>
<pin id="434" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localEmpty_load "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_3_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="441" class="1005" name="result_1_s_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="result_1_s "/>
</bind>
</comp>

<comp id="450" class="1005" name="i_s_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="455" class="1005" name="localFull_load_2_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="2"/>
<pin id="457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load_2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="i_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="random_priorities_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="random_priorities_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="1"/>
<pin id="474" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="p_result_s_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="2"/>
<pin id="482" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_result_s "/>
</bind>
</comp>

<comp id="485" class="1005" name="priorityIn_V_read_4_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="1"/>
<pin id="487" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="priorityIn_V_read_4 "/>
</bind>
</comp>

<comp id="493" class="1005" name="p_result_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_result_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="54" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="58" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="92" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="66" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="68" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="141"><net_src comp="70" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="137" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="144"><net_src comp="74" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="76" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="62" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="122" pin=2"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="72" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="213"><net_src comp="202" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="218"><net_src comp="72" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="74" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="122" pin=2"/></net>

<net id="259"><net_src comp="253" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="269"><net_src comp="215" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="250" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="92" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="130" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="292"><net_src comp="161" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="161" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="137" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="184" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="195" pin="4"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="207" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="231" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="231" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="342"><net_src comp="152" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="347"><net_src comp="137" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="72" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="215" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="137" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="137" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="72" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="250" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="80" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="400"><net_src comp="84" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="406"><net_src comp="277" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="288" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="418"><net_src comp="294" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="423"><net_src comp="88" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="430"><net_src comp="304" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="435"><net_src comp="285" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="311" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="444"><net_src comp="317" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="453"><net_src comp="322" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="458"><net_src comp="277" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="328" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="470"><net_src comp="145" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="475"><net_src comp="339" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="483"><net_src comp="359" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="488"><net_src comp="137" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="496"><net_src comp="385" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="253" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {2 5 9 12 }
	Port: cmdOut_V | {2 5 6 8 9 11 12 13 16 17 }
	Port: currentPriority_V | {5 8 11 14 }
	Port: fullOut | {3 }
  - Chain level:
	State 1
	State 2
		stg_45 : 1
	State 3
	State 4
	State 5
		stg_56 : 1
		i : 1
		stg_60 : 1
		tmp : 1
		stg_63 : 2
		stg_66 : 1
	State 6
		stg_73 : 1
	State 7
		tmp_3 : 1
	State 8
		result_1_s : 1
		i_s : 1
		stg_90 : 1
	State 9
		stg_99 : 1
	State 10
	State 11
		stg_108 : 1
		i_1 : 1
		stg_111 : 1
		tmp_s : 1
		random_priorities_addr : 2
		random_priorities_load : 3
	State 12
		tmp_1 : 1
		stg_122 : 2
	State 13
		stg_125 : 1
		ult : 1
		rev1 : 2
		p_result_s : 2
	State 14
	State 15
		stg_142 : 1
		stg_143 : 1
	State 16
		rev : 1
		p_result_1 : 1
	State 17
		stg_156 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       i_fu_288      |    0    |    32   |
|    add   |      i_s_fu_322     |    0    |    32   |
|          |      i_1_fu_328     |    0    |    32   |
|----------|---------------------|---------|---------|
|          |     tmp_3_fu_311    |    0    |    40   |
|   icmp   |      ult_fu_348     |    0    |    40   |
|          |     ult1_fu_374     |    0    |    4    |
|----------|---------------------|---------|---------|
|          |  result_1_s_fu_317  |    0    |    1    |
|    and   |  p_result_s_fu_359  |    0    |    1    |
|          |  p_result_1_fu_385  |    0    |    1    |
|----------|---------------------|---------|---------|
|    xor   |     rev1_fu_353     |    0    |    1    |
|          |      rev_fu_379     |    0    |    1    |
|----------|---------------------|---------|---------|
|          |    grp_read_fu_92   |    0    |    0    |
|   read   |   grp_read_fu_130   |    0    |    0    |
|          |   grp_read_fu_137   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   grp_write_fu_98   |    0    |    0    |
|   write  |   grp_write_fu_106  |    0    |    0    |
|          | stg_51_write_fu_114 |    0    |    0    |
|          |   grp_write_fu_122  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |      tmp_fu_294     |    0    |    0    |
|          |     tmp_1_fu_339    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_2_fu_307    |    0    |    0    |
|   zext   |  tmp_1_cast_fu_344  |    0    |    0    |
|          |    last_1_fu_365    |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |     tmp_s_fu_334    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   185   |
|----------|---------------------|---------|---------|

Memories:
+-----------------+--------+
|                 |  BRAM  |
+-----------------+--------+
|random_priorities|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      i_1_reg2mem_reg_202     |   32   |
|          i_1_reg_462         |   32   |
|      i_3_reg2mem_reg_227     |   32   |
|       i_reg2mem_reg_157      |   32   |
|           i_reg_410          |   32   |
|          i_s_reg_450         |   32   |
|       last_load_reg_427      |   32   |
|         last_reg_420         |   32   |
|    localEmpty_load_reg_432   |    1   |
|      localEmpty_reg_397      |    1   |
|   localFull_load_2_reg_455   |    1   |
|    localFull_load_reg_403    |    1   |
|       localFull_reg_391      |    1   |
|  op2_assign_reg2mem_reg_180  |   32   |
|      p_result_1_reg_493      |    1   |
|  p_result_3_reg2mem_reg_250  |    1   |
|      p_result_s_reg_480      |    1   |
|  priorityIn_V_read_4_reg_485 |    4   |
|random_priorities_addr_reg_467|    8   |
|  result_1_reg2mem_1_reg_215  |    1   |
|   result_1_reg2mem_reg_191   |    1   |
|      result_1_s_reg_441      |    1   |
|   result_3_reg2mem_reg_260   |    1   |
|         tmp_1_reg_472        |    4   |
|         tmp_3_reg_436        |    1   |
|     tmp_6_reg2mem_reg_238    |    4   |
|      tmp_reg2mem_reg_168     |    4   |
|          tmp_reg_415         |    4   |
+------------------------------+--------+
|             Total            |   329  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_98      |  p2  |   3  |   2  |    6   |
|      grp_write_fu_106      |  p2  |   4  |   4  |   16   ||    4    |
|      grp_write_fu_122      |  p2  |   3  |   4  |   12   ||    4    |
|      grp_access_fu_152     |  p0  |   2  |   8  |   16   ||    8    |
|     i_1_reg2mem_reg_202    |  p0  |   2  |  32  |   64   ||    32   |
| result_1_reg2mem_1_reg_215 |  p0  |   2  |   1  |    2   ||    1    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   116  ||   8.61  ||    49   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   185  |
|   Memory  |    1   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   49   |
|  Register |    -   |    -   |   329  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   329  |   234  |
+-----------+--------+--------+--------+--------+
