// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sort (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_value_V_address0,
        in_value_V_ce0,
        in_value_V_q0,
        in_frequency_V_address0,
        in_frequency_V_ce0,
        in_frequency_V_q0,
        extLd7_loc_channel,
        out_value_V_address0,
        out_value_V_ce0,
        out_value_V_we0,
        out_value_V_d0,
        out_frequency_V_address0,
        out_frequency_V_ce0,
        out_frequency_V_we0,
        out_frequency_V_d0
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_pp0_stage0 = 12'd2;
parameter    ap_ST_fsm_state5 = 12'd4;
parameter    ap_ST_fsm_state6 = 12'd8;
parameter    ap_ST_fsm_state7 = 12'd16;
parameter    ap_ST_fsm_state8 = 12'd32;
parameter    ap_ST_fsm_pp2_stage0 = 12'd64;
parameter    ap_ST_fsm_state15 = 12'd128;
parameter    ap_ST_fsm_pp3_stage0 = 12'd256;
parameter    ap_ST_fsm_state18 = 12'd512;
parameter    ap_ST_fsm_pp4_stage0 = 12'd1024;
parameter    ap_ST_fsm_state23 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [7:0] in_value_V_address0;
output   in_value_V_ce0;
input  [8:0] in_value_V_q0;
output  [7:0] in_frequency_V_address0;
output   in_frequency_V_ce0;
input  [31:0] in_frequency_V_q0;
input  [8:0] extLd7_loc_channel;
output  [7:0] out_value_V_address0;
output   out_value_V_ce0;
output   out_value_V_we0;
output  [8:0] out_value_V_d0;
output  [7:0] out_frequency_V_address0;
output   out_frequency_V_ce0;
output   out_frequency_V_we0;
output  [31:0] out_frequency_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_value_V_ce0;
reg in_frequency_V_ce0;
reg out_value_V_ce0;
reg out_value_V_we0;
reg out_frequency_V_ce0;
reg out_frequency_V_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] j_0_i_i_reg_293;
reg   [8:0] j5_0_i_i_reg_1755;
reg   [8:0] digit_histogram_15_3_reg_1766;
reg   [8:0] digit_histogram_14_3_reg_1777;
reg   [8:0] digit_histogram_13_3_reg_1788;
reg   [8:0] digit_histogram_12_3_reg_1799;
reg   [8:0] digit_histogram_11_3_reg_1810;
reg   [8:0] digit_histogram_10_3_reg_1821;
reg   [8:0] digit_histogram_9_V_3_reg_1832;
reg   [8:0] digit_histogram_8_V_3_reg_1843;
reg   [8:0] digit_histogram_7_V_3_reg_1854;
reg   [8:0] digit_histogram_6_V_3_reg_1865;
reg   [8:0] digit_histogram_5_V_3_reg_1876;
reg   [8:0] digit_histogram_4_V_3_reg_1887;
reg   [8:0] digit_histogram_3_V_3_reg_1898;
reg   [8:0] digit_histogram_2_V_3_reg_1909;
reg   [8:0] digit_histogram_1_V_3_reg_1920;
reg   [8:0] digit_histogram_0_V_4_reg_1931;
reg   [8:0] digit_histogram_0_V_reg_1942;
reg   [3:0] p_091_0_i_i_reg_1954;
reg   [8:0] digit_histogram_15_4_reg_1966;
reg   [8:0] digit_histogram_14_4_reg_2021;
reg   [8:0] digit_histogram_13_4_reg_2076;
reg   [8:0] digit_histogram_12_4_reg_2131;
reg   [8:0] digit_histogram_11_4_reg_2186;
reg   [8:0] digit_histogram_10_4_reg_2241;
reg   [8:0] digit_histogram_9_V_4_reg_2296;
reg   [8:0] digit_histogram_8_V_4_reg_2351;
reg   [8:0] digit_histogram_7_V_4_reg_2406;
reg   [8:0] digit_histogram_6_V_4_reg_2461;
reg   [8:0] digit_histogram_5_V_4_reg_2516;
reg   [8:0] digit_histogram_4_V_4_reg_2571;
reg   [8:0] digit_histogram_3_V_4_reg_2626;
reg   [8:0] digit_histogram_2_V_4_reg_2681;
reg   [8:0] digit_histogram_1_V_4_reg_2736;
reg   [8:0] digit_histogram_0_V_5_reg_2791;
reg   [8:0] digit_location_14_V_2_reg_3726;
reg   [8:0] digit_location_13_V_1_reg_3737;
reg   [8:0] digit_location_12_V_1_reg_3748;
reg   [8:0] digit_location_11_V_1_reg_3759;
reg   [8:0] digit_location_10_V_1_reg_3770;
reg   [8:0] digit_location_9_V_1_reg_3781;
reg   [8:0] digit_location_8_V_1_reg_3792;
reg   [8:0] digit_location_7_V_1_reg_3803;
reg   [8:0] digit_location_6_V_1_reg_3814;
reg   [8:0] digit_location_5_V_1_reg_3825;
reg   [8:0] digit_location_4_V_1_reg_3836;
reg   [8:0] digit_location_3_V_1_reg_3847;
reg   [8:0] digit_location_2_V_1_reg_3858;
reg   [8:0] digit_location_1_V_1_reg_3869;
reg   [4:0] i6_0_i_i_reg_3880;
reg   [8:0] re_sort_location_las_reg_3891;
reg   [8:0] j7_0_i_i_reg_4718;
reg   [8:0] digit_location_15_V_2_reg_4729;
reg   [8:0] digit_location_14_V_4_reg_4740;
reg   [8:0] digit_location_13_V_3_reg_4751;
reg   [8:0] digit_location_12_V_3_reg_4762;
reg   [8:0] digit_location_11_V_3_reg_4773;
reg   [8:0] digit_location_10_V_3_reg_4784;
reg   [8:0] digit_location_9_V_3_reg_4795;
reg   [8:0] digit_location_8_V_3_reg_4806;
reg   [8:0] digit_location_7_V_3_reg_4817;
reg   [8:0] digit_location_6_V_3_reg_4828;
reg   [8:0] digit_location_5_V_3_reg_4839;
reg   [8:0] digit_location_4_V_3_reg_4850;
reg   [8:0] digit_location_3_V_3_reg_4861;
reg   [8:0] digit_location_2_V_3_reg_4872;
reg   [8:0] digit_location_1_V_3_reg_4883;
reg   [8:0] digit_location_0_V_s_reg_4894;
reg   [8:0] digit_location_0_V_reg_4905;
reg   [3:0] p_0149_0_i_i_reg_4916;
reg   [8:0] digit_location_15_V_3_reg_4928;
reg   [8:0] digit_location_14_V_5_reg_4983;
reg   [8:0] digit_location_13_V_4_reg_5038;
reg   [8:0] digit_location_12_V_4_reg_5093;
reg   [8:0] digit_location_11_V_4_reg_5148;
reg   [8:0] digit_location_10_V_4_reg_5203;
reg   [8:0] digit_location_9_V_4_reg_5258;
reg   [8:0] digit_location_8_V_4_reg_5313;
reg   [8:0] digit_location_7_V_4_reg_5368;
reg   [8:0] digit_location_6_V_4_reg_5423;
reg   [8:0] digit_location_5_V_4_reg_5478;
reg   [8:0] digit_location_4_V_4_reg_5533;
reg   [8:0] digit_location_3_V_4_reg_5588;
reg   [8:0] digit_location_2_V_4_reg_5643;
reg   [8:0] digit_location_1_V_4_reg_5698;
reg   [8:0] digit_location_0_V_1_reg_5753;
reg    ap_block_state1;
wire   [0:0] icmp_ln23_fu_6633_p2;
reg   [0:0] icmp_ln23_reg_6922;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln23_reg_6922_pp0_iter1_reg;
wire   [8:0] j_fu_6638_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] zext_ln25_fu_6644_p1;
reg   [63:0] zext_ln25_reg_6931;
reg   [63:0] zext_ln25_reg_6931_pp0_iter1_reg;
reg   [8:0] in_value_V_load_reg_6947;
reg   [31:0] in_frequency_V_load_reg_6952;
wire   [0:0] tmp_fu_6650_p3;
wire    ap_CS_fsm_state6;
wire   [31:0] zext_ln29_fu_6658_p1;
reg   [31:0] zext_ln29_reg_6961;
wire   [4:0] i_fu_6668_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln40_fu_6678_p2;
reg   [0:0] icmp_ln40_reg_6977;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state9_pp2_stage0_iter0;
wire    ap_block_state10_pp2_stage0_iter1;
wire    ap_block_state11_pp2_stage0_iter2;
wire    ap_block_state12_pp2_stage0_iter3;
wire    ap_block_state13_pp2_stage0_iter4;
wire    ap_block_state14_pp2_stage0_iter5;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln40_reg_6977_pp2_iter1_reg;
reg   [0:0] icmp_ln40_reg_6977_pp2_iter2_reg;
reg   [0:0] icmp_ln40_reg_6977_pp2_iter3_reg;
reg   [0:0] icmp_ln40_reg_6977_pp2_iter4_reg;
wire   [8:0] j_1_fu_6683_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [63:0] zext_ln43_fu_6689_p1;
reg   [63:0] zext_ln43_reg_6986;
reg   [63:0] zext_ln43_reg_6986_pp2_iter1_reg;
reg   [63:0] zext_ln43_reg_6986_pp2_iter2_reg;
reg   [63:0] zext_ln43_reg_6986_pp2_iter3_reg;
wire   [31:0] sorting_frequency_V_q0;
reg   [31:0] sorting_frequency_V_2_reg_7003;
reg    ap_enable_reg_pp2_iter1;
wire   [8:0] sorting_value_V_q0;
reg   [8:0] sorting_value_V_load_reg_7009;
wire   [3:0] digit_V_fu_6699_p1;
reg   [3:0] digit_V_reg_7014;
reg    ap_enable_reg_pp2_iter3;
reg   [3:0] digit_V_reg_7014_pp2_iter4_reg;
wire   [0:0] icmp_ln879_fu_6703_p2;
reg   [0:0] icmp_ln879_reg_7022;
wire   [8:0] tmp_i_fu_6708_p18;
reg   [8:0] tmp_i_reg_7027;
wire   [8:0] compute_histogram_hi_fu_6751_p2;
reg    ap_enable_reg_pp2_iter5;
wire   [0:0] icmp_ln58_fu_6757_p2;
reg   [0:0] icmp_ln58_reg_7037;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state16_pp3_stage0_iter0;
wire    ap_block_state17_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
wire   [3:0] trunc_ln60_fu_6763_p1;
reg   [3:0] trunc_ln60_reg_7041;
wire   [8:0] phi_ln215_1_i_fu_6767_p18;
reg   [8:0] phi_ln215_1_i_reg_7045;
wire   [4:0] i_3_fu_6805_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] icmp_ln67_fu_6831_p2;
reg   [0:0] icmp_ln67_reg_7055;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state19_pp4_stage0_iter0;
wire    ap_block_state20_pp4_stage0_iter1;
wire    ap_block_state21_pp4_stage0_iter2;
wire    ap_block_state22_pp4_stage0_iter3;
wire    ap_block_pp4_stage0_11001;
reg   [0:0] icmp_ln67_reg_7055_pp4_iter1_reg;
reg   [0:0] icmp_ln67_reg_7055_pp4_iter2_reg;
wire   [8:0] j_2_fu_6836_p2;
reg    ap_enable_reg_pp4_iter0;
wire   [63:0] zext_ln69_fu_6842_p1;
reg   [63:0] zext_ln69_reg_7064;
wire   [3:0] current_digit_V_q0;
reg   [3:0] digit_V_1_reg_7075;
reg    ap_enable_reg_pp4_iter1;
reg   [3:0] digit_V_1_reg_7075_pp4_iter2_reg;
wire   [0:0] icmp_ln879_2_fu_6847_p2;
reg   [0:0] icmp_ln879_2_reg_7092;
wire   [8:0] tmp_1_i_fu_6852_p18;
reg   [8:0] tmp_1_i_reg_7097;
wire   [8:0] previous_sorting_val_q0;
reg   [8:0] previous_sorting_val_3_reg_7102;
reg    ap_enable_reg_pp4_iter2;
wire   [31:0] previous_sorting_fre_q0;
reg   [31:0] previous_sorting_fre_3_reg_7108;
wire   [8:0] re_sort_location_las_1_fu_6903_p2;
reg    ap_enable_reg_pp4_iter3;
wire   [5:0] shift_fu_6909_p2;
wire    ap_CS_fsm_state23;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_state8;
wire    ap_block_pp2_stage0_subdone;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter4;
reg    ap_condition_pp2_exit_iter4_state13;
wire    ap_CS_fsm_state15;
wire    ap_block_pp3_stage0_subdone;
reg    ap_enable_reg_pp3_iter1;
wire    ap_CS_fsm_state18;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter2_state21;
reg   [7:0] previous_sorting_val_address0;
reg    previous_sorting_val_ce0;
reg    previous_sorting_val_we0;
reg   [7:0] previous_sorting_fre_address0;
reg    previous_sorting_fre_ce0;
reg    previous_sorting_fre_we0;
reg   [7:0] sorting_value_V_address0;
reg    sorting_value_V_ce0;
reg    sorting_value_V_we0;
reg   [8:0] sorting_value_V_d0;
reg   [7:0] sorting_frequency_V_address0;
reg    sorting_frequency_V_ce0;
reg    sorting_frequency_V_we0;
reg   [31:0] sorting_frequency_V_d0;
reg   [7:0] current_digit_V_address0;
reg    current_digit_V_ce0;
reg    current_digit_V_we0;
reg   [8:0] ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32;
reg   [8:0] digit_location_15_V_reg_304;
reg   [8:0] ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32;
reg   [8:0] digit_location_14_V_reg_316;
reg   [8:0] ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32;
reg   [8:0] digit_location_13_V_reg_328;
reg   [8:0] ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32;
reg   [8:0] digit_location_12_V_reg_340;
reg   [8:0] ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32;
reg   [8:0] digit_location_11_V_reg_352;
reg   [8:0] ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32;
reg   [8:0] digit_location_10_V_reg_364;
reg   [8:0] ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32;
reg   [8:0] digit_location_9_V_s_reg_376;
reg   [8:0] ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32;
reg   [8:0] digit_location_8_V_s_reg_388;
reg   [8:0] ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32;
reg   [8:0] digit_location_7_V_s_reg_400;
reg   [8:0] ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32;
reg   [8:0] digit_location_6_V_s_reg_412;
reg   [8:0] ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32;
reg   [8:0] digit_location_5_V_s_reg_424;
reg   [8:0] ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32;
reg   [8:0] digit_location_4_V_s_reg_436;
reg   [8:0] ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32;
reg   [8:0] digit_location_3_V_s_reg_448;
reg   [8:0] ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32;
reg   [8:0] digit_location_2_V_s_reg_460;
reg   [8:0] ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32;
reg   [8:0] digit_location_1_V_s_reg_472;
reg   [8:0] digit_histogram_15_5_reg_2846;
reg   [8:0] digit_histogram_15_s_reg_484;
reg   [8:0] digit_histogram_14_5_reg_2901;
reg   [8:0] digit_histogram_14_s_reg_496;
reg   [8:0] digit_histogram_13_5_reg_2956;
reg   [8:0] digit_histogram_13_s_reg_508;
reg   [8:0] digit_histogram_12_5_reg_3011;
reg   [8:0] digit_histogram_12_s_reg_520;
reg   [8:0] digit_histogram_11_5_reg_3066;
reg   [8:0] digit_histogram_11_s_reg_532;
reg   [8:0] digit_histogram_10_5_reg_3121;
reg   [8:0] digit_histogram_10_s_reg_544;
reg   [8:0] digit_histogram_9_V_5_reg_3176;
reg   [8:0] digit_histogram_9_V_reg_556;
reg   [8:0] digit_histogram_8_V_5_reg_3231;
reg   [8:0] digit_histogram_8_V_reg_568;
reg   [8:0] digit_histogram_7_V_5_reg_3286;
reg   [8:0] digit_histogram_7_V_reg_580;
reg   [8:0] digit_histogram_6_V_5_reg_3341;
reg   [8:0] digit_histogram_6_V_reg_592;
reg   [8:0] digit_histogram_5_V_5_reg_3396;
reg   [8:0] digit_histogram_5_V_reg_604;
reg   [8:0] digit_histogram_4_V_5_reg_3451;
reg   [8:0] digit_histogram_4_V_reg_616;
reg   [8:0] digit_histogram_3_V_5_reg_3506;
reg   [8:0] digit_histogram_3_V_reg_628;
reg   [8:0] digit_histogram_2_V_5_reg_3561;
reg   [8:0] digit_histogram_2_V_reg_640;
reg   [8:0] digit_histogram_1_V_5_reg_3616;
reg   [8:0] digit_histogram_1_V_reg_652;
reg   [8:0] digit_histogram_0_V_6_reg_3671;
reg   [8:0] digit_histogram_0_V_1_reg_664;
reg   [5:0] op2_assign_i_reg_676;
wire    ap_CS_fsm_state5;
reg   [8:0] digit_histogram_15_1_reg_688;
reg   [8:0] ap_phi_mux_digit_histogram_15_2_phi_fu_879_p32;
wire   [0:0] icmp_ln31_fu_6662_p2;
reg   [8:0] digit_histogram_14_1_reg_699;
reg   [8:0] ap_phi_mux_digit_histogram_14_2_phi_fu_934_p32;
reg   [8:0] digit_histogram_13_1_reg_710;
reg   [8:0] ap_phi_mux_digit_histogram_13_2_phi_fu_989_p32;
reg   [8:0] digit_histogram_12_1_reg_721;
reg   [8:0] ap_phi_mux_digit_histogram_12_2_phi_fu_1044_p32;
reg   [8:0] digit_histogram_11_1_reg_732;
reg   [8:0] ap_phi_mux_digit_histogram_11_2_phi_fu_1099_p32;
reg   [8:0] digit_histogram_10_1_reg_743;
reg   [8:0] ap_phi_mux_digit_histogram_10_2_phi_fu_1154_p32;
reg   [8:0] digit_histogram_9_V_1_reg_754;
reg   [8:0] ap_phi_mux_digit_histogram_9_V_2_phi_fu_1209_p32;
reg   [8:0] digit_histogram_8_V_1_reg_765;
reg   [8:0] ap_phi_mux_digit_histogram_8_V_2_phi_fu_1264_p32;
reg   [8:0] digit_histogram_7_V_1_reg_776;
reg   [8:0] ap_phi_mux_digit_histogram_7_V_2_phi_fu_1319_p32;
reg   [8:0] digit_histogram_6_V_1_reg_787;
reg   [8:0] ap_phi_mux_digit_histogram_6_V_2_phi_fu_1374_p32;
reg   [8:0] digit_histogram_5_V_1_reg_798;
reg   [8:0] ap_phi_mux_digit_histogram_5_V_2_phi_fu_1429_p32;
reg   [8:0] digit_histogram_4_V_1_reg_809;
reg   [8:0] ap_phi_mux_digit_histogram_4_V_2_phi_fu_1484_p32;
reg   [8:0] digit_histogram_3_V_1_reg_820;
reg   [8:0] ap_phi_mux_digit_histogram_3_V_2_phi_fu_1539_p32;
reg   [8:0] digit_histogram_2_V_1_reg_831;
reg   [8:0] ap_phi_mux_digit_histogram_2_V_2_phi_fu_1594_p32;
reg   [8:0] digit_histogram_1_V_1_reg_842;
reg   [8:0] ap_phi_mux_digit_histogram_1_V_2_phi_fu_1649_p32;
reg   [8:0] digit_histogram_0_V_2_reg_853;
reg   [8:0] ap_phi_mux_digit_histogram_0_V_3_phi_fu_1704_p32;
reg   [4:0] i_0_i_i_reg_864;
wire   [3:0] trunc_ln321_fu_6674_p1;
reg   [8:0] ap_phi_mux_digit_histogram_15_3_phi_fu_1769_p4;
wire    ap_block_pp2_stage0;
reg   [8:0] ap_phi_mux_digit_histogram_14_3_phi_fu_1780_p4;
reg   [8:0] ap_phi_mux_digit_histogram_13_3_phi_fu_1791_p4;
reg   [8:0] ap_phi_mux_digit_histogram_12_3_phi_fu_1802_p4;
reg   [8:0] ap_phi_mux_digit_histogram_11_3_phi_fu_1813_p4;
reg   [8:0] ap_phi_mux_digit_histogram_10_3_phi_fu_1824_p4;
reg   [8:0] ap_phi_mux_digit_histogram_9_V_3_phi_fu_1835_p4;
reg   [8:0] ap_phi_mux_digit_histogram_8_V_3_phi_fu_1846_p4;
reg   [8:0] ap_phi_mux_digit_histogram_7_V_3_phi_fu_1857_p4;
reg   [8:0] ap_phi_mux_digit_histogram_6_V_3_phi_fu_1868_p4;
reg   [8:0] ap_phi_mux_digit_histogram_5_V_3_phi_fu_1879_p4;
reg   [8:0] ap_phi_mux_digit_histogram_4_V_3_phi_fu_1890_p4;
reg   [8:0] ap_phi_mux_digit_histogram_3_V_3_phi_fu_1901_p4;
reg   [8:0] ap_phi_mux_digit_histogram_2_V_3_phi_fu_1912_p4;
reg   [8:0] ap_phi_mux_digit_histogram_1_V_3_phi_fu_1923_p4;
reg   [8:0] ap_phi_mux_digit_histogram_0_V_4_phi_fu_1934_p4;
reg   [8:0] ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
reg   [3:0] ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_15_4_reg_1966;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_14_4_reg_2021;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_13_4_reg_2076;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_12_4_reg_2131;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_11_4_reg_2186;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_10_4_reg_2241;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_9_V_4_reg_2296;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_8_V_4_reg_2351;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_7_V_4_reg_2406;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_6_V_4_reg_2461;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_5_V_4_reg_2516;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_4_V_4_reg_2571;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_3_V_4_reg_2626;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_2_V_4_reg_2681;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_1_V_4_reg_2736;
wire   [8:0] ap_phi_reg_pp2_iter4_digit_histogram_0_V_5_reg_2791;
reg   [8:0] ap_phi_mux_digit_location_14_V_2_phi_fu_3729_p4;
reg   [8:0] ap_phi_mux_digit_location_14_V_3_phi_fu_4008_p30;
wire    ap_block_pp3_stage0;
reg   [8:0] ap_phi_mux_digit_location_13_V_1_phi_fu_3740_p4;
reg   [8:0] ap_phi_mux_digit_location_13_V_2_phi_fu_4059_p30;
reg   [8:0] ap_phi_mux_digit_location_12_V_1_phi_fu_3751_p4;
reg   [8:0] ap_phi_mux_digit_location_12_V_2_phi_fu_4110_p30;
reg   [8:0] ap_phi_mux_digit_location_11_V_1_phi_fu_3762_p4;
reg   [8:0] ap_phi_mux_digit_location_11_V_2_phi_fu_4161_p30;
reg   [8:0] ap_phi_mux_digit_location_10_V_1_phi_fu_3773_p4;
reg   [8:0] ap_phi_mux_digit_location_10_V_2_phi_fu_4212_p30;
reg   [8:0] ap_phi_mux_digit_location_9_V_1_phi_fu_3784_p4;
reg   [8:0] ap_phi_mux_digit_location_9_V_2_phi_fu_4263_p30;
reg   [8:0] ap_phi_mux_digit_location_8_V_1_phi_fu_3795_p4;
reg   [8:0] ap_phi_mux_digit_location_8_V_2_phi_fu_4314_p30;
reg   [8:0] ap_phi_mux_digit_location_7_V_1_phi_fu_3806_p4;
reg   [8:0] ap_phi_mux_digit_location_7_V_2_phi_fu_4365_p30;
reg   [8:0] ap_phi_mux_digit_location_6_V_1_phi_fu_3817_p4;
reg   [8:0] ap_phi_mux_digit_location_6_V_2_phi_fu_4416_p30;
reg   [8:0] ap_phi_mux_digit_location_5_V_1_phi_fu_3828_p4;
reg   [8:0] ap_phi_mux_digit_location_5_V_2_phi_fu_4467_p30;
reg   [8:0] ap_phi_mux_digit_location_4_V_1_phi_fu_3839_p4;
reg   [8:0] ap_phi_mux_digit_location_4_V_2_phi_fu_4518_p30;
reg   [8:0] ap_phi_mux_digit_location_3_V_1_phi_fu_3850_p4;
reg   [8:0] ap_phi_mux_digit_location_3_V_2_phi_fu_4569_p30;
reg   [8:0] ap_phi_mux_digit_location_2_V_1_phi_fu_3861_p4;
reg   [8:0] ap_phi_mux_digit_location_2_V_2_phi_fu_4620_p30;
reg   [8:0] ap_phi_mux_digit_location_1_V_1_phi_fu_3872_p4;
reg   [8:0] ap_phi_mux_digit_location_1_V_2_phi_fu_4671_p30;
reg   [8:0] ap_phi_mux_digit_location_15_V_1_phi_fu_3957_p30;
wire   [8:0] ap_phi_reg_pp3_iter0_phi_ln215_reg_3902;
reg   [8:0] ap_phi_reg_pp3_iter1_phi_ln215_reg_3902;
wire   [8:0] digit_location_1_V_fu_6811_p2;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_15_V_1_reg_3953;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_14_V_3_reg_4004;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_13_V_2_reg_4055;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_12_V_2_reg_4106;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_11_V_2_reg_4157;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_10_V_2_reg_4208;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_9_V_2_reg_4259;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_8_V_2_reg_4310;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_7_V_2_reg_4361;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_6_V_2_reg_4412;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_5_V_2_reg_4463;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_4_V_2_reg_4514;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_3_V_2_reg_4565;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_2_V_2_reg_4616;
wire   [8:0] ap_phi_reg_pp3_iter1_digit_location_1_V_2_reg_4667;
reg   [8:0] ap_phi_mux_digit_location_15_V_2_phi_fu_4732_p4;
wire    ap_block_pp4_stage0;
reg   [8:0] ap_phi_mux_digit_location_14_V_4_phi_fu_4743_p4;
reg   [8:0] ap_phi_mux_digit_location_13_V_3_phi_fu_4754_p4;
reg   [8:0] ap_phi_mux_digit_location_12_V_3_phi_fu_4765_p4;
reg   [8:0] ap_phi_mux_digit_location_11_V_3_phi_fu_4776_p4;
reg   [8:0] ap_phi_mux_digit_location_10_V_3_phi_fu_4787_p4;
reg   [8:0] ap_phi_mux_digit_location_9_V_3_phi_fu_4798_p4;
reg   [8:0] ap_phi_mux_digit_location_8_V_3_phi_fu_4809_p4;
reg   [8:0] ap_phi_mux_digit_location_7_V_3_phi_fu_4820_p4;
reg   [8:0] ap_phi_mux_digit_location_6_V_3_phi_fu_4831_p4;
reg   [8:0] ap_phi_mux_digit_location_5_V_3_phi_fu_4842_p4;
reg   [8:0] ap_phi_mux_digit_location_4_V_3_phi_fu_4853_p4;
reg   [8:0] ap_phi_mux_digit_location_3_V_3_phi_fu_4864_p4;
reg   [8:0] ap_phi_mux_digit_location_2_V_3_phi_fu_4875_p4;
reg   [8:0] ap_phi_mux_digit_location_1_V_3_phi_fu_4886_p4;
reg   [8:0] ap_phi_mux_digit_location_0_V_s_phi_fu_4898_p4;
reg   [8:0] ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
reg   [3:0] ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_15_V_3_reg_4928;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_14_V_5_reg_4983;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_5038;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_5093;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_5148;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_5203;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_5258;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_5313;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_5368;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_5423;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_5478;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_5533;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_5588;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_5643;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_5698;
wire   [8:0] ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_5753;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln544_fu_6895_p1;
wire   [31:0] grp_fu_6695_p2;
wire   [8:0] histogram_curr_V_fu_6745_p3;
wire   [3:0] phi_ln215_1_i_fu_6767_p17;
wire   [8:0] location_curr_V_fu_6889_p3;
reg   [11:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_condition_1623;
reg    ap_condition_428;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 12'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
end

sort_previous_sorbkb #(
    .DataWidth( 9 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
previous_sorting_val_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(previous_sorting_val_address0),
    .ce0(previous_sorting_val_ce0),
    .we0(previous_sorting_val_we0),
    .d0(sorting_value_V_load_reg_7009),
    .q0(previous_sorting_val_q0)
);

sort_previous_sorcud #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
previous_sorting_fre_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(previous_sorting_fre_address0),
    .ce0(previous_sorting_fre_ce0),
    .we0(previous_sorting_fre_we0),
    .d0(sorting_frequency_V_2_reg_7003),
    .q0(previous_sorting_fre_q0)
);

sort_previous_sorbkb #(
    .DataWidth( 9 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
sorting_value_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sorting_value_V_address0),
    .ce0(sorting_value_V_ce0),
    .we0(sorting_value_V_we0),
    .d0(sorting_value_V_d0),
    .q0(sorting_value_V_q0)
);

sort_previous_sorcud #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
sorting_frequency_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sorting_frequency_V_address0),
    .ce0(sorting_frequency_V_ce0),
    .we0(sorting_frequency_V_we0),
    .d0(sorting_frequency_V_d0),
    .q0(sorting_frequency_V_q0)
);

sort_current_digifYi #(
    .DataWidth( 4 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
current_digit_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(current_digit_V_address0),
    .ce0(current_digit_V_ce0),
    .we0(current_digit_V_we0),
    .d0(digit_V_reg_7014),
    .q0(current_digit_V_q0)
);

huffman_encoding_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
huffman_encoding_g8j_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sorting_frequency_V_2_reg_7003),
    .din1(zext_ln29_reg_6961),
    .ce(1'b1),
    .dout(grp_fu_6695_p2)
);

huffman_encoding_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 9 ),
    .din4_WIDTH( 9 ),
    .din5_WIDTH( 9 ),
    .din6_WIDTH( 9 ),
    .din7_WIDTH( 9 ),
    .din8_WIDTH( 9 ),
    .din9_WIDTH( 9 ),
    .din10_WIDTH( 9 ),
    .din11_WIDTH( 9 ),
    .din12_WIDTH( 9 ),
    .din13_WIDTH( 9 ),
    .din14_WIDTH( 9 ),
    .din15_WIDTH( 9 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 9 ))
huffman_encoding_hbi_U15(
    .din0(ap_phi_mux_digit_histogram_0_V_4_phi_fu_1934_p4),
    .din1(ap_phi_mux_digit_histogram_1_V_3_phi_fu_1923_p4),
    .din2(ap_phi_mux_digit_histogram_2_V_3_phi_fu_1912_p4),
    .din3(ap_phi_mux_digit_histogram_3_V_3_phi_fu_1901_p4),
    .din4(ap_phi_mux_digit_histogram_4_V_3_phi_fu_1890_p4),
    .din5(ap_phi_mux_digit_histogram_5_V_3_phi_fu_1879_p4),
    .din6(ap_phi_mux_digit_histogram_6_V_3_phi_fu_1868_p4),
    .din7(ap_phi_mux_digit_histogram_7_V_3_phi_fu_1857_p4),
    .din8(ap_phi_mux_digit_histogram_8_V_3_phi_fu_1846_p4),
    .din9(ap_phi_mux_digit_histogram_9_V_3_phi_fu_1835_p4),
    .din10(ap_phi_mux_digit_histogram_10_3_phi_fu_1824_p4),
    .din11(ap_phi_mux_digit_histogram_11_3_phi_fu_1813_p4),
    .din12(ap_phi_mux_digit_histogram_12_3_phi_fu_1802_p4),
    .din13(ap_phi_mux_digit_histogram_13_3_phi_fu_1791_p4),
    .din14(ap_phi_mux_digit_histogram_14_3_phi_fu_1780_p4),
    .din15(ap_phi_mux_digit_histogram_15_3_phi_fu_1769_p4),
    .din16(digit_V_reg_7014),
    .dout(tmp_i_fu_6708_p18)
);

huffman_encoding_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 9 ),
    .din4_WIDTH( 9 ),
    .din5_WIDTH( 9 ),
    .din6_WIDTH( 9 ),
    .din7_WIDTH( 9 ),
    .din8_WIDTH( 9 ),
    .din9_WIDTH( 9 ),
    .din10_WIDTH( 9 ),
    .din11_WIDTH( 9 ),
    .din12_WIDTH( 9 ),
    .din13_WIDTH( 9 ),
    .din14_WIDTH( 9 ),
    .din15_WIDTH( 9 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 9 ))
huffman_encoding_hbi_U16(
    .din0(digit_histogram_14_5_reg_2901),
    .din1(digit_histogram_0_V_6_reg_3671),
    .din2(digit_histogram_1_V_5_reg_3616),
    .din3(digit_histogram_2_V_5_reg_3561),
    .din4(digit_histogram_3_V_5_reg_3506),
    .din5(digit_histogram_4_V_5_reg_3451),
    .din6(digit_histogram_5_V_5_reg_3396),
    .din7(digit_histogram_6_V_5_reg_3341),
    .din8(digit_histogram_7_V_5_reg_3286),
    .din9(digit_histogram_8_V_5_reg_3231),
    .din10(digit_histogram_9_V_5_reg_3176),
    .din11(digit_histogram_10_5_reg_3121),
    .din12(digit_histogram_11_5_reg_3066),
    .din13(digit_histogram_12_5_reg_3011),
    .din14(digit_histogram_13_5_reg_2956),
    .din15(digit_histogram_14_5_reg_2901),
    .din16(phi_ln215_1_i_fu_6767_p17),
    .dout(phi_ln215_1_i_fu_6767_p18)
);

huffman_encoding_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 9 ),
    .din4_WIDTH( 9 ),
    .din5_WIDTH( 9 ),
    .din6_WIDTH( 9 ),
    .din7_WIDTH( 9 ),
    .din8_WIDTH( 9 ),
    .din9_WIDTH( 9 ),
    .din10_WIDTH( 9 ),
    .din11_WIDTH( 9 ),
    .din12_WIDTH( 9 ),
    .din13_WIDTH( 9 ),
    .din14_WIDTH( 9 ),
    .din15_WIDTH( 9 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 9 ))
huffman_encoding_hbi_U17(
    .din0(ap_phi_mux_digit_location_0_V_s_phi_fu_4898_p4),
    .din1(ap_phi_mux_digit_location_1_V_3_phi_fu_4886_p4),
    .din2(ap_phi_mux_digit_location_2_V_3_phi_fu_4875_p4),
    .din3(ap_phi_mux_digit_location_3_V_3_phi_fu_4864_p4),
    .din4(ap_phi_mux_digit_location_4_V_3_phi_fu_4853_p4),
    .din5(ap_phi_mux_digit_location_5_V_3_phi_fu_4842_p4),
    .din6(ap_phi_mux_digit_location_6_V_3_phi_fu_4831_p4),
    .din7(ap_phi_mux_digit_location_7_V_3_phi_fu_4820_p4),
    .din8(ap_phi_mux_digit_location_8_V_3_phi_fu_4809_p4),
    .din9(ap_phi_mux_digit_location_9_V_3_phi_fu_4798_p4),
    .din10(ap_phi_mux_digit_location_10_V_3_phi_fu_4787_p4),
    .din11(ap_phi_mux_digit_location_11_V_3_phi_fu_4776_p4),
    .din12(ap_phi_mux_digit_location_12_V_3_phi_fu_4765_p4),
    .din13(ap_phi_mux_digit_location_13_V_3_phi_fu_4754_p4),
    .din14(ap_phi_mux_digit_location_14_V_4_phi_fu_4743_p4),
    .din15(ap_phi_mux_digit_location_15_V_2_phi_fu_4732_p4),
    .din16(digit_V_1_reg_7075),
    .dout(tmp_1_i_fu_6852_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((tmp_fu_6650_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln40_fu_6678_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end else if (((1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter4_state13)))) begin
            ap_enable_reg_pp2_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter4_state13))) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter3;
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp2_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln58_fu_6757_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (icmp_ln67_fu_6831_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end else if (((1'b1 == ap_CS_fsm_state18) | ((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter2_state21)))) begin
            ap_enable_reg_pp4_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter2_state21))) begin
            ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter1;
        end else if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter2;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp4_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_428)) begin
        if (((trunc_ln60_fu_6763_p1 == 4'd1) & (icmp_ln58_fu_6757_p2 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= 9'd0;
        end else if ((1'b1 == ap_condition_1623)) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_mux_digit_location_14_V_2_phi_fu_3729_p4;
        end else if (((trunc_ln60_fu_6763_p1 == 4'd14) & (icmp_ln58_fu_6757_p2 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_mux_digit_location_13_V_1_phi_fu_3740_p4;
        end else if (((trunc_ln60_fu_6763_p1 == 4'd13) & (icmp_ln58_fu_6757_p2 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_mux_digit_location_12_V_1_phi_fu_3751_p4;
        end else if (((trunc_ln60_fu_6763_p1 == 4'd12) & (icmp_ln58_fu_6757_p2 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_mux_digit_location_11_V_1_phi_fu_3762_p4;
        end else if (((trunc_ln60_fu_6763_p1 == 4'd11) & (icmp_ln58_fu_6757_p2 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_mux_digit_location_10_V_1_phi_fu_3773_p4;
        end else if (((trunc_ln60_fu_6763_p1 == 4'd10) & (icmp_ln58_fu_6757_p2 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_mux_digit_location_9_V_1_phi_fu_3784_p4;
        end else if (((trunc_ln60_fu_6763_p1 == 4'd9) & (icmp_ln58_fu_6757_p2 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_mux_digit_location_8_V_1_phi_fu_3795_p4;
        end else if (((trunc_ln60_fu_6763_p1 == 4'd8) & (icmp_ln58_fu_6757_p2 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_mux_digit_location_7_V_1_phi_fu_3806_p4;
        end else if (((trunc_ln60_fu_6763_p1 == 4'd7) & (icmp_ln58_fu_6757_p2 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_mux_digit_location_6_V_1_phi_fu_3817_p4;
        end else if (((trunc_ln60_fu_6763_p1 == 4'd6) & (icmp_ln58_fu_6757_p2 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_mux_digit_location_5_V_1_phi_fu_3828_p4;
        end else if (((trunc_ln60_fu_6763_p1 == 4'd5) & (icmp_ln58_fu_6757_p2 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_mux_digit_location_4_V_1_phi_fu_3839_p4;
        end else if (((trunc_ln60_fu_6763_p1 == 4'd4) & (icmp_ln58_fu_6757_p2 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_mux_digit_location_3_V_1_phi_fu_3850_p4;
        end else if (((trunc_ln60_fu_6763_p1 == 4'd3) & (icmp_ln58_fu_6757_p2 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_mux_digit_location_2_V_1_phi_fu_3861_p4;
        end else if (((trunc_ln60_fu_6763_p1 == 4'd2) & (icmp_ln58_fu_6757_p2 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_mux_digit_location_1_V_1_phi_fu_3872_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 <= ap_phi_reg_pp3_iter0_phi_ln215_reg_3902;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_0_V_2_reg_853 <= ap_phi_mux_digit_histogram_0_V_3_phi_fu_1704_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_0_V_2_reg_853 <= digit_histogram_0_V_1_reg_664;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_0_V_4_reg_1931 <= digit_histogram_0_V_2_reg_853;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_0_V_4_reg_1931 <= digit_histogram_0_V_5_reg_2791;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_0_V_5_reg_2791 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_0_V_5_reg_2791 <= ap_phi_mux_digit_histogram_0_V_4_phi_fu_1934_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_0_V_5_reg_2791 <= ap_phi_reg_pp2_iter4_digit_histogram_0_V_5_reg_2791;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_0_V_6_reg_3671 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_0_V_6_reg_3671 <= digit_histogram_0_V_4_reg_1931;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_0_V_reg_1942 <= 9'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_0_V_reg_1942 <= compute_histogram_hi_fu_6751_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_10_1_reg_743 <= ap_phi_mux_digit_histogram_10_2_phi_fu_1154_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_10_1_reg_743 <= digit_histogram_10_s_reg_544;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_10_3_reg_1821 <= digit_histogram_10_1_reg_743;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_10_3_reg_1821 <= digit_histogram_10_4_reg_2241;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_10_4_reg_2241 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_10_4_reg_2241 <= ap_phi_mux_digit_histogram_10_3_phi_fu_1824_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_10_4_reg_2241 <= ap_phi_reg_pp2_iter4_digit_histogram_10_4_reg_2241;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_10_5_reg_3121 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_10_5_reg_3121 <= digit_histogram_10_3_reg_1821;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_11_1_reg_732 <= ap_phi_mux_digit_histogram_11_2_phi_fu_1099_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_11_1_reg_732 <= digit_histogram_11_s_reg_532;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_11_3_reg_1810 <= digit_histogram_11_1_reg_732;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_11_3_reg_1810 <= digit_histogram_11_4_reg_2186;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_11_4_reg_2186 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_11_4_reg_2186 <= ap_phi_mux_digit_histogram_11_3_phi_fu_1813_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_11_4_reg_2186 <= ap_phi_reg_pp2_iter4_digit_histogram_11_4_reg_2186;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_11_5_reg_3066 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_11_5_reg_3066 <= digit_histogram_11_3_reg_1810;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_12_1_reg_721 <= ap_phi_mux_digit_histogram_12_2_phi_fu_1044_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_12_1_reg_721 <= digit_histogram_12_s_reg_520;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_12_3_reg_1799 <= digit_histogram_12_1_reg_721;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_12_3_reg_1799 <= digit_histogram_12_4_reg_2131;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_12_4_reg_2131 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_12_4_reg_2131 <= ap_phi_mux_digit_histogram_12_3_phi_fu_1802_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_12_4_reg_2131 <= ap_phi_reg_pp2_iter4_digit_histogram_12_4_reg_2131;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_12_5_reg_3011 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_12_5_reg_3011 <= digit_histogram_12_3_reg_1799;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_13_1_reg_710 <= ap_phi_mux_digit_histogram_13_2_phi_fu_989_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_13_1_reg_710 <= digit_histogram_13_s_reg_508;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_13_3_reg_1788 <= digit_histogram_13_1_reg_710;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_13_3_reg_1788 <= digit_histogram_13_4_reg_2076;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_13_4_reg_2076 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_13_4_reg_2076 <= ap_phi_mux_digit_histogram_13_3_phi_fu_1791_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_13_4_reg_2076 <= ap_phi_reg_pp2_iter4_digit_histogram_13_4_reg_2076;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_13_5_reg_2956 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_13_5_reg_2956 <= digit_histogram_13_3_reg_1788;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_14_1_reg_699 <= ap_phi_mux_digit_histogram_14_2_phi_fu_934_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_14_1_reg_699 <= digit_histogram_14_s_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_14_3_reg_1777 <= digit_histogram_14_1_reg_699;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_14_3_reg_1777 <= digit_histogram_14_4_reg_2021;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_14_4_reg_2021 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_14_4_reg_2021 <= ap_phi_mux_digit_histogram_14_3_phi_fu_1780_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_14_4_reg_2021 <= ap_phi_reg_pp2_iter4_digit_histogram_14_4_reg_2021;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_14_5_reg_2901 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_14_5_reg_2901 <= digit_histogram_14_3_reg_1777;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_15_1_reg_688 <= ap_phi_mux_digit_histogram_15_2_phi_fu_879_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_15_1_reg_688 <= digit_histogram_15_s_reg_484;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_15_3_reg_1766 <= digit_histogram_15_1_reg_688;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_15_3_reg_1766 <= digit_histogram_15_4_reg_1966;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_15_4_reg_1966 <= ap_phi_mux_digit_histogram_15_3_phi_fu_1769_p4;
    end else if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_15_4_reg_1966 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_15_4_reg_1966 <= ap_phi_reg_pp2_iter4_digit_histogram_15_4_reg_1966;
    end
end

always @ (posedge ap_clk) begin
    if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_15_5_reg_2846 <= digit_histogram_15_3_reg_1766;
    end else if (((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_15_5_reg_2846 <= digit_histogram_0_V_reg_1942;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_1_V_1_reg_842 <= ap_phi_mux_digit_histogram_1_V_2_phi_fu_1649_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_1_V_1_reg_842 <= digit_histogram_1_V_reg_652;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_1_V_3_reg_1920 <= digit_histogram_1_V_1_reg_842;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_1_V_3_reg_1920 <= digit_histogram_1_V_4_reg_2736;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_1_V_4_reg_2736 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_1_V_4_reg_2736 <= ap_phi_mux_digit_histogram_1_V_3_phi_fu_1923_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_1_V_4_reg_2736 <= ap_phi_reg_pp2_iter4_digit_histogram_1_V_4_reg_2736;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_1_V_5_reg_3616 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_1_V_5_reg_3616 <= digit_histogram_1_V_3_reg_1920;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_2_V_1_reg_831 <= ap_phi_mux_digit_histogram_2_V_2_phi_fu_1594_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_2_V_1_reg_831 <= digit_histogram_2_V_reg_640;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_2_V_3_reg_1909 <= digit_histogram_2_V_1_reg_831;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_2_V_3_reg_1909 <= digit_histogram_2_V_4_reg_2681;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_2_V_4_reg_2681 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_2_V_4_reg_2681 <= ap_phi_mux_digit_histogram_2_V_3_phi_fu_1912_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_2_V_4_reg_2681 <= ap_phi_reg_pp2_iter4_digit_histogram_2_V_4_reg_2681;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_2_V_5_reg_3561 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_2_V_5_reg_3561 <= digit_histogram_2_V_3_reg_1909;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_3_V_1_reg_820 <= ap_phi_mux_digit_histogram_3_V_2_phi_fu_1539_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_3_V_1_reg_820 <= digit_histogram_3_V_reg_628;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_3_V_3_reg_1898 <= digit_histogram_3_V_1_reg_820;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_3_V_3_reg_1898 <= digit_histogram_3_V_4_reg_2626;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_3_V_4_reg_2626 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_3_V_4_reg_2626 <= ap_phi_mux_digit_histogram_3_V_3_phi_fu_1901_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_3_V_4_reg_2626 <= ap_phi_reg_pp2_iter4_digit_histogram_3_V_4_reg_2626;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_3_V_5_reg_3506 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_3_V_5_reg_3506 <= digit_histogram_3_V_3_reg_1898;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_4_V_1_reg_809 <= ap_phi_mux_digit_histogram_4_V_2_phi_fu_1484_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_4_V_1_reg_809 <= digit_histogram_4_V_reg_616;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_4_V_3_reg_1887 <= digit_histogram_4_V_1_reg_809;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_4_V_3_reg_1887 <= digit_histogram_4_V_4_reg_2571;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_4_V_4_reg_2571 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_4_V_4_reg_2571 <= ap_phi_mux_digit_histogram_4_V_3_phi_fu_1890_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_4_V_4_reg_2571 <= ap_phi_reg_pp2_iter4_digit_histogram_4_V_4_reg_2571;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_4_V_5_reg_3451 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_4_V_5_reg_3451 <= digit_histogram_4_V_3_reg_1887;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_5_V_1_reg_798 <= ap_phi_mux_digit_histogram_5_V_2_phi_fu_1429_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_5_V_1_reg_798 <= digit_histogram_5_V_reg_604;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_5_V_3_reg_1876 <= digit_histogram_5_V_1_reg_798;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_5_V_3_reg_1876 <= digit_histogram_5_V_4_reg_2516;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_5_V_4_reg_2516 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_5_V_4_reg_2516 <= ap_phi_mux_digit_histogram_5_V_3_phi_fu_1879_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_5_V_4_reg_2516 <= ap_phi_reg_pp2_iter4_digit_histogram_5_V_4_reg_2516;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_5_V_5_reg_3396 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_5_V_5_reg_3396 <= digit_histogram_5_V_3_reg_1876;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_6_V_1_reg_787 <= ap_phi_mux_digit_histogram_6_V_2_phi_fu_1374_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_6_V_1_reg_787 <= digit_histogram_6_V_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_6_V_3_reg_1865 <= digit_histogram_6_V_1_reg_787;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_6_V_3_reg_1865 <= digit_histogram_6_V_4_reg_2461;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_6_V_4_reg_2461 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_6_V_4_reg_2461 <= ap_phi_mux_digit_histogram_6_V_3_phi_fu_1868_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_6_V_4_reg_2461 <= ap_phi_reg_pp2_iter4_digit_histogram_6_V_4_reg_2461;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_6_V_5_reg_3341 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_6_V_5_reg_3341 <= digit_histogram_6_V_3_reg_1865;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_7_V_1_reg_776 <= ap_phi_mux_digit_histogram_7_V_2_phi_fu_1319_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_7_V_1_reg_776 <= digit_histogram_7_V_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_7_V_3_reg_1854 <= digit_histogram_7_V_1_reg_776;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_7_V_3_reg_1854 <= digit_histogram_7_V_4_reg_2406;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_7_V_4_reg_2406 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_7_V_4_reg_2406 <= ap_phi_mux_digit_histogram_7_V_3_phi_fu_1857_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_7_V_4_reg_2406 <= ap_phi_reg_pp2_iter4_digit_histogram_7_V_4_reg_2406;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_7_V_5_reg_3286 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_7_V_5_reg_3286 <= digit_histogram_7_V_3_reg_1854;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_8_V_1_reg_765 <= ap_phi_mux_digit_histogram_8_V_2_phi_fu_1264_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_8_V_1_reg_765 <= digit_histogram_8_V_reg_568;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_8_V_3_reg_1843 <= digit_histogram_8_V_1_reg_765;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_8_V_3_reg_1843 <= digit_histogram_8_V_4_reg_2351;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_8_V_4_reg_2351 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_8_V_4_reg_2351 <= ap_phi_mux_digit_histogram_8_V_3_phi_fu_1846_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_8_V_4_reg_2351 <= ap_phi_reg_pp2_iter4_digit_histogram_8_V_4_reg_2351;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_8_V_5_reg_3231 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_8_V_5_reg_3231 <= digit_histogram_8_V_3_reg_1843;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        digit_histogram_9_V_1_reg_754 <= ap_phi_mux_digit_histogram_9_V_2_phi_fu_1209_p32;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        digit_histogram_9_V_1_reg_754 <= digit_histogram_9_V_reg_556;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digit_histogram_9_V_3_reg_1832 <= digit_histogram_9_V_1_reg_754;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        digit_histogram_9_V_3_reg_1832 <= digit_histogram_9_V_4_reg_2296;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_9_V_4_reg_2296 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4;
    end else if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        digit_histogram_9_V_4_reg_2296 <= ap_phi_mux_digit_histogram_9_V_3_phi_fu_1835_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        digit_histogram_9_V_4_reg_2296 <= ap_phi_reg_pp2_iter4_digit_histogram_9_V_4_reg_2296;
    end
end

always @ (posedge ap_clk) begin
    if (((p_091_0_i_i_reg_1954 == 4'd9) & (1'b1 == ap_CS_fsm_state15))) begin
        digit_histogram_9_V_5_reg_3176 <= digit_histogram_0_V_reg_1942;
    end else if ((((p_091_0_i_i_reg_1954 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd11) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd12) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd13) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd14) & (1'b1 == ap_CS_fsm_state15)) | ((p_091_0_i_i_reg_1954 == 4'd15) & (1'b1 == ap_CS_fsm_state15)))) begin
        digit_histogram_9_V_5_reg_3176 <= digit_histogram_9_V_3_reg_1832;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_0_V_1_reg_5753 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_0_V_1_reg_5753 <= ap_phi_mux_digit_location_0_V_s_phi_fu_4898_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_0_V_1_reg_5753 <= ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_5753;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_0_V_reg_4905 <= re_sort_location_las_reg_3891;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_0_V_reg_4905 <= re_sort_location_las_1_fu_6903_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_0_V_s_reg_4894 <= 9'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_0_V_s_reg_4894 <= digit_location_0_V_1_reg_5753;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        digit_location_10_V_1_reg_3770 <= ap_phi_mux_digit_location_10_V_2_phi_fu_4212_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        digit_location_10_V_1_reg_3770 <= digit_location_10_V_reg_364;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_10_V_3_reg_4784 <= digit_location_10_V_1_reg_3770;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_10_V_3_reg_4784 <= digit_location_10_V_4_reg_5203;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_10_V_4_reg_5203 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_10_V_4_reg_5203 <= ap_phi_mux_digit_location_10_V_3_phi_fu_4787_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_10_V_4_reg_5203 <= ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_5203;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        digit_location_11_V_1_reg_3759 <= ap_phi_mux_digit_location_11_V_2_phi_fu_4161_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        digit_location_11_V_1_reg_3759 <= digit_location_11_V_reg_352;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_11_V_3_reg_4773 <= digit_location_11_V_1_reg_3759;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_11_V_3_reg_4773 <= digit_location_11_V_4_reg_5148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_11_V_4_reg_5148 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_11_V_4_reg_5148 <= ap_phi_mux_digit_location_11_V_3_phi_fu_4776_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_11_V_4_reg_5148 <= ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_5148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        digit_location_12_V_1_reg_3748 <= ap_phi_mux_digit_location_12_V_2_phi_fu_4110_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        digit_location_12_V_1_reg_3748 <= digit_location_12_V_reg_340;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_12_V_3_reg_4762 <= digit_location_12_V_1_reg_3748;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_12_V_3_reg_4762 <= digit_location_12_V_4_reg_5093;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_12_V_4_reg_5093 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_12_V_4_reg_5093 <= ap_phi_mux_digit_location_12_V_3_phi_fu_4765_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_12_V_4_reg_5093 <= ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_5093;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        digit_location_13_V_1_reg_3737 <= ap_phi_mux_digit_location_13_V_2_phi_fu_4059_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        digit_location_13_V_1_reg_3737 <= digit_location_13_V_reg_328;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_13_V_3_reg_4751 <= digit_location_13_V_1_reg_3737;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_13_V_3_reg_4751 <= digit_location_13_V_4_reg_5038;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_13_V_4_reg_5038 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_13_V_4_reg_5038 <= ap_phi_mux_digit_location_13_V_3_phi_fu_4754_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_13_V_4_reg_5038 <= ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_5038;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        digit_location_14_V_2_reg_3726 <= ap_phi_mux_digit_location_14_V_3_phi_fu_4008_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        digit_location_14_V_2_reg_3726 <= digit_location_14_V_reg_316;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_14_V_4_reg_4740 <= digit_location_14_V_2_reg_3726;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_14_V_4_reg_4740 <= digit_location_14_V_5_reg_4983;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_14_V_5_reg_4983 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_14_V_5_reg_4983 <= ap_phi_mux_digit_location_14_V_4_phi_fu_4743_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_14_V_5_reg_4983 <= ap_phi_reg_pp4_iter2_digit_location_14_V_5_reg_4983;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_15_V_2_reg_4729 <= re_sort_location_las_reg_3891;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_15_V_2_reg_4729 <= digit_location_15_V_3_reg_4928;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_15_V_3_reg_4928 <= ap_phi_mux_digit_location_15_V_2_phi_fu_4732_p4;
    end else if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_15_V_3_reg_4928 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_15_V_3_reg_4928 <= ap_phi_reg_pp4_iter2_digit_location_15_V_3_reg_4928;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        digit_location_1_V_1_reg_3869 <= ap_phi_mux_digit_location_1_V_2_phi_fu_4671_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        digit_location_1_V_1_reg_3869 <= digit_location_1_V_s_reg_472;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_1_V_3_reg_4883 <= digit_location_1_V_1_reg_3869;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_1_V_3_reg_4883 <= digit_location_1_V_4_reg_5698;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_1_V_4_reg_5698 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_1_V_4_reg_5698 <= ap_phi_mux_digit_location_1_V_3_phi_fu_4886_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_1_V_4_reg_5698 <= ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_5698;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        digit_location_2_V_1_reg_3858 <= ap_phi_mux_digit_location_2_V_2_phi_fu_4620_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        digit_location_2_V_1_reg_3858 <= digit_location_2_V_s_reg_460;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_2_V_3_reg_4872 <= digit_location_2_V_1_reg_3858;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_2_V_3_reg_4872 <= digit_location_2_V_4_reg_5643;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_2_V_4_reg_5643 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_2_V_4_reg_5643 <= ap_phi_mux_digit_location_2_V_3_phi_fu_4875_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_2_V_4_reg_5643 <= ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_5643;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        digit_location_3_V_1_reg_3847 <= ap_phi_mux_digit_location_3_V_2_phi_fu_4569_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        digit_location_3_V_1_reg_3847 <= digit_location_3_V_s_reg_448;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_3_V_3_reg_4861 <= digit_location_3_V_1_reg_3847;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_3_V_3_reg_4861 <= digit_location_3_V_4_reg_5588;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_3_V_4_reg_5588 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_3_V_4_reg_5588 <= ap_phi_mux_digit_location_3_V_3_phi_fu_4864_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_3_V_4_reg_5588 <= ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_5588;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        digit_location_4_V_1_reg_3836 <= ap_phi_mux_digit_location_4_V_2_phi_fu_4518_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        digit_location_4_V_1_reg_3836 <= digit_location_4_V_s_reg_436;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_4_V_3_reg_4850 <= digit_location_4_V_1_reg_3836;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_4_V_3_reg_4850 <= digit_location_4_V_4_reg_5533;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_4_V_4_reg_5533 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_4_V_4_reg_5533 <= ap_phi_mux_digit_location_4_V_3_phi_fu_4853_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_4_V_4_reg_5533 <= ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_5533;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        digit_location_5_V_1_reg_3825 <= ap_phi_mux_digit_location_5_V_2_phi_fu_4467_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        digit_location_5_V_1_reg_3825 <= digit_location_5_V_s_reg_424;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_5_V_3_reg_4839 <= digit_location_5_V_1_reg_3825;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_5_V_3_reg_4839 <= digit_location_5_V_4_reg_5478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_5_V_4_reg_5478 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_5_V_4_reg_5478 <= ap_phi_mux_digit_location_5_V_3_phi_fu_4842_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_5_V_4_reg_5478 <= ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_5478;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        digit_location_6_V_1_reg_3814 <= ap_phi_mux_digit_location_6_V_2_phi_fu_4416_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        digit_location_6_V_1_reg_3814 <= digit_location_6_V_s_reg_412;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_6_V_3_reg_4828 <= digit_location_6_V_1_reg_3814;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_6_V_3_reg_4828 <= digit_location_6_V_4_reg_5423;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_6_V_4_reg_5423 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_6_V_4_reg_5423 <= ap_phi_mux_digit_location_6_V_3_phi_fu_4831_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_6_V_4_reg_5423 <= ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_5423;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        digit_location_7_V_1_reg_3803 <= ap_phi_mux_digit_location_7_V_2_phi_fu_4365_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        digit_location_7_V_1_reg_3803 <= digit_location_7_V_s_reg_400;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_7_V_3_reg_4817 <= digit_location_7_V_1_reg_3803;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_7_V_3_reg_4817 <= digit_location_7_V_4_reg_5368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_7_V_4_reg_5368 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_7_V_4_reg_5368 <= ap_phi_mux_digit_location_7_V_3_phi_fu_4820_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_7_V_4_reg_5368 <= ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_5368;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        digit_location_8_V_1_reg_3792 <= ap_phi_mux_digit_location_8_V_2_phi_fu_4314_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        digit_location_8_V_1_reg_3792 <= digit_location_8_V_s_reg_388;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_8_V_3_reg_4806 <= digit_location_8_V_1_reg_3792;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_8_V_3_reg_4806 <= digit_location_8_V_4_reg_5313;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_8_V_4_reg_5313 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_8_V_4_reg_5313 <= ap_phi_mux_digit_location_8_V_3_phi_fu_4809_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_8_V_4_reg_5313 <= ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_5313;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        digit_location_9_V_1_reg_3781 <= ap_phi_mux_digit_location_9_V_2_phi_fu_4263_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        digit_location_9_V_1_reg_3781 <= digit_location_9_V_s_reg_376;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        digit_location_9_V_3_reg_4795 <= digit_location_9_V_1_reg_3781;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        digit_location_9_V_3_reg_4795 <= digit_location_9_V_4_reg_5258;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_9_V_4_reg_5258 <= ap_phi_mux_digit_location_0_V_phi_fu_4908_p4;
    end else if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        digit_location_9_V_4_reg_5258 <= ap_phi_mux_digit_location_9_V_3_phi_fu_4798_p4;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        digit_location_9_V_4_reg_5258 <= ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_5258;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_fu_6757_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        i6_0_i_i_reg_3880 <= i_3_fu_6805_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        i6_0_i_i_reg_3880 <= 5'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        i_0_i_i_reg_864 <= i_fu_6668_p2;
    end else if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_0_i_i_reg_864 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        j5_0_i_i_reg_1755 <= 9'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_fu_6678_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        j5_0_i_i_reg_1755 <= j_1_fu_6683_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        j7_0_i_i_reg_4718 <= 9'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_fu_6831_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        j7_0_i_i_reg_4718 <= j_2_fu_6836_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_0_i_i_reg_293 <= 9'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_6633_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_0_i_i_reg_293 <= j_fu_6638_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        op2_assign_i_reg_676 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        op2_assign_i_reg_676 <= shift_fu_6909_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_0149_0_i_i_reg_4916 <= 4'd15;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        p_0149_0_i_i_reg_4916 <= digit_V_1_reg_7075_pp4_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_091_0_i_i_reg_1954 <= 4'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        p_091_0_i_i_reg_1954 <= digit_V_reg_7014_pp2_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        re_sort_location_las_reg_3891 <= ap_phi_mux_digit_location_15_V_1_phi_fu_3957_p30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        re_sort_location_las_reg_3891 <= digit_location_15_V_reg_304;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        digit_V_1_reg_7075 <= current_digit_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp4_stage0_11001)) begin
        digit_V_1_reg_7075_pp4_iter2_reg <= digit_V_1_reg_7075;
        icmp_ln67_reg_7055_pp4_iter2_reg <= icmp_ln67_reg_7055_pp4_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        digit_V_reg_7014 <= digit_V_fu_6699_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        digit_V_reg_7014_pp2_iter4_reg <= digit_V_reg_7014;
        icmp_ln40_reg_6977_pp2_iter2_reg <= icmp_ln40_reg_6977_pp2_iter1_reg;
        icmp_ln40_reg_6977_pp2_iter3_reg <= icmp_ln40_reg_6977_pp2_iter2_reg;
        icmp_ln40_reg_6977_pp2_iter4_reg <= icmp_ln40_reg_6977_pp2_iter3_reg;
        zext_ln43_reg_6986_pp2_iter2_reg[8 : 0] <= zext_ln43_reg_6986_pp2_iter1_reg[8 : 0];
        zext_ln43_reg_6986_pp2_iter3_reg[8 : 0] <= zext_ln43_reg_6986_pp2_iter2_reg[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        digit_histogram_0_V_1_reg_664 <= digit_histogram_0_V_6_reg_3671;
        digit_histogram_10_s_reg_544 <= digit_histogram_10_5_reg_3121;
        digit_histogram_11_s_reg_532 <= digit_histogram_11_5_reg_3066;
        digit_histogram_12_s_reg_520 <= digit_histogram_12_5_reg_3011;
        digit_histogram_13_s_reg_508 <= digit_histogram_13_5_reg_2956;
        digit_histogram_14_s_reg_496 <= digit_histogram_14_5_reg_2901;
        digit_histogram_15_s_reg_484 <= digit_histogram_15_5_reg_2846;
        digit_histogram_1_V_reg_652 <= digit_histogram_1_V_5_reg_3616;
        digit_histogram_2_V_reg_640 <= digit_histogram_2_V_5_reg_3561;
        digit_histogram_3_V_reg_628 <= digit_histogram_3_V_5_reg_3506;
        digit_histogram_4_V_reg_616 <= digit_histogram_4_V_5_reg_3451;
        digit_histogram_5_V_reg_604 <= digit_histogram_5_V_5_reg_3396;
        digit_histogram_6_V_reg_592 <= digit_histogram_6_V_5_reg_3341;
        digit_histogram_7_V_reg_580 <= digit_histogram_7_V_5_reg_3286;
        digit_histogram_8_V_reg_568 <= digit_histogram_8_V_5_reg_3231;
        digit_histogram_9_V_reg_556 <= digit_histogram_9_V_5_reg_3176;
        digit_location_10_V_reg_364 <= ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32;
        digit_location_11_V_reg_352 <= ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32;
        digit_location_12_V_reg_340 <= ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32;
        digit_location_13_V_reg_328 <= ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32;
        digit_location_14_V_reg_316 <= ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32;
        digit_location_15_V_reg_304 <= ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32;
        digit_location_1_V_s_reg_472 <= ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32;
        digit_location_2_V_s_reg_460 <= ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32;
        digit_location_3_V_s_reg_448 <= ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32;
        digit_location_4_V_s_reg_436 <= ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32;
        digit_location_5_V_s_reg_424 <= ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32;
        digit_location_6_V_s_reg_412 <= ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32;
        digit_location_7_V_s_reg_400 <= ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32;
        digit_location_8_V_s_reg_388 <= ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32;
        digit_location_9_V_s_reg_376 <= ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln23_reg_6922 <= icmp_ln23_fu_6633_p2;
        icmp_ln23_reg_6922_pp0_iter1_reg <= icmp_ln23_reg_6922;
        zext_ln25_reg_6931_pp0_iter1_reg[8 : 0] <= zext_ln25_reg_6931[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln40_reg_6977 <= icmp_ln40_fu_6678_p2;
        icmp_ln40_reg_6977_pp2_iter1_reg <= icmp_ln40_reg_6977;
        zext_ln43_reg_6986_pp2_iter1_reg[8 : 0] <= zext_ln43_reg_6986[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln58_reg_7037 <= icmp_ln58_fu_6757_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln67_reg_7055 <= icmp_ln67_fu_6831_p2;
        icmp_ln67_reg_7055_pp4_iter1_reg <= icmp_ln67_reg_7055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0))) begin
        icmp_ln879_2_reg_7092 <= icmp_ln879_2_fu_6847_p2;
        tmp_1_i_reg_7097 <= tmp_1_i_fu_6852_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0))) begin
        icmp_ln879_reg_7022 <= icmp_ln879_fu_6703_p2;
        tmp_i_reg_7027 <= tmp_i_fu_6708_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_reg_6922 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_frequency_V_load_reg_6952 <= in_frequency_V_q0;
        in_value_V_load_reg_6947 <= in_value_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln58_fu_6757_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        phi_ln215_1_i_reg_7045 <= phi_ln215_1_i_fu_6767_p18;
        trunc_ln60_reg_7041 <= trunc_ln60_fu_6763_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        previous_sorting_fre_3_reg_7108 <= previous_sorting_fre_q0;
        previous_sorting_val_3_reg_7102 <= previous_sorting_val_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        sorting_frequency_V_2_reg_7003 <= sorting_frequency_V_q0;
        sorting_value_V_load_reg_7009 <= sorting_value_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_6633_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln25_reg_6931[8 : 0] <= zext_ln25_fu_6644_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_6650_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        zext_ln29_reg_6961[5 : 0] <= zext_ln29_fu_6658_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_fu_6678_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        zext_ln43_reg_6986[8 : 0] <= zext_ln43_fu_6689_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_fu_6831_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        zext_ln69_reg_7064[8 : 0] <= zext_ln69_fu_6842_p1[8 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln23_fu_6633_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b1) & (ap_enable_reg_pp2_iter3 == 1'b0))) begin
        ap_condition_pp2_exit_iter4_state13 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter4_state13 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (ap_enable_reg_pp4_iter1 == 1'b0))) begin
        ap_condition_pp4_exit_iter2_state21 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter2_state21 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_6650_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_0_V_3_phi_fu_1704_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_0_V_3_phi_fu_1704_p32 = digit_histogram_0_V_2_reg_853;
    end else begin
        ap_phi_mux_digit_histogram_0_V_3_phi_fu_1704_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_0_V_4_phi_fu_1934_p4 = digit_histogram_0_V_5_reg_2791;
    end else begin
        ap_phi_mux_digit_histogram_0_V_4_phi_fu_1934_p4 = digit_histogram_0_V_4_reg_1931;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4 = compute_histogram_hi_fu_6751_p2;
    end else begin
        ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4 = digit_histogram_0_V_reg_1942;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_10_2_phi_fu_1154_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_10_2_phi_fu_1154_p32 = digit_histogram_10_1_reg_743;
    end else begin
        ap_phi_mux_digit_histogram_10_2_phi_fu_1154_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_10_3_phi_fu_1824_p4 = digit_histogram_10_4_reg_2241;
    end else begin
        ap_phi_mux_digit_histogram_10_3_phi_fu_1824_p4 = digit_histogram_10_3_reg_1821;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_11_2_phi_fu_1099_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_11_2_phi_fu_1099_p32 = digit_histogram_11_1_reg_732;
    end else begin
        ap_phi_mux_digit_histogram_11_2_phi_fu_1099_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_11_3_phi_fu_1813_p4 = digit_histogram_11_4_reg_2186;
    end else begin
        ap_phi_mux_digit_histogram_11_3_phi_fu_1813_p4 = digit_histogram_11_3_reg_1810;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_12_2_phi_fu_1044_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_12_2_phi_fu_1044_p32 = digit_histogram_12_1_reg_721;
    end else begin
        ap_phi_mux_digit_histogram_12_2_phi_fu_1044_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_12_3_phi_fu_1802_p4 = digit_histogram_12_4_reg_2131;
    end else begin
        ap_phi_mux_digit_histogram_12_3_phi_fu_1802_p4 = digit_histogram_12_3_reg_1799;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_13_2_phi_fu_989_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_13_2_phi_fu_989_p32 = digit_histogram_13_1_reg_710;
    end else begin
        ap_phi_mux_digit_histogram_13_2_phi_fu_989_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_13_3_phi_fu_1791_p4 = digit_histogram_13_4_reg_2076;
    end else begin
        ap_phi_mux_digit_histogram_13_3_phi_fu_1791_p4 = digit_histogram_13_3_reg_1788;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_14_2_phi_fu_934_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_14_2_phi_fu_934_p32 = digit_histogram_14_1_reg_699;
    end else begin
        ap_phi_mux_digit_histogram_14_2_phi_fu_934_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_14_3_phi_fu_1780_p4 = digit_histogram_14_4_reg_2021;
    end else begin
        ap_phi_mux_digit_histogram_14_3_phi_fu_1780_p4 = digit_histogram_14_3_reg_1777;
    end
end

always @ (*) begin
    if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_15_2_phi_fu_879_p32 = digit_histogram_15_1_reg_688;
    end else if (((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_15_2_phi_fu_879_p32 = 9'd0;
    end else begin
        ap_phi_mux_digit_histogram_15_2_phi_fu_879_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_15_3_phi_fu_1769_p4 = digit_histogram_15_4_reg_1966;
    end else begin
        ap_phi_mux_digit_histogram_15_3_phi_fu_1769_p4 = digit_histogram_15_3_reg_1766;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_1_V_2_phi_fu_1649_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_1_V_2_phi_fu_1649_p32 = digit_histogram_1_V_1_reg_842;
    end else begin
        ap_phi_mux_digit_histogram_1_V_2_phi_fu_1649_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_1_V_3_phi_fu_1923_p4 = digit_histogram_1_V_4_reg_2736;
    end else begin
        ap_phi_mux_digit_histogram_1_V_3_phi_fu_1923_p4 = digit_histogram_1_V_3_reg_1920;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_2_V_2_phi_fu_1594_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_2_V_2_phi_fu_1594_p32 = digit_histogram_2_V_1_reg_831;
    end else begin
        ap_phi_mux_digit_histogram_2_V_2_phi_fu_1594_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_2_V_3_phi_fu_1912_p4 = digit_histogram_2_V_4_reg_2681;
    end else begin
        ap_phi_mux_digit_histogram_2_V_3_phi_fu_1912_p4 = digit_histogram_2_V_3_reg_1909;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_3_V_2_phi_fu_1539_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_3_V_2_phi_fu_1539_p32 = digit_histogram_3_V_1_reg_820;
    end else begin
        ap_phi_mux_digit_histogram_3_V_2_phi_fu_1539_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_3_V_3_phi_fu_1901_p4 = digit_histogram_3_V_4_reg_2626;
    end else begin
        ap_phi_mux_digit_histogram_3_V_3_phi_fu_1901_p4 = digit_histogram_3_V_3_reg_1898;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_4_V_2_phi_fu_1484_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_4_V_2_phi_fu_1484_p32 = digit_histogram_4_V_1_reg_809;
    end else begin
        ap_phi_mux_digit_histogram_4_V_2_phi_fu_1484_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_4_V_3_phi_fu_1890_p4 = digit_histogram_4_V_4_reg_2571;
    end else begin
        ap_phi_mux_digit_histogram_4_V_3_phi_fu_1890_p4 = digit_histogram_4_V_3_reg_1887;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_5_V_2_phi_fu_1429_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_5_V_2_phi_fu_1429_p32 = digit_histogram_5_V_1_reg_798;
    end else begin
        ap_phi_mux_digit_histogram_5_V_2_phi_fu_1429_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_5_V_3_phi_fu_1879_p4 = digit_histogram_5_V_4_reg_2516;
    end else begin
        ap_phi_mux_digit_histogram_5_V_3_phi_fu_1879_p4 = digit_histogram_5_V_3_reg_1876;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_6_V_2_phi_fu_1374_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_6_V_2_phi_fu_1374_p32 = digit_histogram_6_V_1_reg_787;
    end else begin
        ap_phi_mux_digit_histogram_6_V_2_phi_fu_1374_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_6_V_3_phi_fu_1868_p4 = digit_histogram_6_V_4_reg_2461;
    end else begin
        ap_phi_mux_digit_histogram_6_V_3_phi_fu_1868_p4 = digit_histogram_6_V_3_reg_1865;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_7_V_2_phi_fu_1319_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_7_V_2_phi_fu_1319_p32 = digit_histogram_7_V_1_reg_776;
    end else begin
        ap_phi_mux_digit_histogram_7_V_2_phi_fu_1319_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_7_V_3_phi_fu_1857_p4 = digit_histogram_7_V_4_reg_2406;
    end else begin
        ap_phi_mux_digit_histogram_7_V_3_phi_fu_1857_p4 = digit_histogram_7_V_3_reg_1854;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_8_V_2_phi_fu_1264_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_8_V_2_phi_fu_1264_p32 = digit_histogram_8_V_1_reg_765;
    end else begin
        ap_phi_mux_digit_histogram_8_V_2_phi_fu_1264_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_8_V_3_phi_fu_1846_p4 = digit_histogram_8_V_4_reg_2351;
    end else begin
        ap_phi_mux_digit_histogram_8_V_3_phi_fu_1846_p4 = digit_histogram_8_V_3_reg_1843;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_6674_p1 == 4'd9) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_digit_histogram_9_V_2_phi_fu_1209_p32 = 9'd0;
    end else if ((((trunc_ln321_fu_6674_p1 == 4'd0) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd1) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd2) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd3) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd4) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd5) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd6) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd7) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd8) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd10) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd11) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd12) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd13) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd14) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln321_fu_6674_p1 == 4'd15) & (icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_digit_histogram_9_V_2_phi_fu_1209_p32 = digit_histogram_9_V_1_reg_754;
    end else begin
        ap_phi_mux_digit_histogram_9_V_2_phi_fu_1209_p32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_digit_histogram_9_V_3_phi_fu_1835_p4 = digit_histogram_9_V_4_reg_2296;
    end else begin
        ap_phi_mux_digit_histogram_9_V_3_phi_fu_1835_p4 = digit_histogram_9_V_3_reg_1832;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_0_V_phi_fu_4908_p4 = re_sort_location_las_1_fu_6903_p2;
    end else begin
        ap_phi_mux_digit_location_0_V_phi_fu_4908_p4 = digit_location_0_V_reg_4905;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_0_V_s_phi_fu_4898_p4 = digit_location_0_V_1_reg_5753;
    end else begin
        ap_phi_mux_digit_location_0_V_s_phi_fu_4898_p4 = digit_location_0_V_s_reg_4894;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_digit_location_10_V_1_phi_fu_3773_p4 = ap_phi_mux_digit_location_10_V_2_phi_fu_4212_p30;
    end else begin
        ap_phi_mux_digit_location_10_V_1_phi_fu_3773_p4 = digit_location_10_V_1_reg_3770;
    end
end

always @ (*) begin
    if (((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0))) begin
        ap_phi_mux_digit_location_10_V_2_phi_fu_4212_p30 = digit_location_1_V_fu_6811_p2;
    end else if ((((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_10_V_2_phi_fu_4212_p30 = digit_location_10_V_1_reg_3770;
    end else begin
        ap_phi_mux_digit_location_10_V_2_phi_fu_4212_p30 = ap_phi_reg_pp3_iter1_digit_location_10_V_2_reg_4208;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_10_V_3_phi_fu_4787_p4 = digit_location_10_V_4_reg_5203;
    end else begin
        ap_phi_mux_digit_location_10_V_3_phi_fu_4787_p4 = digit_location_10_V_3_reg_4784;
    end
end

always @ (*) begin
    if (((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32 = digit_location_0_V_reg_4905;
    end else if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32 = digit_location_10_V_3_reg_4784;
    end else begin
        ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_digit_location_11_V_1_phi_fu_3762_p4 = ap_phi_mux_digit_location_11_V_2_phi_fu_4161_p30;
    end else begin
        ap_phi_mux_digit_location_11_V_1_phi_fu_3762_p4 = digit_location_11_V_1_reg_3759;
    end
end

always @ (*) begin
    if (((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0))) begin
        ap_phi_mux_digit_location_11_V_2_phi_fu_4161_p30 = digit_location_1_V_fu_6811_p2;
    end else if ((((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_11_V_2_phi_fu_4161_p30 = digit_location_11_V_1_reg_3759;
    end else begin
        ap_phi_mux_digit_location_11_V_2_phi_fu_4161_p30 = ap_phi_reg_pp3_iter1_digit_location_11_V_2_reg_4157;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_11_V_3_phi_fu_4776_p4 = digit_location_11_V_4_reg_5148;
    end else begin
        ap_phi_mux_digit_location_11_V_3_phi_fu_4776_p4 = digit_location_11_V_3_reg_4773;
    end
end

always @ (*) begin
    if (((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32 = digit_location_0_V_reg_4905;
    end else if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32 = digit_location_11_V_3_reg_4773;
    end else begin
        ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_digit_location_12_V_1_phi_fu_3751_p4 = ap_phi_mux_digit_location_12_V_2_phi_fu_4110_p30;
    end else begin
        ap_phi_mux_digit_location_12_V_1_phi_fu_3751_p4 = digit_location_12_V_1_reg_3748;
    end
end

always @ (*) begin
    if (((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0))) begin
        ap_phi_mux_digit_location_12_V_2_phi_fu_4110_p30 = digit_location_1_V_fu_6811_p2;
    end else if ((((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_12_V_2_phi_fu_4110_p30 = digit_location_12_V_1_reg_3748;
    end else begin
        ap_phi_mux_digit_location_12_V_2_phi_fu_4110_p30 = ap_phi_reg_pp3_iter1_digit_location_12_V_2_reg_4106;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_12_V_3_phi_fu_4765_p4 = digit_location_12_V_4_reg_5093;
    end else begin
        ap_phi_mux_digit_location_12_V_3_phi_fu_4765_p4 = digit_location_12_V_3_reg_4762;
    end
end

always @ (*) begin
    if (((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32 = digit_location_0_V_reg_4905;
    end else if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32 = digit_location_12_V_3_reg_4762;
    end else begin
        ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_digit_location_13_V_1_phi_fu_3740_p4 = ap_phi_mux_digit_location_13_V_2_phi_fu_4059_p30;
    end else begin
        ap_phi_mux_digit_location_13_V_1_phi_fu_3740_p4 = digit_location_13_V_1_reg_3737;
    end
end

always @ (*) begin
    if (((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0))) begin
        ap_phi_mux_digit_location_13_V_2_phi_fu_4059_p30 = digit_location_1_V_fu_6811_p2;
    end else if ((((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_13_V_2_phi_fu_4059_p30 = digit_location_13_V_1_reg_3737;
    end else begin
        ap_phi_mux_digit_location_13_V_2_phi_fu_4059_p30 = ap_phi_reg_pp3_iter1_digit_location_13_V_2_reg_4055;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_13_V_3_phi_fu_4754_p4 = digit_location_13_V_4_reg_5038;
    end else begin
        ap_phi_mux_digit_location_13_V_3_phi_fu_4754_p4 = digit_location_13_V_3_reg_4751;
    end
end

always @ (*) begin
    if (((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32 = digit_location_0_V_reg_4905;
    end else if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32 = digit_location_13_V_3_reg_4751;
    end else begin
        ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_digit_location_14_V_2_phi_fu_3729_p4 = ap_phi_mux_digit_location_14_V_3_phi_fu_4008_p30;
    end else begin
        ap_phi_mux_digit_location_14_V_2_phi_fu_3729_p4 = digit_location_14_V_2_reg_3726;
    end
end

always @ (*) begin
    if (((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0))) begin
        ap_phi_mux_digit_location_14_V_3_phi_fu_4008_p30 = digit_location_1_V_fu_6811_p2;
    end else if ((((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_14_V_3_phi_fu_4008_p30 = digit_location_14_V_2_reg_3726;
    end else begin
        ap_phi_mux_digit_location_14_V_3_phi_fu_4008_p30 = ap_phi_reg_pp3_iter1_digit_location_14_V_3_reg_4004;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_14_V_4_phi_fu_4743_p4 = digit_location_14_V_5_reg_4983;
    end else begin
        ap_phi_mux_digit_location_14_V_4_phi_fu_4743_p4 = digit_location_14_V_4_reg_4740;
    end
end

always @ (*) begin
    if (((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32 = digit_location_0_V_reg_4905;
    end else if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32 = digit_location_14_V_4_reg_4740;
    end else begin
        ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_15_V_1_phi_fu_3957_p30 = re_sort_location_las_reg_3891;
    end else if ((((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_15_V_1_phi_fu_3957_p30 = digit_location_1_V_fu_6811_p2;
    end else begin
        ap_phi_mux_digit_location_15_V_1_phi_fu_3957_p30 = ap_phi_reg_pp3_iter1_digit_location_15_V_1_reg_3953;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_15_V_2_phi_fu_4732_p4 = digit_location_15_V_3_reg_4928;
    end else begin
        ap_phi_mux_digit_location_15_V_2_phi_fu_4732_p4 = digit_location_15_V_2_reg_4729;
    end
end

always @ (*) begin
    if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32 = digit_location_15_V_2_reg_4729;
    end else if (((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32 = digit_location_0_V_reg_4905;
    end else begin
        ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_digit_location_1_V_1_phi_fu_3872_p4 = ap_phi_mux_digit_location_1_V_2_phi_fu_4671_p30;
    end else begin
        ap_phi_mux_digit_location_1_V_1_phi_fu_3872_p4 = digit_location_1_V_1_reg_3869;
    end
end

always @ (*) begin
    if (((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0))) begin
        ap_phi_mux_digit_location_1_V_2_phi_fu_4671_p30 = digit_location_1_V_fu_6811_p2;
    end else if ((((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_1_V_2_phi_fu_4671_p30 = digit_location_1_V_1_reg_3869;
    end else begin
        ap_phi_mux_digit_location_1_V_2_phi_fu_4671_p30 = ap_phi_reg_pp3_iter1_digit_location_1_V_2_reg_4667;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_1_V_3_phi_fu_4886_p4 = digit_location_1_V_4_reg_5698;
    end else begin
        ap_phi_mux_digit_location_1_V_3_phi_fu_4886_p4 = digit_location_1_V_3_reg_4883;
    end
end

always @ (*) begin
    if (((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32 = digit_location_0_V_reg_4905;
    end else if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32 = digit_location_1_V_3_reg_4883;
    end else begin
        ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_digit_location_2_V_1_phi_fu_3861_p4 = ap_phi_mux_digit_location_2_V_2_phi_fu_4620_p30;
    end else begin
        ap_phi_mux_digit_location_2_V_1_phi_fu_3861_p4 = digit_location_2_V_1_reg_3858;
    end
end

always @ (*) begin
    if (((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0))) begin
        ap_phi_mux_digit_location_2_V_2_phi_fu_4620_p30 = digit_location_1_V_fu_6811_p2;
    end else if ((((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_2_V_2_phi_fu_4620_p30 = digit_location_2_V_1_reg_3858;
    end else begin
        ap_phi_mux_digit_location_2_V_2_phi_fu_4620_p30 = ap_phi_reg_pp3_iter1_digit_location_2_V_2_reg_4616;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_2_V_3_phi_fu_4875_p4 = digit_location_2_V_4_reg_5643;
    end else begin
        ap_phi_mux_digit_location_2_V_3_phi_fu_4875_p4 = digit_location_2_V_3_reg_4872;
    end
end

always @ (*) begin
    if (((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32 = digit_location_0_V_reg_4905;
    end else if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32 = digit_location_2_V_3_reg_4872;
    end else begin
        ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_digit_location_3_V_1_phi_fu_3850_p4 = ap_phi_mux_digit_location_3_V_2_phi_fu_4569_p30;
    end else begin
        ap_phi_mux_digit_location_3_V_1_phi_fu_3850_p4 = digit_location_3_V_1_reg_3847;
    end
end

always @ (*) begin
    if (((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0))) begin
        ap_phi_mux_digit_location_3_V_2_phi_fu_4569_p30 = digit_location_1_V_fu_6811_p2;
    end else if ((((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_3_V_2_phi_fu_4569_p30 = digit_location_3_V_1_reg_3847;
    end else begin
        ap_phi_mux_digit_location_3_V_2_phi_fu_4569_p30 = ap_phi_reg_pp3_iter1_digit_location_3_V_2_reg_4565;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_3_V_3_phi_fu_4864_p4 = digit_location_3_V_4_reg_5588;
    end else begin
        ap_phi_mux_digit_location_3_V_3_phi_fu_4864_p4 = digit_location_3_V_3_reg_4861;
    end
end

always @ (*) begin
    if (((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32 = digit_location_0_V_reg_4905;
    end else if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32 = digit_location_3_V_3_reg_4861;
    end else begin
        ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_digit_location_4_V_1_phi_fu_3839_p4 = ap_phi_mux_digit_location_4_V_2_phi_fu_4518_p30;
    end else begin
        ap_phi_mux_digit_location_4_V_1_phi_fu_3839_p4 = digit_location_4_V_1_reg_3836;
    end
end

always @ (*) begin
    if (((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0))) begin
        ap_phi_mux_digit_location_4_V_2_phi_fu_4518_p30 = digit_location_1_V_fu_6811_p2;
    end else if ((((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_4_V_2_phi_fu_4518_p30 = digit_location_4_V_1_reg_3836;
    end else begin
        ap_phi_mux_digit_location_4_V_2_phi_fu_4518_p30 = ap_phi_reg_pp3_iter1_digit_location_4_V_2_reg_4514;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_4_V_3_phi_fu_4853_p4 = digit_location_4_V_4_reg_5533;
    end else begin
        ap_phi_mux_digit_location_4_V_3_phi_fu_4853_p4 = digit_location_4_V_3_reg_4850;
    end
end

always @ (*) begin
    if (((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32 = digit_location_0_V_reg_4905;
    end else if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32 = digit_location_4_V_3_reg_4850;
    end else begin
        ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_digit_location_5_V_1_phi_fu_3828_p4 = ap_phi_mux_digit_location_5_V_2_phi_fu_4467_p30;
    end else begin
        ap_phi_mux_digit_location_5_V_1_phi_fu_3828_p4 = digit_location_5_V_1_reg_3825;
    end
end

always @ (*) begin
    if (((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0))) begin
        ap_phi_mux_digit_location_5_V_2_phi_fu_4467_p30 = digit_location_1_V_fu_6811_p2;
    end else if ((((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_5_V_2_phi_fu_4467_p30 = digit_location_5_V_1_reg_3825;
    end else begin
        ap_phi_mux_digit_location_5_V_2_phi_fu_4467_p30 = ap_phi_reg_pp3_iter1_digit_location_5_V_2_reg_4463;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_5_V_3_phi_fu_4842_p4 = digit_location_5_V_4_reg_5478;
    end else begin
        ap_phi_mux_digit_location_5_V_3_phi_fu_4842_p4 = digit_location_5_V_3_reg_4839;
    end
end

always @ (*) begin
    if (((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32 = digit_location_0_V_reg_4905;
    end else if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32 = digit_location_5_V_3_reg_4839;
    end else begin
        ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_digit_location_6_V_1_phi_fu_3817_p4 = ap_phi_mux_digit_location_6_V_2_phi_fu_4416_p30;
    end else begin
        ap_phi_mux_digit_location_6_V_1_phi_fu_3817_p4 = digit_location_6_V_1_reg_3814;
    end
end

always @ (*) begin
    if (((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0))) begin
        ap_phi_mux_digit_location_6_V_2_phi_fu_4416_p30 = digit_location_1_V_fu_6811_p2;
    end else if ((((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_6_V_2_phi_fu_4416_p30 = digit_location_6_V_1_reg_3814;
    end else begin
        ap_phi_mux_digit_location_6_V_2_phi_fu_4416_p30 = ap_phi_reg_pp3_iter1_digit_location_6_V_2_reg_4412;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_6_V_3_phi_fu_4831_p4 = digit_location_6_V_4_reg_5423;
    end else begin
        ap_phi_mux_digit_location_6_V_3_phi_fu_4831_p4 = digit_location_6_V_3_reg_4828;
    end
end

always @ (*) begin
    if (((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32 = digit_location_0_V_reg_4905;
    end else if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32 = digit_location_6_V_3_reg_4828;
    end else begin
        ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_digit_location_7_V_1_phi_fu_3806_p4 = ap_phi_mux_digit_location_7_V_2_phi_fu_4365_p30;
    end else begin
        ap_phi_mux_digit_location_7_V_1_phi_fu_3806_p4 = digit_location_7_V_1_reg_3803;
    end
end

always @ (*) begin
    if (((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0))) begin
        ap_phi_mux_digit_location_7_V_2_phi_fu_4365_p30 = digit_location_1_V_fu_6811_p2;
    end else if ((((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_7_V_2_phi_fu_4365_p30 = digit_location_7_V_1_reg_3803;
    end else begin
        ap_phi_mux_digit_location_7_V_2_phi_fu_4365_p30 = ap_phi_reg_pp3_iter1_digit_location_7_V_2_reg_4361;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_7_V_3_phi_fu_4820_p4 = digit_location_7_V_4_reg_5368;
    end else begin
        ap_phi_mux_digit_location_7_V_3_phi_fu_4820_p4 = digit_location_7_V_3_reg_4817;
    end
end

always @ (*) begin
    if (((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32 = digit_location_0_V_reg_4905;
    end else if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32 = digit_location_7_V_3_reg_4817;
    end else begin
        ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_digit_location_8_V_1_phi_fu_3795_p4 = ap_phi_mux_digit_location_8_V_2_phi_fu_4314_p30;
    end else begin
        ap_phi_mux_digit_location_8_V_1_phi_fu_3795_p4 = digit_location_8_V_1_reg_3792;
    end
end

always @ (*) begin
    if (((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0))) begin
        ap_phi_mux_digit_location_8_V_2_phi_fu_4314_p30 = digit_location_1_V_fu_6811_p2;
    end else if ((((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_8_V_2_phi_fu_4314_p30 = digit_location_8_V_1_reg_3792;
    end else begin
        ap_phi_mux_digit_location_8_V_2_phi_fu_4314_p30 = ap_phi_reg_pp3_iter1_digit_location_8_V_2_reg_4310;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_8_V_3_phi_fu_4809_p4 = digit_location_8_V_4_reg_5313;
    end else begin
        ap_phi_mux_digit_location_8_V_3_phi_fu_4809_p4 = digit_location_8_V_3_reg_4806;
    end
end

always @ (*) begin
    if (((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32 = digit_location_0_V_reg_4905;
    end else if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32 = digit_location_8_V_3_reg_4806;
    end else begin
        ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_7037 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_digit_location_9_V_1_phi_fu_3784_p4 = ap_phi_mux_digit_location_9_V_2_phi_fu_4263_p30;
    end else begin
        ap_phi_mux_digit_location_9_V_1_phi_fu_3784_p4 = digit_location_9_V_1_reg_3781;
    end
end

always @ (*) begin
    if (((trunc_ln60_reg_7041 == 4'd9) & (icmp_ln58_reg_7037 == 1'd0))) begin
        ap_phi_mux_digit_location_9_V_2_phi_fu_4263_p30 = digit_location_1_V_fu_6811_p2;
    end else if ((((trunc_ln60_reg_7041 == 4'd1) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd2) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd3) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd4) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd5) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd6) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd7) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd8) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd10) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd11) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd12) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd13) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd14) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd0) & (icmp_ln58_reg_7037 == 1'd0)) | ((trunc_ln60_reg_7041 == 4'd15) & (icmp_ln58_reg_7037 == 1'd0)))) begin
        ap_phi_mux_digit_location_9_V_2_phi_fu_4263_p30 = digit_location_9_V_1_reg_3781;
    end else begin
        ap_phi_mux_digit_location_9_V_2_phi_fu_4263_p30 = ap_phi_reg_pp3_iter1_digit_location_9_V_2_reg_4259;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_digit_location_9_V_3_phi_fu_4798_p4 = digit_location_9_V_4_reg_5258;
    end else begin
        ap_phi_mux_digit_location_9_V_3_phi_fu_4798_p4 = digit_location_9_V_3_reg_4795;
    end
end

always @ (*) begin
    if (((p_0149_0_i_i_reg_4916 == 4'd9) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32 = digit_location_0_V_reg_4905;
    end else if ((((p_0149_0_i_i_reg_4916 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd4) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd5) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd6) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd7) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd8) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd10) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd11) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd12) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd13) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd14) & (1'b1 == ap_CS_fsm_state23)) | ((p_0149_0_i_i_reg_4916 == 4'd15) & (1'b1 == ap_CS_fsm_state23)))) begin
        ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32 = digit_location_9_V_3_reg_4795;
    end else begin
        ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 = digit_V_1_reg_7075_pp4_iter2_reg;
    end else begin
        ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 = p_0149_0_i_i_reg_4916;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln40_reg_6977_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 = digit_V_reg_7014_pp2_iter4_reg;
    end else begin
        ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 = p_091_0_i_i_reg_1954;
    end
end

always @ (*) begin
    if (((tmp_fu_6650_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        current_digit_V_address0 = zext_ln69_fu_6842_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        current_digit_V_address0 = zext_ln43_reg_6986_pp2_iter3_reg;
    end else begin
        current_digit_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        current_digit_V_ce0 = 1'b1;
    end else begin
        current_digit_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        current_digit_V_we0 = 1'b1;
    end else begin
        current_digit_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_frequency_V_ce0 = 1'b1;
    end else begin
        in_frequency_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_value_V_ce0 = 1'b1;
    end else begin
        in_value_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        out_frequency_V_ce0 = 1'b1;
    end else begin
        out_frequency_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        out_frequency_V_we0 = 1'b1;
    end else begin
        out_frequency_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        out_value_V_ce0 = 1'b1;
    end else begin
        out_value_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1))) begin
        out_value_V_we0 = 1'b1;
    end else begin
        out_value_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        previous_sorting_fre_address0 = zext_ln69_reg_7064;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        previous_sorting_fre_address0 = zext_ln43_reg_6986_pp2_iter1_reg;
    end else begin
        previous_sorting_fre_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
        previous_sorting_fre_ce0 = 1'b1;
    end else begin
        previous_sorting_fre_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        previous_sorting_fre_we0 = 1'b1;
    end else begin
        previous_sorting_fre_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        previous_sorting_val_address0 = zext_ln69_reg_7064;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        previous_sorting_val_address0 = zext_ln43_reg_6986_pp2_iter1_reg;
    end else begin
        previous_sorting_val_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
        previous_sorting_val_ce0 = 1'b1;
    end else begin
        previous_sorting_val_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln40_reg_6977_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        previous_sorting_val_we0 = 1'b1;
    end else begin
        previous_sorting_val_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        sorting_frequency_V_address0 = zext_ln544_fu_6895_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        sorting_frequency_V_address0 = zext_ln43_fu_6689_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sorting_frequency_V_address0 = zext_ln25_reg_6931_pp0_iter1_reg;
    end else begin
        sorting_frequency_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        sorting_frequency_V_ce0 = 1'b1;
    end else begin
        sorting_frequency_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        sorting_frequency_V_d0 = previous_sorting_fre_3_reg_7108;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sorting_frequency_V_d0 = in_frequency_V_load_reg_6952;
    end else begin
        sorting_frequency_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1)) | ((icmp_ln23_reg_6922_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        sorting_frequency_V_we0 = 1'b1;
    end else begin
        sorting_frequency_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        sorting_value_V_address0 = zext_ln544_fu_6895_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        sorting_value_V_address0 = zext_ln43_fu_6689_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sorting_value_V_address0 = zext_ln25_reg_6931_pp0_iter1_reg;
    end else begin
        sorting_value_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        sorting_value_V_ce0 = 1'b1;
    end else begin
        sorting_value_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        sorting_value_V_d0 = previous_sorting_val_3_reg_7102;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sorting_value_V_d0 = in_value_V_load_reg_6947;
    end else begin
        sorting_value_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln67_reg_7055_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter3 == 1'b1)) | ((icmp_ln23_reg_6922_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        sorting_value_V_we0 = 1'b1;
    end else begin
        sorting_value_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln23_fu_6633_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln23_fu_6633_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((tmp_fu_6650_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln31_fu_6662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp4_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1623 = (((trunc_ln60_fu_6763_p1 == 4'd0) & (icmp_ln58_fu_6757_p2 == 1'd0)) | ((trunc_ln60_fu_6763_p1 == 4'd15) & (icmp_ln58_fu_6757_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_428 = ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_phi_reg_pp2_iter4_digit_histogram_0_V_5_reg_2791 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_10_4_reg_2241 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_11_4_reg_2186 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_12_4_reg_2131 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_13_4_reg_2076 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_14_4_reg_2021 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_15_4_reg_1966 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_1_V_4_reg_2736 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_2_V_4_reg_2681 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_3_V_4_reg_2626 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_4_V_4_reg_2571 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_5_V_4_reg_2516 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_6_V_4_reg_2461 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_7_V_4_reg_2406 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_8_V_4_reg_2351 = 'bx;

assign ap_phi_reg_pp2_iter4_digit_histogram_9_V_4_reg_2296 = 'bx;

assign ap_phi_reg_pp3_iter0_phi_ln215_reg_3902 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_10_V_2_reg_4208 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_11_V_2_reg_4157 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_12_V_2_reg_4106 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_13_V_2_reg_4055 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_14_V_3_reg_4004 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_15_V_1_reg_3953 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_1_V_2_reg_4667 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_2_V_2_reg_4616 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_3_V_2_reg_4565 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_4_V_2_reg_4514 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_5_V_2_reg_4463 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_6_V_2_reg_4412 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_7_V_2_reg_4361 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_8_V_2_reg_4310 = 'bx;

assign ap_phi_reg_pp3_iter1_digit_location_9_V_2_reg_4259 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_5753 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_5203 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_5148 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_5093 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_5038 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_14_V_5_reg_4983 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_15_V_3_reg_4928 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_5698 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_5643 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_5588 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_5533 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_5478 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_5423 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_5368 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_5313 = 'bx;

assign ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_5258 = 'bx;

assign compute_histogram_hi_fu_6751_p2 = (histogram_curr_V_fu_6745_p3 + 9'd1);

assign digit_V_fu_6699_p1 = grp_fu_6695_p2[3:0];

assign digit_location_1_V_fu_6811_p2 = (phi_ln215_1_i_reg_7045 + ap_phi_reg_pp3_iter1_phi_ln215_reg_3902);

assign histogram_curr_V_fu_6745_p3 = ((icmp_ln879_reg_7022[0:0] === 1'b1) ? digit_histogram_0_V_reg_1942 : tmp_i_reg_7027);

assign i_3_fu_6805_p2 = (i6_0_i_i_reg_3880 + 5'd1);

assign i_fu_6668_p2 = (i_0_i_i_reg_864 + 5'd1);

assign icmp_ln23_fu_6633_p2 = ((j_0_i_i_reg_293 == extLd7_loc_channel) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_6662_p2 = ((i_0_i_i_reg_864 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_6678_p2 = ((j5_0_i_i_reg_1755 == extLd7_loc_channel) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_6757_p2 = ((i6_0_i_i_reg_3880 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_6831_p2 = ((j7_0_i_i_reg_4718 == extLd7_loc_channel) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_6847_p2 = ((ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 == digit_V_1_reg_7075) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_6703_p2 = ((digit_V_reg_7014 == ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4) ? 1'b1 : 1'b0);

assign in_frequency_V_address0 = zext_ln25_fu_6644_p1;

assign in_value_V_address0 = zext_ln25_fu_6644_p1;

assign j_1_fu_6683_p2 = (j5_0_i_i_reg_1755 + 9'd1);

assign j_2_fu_6836_p2 = (j7_0_i_i_reg_4718 + 9'd1);

assign j_fu_6638_p2 = (j_0_i_i_reg_293 + 9'd1);

assign location_curr_V_fu_6889_p3 = ((icmp_ln879_2_reg_7092[0:0] === 1'b1) ? digit_location_0_V_reg_4905 : tmp_1_i_reg_7097);

assign out_frequency_V_address0 = zext_ln544_fu_6895_p1;

assign out_frequency_V_d0 = previous_sorting_fre_3_reg_7108;

assign out_value_V_address0 = zext_ln544_fu_6895_p1;

assign out_value_V_d0 = previous_sorting_val_3_reg_7102;

assign phi_ln215_1_i_fu_6767_p17 = i6_0_i_i_reg_3880[3:0];

assign re_sort_location_las_1_fu_6903_p2 = (location_curr_V_fu_6889_p3 + 9'd1);

assign shift_fu_6909_p2 = (op2_assign_i_reg_676 + 6'd4);

assign tmp_fu_6650_p3 = op2_assign_i_reg_676[32'd5];

assign trunc_ln321_fu_6674_p1 = i_0_i_i_reg_864[3:0];

assign trunc_ln60_fu_6763_p1 = i6_0_i_i_reg_3880[3:0];

assign zext_ln25_fu_6644_p1 = j_0_i_i_reg_293;

assign zext_ln29_fu_6658_p1 = op2_assign_i_reg_676;

assign zext_ln43_fu_6689_p1 = j5_0_i_i_reg_1755;

assign zext_ln544_fu_6895_p1 = location_curr_V_fu_6889_p3;

assign zext_ln69_fu_6842_p1 = j7_0_i_i_reg_4718;

always @ (posedge ap_clk) begin
    zext_ln25_reg_6931[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln25_reg_6931_pp0_iter1_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln29_reg_6961[31:6] <= 26'b00000000000000000000000000;
    zext_ln43_reg_6986[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln43_reg_6986_pp2_iter1_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln43_reg_6986_pp2_iter2_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln43_reg_6986_pp2_iter3_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_7064[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
end

endmodule //sort
