$date
	Sun Sep 24 02:58:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DigiLogic_tb $end
$var wire 1 ! out2 $end
$var wire 1 " out1 $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 " out1 $end
$var wire 1 ! out2 $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$var wire 1 * w4 $end
$var wire 1 + w5 $end
$var wire 1 , w6 $end
$var wire 1 - w7 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#2
1!
0"
0)
0-
1'
0,
1(
0+
0*
0#
0$
0%
0&
#4
0!
1"
1)
1-
1&
#6
1,
1!
1"
1*
0)
0-
1%
0&
#8
0!
1)
1-
1&
#10
0,
0!
0(
1+
0*
1)
1-
1$
0%
0&
#12
0"
0-
1&
#14
1"
1-
1%
0&
#16
0"
0-
1&
#18
1!
0)
1"
0'
1,
1(
0+
0-
1#
0$
0%
0&
#20
0!
1)
1-
1&
#22
1!
1*
0)
0-
1%
0&
#24
0!
1)
1-
1&
#26
1!
0(
0*
0)
0-
1$
0%
0&
#28
0!
1)
1-
1&
#30
1!
0)
0-
1%
0&
#32
0!
1)
1-
1&
#35
