,id,clone_url,created_at,description,full_name,language,name,size,stargazers_count,updated_at,forks_count
0,9062266,https://github.com/EttusResearch/uhd.git,2013-03-27 19:52:19+00:00,The USRP™ Hardware Driver Repository,EttusResearch/uhd,Verilog,uhd,145354,990,2024-10-29 07:26:56+00:00,664
1,3791379,https://github.com/seldridge/verilog.git,2012-03-21 21:06:25+00:00,Repository for basic (and not so basic) Verilog blocks with high re-use potential,seldridge/verilog,Verilog,verilog,74,549,2024-10-28 06:16:35+00:00,138
2,5492471,https://github.com/openrisc/mor1kx.git,2012-08-21 08:45:53+00:00,mor1kx - an OpenRISC 1000 processor IP core,openrisc/mor1kx,Verilog,mor1kx,2884,492,2024-10-26 23:53:01+00:00,147
3,3986116,https://github.com/NetFPGA/netfpga.git,2012-04-10 19:20:39+00:00,NetFPGA 1G infrastructure and gateware,NetFPGA/netfpga,Verilog,netfpga,10637,365,2024-10-25 17:42:20+00:00,141
4,1692174,https://github.com/Arlet/verilog-6502.git,2011-05-02 17:01:23+00:00,A Verilog HDL model of the MOS 6502 CPU,Arlet/verilog-6502,Verilog,verilog-6502,21,325,2024-10-27 12:38:53+00:00,93
5,583558,https://github.com/marmolejo/zet.git,2010-03-28 17:04:33+00:00,Open source implementation of a x86 processor,marmolejo/zet,Verilog,zet,1709,307,2024-10-18 20:30:36+00:00,65
6,4688501,https://github.com/brianbennett/fpga_nes.git,2012-06-16 23:54:16+00:00,FPGA-based Nintendo Entertainment System Emulator,brianbennett/fpga_nes,Verilog,fpga_nes,2050,259,2024-10-25 07:04:56+00:00,64
7,5516872,https://github.com/benreynwar/fft-dit-fpga.git,2012-08-22 23:53:30+00:00,Verilog module for calculation of FFT.,benreynwar/fft-dit-fpga,Verilog,fft-dit-fpga,113,158,2024-10-21 04:31:10+00:00,53
8,7509857,https://github.com/ejrh/cpu.git,2013-01-08 21:48:06+00:00,A very primitive but hopefully self-educational CPU in Verilog,ejrh/cpu,Verilog,cpu,470,138,2024-10-28 23:46:06+00:00,35
9,7202697,https://github.com/m-labs/lm32.git,2012-12-17 10:01:12+00:00,LatticeMico32 soft processor,m-labs/lm32,Verilog,lm32,377,102,2024-09-06 08:14:42+00:00,26
10,7363681,https://github.com/wuzeyou/Multiplier16X16.git,2012-12-29 06:24:55+00:00,"Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder",wuzeyou/Multiplier16X16,Verilog,Multiplier16X16,1297,100,2024-10-29 03:45:14+00:00,27
11,779589,https://github.com/trun/fpgaboy.git,2010-07-16 20:58:12+00:00,Implementation Nintendo's GameBoy console on an FPGA,trun/fpgaboy,Verilog,fpgaboy,2415,95,2024-10-12 10:11:58+00:00,11
12,1911999,https://github.com/teknohog/Xilinx-Serial-Miner.git,2011-06-17 16:18:36+00:00,Bitcoin miner for Xilinx FPGAs,teknohog/Xilinx-Serial-Miner,Verilog,Xilinx-Serial-Miner,128,93,2024-08-12 19:10:30+00:00,32
13,8896328,https://github.com/jbush001/PASC.git,2013-03-20 04:46:43+00:00,Parallel Array of Simple Cores. Multicore processor.,jbush001/PASC,Verilog,PASC,92,92,2024-09-10 22:10:17+00:00,35
14,1438963,https://github.com/andrejbauer/Homotopy.git,2011-03-04 10:40:03+00:00,Homotopy theory in Coq.,andrejbauer/Homotopy,Verilog,Homotopy,331,90,2024-04-22 20:22:09+00:00,8
15,2856556,https://github.com/ngzhang/Icarus.git,2011-11-26 17:10:51+00:00,DUAL Spartan6 Development Platform,ngzhang/Icarus,Verilog,Icarus,41174,86,2024-09-04 15:05:06+00:00,45
16,2096297,https://github.com/alfikpl/ao68000.git,2011-07-24 11:35:04+00:00,The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.,alfikpl/ao68000,Verilog,ao68000,1596,76,2024-08-22 19:24:39+00:00,14
17,3568074,https://github.com/adibis/DDR2_Controller.git,2012-02-28 04:42:34+00:00,DDR2 memory controller written in Verilog,adibis/DDR2_Controller,Verilog,DDR2_Controller,119,72,2024-09-05 12:50:05+00:00,32
18,4519428,https://github.com/maidenone/ORGFXSoC.git,2012-06-01 12:38:42+00:00,"An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)",maidenone/ORGFXSoC,Verilog,ORGFXSoC,3233,71,2024-10-09 21:38:49+00:00,19
19,753580,https://github.com/opencpi/opencpi.git,2010-07-02 14:44:06+00:00,Open Component Portability Infrastructure,opencpi/opencpi,Verilog,opencpi,412246,58,2024-10-28 17:26:52+00:00,21
20,1248183,https://github.com/BenBergman/AlteraDE2Labs_Verilog.git,2011-01-12 22:29:26+00:00,My solutions to Alteras example labs,BenBergman/AlteraDE2Labs_Verilog,Verilog,AlteraDE2Labs_Verilog,14819,57,2024-09-20 08:39:53+00:00,40
21,4539111,https://github.com/pmonta/GNSS_Firehose.git,2012-06-03 17:31:41+00:00,"Wideband front-end digitizer for GPS, GLONASS, Galileo, BeiDou",pmonta/GNSS_Firehose,Verilog,GNSS_Firehose,48613,57,2024-09-12 04:13:22+00:00,35
22,4142780,https://github.com/MorrisMA/MAM65C02-Processor-Core.git,2012-04-26 00:28:53+00:00,Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001),MorrisMA/MAM65C02-Processor-Core,Verilog,MAM65C02-Processor-Core,9362,52,2024-06-17 05:03:43+00:00,6
23,2084115,https://github.com/ryuz/jelly.git,2011-07-21 15:20:53+00:00,Original FPGA platform,ryuz/jelly,Verilog,jelly,18668,51,2024-10-26 14:27:12+00:00,14
24,2767069,https://github.com/bogini/Pong.git,2011-11-13 16:19:13+00:00,Pong game on an FPGA in Verilog.,bogini/Pong,Verilog,Pong,117,50,2024-10-19 13:46:29+00:00,11
25,7956357,https://github.com/embecosm/chiphack.git,2013-02-01 10:37:40+00:00,Repository and Wiki for Chip Hack events.,embecosm/chiphack,Verilog,chiphack,24013,50,2024-05-22 03:16:13+00:00,17
26,5696637,https://github.com/MorrisMA/Booth_Multipliers.git,2012-09-06 02:47:14+00:00,Parameterized Booth Multiplier in Verilog 2001,MorrisMA/Booth_Multipliers,Verilog,Booth_Multipliers,2321,48,2024-10-29 07:01:59+00:00,20
27,2905487,https://github.com/rkrajnc/minimig-de1.git,2011-12-03 15:30:17+00:00,Minimig for the DE1 board,rkrajnc/minimig-de1,Verilog,minimig-de1,31970,48,2024-06-15 19:29:53+00:00,19
28,6377754,https://github.com/Caskman/MIPS-Processor-in-Verilog.git,2012-10-24 21:21:16+00:00,Processor repo,Caskman/MIPS-Processor-in-Verilog,Verilog,MIPS-Processor-in-Verilog,384,47,2024-08-04 16:18:06+00:00,19
29,4058861,https://github.com/dirjud/Nitro-Parts-lib-SPI.git,2012-04-18 00:57:54+00:00,Verilog SPI master and slave,dirjud/Nitro-Parts-lib-SPI,Verilog,Nitro-Parts-lib-SPI,8,46,2024-10-17 07:57:52+00:00,23
30,3349819,https://github.com/hutch31/tv80.git,2012-02-04 00:48:58+00:00,TV80 Z80-compatible microprocessor,hutch31/tv80,Verilog,tv80,152,46,2024-10-23 14:52:48+00:00,7
31,5928726,https://github.com/atgreen/moxie-cores.git,2012-09-24 02:40:07+00:00,Moxie-compatible core repository,atgreen/moxie-cores,Verilog,moxie-cores,1758,45,2023-08-07 13:31:33+00:00,9
32,3739807,https://github.com/shuckc/verilog-utils.git,2012-03-16 14:48:36+00:00,"native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches",shuckc/verilog-utils,Verilog,verilog-utils,262,41,2024-08-29 07:31:33+00:00,20
33,3504866,https://github.com/mjlyons/vSPI.git,2012-02-21 15:05:37+00:00,Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter,mjlyons/vSPI,Verilog,vSPI,3832,41,2024-09-28 11:38:34+00:00,13
34,3939500,https://github.com/sybreon/dcpu16.git,2012-04-05 12:39:07+00:00,Pipelined DCPU-16 Verilog Implementation,sybreon/dcpu16,Verilog,dcpu16,363,41,2024-10-06 14:39:29+00:00,9
35,2096352,https://github.com/alfikpl/aoOCS.git,2011-07-24 11:57:19+00:00,The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation. ,alfikpl/aoOCS,Verilog,aoOCS,2467,39,2024-08-22 19:24:39+00:00,8
36,2193651,https://github.com/dwelch67/lsasim.git,2011-08-11 20:45:11+00:00,Educational load/store instruction set architecture processor simulator,dwelch67/lsasim,Verilog,lsasim,793,38,2024-04-03 12:11:02+00:00,8
37,5771220,https://github.com/rnz/verilog-sha256.git,2012-09-11 21:26:17+00:00,Implementation of the SHA256 Algorithm in Verilog,rnz/verilog-sha256,Verilog,verilog-sha256,94,37,2023-10-30 06:07:24+00:00,18
38,4964463,https://github.com/GadgetFactory/RetroCade_Synth.git,2012-07-09 20:36:46+00:00,"RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface. ",GadgetFactory/RetroCade_Synth,Verilog,RetroCade_Synth,134479,37,2023-08-26 13:45:16+00:00,18
39,1015478,https://github.com/wisp/rfid-verilog.git,2010-10-22 15:46:07+00:00,RFID tag and tester in Verilog,wisp/rfid-verilog,Verilog,rfid-verilog,165,36,2024-10-15 08:40:30+00:00,22
40,720195,https://github.com/rseal/GnuRadar.git,2010-06-14 14:36:10+00:00,Open-source software defined radar based on the USRP 1 hardware.,rseal/GnuRadar,Verilog,GnuRadar,43921,34,2024-04-30 16:10:37+00:00,20
41,8322207,https://github.com/harvard-cns/opensketch.git,2013-02-20 21:07:57+00:00,simulation and netfpga code,harvard-cns/opensketch,Verilog,opensketch,226,32,2023-10-19 13:21:02+00:00,26
42,2677517,https://github.com/fallen/tinycpu.git,2011-10-30 23:00:56+00:00,Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.,fallen/tinycpu,Verilog,tinycpu,735,31,2024-08-07 14:26:03+00:00,9
43,3425298,https://github.com/dirjud/Nitro-Parts-lib-Xilinx.git,2012-02-12 22:36:07+00:00,This is mainly a simulation library of xilinx primitives that are verilator compatible.,dirjud/Nitro-Parts-lib-Xilinx,Verilog,Nitro-Parts-lib-Xilinx,33,31,2024-07-20 08:56:07+00:00,14
44,4132273,https://github.com/aquaxis/gemac.git,2012-04-25 03:01:03+00:00,Gigabit MAC + UDP/TCP/IP offload Engine,aquaxis/gemac,Verilog,gemac,146,31,2024-09-30 14:58:15+00:00,18
45,1020968,https://github.com/lzw545/opengg.git,2010-10-25 00:45:38+00:00,OpenGL-like graphics pipeline on a Xilinx FPGA,lzw545/opengg,Verilog,opengg,5628,30,2024-10-24 02:30:18+00:00,5
46,8943518,https://github.com/phthinh/OFDM_802_11.git,2013-03-22 02:40:14+00:00,IEEE 802.11 OFDM-based transceiver system,phthinh/OFDM_802_11,Verilog,OFDM_802_11,538,30,2024-10-14 03:40:53+00:00,25
47,5989151,https://github.com/vlsi1217/ASIC.git,2012-09-27 21:42:47+00:00,EE 287 2012 Fall,vlsi1217/ASIC,Verilog,ASIC,2838,27,2024-06-20 16:04:02+00:00,16
48,6186412,https://github.com/sora/ovs-hw.git,2012-10-12 06:55:15+00:00,An open source hardware engine for Open vSwitch on FPGA,sora/ovs-hw,Verilog,ovs-hw,824,25,2024-05-10 07:48:06+00:00,13
49,7754610,https://github.com/fairwaves/UHD-Fairwaves.git,2013-01-22 15:09:14+00:00,"Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX. ",fairwaves/UHD-Fairwaves,Verilog,UHD-Fairwaves,38463,25,2024-09-06 20:21:02+00:00,21
50,5663256,https://github.com/mzakharo/usb-de2-fpga.git,2012-09-03 19:46:32+00:00,Hardware interface for USB controller on DE2 FPGA Platform,mzakharo/usb-de2-fpga,Verilog,usb-de2-fpga,5830,25,2023-11-29 05:24:04+00:00,10
51,5396713,https://github.com/fbrosser/DSP48E1-FP.git,2012-08-13 08:48:47+00:00,Project aimed at implementing floating point operators using the DSP48E1 slice.,fbrosser/DSP48E1-FP,Verilog,DSP48E1-FP,324,25,2024-10-28 09:23:11+00:00,3
52,4522349,https://github.com/mstump/verilog-vga-controller.git,2012-06-01 17:38:45+00:00,A very simple VGA controller written in verilog,mstump/verilog-vga-controller,Verilog,verilog-vga-controller,94,24,2024-05-09 10:00:17+00:00,4
53,1122957,https://github.com/ShepardSiegel/ocpi.git,2010-11-29 18:27:10+00:00,Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!,ShepardSiegel/ocpi,Verilog,ocpi,244369,24,2024-04-09 06:51:52+00:00,8
54,2911593,https://github.com/adibis/Interrupt_Controller.git,2011-12-04 18:18:43+00:00,An 8 input interrupt controller written in Verilog.,adibis/Interrupt_Controller,Verilog,Interrupt_Controller,115,24,2024-07-09 08:54:15+00:00,9
55,2159301,https://github.com/trondd/oc-i2c.git,2011-08-05 08:19:43+00:00,I2C controller core from Opencores.org,trondd/oc-i2c,Verilog,oc-i2c,1468,24,2024-10-11 11:46:07+00:00,7
56,2805499,https://github.com/rdiez/uart_dpi.git,2011-11-18 20:55:52+00:00,DPI module for UART-based console interaction with Verilator simulations,rdiez/uart_dpi,Verilog,uart_dpi,172,24,2024-06-09 22:07:39+00:00,4
57,1133226,https://github.com/andreasdotorg/pdfparser.git,2010-12-02 20:58:42+00:00,,andreasdotorg/pdfparser,Verilog,pdfparser,1012,23,2024-06-18 14:58:41+00:00,4
58,586459,https://github.com/aeste/aemb.git,2010-03-30 12:30:41+00:00,Multi-threaded 32-bit embedded core family.,aeste/aemb,Verilog,aemb,463,23,2024-02-29 07:09:13+00:00,7
59,8623849,https://github.com/ayzk/Simulator_CPU.git,2013-03-07 09:20:57+00:00,Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog,ayzk/Simulator_CPU,Verilog,Simulator_CPU,994,21,2024-05-09 07:37:05+00:00,7
60,3360764,https://github.com/jbush001/RISC-Processor.git,2012-02-05 17:16:14+00:00,32-bit RISC processor,jbush001/RISC-Processor,Verilog,RISC-Processor,81,21,2024-10-18 13:55:39+00:00,11
61,3058195,https://github.com/dlitz/openmsp430.git,2011-12-27 18:32:04+00:00,openMSP430 CPU core (from OpenCores),dlitz/openmsp430,Verilog,openmsp430,159084,21,2024-06-13 12:52:30+00:00,7
62,7064871,https://github.com/xdesigns/4way-cache.git,2012-12-08 06:50:20+00:00,Verilog cache implementation of 4-way FIFO 16k Cache,xdesigns/4way-cache,Verilog,4way-cache,116,19,2023-12-11 17:30:17+00:00,10
63,3010005,https://github.com/Biinngg/Floating-Point-Addition.git,2011-12-19 05:20:18+00:00,使用Verilog设计的带四舍五入功能的浮点加法器,Biinngg/Floating-Point-Addition,Verilog,Floating-Point-Addition,1004,19,2024-07-31 08:16:36+00:00,9
64,3006697,https://github.com/travisgoodspeed/80211scrambler.git,2011-12-18 16:19:59+00:00,Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits.,travisgoodspeed/80211scrambler,Verilog,80211scrambler,400,18,2023-12-21 20:22:11+00:00,7
65,566714,https://github.com/bendyer/adat-verilog.git,2010-03-17 15:07:43+00:00,"Altera Cyclone FPGA cores for dealing with ADAT I/O, written in Verilog.",bendyer/adat-verilog,Verilog,adat-verilog,300,18,2024-08-03 08:09:57+00:00,1
66,2575006,https://github.com/casper-astro/hdl_devel.git,2011-10-14 08:21:37+00:00,A new CASPER toolflow based on an HDL primitives library,casper-astro/hdl_devel,Verilog,hdl_devel,1458,18,2023-06-30 07:15:37+00:00,3
67,4632054,https://github.com/Murailab-arch/magukara.git,2012-06-12 01:31:51+00:00,FPGA-based open-source network tester,Murailab-arch/magukara,Verilog,magukara,12622,18,2024-01-03 00:22:11+00:00,4
68,3482530,https://github.com/dwelch67/amber_samples.git,2012-02-19 01:17:49+00:00,,dwelch67/amber_samples,Verilog,amber_samples,20563,18,2024-07-08 06:07:31+00:00,4
69,1330254,https://github.com/codyps/wimax_ofdm.git,2011-02-05 01:24:54+00:00,Partial Verilog implimentation of a WiMAX OFDM Phy,codyps/wimax_ofdm,Verilog,wimax_ofdm,2728,17,2024-10-21 00:05:00+00:00,14
70,5049094,https://github.com/sbourdeauducq/serdes-tdc.git,2012-07-14 16:39:14+00:00,SERDES-based TDC core for Spartan-6,sbourdeauducq/serdes-tdc,Verilog,serdes-tdc,768,17,2024-05-25 23:14:40+00:00,8
71,3568480,https://github.com/alok-upadhyay/MIPS-in-Verilog.git,2012-02-28 05:50:18+00:00,An implementation of MIPS single cycle datapath in Verilog. ,alok-upadhyay/MIPS-in-Verilog,Verilog,MIPS-in-Verilog,111,17,2024-06-27 11:01:19+00:00,15
72,8674111,https://github.com/Torlus/JagNetlists.git,2013-03-09 18:25:04+00:00,Atari Jaguar netlists compiler,Torlus/JagNetlists,Verilog,JagNetlists,4136,17,2023-06-02 16:31:33+00:00,1
73,5366359,https://github.com/sjaeckel/axi-bfm.git,2012-08-10 07:44:24+00:00,git clone of http://code.google.com/p/axi-bfm/,sjaeckel/axi-bfm,Verilog,axi-bfm,129,17,2024-09-09 11:09:22+00:00,13
74,3653495,https://github.com/idanw/Verilog-Pac-Man.git,2012-03-07 20:56:13+00:00,Verilog implementation of Pac-Man made for a class's final project,idanw/Verilog-Pac-Man,Verilog,Verilog-Pac-Man,1460,16,2024-06-09 06:57:53+00:00,9
75,2984739,https://github.com/whitequark/bfcpu2.git,2011-12-15 01:47:46+00:00,A pipelined brainfuck softcore in Verilog,whitequark/bfcpu2,Verilog,bfcpu2,164,16,2024-10-25 09:05:03+00:00,3
76,842803,https://github.com/ezrec/galpal.git,2010-08-17 04:11:47+00:00,Verilog models for the GAL22V10 and select PAL devices.,ezrec/galpal,Verilog,galpal,136,16,2024-02-26 08:53:51+00:00,3
77,870676,https://github.com/donnaware/ZBC---The-Zero-Board-Computer.git,2010-08-29 19:57:06+00:00,Based heavily on zet.aluzina.org and Terasic DE0,donnaware/ZBC---The-Zero-Board-Computer,Verilog,ZBC---The-Zero-Board-Computer,7332,16,2024-10-12 19:43:09+00:00,6
78,3597679,https://github.com/sevikkk/VP2motion.git,2012-03-02 00:26:26+00:00,FPGA based motion controller for RepRap style 3D printers,sevikkk/VP2motion,Verilog,VP2motion,8850,16,2023-05-17 01:18:01+00:00,9
79,8095236,https://github.com/sora/ethpipe.git,2013-02-08 14:55:23+00:00,EtherPIPE: an Ethernet character device for packet processing,sora/ethpipe,Verilog,ethpipe,16980,16,2024-10-25 18:00:18+00:00,3
80,1293955,https://github.com/peterlefanulumsdaine/Oberwolfach-explorations.git,2011-01-26 02:51:09+00:00,collaboration on work in progress,peterlefanulumsdaine/Oberwolfach-explorations,Verilog,Oberwolfach-explorations,144,15,2020-11-27 15:54:45+00:00,1
81,8175775,https://github.com/linuxbest/ahci_mpi.git,2013-02-13 08:33:17+00:00,an sata controller using smallest resource.,linuxbest/ahci_mpi,Verilog,ahci_mpi,21327,15,2024-09-28 14:34:05+00:00,6
82,5117069,https://github.com/nhandyal/Verilog-Spectrum-Analyzer.git,2012-07-19 23:39:07+00:00,FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.,nhandyal/Verilog-Spectrum-Analyzer,Verilog,Verilog-Spectrum-Analyzer,176,14,2024-01-06 03:01:48+00:00,4
83,604394,https://github.com/jbornschein/soc-lm32.git,2010-04-10 22:01:43+00:00,Open source/hardware SoC plattform based on the lattice mico 32 softcore,jbornschein/soc-lm32,Verilog,soc-lm32,1892,14,2023-09-21 20:08:20+00:00,2
84,7419161,https://github.com/warclab/idea.git,2013-01-03 07:27:09+00:00,iDEA FPGA Soft Processor,warclab/idea,Verilog,idea,253,14,2019-06-25 11:33:10+00:00,6
85,1191536,https://github.com/vsergeev/v8cpu.git,2010-12-22 22:57:45+00:00,v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.,vsergeev/v8cpu,Verilog,v8cpu,15,13,2024-10-15 06:14:31+00:00,3
86,4190485,https://github.com/stass/md5_core.git,2012-05-01 07:40:19+00:00,MD5 core in verilog,stass/md5_core,Verilog,md5_core,100,13,2023-12-28 07:03:22+00:00,7
87,5471474,https://github.com/MorrisMA/MiniCPU-S.git,2012-08-19 14:26:47+00:00,Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture,MorrisMA/MiniCPU-S,Verilog,MiniCPU-S,488,13,2024-07-11 11:16:43+00:00,3
88,5507623,https://github.com/juliusbaxter/mor1kx-dev-env.git,2012-08-22 09:56:19+00:00,Development and verification environment for the mor1kx core,juliusbaxter/mor1kx-dev-env,Verilog,mor1kx-dev-env,2891,12,2023-05-14 16:12:16+00:00,8
89,1883347,https://github.com/kik/Four-Color-Theorem-Maintenance.git,2011-06-12 02:57:27+00:00,Fixed FCT proof for latest coq and ssreflect,kik/Four-Color-Theorem-Maintenance,Verilog,Four-Color-Theorem-Maintenance,603,12,2024-09-20 18:17:06+00:00,1
90,5843696,https://github.com/marsohod4you/Amber-Marsohod2.git,2012-09-17 16:23:12+00:00,Port of Amber ARM Core project to Marsohod2 platform,marsohod4you/Amber-Marsohod2,Verilog,Amber-Marsohod2,9336,12,2024-01-12 13:09:45+00:00,11
91,4032133,https://github.com/zEko/GestureRecognition_Verilog.git,2012-04-15 13:29:44+00:00,Identifies ASL Hand Gesture for numbers using image processing in verilog,zEko/GestureRecognition_Verilog,Verilog,GestureRecognition_Verilog,136,12,2023-05-30 12:47:28+00:00,3
92,571308,https://github.com/jeras/fpga-hdl.git,2010-03-20 13:22:31+00:00,"A set of small Verilog projects, to simulate and implement on FPGA development boards",jeras/fpga-hdl,Verilog,fpga-hdl,892,12,2024-09-04 05:27:03+00:00,9
93,8175167,https://github.com/linuxbest/lzs.git,2013-02-13 07:42:47+00:00,an open source lzs hardware & software ,linuxbest/lzs,Verilog,lzs,667,12,2024-05-25 23:13:13+00:00,3
94,3259837,https://github.com/fallen/milkymist-mmu.git,2012-01-24 21:10:32+00:00,Milkymist MMU project,fallen/milkymist-mmu,Verilog,milkymist-mmu,33864,12,2023-08-31 05:03:45+00:00,1
95,1201965,https://github.com/tmbinc/crunchy.git,2010-12-28 01:59:21+00:00,Distributed FPGA Number Crunching for the Masses,tmbinc/crunchy,Verilog,crunchy,780,12,2024-01-04 19:31:25+00:00,3
96,868959,https://github.com/teamdragonforce/virtexsquared.git,2010-08-28 20:28:56+00:00,18-545 project: ARM-like SoC,teamdragonforce/virtexsquared,Verilog,virtexsquared,20603,12,2023-09-13 18:31:02+00:00,2
97,3311356,https://github.com/progranism/Open-Source-System-on-Chip-Experiment.git,2012-01-31 02:57:38+00:00,Just experimenting with Open Source SoCs on my Altera dev kit.,progranism/Open-Source-System-on-Chip-Experiment,Verilog,Open-Source-System-on-Chip-Experiment,1008,12,2022-04-09 23:12:21+00:00,6
98,3231098,https://github.com/bnewbold/netv_fpga_hdmi_overlay.git,2012-01-21 00:21:04+00:00,Mirror of NeTV FPGA Verilog Code,bnewbold/netv_fpga_hdmi_overlay,Verilog,netv_fpga_hdmi_overlay,284,12,2024-02-23 08:44:36+00:00,9
99,825856,https://github.com/ezrec/Amigo.git,2010-08-09 05:29:03+00:00,Amigo 1000 - Conversion of the Amiga 1000 schematic into Verilog 2001 RTL,ezrec/Amigo,Verilog,Amigo,144,11,2022-12-31 02:10:26+00:00,0
100,5690876,https://github.com/ryanmacdonald/Ray-Tracing-GPU.git,2012-09-05 17:43:37+00:00,RTL implementation of a ray-tracing GPU,ryanmacdonald/Ray-Tracing-GPU,Verilog,Ray-Tracing-GPU,122483,11,2024-06-07 03:24:56+00:00,5
101,3148271,https://github.com/rdiez/ethernet_dpi.git,2012-01-10 20:18:20+00:00,DPI module for Ethernet-based interaction with Verilator simulations,rdiez/ethernet_dpi,Verilog,ethernet_dpi,166,11,2024-08-13 05:45:41+00:00,1
102,8772233,https://github.com/cbl709/NAND-Flash-Control.git,2013-03-14 09:39:11+00:00,,cbl709/NAND-Flash-Control,Verilog,NAND-Flash-Control,120,11,2023-06-15 09:40:19+00:00,4
103,9020263,https://github.com/phthinh/OFDM_802_22.git,2013-03-26 01:32:50+00:00,,phthinh/OFDM_802_22,Verilog,OFDM_802_22,965,11,2024-04-03 04:32:53+00:00,9
104,6639903,https://github.com/mczerski/orpsoc-de0_nano.git,2012-11-11 15:37:42+00:00,ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board,mczerski/orpsoc-de0_nano,Verilog,orpsoc-de0_nano,4116,11,2023-10-17 06:30:02+00:00,15
105,2257089,https://github.com/lgeek/orpsoc.git,2011-08-23 18:57:52+00:00,[abandoned fork] OpenRISC Reference Platform SoC,lgeek/orpsoc,Verilog,orpsoc,3753,11,2021-07-21 13:08:51+00:00,7
106,1269075,https://github.com/nickrobinson/G729_CODE.git,2011-01-18 23:26:36+00:00,G.729 Encoder,nickrobinson/G729_CODE,Verilog,G729_CODE,40568,10,2024-10-07 14:18:54+00:00,13
107,6745798,https://github.com/Thomasb81/Midi_SynthFpga.git,2012-11-18 10:42:24+00:00,Sound synthetizer with an fpga,Thomasb81/Midi_SynthFpga,Verilog,Midi_SynthFpga,2385,10,2023-08-01 13:59:07+00:00,3
108,603844,https://github.com/Eelis/qs-avg.git,2010-04-10 13:19:55+00:00,Proofs of Quicksort's average case complexity,Eelis/qs-avg,Verilog,qs-avg,600,10,2022-07-28 19:31:02+00:00,0
109,5781233,https://github.com/t-crest/argo.git,2012-09-12 14:45:49+00:00,Argo is a time-division multiplexing network-on-chip.,t-crest/argo,Verilog,argo,5152,10,2024-03-11 09:39:54+00:00,8
110,7535726,https://github.com/xhacker/PONG.git,2013-01-10 06:30:14+00:00,"PONG game on Nexys3, in Verilog.",xhacker/PONG,Verilog,PONG,147,10,2024-07-06 19:53:27+00:00,4
111,8911094,https://github.com/skristiansson/diila.git,2013-03-20 18:14:30+00:00,A Device Independent Integrated Logic Analyzer,skristiansson/diila,Verilog,diila,204,10,2022-05-24 15:03:04+00:00,1
112,8269617,https://github.com/alexlee-gk/cs150.git,2013-02-18 14:10:13+00:00,UC Berkeley CS150 Final Project: Face Tracking and Real-Time Ray Tracing implemented in a FPGA,alexlee-gk/cs150,Verilog,cs150,40620,9,2024-10-25 11:33:51+00:00,4
113,5395829,https://github.com/warclab/prcontrol.git,2012-08-13 07:05:06+00:00,Partial Reconfiguration Controller for Xilinx FPGAs,warclab/prcontrol,Verilog,prcontrol,192,9,2023-01-27 06:21:39+00:00,9
114,3475042,https://github.com/hutch31/sdlib.git,2012-02-18 00:02:08+00:00,srdy-drdy library,hutch31/sdlib,Verilog,sdlib,460,9,2024-03-01 17:51:48+00:00,4
115,4262753,https://github.com/ksksue/Android-FPGA-FIFO-Transfer.git,2012-05-08 16:24:40+00:00,Android-FPGA FIFO Transfer,ksksue/Android-FPGA-FIFO-Transfer,Verilog,Android-FPGA-FIFO-Transfer,129,9,2023-12-11 12:39:13+00:00,3
116,2224203,https://github.com/rdiez/orbuild.git,2011-08-17 20:27:41+00:00,OpenRISC build system,rdiez/orbuild,Verilog,orbuild,1591,9,2024-03-27 03:33:30+00:00,8
117,8521375,https://github.com/romovs/xula-lib-verilog.git,2013-03-02 14:07:23+00:00,Collection of helper modules for XuLA-200 FPGA development board written in Verilog-2001.,romovs/xula-lib-verilog,Verilog,xula-lib-verilog,244,9,2017-12-05 05:07:46+00:00,5
118,751451,https://github.com/wallento/or1200mp.git,2010-07-01 14:41:40+00:00,Multiprocessor variant of OpenRISC 1200 processor,wallento/or1200mp,Verilog,or1200mp,6980,9,2022-05-05 06:29:10+00:00,4
119,7801544,https://github.com/mammenx/synesthesia.git,2013-01-24 16:08:31+00:00,Synesthesia - Experiments Wth Light & Sound on the DE1,mammenx/synesthesia,Verilog,synesthesia,8344,9,2024-08-29 06:56:48+00:00,2
120,2124782,https://github.com/robincoxe/usrp1_openbts.git,2011-07-29 16:24:46+00:00,Altera Quartus Project for OpenBTS USRP1 Cyclone FPGA bitstream ,robincoxe/usrp1_openbts,Verilog,usrp1_openbts,6155,8,2024-08-12 19:20:07+00:00,7
121,8175601,https://github.com/linuxbest/ahci.git,2013-02-13 08:18:34+00:00,ahci base sata controller,linuxbest/ahci,Verilog,ahci,191,8,2024-08-08 01:19:17+00:00,1
122,3751886,https://github.com/travisg/cpu.git,2012-03-18 00:38:21+00:00,fpga based cpu hackery,travisg/cpu,Verilog,cpu,305,8,2020-03-01 04:36:08+00:00,2
123,2808324,https://github.com/cnvogelg/minimig_tc64.git,2011-11-19 11:06:31+00:00,MiniMig for TurboChameleon64,cnvogelg/minimig_tc64,Verilog,minimig_tc64,1344,8,2023-10-12 10:07:55+00:00,8
124,3458347,https://github.com/bunnie/kovan-fpga.git,2012-02-16 08:51:17+00:00,FPGA code for Kovan platform,bunnie/kovan-fpga,Verilog,kovan-fpga,164,8,2023-03-02 21:31:17+00:00,3
125,8127801,https://github.com/MorrisMA/PIC16C5x.git,2013-02-10 20:44:12+00:00,PIC16C5x-compatible FPGA Processor Core (Verilog-2001),MorrisMA/PIC16C5x,Verilog,PIC16C5x,172,8,2023-12-29 08:10:09+00:00,6
126,6016293,https://github.com/07adnan/64-Bit-ALU.git,2012-09-30 05:56:40+00:00,The ALU is a combinational logic unit. It takes two inputs of 16 bits wide and performs Logic and Arithmetic’s operations. There are two outputs from ALU: 32-bit output c and 7-bit Flag signals.Verilog  is used for the implementation. ,07adnan/64-Bit-ALU,Verilog,64-Bit-ALU,132,7,2024-05-21 08:08:54+00:00,1
127,2111957,https://github.com/rkrajnc/or1200-qmem.git,2011-07-27 09:15:30+00:00,OR1200 - Openrisc 1200 soft-core CPU from opencores.org with added external QMEM bus.,rkrajnc/or1200-qmem,Verilog,or1200-qmem,332,7,2024-09-20 08:11:25+00:00,1
128,3604328,https://github.com/akitty/verilog-mips-processor.git,2012-03-02 17:27:26+00:00,,akitty/verilog-mips-processor,Verilog,verilog-mips-processor,116,7,2021-04-04 10:07:45+00:00,4
129,8280638,https://github.com/mattame/eecs470.git,2013-02-19 01:04:23+00:00,EECS 470 Final Project,mattame/eecs470,Verilog,eecs470,240512,7,2024-05-17 01:15:21+00:00,8
130,2249531,https://github.com/bgelb/digilite_zl.git,2011-08-22 15:44:41+00:00,DigiLiteZL FPGA,bgelb/digilite_zl,Verilog,digilite_zl,184,7,2022-02-13 15:20:55+00:00,0
131,1599640,https://github.com/m-labs/fjmem-m1.git,2011-04-11 15:33:13+00:00,FJMEM core for flashing Mixxeo and Milkymist One,m-labs/fjmem-m1,Verilog,fjmem-m1,147,7,2024-04-23 13:20:42+00:00,2
132,5054121,https://github.com/henryeherman/Platypus.git,2012-07-15 06:31:29+00:00,Top Secret,henryeherman/Platypus,Verilog,Platypus,36076,7,2022-03-17 20:14:48+00:00,5
133,1659331,https://github.com/jonathanmay/verilog-core.git,2011-04-25 09:09:58+00:00,Basic transputer-like core in Verilog,jonathanmay/verilog-core,Verilog,verilog-core,279,7,2020-12-12 00:01:36+00:00,4
134,1353354,https://github.com/hutch31/Balsa-AES-Core.git,2011-02-11 02:03:46+00:00,Asynchronous AES core written using the Balsa hardware description language,hutch31/Balsa-AES-Core,Verilog,Balsa-AES-Core,112,7,2022-10-19 07:25:08+00:00,1
135,4816684,https://github.com/honnet/LM32_FPU.git,2012-06-28 04:19:41+00:00,A system verilog floating point unit for the Latice Micro soft processor (LM32),honnet/LM32_FPU,Verilog,LM32_FPU,756,7,2022-10-30 18:10:55+00:00,1
136,2521859,https://github.com/mepard/N210CeVI.git,2011-10-05 20:15:03+00:00,100 Msps support for Ettus USRP N210,mepard/N210CeVI,Verilog,N210CeVI,5162,6,2019-02-02 06:25:28+00:00,3
137,7215896,https://github.com/jwjimmy/fast-SVD.git,2012-12-18 01:57:17+00:00,Verilog hardware description of a CPU which computes Singular Value Decomposition,jwjimmy/fast-SVD,Verilog,fast-SVD,876,6,2022-09-07 13:35:46+00:00,1
138,3955095,https://github.com/bduong/MIPS-32-bit-CPU.git,2012-04-07 02:00:48+00:00,Designed in Verilog,bduong/MIPS-32-bit-CPU,Verilog,MIPS-32-bit-CPU,101,6,2024-10-04 15:13:15+00:00,1
139,5744060,https://github.com/stacksmith/fpgasm-test.git,2012-09-10 02:41:18+00:00,test circuits for fpgasm,stacksmith/fpgasm-test,Verilog,fpgasm-test,236,6,2022-05-24 14:39:40+00:00,1
140,1534134,https://github.com/tomprince/rippling.git,2011-03-27 21:12:58+00:00,Sean Wilson's rippling plugin.,tomprince/rippling,Verilog,rippling,208,6,2020-04-29 17:14:17+00:00,2
141,7539555,https://github.com/rkrajnc/minsoc.git,2013-01-10 11:10:46+00:00,minsoc from opencores.net,rkrajnc/minsoc,Verilog,minsoc,5400,6,2024-09-20 08:07:23+00:00,2
142,7231696,https://github.com/joewing/altair680.git,2012-12-18 22:45:11+00:00,Altair 680 Implementation,joewing/altair680,Verilog,altair680,160,6,2023-11-02 20:30:48+00:00,0
143,2681490,https://github.com/jeras/sockit_cdc.git,2011-10-31 15:21:06+00:00,clock domain crossing FIFO,jeras/sockit_cdc,Verilog,sockit_cdc,113,6,2024-04-16 12:36:07+00:00,2
144,1972208,https://github.com/cospan/sycamore.git,2011-06-29 12:37:08+00:00,FPGA code generation and communication with Linux,cospan/sycamore,Verilog,sycamore,2550,6,2023-01-28 16:21:56+00:00,3
145,1643465,https://github.com/imr/Stack-Machine.git,2011-04-21 02:09:06+00:00,Simple stack based microprocessor,imr/Stack-Machine,Verilog,Stack-Machine,188,6,2024-02-28 20:58:50+00:00,0
146,1152141,https://github.com/alexwhittemore/Spartan-6-NoC-Router.git,2010-12-09 06:19:10+00:00,Various verilog modules for use in a 5x5 8 bit wide port router for implementation in NoC routing,alexwhittemore/Spartan-6-NoC-Router,Verilog,Spartan-6-NoC-Router,184,6,2024-07-31 01:14:53+00:00,0
147,989408,https://github.com/robbertkrebbers/corn.git,2010-10-15 08:28:35+00:00,,robbertkrebbers/corn,Verilog,corn,10594,5,2023-07-25 13:42:13+00:00,1
148,3758563,https://github.com/hasithvm/subleq-verilog.git,2012-03-18 22:28:42+00:00,SUBLEQ implementation and testbenches.,hasithvm/subleq-verilog,Verilog,subleq-verilog,112,5,2024-01-16 16:24:34+00:00,2
149,2387951,https://github.com/covejstewart/verilog.git,2011-09-14 20:08:35+00:00,Projects related to work in verilog,covejstewart/verilog,Verilog,verilog,118,5,2020-08-11 06:19:13+00:00,0
150,1140595,https://github.com/texane/papilio.git,2010-12-05 16:00:29+00:00,papilio fpga board related hackeries,texane/papilio,Verilog,papilio,89,5,2020-07-15 21:58:09+00:00,0
151,878503,https://github.com/etschneider/usrp-fpga-inband.git,2010-09-01 16:05:00+00:00,Mirror of USRP FPGA code for those with the GIT protocol blocked by their firewall,etschneider/usrp-fpga-inband,Verilog,usrp-fpga-inband,10316,5,2024-05-18 07:28:54+00:00,10
152,3405335,https://github.com/ska-sa/roach1_hardware.git,2012-02-10 07:51:32+00:00,,ska-sa/roach1_hardware,Verilog,roach1_hardware,800028,5,2022-05-16 12:23:10+00:00,1
153,1276674,https://github.com/jeras/sockit_spi.git,2011-01-21 00:32:33+00:00,"SocKit SPI (3-wire, dual, quad) master",jeras/sockit_spi,Verilog,sockit_spi,1210,5,2019-07-21 18:28:32+00:00,1
154,1691751,https://github.com/GadgetFactory/LatticeMico32.git,2011-05-02 15:15:59+00:00,LatticeMico32 Soft Processor for the Papilio One.,GadgetFactory/LatticeMico32,Verilog,LatticeMico32,18512,5,2019-08-31 22:01:40+00:00,4
155,2374639,https://github.com/oddball/genMem.git,2011-09-12 22:13:56+00:00,,oddball/genMem,Verilog,genMem,14,5,2022-07-11 19:42:30+00:00,1
156,466794,https://github.com/fallen/md5-hbf.git,2010-01-10 23:35:07+00:00,md5 hardware bruteforcer IP core,fallen/md5-hbf,Verilog,md5-hbf,584,5,2022-10-13 14:59:56+00:00,1
157,6529807,https://github.com/kazunori279/hdllesson.git,2012-11-04 10:56:14+00:00,HDL Lesson,kazunori279/hdllesson,Verilog,hdllesson,612,5,2024-06-15 04:34:39+00:00,2
158,7655681,https://github.com/paulodfreitas/Y86Processor.git,2013-01-16 23:00:01+00:00,"A verilog implementation of a Y86 Processor, for Altera DE2 board.",paulodfreitas/Y86Processor,Verilog,Y86Processor,148,5,2021-03-09 19:10:02+00:00,2
159,920362,https://github.com/tmatsuya/milkymist-ml401.git,2010-09-18 08:53:36+00:00,Backport of Milkymist SoC to the Xilinx ML401 board (EXPERIMENTAL AND LARGELY UNMAINTAINED),tmatsuya/milkymist-ml401,Verilog,milkymist-ml401,6391,5,2023-07-25 13:42:09+00:00,3
160,1156385,https://github.com/zviadm/Beehive.git,2010-12-10 15:27:25+00:00,,zviadm/Beehive,Verilog,Beehive,17668,5,2019-10-04 03:59:36+00:00,1
161,967919,https://github.com/jasonabele/ettus-uhd.git,2010-10-06 23:12:01+00:00,GitHub mirror of Ettus UHD api development,jasonabele/ettus-uhd,Verilog,ettus-uhd,18407,5,2017-10-24 10:44:21+00:00,1
162,574254,https://github.com/optixx/lm32.git,2010-03-22 16:31:39+00:00,Digilent Nexys2 port of the soc-lm32,optixx/lm32,Verilog,lm32,492,5,2019-08-31 07:20:03+00:00,2
163,7980347,https://github.com/ShepardSiegel/hotline.git,2013-02-02 19:08:17+00:00,Atomic Rules Hotline family of communication IP,ShepardSiegel/hotline,Verilog,hotline,100321,5,2023-10-18 04:30:37+00:00,3
164,2565301,https://github.com/texane/mm-papilio.git,2011-10-12 20:48:16+00:00,milkymist on papilio,texane/mm-papilio,Verilog,mm-papilio,1096,5,2022-04-21 03:40:26+00:00,2
165,3596541,https://github.com/e-lab/OpalKelly-Verilog-Templates.git,2012-03-01 21:59:40+00:00,Simple templates to use as starting points with an OpalKelly project.,e-lab/OpalKelly-Verilog-Templates,Verilog,OpalKelly-Verilog-Templates,844,4,2022-04-17 21:08:45+00:00,4
166,4012216,https://github.com/haunma/pandadaq.git,2012-04-13 04:22:48+00:00,Pandaboard FPGA and data-acquisition expansion:  Hardware and FPGA sources,haunma/pandadaq,Verilog,pandadaq,2068,4,2016-02-01 07:25:11+00:00,1
167,1101732,https://github.com/wramsdell/Verilog_Example.git,2010-11-22 07:55:59+00:00,Example Verilog code for the Prototype Engineering FPGA shield,wramsdell/Verilog_Example,Verilog,Verilog_Example,3508,4,2019-12-10 09:27:21+00:00,3
168,2012679,https://github.com/shaform/ArkanoidOnVerilog.git,2011-07-07 14:37:16+00:00,An Arkanoid-like game using Verilog.,shaform/ArkanoidOnVerilog,Verilog,ArkanoidOnVerilog,28215,4,2023-01-28 19:01:27+00:00,1
169,3014472,https://github.com/nfarring/cores.git,2011-12-19 19:38:32+00:00,Library of hardware modules for FPGAs,nfarring/cores,Verilog,cores,2494,4,2021-01-13 20:15:12+00:00,2
170,529192,https://github.com/odge/al-jabr.git,2010-02-21 21:59:16+00:00,Algebraic Algorithms,odge/al-jabr,Verilog,al-jabr,280,4,2014-03-11 00:31:59+00:00,1
171,637065,https://github.com/mzp/GC.git,2010-04-29 04:05:22+00:00,Proof of Garbage Collector,mzp/GC,Verilog,GC,124,4,2021-03-22 02:28:03+00:00,0
172,4484994,https://github.com/e-lab/LCMS2012_JAN-Verilog.git,2012-05-29 17:06:10+00:00,Verilog for LCMS2012_JAN chip using XEM6010-LX150 fpga,e-lab/LCMS2012_JAN-Verilog,Verilog,LCMS2012_JAN-Verilog,280,4,2022-04-17 21:07:44+00:00,0
173,2800546,https://github.com/calikevuche/usrp2.git,2011-11-18 04:01:44+00:00,carrier_sense_module,calikevuche/usrp2,Verilog,usrp2,110885,4,2017-05-23 21:19:02+00:00,4
174,3794430,https://github.com/nulpoet/verilog_diffiehellman.git,2012-03-22 04:19:44+00:00,,nulpoet/verilog_diffiehellman,Verilog,verilog_diffiehellman,120,4,2024-07-29 23:18:09+00:00,0
175,3723389,https://github.com/badrobit/FPGA-Connext-Six.git,2012-03-14 23:21:58+00:00,Connect6 AI built in Verilog HDL,badrobit/FPGA-Connext-Six,Verilog,FPGA-Connext-Six,8276,4,2024-04-26 16:20:11+00:00,2
176,3359593,https://github.com/swetland/cpu32.git,2012-02-05 13:47:50+00:00,verilog tinkering,swetland/cpu32,Verilog,cpu32,176,4,2024-05-05 23:16:46+00:00,0
177,7045114,https://github.com/rfmerrill/eecs150.git,2012-12-07 00:02:46+00:00,My CS150 project,rfmerrill/eecs150,Verilog,eecs150,512,4,2018-07-18 14:13:05+00:00,0
178,2088208,https://github.com/Vlad-Shcherbina/TheoryOfRefinement.git,2011-07-22 11:04:07+00:00,proving theorems in Hoare's theory of refinement with ITP,Vlad-Shcherbina/TheoryOfRefinement,Verilog,TheoryOfRefinement,260,4,2019-01-11 10:28:41+00:00,1
179,4695331,https://github.com/mlab-upenn/pvs.git,2012-06-17 22:24:54+00:00,Pacemaker Verification System project,mlab-upenn/pvs,Verilog,pvs,1492,4,2024-03-12 12:37:11+00:00,3
180,2644763,https://github.com/loganwilliams/augmented-reality-on-fpga.git,2011-10-25 16:40:48+00:00,,loganwilliams/augmented-reality-on-fpga,Verilog,augmented-reality-on-fpga,110107,4,2018-07-19 00:38:10+00:00,3
181,7387503,https://github.com/tmatsuya/netfpga-pci.git,2012-12-31 13:57:11+00:00,PCI supporting pass-through for NetFPGA-1G (Spartan-2),tmatsuya/netfpga-pci,Verilog,netfpga-pci,2248,4,2023-05-17 04:01:42+00:00,1
182,7000252,https://github.com/MorrisMA/RTFIFO.git,2012-12-04 13:22:02+00:00,Microprogrammed Receive/Transmit Block RAM FIFO for UARTs or similar devices,MorrisMA/RTFIFO,Verilog,RTFIFO,1201,4,2022-10-26 22:36:33+00:00,0
183,3468164,https://github.com/zerotohero/Thesis-Project.git,2012-02-17 08:09:49+00:00,SAYEH Pipelined processor,zerotohero/Thesis-Project,Verilog,Thesis-Project,920,4,2024-06-20 02:42:43+00:00,2
184,7316584,https://github.com/soupault/EQ.git,2012-12-25 10:31:03+00:00,pipelined SPDIF decoder and equalizer. verilog modules and tb's,soupault/EQ,Verilog,EQ,11328,4,2024-09-22 21:17:02+00:00,2
185,2279016,https://github.com/huitseeker/thesis-spikes.git,2011-08-27 12:05:54+00:00,Some Ssreflect demos and code snippets mentioned in my manuscript,huitseeker/thesis-spikes,Verilog,thesis-spikes,1468,4,2023-01-28 17:44:54+00:00,1
186,4659581,https://github.com/idanw/atlys_modules.git,2012-06-14 05:04:55+00:00,Various Modules / Test for the Digilent Atlys FPGA Board,idanw/atlys_modules,Verilog,atlys_modules,93,4,2018-03-01 17:42:35+00:00,2
187,4085359,https://github.com/brlin-tw/my-verilog-modules.git,2012-04-20 10:21:38+00:00,我的 Verilog 硬體描述語言模組收集(My Verilog HDL module collection),brlin-tw/my-verilog-modules,Verilog,my-verilog-modules,14310,4,2019-10-20 00:48:03+00:00,0
188,5921381,https://github.com/robinsonb5/minimig_c3.git,2012-09-23 11:02:55+00:00,"Minimig ported to a generic Cyclone III board, with the intention of creating a multi-target repo",robinsonb5/minimig_c3,Verilog,minimig_c3,1484,4,2023-01-28 08:21:23+00:00,4
189,1090417,https://github.com/alangenfeld/ece555.git,2010-11-18 02:21:27+00:00,Final project for digital circuit layout class,alangenfeld/ece555,Verilog,ece555,12544,4,2017-05-22 18:52:59+00:00,0
190,4350294,https://github.com/codenightkids/Verilog-Light-Cycle.git,2012-05-16 18:23:48+00:00,"A ""Light Cycle"" Game made in verilog. Was made for a embedded systems class, and we kind of over did it.",codenightkids/Verilog-Light-Cycle,Verilog,Verilog-Light-Cycle,103,4,2015-08-24 06:25:08+00:00,2
191,6483025,https://github.com/kiarashplusplus/FPGA_Telephony.git,2012-11-01 00:56:13+00:00,6.111 Digital Lab's final project,kiarashplusplus/FPGA_Telephony,Verilog,FPGA_Telephony,54165,3,2023-08-19 18:15:50+00:00,3
192,8260687,https://github.com/mammenx/synesthesia_zen.git,2013-02-18 03:01:59+00:00,Next Gen version of Synesthesia,mammenx/synesthesia_zen,Verilog,synesthesia_zen,16652,3,2023-01-14 01:22:02+00:00,1
193,1569622,https://github.com/conrs/Sequencer.git,2011-04-04 23:01:49+00:00,Implemented a sequencer on an FPGA. Enclosed is the Verilog code,conrs/Sequencer,Verilog,Sequencer,95,3,2015-12-30 07:06:59+00:00,2
194,1360809,https://github.com/GREO/uhd.git,2011-02-13 03:54:18+00:00,A clone of Ettus's UHD repo ,GREO/uhd,Verilog,uhd,17020,3,2024-08-22 22:55:55+00:00,9
195,543729,https://github.com/teamname/mips.git,2010-03-02 23:22:24+00:00,mips processor and memory,teamname/mips,Verilog,mips,78,3,2017-10-31 11:34:59+00:00,0
196,1408765,https://github.com/wolftrax84/RISC_PROC.git,2011-02-24 23:05:43+00:00,16-bit Pipelined RISC Processor,wolftrax84/RISC_PROC,Verilog,RISC_PROC,196,3,2018-11-09 15:51:51+00:00,1
197,3404308,https://github.com/kristianpaul/milkyminer.git,2012-02-10 04:29:28+00:00,fpgaminer core xilinx fpgas port to M1 board,kristianpaul/milkyminer,Verilog,milkyminer,156,3,2021-05-13 19:07:15+00:00,1
198,8305998,https://github.com/G33KatWork/nexys3_hdmi.git,2013-02-20 04:27:22+00:00,A sample implementation of an HDMI transmitter on a Nexys 3 board,G33KatWork/nexys3_hdmi,Verilog,nexys3_hdmi,128,3,2014-09-15 09:57:57+00:00,2
199,2036493,https://github.com/jtristan/CompCert-Extensions.git,2011-07-12 14:32:59+00:00,Release of code written to experiment with formally verified translation validators for Compcert.,jtristan/CompCert-Extensions,Verilog,CompCert-Extensions,412,3,2023-11-18 12:12:53+00:00,0
200,8134508,https://github.com/bunnie/kovan-fpga-hdmi.git,2013-02-11 08:05:33+00:00,Kovan FPGA with HDMI support integrated,bunnie/kovan-fpga-hdmi,Verilog,kovan-fpga-hdmi,164,3,2024-04-05 03:14:31+00:00,0
201,1120993,https://github.com/laysakura/miniCPU.git,2010-11-29 04:19:11+00:00,A mini CPU which implements a subset of IA-32 instructions.  This runs on ModelSim.,laysakura/miniCPU,Verilog,miniCPU,1836,3,2024-02-12 17:11:53+00:00,0
202,4848037,https://github.com/dwelch67/altor32_samples.git,2012-07-01 05:06:36+00:00,,dwelch67/altor32_samples,Verilog,altor32_samples,220,3,2023-05-21 13:06:00+00:00,0
203,7194231,https://github.com/karttu/lifemidi.git,2012-12-16 19:23:12+00:00,"Verilog source for my green Lifemidi box, for producing lights and MIDI-music.",karttu/lifemidi,Verilog,lifemidi,144,3,2022-05-31 23:55:31+00:00,0
204,2270342,https://github.com/ewa/simple_spi_ewa.git,2011-08-25 20:20:28+00:00,Modified version of Richard Herveille's Simple SPI core,ewa/simple_spi_ewa,Verilog,simple_spi_ewa,1124,3,2019-08-30 02:24:36+00:00,1
205,3680840,https://github.com/abettino/PIC10F20x.git,2012-03-10 17:01:46+00:00,,abettino/PIC10F20x,Verilog,PIC10F20x,104,3,2023-12-29 08:05:11+00:00,1
206,5808032,https://github.com/ineganov/bare_system.git,2012-09-14 10:37:57+00:00,Bare MCPU system for DE0-Nano,ineganov/bare_system,Verilog,bare_system,136,3,2022-03-15 23:18:02+00:00,0
207,7203564,https://github.com/hcyang1012/PIC16C57-Verilog.git,2012-12-17 11:11:00+00:00,,hcyang1012/PIC16C57-Verilog,Verilog,PIC16C57-Verilog,2652,3,2023-12-29 08:14:22+00:00,1
208,7185191,https://github.com/nazarov-yuriy/someAVR.git,2012-12-15 23:29:15+00:00,Small part of AVR CPU Core,nazarov-yuriy/someAVR,Verilog,someAVR,3388,3,2023-11-01 22:47:33+00:00,1
209,8311628,https://github.com/rkrajnc/orpsocv2.git,2013-02-20 11:14:24+00:00,orpsocv2 from opencores.org,rkrajnc/orpsocv2,Verilog,orpsocv2,3456,3,2023-09-15 21:08:05+00:00,0
210,2197686,https://github.com/mbattig/pedal.git,2011-08-12 15:24:35+00:00,FPGA Based Guitar Pedal,mbattig/pedal,Verilog,pedal,112,3,2019-02-06 17:26:49+00:00,0
211,1116969,https://github.com/zsiciarz/alaw.git,2010-11-27 14:31:41+00:00,A-law coder and decoder in Verilog,zsiciarz/alaw,Verilog,alaw,196,3,2019-04-02 17:25:19+00:00,1
212,1574205,https://github.com/crowell/FieldProgrammableWristWatch.git,2011-04-05 21:30:33+00:00,"FPWW is a digital ""wristwatch"", written in verilog, for the spartan3 educational boards, as a final project for the EC311 - Intro to Logic Design.  It was created by Jeff Crowell Samir Ahmed and Richard Tia",crowell/FieldProgrammableWristWatch,Verilog,FieldProgrammableWristWatch,2583,3,2024-10-09 12:37:17+00:00,3
213,596633,https://github.com/pirapira/sql2lisp.git,2010-04-06 05:53:46+00:00,,pirapira/sql2lisp,Verilog,sql2lisp,256,3,2013-10-16 11:12:26+00:00,0
214,1583198,https://github.com/jesstherobot/llbitcoin.git,2011-04-07 16:32:45+00:00,FPGA implementation of bitcoin algorithm,jesstherobot/llbitcoin,Verilog,llbitcoin,878,3,2022-01-19 13:14:24+00:00,0
215,2949283,https://github.com/ksksue/HelloLED-QsysJtagDebugOnDE0.git,2011-12-09 18:54:42+00:00,Hello LED by Qsys Jtag Debug with System Console tcl code on DE0(Altera Cyclone III FPGA),ksksue/HelloLED-QsysJtagDebugOnDE0,Verilog,HelloLED-QsysJtagDebugOnDE0,354,3,2022-02-26 20:39:17+00:00,2
216,6985260,https://github.com/Arlet/vga16.git,2012-12-03 16:16:18+00:00,VGA module for this board: http://forum.6502.org/viewtopic.php?f=10&t=2247,Arlet/vga16,Verilog,vga16,176,3,2024-08-22 19:47:33+00:00,2
217,5069891,https://github.com/wicker/Synthesizable-Harry-Porter-Relay-Computer.git,2012-07-16 16:12:31+00:00,Implementing Harry Porter's Relay Computer in synthesizable SystemVerilog.,wicker/Synthesizable-Harry-Porter-Relay-Computer,Verilog,Synthesizable-Harry-Porter-Relay-Computer,10860,3,2021-09-06 22:58:13+00:00,0
218,7788105,https://github.com/kfryauff/ee108b.git,2013-01-24 01:40:10+00:00,,kfryauff/ee108b,Verilog,ee108b,3536,3,2019-02-10 15:18:44+00:00,0
219,1537585,https://github.com/tsuckow/thermostat.git,2011-03-28 17:11:27+00:00,Hardware Senior Project,tsuckow/thermostat,Verilog,thermostat,1316,3,2013-11-28 23:32:43+00:00,0
220,8724148,https://github.com/smhegde/Verilog.git,2013-03-12 09:20:35+00:00,Set of Beginner to Intermediate Verilog Codes,smhegde/Verilog,Verilog,Verilog,115,3,2019-02-25 03:07:41+00:00,2
221,548617,https://github.com/G33KatWork/LM32_Playground.git,2010-03-05 15:36:11+00:00,My personal playground for the LM32 SoC on an FPGA,G33KatWork/LM32_Playground,Verilog,LM32_Playground,308,3,2018-07-03 01:17:55+00:00,5
222,3263503,https://github.com/catchmrbharath/mipsmorph.git,2012-01-25 08:51:28+00:00,,catchmrbharath/mipsmorph,Verilog,mipsmorph,169,3,2017-10-31 11:35:41+00:00,0
223,746629,https://github.com/lucasp0927/dclab.git,2010-06-29 12:16:59+00:00,2010 summer dclab,lucasp0927/dclab,Verilog,dclab,43340,3,2014-01-27 16:20:09+00:00,0
224,3951533,https://github.com/travisg/dcpu16.v.git,2012-04-06 16:48:30+00:00,A Verilog based implementation of Notch's DCPU-16 core,travisg/dcpu16.v,Verilog,dcpu16.v,104,3,2022-01-13 16:07:31+00:00,1
225,1763466,https://github.com/Micahnator/472_lab5.git,2011-05-17 23:15:23+00:00,,Micahnator/472_lab5,Verilog,472_lab5,164,3,2013-11-01 12:08:21+00:00,1
226,2458756,https://github.com/kattun/VerilogUtils.git,2011-09-26 07:24:21+00:00,ruby scripts for verilog(HDL),kattun/VerilogUtils,Verilog,VerilogUtils,192,3,2024-01-12 14:05:48+00:00,1
227,5142232,https://github.com/Solvalou/PONG.git,2012-07-22 14:47:52+00:00,PONG in Verilog,Solvalou/PONG,Verilog,PONG,3612,3,2017-06-01 15:29:46+00:00,1
228,8169307,https://github.com/steveri/fftgen.git,2013-02-12 23:04:48+00:00,FFT Generator,steveri/fftgen,Verilog,fftgen,4862,3,2024-04-08 04:13:54+00:00,0
229,8176074,https://github.com/linuxbest/opci.git,2013-02-13 08:59:37+00:00,open core pci bridge ,linuxbest/opci,Verilog,opci,22404,3,2023-05-17 04:01:44+00:00,0
230,5375784,https://github.com/kimushu/m2v_dec_impl.git,2012-08-10 23:53:03+00:00,MPEG2 Decoder (HDL implementation),kimushu/m2v_dec_impl,Verilog,m2v_dec_impl,2360,3,2023-05-06 07:42:41+00:00,3
231,2299804,https://github.com/jmahler/EECE-144-labs.git,2011-08-31 05:44:09+00:00,Lab reports for the class Logic Design Fundamentals (EECE 144) written in LaTeX,jmahler/EECE-144-labs,Verilog,EECE-144-labs,4800,3,2022-02-18 00:08:09+00:00,1
232,543493,https://github.com/optixx/pong.git,2010-03-02 20:38:40+00:00,pong on a spartan3e ,optixx/pong,Verilog,pong,76,3,2019-08-31 07:20:25+00:00,0
233,2088880,https://github.com/ribalda/openmsp430-lx9micro.git,2011-07-22 13:56:40+00:00,Openmsp430 implementation for Avnet LX9 Microboard,ribalda/openmsp430-lx9micro,Verilog,openmsp430-lx9micro,4743,3,2020-02-22 01:45:29+00:00,1
234,7038765,https://github.com/JakobUhlin/Viterbi-Decoder.git,2012-12-06 16:20:45+00:00,Verilog project,JakobUhlin/Viterbi-Decoder,Verilog,Viterbi-Decoder,104,3,2024-02-28 09:47:58+00:00,1
235,3035002,https://github.com/ppedrot/sat-coq.git,2011-12-22 16:26:47+00:00,A reflexive sat & tauto solver in Coq.,ppedrot/sat-coq,Verilog,sat-coq,140,3,2015-04-09 13:54:18+00:00,0
236,4759075,https://github.com/adream307/iverilogTest.git,2012-06-23 06:59:45+00:00,An example for using icarus and gtkwave,adream307/iverilogTest,Verilog,iverilogTest,92,3,2022-06-09 21:47:58+00:00,1
237,1763602,https://github.com/minad/vle.git,2011-05-17 23:56:18+00:00,Verilog Experiments,minad/vle,Verilog,vle,120,3,2019-02-05 03:52:58+00:00,1
238,3197843,https://github.com/amiller/CoinCoq.git,2012-01-17 08:27:50+00:00,"An attempt at a formal specification for Bitcoin, including formal semantics for Bitcoin scripts.",amiller/CoinCoq,Verilog,CoinCoq,100,3,2016-08-22 01:19:12+00:00,0
239,604418,https://github.com/jbornschein/farbborg.git,2010-04-10 22:25:24+00:00,FPGA based Farb Borg,jbornschein/farbborg,Verilog,farbborg,3224,3,2021-12-26 11:39:24+00:00,0
240,5504513,https://github.com/jackcarrozzo/brainfuck-processor.git,2012-08-22 03:56:22+00:00,A brainfuck system in Verilog,jackcarrozzo/brainfuck-processor,Verilog,brainfuck-processor,92,3,2022-06-21 22:56:40+00:00,3
241,8329825,https://github.com/abraithwaite/openflow-netfpga.git,2013-02-21 06:40:46+00:00,OpenFlow on the NetFPGA.  This is the project directory which is a git submodule for the NetFPGA.  The full project is at github.com/caustic/netfpga,abraithwaite/openflow-netfpga,Verilog,openflow-netfpga,336,2,2016-08-27 00:32:04+00:00,3
242,4133417,https://github.com/MechAlucard/APLD_CST_351.git,2012-04-25 06:04:39+00:00,For Advanced the CST351 Advanced PLD's class,MechAlucard/APLD_CST_351,Verilog,APLD_CST_351,183,2,2014-01-21 06:07:42+00:00,1
243,1714813,https://github.com/MoronsRuS/AudioWake.git,2011-05-07 08:53:22+00:00,Hardware Senior Project.  A music alarm clock.,MoronsRuS/AudioWake,Verilog,AudioWake,388,2,2013-10-30 04:21:06+00:00,0
244,9097949,https://github.com/phthinh/OFDM_TX_CR.git,2013-03-29 12:25:13+00:00,,phthinh/OFDM_TX_CR,Verilog,OFDM_TX_CR,388,2,2024-02-20 04:01:15+00:00,5
245,2764604,https://github.com/ProofCafe/tpp2011.git,2011-11-13 01:57:35+00:00,,ProofCafe/tpp2011,Verilog,tpp2011,128,2,2014-01-22 14:09:55+00:00,0
246,6104720,https://github.com/mertcetin/ATME-HW-UW.git,2012-10-06 16:54:44+00:00,Verilog RTL for ATME (Adaptive True Motion Estimation) with UW (Update Window) Hardware,mertcetin/ATME-HW-UW,Verilog,ATME-HW-UW,3860,2,2023-03-15 12:43:59+00:00,0
247,1572721,https://github.com/dagvadorj/ulach-tarhi.git,2011-04-05 15:54:11+00:00,A very simple RISC microprocessor,dagvadorj/ulach-tarhi,Verilog,ulach-tarhi,99,2,2017-10-31 11:49:28+00:00,0
248,2663187,https://github.com/zyanham/MyTools.git,2011-10-28 04:51:41+00:00,My Tool for Work,zyanham/MyTools,Verilog,MyTools,109020,2,2024-10-07 06:50:49+00:00,0
249,6629238,https://github.com/cpulabs/gci-bus.git,2012-11-10 15:57:10+00:00,Open Source GCI(General Device Connection Interface) Bus,cpulabs/gci-bus,Verilog,gci-bus,353,2,2021-05-13 23:33:46+00:00,1
250,7489746,https://github.com/trulsmag/lpctddf.git,2013-01-07 20:57:56+00:00,Capacative Touch Digital Detection Filter - Asynchronous (Balsa) and Synchronous (Verilog) Implementation,trulsmag/lpctddf,Verilog,lpctddf,2320,2,2018-06-11 15:03:50+00:00,0
251,4249603,https://github.com/vnayar/fir_dsp.git,2012-05-07 13:04:01+00:00,Finite Impulse Response - Digital Signal Processor,vnayar/fir_dsp,Verilog,fir_dsp,2096,2,2024-03-21 11:38:18+00:00,0
252,4268794,https://github.com/stevenlockhart/ProjectSynesthesia.git,2012-05-09 05:55:14+00:00,,stevenlockhart/ProjectSynesthesia,Verilog,ProjectSynesthesia,8644,2,2018-08-09 21:17:34+00:00,0
253,7041723,https://github.com/makestuff/mem-ctrl.git,2012-12-06 19:39:23+00:00,HWL:A simple SDRAM controller,makestuff/mem-ctrl,Verilog,mem-ctrl,43,2,2021-11-27 14:33:29+00:00,1
254,579400,https://github.com/odge/standard-library.git,2010-03-25 18:02:14+00:00,my attempts to make a standard library for Coq,odge/standard-library,Verilog,standard-library,96,2,2012-12-14 02:55:38+00:00,0
255,1602430,https://github.com/unregistered/veritune.git,2011-04-12 03:51:49+00:00,Pitch correction in Verilog,unregistered/veritune,Verilog,veritune,792,2,2015-12-30 07:06:59+00:00,0
256,3425256,https://github.com/dirjud/Nitro-Parts-lib-UART.git,2012-02-12 22:30:01+00:00,RS-232/UART implementation for nitro parts,dirjud/Nitro-Parts-lib-UART,Verilog,Nitro-Parts-lib-UART,17,2,2022-07-27 02:53:53+00:00,1
257,4106461,https://github.com/henrychoi/realtime.git,2012-04-22 19:28:12+00:00,,henrychoi/realtime,Verilog,realtime,74045,2,2016-08-18 08:20:38+00:00,1
258,3072676,https://github.com/kourge/y86js.git,2011-12-30 03:50:08+00:00,,kourge/y86js,Verilog,y86js,176,2,2023-02-08 11:02:47+00:00,0
259,5018381,https://github.com/adream307/signedTest.git,2012-07-13 11:27:05+00:00,verilog signed input test,adream307/signedTest,Verilog,signedTest,120,2,2018-07-09 23:10:17+00:00,0
260,5384880,https://github.com/inneralien/VerilogTutorials.git,2012-08-12 01:04:17+00:00,A collection of RTL Verilog example code.,inneralien/VerilogTutorials,Verilog,VerilogTutorials,104,2,2017-11-08 21:37:00+00:00,0
261,6100878,https://github.com/MonicaTu/vlsi.git,2012-10-06 07:50:23+00:00,,MonicaTu/vlsi,Verilog,vlsi,40423,2,2018-04-29 03:31:30+00:00,2
262,8311741,https://github.com/rkrajnc/amber.git,2013-02-20 11:21:35+00:00,amber core from opencores.org,rkrajnc/amber,Verilog,amber,11424,2,2022-06-22 07:46:45+00:00,1
263,3435078,https://github.com/anstrevor/Turbo_GRAFIX.git,2012-02-13 23:02:32+00:00,GPU Project,anstrevor/Turbo_GRAFIX,Verilog,Turbo_GRAFIX,352,2,2017-10-31 11:49:08+00:00,0
264,3613302,https://github.com/go2starr/552-project.git,2012-03-03 19:59:31+00:00,,go2starr/552-project,Verilog,552-project,3972,2,2013-10-19 07:54:37+00:00,0
265,1915105,https://github.com/jeras/Terasic_DE1.git,2011-06-18 09:41:01+00:00,Demo designs for the Terasic DE1 board,jeras/Terasic_DE1,Verilog,Terasic_DE1,140,2,2013-10-13 07:47:23+00:00,0
266,4129419,https://github.com/oddball707/MIPS_Proc.git,2012-04-24 20:32:54+00:00,,oddball707/MIPS_Proc,Verilog,MIPS_Proc,200148,2,2014-02-15 13:26:58+00:00,0
267,3752464,https://github.com/inouema/pc-8001onDE0.git,2012-03-18 02:53:10+00:00,,inouema/pc-8001onDE0,Verilog,pc-8001onDE0,4872,2,2022-06-04 01:56:11+00:00,0
268,2617162,https://github.com/Spenser309/fully_pipelined_adder.git,2011-10-21 00:17:46+00:00,Fully pipelined adder,Spenser309/fully_pipelined_adder,Verilog,fully_pipelined_adder,2644,2,2020-09-29 01:40:32+00:00,0
269,2749297,https://github.com/kik/VSTTE2012.git,2011-11-10 15:14:52+00:00,VSTTE2012 competition,kik/VSTTE2012,Verilog,VSTTE2012,100,2,2021-08-16 01:00:22+00:00,0
270,1942727,https://github.com/kik/CoqExec.git,2011-06-23 16:50:47+00:00,Coq Extraction Library,kik/CoqExec,Verilog,CoqExec,108,2,2021-08-16 01:00:32+00:00,0
271,2057810,https://github.com/danielsig727/ICLab2010.git,2011-07-16 12:34:50+00:00,,danielsig727/ICLab2010,Verilog,ICLab2010,104,2,2022-01-21 15:42:47+00:00,0
272,1308898,https://github.com/ali-raheem/LetsHackStuff.com.git,2011-01-30 13:13:48+00:00,"Code from my website, mostly short snippets etc",ali-raheem/LetsHackStuff.com,Verilog,LetsHackStuff.com,3480,2,2018-11-30 12:58:36+00:00,3
273,2047449,https://github.com/tibor-electronics/pram_sram_test.git,2011-07-14 13:26:17+00:00,Verilog design to test the Papilio RAM SRAM chip,tibor-electronics/pram_sram_test,Verilog,pram_sram_test,196,2,2024-04-18 22:36:53+00:00,0
274,4773347,https://github.com/dkwingsmt/DCE12MIPS.git,2012-06-24 15:53:39+00:00,"Summer design of course ""digital current"" in 2012 at Tsinghua University. Copyright (c) 2012, MU Tong, LI Ziyi, SUN Zelei.",dkwingsmt/DCE12MIPS,Verilog,DCE12MIPS,1212,2,2013-10-15 14:35:20+00:00,0
275,8391029,https://github.com/sora/ethernet-2013.git,2013-02-24 13:33:49+00:00,blog files,sora/ethernet-2013,Verilog,ethernet-2013,423,2,2018-03-08 06:54:41+00:00,0
276,6748431,https://github.com/Zubrum/SPI-verilog.git,2012-11-18 16:18:50+00:00,Verilog,Zubrum/SPI-verilog,Verilog,SPI-verilog,1328,2,2020-11-29 00:26:03+00:00,0
277,1727437,https://github.com/ungood/fpga.git,2011-05-10 11:03:58+00:00,My experiments in FPGAs.,ungood/fpga,Verilog,fpga,232,2,2013-12-09 20:29:41+00:00,5
278,2508723,https://github.com/hadmack/UHD-Mirror.git,2011-10-04 00:02:42+00:00,The UHD drivers for USRP-family products,hadmack/UHD-Mirror,Verilog,UHD-Mirror,16897,2,2018-01-10 02:37:15+00:00,21
279,3662131,https://github.com/farhanrahman/DSDSrc.git,2012-03-08 17:03:15+00:00,,farhanrahman/DSDSrc,Verilog,DSDSrc,192,2,2023-03-05 03:56:35+00:00,0
280,6175658,https://github.com/itdaniher/ca-Lab1.git,2012-10-11 14:57:31+00:00,lab 1 for 2012's comparch class. verilog + version control >> verilog - version control,itdaniher/ca-Lab1,Verilog,ca-Lab1,184,2,2022-03-24 21:11:15+00:00,0
281,967956,https://github.com/jasonabele/ettus-fpga.git,2010-10-06 23:28:35+00:00,GitHub mirror of Ettus USRP FPGA development,jasonabele/ettus-fpga,Verilog,ettus-fpga,12616,2,2015-05-16 00:05:47+00:00,1
282,1545860,https://github.com/dagvadorj/ulach-ddfs.git,2011-03-30 11:48:13+00:00,Digital frequency synthesizer for Ulach,dagvadorj/ulach-ddfs,Verilog,ulach-ddfs,100,2,2017-10-31 11:42:29+00:00,0
283,5598720,https://github.com/terpstra/gn4124-core.git,2012-08-29 09:59:53+00:00,Genum 4124 core -- converted from subversion,terpstra/gn4124-core,Verilog,gn4124-core,14783,2,2020-09-22 07:58:30+00:00,2
284,4085523,https://github.com/Vdragon/Verilog_file_templates.git,2012-04-20 10:45:23+00:00,File templates for Verilog HDL(Hardware Discription Language),Vdragon/Verilog_file_templates,Verilog,Verilog_file_templates,100,2,2023-12-20 01:23:02+00:00,0
285,9045738,https://github.com/ribab/ece324finalmaze.git,2013-03-27 03:17:57+00:00,,ribab/ece324finalmaze,Verilog,ece324finalmaze,74984,2,2024-02-11 15:45:59+00:00,0
286,8542455,https://github.com/adamjberg/EECE381Module2.git,2013-03-03 20:55:34+00:00,,adamjberg/EECE381Module2,Verilog,EECE381Module2,28476,2,2014-08-25 17:48:27+00:00,1
287,1924140,https://github.com/kik/ICFPC2011.git,2011-06-20 15:10:21+00:00,ICFPC2011,kik/ICFPC2011,Verilog,ICFPC2011,144,2,2021-08-16 01:00:46+00:00,0
288,1399882,https://github.com/JohnOrlando/uhd_with_burx.git,2011-02-22 22:52:49+00:00,Clone of Ettus Research's UHD repository with support for Epiq Solutions' Bitshark USRP RX (BURX) daughterboard,JohnOrlando/uhd_with_burx,Verilog,uhd_with_burx,17666,2,2013-10-02 03:41:38+00:00,0
289,2915795,https://github.com/pirapira/surreal.git,2011-12-05 10:35:08+00:00,surreal numbers in Coq,pirapira/surreal,Verilog,surreal,100,2,2018-12-14 11:41:08+00:00,0
290,2530120,https://github.com/jinyier/PCHIP_PCC.git,2011-10-07 02:24:57+00:00,EE_CS,jinyier/PCHIP_PCC,Verilog,PCHIP_PCC,391,2,2014-04-29 17:10:16+00:00,1
291,8689452,https://github.com/sora/kvs_hdl.git,2013-03-10 18:27:39+00:00,A CPU-less Key-Value Store on FPGA,sora/kvs_hdl,Verilog,kvs_hdl,1617,2,2024-01-11 07:56:56+00:00,1
292,5235859,https://github.com/cziesler/Verilog-Snippets.git,2012-07-30 18:13:59+00:00,"A number of snippets of Verilog code to serve as a reminder of syntax, etc.",cziesler/Verilog-Snippets,Verilog,Verilog-Snippets,180,2,2017-06-27 07:09:14+00:00,0
293,7303543,https://github.com/pH14/Nexys-3-Starter-Files.git,2012-12-24 06:45:43+00:00,Starter file + drivers for the Digilent Nexys 3 / Xilinx Spartan-6 FPGA board,pH14/Nexys-3-Starter-Files,Verilog,Nexys-3-Starter-Files,108,2,2023-06-16 02:02:27+00:00,0
294,3450675,https://github.com/yone2/serio.git,2012-02-15 15:30:14+00:00,大江戸からくり人形をメイドロボに改造するプロジェクト,yone2/serio,Verilog,serio,120,2,2013-10-07 20:36:50+00:00,0
295,3763181,https://github.com/badrobit/FPGA-Treadmill-Controller.git,2012-03-19 11:32:34+00:00,A Verilog HDL Treadmill Controller,badrobit/FPGA-Treadmill-Controller,Verilog,FPGA-Treadmill-Controller,1324,2,2022-06-05 08:37:36+00:00,0
296,3140187,https://github.com/leaflabs/hdl.git,2012-01-09 21:22:54+00:00,"For HDL files, FPGA cores etc.",leaflabs/hdl,Verilog,hdl,7184,2,2019-02-05 14:06:15+00:00,2
297,3055658,https://github.com/jwcxz/peq.git,2011-12-27 08:46:16+00:00,Parametric Equalizer for FPGAs,jwcxz/peq,Verilog,peq,3072,2,2015-07-21 09:51:21+00:00,1
298,8856351,https://github.com/jackcarrozzo/iqmod.git,2013-03-18 14:41:40+00:00,Verilog IQ modulation and local osc synthesis,jackcarrozzo/iqmod,Verilog,iqmod,1240,2,2019-08-24 00:16:06+00:00,0
299,8946207,https://github.com/xfguo/ethernet_tri_mode.git,2013-03-22 06:25:06+00:00,10/100/1000 Mbps Tri-Mode Ethernet MAC clone from OpenCores.org,xfguo/ethernet_tri_mode,Verilog,ethernet_tri_mode,1128,2,2024-09-20 08:12:47+00:00,1
300,609081,https://github.com/teamname/vgatest.git,2010-04-13 21:00:58+00:00,,teamname/vgatest,Verilog,vgatest,4264,2,2023-11-10 14:00:46+00:00,1
301,8965775,https://github.com/srijanshetty/ALU.git,2013-03-23 04:24:17+00:00,A simple ALU created in Verilog as a part of Project work in CS220: Computer Organization,srijanshetty/ALU,Verilog,ALU,142,2,2018-05-09 09:59:38+00:00,1
302,3515705,https://github.com/seckermann/hirnrender.git,2012-02-22 15:16:31+00:00,,seckermann/hirnrender,Verilog,hirnrender,53600,2,2021-09-29 06:46:06+00:00,0
303,3425281,https://github.com/dirjud/Nitro-Parts-lib-HostInterface.git,2012-02-12 22:33:35+00:00,Host Interface for Nitro Parts,dirjud/Nitro-Parts-lib-HostInterface,Verilog,Nitro-Parts-lib-HostInterface,148,2,2022-07-27 02:40:26+00:00,1
304,2980779,https://github.com/grindars/bfcore.git,2011-12-14 15:26:00+00:00,Simple Brainfuck core in Verilog,grindars/bfcore,Verilog,bfcore,120,2,2021-12-31 13:38:11+00:00,0
305,4568590,https://github.com/CospanDesign/olympus.git,2012-06-06 03:59:17+00:00,FPGA Software development environment,CospanDesign/olympus,Verilog,olympus,2870,2,2020-04-14 00:51:16+00:00,2
306,5922409,https://github.com/ineganov/flight_control.git,2012-09-23 13:45:24+00:00,,ineganov/flight_control,Verilog,flight_control,152,2,2022-03-15 23:16:55+00:00,0
307,7621151,https://github.com/sjdavies/minimoog.git,2013-01-15 08:18:38+00:00,FPGA simulation of the classic MiniMoog analog synthesiser.,sjdavies/minimoog,Verilog,minimoog,349,2,2024-09-12 23:41:13+00:00,1
308,3330819,https://github.com/markschultz/dlx.git,2012-02-02 01:15:27+00:00,dlx verilog,markschultz/dlx,Verilog,dlx,116,2,2019-11-15 20:13:34+00:00,0
309,3425236,https://github.com/dirjud/Nitro-Parts-lib-I2C.git,2012-02-12 22:27:17+00:00,I2C Library for Nitro Parts,dirjud/Nitro-Parts-lib-I2C,Verilog,Nitro-Parts-lib-I2C,27,2,2022-07-27 02:38:31+00:00,1
310,7280226,https://github.com/jeff-grindel/VLSI_Adder.git,2012-12-21 22:51:11+00:00,Verilog Code used to synthesis different implmentation of adders,jeff-grindel/VLSI_Adder,Verilog,VLSI_Adder,1359,2,2019-08-31 06:54:59+00:00,3
311,2469241,https://github.com/txa/g52ifr.git,2011-09-27 17:20:52+00:00,,txa/g52ifr,Verilog,g52ifr,320,2,2014-06-08 15:46:07+00:00,0
312,543792,https://github.com/teamname/vga.git,2010-03-03 00:17:28+00:00,vga,teamname/vga,Verilog,vga,11740,2,2017-10-31 11:43:18+00:00,0
313,681343,https://github.com/mzp/cpdt.git,2010-05-23 03:05:36+00:00,,mzp/cpdt,Verilog,cpdt,312,2,2016-06-18 19:59:56+00:00,0
314,3822935,https://github.com/sora/jenkins-hash.git,2012-03-25 07:32:43+00:00,Jenkins hash function in Verilog-HDL,sora/jenkins-hash,Verilog,jenkins-hash,112,2,2024-06-19 22:53:31+00:00,0
315,3297292,https://github.com/J2J2/totw.git,2012-01-29 13:44:03+00:00,,J2J2/totw,Verilog,totw,127,2,2014-05-02 01:30:04+00:00,0
316,3695454,https://github.com/aroerina/My-Verilog-small-modules.git,2012-03-12 13:41:52+00:00,Verilog small modules,aroerina/My-Verilog-small-modules,Verilog,My-Verilog-small-modules,11,2,2018-04-02 00:44:07+00:00,0
317,495488,https://github.com/cubedice/8bitbrains.git,2010-01-30 22:12:10+00:00,FPGA code for 8 bit guitar,cubedice/8bitbrains,Verilog,8bitbrains,80744,2,2015-12-02 09:14:27+00:00,0
318,1319513,https://github.com/vlqk/uhd-8bit.git,2011-02-02 06:56:22+00:00,UHD 8 bit sampling support,vlqk/uhd-8bit,Verilog,uhd-8bit,15428,2,2017-10-31 11:46:56+00:00,0
319,553395,https://github.com/teamname/mipstest.git,2010-03-09 00:58:43+00:00,testing for mipsdp,teamname/mipstest,Verilog,mipstest,5212,2,2012-12-14 02:07:20+00:00,0
320,5101442,https://github.com/Arseni/Hostbus-Wishbone-Gateway.git,2012-07-18 20:25:59+00:00,This is a simple gateway between widely spread host bus und the oc wishbone bus,Arseni/Hostbus-Wishbone-Gateway,Verilog,Hostbus-Wishbone-Gateway,104,2,2019-04-24 08:52:04+00:00,1
321,1299915,https://github.com/claireabu/Factotum.git,2011-01-27 18:12:18+00:00,,claireabu/Factotum,Verilog,Factotum,42251,2,2023-04-28 08:57:34+00:00,1
322,4052512,https://github.com/benderamp/verilog-basics.git,2012-04-17 13:03:25+00:00,verilog basic examples,benderamp/verilog-basics,Verilog,verilog-basics,94,2,2013-10-03 19:02:51+00:00,5
323,3405339,https://github.com/ska-sa/roach1_test_gateware.git,2012-02-10 07:52:00+00:00,,ska-sa/roach1_test_gateware,Verilog,roach1_test_gateware,20424,2,2013-12-15 12:00:46+00:00,0
324,3042205,https://github.com/barosl/inkulator.git,2011-12-23 20:41:51+00:00,"A simple computer architecture written in Verilog, based on Altera DE2-70.",barosl/inkulator,Verilog,inkulator,110,2,2014-03-13 12:22:27+00:00,0
325,3560424,https://github.com/PeteHemery/Arms-Race-Code.git,2012-02-27 13:04:32+00:00,Embedded Co-Design (VHDL & C) 2011-2012,PeteHemery/Arms-Race-Code,Verilog,Arms-Race-Code,16204,2,2019-03-12 16:12:00+00:00,0
326,3724069,https://github.com/intervigilium/cs259-or32-orpsocv2.git,2012-03-15 01:12:41+00:00,UCLA Winter 2012 CS259 OpenRISC SoC v2,intervigilium/cs259-or32-orpsocv2,Verilog,cs259-or32-orpsocv2,2168,2,2019-12-04 03:01:04+00:00,3
327,1595994,https://github.com/wjzz/PumpingLemma.git,2011-04-10 19:33:37+00:00,A formalization of the pumping lemma for regular languages in Coq,wjzz/PumpingLemma,Verilog,PumpingLemma,92,2,2022-02-22 21:03:06+00:00,1
328,1694840,https://github.com/leffuy/Old-Hackers-Unite.git,2011-05-03 05:45:48+00:00,,leffuy/Old-Hackers-Unite,Verilog,Old-Hackers-Unite,292,2,2014-02-09 17:35:58+00:00,0
329,4781423,https://github.com/omega-photonics/dragon-firmware.git,2012-06-25 12:34:23+00:00,KNJN Dragon firmware,omega-photonics/dragon-firmware,Verilog,dragon-firmware,43591,2,2013-12-17 08:38:03+00:00,0
330,582226,https://github.com/alise/constructions.git,2010-03-27 14:57:44+00:00,A library for Coq.,alise/constructions,Verilog,constructions,88,2,2014-04-27 12:20:04+00:00,0
331,6104667,https://github.com/mertcetin/Basic-ATME-HW.git,2012-10-06 16:48:57+00:00,Verilog RTL for Basic Implementation of ATME (Adaptive True Motion Estimation) Hardware,mertcetin/Basic-ATME-HW,Verilog,Basic-ATME-HW,3852,2,2022-05-31 22:17:41+00:00,1
332,7234782,https://github.com/kristianpaul/j1soc.git,2012-12-19 04:05:13+00:00,j1soc,kristianpaul/j1soc,Verilog,j1soc,128,2,2021-05-13 19:05:03+00:00,0
333,6983467,https://github.com/karlshi419/Overclocking.git,2012-12-03 14:24:21+00:00,,karlshi419/Overclocking,Verilog,Overclocking,2652,2,2022-06-05 08:53:35+00:00,1
334,3571247,https://github.com/Lampus/orpsoc.git,2012-02-28 13:27:44+00:00,orpsoc port to terasic DE0 board,Lampus/orpsoc,Verilog,orpsoc,3740,1,2013-10-09 00:59:30+00:00,4
335,6104765,https://github.com/mertcetin/ATME-HW-Rotating-UW.git,2012-10-06 16:59:09+00:00,Verilog RTL for ATME (Adaptive True Motion Estimation) with rotating UW (Update Window) Hardware,mertcetin/ATME-HW-Rotating-UW,Verilog,ATME-HW-Rotating-UW,3856,1,2022-05-31 22:15:10+00:00,0
336,6730507,https://github.com/sarahemm/strichlux_core.git,2012-11-17 00:52:35+00:00,StrichLux CORE FPGA Firmware,sarahemm/strichlux_core,Verilog,strichlux_core,124,1,2014-02-08 00:20:40+00:00,0
337,8496109,https://github.com/dannycyh/module2.git,2013-03-01 06:56:53+00:00,,dannycyh/module2,Verilog,module2,72456,1,2017-01-17 08:30:01+00:00,3
338,8674130,https://github.com/jwcxz/bt.git,2013-03-09 18:26:19+00:00,A hardware beatracker and tempo estimator,jwcxz/bt,Verilog,bt,14684,1,2014-05-22 15:29:23+00:00,0
339,2471171,https://github.com/ziman/ecomp.git,2011-09-27 22:19:43+00:00,A simple certified expression compiler (Coq),ziman/ecomp,Verilog,ecomp,116,1,2013-10-22 00:39:11+00:00,0
340,893150,https://github.com/teamdragonforce/ac97.git,2010-09-07 08:44:29+00:00,AC'97 test project (lab2),teamdragonforce/ac97,Verilog,ac97,2480,1,2013-10-30 18:42:23+00:00,1
341,2034501,https://github.com/bhangra/delay_tester.git,2011-07-12 06:17:31+00:00,netfpga latency tester,bhangra/delay_tester,Verilog,delay_tester,1840,1,2013-11-13 07:17:06+00:00,0
342,1331501,https://github.com/terman/bhiv.git,2011-02-05 13:44:20+00:00,Soft mulitcore,terman/bhiv,Verilog,bhiv,164,1,2013-10-03 22:50:47+00:00,2
343,1906240,https://github.com/kelleyvanevert/studie-bb-windmolen.git,2011-06-16 15:14:30+00:00,,kelleyvanevert/studie-bb-windmolen,Verilog,studie-bb-windmolen,316,1,2014-05-12 10:17:54+00:00,0
344,2014744,https://github.com/gcross/AxiomatizePauliQEC.git,2011-07-07 21:24:26+00:00,An experiment at axiomatizing error correction with Pauli operators.,gcross/AxiomatizePauliQEC,Verilog,AxiomatizePauliQEC,104,1,2014-04-25 01:16:31+00:00,0
345,2715686,https://github.com/bolbenes/ELEC222-coprocesseur_flottant.git,2011-11-05 15:07:26+00:00,,bolbenes/ELEC222-coprocesseur_flottant,Verilog,ELEC222-coprocesseur_flottant,13140,1,2013-10-10 00:20:47+00:00,1
346,2727873,https://github.com/blackstrype/floatcopro.git,2011-11-07 17:32:10+00:00,Coprocesseur Flottante,blackstrype/floatcopro,Verilog,floatcopro,524,1,2021-03-25 11:07:35+00:00,0
347,3964636,https://github.com/bryanbcheng/EE108B-Kyoto.git,2012-04-08 14:03:53+00:00,,bryanbcheng/EE108B-Kyoto,Verilog,EE108B-Kyoto,968,1,2013-11-07 04:37:11+00:00,0
348,5445140,https://github.com/metanest/npc74181.git,2012-08-16 22:04:00+00:00,npc74181,metanest/npc74181,Verilog,npc74181,111,1,2015-08-31 13:08:26+00:00,1
349,6408494,https://github.com/rlopes85/Iterative_multiplicator.git,2012-10-26 18:28:41+00:00,Verilog module to do multiplications interactively  ,rlopes85/Iterative_multiplicator,Verilog,Iterative_multiplicator,128,1,2023-04-28 11:52:26+00:00,0
350,6332481,https://github.com/michalbelka/Systems-project.git,2012-10-22 09:27:51+00:00,So here are all code files that are related to working PC to MBED to (FPGA to (MOTOR and SERVO) and SENSORS),michalbelka/Systems-project,Verilog,Systems-project,86677,1,2020-03-21 10:26:06+00:00,1
351,812387,https://github.com/x86driver/ccir656.git,2010-08-02 14:22:09+00:00,CCIR656 output for verilog,x86driver/ccir656,Verilog,ccir656,96,1,2013-10-07 20:03:10+00:00,0
352,863677,https://github.com/shiori/epip.git,2010-08-26 09:35:07+00:00,gppip,shiori/epip,Verilog,epip,12780,1,2013-10-18 07:07:01+00:00,0
353,2825862,https://github.com/chchen/Q-Flop-Pipeline-Modules.git,2011-11-22 06:38:18+00:00,Using Q-Modules to Implement Asynchronous Pipeline Stages,chchen/Q-Flop-Pipeline-Modules,Verilog,Q-Flop-Pipeline-Modules,112,1,2020-02-05 22:32:09+00:00,0
354,4513530,https://github.com/riveridea/uhd.git,2012-05-31 22:08:45+00:00,my own uhd,riveridea/uhd,Verilog,uhd,19056,1,2013-10-19 07:53:26+00:00,0
355,6321005,https://github.com/hellamps/3dparty-opencores-sdr-ctrl.git,2012-10-21 14:05:16+00:00,8/16/32 bit SDRAM Controller,hellamps/3dparty-opencores-sdr-ctrl,Verilog,3dparty-opencores-sdr-ctrl,6132,1,2024-09-20 08:10:55+00:00,1
356,9014212,https://github.com/kazuochi/pipelined-CPU.git,2013-03-25 19:34:00+00:00,,kazuochi/pipelined-CPU,Verilog,pipelined-CPU,164,1,2014-05-05 12:11:19+00:00,0
357,5322562,https://github.com/nramadas/Senior-Design-1-Architecture.git,2012-08-07 02:39:54+00:00,A microprocessor built in verilog code,nramadas/Senior-Design-1-Architecture,Verilog,Senior-Design-1-Architecture,3448,1,2023-10-18 23:06:33+00:00,0
358,6104791,https://github.com/mertcetin/ATME-HW-Rotating-UW-SW.git,2012-10-06 17:03:01+00:00,Verilog RTL for ATME (Adaptive True Motion Estimation) with rotating UW (Update Window) and SW (Search Window) Hardware,mertcetin/ATME-HW-Rotating-UW-SW,Verilog,ATME-HW-Rotating-UW-SW,3864,1,2022-05-31 22:11:59+00:00,0
359,6117162,https://github.com/ineganov/cpu_3.git,2012-10-07 22:48:19+00:00,a simple testbench,ineganov/cpu_3,Verilog,cpu_3,132,1,2022-03-15 23:17:07+00:00,0
360,3567574,https://github.com/apstndb/typing.git,2012-02-28 03:13:43+00:00,FPGA Typing Game for DE0,apstndb/typing,Verilog,typing,144,1,2013-12-04 10:15:13+00:00,0
361,1177754,https://github.com/max7255/FPGA-Analyzer.git,2010-12-17 17:18:58+00:00,Verlilog tasks,max7255/FPGA-Analyzer,Verilog,FPGA-Analyzer,14680,1,2013-11-30 10:34:01+00:00,0
362,1167932,https://github.com/loicp/coq.git,2010-12-14 12:41:39+00:00,coqcode,loicp/coq,Verilog,coq,184,1,2013-10-06 07:50:16+00:00,0
363,1180173,https://github.com/iori-yja/VisualSynth.git,2010-12-18 17:58:36+00:00,Hardware Synthesizer with Visual sight.,iori-yja/VisualSynth,Verilog,VisualSynth,5856,1,2012-12-16 03:15:59+00:00,0
364,796594,https://github.com/x86driver/clock.git,2010-07-25 14:38:48+00:00,clock simulation for verilog,x86driver/clock,Verilog,clock,88,1,2014-02-23 09:35:02+00:00,0
365,2119172,https://github.com/pszostek/VHDL-test-pack.git,2011-07-28 15:37:13+00:00,Set of small programs used as input to Icarus Verilog's vhdlpp,pszostek/VHDL-test-pack,Verilog,VHDL-test-pack,132,1,2013-01-03 23:22:08+00:00,0
366,2753258,https://github.com/ranha/VSTTE-Prob1.git,2011-11-11 02:21:05+00:00,,ranha/VSTTE-Prob1,Verilog,VSTTE-Prob1,92,1,2013-12-21 22:34:13+00:00,0
367,958727,https://github.com/amiller/cot6410coq.git,2010-10-03 17:38:48+00:00,computability models and theorems in coq,amiller/cot6410coq,Verilog,cot6410coq,136,1,2014-05-28 01:37:57+00:00,0
368,1199360,https://github.com/huitseeker/nbe.git,2010-12-26 23:00:22+00:00,Normalization by evaluation in Coq,huitseeker/nbe,Verilog,nbe,232,1,2023-01-28 17:44:54+00:00,0
369,1641937,https://github.com/jeras/ecs8.git,2011-04-20 18:48:50+00:00,projects related to the ECS8 board,jeras/ecs8,Verilog,ecs8,228,1,2013-12-09 11:19:56+00:00,0
370,1257121,https://github.com/pirapira/CLTT.git,2011-01-15 07:21:03+00:00,,pirapira/CLTT,Verilog,CLTT,96,1,2013-10-22 17:21:39+00:00,0
371,3687239,https://github.com/styxyang/bst-cpu.git,2012-03-11 14:34:34+00:00,,styxyang/bst-cpu,Verilog,bst-cpu,116,1,2016-05-10 05:20:05+00:00,0
372,3435766,https://github.com/libertyofandi/Capstone-ECC-Project.git,2012-02-14 00:46:22+00:00,Capstone-ECC-Project,libertyofandi/Capstone-ECC-Project,Verilog,Capstone-ECC-Project,69,1,2013-12-07 17:44:56+00:00,0
373,3896501,https://github.com/CS3300/4211-HW-7.git,2012-04-02 00:46:47+00:00,Just for versioning in case i break something,CS3300/4211-HW-7,Verilog,4211-HW-7,14688,1,2014-03-03 18:14:39+00:00,0
374,3550695,https://github.com/inouema/pc-8001on1chipmsx.git,2012-02-26 08:16:40+00:00,Implement pc-8001 to 1chipmsx,inouema/pc-8001on1chipmsx,Verilog,pc-8001on1chipmsx,10220,1,2014-03-24 04:01:16+00:00,0
375,3499674,https://github.com/bgamari/pandadaq-test.git,2012-02-21 01:30:23+00:00,Test firmware for PandaDAQ,bgamari/pandadaq-test,Verilog,pandadaq-test,96,1,2013-10-20 21:39:22+00:00,0
376,6445210,https://github.com/jceipek/vALU.git,2012-10-29 18:10:59+00:00,A reduced-instruction ALU for a 32-bit MIPS CPU in Verilog.,jceipek/vALU,Verilog,vALU,684,1,2022-04-17 19:00:44+00:00,0
377,2370053,https://github.com/endyson/Sept-13-2011.git,2011-09-12 08:52:13+00:00,,endyson/Sept-13-2011,Verilog,Sept-13-2011,1488,1,2013-12-14 01:47:24+00:00,0
378,1835228,https://github.com/hjyang/TSPC-FPGA.git,2011-06-02 02:26:32+00:00,FPGA　project on Trusted Storage,hjyang/TSPC-FPGA,Verilog,TSPC-FPGA,3356,1,2023-05-27 23:55:52+00:00,0
379,2046280,https://github.com/grafdan/Queens-Problem-in-Verilog.git,2011-07-14 07:24:29+00:00,FPGA Project for Xilinx Spartan3 Starter Boards,grafdan/Queens-Problem-in-Verilog,Verilog,Queens-Problem-in-Verilog,1936,1,2013-10-16 08:00:05+00:00,0
380,2046318,https://github.com/grafdan/Mandelbrot-Set-in-Verilog.git,2011-07-14 07:35:38+00:00,FPGA Project for Xilinx Spartan3 Starter Boards to print the Mandelbrot Set using the VGA-Output,grafdan/Mandelbrot-Set-in-Verilog,Verilog,Mandelbrot-Set-in-Verilog,2684,1,2017-04-11 12:56:33+00:00,1
381,1241590,https://github.com/x86driver/armcpu.git,2011-01-11 13:17:23+00:00,A simple CPU runs ARM instructions,x86driver/armcpu,Verilog,armcpu,92,1,2013-10-14 17:39:03+00:00,0
382,7871887,https://github.com/reishka/cs385-finalProject.git,2013-01-28 15:03:00+00:00,Final Group Project for CS385,reishka/cs385-finalProject,Verilog,cs385-finalProject,10327,1,2014-05-07 06:30:43+00:00,2
383,6204355,https://github.com/linuxlizard/verilog.git,2012-10-13 15:29:47+00:00,verilog homework,linuxlizard/verilog,Verilog,verilog,289,1,2015-01-09 14:21:30+00:00,1
384,8098097,https://github.com/kevinlinger/ECE4440.git,2013-02-08 17:47:34+00:00,TeamShi,kevinlinger/ECE4440,Verilog,ECE4440,51052,1,2017-05-07 04:41:02+00:00,0
385,3597763,https://github.com/gnychis/gnuradio_tools.git,2012-03-02 00:38:26+00:00,,gnychis/gnuradio_tools,Verilog,gnuradio_tools,4500,1,2014-06-22 01:11:18+00:00,1
386,2545909,https://github.com/pranjalv123/TheoryOfNumbers_Proof.git,2011-10-10 04:02:59+00:00,"Automated proof library for ""An Introduction to the Theory of Numbers"" (Niven et al.)",pranjalv123/TheoryOfNumbers_Proof,Verilog,TheoryOfNumbers_Proof,132,1,2013-11-05 09:12:11+00:00,0
387,2844532,https://github.com/sbussa/ADC5G.git,2011-11-24 16:09:28+00:00,Testing ADC5g,sbussa/ADC5G,Verilog,ADC5G,7580,1,2023-01-12 18:38:21+00:00,0
388,4617448,https://github.com/kuriatoru/term.git,2012-06-10 18:56:52+00:00,Hardware FPGA terminal,kuriatoru/term,Verilog,term,100,1,2014-04-04 09:03:06+00:00,1
389,822876,https://github.com/cha0s-repo/EDA.git,2010-08-07 07:55:05+00:00,QuartusII Project for ALTERA CYCLONEIII_EP3C16Q240 FPGA dev board,cha0s-repo/EDA,Verilog,EDA,104,1,2013-10-07 04:24:27+00:00,0
390,1840016,https://github.com/kielfriedt/ece472.git,2011-06-02 23:50:07+00:00,Verilog programs,kielfriedt/ece472,Verilog,ece472,128,1,2013-11-24 12:51:21+00:00,0
391,3802197,https://github.com/bibo88/Diploma.git,2012-03-22 20:47:59+00:00,,bibo88/Diploma,Verilog,Diploma,4540,1,2014-05-22 10:10:01+00:00,0
392,6730253,https://github.com/sarahemm/strichlux_io-spi.git,2012-11-17 00:18:35+00:00,StrichLux IO-SPI CPLD Firmware,sarahemm/strichlux_io-spi,Verilog,strichlux_io-spi,124,1,2013-10-03 20:37:27+00:00,0
393,7005071,https://github.com/EliteSoba/EE201.git,2012-12-04 18:51:25+00:00,EE 201 Final Project,EliteSoba/EE201,Verilog,EE201,25144,1,2022-12-31 03:38:29+00:00,0
394,5075884,https://github.com/ystm622/verilog-test.git,2012-07-17 01:34:54+00:00,,ystm622/verilog-test,Verilog,verilog-test,632,1,2013-10-31 20:20:03+00:00,0
395,3598046,https://github.com/sevikkk/robopanda.git,2012-03-02 01:25:42+00:00,Robopanda cartridge emulator and tools. FPGA based hardware emulator included.,sevikkk/robopanda,Verilog,robopanda,336,1,2014-05-07 01:36:15+00:00,0
396,3753749,https://github.com/nulpoet/verilog_neurocrypt.git,2012-03-18 08:41:55+00:00,,nulpoet/verilog_neurocrypt,Verilog,verilog_neurocrypt,100,1,2013-12-12 18:09:51+00:00,0
397,3777084,https://github.com/mercurycc/procproj.git,2012-03-20 16:05:23+00:00,,mercurycc/procproj,Verilog,procproj,312,1,2013-10-19 15:34:35+00:00,0
398,3424170,https://github.com/dirjud/Nitro-Parts-BrooksEE-UXN1230.git,2012-02-12 19:42:31+00:00,UXN1230 Data Acquistion Board Project,dirjud/Nitro-Parts-BrooksEE-UXN1230,Verilog,Nitro-Parts-BrooksEE-UXN1230,148,1,2015-02-04 00:30:37+00:00,1
399,3464794,https://github.com/kmurray/dv_stab.git,2012-02-16 22:39:31+00:00,Real Time Digital Video Stabilization project for ECE532S 2012 at the Univeristy of Toronto,kmurray/dv_stab,Verilog,dv_stab,23732,1,2017-05-11 12:37:24+00:00,6
400,7983662,https://github.com/rkernan/FPGA-Processor-Simulator.git,2013-02-02 23:38:28+00:00,,rkernan/FPGA-Processor-Simulator,Verilog,FPGA-Processor-Simulator,8276,1,2018-04-13 10:07:24+00:00,0
401,957434,https://github.com/bwhite/coq-confuse.git,2010-10-02 22:54:01+00:00,,bwhite/coq-confuse,Verilog,coq-confuse,112,1,2013-11-28 03:50:54+00:00,0
402,1113476,https://github.com/bcr/Blake_Red_Flashing_LED.git,2010-11-26 00:45:12+00:00,Sample minimal VHDL project,bcr/Blake_Red_Flashing_LED,Verilog,Blake_Red_Flashing_LED,92,1,2014-02-11 01:36:39+00:00,0
403,1389387,https://github.com/iori-yja/PixcelExtracter.git,2011-02-20 15:03:55+00:00,"PixcelExtracter for Altera CPLDs, with rgb=444 formatted camera.",iori-yja/PixcelExtracter,Verilog,PixcelExtracter,8124,1,2012-12-24 20:06:07+00:00,1
404,7065488,https://github.com/pkpio/Greed4Speed.git,2012-12-08 08:20:17+00:00,Greed4Speed - A car racing game coded on a de0nano fpga using graphical lcd and gsensor,pkpio/Greed4Speed,Verilog,Greed4Speed,35024,1,2015-03-02 01:08:21+00:00,1
405,3914305,https://github.com/ptracton/fpga_dev_kit.git,2012-04-03 03:28:02+00:00,FPGA Development Kit,ptracton/fpga_dev_kit,Verilog,fpga_dev_kit,584,1,2016-10-28 12:41:12+00:00,0
406,8466636,https://github.com/allenhsin/ThermalSimulator.git,2013-02-27 22:07:57+00:00,A MIT ISG Project,allenhsin/ThermalSimulator,Verilog,ThermalSimulator,15532,1,2015-12-09 08:01:33+00:00,0
407,3955100,https://github.com/erosen/Verilog_Processor.git,2012-04-07 02:01:45+00:00,Assignment for Computer Architecture in creating a 32 Bit Verilog Processor,erosen/Verilog_Processor,Verilog,Verilog_Processor,148,1,2018-04-25 15:36:56+00:00,0
408,2360157,https://github.com/wires/coqlab.git,2011-09-10 09:05:25+00:00,random coq snippets,wires/coqlab,Verilog,coqlab,100,1,2015-01-11 06:53:50+00:00,0
409,2229556,https://github.com/bonotake/Allegories.git,2011-08-18 18:25:19+00:00,Definition of Allegories,bonotake/Allegories,Verilog,Allegories,96,1,2013-10-15 21:32:32+00:00,0
410,3188769,https://github.com/donnaware/TabX1.git,2012-01-16 07:38:24+00:00,Light weight low cost Linux based tablet computer,donnaware/TabX1,Verilog,TabX1,1544,1,2013-10-10 00:24:00+00:00,1
411,2684835,https://github.com/LouisJChiu/dclab_exp3.git,2011-11-01 01:01:56+00:00,NTU dclab experiment 3 source code,LouisJChiu/dclab_exp3,Verilog,dclab_exp3,74,1,2015-04-17 14:56:41+00:00,0
412,1984774,https://github.com/clq/Verilog-Countdown-Game.git,2011-07-01 18:31:13+00:00,,clq/Verilog-Countdown-Game,Verilog,Verilog-Countdown-Game,112,1,2014-03-26 17:41:26+00:00,0
413,8293895,https://github.com/gtarawneh/simpnoc.git,2013-02-19 16:09:59+00:00,Simple Parameterizable Network-on-Chip,gtarawneh/simpnoc,Verilog,simpnoc,2567,1,2022-06-28 09:36:23+00:00,2
414,6929423,https://github.com/gregnazario/1942_arcade.git,2012-11-29 22:11:19+00:00,FPGA 1942 arcade game for 18-545 capstone project,gregnazario/1942_arcade,Verilog,1942_arcade,160,1,2024-10-17 19:49:20+00:00,0
415,3488786,https://github.com/yunxing/Final.git,2012-02-19 22:07:44+00:00,,yunxing/Final,Verilog,Final,235,1,2014-01-27 01:00:00+00:00,0
416,6400386,https://github.com/bunnie/kovan_sd.git,2012-10-26 07:55:09+00:00,Kovan FPGA design for SD tap,bunnie/kovan_sd,Verilog,kovan_sd,1130,1,2022-01-29 23:38:32+00:00,1
417,7809838,https://github.com/ams2378/ELEN6321.git,2013-01-24 23:46:52+00:00,,ams2378/ELEN6321,Verilog,ELEN6321,988148,1,2019-06-17 09:15:47+00:00,1
418,876798,https://github.com/araisrobo/subsoc_or1200.git,2010-09-01 05:38:21+00:00,Customized OR1200 for subsoc,araisrobo/subsoc_or1200,Verilog,subsoc_or1200,2110,1,2015-06-03 13:57:48+00:00,1
419,1884985,https://github.com/2011FallUConnCSE2102/CSE2102DLsim.git,2011-06-12 15:41:05+00:00,digital logic simulator,2011FallUConnCSE2102/CSE2102DLsim,Verilog,CSE2102DLsim,528,1,2013-01-03 16:48:04+00:00,0
420,1320339,https://github.com/loicp/enseignement.git,2011-02-02 13:29:29+00:00,,loicp/enseignement,Verilog,enseignement,1368,1,2013-10-27 08:03:13+00:00,0
421,2635135,https://github.com/jnarboux/GCS.git,2011-10-24 09:17:36+00:00,Geometric constraint systems in Coq,jnarboux/GCS,Verilog,GCS,82,1,2013-11-01 16:45:07+00:00,0
422,8171160,https://github.com/flowermonkey/447.git,2013-02-13 01:27:25+00:00,Repository for 447 ,flowermonkey/447,Verilog,447,8452,1,2019-07-14 20:21:50+00:00,1
423,7148204,https://github.com/wuzeyou/jekyll_demo.git,2012-12-13 12:55:02+00:00,,wuzeyou/jekyll_demo,Verilog,jekyll_demo,79,1,2022-06-22 19:37:53+00:00,0
424,6659336,https://github.com/jceipek/Turboencabulator-Core.git,2012-11-12 19:42:47+00:00,A CPU in behavioral verilog,jceipek/Turboencabulator-Core,Verilog,Turboencabulator-Core,16720,1,2022-04-17 18:59:34+00:00,0
425,5424458,https://github.com/adox/Verilog-UART.git,2012-08-15 09:53:07+00:00,Verilog UART Module,adox/Verilog-UART,Verilog,Verilog-UART,283,1,2020-04-22 03:00:11+00:00,5
426,7543272,https://github.com/molohov/gpu2.git,2013-01-10 15:23:57+00:00,Some project.,molohov/gpu2,Verilog,gpu2,21324,1,2016-11-11 09:20:49+00:00,1
427,1861548,https://github.com/glug/coq-classtests.git,2011-06-07 19:13:08+00:00,"coq type classes for abstract objects, and some day parser combinators",glug/coq-classtests,Verilog,coq-classtests,148,1,2015-06-14 19:46:12+00:00,2
428,655756,https://github.com/orbekk/mjollnir.git,2010-05-07 22:39:47+00:00,Thor's Hammer,orbekk/mjollnir,Verilog,mjollnir,144,1,2013-12-03 12:02:56+00:00,0
429,1029008,https://github.com/mgolokhov/autohdl.git,2010-10-27 15:27:57+00:00,Automatization utilities for HDL projects,mgolokhov/autohdl,Verilog,autohdl,907,1,2017-04-19 20:24:15+00:00,0
430,1632807,https://github.com/pilki/OCertif.git,2011-04-18 21:41:34+00:00,Proving the OCaml standard library with CFML,pilki/OCertif,Verilog,OCertif,100,1,2014-02-28 09:46:53+00:00,0
431,2678349,https://github.com/hrshygoodness/EE108B.git,2011-10-31 02:45:25+00:00,,hrshygoodness/EE108B,Verilog,EE108B,506,1,2013-10-28 08:38:12+00:00,1
432,2304421,https://github.com/nachtluce/3710-Project.git,2011-08-31 21:58:08+00:00,Project for 3710,nachtluce/3710-Project,Verilog,3710-Project,8800,1,2014-06-21 07:26:01+00:00,1
433,3152954,https://github.com/krystian-wojtas/FPGAScoreBoard.git,2012-01-11 10:48:02+00:00,Game score received by rs232 is written to flash memory and returned back if needed,krystian-wojtas/FPGAScoreBoard,Verilog,FPGAScoreBoard,189,1,2013-07-09 12:56:41+00:00,1
434,3383478,https://github.com/RaabsIn513/quartus_workspace.git,2012-02-08 02:14:16+00:00,quartus_workspace - my VHDL and Verilog HDL designs and assignments for the DE-0 board,RaabsIn513/quartus_workspace,Verilog,quartus_workspace,182656,1,2013-01-07 19:07:16+00:00,0
435,3409650,https://github.com/fallen/milkymist-mmu-simulation.git,2012-02-10 18:12:34+00:00,Milkymist MMU simulation project,fallen/milkymist-mmu-simulation,Verilog,milkymist-mmu-simulation,288,1,2013-10-30 08:09:43+00:00,0
436,6331982,https://github.com/hellamps/bt656vga-de0.git,2012-10-22 08:49:41+00:00,Display ITU.BT656 stream on Terasic DE0 devboard,hellamps/bt656vga-de0,Verilog,bt656vga-de0,112,1,2024-07-22 09:20:42+00:00,0
437,7492331,https://github.com/michaelrbock/verilog-minesweeper-solver.git,2013-01-08 00:04:41+00:00,:bomb: A Minesweeper AI written in Verilog HDL,michaelrbock/verilog-minesweeper-solver,Verilog,verilog-minesweeper-solver,120,1,2023-03-27 21:38:49+00:00,0
438,8215674,https://github.com/thin-layer/helix_4_verilog_resources.git,2013-02-15 09:31:58+00:00,Support material for the helix_4 FPGA Module,thin-layer/helix_4_verilog_resources,Verilog,helix_4_verilog_resources,408,1,2014-05-25 11:31:52+00:00,0
439,4135914,https://github.com/brlin-tw/NTOU_Digital_Logic_Lab_Opensource_Project.git,2012-04-25 11:41:49+00:00,NTOU_Digital_Logic_Lab_Opensource_Project,brlin-tw/NTOU_Digital_Logic_Lab_Opensource_Project,Verilog,NTOU_Digital_Logic_Lab_Opensource_Project,4932,1,2017-03-21 05:50:25+00:00,0
440,4179653,https://github.com/buggi22/simple_cpu.git,2012-04-30 03:48:51+00:00,,buggi22/simple_cpu,Verilog,simple_cpu,100,1,2013-10-22 21:20:14+00:00,0
441,6443324,https://github.com/ChristinaSmith/mm705.git,2012-10-29 16:04:30+00:00,Current working implementation of Datagram RDMA Protocol,ChristinaSmith/mm705,Verilog,mm705,2880,1,2020-07-05 15:55:55+00:00,2
442,8622000,https://github.com/Caustic/netfpga.git,2013-03-07 07:15:08+00:00,OpenFlow on the NetFPGA,Caustic/netfpga,Verilog,netfpga,2844,1,2016-08-27 00:26:49+00:00,4
443,2182275,https://github.com/cota/or1200.git,2011-08-09 23:00:11+00:00,OpenRISC 1200 SVN import,cota/or1200,Verilog,or1200,4972,1,2013-11-17 14:24:55+00:00,0
444,3002025,https://github.com/pirapira/game.git,2011-12-17 17:07:49+00:00,combinatorial game,pirapira/game,Verilog,game,88,1,2014-02-17 10:39:40+00:00,0
445,2969152,https://github.com/cwoodall/logic-synth.git,2011-12-13 02:17:45+00:00,A Keyboard Music Synthesizer! A Class Project for EC311 at Boston University,cwoodall/logic-synth,Verilog,logic-synth,5672,1,2014-02-05 00:55:13+00:00,0
446,8731027,https://github.com/taoyilee/DE0_SHR_CTRL.git,2013-03-12 15:25:17+00:00,,taoyilee/DE0_SHR_CTRL,Verilog,DE0_SHR_CTRL,8455,1,2022-01-17 15:11:14+00:00,2
447,1391680,https://github.com/luqui/coqplay.git,2011-02-21 05:32:58+00:00,,luqui/coqplay,Verilog,coqplay,104,1,2013-12-19 00:10:42+00:00,0
448,1695877,https://github.com/danmanstx/Peters-Wright-Processor.git,2011-05-03 11:21:40+00:00,University of Kentucky EE480 Spring 2011 Peters & Wright,danmanstx/Peters-Wright-Processor,Verilog,Peters-Wright-Processor,3003,1,2015-05-05 00:37:12+00:00,0
449,3395730,https://github.com/ska-sa/roach2_cpld_gateware.git,2012-02-09 09:16:11+00:00,ROACH2 gateware for the CPLD,ska-sa/roach2_cpld_gateware,Verilog,roach2_cpld_gateware,124,1,2013-10-25 23:48:21+00:00,0
450,3395775,https://github.com/ska-sa/roach2_test_gateware.git,2012-02-09 09:23:58+00:00,ROACH2 Virtex 6 test gateware ,ska-sa/roach2_test_gateware,Verilog,roach2_test_gateware,1258,1,2013-12-20 17:14:12+00:00,1
451,3606075,https://github.com/darK-Zi0n-te4am-cr3vv/m0use-c0ntr0113.git,2012-03-02 20:57:42+00:00,,darK-Zi0n-te4am-cr3vv/m0use-c0ntr0113,Verilog,m0use-c0ntr0113,1228,1,2023-01-15 20:46:24+00:00,0
452,4008644,https://github.com/rick2047/OOCA.git,2012-04-12 19:49:00+00:00,Object Oriented Computer Architecture. Verilog code and test benches,rick2047/OOCA,Verilog,OOCA,92,1,2023-07-25 13:44:41+00:00,0
453,3989756,https://github.com/dlowashere/D-LO-CPU-16.git,2012-04-11 03:25:22+00:00,Verilog implementation of DCPU-16.,dlowashere/D-LO-CPU-16,Verilog,D-LO-CPU-16,96,1,2013-12-12 06:46:13+00:00,0
454,2835404,https://github.com/seckermann/Lipsia.git,2011-11-23 12:06:05+00:00,"Lipsia is a software tool for processing functional magnetic resonance imaging (fMRI) data. It was developed over the course of several years at the Max-Planck-Institute for Human Cognitive and Brain Sciences in Leipzig, Germany. It was developed in C/C++ on Linux PCs. Lipsia provides extremely fast implementations. A standard analysis sequence from the raw data to a statistical parametric map generally takes less than 10 minutes per test subject. ",seckermann/Lipsia,Verilog,Lipsia,49072,1,2021-09-14 09:25:01+00:00,5
455,2051879,https://github.com/kattun/digfoto.git,2011-07-15 07:10:50+00:00,digital foto flame of my own composition.,kattun/digfoto,Verilog,digfoto,183,1,2013-10-17 15:24:56+00:00,2
456,4605430,https://github.com/gam0022/lolisys.git,2012-06-09 06:51:41+00:00,Logic System,gam0022/lolisys,Verilog,lolisys,104,1,2014-04-06 14:24:58+00:00,0
457,8301742,https://github.com/KekaiHu/Kekai_git.git,2013-02-19 23:19:02+00:00,Kekai's new git for the NP project,KekaiHu/Kekai_git,Verilog,Kekai_git,258716,1,2015-10-13 17:03:36+00:00,1
458,7224725,https://github.com/wnew/fpga_bus_bridges.git,2012-12-18 14:34:47+00:00,A few Verilog implementation of bridges between the more popular bus standards,wnew/fpga_bus_bridges,Verilog,fpga_bus_bridges,116,1,2023-10-31 04:29:14+00:00,0
459,7712576,https://github.com/sfahmy/ce2003.git,2013-01-20 04:22:38+00:00,Files for CE2003,sfahmy/ce2003,Verilog,ce2003,288,1,2020-02-18 06:55:28+00:00,0
460,6140398,https://github.com/umutgultepe/Lock-In-Amplifier.git,2012-10-09 12:35:37+00:00,A lock in amplifier which works on a NEXYS 2 board and controlled through a Windows XP computer. You also require the enclosed circuits to use this. This amplifier software can sense the signals between 10 microvolts upto 10 volts. ,umutgultepe/Lock-In-Amplifier,Verilog,Lock-In-Amplifier,1072,1,2021-12-01 13:07:51+00:00,0
461,7229598,https://github.com/Mehanik/ledCubePlane.git,2012-12-18 20:10:28+00:00,LED cube plane driver on FPGA,Mehanik/ledCubePlane,Verilog,ledCubePlane,5496,1,2019-12-04 11:21:36+00:00,1
462,869087,https://github.com/teamdragonforce/lab1.git,2010-08-28 21:59:38+00:00,TEAM DRAGONFORCE lab1,teamdragonforce/lab1,Verilog,lab1,92,1,2014-01-09 08:09:10+00:00,0
463,1133899,https://github.com/nperaltal/PaInTES.git,2010-12-03 01:38:53+00:00,Paint in LCD Controlled By Mouse with lm32 processor,nperaltal/PaInTES,Verilog,PaInTES,6508,1,2013-10-29 05:59:23+00:00,0
464,1253739,https://github.com/chamux/Coprocesseur-Flottant.git,2011-01-14 08:00:44+00:00,ELEC222,chamux/Coprocesseur-Flottant,Verilog,Coprocesseur-Flottant,3185,1,2014-02-11 11:52:23+00:00,1
465,2044366,https://github.com/ph4tbe4r00/Safecode-SVA-Formalism.git,2011-07-13 21:32:55+00:00,,ph4tbe4r00/Safecode-SVA-Formalism,Verilog,Safecode-SVA-Formalism,325,1,2024-07-01 18:14:36+00:00,1
466,3079858,https://github.com/jsgf/ledpanel.git,2011-12-31 15:39:32+00:00,FPGA-driven LED panel,jsgf/ledpanel,Verilog,ledpanel,156,1,2014-05-16 13:25:53+00:00,0
467,2719378,https://github.com/sora/snippets.git,2011-11-06 09:44:22+00:00,,sora/snippets,Verilog,snippets,108,1,2013-10-03 01:50:28+00:00,0
468,3145182,https://github.com/master-q/study_coq.git,2012-01-10 12:57:28+00:00,,master-q/study_coq,Verilog,study_coq,96,1,2013-01-05 19:51:37+00:00,0
469,2390454,https://github.com/carlobar/fpga_monitor.git,2011-09-15 05:10:19+00:00,FPGA signal viewer,carlobar/fpga_monitor,Verilog,fpga_monitor,196,1,2023-10-30 23:47:04+00:00,1
470,2168868,https://github.com/mzp/applpi.git,2011-08-07 14:15:29+00:00,,mzp/applpi,Verilog,applpi,260,1,2014-06-06 01:25:29+00:00,1
471,1670706,https://github.com/promovicz/ola.git,2011-04-27 13:29:12+00:00,DEPRECATED: Open Logic Analyzer - written as a learning vehicle,promovicz/ola,Verilog,ola,92,1,2018-06-08 14:29:37+00:00,0
472,4105323,https://github.com/iseroid/sopc_iic.git,2012-04-22 16:40:02+00:00,I2C Master for Altera SOPC Custom Component,iseroid/sopc_iic,Verilog,sopc_iic,124,1,2013-10-06 20:12:34+00:00,2
473,5468988,https://github.com/Beirdo/spdif-convert.git,2012-08-19 06:41:16+00:00,Hardware device to convert AES3/SPDIF to SPDIF,Beirdo/spdif-convert,Verilog,spdif-convert,3348,1,2019-11-13 23:30:48+00:00,2
474,4522389,https://github.com/ragnarok1106/AES_rtl_sim.git,2012-06-01 17:42:19+00:00,AES RTL simulation,ragnarok1106/AES_rtl_sim,Verilog,AES_rtl_sim,597,1,2014-08-05 09:53:52+00:00,0
475,7048114,https://github.com/sunila/airblue_7dec12.git,2012-12-07 05:10:45+00:00,"airblue: trying to simulate the noisy channel and am getting ""undefined symbol: gsl_rng_default"" error ",sunila/airblue_7dec12,Verilog,airblue_7dec12,17281,1,2014-12-08 00:47:54+00:00,2
476,7861326,https://github.com/DayUpWoniu/uhd_examples.git,2013-01-28 01:56:41+00:00,Out of tree examples to help people with USRP Verilog Development,DayUpWoniu/uhd_examples,Verilog,uhd_examples,4529,1,2024-05-18 07:28:24+00:00,0
477,2705573,https://github.com/stevendiemer/Project-326.git,2011-11-03 22:09:31+00:00,Resampled Audio Playback with Accelerometer,stevendiemer/Project-326,Verilog,Project-326,27516,1,2013-12-03 06:25:56+00:00,0
478,846471,https://github.com/splendeo/Cool-LBL-project.git,2010-08-18 15:38:41+00:00,Dummy project for testing Redmine's Github Hook plug-in,splendeo/Cool-LBL-project,Verilog,Cool-LBL-project,89,1,2016-05-31 17:35:43+00:00,1
479,1730742,https://github.com/raposalorx/CPU.git,2011-05-10 23:44:18+00:00,cpu emulation in verilog,raposalorx/CPU,Verilog,CPU,92,1,2013-12-28 10:17:30+00:00,1
480,2525605,https://github.com/oppo0515/dclab_exp2.git,2011-10-06 12:06:26+00:00,NTU dclab experiment2 verilog source code,oppo0515/dclab_exp2,Verilog,dclab_exp2,77,1,2015-04-17 14:56:04+00:00,0
481,1651599,https://github.com/TomMD/CompCert-Peep-hole-Optimizer.git,2011-04-22 21:53:17+00:00,A Peep-hole optimizer for CompCert,TomMD/CompCert-Peep-hole-Optimizer,Verilog,CompCert-Peep-hole-Optimizer,5296,1,2016-09-22 03:10:27+00:00,0
482,3175432,https://github.com/tomaxuser/pb170_guessleds.git,2012-01-14 00:07:30+00:00,Guess LEDs - A simple game,tomaxuser/pb170_guessleds,Verilog,pb170_guessleds,108,1,2013-12-21 20:20:51+00:00,0
483,3549761,https://github.com/thc1988/test.git,2012-02-26 04:07:39+00:00,,thc1988/test,Verilog,test,128,1,2014-03-02 15:57:50+00:00,0
484,6433849,https://github.com/jwjimmy/ca-Lab2.git,2012-10-29 00:37:59+00:00,Computer Architecture homework assignment - simple ALU for the MIPS architecture,jwjimmy/ca-Lab2,Verilog,ca-Lab2,317,1,2021-05-15 23:23:15+00:00,1
485,3364802,https://github.com/pranjalv123/okasaki-coq.git,2012-02-06 06:34:44+00:00,Automatically verified running time proofs,pranjalv123/okasaki-coq,Verilog,okasaki-coq,96,1,2014-02-06 05:19:54+00:00,0
486,4480704,https://github.com/Arseni/nexys3.git,2012-05-29 10:28:04+00:00,,Arseni/nexys3,Verilog,nexys3,136,1,2013-10-09 17:56:09+00:00,0
487,6073468,https://github.com/godspeed1989/verilog_homework.git,2012-10-04 09:52:35+00:00,graduate 1 verilog homework,godspeed1989/verilog_homework,Verilog,verilog_homework,652,1,2022-06-07 07:36:03+00:00,0
488,6891504,https://github.com/cambridgehackers/zynq-axi-blue.git,2012-11-27 21:43:29+00:00,HW/SW bridge test project,cambridgehackers/zynq-axi-blue,Verilog,zynq-axi-blue,1190,1,2018-05-21 17:24:23+00:00,2
489,7748054,https://github.com/wakahiu/MIPS_Processor.git,2013-01-22 07:33:40+00:00,MIPS CPU and GPU,wakahiu/MIPS_Processor,Verilog,MIPS_Processor,249,1,2024-08-13 08:58:18+00:00,3
490,9708149,https://github.com/jmahler/mips-cpu.git,2013-04-27 02:43:18+00:00,MIPS CPU implemented in Verilog,jmahler/mips-cpu,Verilog,mips-cpu,297,572,2024-10-15 14:08:40+00:00,185
491,15008590,https://github.com/dawsonjon/fpu.git,2013-12-07 16:16:44+00:00,synthesiseable ieee 754 floating point library in verilog ,dawsonjon/fpu,Verilog,fpu,102,524,2024-10-24 04:10:05+00:00,143
492,15361741,https://github.com/secworks/sha256.git,2013-12-21 16:18:17+00:00,Hardware implementation of the SHA-256 cryptographic hash function,secworks/sha256,Verilog,sha256,369,317,2024-10-17 18:10:47+00:00,89
493,11584509,https://github.com/kramble/FPGA-Litecoin-Miner.git,2013-07-22 15:14:08+00:00,A litecoin scrypt miner implemented with FPGA on-chip memory. ,kramble/FPGA-Litecoin-Miner,Verilog,FPGA-Litecoin-Miner,923,279,2024-09-30 09:32:16+00:00,125
494,10845651,https://github.com/funningboy/uvm_axi.git,2013-06-21 15:34:04+00:00,uvm AXI BFM(bus functional model),funningboy/uvm_axi,Verilog,uvm_axi,141,233,2024-10-28 05:40:00+00:00,112
495,9987004,https://github.com/avakar/usbcorev.git,2013-05-10 17:56:09+00:00,A full-speed device-side USB peripheral core written in Verilog.,avakar/usbcorev,Verilog,usbcorev,15,213,2024-10-27 00:25:07+00:00,40
496,15618617,https://github.com/strigeus/fpganes.git,2014-01-03 20:18:02+00:00,NES in Verilog,strigeus/fpganes,Verilog,fpganes,224,189,2024-10-25 07:08:54+00:00,60
497,12225560,https://github.com/openrisc/orpsoc-cores.git,2013-08-19 19:24:09+00:00,Core description files for FuseSoC,openrisc/orpsoc-cores,Verilog,orpsoc-cores,3128,123,2024-08-22 19:51:29+00:00,78
498,11156675,https://github.com/jamieiles/oldland-cpu.git,2013-07-03 17:14:38+00:00,Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools,jamieiles/oldland-cpu,Verilog,oldland-cpu,1227,120,2024-09-27 22:51:07+00:00,19
499,9375052,https://github.com/jamieiles/uart.git,2013-04-11 16:32:19+00:00,Verilog UART,jamieiles/uart,Verilog,uart,132,118,2024-08-15 00:03:29+00:00,45
500,12508092,https://github.com/mczerski/SD-card-controller.git,2013-08-31 16:20:17+00:00,WISHBONE SD Card Controller IP Core,mczerski/SD-card-controller,Verilog,SD-card-controller,3626,115,2024-09-20 07:39:59+00:00,48
501,15326022,https://github.com/gardners/c65gs.git,2013-12-20 00:08:13+00:00,FPGA-based C64 Accelerator / C65 like computer,gardners/c65gs,Verilog,c65gs,12427,83,2024-03-11 20:54:10+00:00,22
502,15329370,https://github.com/cebarnes/cordic.git,2013-12-20 03:50:41+00:00,An implementation of the CORDIC algorithm in Verilog.,cebarnes/cordic,Verilog,cordic,240,81,2024-10-12 13:53:03+00:00,36
503,9771719,https://github.com/hsluoyz/Atalanta.git,2013-04-30 13:36:52+00:00,"Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.",hsluoyz/Atalanta,Verilog,Atalanta,34711,75,2024-10-16 15:01:17+00:00,34
504,12325431,https://github.com/fjullien/jtag_vpi.git,2013-08-23 14:47:46+00:00,TCP/IP controlled VPI JTAG Interface.,fjullien/jtag_vpi,Verilog,jtag_vpi,100,59,2024-09-29 10:33:50+00:00,44
505,13624286,https://github.com/grantae/mips32r1_xum.git,2013-10-16 16:19:09+00:00,A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive),grantae/mips32r1_xum,Verilog,mips32r1_xum,133916,59,2024-09-28 14:45:23+00:00,34
506,14456697,https://github.com/YosysHQ/yosys-bigsim.git,2013-11-16 22:36:40+00:00,A collection of big designs to run post-synthesis simulations with yosys,YosysHQ/yosys-bigsim,Verilog,yosys-bigsim,756,47,2024-08-30 20:25:16+00:00,16
507,14635275,https://github.com/racerxdl/LVDS-7-to-1-Serializer.git,2013-11-23 03:03:12+00:00,An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.,racerxdl/LVDS-7-to-1-Serializer,Verilog,LVDS-7-to-1-Serializer,112,47,2024-10-16 06:31:22+00:00,12
508,15812934,https://github.com/chiggs/oc_jpegencode.git,2014-01-10 23:36:38+00:00,Fork of OpenCores jpegencode with Cocotb testbench,chiggs/oc_jpegencode,Verilog,oc_jpegencode,435,42,2024-07-10 04:35:38+00:00,10
509,9706034,https://github.com/fatestudio/RSA4096.git,2013-04-26 23:16:55+00:00,"4096bit RSA project, with verilog code, python test code, etc",fatestudio/RSA4096,Verilog,RSA4096,115702,42,2024-06-24 09:42:45+00:00,22
510,10490967,https://github.com/bmartini/verilog-arbiter.git,2013-06-04 23:31:27+00:00,"A look ahead, round-robing parametrized arbiter written in Verilog.",bmartini/verilog-arbiter,Verilog,verilog-arbiter,23,40,2024-08-24 13:34:54+00:00,22
511,12433273,https://github.com/secworks/chacha.git,2013-08-28 12:44:27+00:00,Verilog 2001 implementation of the ChaCha stream cipher.,secworks/chacha,Verilog,chacha,405,38,2024-10-23 09:14:45+00:00,13
512,9229686,https://github.com/jpwright/fpganes.git,2013-04-04 22:46:57+00:00,FPGA-based AI for Super Mario Bros. Designed for an Altera DE2,jpwright/fpganes,Verilog,fpganes,150244,35,2023-09-25 22:04:57+00:00,15
513,13610826,https://github.com/skristiansson/i2s.git,2013-10-16 05:51:40+00:00,"i2s core, with support for both transmit and receive",skristiansson/i2s,Verilog,i2s,224,28,2024-10-03 00:27:34+00:00,11
514,9411126,https://github.com/fpgaminer/fpgaminer-vanitygen.git,2013-04-13 08:59:58+00:00,Open Source Bitcoin Vanity Address Generation on FPGAs,fpgaminer/fpgaminer-vanitygen,Verilog,fpgaminer-vanitygen,140,27,2024-09-30 03:20:56+00:00,10
515,9286699,https://github.com/Canaan-Creative/MM.git,2013-04-08 02:06:23+00:00,Miner Manager,Canaan-Creative/MM,Verilog,MM,2196,27,2023-03-22 17:50:56+00:00,24
516,12414584,https://github.com/skristiansson/wb_sdram_ctrl.git,2013-08-27 18:47:34+00:00,SDRAM controller with multiple wishbone slave ports,skristiansson/wb_sdram_ctrl,Verilog,wb_sdram_ctrl,37,26,2024-09-20 07:41:59+00:00,12
517,10136357,https://github.com/qmn/riscv-invicta.git,2013-05-18 04:00:26+00:00,"A simple RISC-V core, described with Verilog",qmn/riscv-invicta,Verilog,riscv-invicta,152,26,2024-09-15 18:02:25+00:00,10
518,13924301,https://github.com/Godzil/gameduino.git,2013-10-28 11:46:39+00:00,My own version of the @JamesBowman's Gameduino file repository,Godzil/gameduino,Verilog,gameduino,34691,25,2024-10-12 10:25:21+00:00,17
519,14154577,https://github.com/osafune/peridot.git,2013-11-05 21:23:52+00:00,'PERIDOT' - Simple & Compact FPGA board,osafune/peridot,Verilog,peridot,7993,25,2022-05-30 06:29:42+00:00,14
520,10830775,https://github.com/ddk/ddk-fpga.git,2013-06-20 22:21:34+00:00,FPGA HDL Sources.,ddk/ddk-fpga,Verilog,ddk-fpga,216,25,2022-07-30 18:57:26+00:00,13
521,13763635,https://github.com/vinodpa/OpenProjects.git,2013-10-22 05:05:57+00:00,,vinodpa/OpenProjects,Verilog,OpenProjects,2644,22,2024-06-12 10:05:59+00:00,11
522,11525292,https://github.com/kmod/bitcoin_mining.git,2013-07-19 10:09:25+00:00,Simple test fpga bitcoin miner,kmod/bitcoin_mining,Verilog,bitcoin_mining,138,22,2024-07-24 15:30:09+00:00,6
523,15062983,https://github.com/jamesrivas/FPGA_Stereo_Depth_Map.git,2013-12-10 00:25:13+00:00,,jamesrivas/FPGA_Stereo_Depth_Map,Verilog,FPGA_Stereo_Depth_Map,452,21,2024-08-30 17:02:55+00:00,7
524,9539733,https://github.com/phthinh/OFDM_802_16.git,2013-04-19 07:02:03+00:00,IEEE 802.16 OFDM-based transceiver system,phthinh/OFDM_802_16,Verilog,OFDM_802_16,653,20,2024-08-25 10:22:15+00:00,19
525,15359567,https://github.com/secworks/siphash.git,2013-12-21 13:52:24+00:00,Hardware implementation of the SipHash short-inout PRF,secworks/siphash,Verilog,siphash,286,17,2024-08-23 13:28:33+00:00,7
526,13972281,https://github.com/erosen/FPGA_Object_Tracking.git,2013-10-29 23:50:55+00:00,ECE563 Final Project - FPGA based camera tracking,erosen/FPGA_Object_Tracking,Verilog,FPGA_Object_Tracking,508,17,2024-05-23 01:18:32+00:00,8
527,11203475,https://github.com/gilani/fpfma.git,2013-07-05 16:08:59+00:00,Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL),gilani/fpfma,Verilog,fpfma,4492,17,2024-10-23 06:25:04+00:00,1
528,12727784,https://github.com/wnew/hdl_library.git,2013-09-10 11:23:56+00:00,A library of verilog and vhdl modules,wnew/hdl_library,Verilog,hdl_library,30,14,2024-09-12 19:24:00+00:00,7
529,14449256,https://github.com/dawsonjon/Chips-Demo.git,2013-11-16 15:30:00+00:00,Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.,dawsonjon/Chips-Demo,Verilog,Chips-Demo,74240,14,2024-09-28 23:33:13+00:00,10
530,15447561,https://github.com/tmatsuya/next186_soc_pc.git,2013-12-26 06:53:30+00:00,Next186 SoC PC,tmatsuya/next186_soc_pc,Verilog,next186_soc_pc,1448,14,2022-03-30 20:26:24+00:00,3
531,14432793,https://github.com/audiocircuit/NCSU-Low-Power-RFID.git,2013-11-15 19:14:14+00:00,Verilog code for a low power RFID chip that will communicate with I2C sensors.,audiocircuit/NCSU-Low-Power-RFID,Verilog,NCSU-Low-Power-RFID,900,13,2024-09-29 03:19:28+00:00,7
532,10365624,https://github.com/tmbinc/ov.git,2013-05-29 17:51:10+00:00,,tmbinc/ov,Verilog,ov,1186,13,2023-08-29 12:10:50+00:00,3
533,12031907,https://github.com/kdurant/oc8051.git,2013-08-11 05:52:00+00:00,download from opencores.org,kdurant/oc8051,Verilog,oc8051,1502,13,2024-03-29 15:39:31+00:00,6
534,9338313,https://github.com/jbush001/FPGAWhack.git,2013-04-10 04:49:22+00:00,Video Effects on VGA,jbush001/FPGAWhack,Verilog,FPGAWhack,23,13,2024-04-25 17:01:34+00:00,5
535,12509645,https://github.com/wicker/SystemVerilog-Constructs.git,2013-08-31 18:19:35+00:00,"Examples of unions, interfaces, and assertions in SystemVerilog",wicker/SystemVerilog-Constructs,Verilog,SystemVerilog-Constructs,272,12,2023-09-11 09:38:20+00:00,4
536,15531706,https://github.com/zhemao/md5cracker.git,2013-12-30 16:31:17+00:00,A Hardware MD5 Cracker for the Cyclone V SoC,zhemao/md5cracker,Verilog,md5cracker,242,12,2024-08-12 19:12:54+00:00,7
537,12760514,https://github.com/nightslide7/Gameboy.git,2013-09-11 15:50:20+00:00,18-545 Fighting Meerkats,nightslide7/Gameboy,Verilog,Gameboy,199432,11,2024-08-14 12:50:42+00:00,3
538,13315442,https://github.com/xfguo/spi.git,2013-10-04 03:08:13+00:00,SPI Master Core clone from OpenCores,xfguo/spi,Verilog,spi,212,11,2024-09-20 08:04:28+00:00,4
539,9697672,https://github.com/suraj-srinivas/Huffman-encoder.git,2013-04-26 14:53:38+00:00,Huffman encoder,suraj-srinivas/Huffman-encoder,Verilog,Huffman-encoder,108,11,2024-06-07 14:31:40+00:00,6
540,9515260,https://github.com/gengyl08/NetFPGA-10G.git,2013-04-18 06:42:00+00:00,Yilong's NetFPGA-10G Repo,gengyl08/NetFPGA-10G,Verilog,NetFPGA-10G,108093,11,2024-10-03 10:32:23+00:00,30
541,12496654,https://github.com/BrooksEE/nitro-parts-lib-mipi.git,2013-08-30 22:20:13+00:00,RTL for mipi serialize and deserialize,BrooksEE/nitro-parts-lib-mipi,Verilog,nitro-parts-lib-mipi,55,11,2024-06-13 10:11:33+00:00,10
542,11926732,https://github.com/Groundworkstech/rc4-prbs.git,2013-08-06 14:58:04+00:00,A Verilog open-source implementation of a RC4 encryption algorigthm using a pseudorandom binary sequence (PRBS) for FPGA synthesis.,Groundworkstech/rc4-prbs,Verilog,rc4-prbs,116,10,2024-07-04 12:22:51+00:00,2
543,13730662,https://github.com/bharrisau/busblaster.git,2013-10-21 01:47:11+00:00,KT-Link compatible buffer for the Bus Blaster v3,bharrisau/busblaster,Verilog,busblaster,116,10,2024-08-11 07:21:51+00:00,8
544,9685926,https://github.com/byingyang/mojo-miner.git,2013-04-26 02:32:18+00:00,A bitcoin miner for the mojo fpga development board by embedded micro,byingyang/mojo-miner,Verilog,mojo-miner,119,10,2018-04-29 21:09:17+00:00,7
545,16142629,https://github.com/sirchuckalot/zet-ng.git,2014-01-22 15:12:48+00:00,Open source implementation of a x86 processor  http://zet.aluzina.org,sirchuckalot/zet-ng,Verilog,zet-ng,475,10,2023-06-17 07:31:59+00:00,3
546,12930831,https://github.com/mossmann/unambiguous-encapsulation.git,2013-09-18 18:16:11+00:00,experiments relating to the encapsulation of data within other data,mossmann/unambiguous-encapsulation,Verilog,unambiguous-encapsulation,636,10,2023-12-27 06:27:27+00:00,9
547,14505969,https://github.com/leaflabs/basic-hdl-template.git,2013-11-18 21:36:03+00:00,A simple template for simple FPGA projects (mostly Verilog HDL and Xilinx Toolchain),leaflabs/basic-hdl-template,Verilog,basic-hdl-template,4555,10,2023-10-04 06:31:05+00:00,6
548,14397605,https://github.com/power-zhy/SystemOnFPGA.git,2013-11-14 14:42:21+00:00,SOC system using verilog on FPGA devices.,power-zhy/SystemOnFPGA,Verilog,SystemOnFPGA,6187,10,2023-07-06 01:57:07+00:00,8
549,14193640,https://github.com/chadharrington/all_spark_cube.git,2013-11-07 03:54:12+00:00,All files related to the All Spark Cube built by Adaptive Computing and friends,chadharrington/all_spark_cube,Verilog,all_spark_cube,18273,10,2021-11-16 02:01:11+00:00,0
550,11566547,https://github.com/vlsi1217/BPSK_ASIC.git,2013-07-21 19:30:04+00:00,BPSK demodulator ASIC design with Toshiba 45nm lib in verilog for EE 287 Spring 2013,vlsi1217/BPSK_ASIC,Verilog,BPSK_ASIC,1000,10,2024-07-26 04:34:22+00:00,2
551,12187596,https://github.com/jhu-cisst/mechatronics-firmware.git,2013-08-17 23:52:21+00:00,mechatronics firmware,jhu-cisst/mechatronics-firmware,Verilog,mechatronics-firmware,18388,10,2024-08-06 01:53:26+00:00,14
552,9818947,https://github.com/superzanti/Verilog_Clock.git,2013-05-02 17:52:36+00:00,A real time clock written in Verilog for the Spartan-3AN FPGA by Xilinx. This clock includes date and 24-hour time with an alarm clock.,superzanti/Verilog_Clock,Verilog,Verilog_Clock,9484,10,2022-06-03 21:02:16+00:00,5
553,10476629,https://github.com/xfguo/wishbone_vip.git,2013-06-04 10:55:43+00:00,Wishbone Verification IP,xfguo/wishbone_vip,Verilog,wishbone_vip,1084,9,2024-08-26 08:01:42+00:00,0
554,12139067,https://github.com/teknohog/rautanoppa.git,2013-08-15 17:11:20+00:00,Hardware random number generator for FPGAs,teknohog/rautanoppa,Verilog,rautanoppa,472,9,2024-02-17 14:07:35+00:00,5
555,9360139,https://github.com/utzig/nexys2-verilog-samples.git,2013-04-11 02:02:06+00:00,Some verilog examples to run on a Digilent Nexys2,utzig/nexys2-verilog-samples,Verilog,nexys2-verilog-samples,124,8,2023-07-16 19:56:32+00:00,5
556,13499762,https://github.com/damnsavage/analog_models.git,2013-10-11 13:35:29+00:00,Wreal models of analog circuit components (verilog ams),damnsavage/analog_models,Verilog,analog_models,512,8,2022-09-08 15:07:41+00:00,3
557,14549177,https://github.com/jianweichuah/supermario.git,2013-11-20 06:59:36+00:00,Super Mario Bros. video game with a reverse psychology twist written in Verilog and runs on Altera DE2 board.,jianweichuah/supermario,Verilog,supermario,192,8,2024-09-04 10:28:30+00:00,1
558,10200931,https://github.com/nosnhojn/miniTB.git,2013-05-21 17:04:47+00:00,miniTB provides a friendly environment for RTL designers to smoke test their code,nosnhojn/miniTB,Verilog,miniTB,292,8,2022-07-13 06:59:15+00:00,1
559,15244593,https://github.com/vipinkmenon/fpgadriver.git,2013-12-17 03:57:48+00:00,,vipinkmenon/fpgadriver,Verilog,fpgadriver,7239,7,2024-03-19 09:34:01+00:00,3
560,12120647,https://github.com/erincandescent/O8.git,2013-08-14 22:14:26+00:00,"An 8-bit CPU in Verilog, for fun.",erincandescent/O8,Verilog,O8,144,7,2024-10-17 05:36:25+00:00,2
561,13953309,https://github.com/KorotkiyEugene/Netmaker_vc_router_syn_quartus.git,2013-10-29 10:53:32+00:00,"Router for Network-on-Chip (NoC) with Virtual Channels (VC) from Netmaker library, modified for synthesis in Quartus II",KorotkiyEugene/Netmaker_vc_router_syn_quartus,Verilog,Netmaker_vc_router_syn_quartus,156,7,2024-10-04 18:00:25+00:00,4
562,12207179,https://github.com/aargueta/gUpGPU.git,2013-08-19 04:29:34+00:00,A GPU written from the ground up,aargueta/gUpGPU,Verilog,gUpGPU,292,7,2024-10-09 18:27:24+00:00,0
563,9699476,https://github.com/jhol/butterflylogic.git,2013-04-26 16:23:18+00:00,,jhol/butterflylogic,Verilog,butterflylogic,994,7,2024-10-14 06:18:16+00:00,4
564,13791824,https://github.com/WalkEEG/FPGA_project.git,2013-10-23 02:35:28+00:00,,WalkEEG/FPGA_project,Verilog,FPGA_project,696,6,2024-04-16 12:25:02+00:00,1
565,11984098,https://github.com/yuhao/x86-core.git,2013-08-08 19:01:38+00:00,A gate-level Verilog implementation of x86 core,yuhao/x86-core,Verilog,x86-core,264,6,2024-05-05 22:12:35+00:00,3
566,15402321,https://github.com/sparkfun/FPGA_Tutorial.git,2013-12-23 18:54:05+00:00,,sparkfun/FPGA_Tutorial,Verilog,FPGA_Tutorial,12,6,2023-01-28 18:32:48+00:00,3
567,13568402,https://github.com/EttusResearch/UHD-Mirror.git,2013-10-14 17:42:44+00:00,"This is a special mirror of UHD, intended for use by The Mathworks and its customers.",EttusResearch/UHD-Mirror,Verilog,UHD-Mirror,19308,6,2022-11-12 03:44:14+00:00,8
568,9820102,https://github.com/rkrajnc/PlusToo.git,2013-05-02 18:45:22+00:00,PlusToo from http://www.bigmessowires.com/plus-too/,rkrajnc/PlusToo,Verilog,PlusToo,2157,6,2022-06-22 07:46:56+00:00,0
569,11758101,https://github.com/mgyenik/lc3.git,2013-07-30 06:24:20+00:00,Verilog implementation of the LC3 processor,mgyenik/lc3,Verilog,lc3,120,6,2022-07-29 08:16:57+00:00,0
570,9517106,https://github.com/mfkiwl/parallella-platform.git,2013-04-18 08:38:43+00:00,,mfkiwl/parallella-platform,Verilog,parallella-platform,738,6,2022-06-04 19:53:18+00:00,8
571,13835269,https://github.com/xurubin/ECProcessor.git,2013-10-24 14:57:56+00:00,Elliptic curve cryptography coprocessor on FPGA,xurubin/ECProcessor,Verilog,ECProcessor,2028,6,2024-04-16 10:40:19+00:00,3
572,11316225,https://github.com/buaabyl/picoblaze_utils.git,2013-07-10 15:43:14+00:00,picoblaze c-compiler and assembly and linker writing in python.,buaabyl/picoblaze_utils,Verilog,picoblaze_utils,154,6,2023-05-31 14:32:14+00:00,1
573,11035297,https://github.com/alexdantas/mips-multicycle.git,2013-06-28 19:09:52+00:00,Implementation of a MIPS Multicycle processor in Verilog.,alexdantas/mips-multicycle,Verilog,mips-multicycle,1463,6,2018-08-18 14:49:53+00:00,2
574,11163429,https://github.com/MorrisMA/M16C5x.git,2013-07-03 23:20:02+00:00,Soft-Microcomputer using PIC16C5x-compatible FPGA Processor Core (Verilog-2001),MorrisMA/M16C5x,Verilog,M16C5x,273,6,2022-02-21 14:20:44+00:00,2
575,14318933,https://github.com/golvok/ECE241-Final_Project.git,2013-11-12 01:31:40+00:00,Motion tracking on an FPGA,golvok/ECE241-Final_Project,Verilog,ECE241-Final_Project,526,5,2022-07-22 15:58:32+00:00,1
576,14999968,https://github.com/vuryleo/naiveCPU.git,2013-12-07 04:39:59+00:00,A CPU that implementing THCO-MIPS16 instruction set.,vuryleo/naiveCPU,Verilog,naiveCPU,1604,5,2017-03-24 16:14:19+00:00,1
577,11630667,https://github.com/fpgaminer/sha1_collider.git,2013-07-24 09:03:24+00:00,SHA1 Collision Finding on an FPGA.,fpgaminer/sha1_collider,Verilog,sha1_collider,56,5,2023-12-05 11:32:33+00:00,5
578,10870838,https://github.com/danielot/ddc.git,2013-06-22 18:57:34+00:00,Digital down converter - IE309E Unicamp,danielot/ddc,Verilog,ddc,228,5,2024-03-14 02:37:06+00:00,4
579,12642136,https://github.com/taw/ttl-cpu.git,2013-09-06 11:02:26+00:00,TTL CPU Project,taw/ttl-cpu,Verilog,ttl-cpu,15,5,2024-03-13 14:45:02+00:00,2
580,15861174,https://github.com/secworks/rc4.git,2014-01-13 07:30:14+00:00,An experimental RC4 hardware implementation with one cycle/iteration performance.,secworks/rc4,Verilog,rc4,102,5,2022-01-29 23:18:45+00:00,3
581,10072134,https://github.com/mogorman/mojo-make.git,2013-05-15 06:02:50+00:00,Build system for the mojo fpga using xise tools,mogorman/mojo-make,Verilog,mojo-make,108,5,2018-04-21 20:16:49+00:00,1
582,10379745,https://github.com/ineganov/cpu_4.git,2013-05-30 09:38:20+00:00,Enhanced 5-stage CPU core with several HW implementations,ineganov/cpu_4,Verilog,cpu_4,240,5,2022-03-15 23:16:13+00:00,0
583,11203925,https://github.com/gilani/fpfma_custom.git,2013-07-05 16:35:25+00:00,FP FMA with custom multiplier,gilani/fpfma_custom,Verilog,fpfma_custom,4124,5,2024-10-23 06:24:43+00:00,2
584,9374777,https://github.com/xfguo/minsoc.git,2013-04-11 16:20:02+00:00,minsoc opencores.org svn mirror,xfguo/minsoc,Verilog,minsoc,5360,5,2024-09-20 08:10:02+00:00,0
585,11890710,https://github.com/rickyzhang-cn/digital_piano.git,2013-08-05 05:18:25+00:00,"A simple digital piano based on digilent's basys2 board,written with verilog ",rickyzhang-cn/digital_piano,Verilog,digital_piano,1424,5,2024-04-21 03:00:19+00:00,5
586,9603186,https://github.com/mashiro-no-rabo/FiveStagePipeline.git,2013-04-22 16:13:46+00:00,A MIPS32 5-Stage Pipeline CPU design from ground up. (for Spartan-3E Starter Kit Board),mashiro-no-rabo/FiveStagePipeline,Verilog,FiveStagePipeline,236,5,2023-01-28 19:52:19+00:00,0
587,10283229,https://github.com/ksksue/Android2FPGAMemoryMap.git,2013-05-25 11:33:53+00:00,connects Android to FPGA's memory map over USB.,ksksue/Android2FPGAMemoryMap,Verilog,Android2FPGAMemoryMap,1296,5,2023-12-11 12:39:38+00:00,0
588,11245899,https://github.com/hchunhui/ucpu.git,2013-07-08 04:35:57+00:00,CPU With Microprogram Controller,hchunhui/ucpu,Verilog,ucpu,688,4,2020-03-31 09:01:12+00:00,2
589,15951616,https://github.com/zhemao/rtaudio_effects.git,2014-01-15 23:05:02+00:00,Real-time Audio Effects on the SoCKit Board,zhemao/rtaudio_effects,Verilog,rtaudio_effects,232,4,2023-08-09 21:50:55+00:00,5
590,14191794,https://github.com/NigoroJr/fpga_tetris.git,2013-11-07 02:11:42+00:00,:video_game: Tetris game using Verilog HDL and FPGA.,NigoroJr/fpga_tetris,Verilog,fpga_tetris,1880,4,2023-03-28 10:19:59+00:00,4
591,12949380,https://github.com/Forwil/Mips-C.git,2013-09-19 13:35:55+00:00,A Mips-C Cpu in VerilogHDL,Forwil/Mips-C,Verilog,Mips-C,112,4,2022-02-23 07:50:35+00:00,0
592,13635023,https://github.com/peterwudi/isp.git,2013-10-17 00:32:28+00:00,,peterwudi/isp,Verilog,isp,113584,4,2024-09-06 13:35:01+00:00,3
593,14294802,https://github.com/xfguo/ethmac.git,2013-11-11 08:01:27+00:00,ethmac on opencores.org,xfguo/ethmac,Verilog,ethmac,1080,4,2024-09-20 08:07:53+00:00,3
594,10866299,https://github.com/tmatsuya/ipnuma.git,2013-06-22 14:23:06+00:00,IP-NUMA on FPGAs (NUMA like behavior using IP),tmatsuya/ipnuma,Verilog,ipnuma,14260,4,2024-01-03 13:39:03+00:00,0
595,13843534,https://github.com/acfloyd/Curveball.git,2013-10-24 20:30:56+00:00,,acfloyd/Curveball,Verilog,Curveball,5528,4,2013-12-20 22:35:38+00:00,0
596,11487816,https://github.com/jrward/qdbreakout.git,2013-07-17 21:18:15+00:00,Quick and dirty Breakout game written in Verilog.,jrward/qdbreakout,Verilog,qdbreakout,328,4,2023-12-05 06:15:57+00:00,1
597,10846518,https://github.com/mfischer/fpgadev-zynq.git,2013-06-21 16:10:07+00:00,,mfischer/fpgadev-zynq,Verilog,fpgadev-zynq,106,4,2021-05-28 08:45:06+00:00,1
598,13952960,https://github.com/KorotkiyEugene/LAG_sv_sim_predef_traffic_predef_links.git,2013-10-29 10:37:26+00:00,"Synthesizable Network-on-Chip (NoC) with Link Aggregation (LAG), written in System Verilog. Allows to define spatial distribution of traffic for a given application and choose number of physical links in each trunk. Intended for simulation in ModelSim.",KorotkiyEugene/LAG_sv_sim_predef_traffic_predef_links,Verilog,LAG_sv_sim_predef_traffic_predef_links,392,4,2022-05-26 17:06:29+00:00,0
599,9186316,https://github.com/srijanshetty/8-bit-fpga-computer.git,2013-04-03 03:55:06+00:00,A simple processor built as a project in my computer organization course,srijanshetty/8-bit-fpga-computer,Verilog,8-bit-fpga-computer,165,4,2024-01-14 14:29:09+00:00,2
600,16039652,https://github.com/xfguo/generic_fifos.git,2014-01-19 03:56:39+00:00,generic_fifos from OpenCores/ASICS.ws,xfguo/generic_fifos,Verilog,generic_fifos,116,4,2024-09-20 08:08:19+00:00,1
601,9697899,https://github.com/jhol/demon-core-import.git,2013-04-26 15:04:22+00:00,Import of the demon core from SVN http://gadgetforge.gadgetfactory.net/svn/butterflylogic/trunk/Verilog_Core/,jhol/demon-core-import,Verilog,demon-core-import,864,4,2016-07-19 19:29:19+00:00,2
602,12736307,https://github.com/dnet/fpga-md5.git,2013-09-10 17:45:09+00:00,FPGA MD5 cracker for my Hacktivity 2008 talk,dnet/fpga-md5,Verilog,fpga-md5,120,4,2022-10-13 15:00:17+00:00,0
603,14124747,https://github.com/cwilkens/fpga-hero.git,2013-11-04 21:56:20+00:00,"An FPGA implementation of the popular game Guitar Hero. Written in Verilog and developed on a Digilent Nexys 2. No CPU core and no software, everything is done in hardware.",cwilkens/fpga-hero,Verilog,fpga-hero,128,4,2022-10-21 05:10:08+00:00,0
604,13196823,https://github.com/deepakcu/maestro.git,2013-09-29 17:47:35+00:00,A Framework for Accelerating Iterative Algorithms with Asynchronous Accumulative Updates on FPGAs,deepakcu/maestro,Verilog,maestro,1079,4,2024-03-31 00:38:02+00:00,2
605,12171998,https://github.com/ehayon/FPGA-PWM.git,2013-08-17 02:17:45+00:00,Pulse Width Modulation on Mojo FPGA,ehayon/FPGA-PWM,Verilog,FPGA-PWM,456,4,2022-09-01 05:37:09+00:00,2
606,10029667,https://github.com/YosysHQ/yosys-oldtests.git,2013-05-13 10:51:20+00:00,Various larger test cases for yosys,YosysHQ/yosys-oldtests,Verilog,yosys-oldtests,3404,4,2024-08-30 20:26:57+00:00,1
607,10279547,https://github.com/danluu/verilog-dump.git,2013-05-25 04:22:50+00:00,,danluu/verilog-dump,Verilog,verilog-dump,280,4,2023-03-27 11:12:13+00:00,2
608,10301314,https://github.com/bunnie/novena-sd-fpga.git,2013-05-26 17:44:38+00:00,"Novena FPGA design, targeted for SD card manipulation",bunnie/novena-sd-fpga,Verilog,novena-sd-fpga,426,4,2022-01-29 23:38:13+00:00,2
609,9941544,https://github.com/jamieiles/oldland-sdram.git,2013-05-08 17:02:03+00:00,SDR SDRAM controller,jamieiles/oldland-sdram,Verilog,oldland-sdram,212,4,2024-05-05 23:15:23+00:00,0
610,13953106,https://github.com/KorotkiyEugene/LAG_sv_sim_random_traffic.git,2013-10-29 10:45:09+00:00,"Synthesizable Network-on-Chip (NoC) with Link Aggregation (LAG), written in System Verilog. Implements uniform-random spatial distribution of traffic and equal number of physical links in each trunk. Intended for simulation in ModelSim.",KorotkiyEugene/LAG_sv_sim_random_traffic,Verilog,LAG_sv_sim_random_traffic,688,3,2022-05-26 17:06:33+00:00,0
611,15006114,https://github.com/BookTea/RISC_CPU.git,2013-12-07 13:31:14+00:00,This repository is created by ani. It keeps the code written in Verilog HDL to design an RISC CPU.,BookTea/RISC_CPU,Verilog,RISC_CPU,116,3,2018-11-04 07:39:15+00:00,1
612,10090527,https://github.com/open-ephys/rhythm.git,2013-05-16 00:14:42+00:00,Intan Technologies Rhythm Verilog HDL code,open-ephys/rhythm,Verilog,rhythm,209894,3,2022-06-06 07:16:52+00:00,20
613,11928694,https://github.com/mattyhall/North-South-Divide.git,2013-08-06 16:20:29+00:00,A programme to calculate where the North-South divide is based on various data. Made for YRS2013,mattyhall/North-South-Divide,Verilog,North-South-Divide,9344,3,2017-10-31 11:34:27+00:00,0
614,11710029,https://github.com/indianabutts/console6809.git,2013-07-27 19:40:27+00:00,,indianabutts/console6809,Verilog,console6809,116,3,2021-05-02 03:11:07+00:00,1
615,12496495,https://github.com/wicker/SystemVerilog-FSM.git,2013-08-30 22:08:30+00:00,Simple finite state machine examples in SystemVerilog,wicker/SystemVerilog-FSM,Verilog,SystemVerilog-FSM,384,3,2024-06-26 17:41:13+00:00,2
616,9229382,https://github.com/narekisaghulyan/microblaze_gcd.git,2013-04-04 22:26:38+00:00,,narekisaghulyan/microblaze_gcd,Verilog,microblaze_gcd,116,3,2019-01-11 20:49:29+00:00,0
617,13587394,https://github.com/Zubrum/sqrt-verilog.git,2013-10-15 10:43:11+00:00,parameterized module that makes square root from integers,Zubrum/sqrt-verilog,Verilog,sqrt-verilog,112,3,2024-08-20 07:55:09+00:00,2
618,10197536,https://github.com/ClementSu/Snake--Verilog-.git,2013-05-21 14:26:38+00:00,Verilog - Classic Snake arcade game for FPGA (Spartan6) by Oliver Baverstam and Clement Su,ClementSu/Snake--Verilog-,Verilog,Snake--Verilog-,2320,3,2022-03-24 13:46:26+00:00,6
619,12565562,https://github.com/elitezhe/zedboard_xilinux.git,2013-09-03 14:12:16+00:00,How to boot ubuntu in zedboard RevC.(Not tested on revD),elitezhe/zedboard_xilinux,Verilog,zedboard_xilinux,9804,3,2022-05-06 00:36:14+00:00,1
620,13908166,https://github.com/lab11/fast-square.git,2013-10-27 18:51:55+00:00,UWB Localization system based on squarewave subcarrier modulation,lab11/fast-square,Verilog,fast-square,12605,3,2020-11-13 03:25:43+00:00,2
621,9931590,https://github.com/ad510/ee201l_cpu.git,2013-05-08 08:11:22+00:00,simple CPU written in Verilog for EE 201L course at USC,ad510/ee201l_cpu,Verilog,ee201l_cpu,244,3,2017-10-31 11:40:40+00:00,0
622,12787734,https://github.com/idor/a2gx.git,2013-09-12 15:48:56+00:00,"Playing with Arria II GX, TSE, DMA and non-embedded Linux over PCIe",idor/a2gx,Verilog,a2gx,5572,3,2019-04-27 17:49:06+00:00,2
623,10522522,https://github.com/xfguo/wb_memory.git,2013-06-06 08:56:29+00:00,Wishbone Memory IP Library,xfguo/wb_memory,Verilog,wb_memory,140,3,2024-09-20 07:51:19+00:00,0
624,13590841,https://github.com/iontrapimperial/FPGA-PMT.git,2013-10-15 13:32:52+00:00,C# and Verilog code for FPGA based PMT counter,iontrapimperial/FPGA-PMT,Verilog,FPGA-PMT,26200,3,2022-01-31 01:25:57+00:00,0
625,9703687,https://github.com/albertng/SmithWaterman.git,2013-04-26 20:31:29+00:00,FPGA Smith Waterman Accelerator,albertng/SmithWaterman,Verilog,SmithWaterman,973769,3,2019-05-16 15:15:30+00:00,1
626,15354675,https://github.com/sagark/FPGA_Feature_Detection.git,2013-12-21 06:04:40+00:00,CS150 Project from Fall 2013,sagark/FPGA_Feature_Detection,Verilog,FPGA_Feature_Detection,16608,3,2022-05-02 03:24:10+00:00,1
627,10520921,https://github.com/xfguo/or1200.git,2013-06-06 07:16:02+00:00,OR1200 OpenRISC processor,xfguo/or1200,Verilog,or1200,6444,3,2024-05-05 04:49:33+00:00,0
628,10842386,https://github.com/mpekatsoula/Acl_pong.git,2013-06-21 12:48:29+00:00,"In the context of this project we implemented the classic pong game using a Spartan 6 FPGA, and two 3-axis accelerometers.",mpekatsoula/Acl_pong,Verilog,Acl_pong,120,3,2017-12-21 12:42:58+00:00,1
629,14970962,https://github.com/lavingiasa/verilogTetris.git,2013-12-06 01:45:46+00:00,We made Tetris using an FPGA and Verilog,lavingiasa/verilogTetris,Verilog,verilogTetris,404,3,2024-10-08 11:07:36+00:00,4
630,11194338,https://github.com/jeras/verilog_coding_style.git,2013-07-05 07:48:21+00:00,Verilog coding style examples,jeras/verilog_coding_style,Verilog,verilog_coding_style,132,3,2018-08-03 21:22:45+00:00,1
631,11448235,https://github.com/kmod/processor.git,2013-07-16 11:46:56+00:00,a simple processor built on a nexys 3,kmod/processor,Verilog,processor,224,3,2017-12-16 12:31:02+00:00,0
632,11419193,https://github.com/gilani/dp_fpfma.git,2013-07-15 09:10:32+00:00,Double-precision floating-point fused multiply add unit,gilani/dp_fpfma,Verilog,dp_fpfma,5432,3,2022-03-29 06:25:04+00:00,2
633,9229538,https://github.com/narekisaghulyan/microblaze_fft.git,2013-04-04 22:36:47+00:00,,narekisaghulyan/microblaze_fft,Verilog,microblaze_fft,31432,3,2021-10-02 21:40:35+00:00,2
634,10691666,https://github.com/xfguo/uart16550.git,2013-06-14 15:12:35+00:00,,xfguo/uart16550,Verilog,uart16550,1368,3,2022-04-19 23:39:32+00:00,0
635,12405855,https://github.com/elitezhe/ZedBoardCourse.git,2013-08-27 12:48:56+00:00,ZedBoard Course supported by Xilinx PAE Java Lu,elitezhe/ZedBoardCourse,Verilog,ZedBoardCourse,7080,3,2022-05-06 00:35:17+00:00,1
636,9636384,https://github.com/bgamari/timetag-fpga.git,2013-04-24 00:39:42+00:00,Verilog source for FPGA timetagger,bgamari/timetag-fpga,Verilog,timetag-fpga,320,3,2024-04-17 05:46:00+00:00,4
637,10522507,https://github.com/xfguo/wb_interconnect.git,2013-06-06 08:55:42+00:00,Wishbone Interconnect Library,xfguo/wb_interconnect,Verilog,wb_interconnect,176,3,2024-09-20 07:51:12+00:00,0
638,9579683,https://github.com/z-a-f/verilog_projects.git,2013-04-21 13:22:58+00:00,,z-a-f/verilog_projects,Verilog,verilog_projects,9024,3,2019-10-27 19:27:45+00:00,1
639,12014746,https://github.com/vipinkmenon/scas.git,2013-08-10 03:08:51+00:00,Repository of the Scalable-Configurable AXI Switch,vipinkmenon/scas,Verilog,scas,2326,3,2021-01-15 07:56:15+00:00,1
640,13969349,https://github.com/dosferatu/l2-cache-simulator.git,2013-10-29 21:30:51+00:00,Unified L2 cache project,dosferatu/l2-cache-simulator,Verilog,l2-cache-simulator,5872,3,2024-10-02 17:35:25+00:00,4
641,14123138,https://github.com/blark/6502_verilog_src.git,2013-11-04 20:47:35+00:00,Fun with a 6502 and an FPGA.,blark/6502_verilog_src,Verilog,6502_verilog_src,148,3,2019-11-19 08:03:43+00:00,2
642,15431697,https://github.com/dosferatu/boula.git,2013-12-25 07:47:35+00:00,FPGA PCI-e to OCP bridge,dosferatu/boula,Verilog,boula,114980,2,2019-01-08 17:01:13+00:00,1
643,10022539,https://github.com/russm/mojo-base.git,2013-05-13 01:50:27+00:00,My version of the Embedded Micro base project for Mojo.,russm/mojo-base,Verilog,mojo-base,100,2,2014-04-17 20:26:21+00:00,1
644,11001282,https://github.com/ChristinaSmith/dg_rdma_v0.git,2013-06-27 15:56:10+00:00,Full TX/RX DG/RDMA protocol implementation,ChristinaSmith/dg_rdma_v0,Verilog,dg_rdma_v0,127516,2,2022-02-10 07:08:21+00:00,1
645,10322172,https://github.com/lelialinden/csc258.git,2013-05-27 20:36:42+00:00,Computer Organization - Winter 2013,lelialinden/csc258,Verilog,csc258,92,2,2016-09-20 18:05:11+00:00,0
646,9877430,https://github.com/cpulabs/gci-std-display.git,2013-05-06 01:47:08+00:00,GCI - standard display controller,cpulabs/gci-std-display,Verilog,gci-std-display,13899,2,2021-05-13 23:33:52+00:00,1
647,13953497,https://github.com/KorotkiyEugene/LAG_sv_syn_quartus.git,2013-10-29 11:03:42+00:00,"Network-on-Chip (NoC) with Link Aggregation (LAG), modified for synthesis in Quartus II. Repo contains LAG.tcl that creates and configures Quartus II project of the NoC with LAG. In addition, gate level model of the NoC with LAG can be created and than simulated in ModelSim.",KorotkiyEugene/LAG_sv_syn_quartus,Verilog,LAG_sv_syn_quartus,15184,2,2022-06-28 09:42:33+00:00,0
648,13625864,https://github.com/kmclaugh/iRobot_VLSI_Design.git,2013-10-16 17:23:59+00:00,"A VLSI design, programmed in Verilog, for controlling an iRobot's stepper motors, turning, and autonomous operation",kmclaugh/iRobot_VLSI_Design,Verilog,iRobot_VLSI_Design,264,2,2024-06-03 17:44:24+00:00,0
649,15850133,https://github.com/bperez77/fpga-data-logger-build18.git,2014-01-12 20:29:46+00:00,,bperez77/fpga-data-logger-build18,Verilog,fpga-data-logger-build18,19514,2,2022-03-16 20:37:19+00:00,0
650,14410204,https://github.com/ikalvarado/mips.git,2013-11-14 23:41:58+00:00,An implementation of a super-scalar RISC,ikalvarado/mips,Verilog,mips,124,2,2018-02-05 23:27:14+00:00,5
651,14909492,https://github.com/SanjayRai/HD_flow_vivado.git,2013-12-04 00:06:51+00:00,,SanjayRai/HD_flow_vivado,Verilog,HD_flow_vivado,43072,2,2022-01-30 00:18:38+00:00,2
652,11293767,https://github.com/guruofquality/uhd.git,2013-07-09 20:45:55+00:00,collaboration branches for UHD,guruofquality/uhd,Verilog,uhd,19568,2,2022-08-13 21:35:36+00:00,0
653,9384949,https://github.com/utzig/pong-nexys2.git,2013-04-12 02:33:59+00:00,A pong game reimplemented in verilog for the Digilent Nexys2,utzig/pong-nexys2,Verilog,pong-nexys2,128,2,2023-08-27 17:15:35+00:00,1
654,12186543,https://github.com/cospan/prometheus_fpga.git,2013-08-17 22:11:17+00:00,Prometheus FPGA build with scons,cospan/prometheus_fpga,Verilog,prometheus_fpga,82,2,2023-01-28 16:21:57+00:00,0
655,14051927,https://github.com/aargueta/PLC4OpenSPARC.git,2013-11-01 19:33:52+00:00,Hardware Implementation for Proactive Load and Check for the OpenSPARC T1,aargueta/PLC4OpenSPARC,Verilog,PLC4OpenSPARC,151916,2,2017-11-20 15:53:49+00:00,1
656,15169272,https://github.com/cambridgehackers/import_components.git,2013-12-13 17:10:10+00:00,reference source files for external component modules,cambridgehackers/import_components,Verilog,import_components,804,2,2018-05-21 17:23:50+00:00,1
657,9507318,https://github.com/dirjud/Nitro-Parts-BrooksEE-UXN1330.git,2013-04-17 20:51:18+00:00,UXN1330 board with Cyrpress FX3 USB 3.0 microprocessor and Spartan 6 / DDR Memory,dirjud/Nitro-Parts-BrooksEE-UXN1330,Verilog,Nitro-Parts-BrooksEE-UXN1330,269,2,2023-06-02 13:45:03+00:00,1
658,9806614,https://github.com/narekisaghulyan/i2sBarGraph.git,2013-05-02 05:46:08+00:00,,narekisaghulyan/i2sBarGraph,Verilog,i2sBarGraph,436,2,2019-01-11 20:49:14+00:00,0
659,13283327,https://github.com/VincentSteil/Verilog-Snake.git,2013-10-02 21:24:08+00:00,"This is really more of a showcase for the VGA and PS2 controllers I've written. This is a rudimentary version of Snake (it only has collision detection and movement, but no food generation or snake extension).",VincentSteil/Verilog-Snake,Verilog,Verilog-Snake,1464,2,2019-11-19 17:44:44+00:00,2
660,12388534,https://github.com/aargueta/Research.git,2013-08-26 20:07:07+00:00,Robust Systems Resarch,aargueta/Research,Verilog,Research,3484,2,2017-04-19 14:56:59+00:00,0
661,13434181,https://github.com/neil64/mips32r1.git,2013-10-09 05:53:31+00:00,"MIPS32 implementation in Verilog published on OpenCores, written by Grant Ayers",neil64/mips32r1,Verilog,mips32r1,17617,2,2022-08-13 19:37:45+00:00,3
662,14219346,https://github.com/benreese0/ECPE174FinalProject.git,2013-11-07 23:45:44+00:00,The final project for ECPE174,benreese0/ECPE174FinalProject,Verilog,ECPE174FinalProject,874,2,2013-12-11 23:36:40+00:00,2
663,11787684,https://github.com/dcblack/uvm_templates.git,2013-07-31 09:44:36+00:00,Templates for UVM that work with the newscript tools on SourceForge,dcblack/uvm_templates,Verilog,uvm_templates,16,2,2022-02-06 11:40:22+00:00,2
664,10612898,https://github.com/ka6sox/bcc_software.git,2013-06-11 01:31:35+00:00,,ka6sox/bcc_software,Verilog,bcc_software,145,2,2022-08-13 15:54:46+00:00,3
665,16185919,https://github.com/optixx/digilent-nexys2-sram.git,2014-01-23 21:15:36+00:00,digilent-nexys2 sram controller,optixx/digilent-nexys2-sram,Verilog,digilent-nexys2-sram,2376,2,2021-03-27 09:55:07+00:00,0
666,15761418,https://github.com/mashiro-no-rabo/stopwatch.git,2014-01-09 08:49:37+00:00,"a verilog design for Logic course. ZJU 2013-2014 autumn, winter.",mashiro-no-rabo/stopwatch,Verilog,stopwatch,260,2,2023-01-28 19:52:19+00:00,0
667,10069627,https://github.com/billryan/srio_test.git,2013-05-15 02:40:12+00:00,Serial RapidIO test with SEEDHPS6455,billryan/srio_test,Verilog,srio_test,11848,2,2024-01-10 01:13:20+00:00,5
668,14241929,https://github.com/pkpio/PDL.git,2013-11-08 19:10:42+00:00,Programmable Delay Lines on FPGA,pkpio/PDL,Verilog,PDL,71416,2,2024-02-17 11:39:31+00:00,0
669,15354201,https://github.com/chrisfrederickson/verilog-nerf-sentry.git,2013-12-21 05:12:23+00:00,For use with Rudolph Lab's Project Sentry Gun,chrisfrederickson/verilog-nerf-sentry,Verilog,verilog-nerf-sentry,120,2,2015-02-16 14:09:41+00:00,0
670,14478654,https://github.com/Jamil/MIPS-Processor.git,2013-11-18 00:36:04+00:00,"A crude and simple (but working!) MIPS processor, written in Verilog and designed for implementation on a DE/2 board (Cyclone II FPGA)",Jamil/MIPS-Processor,Verilog,MIPS-Processor,1210,2,2020-10-20 06:57:02+00:00,1
671,10242781,https://github.com/nagoya313/YutorinaCPU.git,2013-05-23 12:02:01+00:00,自作CPUらしい,nagoya313/YutorinaCPU,Verilog,YutorinaCPU,170,2,2014-06-14 22:43:00+00:00,1
672,11921359,https://github.com/plops/led-strip.git,2013-08-06 10:24:57+00:00,verilog code to control a ws2811 led strip using the ftdi morphic-II developement board (featuring ft2232h usb interface and cyclone II fpga),plops/led-strip,Verilog,led-strip,92,2,2013-12-28 13:04:43+00:00,2
673,14178576,https://github.com/LordStraider/TSEA44.git,2013-11-06 16:40:57+00:00,laborations for TSEA44,LordStraider/TSEA44,Verilog,TSEA44,38136,2,2017-05-17 03:44:51+00:00,1
674,12074737,https://github.com/fatestudio/ModExp2.1.git,2013-08-13 06:17:52+00:00,,fatestudio/ModExp2.1,Verilog,ModExp2.1,128748,2,2023-07-31 08:02:43+00:00,2
675,10501385,https://github.com/lerwys/fmc-adc-hdl.git,2013-06-05 11:50:57+00:00,FMC ADC Firmware,lerwys/fmc-adc-hdl,Verilog,fmc-adc-hdl,4978,2,2022-09-16 15:58:49+00:00,1
676,10741963,https://github.com/pkpio/SIRC_HW_Xilinx_ML605_Hardware_PUF.git,2013-06-17 16:39:17+00:00,"Implementation of SIRC, hardware end code for a Xilinx virtex 6 ML605 device. This project is made to work with a actual hardware PUF. PUF - Physically Unclonable Function.",pkpio/SIRC_HW_Xilinx_ML605_Hardware_PUF,Verilog,SIRC_HW_Xilinx_ML605_Hardware_PUF,13036,2,2024-02-15 01:23:33+00:00,2
677,11704276,https://github.com/sagunms/VerilogExperiments.git,2013-07-27 11:52:10+00:00,Just trivial experiments while getting acquainted with Xilinx Spartan 3E FPGAs.,sagunms/VerilogExperiments,Verilog,VerilogExperiments,2244,2,2024-03-30 16:56:55+00:00,2
678,13244714,https://github.com/07adnan/32bitDivision.git,2013-10-01 13:34:49+00:00,Division implemented using Non restoring Division,07adnan/32bitDivision,Verilog,32bitDivision,140,2,2024-09-17 22:45:47+00:00,0
679,13111265,https://github.com/Cognoscan/BoostLogic.git,2013-09-26 02:42:10+00:00,Open-source VHDL library containing miscellaneous digital logic functions.,Cognoscan/BoostLogic,Verilog,BoostLogic,60,2,2024-08-16 14:26:34+00:00,0
680,10742221,https://github.com/pkpio/SIRC_HW.git,2013-06-17 16:53:46+00:00,"Implementation of SIRC, hardware end code for a Xilinx virtex 5 XUPV5 and virtex 6 ML605 devices inside folders. This project has separate works which are made to work with both actual hardware PUF and software PUF. PUF - Physically Unclonable Function.",pkpio/SIRC_HW,Verilog,SIRC_HW,26716,2,2023-04-24 00:10:43+00:00,4
681,13944900,https://github.com/cly753/CE3001PROJECT.git,2013-10-29 02:44:57+00:00,,cly753/CE3001PROJECT,Verilog,CE3001PROJECT,204,2,2013-11-13 18:42:05+00:00,0
682,15265306,https://github.com/TeePaps/Simplified-Verilog-MIPS-Processor.git,2013-12-17 20:38:38+00:00,A simplified version of the MIPS processor built using Verilog ,TeePaps/Simplified-Verilog-MIPS-Processor,Verilog,Simplified-Verilog-MIPS-Processor,444,2,2019-08-18 03:35:31+00:00,1
683,12657844,https://github.com/schuylersg/FastDataAcquisitionFPGA.git,2013-09-07 01:11:59+00:00,Verilog for Fast Data Acquisition board FPGA ,schuylersg/FastDataAcquisitionFPGA,Verilog,FastDataAcquisitionFPGA,124,2,2024-03-30 02:34:09+00:00,2
684,11757061,https://github.com/prattmic/LC-3b.git,2013-07-30 05:08:55+00:00,LC-3b CPU in Verilog,prattmic/LC-3b,Verilog,LC-3b,15,2,2021-11-28 07:09:22+00:00,0
685,9198875,https://github.com/qlonik/CS241-washing-machine.git,2013-04-03 16:04:28+00:00,Washing machine project for CS 241,qlonik/CS241-washing-machine,Verilog,CS241-washing-machine,9776,2,2023-01-28 14:10:24+00:00,0
686,11579480,https://github.com/gilani/dp_fpfma_custom.git,2013-07-22 11:14:04+00:00,Double-precision FMA with custom multiplier implementation,gilani/dp_fpfma_custom,Verilog,dp_fpfma_custom,7208,2,2022-02-16 10:40:40+00:00,0
687,14591189,https://github.com/Lauga52/Projet_VHDL_Video.git,2013-11-21 15:23:43+00:00,,Lauga52/Projet_VHDL_Video,Verilog,Projet_VHDL_Video,3444,2,2022-05-25 20:45:39+00:00,0
688,15217882,https://github.com/flycrow/pyxdl.git,2013-12-16 05:33:41+00:00,Import from http://www.da.isy.liu.se/~ehliar/pyxdl/,flycrow/pyxdl,Verilog,pyxdl,156,2,2022-07-25 14:38:39+00:00,0
689,13427592,https://github.com/sandeshghimire/system_on_chip_design.git,2013-10-08 22:47:14+00:00,"FPGA, VHDL",sandeshghimire/system_on_chip_design,Verilog,system_on_chip_design,55304,1,2022-04-27 19:00:05+00:00,0
690,16040395,https://github.com/vipinkmenon/prime.git,2014-01-19 05:07:09+00:00,PR based image processing,vipinkmenon/prime,Verilog,prime,12800,1,2018-12-21 23:31:39+00:00,1
691,10741699,https://github.com/pkpio/SIRC_HW_Xilinx_XUPV5_Software_PUF.git,2013-06-17 16:25:44+00:00,"Implementation of SIRC, hardware end code for a Xilinx virtex 5 XUPV5 device. This project is made to work with a software PUF. i.e., A software module implementation of  PUF behaviour. PUF - Physically Unclonable Function.",pkpio/SIRC_HW_Xilinx_XUPV5_Software_PUF,Verilog,SIRC_HW_Xilinx_XUPV5_Software_PUF,9536,1,2023-04-24 00:09:38+00:00,1
692,9786042,https://github.com/h-hirai/AnExampleForQuickCheckVerilog.git,2013-05-01 05:03:40+00:00,An example of random verification for verilog RTL module with QuickCheck library of Haskell.,h-hirai/AnExampleForQuickCheckVerilog,Verilog,AnExampleForQuickCheckVerilog,230,1,2014-11-11 14:20:59+00:00,0
693,9743444,https://github.com/narekisaghulyan/localizer.git,2013-04-29 08:02:47+00:00,,narekisaghulyan/localizer,Verilog,localizer,1408,1,2019-01-11 20:50:04+00:00,0
694,13550662,https://github.com/pkpio/DDR2_Interface_Xilinx_XUPV5.git,2013-10-14 02:14:46+00:00,Interfacing the DRAM of a Xilinx virtex 5 XUPV5 FPGA board,pkpio/DDR2_Interface_Xilinx_XUPV5,Verilog,DDR2_Interface_Xilinx_XUPV5,55820,1,2024-07-09 13:56:30+00:00,1
695,10118652,https://github.com/avmwww/sdio-audio.git,2013-05-17 07:52:35+00:00,SDIO Audio device. Verilog.,avmwww/sdio-audio,Verilog,sdio-audio,148,1,2024-05-25 23:13:18+00:00,1
696,13241952,https://github.com/IvanGrafsky/control_system.git,2013-10-01 11:31:20+00:00,FPGA PCI-E interface of control system,IvanGrafsky/control_system,Verilog,control_system,132,1,2023-03-22 11:33:25+00:00,0
697,15111670,https://github.com/tombell93/Pipelined-CORDIC-Processor---SystemVerilog.git,2013-12-11 15:54:23+00:00,,tombell93/Pipelined-CORDIC-Processor---SystemVerilog,Verilog,Pipelined-CORDIC-Processor---SystemVerilog,7736,1,2018-10-17 20:51:57+00:00,1
698,11226390,https://github.com/zhemao/fpgasynth.git,2013-07-07 00:33:17+00:00,Experiments in hardware audio synthesis,zhemao/fpgasynth,Verilog,fpgasynth,276,1,2013-11-04 17:59:42+00:00,2
699,10129180,https://github.com/avakar/omicron2.git,2013-05-17 18:10:37+00:00,,avakar/omicron2,Verilog,omicron2,418,1,2022-04-20 20:46:27+00:00,1
700,11925545,https://github.com/wnew/xverilog.git,2013-08-06 14:07:55+00:00,"Extended Verilog, adds features to verilog and converts xverilog to synthesisable verilog",wnew/xverilog,Verilog,xverilog,112,1,2019-08-30 05:53:47+00:00,0
701,14475816,https://github.com/will-odonnell/fpga-pmbist.git,2013-11-17 21:53:56+00:00,Fall 2013 Master's Project - Programmable Memory BIST,will-odonnell/fpga-pmbist,Verilog,fpga-pmbist,14848,1,2022-11-25 14:39:10+00:00,1
702,15483687,https://github.com/ecko/verilog-image-decompressor.git,2013-12-27 23:18:08+00:00,Image decompressor written in Verilog for the Altera DE2 development board.,ecko/verilog-image-decompressor,Verilog,verilog-image-decompressor,968,1,2015-10-12 14:12:21+00:00,0
703,11870500,https://github.com/dennisgl/MIPS-Blueprint.git,2013-08-03 22:24:53+00:00,"A clear and beautified MIPS pipelined blueprint, with a working implementation.",dennisgl/MIPS-Blueprint,Verilog,MIPS-Blueprint,1600,1,2014-10-29 06:50:59+00:00,0
704,14969793,https://github.com/mdelrosa/cafinalproject.git,2013-12-06 00:34:40+00:00,Blinky lights and loud noises,mdelrosa/cafinalproject,Verilog,cafinalproject,252,1,2020-11-25 04:23:00+00:00,0
705,9741375,https://github.com/vipinkmenon/PResto.git,2013-04-29 05:00:50+00:00,,vipinkmenon/PResto,Verilog,PResto,145,1,2018-12-21 23:32:08+00:00,0
706,9579955,https://github.com/nishio/fpga.git,2013-04-21 13:43:48+00:00,fpga,nishio/fpga,Verilog,fpga,164,1,2021-03-09 04:29:34+00:00,0
707,9452700,https://github.com/dedor90/wddl_aes.git,2013-04-15 16:09:49+00:00,,dedor90/wddl_aes,Verilog,wddl_aes,320,1,2022-12-09 19:26:22+00:00,0
708,11181093,https://github.com/gangloff/FastBalancedCorrelatorGitHub.git,2013-07-04 15:44:05+00:00,fast (up to 16 MHz) balanced 2-ch correlator,gangloff/FastBalancedCorrelatorGitHub,Verilog,FastBalancedCorrelatorGitHub,11288,1,2021-01-13 00:48:04+00:00,0
709,13281653,https://github.com/Devin-Moore-CpE/De0-Nano-I2C.git,2013-10-02 20:15:33+00:00,,Devin-Moore-CpE/De0-Nano-I2C,Verilog,De0-Nano-I2C,6136,1,2016-10-17 03:40:33+00:00,0
710,12298861,https://github.com/bobnewgard/fcs.git,2013-08-22 14:20:42+00:00,Verilog implementation of Ethernet Frame Check Sequence (FCS) with SystemC unit tests,bobnewgard/fcs,Verilog,fcs,177,1,2021-02-15 21:40:25+00:00,3
711,12686397,https://github.com/awong92/GraphicsProcessorUnit.git,2013-09-08 19:41:44+00:00,CS 3220 Project -- Graphics Processor Unit,awong92/GraphicsProcessorUnit,Verilog,GraphicsProcessorUnit,20316,1,2019-01-04 10:26:10+00:00,0
712,14644572,https://github.com/boy69162000/COlab4.git,2013-11-23 15:19:39+00:00,2013 fall NCTUCS Computer Organization lab 4,boy69162000/COlab4,Verilog,COlab4,228,1,2022-08-12 20:43:22+00:00,2
713,10498588,https://github.com/Ironil/WM8731-codec-controller.git,2013-06-05 08:50:14+00:00,,Ironil/WM8731-codec-controller,Verilog,WM8731-codec-controller,252,1,2018-08-03 10:35:21+00:00,0
714,13201424,https://github.com/daveyliam/fpga_thin_client.git,2013-09-29 22:50:46+00:00,A thin client implemented in hardware on an FPGA,daveyliam/fpga_thin_client,Verilog,fpga_thin_client,4615,1,2022-05-24 07:39:06+00:00,0
715,9453835,https://github.com/bencavins/traffic_light.git,2013-04-15 17:10:07+00:00,ECEN 2350 Traffic Light Assignment,bencavins/traffic_light,Verilog,traffic_light,108,1,2024-04-04 19:23:03+00:00,0
716,11684045,https://github.com/ineganov/sdram_controller.git,2013-07-26 11:08:17+00:00,A simplistic SDRAM-controller,ineganov/sdram_controller,Verilog,sdram_controller,116,1,2022-03-15 23:16:29+00:00,0
717,13095416,https://github.com/wallento/wb_interconnect.git,2013-09-25 14:06:04+00:00,Wishbone Interconnect Modules,wallento/wb_interconnect,Verilog,wb_interconnect,116,1,2022-05-05 06:28:57+00:00,0
718,14812110,https://github.com/SanjayRai/PR_7series.git,2013-11-29 23:29:18+00:00,Partial reconfiguration project for 7 - series,SanjayRai/PR_7series,Verilog,PR_7series,160,1,2022-01-30 00:18:39+00:00,0
719,15007819,https://github.com/trangjackie/jpeg.git,2013-12-07 15:27:05+00:00,,trangjackie/jpeg,Verilog,jpeg,116,1,2015-05-19 14:01:36+00:00,0
720,15946916,https://github.com/alanachtenberg/CSCE-350.git,2014-01-15 20:14:28+00:00,Computer Architecture MIPS Verilog,alanachtenberg/CSCE-350,Verilog,CSCE-350,888,1,2017-11-14 22:06:13+00:00,5
721,15932523,https://github.com/cucl-srg/P33.git,2014-01-15 10:52:29+00:00,P33 2014,cucl-srg/P33,Verilog,P33,10486,1,2014-03-04 19:38:18+00:00,4
722,10509251,https://github.com/jacobmholt/lets-build-a-gpu.git,2013-06-05 18:09:19+00:00,A Project to build a graphics card because we are so pissed off with Nvidia and AMD,jacobmholt/lets-build-a-gpu,Verilog,lets-build-a-gpu,156,1,2021-10-09 17:48:07+00:00,0
723,11568727,https://github.com/odmb/odmb_ucsb_v2.git,2013-07-21 22:29:36+00:00,Official firmware for the ODMB.V2 by UCSB,odmb/odmb_ucsb_v2,Verilog,odmb_ucsb_v2,3962,1,2020-04-01 03:29:15+00:00,4
724,14321714,https://github.com/Crazyconv/5-pipeline-MIPS-CPU.git,2013-11-12 03:54:19+00:00,,Crazyconv/5-pipeline-MIPS-CPU,Verilog,5-pipeline-MIPS-CPU,685,1,2015-08-30 15:43:57+00:00,2
725,15836605,https://github.com/stevenmburns/chisel-edit-distance.git,2014-01-12 04:46:43+00:00,,stevenmburns/chisel-edit-distance,Verilog,chisel-edit-distance,152,1,2015-02-24 12:01:01+00:00,0
726,13299536,https://github.com/leekeith/EECE381_W2013_Group14.git,2013-10-03 13:46:13+00:00,Hardware and software for group 14,leekeith/EECE381_W2013_Group14,Verilog,EECE381_W2013_Group14,113012,1,2017-03-05 16:51:20+00:00,0
727,14793769,https://github.com/Poofjunior/SynchronousQuadratureEncoder.git,2013-11-29 05:55:49+00:00,An implementation of decrypting a quadrature optical encoder in System Verilog,Poofjunior/SynchronousQuadratureEncoder,Verilog,SynchronousQuadratureEncoder,108,1,2018-05-09 20:33:38+00:00,0
728,9334747,https://github.com/rattboi/gateboy.git,2013-04-10 00:43:14+00:00,Gameboy implementation in System Verilog,rattboi/gateboy,Verilog,gateboy,2856,1,2016-04-09 00:04:11+00:00,1
729,14705745,https://github.com/kjh410/ECO.git,2013-11-26 03:17:39+00:00,Automated ECO system using BDD,kjh410/ECO,Verilog,ECO,10194,1,2024-06-13 20:33:03+00:00,0
730,13281853,https://github.com/2014SeniorProject/FPGAcontrol.git,2013-10-02 20:23:42+00:00,,2014SeniorProject/FPGAcontrol,Verilog,FPGAcontrol,114796,1,2014-05-12 18:06:22+00:00,0
731,13283626,https://github.com/VincentSteil/Verilog-MIPS-CPU.git,2013-10-02 21:38:45+00:00,A MIPS CPU written in behavioural Verilog. It isn't pipelined (yet) Coding it behaviourally is indeed the easy way out. ,VincentSteil/Verilog-MIPS-CPU,Verilog,Verilog-MIPS-CPU,2772,1,2015-09-28 14:24:25+00:00,0
732,13626999,https://github.com/Rutgers-FPGA-Projects/Two-Way-Comm.git,2013-10-16 18:09:07+00:00,In our project we intend to implement a two way half-duplex communication system on Altera  DE2-115 boards. Our system will have two FPGA’s connected via an Ethernet cable. Each  FPGA board will have a speaker and microphone connected to it. Using this microphone a  person sitting next to one board will be able send an audio message to a person sitting next to the  other FPGA board. The other person will receive this message via the speaker. We will also  implement a MAC protocol for our Link layer. If time permits we will try implementing our  system on a LAN. ,Rutgers-FPGA-Projects/Two-Way-Comm,Verilog,Two-Way-Comm,7468,1,2016-03-13 13:46:54+00:00,0
733,13165442,https://github.com/via/countgen.git,2013-09-28 02:10:19+00:00,Naive squarewave frequency counter and squarewave generator,via/countgen,Verilog,countgen,104,1,2021-01-05 17:10:12+00:00,3
734,13895588,https://github.com/joelagnel/amber-core.git,2013-10-27 04:08:38+00:00,A small opensource ARM core compatible with armv2a ISA,joelagnel/amber-core,Verilog,amber-core,4132,1,2017-02-03 08:50:14+00:00,2
735,11679008,https://github.com/ahoodlum/sync_controller.git,2013-07-26 06:13:49+00:00,Variable time latch circuit with USB serial interface - Lattice MachXO2 Breakout Board,ahoodlum/sync_controller,Verilog,sync_controller,2772,1,2018-04-01 22:27:22+00:00,0
736,15061326,https://github.com/bmartini/zedboard-simple-loopback.git,2013-12-09 22:51:16+00:00,Zedboard loopback PlanAhead project for use with the zynq-xdma driver,bmartini/zedboard-simple-loopback,Verilog,zedboard-simple-loopback,140,1,2022-04-21 00:30:23+00:00,1
737,12731325,https://github.com/BrooksEE/nitro-parts-lib-VerilogTools.git,2013-09-10 14:09:44+00:00,Verilog Tools for usage in Digital Design and Sim,BrooksEE/nitro-parts-lib-VerilogTools,Verilog,nitro-parts-lib-VerilogTools,15,1,2023-05-26 21:25:23+00:00,1
738,9721640,https://github.com/calissile/microprocessor-design-vdhl.git,2013-04-27 21:56:55+00:00,Verilog Microprocessor design,calissile/microprocessor-design-vdhl,Verilog,microprocessor-design-vdhl,112,1,2014-06-08 17:00:44+00:00,0
739,14246911,https://github.com/drloggers/Split_L2_cache_project.git,2013-11-08 23:08:02+00:00,,drloggers/Split_L2_cache_project,Verilog,Split_L2_cache_project,4596,1,2022-06-09 09:13:11+00:00,4
740,11416455,https://github.com/makotoshimazu/exp-sysele.git,2013-07-15 06:32:54+00:00,B3の後期実験、「システムエレクトロニクス実験プロジェクト」の課題で作ったもの。,makotoshimazu/exp-sysele,Verilog,exp-sysele,10016,1,2023-06-27 14:51:37+00:00,2
741,13580645,https://github.com/elic-eon/hw-cpu.git,2013-10-15 04:39:12+00:00,,elic-eon/hw-cpu,Verilog,hw-cpu,348,1,2017-11-30 04:33:21+00:00,0
742,15715762,https://github.com/ksnieck/spi_master.git,2014-01-07 20:28:30+00:00,Publishing modifications to an LGPL licensed verilog SPI Master controller,ksnieck/spi_master,Verilog,spi_master,144,1,2019-08-30 02:47:15+00:00,1
743,9675801,https://github.com/indianabutts/OpenConsole.git,2013-04-25 16:08:33+00:00,Open Source Gaming Hardware,indianabutts/OpenConsole,Verilog,OpenConsole,144,1,2016-05-01 12:36:39+00:00,1
744,14082440,https://github.com/decoderc/Ercans-Projects-Assignments.git,2013-11-03 09:51:47+00:00,ercans,decoderc/Ercans-Projects-Assignments,Verilog,Ercans-Projects-Assignments,124,1,2013-12-02 20:59:06+00:00,0
745,14470486,https://github.com/dasdgw/GHRD_soc_system.git,2013-11-17 16:42:16+00:00,sockit golden hardware reference design,dasdgw/GHRD_soc_system,Verilog,GHRD_soc_system,39788,1,2023-12-12 09:44:04+00:00,1
746,12686914,https://github.com/spotco/DE1_DodgeGame.git,2013-09-08 20:18:53+00:00,,spotco/DE1_DodgeGame,Verilog,DE1_DodgeGame,108,1,2015-03-18 07:59:00+00:00,0
747,14702017,https://github.com/chipsenkbeil-academic/codesign-challenge.git,2013-11-25 23:45:24+00:00,The hardware/software codesign challenge for ECE4530 where we attempt to beat each other in speeding up SHA-1 and collision detection.,chipsenkbeil-academic/codesign-challenge,Verilog,codesign-challenge,8126,1,2017-01-29 10:48:23+00:00,1
748,11900185,https://github.com/karlshi419/OnlineOperators.git,2013-08-05 14:25:08+00:00,HDL codes and MATLAB files for Online Operators,karlshi419/OnlineOperators,Verilog,OnlineOperators,2113,1,2022-06-05 08:53:10+00:00,2
749,14297733,https://github.com/corecode/ulpi_gateway.git,2013-11-11 10:21:33+00:00,,corecode/ulpi_gateway,Verilog,ulpi_gateway,148,1,2023-11-24 15:48:32+00:00,1
750,9685437,https://github.com/codyhanson/binary-evolution.git,2013-04-26 01:56:05+00:00,UW Madison Senior Design Project,codyhanson/binary-evolution,Verilog,binary-evolution,12048,1,2013-12-11 02:11:20+00:00,0
751,12499177,https://github.com/ehayon/USBL-Acoustic-Transmission.git,2013-08-31 01:56:37+00:00,40KHz 2ms pulsed square wave for transmission in an ultra-short baseline acoustic underwater vehicle positioning system,ehayon/USBL-Acoustic-Transmission,Verilog,USBL-Acoustic-Transmission,536,1,2019-10-21 14:00:04+00:00,1
752,9579723,https://github.com/theHawke/real-dcpu.git,2013-04-21 13:26:05+00:00,My effort to create an FPGA implementation of the dcpu computer from the announced-but-probably-not-going-to-come-out game 0x10c,theHawke/real-dcpu,Verilog,real-dcpu,228,1,2022-09-02 14:22:59+00:00,0
753,14333645,https://github.com/bwalex/demo_sv_tb.git,2013-11-12 13:56:39+00:00,,bwalex/demo_sv_tb,Verilog,demo_sv_tb,100,1,2014-07-06 13:32:50+00:00,1
754,15672578,https://github.com/leowu2017/DSPIC_final.git,2014-01-06 11:42:41+00:00,DSPIC final,leowu2017/DSPIC_final,Verilog,DSPIC_final,3864,1,2021-12-13 04:45:58+00:00,0
755,15781542,https://github.com/grantdhunter/ECE492.git,2014-01-09 22:27:01+00:00,Computer engineer Capstone project: RC Rover with EMG and Gyros,grantdhunter/ECE492,Verilog,ECE492,172809,1,2023-01-28 06:17:43+00:00,1
756,12739552,https://github.com/kk4ead/stack16.git,2013-09-10 20:17:05+00:00,"A simple 16-bit stack machine, designed to be implemented with only 7400-series devices.",kk4ead/stack16,Verilog,stack16,212,1,2023-11-17 08:38:32+00:00,1
757,10722602,https://github.com/ysaibhargav/breakout.git,2013-06-16 16:37:15+00:00,"A verilog based implementation of the popular arcade game Breakout (FPGA, CPLD compatible)",ysaibhargav/breakout,Verilog,breakout,104,1,2023-11-24 19:16:49+00:00,0
758,15214624,https://github.com/elsingc/SeniorDesign.git,2013-12-16 01:41:54+00:00,,elsingc/SeniorDesign,Verilog,SeniorDesign,22945,1,2024-09-09 09:38:56+00:00,2
759,10741833,https://github.com/pkpio/SIRC_HW_Xilinx_XUPV5_Hardware_PUF.git,2013-06-17 16:33:18+00:00,"Implementation of SIRC, hardware end code for a Xilinx virtex 5 XUPV5 device. This project is made to work with a actual hardware PUF. PUF - Physically Unclonable Function.",pkpio/SIRC_HW_Xilinx_XUPV5_Hardware_PUF,Verilog,SIRC_HW_Xilinx_XUPV5_Hardware_PUF,14560,1,2023-04-24 00:09:56+00:00,2
760,9838047,https://github.com/narekisaghulyan/backup_project.git,2013-05-03 14:50:18+00:00,,narekisaghulyan/backup_project,Verilog,backup_project,5308,1,2019-01-11 20:48:59+00:00,1
761,13309808,https://github.com/tdudziak/fpga-pong.git,2013-10-03 21:02:50+00:00,Game of Pong on a Terasic D2-115 board,tdudziak/fpga-pong,Verilog,fpga-pong,30,1,2022-05-24 19:52:19+00:00,0
762,14004931,https://github.com/ajeisens/6.111-final-project.git,2013-10-31 01:52:24+00:00,6.111 Final Project,ajeisens/6.111-final-project,Verilog,6.111-final-project,43,1,2017-08-02 08:43:35+00:00,3
763,15106162,https://github.com/jimurai/okWishboneMaster.git,2013-12-11 11:54:44+00:00,Opal-Kelly to Wishbone master interface with Python support.,jimurai/okWishboneMaster,Verilog,okWishboneMaster,120,1,2013-12-11 14:25:13+00:00,0
764,15473447,https://github.com/kleszcz/div.git,2013-12-27 12:35:02+00:00,8/4 bit divider,kleszcz/div,Verilog,div,396,1,2019-04-16 14:16:09+00:00,1
765,9483119,https://github.com/allisonmorris/mips-processor.git,2013-04-16 21:33:46+00:00,UCSD CSE 141L Spring 2013 MIPS processor assignment.,allisonmorris/mips-processor,Verilog,mips-processor,352,1,2014-02-22 01:10:46+00:00,1
766,14398048,https://github.com/jandersson/ece327.git,2013-11-14 14:58:17+00:00,Verilog HDL Lab Assignments,jandersson/ece327,Verilog,ece327,472,1,2022-05-23 04:12:18+00:00,0
767,14609688,https://github.com/pkpio/dual_core_PUF_with_PDL_and_ethernet.git,2013-11-22 05:41:33+00:00,Implementation of a dual core adder based PUF on FPGA. To be submitted for the Design Automation Conference' 14,pkpio/dual_core_PUF_with_PDL_and_ethernet,Verilog,dual_core_PUF_with_PDL_and_ethernet,43988,1,2023-04-24 00:09:16+00:00,1
768,9498185,https://github.com/rainerlego/legocar.git,2013-04-17 13:30:34+00:00,,rainerlego/legocar,Verilog,legocar,78668,1,2013-12-03 18:02:29+00:00,0
769,11714530,https://github.com/lz1/Lz1_32bits_RISC_CPU.git,2013-07-28 03:26:05+00:00,Basic RISC 32 bits CPU,lz1/Lz1_32bits_RISC_CPU,Verilog,Lz1_32bits_RISC_CPU,188,1,2020-07-03 02:21:56+00:00,1
770,12392479,https://github.com/csc-fw/otmb_fw_code.git,2013-08-27 00:00:08+00:00,Source code for the OTMB firmware,csc-fw/otmb_fw_code,Verilog,otmb_fw_code,8099,1,2022-04-06 04:09:38+00:00,6
771,16078954,https://github.com/mattiec/eecs362.git,2014-01-20 18:19:06+00:00,,mattiec/eecs362,Verilog,eecs362,3304,1,2014-03-17 20:45:24+00:00,1
772,11199941,https://github.com/skmp/hsgr-simple_soc.git,2013-07-05 13:15:36+00:00,,skmp/hsgr-simple_soc,Verilog,hsgr-simple_soc,760,1,2021-12-22 16:01:06+00:00,1
773,11478516,https://github.com/vineeth001/CZ3001.git,2013-07-17 14:44:09+00:00,,vineeth001/CZ3001,Verilog,CZ3001,675,1,2014-08-18 05:40:24+00:00,0
774,9666870,https://github.com/narekisaghulyan/cross_correlation.git,2013-04-25 08:13:17+00:00,cross_correlation and testbench,narekisaghulyan/cross_correlation,Verilog,cross_correlation,3028,1,2019-01-11 20:50:19+00:00,1
775,11513464,https://github.com/sevikkk/fpgamotion2.git,2013-07-18 20:50:01+00:00,,sevikkk/fpgamotion2,Verilog,fpgamotion2,783,1,2021-07-08 04:46:49+00:00,0
776,13472451,https://github.com/tLiMiT/EECE-3324.git,2013-10-10 13:45:53+00:00,Northeastern University  EECE3324 - Computer Architecture - Yunsi Fei,tLiMiT/EECE-3324,Verilog,EECE-3324,148,1,2022-09-18 20:11:09+00:00,0
777,15358954,https://github.com/zaporozhets/simple_mips32.git,2013-12-21 13:04:05+00:00,MIPS32 single cycle core ,zaporozhets/simple_mips32,Verilog,simple_mips32,140,1,2015-12-19 06:45:48+00:00,0
778,15117486,https://github.com/fabalthazar/VHDL-Deriche-FV.git,2013-12-11 19:58:45+00:00,Projet VHDL d'implémentation de l'algorithme de détection de contours de Deriche sur FPGA,fabalthazar/VHDL-Deriche-FV,Verilog,VHDL-Deriche-FV,1796,1,2021-03-02 13:53:45+00:00,0
779,17035121,https://github.com/analogdevicesinc/hdl.git,2014-02-20 20:49:14+00:00,HDL libraries and projects,analogdevicesinc/hdl,Verilog,hdl,56598,1514,2024-10-28 13:59:34+00:00,1512
780,19449788,https://github.com/alexforencich/verilog-i2c.git,2014-05-05 08:49:01+00:00,Verilog I2C interface for FPGA implementation,alexforencich/verilog-i2c,Verilog,verilog-i2c,130,539,2024-10-27 03:12:06+00:00,172
781,17055791,https://github.com/secworks/aes.git,2014-02-21 12:36:46+00:00,Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.,secworks/aes,Verilog,aes,1061,334,2024-10-28 06:07:22+00:00,124
782,16893783,https://github.com/zhemao/ez8.git,2014-02-16 20:45:26+00:00,The Easy 8-bit Processor,zhemao/ez8,OCaml,ez8,394,181,2024-04-13 21:24:37+00:00,20
783,18290456,https://github.com/russdill/bch_verilog.git,2014-03-31 11:09:54+00:00,Verilog based BCH encoder/decoder,russdill/bch_verilog,Verilog,bch_verilog,273,110,2024-10-29 06:02:12+00:00,44
784,20655330,https://github.com/ucb-bar/sha3.git,2014-06-09 17:23:42+00:00,,ucb-bar/sha3,Verilog,sha3,855,76,2024-05-26 07:34:08+00:00,19
785,17455193,https://github.com/secworks/trng.git,2014-03-05 21:02:28+00:00,True Random Number Generator core implemented in Verilog.,secworks/trng,Verilog,trng,374,72,2024-09-10 19:24:29+00:00,15
786,17543897,https://github.com/suntodai/FPGA_image_processing.git,2014-03-08 14:49:22+00:00,"Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image",suntodai/FPGA_image_processing,Verilog,FPGA_image_processing,632,59,2024-10-08 12:20:59+00:00,36
787,16355710,https://github.com/secworks/sha1.git,2014-01-29 19:25:22+00:00,Verilog implementation of the SHA-1 cryptgraphic hash function,secworks/sha1,Verilog,sha1,489,53,2024-09-15 15:11:38+00:00,18
788,16735964,https://github.com/bikerglen/beagle.git,2014-02-11 15:53:39+00:00,"BeagleBone HW, SW, & FPGA Development",bikerglen/beagle,Verilog,beagle,2740,52,2023-07-21 08:11:25+00:00,28
789,17027731,https://github.com/embmicro/mojo-base-project.git,2014-02-20 16:49:25+00:00,This is the base project for the Mojo. It should be used as the starting point for all projects.,embmicro/mojo-base-project,Verilog,mojo-base-project,188,50,2024-03-19 03:52:21+00:00,35
790,19282455,https://github.com/Elphel/eddr3.git,2014-04-29 15:57:22+00:00,mirror of https://git.elphel.com/Elphel/eddr3,Elphel/eddr3,Verilog,eddr3,1566,40,2024-04-26 20:22:09+00:00,17
791,19516711,https://github.com/vaughnbetz/COFFE.git,2014-05-07 01:22:22+00:00,,vaughnbetz/COFFE,Verilog,COFFE,2609,38,2024-09-13 19:00:26+00:00,25
792,17116976,https://github.com/secworks/sha512.git,2014-02-23 21:00:01+00:00,Verilog implementation of the SHA-512 hash function.,secworks/sha512,Verilog,sha512,152,36,2024-10-08 03:53:37+00:00,21
793,16530659,https://github.com/kazunori279/CPU32.git,2014-02-05 00:30:06+00:00,Tiny MIPS for Terasic DE0,kazunori279/CPU32,Verilog,CPU32,188,35,2024-10-20 11:39:07+00:00,3
794,18448259,https://github.com/pbing/USB.git,2014-04-04 18:26:57+00:00,FPGA USB 1.1 Low-Speed Implementation,pbing/USB,Verilog,USB,920,33,2024-10-08 02:27:56+00:00,6
795,17613863,https://github.com/SanjayRai/PCIE_AXI_BRIDGE.git,2014-03-11 00:54:21+00:00,Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices,SanjayRai/PCIE_AXI_BRIDGE,Verilog,PCIE_AXI_BRIDGE,93039,29,2024-08-16 09:59:32+00:00,9
796,19573705,https://github.com/TUM-LIS/lisnoc.git,2014-05-08 13:07:21+00:00,LIS Network-on-Chip Implementation,TUM-LIS/lisnoc,Verilog,lisnoc,570,29,2024-09-22 04:26:20+00:00,13
797,20430511,https://github.com/tmolteno/TART.git,2014-06-03 05:14:59+00:00,Transient Array Radio Telescope,tmolteno/TART,Verilog,TART,25597,28,2024-10-18 07:35:04+00:00,6
798,17924230,https://github.com/shaneleonard/neural-hardware.git,2014-03-19 23:28:14+00:00,Verilog library for implementing neural networks.,shaneleonard/neural-hardware,Verilog,neural-hardware,1412,24,2024-04-01 03:45:30+00:00,12
799,17894630,https://github.com/silverfoxy/MIPS-Verilog.git,2014-03-19 06:37:11+00:00,MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.,silverfoxy/MIPS-Verilog,Verilog,MIPS-Verilog,1633,23,2024-09-25 12:57:06+00:00,5
800,19793329,https://github.com/ahmad2smile/SHA256_Verilog.git,2014-05-14 19:34:11+00:00,Verilog based FPGA Design of SHA256 Simulated on ModelSim,ahmad2smile/SHA256_Verilog,Verilog,SHA256_Verilog,343,19,2024-05-29 10:15:55+00:00,7
801,17739697,https://github.com/secworks/modexp.git,2014-03-14 08:21:22+00:00,Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.,secworks/modexp,Verilog,modexp,819,17,2024-08-03 03:15:23+00:00,9
802,18135280,https://github.com/julianofjm/fpga_dac.git,2014-03-26 11:03:58+00:00,"Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and SPI communication to control DAC conversor (AD5791 Analog Devices). To choose the sine frequency and the update frequency of a new data we developed a cpp application. The ""documentation"" folder has more details of the project, including datasheets, state machine and block diagram.",julianofjm/fpga_dac,Verilog,fpga_dac,6708,14,2024-10-06 19:09:23+00:00,6
803,17242406,https://github.com/bunnie/novena-afe-hs-fpga.git,2014-02-27 08:45:04+00:00,High Speed Analog Front End FPGA Firmware for Novena PVT1,bunnie/novena-afe-hs-fpga,Verilog,novena-afe-hs-fpga,202,13,2023-11-27 12:27:22+00:00,4
804,19435930,https://github.com/kalmi/fpga-cam-spartan6-mt9v034.git,2014-05-04 20:58:26+00:00,,kalmi/fpga-cam-spartan6-mt9v034,Verilog,fpga-cam-spartan6-mt9v034,41,12,2024-08-07 04:02:18+00:00,1
805,16776637,https://github.com/twisterss/hardware-traffic-classifier.git,2014-02-12 18:10:02+00:00,FPGA-based traffic classifier using the SVM algorithm,twisterss/hardware-traffic-classifier,Verilog,hardware-traffic-classifier,92,12,2024-08-05 10:39:55+00:00,4
806,19327475,https://github.com/kzzch/nand2tetris-vhdl.git,2014-04-30 21:14:15+00:00,nand2tetris files converted to VHDL so I can simulate them on an FPGA,kzzch/nand2tetris-vhdl,Verilog,nand2tetris-vhdl,112,12,2020-09-03 18:46:30+00:00,2
807,20164582,https://github.com/aanunez/KeypadScanner.git,2014-05-25 20:09:09+00:00,Verilog code for scanning a four by four matrix keypad.,aanunez/KeypadScanner,Verilog,KeypadScanner,17,11,2024-10-14 11:22:44+00:00,4
808,20195012,https://github.com/tchoi8/verilog.git,2014-05-26 18:37:17+00:00,learning VHDL,tchoi8/verilog,Verilog,verilog,180,10,2023-07-05 07:19:36+00:00,4
809,20612848,https://github.com/robinsonb5/SegaToCD32.git,2014-06-08 08:35:13+00:00,A PSOC4-based project for interfacing 6-button Sega megadrive pads to the Amiga CD32,robinsonb5/SegaToCD32,Verilog,SegaToCD32,320,10,2024-09-17 03:59:26+00:00,2
810,19714001,https://github.com/aixp/ProjectOberon-BlackBox.git,2014-05-12 20:21:17+00:00,Project Oberon  @ BlackBox,aixp/ProjectOberon-BlackBox,Verilog,ProjectOberon-BlackBox,591,10,2022-01-06 03:07:26+00:00,2
811,20051956,https://github.com/xfguo/gpio.git,2014-05-22 07:29:17+00:00,GPIO IP core from opencores.,xfguo/gpio,Verilog,gpio,508,10,2024-09-20 08:05:03+00:00,3
812,20590288,https://github.com/bunnie/novena-spi-romulator.git,2014-06-07 10:01:52+00:00,SPI romulator,bunnie/novena-spi-romulator,Verilog,novena-spi-romulator,384,10,2022-01-29 23:38:16+00:00,0
813,17675675,https://github.com/raghavrv/verilog.git,2014-03-12 17:15:40+00:00,Simple Verilog Programs written for my VLSI coursework.,raghavrv/verilog,Verilog,verilog,108,9,2024-04-24 18:27:55+00:00,2
814,19960282,https://github.com/ptracton/altera.git,2014-05-19 22:49:42+00:00,altera DE 0 Nano work,ptracton/altera,Verilog,altera,67196,9,2023-01-11 17:56:44+00:00,4
815,20754893,https://github.com/jackyangNJ/SimMIPS.git,2014-06-12 04:45:30+00:00,a MIPS-based embedded system on FPGA,jackyangNJ/SimMIPS,Verilog,SimMIPS,2600,9,2023-12-16 08:22:09+00:00,2
816,18055674,https://github.com/gary0501/traditional-CGRA.git,2014-03-24 08:10:03+00:00,"my ungraduate project, a traditional CGRA with 3x3 PEs",gary0501/traditional-CGRA,Verilog,traditional-CGRA,136,8,2023-12-18 01:49:29+00:00,2
817,17247495,https://github.com/secworks/uart.git,2014-02-27 12:05:43+00:00,A Universal asynchronous receiver/transmitter (UART) implemented in Verilog.,secworks/uart,Verilog,uart,78,8,2024-06-20 02:20:03+00:00,2
818,19818566,https://github.com/TUM-LIS/faultify.git,2014-05-15 12:34:08+00:00,FPGA-based Probability-aware Fault Injection and Analysis Platform,TUM-LIS/faultify,Verilog,faultify,103658,8,2023-06-12 05:49:47+00:00,4
819,20097350,https://github.com/guitargeek/PolJonasSnake.git,2014-05-23 11:34:58+00:00,Snake Game for the Basys2 Board by Digilent with a Spartan3E FPGA by Xilinx - written in Verilog,guitargeek/PolJonasSnake,Verilog,PolJonasSnake,5937,8,2024-10-25 12:16:00+00:00,0
820,20101677,https://github.com/tao-j/nexys3MIPSSoC.git,2014-05-23 14:06:40+00:00,A simple MIPS SoC implemented on Digilent Nexys3 board,tao-j/nexys3MIPSSoC,Verilog,nexys3MIPSSoC,221,7,2019-07-31 03:03:12+00:00,1
821,20035624,https://github.com/forconesi/InHouse-RDMA.git,2014-05-21 20:09:08+00:00,,forconesi/InHouse-RDMA,Verilog,InHouse-RDMA,108046,7,2024-05-24 02:24:03+00:00,3
822,17439183,https://github.com/secworks/ed25519.git,2014-03-05 11:52:30+00:00,ed25519 public key signature implemented in Verilog.,secworks/ed25519,Verilog,ed25519,6,7,2022-01-29 23:28:04+00:00,1
823,20144301,https://github.com/alexzhang007/FloatPointArithmetic.git,2014-05-25 01:51:54+00:00,"Float Point Add, Multiply and Division. ",alexzhang007/FloatPointArithmetic,Verilog,FloatPointArithmetic,1068,6,2023-11-09 11:23:10+00:00,1
824,16373840,https://github.com/SkylerLipthay/project-costanza.git,2014-01-30 10:05:02+00:00,Project Costanza is a video game console built from the ground up centered around the DE0-Nano FPGA in Verilog,SkylerLipthay/project-costanza,Verilog,project-costanza,1700,6,2022-11-03 23:09:52+00:00,0
825,19801286,https://github.com/xobs/novena-ws2812b-fpga.git,2014-05-15 00:55:43+00:00,WS2312B driver for Novena FPGA,xobs/novena-ws2812b-fpga,Verilog,novena-ws2812b-fpga,140,6,2024-09-06 22:57:52+00:00,3
826,16751310,https://github.com/colinoflynn/s6-reconfig-examples.git,2014-02-12 01:00:10+00:00,Spartan6 Partial Reconfiguration Examples,colinoflynn/s6-reconfig-examples,Verilog,s6-reconfig-examples,332,6,2022-01-26 11:39:33+00:00,4
827,18469949,https://github.com/housq/lc3.git,2014-04-05 15:44:17+00:00,A computer using Little Computer 3 CPU written in verilog HDL. This CPU is designed according to APPENDIX C of INTRODUCING TO COMPUTING SYSTEMS.,housq/lc3,Verilog,lc3,292,6,2022-12-08 18:39:16+00:00,1
828,17580831,https://github.com/aabdelfattah/alhaitham-hardware.git,2014-03-10 03:34:15+00:00,Gesture Recognition Based on ALTERA DE2-115 FPGA,aabdelfattah/alhaitham-hardware,Verilog,alhaitham-hardware,21952,6,2024-06-11 01:47:50+00:00,3
829,19591557,https://github.com/SpiNNakerManchester/spio.git,2014-05-08 22:47:44+00:00,A library of FPGA designs and re-usable modules for I/O and internal connectivity in SpiNNaker systems.,SpiNNakerManchester/spio,Verilog,spio,849,6,2022-02-16 10:11:11+00:00,7
830,21051978,https://github.com/eda-ricercatore/MarcheProcessor.git,2014-06-20 20:48:54+00:00,A wide-word processor with 128-bit data path.,eda-ricercatore/MarcheProcessor,Verilog,MarcheProcessor,20976,6,2023-09-25 05:43:11+00:00,3
831,16752326,https://github.com/scheeloong/Verilog.git,2014-02-12 01:44:25+00:00,Verilog Projects,scheeloong/Verilog,Verilog,Verilog,12544,6,2023-12-01 05:27:10+00:00,6
832,17571225,https://github.com/ZubairLK/project-oscilloscope.git,2014-03-09 18:58:45+00:00,A oscilloscope implementation on the Cyclone DE2 FPGA kit.,ZubairLK/project-oscilloscope,Verilog,project-oscilloscope,5720,6,2024-10-22 08:24:04+00:00,4
833,17526048,https://github.com/brghena/amber_hacking.git,2014-03-07 20:15:31+00:00,Trojan Hardware implemented in the OpenCores Amber ARM Core,brghena/amber_hacking,Verilog,amber_hacking,18332,5,2020-06-08 22:42:05+00:00,2
834,18748684,https://github.com/minhhn2910/FPGA-RISC-MCU.git,2014-04-14 04:48:09+00:00,Simple RISC MCU written on Verilog and Compiler for that MCU.,minhhn2910/FPGA-RISC-MCU,Verilog,FPGA-RISC-MCU,3440,5,2023-09-11 06:14:49+00:00,2
835,20793888,https://github.com/jefflieu/fpga.git,2014-06-13 06:05:44+00:00,Collection of small but useful HDL cores,jefflieu/fpga,Verilog,fpga,908,5,2024-09-30 13:50:27+00:00,2
836,19372534,https://github.com/themaxaboy/Flappy-Bird-Verilog.git,2014-05-02 10:42:25+00:00,Flappy Bird on FPGA Spartan 3 Verilog code,themaxaboy/Flappy-Bird-Verilog,Verilog,Flappy-Bird-Verilog,5692,5,2024-08-12 19:13:47+00:00,1
837,18461059,https://github.com/ppnipuna/EDAC_ASIC_Design.git,2014-04-05 06:01:18+00:00,Synthesizable RTL of Hamming Code based Error Detection and Correction Circuit,ppnipuna/EDAC_ASIC_Design,Verilog,EDAC_ASIC_Design,164,5,2024-08-01 05:04:45+00:00,3
838,17065221,https://github.com/alinealves/CORDIC-Vectoring-em-Verilog.git,2014-02-21 18:13:06+00:00,Códigos e simulações do CORDIC modo Vectoring na linguagem de descrição de hardware Verilog.,alinealves/CORDIC-Vectoring-em-Verilog,Verilog,CORDIC-Vectoring-em-Verilog,1536,5,2021-05-13 21:20:26+00:00,1
839,18885360,https://github.com/bunnie/novena-afe-ps-fpga.git,2014-04-17 16:25:02+00:00,Novena precision ADC FPGA driver design,bunnie/novena-afe-ps-fpga,Verilog,novena-afe-ps-fpga,192,5,2023-10-07 10:36:59+00:00,2
840,20228529,https://github.com/magnuskarlsson/Pipistrello_ols_verilog.git,2014-05-27 17:20:12+00:00,,magnuskarlsson/Pipistrello_ols_verilog,Verilog,Pipistrello_ols_verilog,356,5,2018-07-12 13:32:41+00:00,0
841,16472858,https://github.com/gilith/timelock.git,2014-02-03 07:30:05+00:00,Specialized hardware to open the crypto timelock puzzle,gilith/timelock,Verilog,timelock,1960,4,2024-04-16 12:05:18+00:00,0
842,19422363,https://github.com/NiklasKunkel/32-Bit-Multi-Cycle-Bare-MIPS-CPU.git,2014-05-04 08:39:13+00:00,Designed and implemented from the ground up using behaviorally simulated hardware components.,NiklasKunkel/32-Bit-Multi-Cycle-Bare-MIPS-CPU,Verilog,32-Bit-Multi-Cycle-Bare-MIPS-CPU,3412,4,2024-09-19 11:37:22+00:00,4
843,19196754,https://github.com/michael-swan/NES-Controller-SIPO.git,2014-04-27 05:38:25+00:00,Verilog module for interfacing with an NES controller.,michael-swan/NES-Controller-SIPO,Verilog,NES-Controller-SIPO,144,4,2021-03-29 07:50:17+00:00,1
844,20755150,https://github.com/alexzhang007/Cache.git,2014-06-12 04:59:31+00:00,Verilog Cache-4Ways IP development ,alexzhang007/Cache,Verilog,Cache,184,4,2022-08-03 09:02:14+00:00,1
845,17049591,https://github.com/xfguo/wb_mp_mem.git,2014-02-21 08:08:54+00:00,Wishbone Multi-Ports Memory Slave Module,xfguo/wb_mp_mem,Verilog,wb_mp_mem,120,4,2024-09-20 07:51:07+00:00,0
846,18255978,https://github.com/MorrisMA/Chameleon.git,2014-03-30 02:40:23+00:00,Arduino-compatible FPGA Shield Board,MorrisMA/Chameleon,Verilog,Chameleon,1828,4,2021-02-25 00:55:53+00:00,0
847,19120426,https://github.com/m-liu/NandController.git,2014-04-24 19:02:01+00:00,,m-liu/NandController,Verilog,NandController,1580,4,2020-03-09 13:57:50+00:00,1
848,17622333,https://github.com/timothympace/SHA1-Verilog.git,2014-03-11 07:47:23+00:00,Verilog implementation of SHA1 hashing algorithm,timothympace/SHA1-Verilog,Verilog,SHA1-Verilog,9,4,2023-01-23 21:06:49+00:00,0
849,19750395,https://github.com/xiaofeichoon/DJPEG.git,2014-05-13 18:18:54+00:00,JPEG DECODER,xiaofeichoon/DJPEG,Verilog,DJPEG,3172,4,2023-04-12 06:25:43+00:00,1
850,20688874,https://github.com/eda-ricercatore/PicenoDecoders.git,2014-06-10 14:40:48+00:00,"Encoders and decoders for encoding and decoding, and error detection and correction.",eda-ricercatore/PicenoDecoders,Verilog,PicenoDecoders,20908,4,2024-04-15 19:58:35+00:00,2
851,19218677,https://github.com/swetland/zynq-i2ctest.git,2014-04-27 21:45:14+00:00,simple xilinx zynq test project,swetland/zynq-i2ctest,Verilog,zynq-i2ctest,140,4,2024-05-05 23:20:08+00:00,0
852,16586827,https://github.com/fpgach/sine-cosine.git,2014-02-06 17:14:41+00:00,,fpgach/sine-cosine,Verilog,sine-cosine,172,4,2024-02-26 01:34:32+00:00,0
853,20024853,https://github.com/hsyhsw/PIC16C57.git,2014-05-21 14:45:33+00:00,Implementation of PIC16C57 in Verilog.,hsyhsw/PIC16C57,Verilog,PIC16C57,200,4,2023-12-29 08:13:01+00:00,1
854,20014056,https://github.com/ehsm/OSNT.git,2014-05-21 08:36:27+00:00,,ehsm/OSNT,Verilog,OSNT,30736,4,2024-03-26 02:12:50+00:00,3
855,18159504,https://github.com/vnsparacio/mem_cache.git,2014-03-27 00:44:23+00:00,A memory cache implemented in Verilog,vnsparacio/mem_cache,Verilog,mem_cache,2024,3,2021-06-08 07:35:39+00:00,1
856,20203077,https://github.com/lucasrangit/Robertsons_Multiplier.git,2014-05-27 01:21:15+00:00,"Verilog Robertsons Multiplier created for California State University, Fullerton EE557",lucasrangit/Robertsons_Multiplier,Verilog,Robertsons_Multiplier,376,3,2024-03-05 08:06:59+00:00,2
857,20203462,https://github.com/lucasrangit/Multicycle_MIPS.git,2014-05-27 01:41:32+00:00,"Verilog Multicycle MIPS processor created for California State University, Fullerton EE557",lucasrangit/Multicycle_MIPS,Verilog,Multicycle_MIPS,3792,3,2024-03-17 20:47:21+00:00,2
858,20168951,https://github.com/adamgreig/UART.git,2014-05-25 23:37:24+00:00,A UART in Verilog,adamgreig/UART,Verilog,UART,256,3,2024-07-08 23:32:18+00:00,1
859,18508190,https://github.com/nctu-homeworks/CO-lab3.git,2014-04-07 06:30:15+00:00,The Lab3 assignment of computer organization,nctu-homeworks/CO-lab3,Verilog,CO-lab3,144,3,2023-01-28 20:39:10+00:00,0
860,16337549,https://github.com/imrickysu/picoVOS.git,2014-01-29 06:50:55+00:00,This is a reference design that implements the VOS game on Spartan3A FPGA. It utilizes the PicoBlaze as a microcontroller to drive the VGA and audio peripherals.,imrickysu/picoVOS,Verilog,picoVOS,544,3,2022-04-04 18:53:28+00:00,0
861,19135307,https://github.com/fpgach/simple_FFT_verilog.git,2014-04-25 05:38:14+00:00,full parallel FFT8,fpgach/simple_FFT_verilog,Verilog,simple_FFT_verilog,140,3,2021-05-13 20:36:39+00:00,1
862,18287579,https://github.com/Gemini2015/cpu.git,2014-03-31 09:09:30+00:00,MIPS CPU hard-wired,Gemini2015/cpu,Verilog,cpu,272,3,2019-08-13 15:38:49+00:00,1
863,16479240,https://github.com/russm/sha2-verilog.git,2014-02-03 12:47:58+00:00,"SHA-2 hashers, in verilog",russm/sha2-verilog,Verilog,sha2-verilog,25500,3,2024-01-10 19:27:19+00:00,5
864,16785156,https://github.com/kevintownsend/R3.git,2014-02-12 23:04:08+00:00,A High Performance Reconfigurable Computing (HPRC) kernel for Sparse Matrix Vector Multiplication (SpMV) on the Convey Platform.,kevintownsend/R3,Verilog,R3,11376,3,2023-03-13 08:35:19+00:00,0
865,18748661,https://github.com/connor-k/LBike.git,2014-04-14 04:47:06+00:00,An awesome game for the Nexys 3 FPGA,connor-k/LBike,Verilog,LBike,812,3,2022-08-26 22:50:59+00:00,0
866,18282346,https://github.com/swetland/j1.git,2014-03-31 05:05:26+00:00,j1 fpga forth experiments,swetland/j1,Verilog,j1,256,3,2021-03-31 22:58:42+00:00,0
867,17542592,https://github.com/suntodai/Bouncing_Ball_Game_FPGA.git,2014-03-08 13:35:37+00:00,A simple verilog_HDL descriped bouncing ball game ,suntodai/Bouncing_Ball_Game_FPGA,Verilog,Bouncing_Ball_Game_FPGA,21624,3,2019-06-07 11:41:43+00:00,0
868,18316518,https://github.com/theresama/another-brick-in-the-wall.git,2014-04-01 03:28:06+00:00,brick breaker game in verilog for Altera DE2,theresama/another-brick-in-the-wall,Verilog,another-brick-in-the-wall,288,2,2023-09-19 07:43:06+00:00,0
869,20037697,https://github.com/jwise/vterm.git,2014-05-21 21:15:56+00:00,Serial terminal emulator on a Nexys-2 development board (Spartan 3),jwise/vterm,Verilog,vterm,116,2,2019-03-28 19:35:36+00:00,0
870,20165721,https://github.com/xyuanlu/CMPS202_H.264_decoder.git,2014-05-25 20:58:42+00:00,CMPS 202 final peject,xyuanlu/CMPS202_H.264_decoder,Verilog,CMPS202_H.264_decoder,3184,2,2023-09-12 15:10:58+00:00,2
871,18973631,https://github.com/moroso/cpu.git,2014-04-20 20:49:20+00:00,The CPU for the Moroso project.,moroso/cpu,Verilog,cpu,1700,2,2020-09-11 07:16:02+00:00,2
872,18477150,https://github.com/hanw/sonic-firmware.git,2014-04-05 21:33:01+00:00,,hanw/sonic-firmware,Verilog,sonic-firmware,132261,2,2023-03-04 18:00:49+00:00,0
873,17099018,https://github.com/gengyl08/SENIC.git,2014-02-23 01:25:46+00:00,,gengyl08/SENIC,Verilog,SENIC,7660,2,2021-12-17 23:05:05+00:00,0
874,16384982,https://github.com/awthomps/cse141l.git,2014-01-30 17:42:05+00:00,Andrei Janis and Alex - SUPAR TEAM,awthomps/cse141l,Verilog,cse141l,496,2,2016-01-22 18:17:35+00:00,0
875,18379368,https://github.com/rdowner/hardware-hacking.git,2014-04-02 19:54:50+00:00,Various electronics and hardware mini-projects,rdowner/hardware-hacking,Verilog,hardware-hacking,406,2,2024-04-09 15:06:00+00:00,0
876,18921956,https://github.com/hydai/Verilog-Practice.git,2014-04-18 18:39:04+00:00,整理 Verilog 相關課程的程式碼,hydai/Verilog-Practice,Verilog,Verilog-Practice,71740,2,2019-10-15 07:41:47+00:00,1
877,20858694,https://github.com/haroldtsai/MIPS.git,2014-06-15 15:39:09+00:00,,haroldtsai/MIPS,Verilog,MIPS,196,2,2021-10-28 16:50:58+00:00,0
878,20081880,https://github.com/vkorehov/cncfpga2.git,2014-05-23 00:39:34+00:00,,vkorehov/cncfpga2,Verilog,cncfpga2,8996,2,2023-02-25 13:19:44+00:00,2
879,19478345,https://github.com/kevintownsend/inara-hdl-libraries.git,2014-05-06 02:25:00+00:00,A collection of free to use ip cores.,kevintownsend/inara-hdl-libraries,Verilog,inara-hdl-libraries,69,2,2022-08-19 22:43:51+00:00,0
880,16699676,https://github.com/secworks/coretest.git,2014-02-10 15:35:44+00:00,Test structure for cores developed as part of the Cryptech Open HSM project,secworks/coretest,Verilog,coretest,124,2,2022-01-29 23:28:12+00:00,1
881,17688210,https://github.com/krios262/551project.git,2014-03-12 23:45:03+00:00,ECE551 Semester Project - Vector Coprocessor,krios262/551project,Verilog,551project,147166,2,2016-10-14 09:30:18+00:00,2
882,18074031,https://github.com/wsoltys/mist-board.git,2014-03-24 18:41:34+00:00,cores and firmware for the MIST fpga board,wsoltys/mist-board,Verilog,mist-board,17458,2,2022-02-04 21:35:42+00:00,3
883,16185919,https://github.com/optixx/digilent-nexys2-sram.git,2014-01-23 21:15:36+00:00,digilent-nexys2 sram controller,optixx/digilent-nexys2-sram,Verilog,digilent-nexys2-sram,2376,2,2021-03-27 09:55:07+00:00,0
884,18162450,https://github.com/SreenivasPulikonda/project-viterbi.git,2014-03-27 02:53:18+00:00,Final Year Project,SreenivasPulikonda/project-viterbi,Verilog,project-viterbi,196,2,2021-03-13 12:20:32+00:00,3
885,19401673,https://github.com/jackcarrozzo/cs_adcs.git,2014-05-03 11:32:13+00:00,"Verilog, C, and board layouts  to interface Cirrus Logic audio ADCs",jackcarrozzo/cs_adcs,Verilog,cs_adcs,196,2,2024-01-28 02:25:48+00:00,0
886,21052588,https://github.com/bwitherspoon/comm.git,2014-06-20 21:10:42+00:00,IP cores for communication systems,bwitherspoon/comm,Verilog,comm,304,2,2023-12-17 22:20:12+00:00,1
887,18082920,https://github.com/davito0203/Decimo_Semestre.git,2014-03-24 23:48:30+00:00,,davito0203/Decimo_Semestre,Verilog,Decimo_Semestre,214596,2,2024-10-02 00:43:59+00:00,1
888,19312632,https://github.com/secworks/fltfpga.git,2014-04-30 12:17:57+00:00,FairLight FPGA demo board based on TerasIC G5C,secworks/fltfpga,Verilog,fltfpga,128,2,2022-01-29 23:28:02+00:00,1
889,16876194,https://github.com/rzhao01/ECE532_Project.git,2014-02-16 01:46:25+00:00,Connect 5 with FPGA Accelerated AI using HLS,rzhao01/ECE532_Project,Verilog,ECE532_Project,1300,2,2022-12-21 14:45:03+00:00,2
890,19331239,https://github.com/GummyDonut/Hangman-Verilog.git,2014-05-01 00:12:20+00:00,Hangman created on a Altera Board - Programmed in Verilog,GummyDonut/Hangman-Verilog,Verilog,Hangman-Verilog,1572,2,2015-03-28 19:32:10+00:00,0
891,19821098,https://github.com/kuba-moo/netfpga-packet-generator.git,2014-05-15 13:53:29+00:00,NetFPGA-1G packet generator with my improvements,kuba-moo/netfpga-packet-generator,Verilog,netfpga-packet-generator,7460,2,2024-09-12 19:52:55+00:00,1
892,16979624,https://github.com/xfguo/jtag_tap.git,2014-02-19 09:39:49+00:00,JTAG Test Access Port from OpenCores,xfguo/jtag_tap,Verilog,jtag_tap,428,2,2024-09-20 08:08:14+00:00,3
893,17295931,https://github.com/JasonBristol/CS385SemesterProject.git,2014-02-28 18:44:43+00:00,A 16-bit MIPS CPU built in HDL Verilog,JasonBristol/CS385SemesterProject,Verilog,CS385SemesterProject,804,2,2023-06-20 20:09:48+00:00,3
894,19385593,https://github.com/ewust/sdultrasound.git,2014-05-02 19:08:35+00:00,software defined ultrasound,ewust/sdultrasound,Verilog,sdultrasound,3788,2,2019-08-30 00:53:16+00:00,1
895,16592006,https://github.com/BU-Vikings/Hnefatafl.git,2014-02-06 20:07:21+00:00,,BU-Vikings/Hnefatafl,Verilog,Hnefatafl,2368,2,2022-03-15 19:19:33+00:00,3
896,18812898,https://github.com/3E5F/Verilog_SimpleCalculator.git,2014-04-15 19:26:04+00:00,Simple calculator written in Verilog,3E5F/Verilog_SimpleCalculator,Verilog,Verilog_SimpleCalculator,264,2,2023-11-03 05:45:30+00:00,5
897,18906440,https://github.com/3E5F/CMPE140Lab7.git,2014-04-18 07:42:59+00:00,CMPE,3E5F/CMPE140Lab7,Verilog,CMPE140Lab7,6088,1,2023-01-28 10:34:54+00:00,0
898,18923734,https://github.com/barawn/firmware-glitc.git,2014-04-18 19:50:42+00:00,Firmware for the GLITC FPGA on the TISC.,barawn/firmware-glitc,Verilog,firmware-glitc,512,1,2020-08-10 20:20:45+00:00,1
899,20014040,https://github.com/ehsm/NetFPGA-10G-live.git,2014-05-21 08:35:58+00:00,,ehsm/NetFPGA-10G-live,Verilog,NetFPGA-10G-live,347924,1,2020-05-08 17:07:25+00:00,5
900,19645340,https://github.com/Nearbingo/sync_FIFO.git,2014-05-10 15:55:20+00:00,an 8-bit wide and 16-bit deep FIFO,Nearbingo/sync_FIFO,Verilog,sync_FIFO,124,1,2020-04-17 23:25:04+00:00,0
901,19404904,https://github.com/tfiwits/ALARMCLK_v.git,2014-05-03 14:39:24+00:00,A Verilog HDL version of the simple ALARMCLK,tfiwits/ALARMCLK_v,Verilog,ALARMCLK_v,196,1,2016-05-01 13:56:56+00:00,0
902,16195249,https://github.com/bangonkali/quartus-sockit.git,2014-01-24 04:46:05+00:00,Quartus 13.1 base reference for sockit. ,bangonkali/quartus-sockit,Verilog,quartus-sockit,59168,1,2019-12-28 13:20:10+00:00,0
903,16240354,https://github.com/rbarzic/verilog_examples.git,2014-01-25 21:28:46+00:00,A few verilog examples to help students to start playing with Verilog and the Icarus simulator,rbarzic/verilog_examples,Verilog,verilog_examples,1488,1,2021-02-23 21:15:46+00:00,0
904,17590431,https://github.com/fanatid/gost28147-89.git,2014-03-10 11:24:34+00:00,"GOST 28147-89 IP Core (ecb, ecb pipeline, cfb, mac)",fanatid/gost28147-89,Verilog,gost28147-89,276,1,2018-01-07 16:28:36+00:00,1
905,19484046,https://github.com/nctu-homeworks/CO-Lab5.git,2014-05-06 06:48:29+00:00,Lab5 of Computer Organization,nctu-homeworks/CO-Lab5,Verilog,CO-Lab5,168,1,2023-01-28 20:39:10+00:00,0
906,18051076,https://github.com/steve148/pacman_verilog_altera_quartus.git,2014-03-24 03:45:41+00:00,"School project, built a pacman recreation using verilog and the Altera DE2 Education board",steve148/pacman_verilog_altera_quartus,Verilog,pacman_verilog_altera_quartus,10148,1,2015-11-18 18:44:25+00:00,0
907,18615064,https://github.com/khandharjay/FPGA_Camera.git,2014-04-09 22:03:29+00:00,,khandharjay/FPGA_Camera,Verilog,FPGA_Camera,43772,1,2023-12-10 12:23:58+00:00,2
908,20759093,https://github.com/pollow/Single_Cycle_CPU.git,2014-06-12 07:45:18+00:00,A simple Single Cycle CPU for MIPS worked on Nexys3 FPGA board. Project for Course 'Computer Organization and Design'.,pollow/Single_Cycle_CPU,Verilog,Single_Cycle_CPU,344,1,2016-11-23 03:35:20+00:00,0
909,18274485,https://github.com/sivex/mips64-verilog.git,2014-03-30 21:39:28+00:00,A basic implementation of a single-cycle MIPS 64-bit CPU,sivex/mips64-verilog,Verilog,mips64-verilog,4468,1,2024-08-22 19:23:14+00:00,2
910,17279423,https://github.com/skristiansson/eco32f.git,2014-02-28 08:01:16+00:00,Pipelined version of the eco32 CPU architecture implemented in verilog,skristiansson/eco32f,Verilog,eco32f,264,1,2022-01-30 00:10:33+00:00,0
911,17412002,https://github.com/barawn/firmware-surf4-a7.git,2014-03-04 18:19:50+00:00,Firmware for the SURF4 Artix-7 FPGA.,barawn/firmware-surf4-a7,Verilog,firmware-surf4-a7,3972,1,2019-07-31 17:42:05+00:00,0
912,18031720,https://github.com/imihajlow/etester.git,2014-03-23 11:18:37+00:00,,imihajlow/etester,Verilog,etester,5320,1,2017-11-16 15:02:53+00:00,0
913,16662694,https://github.com/cpulabs/hdl_square_root.git,2014-02-09 08:14:52+00:00,Hardware Square Root(32bit),cpulabs/hdl_square_root,Verilog,hdl_square_root,112,1,2021-05-13 23:30:25+00:00,1
914,20346384,https://github.com/nuryslyrt/kronometre.git,2014-05-31 00:52:26+00:00,Verilog ile kronometre örneği.,nuryslyrt/kronometre,Verilog,kronometre,136,1,2019-08-13 15:42:48+00:00,0
915,17319916,https://github.com/grepz/quartus_makefile_stub.git,2014-03-01 17:20:45+00:00,Quartus simple stub for Makefile use,grepz/quartus_makefile_stub,Verilog,quartus_makefile_stub,140,1,2023-12-20 19:12:57+00:00,1
916,16651217,https://github.com/joeferner/fpga-vga.git,2014-02-08 19:32:18+00:00,VGA device,joeferner/fpga-vga,Verilog,fpga-vga,176,1,2024-06-27 13:34:52+00:00,0
917,18667348,https://github.com/djmmoss/mrsim.git,2014-04-11 08:22:03+00:00,,djmmoss/mrsim,Verilog,mrsim,362644,1,2014-06-29 09:57:14+00:00,0
918,18703199,https://github.com/pg1770/SPI_WishBone_RA.git,2014-04-12 12:06:58+00:00,Simulated Wishbone Bus Signals control Microchip SPI RAM model ,pg1770/SPI_WishBone_RA,Verilog,SPI_WishBone_RA,460,1,2024-05-08 12:43:47+00:00,0
919,16402193,https://github.com/AudreyP/falcon-spartan6.git,2014-01-31 07:26:21+00:00,Update of Falcon for Spartan6 FPGA,AudreyP/falcon-spartan6,Verilog,falcon-spartan6,904,1,2024-10-18 09:09:29+00:00,0
920,19812358,https://github.com/jwise/c5g-basecode.git,2014-05-15 08:36:14+00:00,"Base code for Terasic C5G (Altera 5CGXFC5C6F27C7), with Makefile",jwise/c5g-basecode,Verilog,c5g-basecode,108,1,2019-03-28 19:35:43+00:00,1
921,20115716,https://github.com/kalenedrael/sstc-pll.git,2014-05-23 22:15:38+00:00,a FPGA-based PLL designed for CW SSTC use,kalenedrael/sstc-pll,Verilog,sstc-pll,112,1,2018-12-09 23:54:11+00:00,0
922,16266014,https://github.com/gengyl08/TPP_NetFPGA.git,2014-01-27 01:17:01+00:00,TPP_NetFPGA,gengyl08/TPP_NetFPGA,Verilog,TPP_NetFPGA,152,1,2021-12-17 23:05:21+00:00,0
923,17147461,https://github.com/kleszcz/proj_i2c.git,2014-02-24 19:14:58+00:00,Michał Wielgus & Jan Kleszczyński PSC project,kleszcz/proj_i2c,Verilog,proj_i2c,1344,1,2015-04-02 22:30:14+00:00,0
924,16568942,https://github.com/debugger22/verilog.git,2014-02-06 05:00:14+00:00,My Verilog snippests,debugger22/verilog,Verilog,verilog,468,1,2017-05-17 23:15:10+00:00,0
925,20726090,https://github.com/DeadWitcher/amber-de0-nano.git,2014-06-11 13:25:32+00:00,,DeadWitcher/amber-de0-nano,Verilog,amber-de0-nano,4156,1,2016-03-03 06:00:16+00:00,0
926,18775746,https://github.com/joaocarlos/udlx-verilog.git,2014-04-14 20:36:22+00:00,The uDLX is a reduced instruction set architecture of DLX core processor.,joaocarlos/udlx-verilog,Verilog,udlx-verilog,16665,1,2022-08-06 15:14:19+00:00,0
927,19214654,https://github.com/progvault/serial.git,2014-04-27 19:25:56+00:00,RS232 UART Interface,progvault/serial,Verilog,serial,19,1,2023-03-06 10:48:14+00:00,0
928,19384863,https://github.com/perillamint/humbleverilogcalc.git,2014-05-02 18:44:02+00:00,,perillamint/humbleverilogcalc,Verilog,humbleverilogcalc,160,1,2018-09-23 13:47:43+00:00,0
929,20246490,https://github.com/packyzbq/FPGA_PROG_NEXYS3.git,2014-05-28 05:47:17+00:00,Demos for Nexys3,packyzbq/FPGA_PROG_NEXYS3,Verilog,FPGA_PROG_NEXYS3,174,1,2023-07-20 06:30:50+00:00,1
930,19730348,https://github.com/takagiwa/mips32r1_ml605.git,2014-05-13 07:46:09+00:00,small porting of mips32r1,takagiwa/mips32r1_ml605,Verilog,mips32r1_ml605,572,1,2020-08-20 01:09:03+00:00,1
931,20692542,https://github.com/tchoi8/studio.git,2014-06-10 16:19:45+00:00,Verilog HDL ,tchoi8/studio,Verilog,studio,192,1,2019-03-12 19:13:18+00:00,0
932,17023814,https://github.com/bolek117/Rotary-Encoder-FPGA.git,2014-02-20 14:53:38+00:00,Microprocesor systems project - hardware module handling rotary encoder requests and sending information about detected rotations/push on interupt lines,bolek117/Rotary-Encoder-FPGA,Verilog,Rotary-Encoder-FPGA,1152,1,2017-08-18 13:15:18+00:00,0
933,19123812,https://github.com/blackjackfruit/Mario-Theme-using-FPGA.git,2014-04-24 20:55:55+00:00,(Not working) Working on a Basys2 FPGA board to play the Super Mario Underworld Theme,blackjackfruit/Mario-Theme-using-FPGA,Verilog,Mario-Theme-using-FPGA,128,1,2018-12-27 10:09:39+00:00,0
934,18269056,https://github.com/raps500/AProp.git,2014-03-30 17:15:04+00:00,A Verilog implementation of a Propeller,raps500/AProp,Verilog,AProp,49880,1,2016-11-06 23:01:09+00:00,1
935,18696163,https://github.com/unenglishable/verilog-computer.git,2014-04-12 04:23:41+00:00,An old project for EE361,unenglishable/verilog-computer,Verilog,verilog-computer,120,1,2020-02-03 04:34:59+00:00,0
936,19301521,https://github.com/sheillashojaie/game-of-life-altera.git,2014-04-30 05:10:49+00:00,A tessellating Conway's Game of Life cellular automaton developed for the Altera DE2 FPGA. Developed for CSC258 coursework in 2016.,sheillashojaie/game-of-life-altera,Verilog,game-of-life-altera,15,1,2023-11-29 20:45:59+00:00,0
937,20916648,https://github.com/alexzhang007/Mac.git,2014-06-17 08:53:25+00:00,"Memory Access Controller handles the actual bank, row, col sram request",alexzhang007/Mac,Verilog,Mac,292,1,2024-05-23 03:00:16+00:00,0
938,18866190,https://github.com/tyage/simple-asm.git,2014-04-17 04:09:01+00:00,計算機科学実験及演習3A,tyage/simple-asm,Verilog,simple-asm,3680,1,2014-05-29 04:27:45+00:00,0
939,20951436,https://github.com/eyantra/CS684_Spider-Bot_2013.git,2014-06-18 06:15:39+00:00,,eyantra/CS684_Spider-Bot_2013,Verilog,CS684_Spider-Bot_2013,4564,1,2022-11-05 05:47:35+00:00,0
940,17958716,https://github.com/Adjective-Object/258-2048.git,2014-03-20 21:12:47+00:00,CSC258 Final Project: Verilog 2048,Adjective-Object/258-2048,Verilog,258-2048,4052,1,2021-06-17 06:10:48+00:00,0
941,17411398,https://github.com/davidjaw/FPGA.git,2014-03-04 17:58:07+00:00,TaipeiTech FPGA Practice,davidjaw/FPGA,Verilog,FPGA,248,1,2022-03-28 20:15:29+00:00,0
942,19927298,https://github.com/xfguo/wb_vip.git,2014-05-19 02:49:03+00:00,Wishbone Verification IP,xfguo/wb_vip,Verilog,wb_vip,108,1,2022-04-19 23:32:52+00:00,0
943,20804006,https://github.com/makers-ie/pov-globe.git,2014-06-13 12:52:46+00:00,PoV globe,makers-ie/pov-globe,Verilog,pov-globe,693,1,2014-09-17 10:33:55+00:00,2
944,20097628,https://github.com/secworks/coretest_bp_entropy.git,2014-05-23 11:47:04+00:00,Coretest system for testing the FPGA based entropy source by Berndt Paysan.,secworks/coretest_bp_entropy,Verilog,coretest_bp_entropy,7098,1,2022-01-29 23:28:10+00:00,1
945,20436775,https://github.com/alexzhang007/MipsCpu.git,2014-06-03 09:24:45+00:00,"A six pipelined (Fetch, Decode, Issue, Execute, Memory, WriteBack) cpu that only implements parts of mips instructions in Verilog",alexzhang007/MipsCpu,Verilog,MipsCpu,152,1,2014-12-08 03:57:35+00:00,2
946,20982840,https://github.com/gabeharms/CPU-Architecture.git,2014-06-19 00:48:05+00:00,Verilog Program which simulates all of the components of a CPU's architecture ,gabeharms/CPU-Architecture,Verilog,CPU-Architecture,34,1,2016-10-03 05:03:17+00:00,1
947,18775039,https://github.com/mwswartwout/EECS301.git,2014-04-14 20:14:19+00:00,"Project files for EECS 301 - Digital Logic Laboratory at CWRU, Spring '14",mwswartwout/EECS301,Verilog,EECS301,442,1,2022-04-30 00:24:14+00:00,0
948,17212866,https://github.com/domantascibas/DSL4_F.git,2014-02-26 14:19:44+00:00,DSL 4 group F,domantascibas/DSL4_F,Verilog,DSL4_F,590,1,2020-03-11 19:53:56+00:00,1
949,17397824,https://github.com/secworks/test_core.git,2014-03-04 10:08:08+00:00,A very simple test core.,secworks/test_core,Verilog,test_core,7,1,2022-01-29 23:24:42+00:00,1
950,19812803,https://github.com/cchhnnkk/sat_bin_verilog.git,2014-05-15 08:52:47+00:00,在fpga中使用bin的方式求解sat问题,cchhnnkk/sat_bin_verilog,Verilog,sat_bin_verilog,972,1,2024-03-11 07:34:12+00:00,0
951,17425428,https://github.com/happybaoliang/NoCRouter.git,2014-03-05 02:32:12+00:00,,happybaoliang/NoCRouter,Verilog,NoCRouter,129540,1,2024-03-12 03:16:44+00:00,3
952,17564165,https://github.com/asmfreak/FPGAprojects.git,2014-03-09 12:43:55+00:00,,asmfreak/FPGAprojects,Verilog,FPGAprojects,128,1,2022-09-24 17:41:40+00:00,0
953,19880520,https://github.com/secworks/fpga_entropy.git,2014-05-17 06:30:16+00:00,Test implementation of FPGA-internal entropy source.,secworks/fpga_entropy,Verilog,fpga_entropy,103,1,2022-01-29 23:27:59+00:00,1
954,17789811,https://github.com/kowalsif/neural_network.git,2014-03-16 01:43:53+00:00,Yog-sothoth got nothing on this. ,kowalsif/neural_network,Verilog,neural_network,89564,1,2015-11-27 09:06:29+00:00,0
955,17398913,https://github.com/secworks/coretest_test_core.git,2014-03-04 10:49:43+00:00,The coretest module combined with the test_core as a test module.,secworks/coretest_test_core,Verilog,coretest_test_core,147,1,2022-01-29 23:28:07+00:00,1
956,23511343,https://github.com/ultraembedded/riscv.git,2014-08-31 10:38:22+00:00,RISC-V CPU Core (RV32IM),ultraembedded/riscv,Verilog,riscv,5529,1248,2024-10-28 21:49:31+00:00,233
957,23712236,https://github.com/VerticalResearchGroup/miaow.git,2014-09-05 17:37:56+00:00,An open source GPU based off of the AMD Southern Islands ISA.,VerticalResearchGroup/miaow,Verilog,miaow,2876,1053,2024-10-29 02:12:42+00:00,238
958,23049131,https://github.com/alexforencich/verilog-uart.git,2014-08-17 19:59:00+00:00,Verilog UART,alexforencich/verilog-uart,Verilog,verilog-uart,79,416,2024-10-22 06:46:45+00:00,129
959,24862301,https://github.com/EttusResearch/fpga.git,2014-10-06 19:55:00+00:00,The USRP™ Hardware Driver FPGA Repository,EttusResearch/fpga,Verilog,fpga,123599,262,2024-10-29 07:26:53+00:00,204
960,24133818,https://github.com/risclite/R8051.git,2014-09-17 07:04:33+00:00, 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.,risclite/R8051,Verilog,R8051,2517,164,2024-10-27 17:56:21+00:00,44
961,22163282,https://github.com/openrisc/or1200.git,2014-07-23 17:07:11+00:00,OpenRISC 1200 implementation,openrisc/or1200,Verilog,or1200,6450,158,2024-10-29 03:46:02+00:00,71
962,21596096,https://github.com/DreamSourceLab/DSLogic-hdl.git,2014-07-08 02:50:30+00:00,An open source FPGA design for DSLogic,DreamSourceLab/DSLogic-hdl,Verilog,DSLogic-hdl,324,138,2024-10-15 05:54:01+00:00,74
963,22172783,https://github.com/aquaxis/IPCORE.git,2014-07-23 19:42:06+00:00,,aquaxis/IPCORE,Verilog,IPCORE,6380,124,2024-10-17 05:53:03+00:00,65
964,21918279,https://github.com/freecores/verilog_fixed_point_math_library.git,2014-07-16 21:08:47+00:00,Fixed Point Math Library for Verilog,freecores/verilog_fixed_point_math_library,Verilog,verilog_fixed_point_math_library,31584,118,2024-10-11 19:03:04+00:00,35
965,21917205,https://github.com/freecores/dma_axi.git,2014-07-16 20:59:45+00:00,AXI DMA 32 / 64 bits,freecores/dma_axi,Verilog,dma_axi,668,97,2024-10-23 07:47:55+00:00,33
966,21916880,https://github.com/freecores/8051.git,2014-07-16 20:57:08+00:00,8051 core,freecores/8051,Verilog,8051,1920,97,2024-10-29 05:59:38+00:00,33
967,25486490,https://github.com/chsasank/ARM7.git,2014-10-20 21:01:24+00:00,Implemetation of pipelined ARM7TDMI processor in Verilog,chsasank/ARM7,Verilog,ARM7,3772,81,2024-09-24 10:21:45+00:00,23
968,23838136,https://github.com/CospanDesign/nysa-sata.git,2014-09-09 15:03:14+00:00,,CospanDesign/nysa-sata,Verilog,nysa-sata,382,80,2024-09-29 02:40:07+00:00,42
969,21917260,https://github.com/freecores/ethmac.git,2014-07-16 21:00:11+00:00,Ethernet MAC 10/100 Mbps,freecores/ethmac,Verilog,ethmac,949,77,2024-10-14 23:43:11+00:00,33
970,21917476,https://github.com/freecores/jpegencode.git,2014-07-16 21:02:06+00:00,JPEG Encoder Verilog,freecores/jpegencode,Verilog,jpegencode,174,71,2024-10-29 07:18:07+00:00,33
971,21255451,https://github.com/John-Leitch/fpga-md5-cracker.git,2014-06-26 21:21:34+00:00,"A 64-stage pipelined MD5 implementation written in verliog.  Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second.",John-Leitch/fpga-md5-cracker,Verilog,fpga-md5-cracker,33219,67,2024-06-18 21:58:05+00:00,17
972,21917939,https://github.com/freecores/round_robin_arbiter.git,2014-07-16 21:05:58+00:00,round robin arbiter,freecores/round_robin_arbiter,Verilog,round_robin_arbiter,124,66,2024-09-02 11:20:08+00:00,22
973,25068102,https://github.com/anan-cn/Open-Source-Network-on-Chip-Router-RTL.git,2014-10-11 07:32:42+00:00,,anan-cn/Open-Source-Network-on-Chip-Router-RTL,Verilog,Open-Source-Network-on-Chip-Router-RTL,368,65,2024-10-22 16:06:50+00:00,32
974,21918068,https://github.com/freecores/sparc64soc.git,2014-07-16 21:07:03+00:00,OpenSPARC-based SoC,freecores/sparc64soc,Verilog,sparc64soc,2012,58,2024-10-13 03:51:02+00:00,30
975,24911719,https://github.com/olgirard/openmsp430.git,2014-10-07 21:09:18+00:00,The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.,olgirard/openmsp430,Verilog,openmsp430,164929,57,2024-10-11 11:39:37+00:00,18
976,23571790,https://github.com/olofk/fifo.git,2014-09-02 08:57:35+00:00,Generic FIFO implementation with optional FWFT,olofk/fifo,Verilog,fifo,30,54,2024-09-19 14:00:15+00:00,21
977,21917203,https://github.com/freecores/dma_ahb.git,2014-07-16 20:59:44+00:00,AHB DMA 32 / 64 bits,freecores/dma_ahb,Verilog,dma_ahb,756,50,2024-10-21 12:39:16+00:00,21
978,21918278,https://github.com/freecores/verilog_cordic_core.git,2014-07-16 21:08:46+00:00,configurable cordic core in verilog,freecores/verilog_cordic_core,Verilog,verilog_cordic_core,240,46,2024-10-17 16:26:51+00:00,14
979,24528876,https://github.com/lajanugen/8051.git,2014-09-27 10:08:36+00:00,FPGA implementation of the 8051 Microcontroller (Verilog),lajanugen/8051,Verilog,8051,112,46,2024-10-18 17:36:17+00:00,15
980,21408550,https://github.com/binary-logic/vj-uart.git,2014-07-02 02:11:18+00:00,Virtual JTAG UART for Altera Devices,binary-logic/vj-uart,Verilog,vj-uart,521,45,2024-02-02 06:12:36+00:00,11
981,21918392,https://github.com/freecores/xge_mac.git,2014-07-16 21:09:43+00:00,Ethernet 10GE MAC,freecores/xge_mac,Verilog,xge_mac,976,44,2024-08-22 19:46:42+00:00,24
982,26245167,https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb.git,2014-11-05 23:45:27+00:00,SystemVerilog testbench for an Ethernet 10GE MAC core,andres-mancera/ethernet_10ge_mac_SV_tb,Verilog,ethernet_10ge_mac_SV_tb,631,44,2024-09-28 22:22:39+00:00,17
983,21916969,https://github.com/freecores/apbi2c.git,2014-07-16 20:57:48+00:00,APB to I2C,freecores/apbi2c,Verilog,apbi2c,812,40,2024-10-22 06:02:28+00:00,9
984,21918306,https://github.com/freecores/video_stream_scaler.git,2014-07-16 21:09:00+00:00,Video Stream Scaler,freecores/video_stream_scaler,Verilog,video_stream_scaler,5452,40,2024-10-20 13:52:42+00:00,14
985,22668727,https://github.com/zhangly/azpr_cpu.git,2014-08-06 03:43:54+00:00,用Altera FPGA芯片自制CPU,zhangly/azpr_cpu,Verilog,azpr_cpu,1312,38,2024-06-19 07:23:59+00:00,11
986,21917064,https://github.com/freecores/can.git,2014-07-16 20:58:37+00:00,CAN Protocol Controller,freecores/can,Verilog,can,400,37,2024-09-15 21:12:31+00:00,15
987,21917568,https://github.com/freecores/mcs-4.git,2014-07-16 21:02:54+00:00,4004 CPU and MCS-4 family chips,freecores/mcs-4,Verilog,mcs-4,1536,36,2024-08-22 19:50:24+00:00,10
988,26010364,https://github.com/cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs.git,2014-10-31 09:40:55+00:00,Video and Image Processing,cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs,Verilog,Video-and-Image-Processing-Design-Using-FPGAs,2955,36,2024-10-08 12:22:10+00:00,16
989,21917412,https://github.com/freecores/i2c.git,2014-07-16 21:01:33+00:00,I2C controller core,freecores/i2c,Verilog,i2c,1371,33,2024-10-14 23:40:56+00:00,36
990,24445388,https://github.com/lajanugen/Modular-Exponentiation.git,2014-09-25 05:47:59+00:00,Verilog Implementation of modular exponentiation using Montgomery multiplication,lajanugen/Modular-Exponentiation,Verilog,Modular-Exponentiation,632,32,2024-07-12 05:32:25+00:00,8
991,21917478,https://github.com/freecores/jtag.git,2014-07-16 21:02:08+00:00,JTAG Test Access Port (TAP),freecores/jtag,Verilog,jtag,524,30,2024-09-12 20:57:34+00:00,12
992,21918219,https://github.com/freecores/uart16550.git,2014-07-16 21:08:16+00:00,UART 16550 core,freecores/uart16550,Verilog,uart16550,1400,29,2024-08-22 19:46:17+00:00,25
993,22774414,https://github.com/CospanDesign/nysa-verilog.git,2014-08-08 23:32:42+00:00,Verilog Repository for GIT,CospanDesign/nysa-verilog,Verilog,nysa-verilog,1608,29,2024-09-28 14:51:00+00:00,21
994,21918210,https://github.com/freecores/turbo8051.git,2014-07-16 21:08:11+00:00,turbo 8051,freecores/turbo8051,Verilog,turbo8051,2836,28,2024-09-05 02:34:46+00:00,14
995,24457254,https://github.com/Archstacker/Y86-CPU.git,2014-09-25 12:32:05+00:00,A pipeline CPU in Verilog for the Y86 instruction set.,Archstacker/Y86-CPU,Verilog,Y86-CPU,5944,28,2024-04-26 18:33:54+00:00,5
996,25504695,https://github.com/Goshik92/FFTVisualizer.git,2014-10-21 05:47:04+00:00,This project demonstrates DSP capabilities of Terasic DE2-115,Goshik92/FFTVisualizer,Verilog,FFTVisualizer,4138,27,2024-10-22 15:48:45+00:00,12
997,21372898,https://github.com/fpga-logi/logi-pong-chu-examples.git,2014-07-01 02:37:15+00:00,example code for the logi-boards from pong chu HDL book,fpga-logi/logi-pong-chu-examples,Verilog,logi-pong-chu-examples,3176,26,2024-10-26 02:38:52+00:00,17
998,24007388,https://github.com/dhrosa/ws2812-verilog.git,2014-09-13 22:20:34+00:00,This is a Verilog module to interface with WS2812-based LED strips.,dhrosa/ws2812-verilog,Verilog,ws2812-verilog,104,25,2023-10-04 06:15:29+00:00,9
999,21917243,https://github.com/freecores/embedded_risc.git,2014-07-16 21:00:03+00:00,Embedded 32-bit RISC uProcessor with SDRAM Controller,freecores/embedded_risc,Verilog,embedded_risc,780,24,2024-09-07 19:26:29+00:00,6
1000,21917226,https://github.com/freecores/dvb_s2_ldpc_decoder.git,2014-07-16 20:59:54+00:00,DVB-S2 LDPC Decoder,freecores/dvb_s2_ldpc_decoder,Verilog,dvb_s2_ldpc_decoder,22204,24,2024-08-31 06:08:05+00:00,15
1001,21917374,https://github.com/freecores/ha1588.git,2014-07-16 21:01:13+00:00,Hardware Assisted IEEE 1588 IP Core,freecores/ha1588,Verilog,ha1588,6412,23,2024-10-19 02:49:25+00:00,11
1002,23116715,https://github.com/thekroko/ili9341_fpga.git,2014-08-19 16:08:35+00:00,Verilog Driver for the ILI9341 TFT Module,thekroko/ili9341_fpga,Verilog,ili9341_fpga,64,21,2024-09-28 10:03:39+00:00,6
1003,23772265,https://github.com/sdasgup3/parallel-processor-design.git,2014-09-07 22:05:40+00:00,Super scalar Processor design ,sdasgup3/parallel-processor-design,Verilog,parallel-processor-design,140,21,2024-07-27 05:02:13+00:00,3
1004,21918307,https://github.com/freecores/video_systems.git,2014-07-16 21:09:00+00:00,Video compression systems,freecores/video_systems,Verilog,video_systems,556,21,2024-10-19 19:45:59+00:00,13
1005,22535911,https://github.com/AdriaanSwan/Verilog-I2C-Slave.git,2014-08-02 01:43:25+00:00,Verilog I2C Slave,AdriaanSwan/Verilog-I2C-Slave,Verilog,Verilog-I2C-Slave,472,21,2024-07-10 02:15:03+00:00,11
1006,22765455,https://github.com/pkorolov/zynq-fpga.git,2014-08-08 17:15:29+00:00,RISC-V Rocket on the Digilent Zybo Board,pkorolov/zynq-fpga,,zynq-fpga,22467,20,2024-10-18 01:03:08+00:00,8
1007,23547415,https://github.com/HarmonInstruments/verilog.git,2014-09-01 15:40:20+00:00,,HarmonInstruments/verilog,Verilog,verilog,616,19,2023-12-11 12:43:11+00:00,2
1008,21918398,https://github.com/freecores/y80e.git,2014-07-16 21:09:47+00:00,Y80e - Z80/Z180 compatible processor extended by eZ80 instructions,freecores/y80e,Verilog,y80e,1304,19,2024-09-07 19:31:07+00:00,5
1009,21917002,https://github.com/freecores/axi_master.git,2014-07-16 20:58:07+00:00,Generic AXI master stub,freecores/axi_master,Verilog,axi_master,172,19,2024-10-13 13:39:16+00:00,7
1010,21918179,https://github.com/freecores/theia_gpu.git,2014-07-16 21:07:56+00:00,Theia: ray graphic processing unit,freecores/theia_gpu,Verilog,theia_gpu,14100,19,2024-09-09 02:54:29+00:00,7
1011,21918268,https://github.com/freecores/usbhostslave.git,2014-07-16 21:08:40+00:00,USB 1.1 Host and Function IP core,freecores/usbhostslave,Verilog,usbhostslave,16016,18,2024-10-18 18:24:59+00:00,6
1012,26643476,https://github.com/UtkarshPathrabe/Computer-Architecture-Lab-Solutions-BITS-Pilani.git,2014-11-14 15:05:23+00:00,Contains the Lab Sheets and their Solutions of the Computer Architecture Course in BITS Pilani,UtkarshPathrabe/Computer-Architecture-Lab-Solutions-BITS-Pilani,Verilog,Computer-Architecture-Lab-Solutions-BITS-Pilani,1609,18,2024-09-03 08:13:54+00:00,14
1013,21917155,https://github.com/freecores/ddr3_sdram.git,2014-07-16 20:59:22+00:00,DDR3 SDRAM controller,freecores/ddr3_sdram,Verilog,ddr3_sdram,132,18,2024-08-22 19:43:09+00:00,12
1014,21917872,https://github.com/freecores/ps2.git,2014-07-16 21:05:25+00:00,PS2 interface,freecores/ps2,Verilog,ps2,389,17,2024-09-15 23:04:40+00:00,7
1015,25636597,https://github.com/stffrdhrn/uart.git,2014-10-23 12:47:36+00:00,Verilog uart receiver and transmitter modules for De0 Nano,stffrdhrn/uart,Verilog,uart,172,17,2024-04-07 19:07:09+00:00,10
1016,23131269,https://github.com/grantae/mips32r1_core.git,2014-08-20 01:10:32+00:00,A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.,grantae/mips32r1_core,Verilog,mips32r1_core,3015,17,2024-05-26 05:25:25+00:00,7
1017,21918342,https://github.com/freecores/wb_dma.git,2014-07-16 21:09:19+00:00,WISHBONE DMA/Bridge IP Core,freecores/wb_dma,Verilog,wb_dma,552,17,2024-09-20 07:42:19+00:00,5
1018,21918416,https://github.com/freecores/zx_ula.git,2014-07-16 21:09:57+00:00,ULA chip for ZX Spectrum,freecores/zx_ula,Verilog,zx_ula,2888,17,2023-11-17 12:26:45+00:00,4
1019,21917932,https://github.com/freecores/robust_axi2ahb.git,2014-07-16 21:05:54+00:00,Generic AXI to AHB bridge,freecores/robust_axi2ahb,Verilog,robust_axi2ahb,136,16,2024-08-22 19:45:22+00:00,11
1020,21282890,https://github.com/warclab/dyract.git,2014-06-27 17:04:07+00:00,DyRACT Open Source Repository,warclab/dyract,Verilog,dyract,62710,16,2024-06-05 03:17:21+00:00,4
1021,21916855,https://github.com/freecores/1000base-x.git,2014-07-16 20:56:56+00:00,1000BASE-X  IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS),freecores/1000base-x,Verilog,1000base-x,8800,16,2024-08-22 19:24:57+00:00,15
1022,21917597,https://github.com/freecores/mips_16.git,2014-07-16 21:03:09+00:00,Educational 16-bit MIPS Processor,freecores/mips_16,Verilog,mips_16,1680,16,2024-08-22 19:46:49+00:00,11
1023,21917789,https://github.com/freecores/pci.git,2014-07-16 21:04:44+00:00,PCI bridge,freecores/pci,Verilog,pci,19560,16,2024-10-14 03:24:50+00:00,9
1024,25342781,https://github.com/cfelton/test_jpeg.git,2014-10-17 06:42:32+00:00,This is a myhdl test environment for the open-cores jpeg_encoder.,cfelton/test_jpeg,Verilog,test_jpeg,1454,16,2023-07-27 05:51:09+00:00,15
1025,22182719,https://github.com/Gifts/descrypt-ztex-bruteforcer.git,2014-07-23 22:30:54+00:00,descrypt-ztex-bruteforcer,Gifts/descrypt-ztex-bruteforcer,Verilog,descrypt-ztex-bruteforcer,176,16,2022-09-21 23:10:29+00:00,4
1026,23609890,https://github.com/andykarpov/radio-86rk-wxeda.git,2014-09-03 06:54:01+00:00,Port of the original radio-86rk_SDRAM Altera DE1 code to the WXEDA board,andykarpov/radio-86rk-wxeda,Verilog,radio-86rk-wxeda,12700,16,2024-10-07 07:32:32+00:00,6
1027,21917830,https://github.com/freecores/pid_controller.git,2014-07-16 21:05:04+00:00,PID controller,freecores/pid_controller,Verilog,pid_controller,1248,16,2024-10-18 18:09:39+00:00,5
1028,21918028,https://github.com/freecores/sha3.git,2014-07-16 21:06:42+00:00,SHA3 (KECCAK),freecores/sha3,Verilog,sha3,548,15,2024-08-22 19:45:42+00:00,9
1029,22366309,https://github.com/fighter212/ahb2apb.git,2014-07-29 03:24:12+00:00,this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.,fighter212/ahb2apb,Verilog,ahb2apb,132,15,2024-09-09 01:56:02+00:00,4
1030,21918223,https://github.com/freecores/uart2spi.git,2014-07-16 21:08:18+00:00,UART To SPI ,freecores/uart2spi,Verilog,uart2spi,1416,15,2024-08-22 19:46:18+00:00,13
1031,25623287,https://github.com/lokisz/openzcore.git,2014-10-23 06:40:37+00:00,powerpc processor prototype and an example of semiconductor startup biz plan,lokisz/openzcore,Verilog,openzcore,1912,15,2024-03-19 15:18:41+00:00,5
1032,21917211,https://github.com/freecores/double_fpu.git,2014-07-16 20:59:48+00:00,double_fpu_verilog,freecores/double_fpu,Verilog,double_fpu,264,15,2024-08-22 19:43:17+00:00,4
1033,21917621,https://github.com/freecores/mmu180.git,2014-07-16 21:03:20+00:00,MMU for Z80 and eZ80,freecores/mmu180,Verilog,mmu180,8,15,2023-12-24 05:39:37+00:00,3
1034,26612009,https://github.com/bobmshannon/Simple-32bit-ALU-Design.git,2014-11-13 22:57:58+00:00,"A simple, working, 32-bit ALU design.",bobmshannon/Simple-32bit-ALU-Design,Verilog,Simple-32bit-ALU-Design,1984,15,2024-09-24 05:07:03+00:00,5
1035,21917681,https://github.com/freecores/nova.git,2014-07-16 21:03:51+00:00,H.264/AVC Baseline Decoder,freecores/nova,Verilog,nova,924,14,2024-01-23 06:39:34+00:00,6
1036,23164783,https://github.com/kwonalbert/oram.git,2014-08-20 21:24:59+00:00,Recursive unified ORAM,kwonalbert/oram,Verilog,oram,24159,14,2024-09-19 16:45:35+00:00,2
1037,24178751,https://github.com/nimazad/Ethernet-communication-VHDL.git,2014-09-18 07:41:22+00:00,FPGA implementation of Real-time Ethernet communication using RMII Interface,nimazad/Ethernet-communication-VHDL,Verilog,Ethernet-communication-VHDL,388,13,2024-03-26 16:20:11+00:00,7
1038,21917546,https://github.com/freecores/mac_layer_switch.git,2014-07-16 21:02:43+00:00,100 MB/s Ethernet MAC Layer Switch,freecores/mac_layer_switch,Verilog,mac_layer_switch,384,13,2024-08-22 19:44:20+00:00,6
1039,26099368,https://github.com/andrade824/Pulse-Width-Modulation-IP.git,2014-11-03 01:37:37+00:00,"A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC)",andrade824/Pulse-Width-Modulation-IP,Verilog,Pulse-Width-Modulation-IP,136,13,2024-06-19 16:26:57+00:00,3
1040,21918188,https://github.com/freecores/tiny_aes.git,2014-07-16 21:08:01+00:00,AES,freecores/tiny_aes,Verilog,tiny_aes,1977,13,2024-08-22 19:46:12+00:00,5
1041,21918365,https://github.com/freecores/wdsp.git,2014-07-16 21:09:31+00:00,DSP WishBone Compatible Cores,freecores/wdsp,Verilog,wdsp,5060,13,2024-10-17 20:14:52+00:00,4
1042,21917935,https://github.com/freecores/robust_axi_fabric.git,2014-07-16 21:05:55+00:00,Generic AXI interconnect fabric,freecores/robust_axi_fabric,Verilog,robust_axi_fabric,156,12,2024-07-12 13:26:05+00:00,6
1043,21537753,https://github.com/stffrdhrn/adc_interface.git,2014-07-06 10:17:40+00:00,Verilog ADC interface for adc128s022 found in De0 Nano,stffrdhrn/adc_interface,Verilog,adc_interface,208,12,2024-06-05 15:13:55+00:00,3
1044,21917622,https://github.com/freecores/mmuart.git,2014-07-16 21:03:21+00:00,Simple RS232 UART,freecores/mmuart,Verilog,mmuart,6,12,2024-08-22 19:46:47+00:00,1
1045,21867835,https://github.com/emeb/adsb_cape.git,2014-07-15 16:49:37+00:00,,emeb/adsb_cape,Verilog,adsb_cape,962,12,2023-12-12 01:40:31+00:00,7
1046,21918037,https://github.com/freecores/simple_spi.git,2014-07-16 21:06:48+00:00,SPI core,freecores/simple_spi,Verilog,simple_spi,696,12,2024-10-26 20:08:30+00:00,8
1047,24284345,https://github.com/yanidubin/parallella-fpga-tutorials.git,2014-09-21 06:50:20+00:00,A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org],yanidubin/parallella-fpga-tutorials,Verilog,parallella-fpga-tutorials,232,11,2016-12-01 16:38:20+00:00,5
1048,21917910,https://github.com/freecores/reed_solomon_decoder.git,2014-07-16 21:05:43+00:00,"Reed Solomon Decoder (204,188)",freecores/reed_solomon_decoder,Verilog,reed_solomon_decoder,508,11,2024-08-22 19:45:19+00:00,5
1049,21917838,https://github.com/freecores/pipelined_fft_64.git,2014-07-16 21:05:07+00:00,Pipelined FFT/IFFT 64 points processor,freecores/pipelined_fft_64,Verilog,pipelined_fft_64,216,11,2024-08-22 19:45:05+00:00,5
1050,21917933,https://github.com/freecores/robust_axi2apb.git,2014-07-16 21:05:55+00:00,Generic AXI to APB bridge,freecores/robust_axi2apb,Verilog,robust_axi2apb,144,11,2024-08-22 19:45:22+00:00,4
1051,25405505,https://github.com/Heng-xiu/implement-CRC-32-in-Verilog.git,2014-10-18 18:08:40+00:00,Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU,Heng-xiu/implement-CRC-32-in-Verilog,Verilog,implement-CRC-32-in-Verilog,136,11,2024-09-20 09:17:32+00:00,4
1052,21917319,https://github.com/freecores/fpga-median.git,2014-07-16 21:00:42+00:00,FPGA-based Median Filter,freecores/fpga-median,Verilog,fpga-median,580,11,2024-08-22 19:43:38+00:00,8
1053,21310161,https://github.com/HarmonInstruments/hififo.git,2014-06-28 20:10:09+00:00,Harmon Instruments FIFO to PCI Express interface,HarmonInstruments/hififo,Verilog,hififo,337,11,2023-12-11 12:42:31+00:00,2
1054,26323435,https://github.com/NetFPGA/NetFPGA-1G-CML-live.git,2014-11-07 14:40:40+00:00,NetFPGA 1G CML Live development repository,NetFPGA/NetFPGA-1G-CML-live,Verilog,NetFPGA-1G-CML-live,436305,11,2024-10-25 17:43:02+00:00,2
1055,21916961,https://github.com/freecores/an-fpga-implementation-of-low-latency-noc-based-mpsoc.git,2014-07-16 20:57:45+00:00,NoC based MPSoC,freecores/an-fpga-implementation-of-low-latency-noc-based-mpsoc,Verilog,an-fpga-implementation-of-low-latency-noc-based-mpsoc,1820,10,2024-08-22 19:25:16+00:00,4
1056,21917429,https://github.com/freecores/i2cslave.git,2014-07-16 21:01:41+00:00,I2C Slave,freecores/i2cslave,Verilog,i2cslave,1544,10,2024-08-31 01:49:22+00:00,6
1057,21918065,https://github.com/freecores/spacewire.git,2014-07-16 21:07:02+00:00,SpaceWire,freecores/spacewire,Verilog,spacewire,676,10,2024-09-10 13:01:29+00:00,2
1058,21916939,https://github.com/freecores/ahb_master.git,2014-07-16 20:57:35+00:00,Generic AHB master stub,freecores/ahb_master,Verilog,ahb_master,176,10,2024-08-22 19:25:12+00:00,5
1059,22813322,https://github.com/ultraembedded/altor32.git,2014-08-10 16:33:22+00:00,AltOr32 - Alternative Lightweight OpenRisc CPU,ultraembedded/altor32,Verilog,altor32,321,10,2024-08-22 19:46:46+00:00,7
1060,21917199,https://github.com/freecores/divider.git,2014-07-16 20:59:42+00:00,Hardware Division Units,freecores/divider,Verilog,divider,128,9,2024-08-22 19:43:16+00:00,1
1061,25192543,https://github.com/kimi-michael/Ring-NoC.git,2014-10-14 06:09:24+00:00,a scaleable ring topology network on chip (NoC) implemented in BSV,kimi-michael/Ring-NoC,Verilog,Ring-NoC,628,9,2024-08-27 12:57:36+00:00,3
1062,21917963,https://github.com/freecores/rtf8088.git,2014-07-16 21:06:10+00:00,rtf8088,freecores/rtf8088,Verilog,rtf8088,176,9,2024-09-05 22:36:02+00:00,0
1063,25829703,https://github.com/bunnie/novena-gpbb-fpga.git,2014-10-27 17:02:21+00:00,Novena GPBB FPGA baseline design,bunnie/novena-gpbb-fpga,Verilog,novena-gpbb-fpga,314,9,2022-01-29 23:34:06+00:00,6
1064,26663335,https://github.com/takkodama/FPGA_FFTChangeVoice.git,2014-11-15 00:12:15+00:00,"FFT based voice changer implemented on FPGA board. Once you input your voice into this program, that is connected microphone with FPGA board, this board will modify your voice pitch and frequency and let you listen the funny your voice :)",takkodama/FPGA_FFTChangeVoice,Verilog,FPGA_FFTChangeVoice,2173,9,2024-08-14 13:21:17+00:00,1
1065,21918024,https://github.com/freecores/sgmii.git,2014-07-16 21:06:39+00:00,SGMII,freecores/sgmii,Verilog,sgmii,20404,9,2024-08-30 00:46:19+00:00,7
1066,21916957,https://github.com/freecores/amber.git,2014-07-16 20:57:43+00:00,Amber ARM-compatible core,freecores/amber,Verilog,amber,12876,9,2024-08-22 19:25:16+00:00,5
1067,21918364,https://github.com/freecores/wb_z80.git,2014-07-16 21:09:30+00:00,Wishbone High Performance Z80,freecores/wb_z80,Verilog,wb_z80,1648,9,2024-08-22 19:46:39+00:00,3
1068,25493413,https://github.com/andres-erbsen/curve25519-verilog.git,2014-10-21 00:25:55+00:00,Beginnings of a Verilog implementation of Curve25519.,andres-erbsen/curve25519-verilog,Verilog,curve25519-verilog,244,9,2024-02-23 17:29:50+00:00,3
1069,21917091,https://github.com/freecores/cheap_ethernet.git,2014-07-16 20:58:50+00:00,Cheap Ethernet interface,freecores/cheap_ethernet,Verilog,cheap_ethernet,628,8,2024-08-22 19:25:46+00:00,1
1070,22289511,https://github.com/hoglet67/TubeULA.git,2014-07-26 15:25:12+00:00,BBC Micro Tube ULA Image Processing Code,hoglet67/TubeULA,Verilog,TubeULA,5348,8,2022-05-26 02:40:00+00:00,0
1071,21916907,https://github.com/freecores/aes-128_pipelined_encryption.git,2014-07-16 20:57:21+00:00,AES-128 Encryption,freecores/aes-128_pipelined_encryption,Verilog,aes-128_pipelined_encryption,376,8,2024-08-22 19:25:06+00:00,4
1072,23553598,https://github.com/grantae/mips32r1_soc_nano.git,2014-09-01 19:33:07+00:00,A MIPS32 System-on-Chip for the DE0-Nano FPGA,grantae/mips32r1_soc_nano,Verilog,mips32r1_soc_nano,192,8,2023-08-10 06:24:41+00:00,10
1073,22774114,https://github.com/tymonx/hdl-xlibcores.git,2014-08-08 23:13:32+00:00,HDL x-library of IP Cores,tymonx/hdl-xlibcores,Verilog,hdl-xlibcores,316,8,2022-04-27 19:22:12+00:00,2
1074,21917018,https://github.com/freecores/bilinear_demosaic.git,2014-07-16 20:58:14+00:00,Demosaic (Bilinear),freecores/bilinear_demosaic,Verilog,bilinear_demosaic,1952,8,2024-08-22 19:25:32+00:00,4
1075,22719505,https://github.com/ZiCog/P8X32A_Emulation.git,2014-08-07 11:50:59+00:00,Parallax Inc. Propeller micro-controller HDL.,ZiCog/P8X32A_Emulation,Verilog,P8X32A_Emulation,109450,8,2022-08-30 13:41:53+00:00,10
1076,21917257,https://github.com/freecores/ethernet_tri_mode.git,2014-07-16 21:00:10+00:00,10_100_1000 Mbps tri-mode ethernet MAC,freecores/ethernet_tri_mode,Verilog,ethernet_tri_mode,1308,8,2024-08-22 19:43:26+00:00,11
1077,25678060,https://github.com/travisg/2stage.git,2014-10-24 08:06:20+00:00,a simple 2 stage cpu in verilog,travisg/2stage,Verilog,2stage,120,8,2022-01-13 16:07:45+00:00,1
1078,21917956,https://github.com/freecores/rtc.git,2014-07-16 21:06:06+00:00,No description,freecores/rtc,Verilog,rtc,432,8,2024-09-30 07:32:17+00:00,4
1079,21916938,https://github.com/freecores/ahb_arbiter.git,2014-07-16 20:57:34+00:00,No description,freecores/ahb_arbiter,Verilog,ahb_arbiter,1572,8,2024-08-22 19:25:12+00:00,2
1080,21918271,https://github.com/freecores/usb_phy.git,2014-07-16 21:08:41+00:00,USB 1.1 PHY,freecores/usb_phy,Verilog,usb_phy,136,8,2024-08-22 19:46:25+00:00,8
1081,23910285,https://github.com/PyHDI/flipSyrup.git,2014-09-11 08:27:04+00:00,Cycle-Accurate Hardware Simulation Framework on Abstract FPGA Platforms,PyHDI/flipSyrup,Verilog,flipSyrup,764,7,2024-07-09 12:10:53+00:00,4
1082,25060231,https://github.com/wgwozdz/Spartan_LCD.git,2014-10-11 02:20:11+00:00,A generic LCD controller for the Spartan 3e starter kit.,wgwozdz/Spartan_LCD,Verilog,Spartan_LCD,116,7,2024-05-30 04:16:03+00:00,3
1083,21918073,https://github.com/freecores/spi.git,2014-07-16 21:07:07+00:00,SPI controller core,freecores/spi,Verilog,spi,1716,7,2024-08-22 19:45:51+00:00,2
1084,21702465,https://github.com/pkpio/securePUF.git,2014-07-10 16:51:57+00:00,An implementation of Lightweight Secure Physically Unclonable Function.,pkpio/securePUF,Verilog,securePUF,149604,7,2023-04-23 23:52:42+00:00,8
1085,21917689,https://github.com/freecores/oc54x.git,2014-07-16 21:03:56+00:00,OpenCores54x DSP,freecores/oc54x,Verilog,oc54x,136,7,2024-10-17 20:14:37+00:00,0
1086,26624860,https://github.com/bchasnov/phased-array-mic.git,2014-11-14 06:04:52+00:00,Phased array microphone for sound localization,bchasnov/phased-array-mic,Verilog,phased-array-mic,4948,7,2024-08-14 11:39:50+00:00,2
1087,23455393,https://github.com/marksheahan/adc_spi_to_axism.git,2014-08-29 06:55:01+00:00,Convert from serial data in to an AXI-4 Stream master data source,marksheahan/adc_spi_to_axism,Verilog,adc_spi_to_axism,112,7,2024-07-07 11:29:24+00:00,5
1088,21917881,https://github.com/freecores/pwm.git,2014-07-16 21:05:29+00:00,PWM,freecores/pwm,Verilog,pwm,500,7,2024-08-22 19:45:15+00:00,1
1089,21917321,https://github.com/freecores/fpu.git,2014-07-16 21:00:44+00:00,Floating Point Unit,freecores/fpu,Verilog,fpu,252,7,2024-08-22 19:43:39+00:00,1
1090,21918401,https://github.com/freecores/yadmc.git,2014-07-16 21:09:49+00:00,Asynchronous WISHBONE-compatible SDRAM controller,freecores/yadmc,Verilog,yadmc,144,7,2024-09-20 07:50:38+00:00,0
1091,21916941,https://github.com/freecores/ahb_slave.git,2014-07-16 20:57:36+00:00,Generic AHB slave stub,freecores/ahb_slave,Verilog,ahb_slave,136,7,2024-10-24 12:19:37+00:00,2
1092,21916872,https://github.com/freecores/6809_6309_compatible_core.git,2014-07-16 20:57:05+00:00,6809 and 6309 Compatible core,freecores/6809_6309_compatible_core,Verilog,6809_6309_compatible_core,10920,7,2024-08-22 19:25:00+00:00,3
1093,21917003,https://github.com/freecores/axi_slave.git,2014-07-16 20:58:07+00:00,Generic AXI slave stub,freecores/axi_slave,Verilog,axi_slave,152,7,2024-08-22 19:25:29+00:00,4
1094,21917129,https://github.com/freecores/cpu8080.git,2014-07-16 20:59:09+00:00,8080 Compatible CPU,freecores/cpu8080,Verilog,cpu8080,33304,6,2024-08-22 19:25:55+00:00,0
1095,26547687,https://github.com/PurdueAtomDev/de2i150.git,2014-11-12 17:32:31+00:00,,PurdueAtomDev/de2i150,Verilog,de2i150,107453,6,2020-06-15 14:01:44+00:00,6
1096,24142752,https://github.com/secworks/rosc_entropy.git,2014-09-17 11:55:08+00:00,"Entropy source based on jitter between multiple, digital ring oscillators.",secworks/rosc_entropy,Verilog,rosc_entropy,76,6,2023-10-31 16:03:19+00:00,3
1097,21917594,https://github.com/freecores/minirisc.git,2014-07-16 21:03:07+00:00,Mini-Risc core,freecores/minirisc,Verilog,minirisc,89,6,2024-08-22 19:46:48+00:00,8
1098,21917837,https://github.com/freecores/pipelined_fft_256.git,2014-07-16 21:05:07+00:00,Pipelined FFT/IFFT 256 points processor,freecores/pipelined_fft_256,Verilog,pipelined_fft_256,332,6,2024-08-22 19:45:04+00:00,3
1099,21916913,https://github.com/freecores/aes_core.git,2014-07-16 20:57:25+00:00,AES (Rijndael) IP Core,freecores/aes_core,Verilog,aes_core,123,6,2024-08-22 19:25:08+00:00,2
1100,21916934,https://github.com/freecores/ag_6502.git,2014-07-16 20:57:32+00:00,ag_6502 soft core with phase-level accuracy,freecores/ag_6502,Verilog,ag_6502,704,6,2024-08-22 19:25:11+00:00,0
1101,21917576,https://github.com/freecores/mem_ctrl.git,2014-07-16 21:02:58+00:00,Memory Controller IP Core,freecores/mem_ctrl,Verilog,mem_ctrl,1076,6,2024-08-22 19:44:24+00:00,4
1102,23880219,https://github.com/eliotw/IBM_PC.git,2014-09-10 15:36:20+00:00,,eliotw/IBM_PC,Verilog,IBM_PC,797345,6,2023-07-18 07:33:52+00:00,2
1103,21917802,https://github.com/freecores/pcie_vera_tb.git,2014-07-16 21:04:50+00:00,PCI Express x1 16bit VERA testbench,freecores/pcie_vera_tb,Verilog,pcie_vera_tb,292,6,2024-08-22 19:44:58+00:00,2
1104,21918389,https://github.com/freecores/xgate.git,2014-07-16 21:09:42+00:00,xgate,freecores/xgate,Verilog,xgate,7148,6,2023-11-29 07:05:58+00:00,1
1105,21917544,https://github.com/freecores/m65c02.git,2014-07-16 21:02:42+00:00,M65C02,freecores/m65c02,Verilog,m65c02,5748,6,2024-08-22 19:44:20+00:00,1
1106,21481733,https://github.com/alexandersoto/mips-processor.git,2014-07-04 01:21:03+00:00,5 Stage MIPS Processor,alexandersoto/mips-processor,Verilog,mips-processor,572,6,2024-03-10 21:52:31+00:00,2
1107,23897506,https://github.com/ThanushanK/DigitalOscilloscope.git,2014-09-11 00:16:23+00:00,Created a digital oscilloscope in Verilog (using the Altera DE2 board) which displays an inputted audio signal’s waveform onto a VGA display,ThanushanK/DigitalOscilloscope,Verilog,DigitalOscilloscope,14104,6,2024-06-26 09:05:10+00:00,2
1108,21917261,https://github.com/freecores/ethmac10g.git,2014-07-16 21:00:12+00:00,10G Ethernet MAC,freecores/ethmac10g,Verilog,ethmac10g,1536,6,2024-08-22 19:43:27+00:00,5
1109,26381818,https://github.com/1143stuff/audio_processing.git,2014-11-09 02:14:27+00:00,Audio Processing using 128 point FFT on Zedboard.,1143stuff/audio_processing,Verilog,audio_processing,1052,6,2020-05-20 10:30:44+00:00,2
1110,21917950,https://github.com/freecores/rs_decoder_31_19_6.git,2014-07-16 21:06:03+00:00,"Reed-Solomon Decoder (31, 19, 6)",freecores/rs_decoder_31_19_6,Verilog,rs_decoder_31_19_6,140,6,2024-08-22 19:45:25+00:00,4
1111,21917742,https://github.com/freecores/openmsp430.git,2014-07-16 21:04:20+00:00,openMSP430,freecores/openmsp430,Verilog,openmsp430,67644,6,2024-08-22 19:44:51+00:00,2
1112,24968109,https://github.com/MDMTseng/Verilog-Bitmap-IO.git,2014-10-09 01:15:33+00:00,Using Verilog file IO to output image result,MDMTseng/Verilog-Bitmap-IO,Verilog,Verilog-Bitmap-IO,1700,6,2024-10-17 10:31:31+00:00,0
1113,21917362,https://github.com/freecores/gpio.git,2014-07-16 21:01:05+00:00,General-Purpose I/O (GPIO) Core,freecores/gpio,Verilog,gpio,1148,5,2024-08-22 19:43:45+00:00,0
1114,21918003,https://github.com/freecores/sdram.git,2014-07-16 21:06:28+00:00,Synchronous-DRAM Controller,freecores/sdram,Verilog,sdram,260,5,2024-08-22 19:45:37+00:00,4
1115,26100060,https://github.com/andrade824/VGA-Controller-IP.git,2014-11-03 02:03:49+00:00,A VGA Controller IP written in Verilog to output pretty colors to a VGA monitor in glorious 640x480 resolution,andrade824/VGA-Controller-IP,Verilog,VGA-Controller-IP,136,5,2021-08-15 03:02:04+00:00,2
1116,21918393,https://github.com/freecores/xilinx_virtex_fp_library.git,2014-07-16 21:09:44+00:00,Xilinx Virtex FLoating Point,freecores/xilinx_virtex_fp_library,Verilog,xilinx_virtex_fp_library,1064,5,2020-04-29 18:11:38+00:00,5
1117,23454983,https://github.com/marksheahan/adc_spi_clocks.git,2014-08-29 06:36:34+00:00,Verilog clock generator for ADC7988-1 16 bit SPI ADC on MicroZed (ZYNQ 7010),marksheahan/adc_spi_clocks,Verilog,adc_spi_clocks,108,5,2024-08-18 07:00:37+00:00,0
1118,21918347,https://github.com/freecores/wb_lpc.git,2014-07-16 21:09:23+00:00,Wishbone LPC Host and Peripheral Bridge,freecores/wb_lpc,Verilog,wb_lpc,1380,5,2024-09-20 07:47:17+00:00,2
1119,21917156,https://github.com/freecores/ddr3_synthesizable_bfm.git,2014-07-16 20:59:23+00:00,DDR3 Synthesizable BFM,freecores/ddr3_synthesizable_bfm,Verilog,ddr3_synthesizable_bfm,132,5,2024-08-22 19:43:10+00:00,4
1120,21918293,https://github.com/freecores/vga_lcd.git,2014-07-16 21:08:53+00:00,VGA/LCD Controller,freecores/vga_lcd,Verilog,vga_lcd,3624,5,2024-08-22 19:46:26+00:00,8
1121,21918000,https://github.com/freecores/sdcard_mass_storage_controller.git,2014-07-16 21:06:27+00:00,sd card controller,freecores/sdcard_mass_storage_controller,Verilog,sdcard_mass_storage_controller,7700,5,2024-09-05 07:58:16+00:00,5
1122,25342693,https://github.com/cfelton/test_gemac.git,2014-10-17 06:40:39+00:00,This is a myhdl test environment for the USRP simple_gemac core.,cfelton/test_gemac,Verilog,test_gemac,232,5,2022-07-03 10:28:30+00:00,1
1123,21917804,https://github.com/freecores/pci_express_crc.git,2014-07-16 21:04:51+00:00,PCI Express 16 bit CRC verilog file,freecores/pci_express_crc,Verilog,pci_express_crc,328,5,2024-10-14 16:29:38+00:00,0
1124,24245033,https://github.com/0thbit/CRC_parallel.git,2014-09-19 20:49:47+00:00,Python scripts to generate verilog design and testbench for CRC bits in combinational logic.,0thbit/CRC_parallel,Verilog,CRC_parallel,144,5,2022-05-26 14:44:10+00:00,1
1125,21917348,https://github.com/freecores/genesys_ddr2.git,2014-07-16 21:00:59+00:00,DDR2 mem controller for Digilent Genesys Board,freecores/genesys_ddr2,Verilog,genesys_ddr2,244,5,2024-08-22 19:43:33+00:00,2
1126,21918256,https://github.com/freecores/usb2uart.git,2014-07-16 21:08:34+00:00,USB to UART,freecores/usb2uart,Verilog,usb2uart,244,5,2024-08-22 19:46:25+00:00,4
1127,24001105,https://github.com/thomasrussellmurphy/quartus-DE0-project.git,2014-09-13 17:42:38+00:00,Default project plus project creator for Terasic's DE0 Altera Cyclone III Development Boards,thomasrussellmurphy/quartus-DE0-project,Verilog,quartus-DE0-project,172,5,2023-01-01 15:50:08+00:00,6
1128,21918088,https://github.com/freecores/spimaster.git,2014-07-16 21:07:14+00:00,SD/MMC Controller,freecores/spimaster,Verilog,spimaster,2824,5,2024-01-24 05:48:03+00:00,4
1129,21917201,https://github.com/freecores/djpeg.git,2014-07-16 20:59:43+00:00,No description,freecores/djpeg,Verilog,djpeg,5636,5,2024-08-22 19:43:16+00:00,4
1130,25954168,https://github.com/bhavul/Computer-Architecture-Labs.git,2014-10-30 04:09:48+00:00,"Works of all the labs of Computer Architecture. Contains single-cycle, and pipelined ARM architecture verilog code.",bhavul/Computer-Architecture-Labs,Verilog,Computer-Architecture-Labs,3516,5,2024-06-21 10:45:04+00:00,7
1131,21917469,https://github.com/freecores/iso7816_3_master.git,2014-07-16 21:02:02+00:00,Iso7816_3_Master,freecores/iso7816_3_master,Verilog,iso7816_3_master,200,5,2024-08-22 19:44:05+00:00,2
1132,23180065,https://github.com/secworks/avalanche_entropy.git,2014-08-21 08:38:47+00:00,Entropy collector and provider for an external avalanche noise based entropy source.,secworks/avalanche_entropy,Verilog,avalanche_entropy,68,4,2023-12-02 20:28:12+00:00,1
1133,21917174,https://github.com/freecores/des.git,2014-07-16 20:59:30+00:00,DES/Triple DES IP Cores,freecores/des,Verilog,des,51,4,2024-08-22 19:43:12+00:00,1
1134,21918161,https://github.com/freecores/tcp_socket.git,2014-07-16 21:07:47+00:00,TCP/IP socket,freecores/tcp_socket,Verilog,tcp_socket,1260,4,2024-08-22 19:46:08+00:00,2
1135,24900792,https://github.com/nickelsworth/ProjectOberon.git,2014-10-07 16:55:03+00:00,archive of http://www-oldurls.inf.ethz.ch/personal/wirth/ProjectOberon/,nickelsworth/ProjectOberon,Verilog,ProjectOberon,1292,4,2024-05-10 21:03:32+00:00,2
1136,24949787,https://github.com/yipenghuang0302/tech_char.git,2014-10-08 16:30:23+00:00,"90nm, 65nm, 32nm synthesis",yipenghuang0302/tech_char,Verilog,tech_char,15560,4,2024-04-28 10:09:35+00:00,0
1137,21916972,https://github.com/freecores/apb_slave.git,2014-07-16 20:57:50+00:00,Generic APB slave stub,freecores/apb_slave,Verilog,apb_slave,132,4,2024-08-22 19:25:21+00:00,3
1138,21917758,https://github.com/freecores/or1200_soc.git,2014-07-16 21:04:28+00:00,or1200_soc,freecores/or1200_soc,Verilog,or1200_soc,172,4,2024-09-20 08:40:09+00:00,0
1139,21917465,https://github.com/freecores/irda.git,2014-07-16 21:02:01+00:00,IrDA,freecores/irda,Verilog,irda,880,4,2024-08-22 19:44:05+00:00,3
1140,21918214,https://github.com/freecores/tv80.git,2014-07-16 21:08:13+00:00,TV80,freecores/tv80,Verilog,tv80,416,4,2024-08-22 19:46:16+00:00,1
1141,25819661,https://github.com/nakengelhardt/kc705_riffa.git,2014-10-27 13:12:36+00:00,,nakengelhardt/kc705_riffa,Verilog,kc705_riffa,2248,4,2023-11-20 09:40:18+00:00,2
1142,21917836,https://github.com/freecores/pipelined_fft_128.git,2014-07-16 21:05:06+00:00,Pipelined FFT/IFFT 128 points processor,freecores/pipelined_fft_128,Verilog,pipelined_fft_128,340,4,2024-08-22 19:45:04+00:00,3
1143,21918036,https://github.com/freecores/simple_pic.git,2014-07-16 21:06:47+00:00,Simple Programmable Interrupt Controller,freecores/simple_pic,Verilog,simple_pic,128,4,2024-08-22 19:45:45+00:00,0
1144,21918255,https://github.com/freecores/usb1_funct.git,2014-07-16 21:08:34+00:00,USB 1.1 Function IP Core,freecores/usb1_funct,Verilog,usb1_funct,180,4,2024-08-22 19:46:23+00:00,3
1145,21916971,https://github.com/freecores/apb_mstr.git,2014-07-16 20:57:49+00:00,Generic APB master stub,freecores/apb_mstr,Verilog,apb_mstr,160,4,2024-08-22 19:25:21+00:00,2
1146,21917667,https://github.com/freecores/next186.git,2014-07-16 21:03:42+00:00,Next 80186 processor,freecores/next186,Verilog,next186,1032,4,2024-08-22 19:44:38+00:00,1
1147,26033887,https://github.com/Octoate/CPCCartridge.git,2014-10-31 21:36:00+00:00,USB programmable cartridge and simple cartridge prototype for the Amstrad Plus / Amstrad GX4000,Octoate/CPCCartridge,Verilog,CPCCartridge,284,4,2023-10-04 19:05:57+00:00,2
1148,23573917,https://github.com/richallanb/ECE-111-Spring-2014-Winning-RLE-Compression-in-Verilog.git,2014-09-02 10:08:45+00:00,Winning RLE Compression Design in Verilog UCSD ECE 111 Spring 2014,richallanb/ECE-111-Spring-2014-Winning-RLE-Compression-in-Verilog,Verilog,ECE-111-Spring-2014-Winning-RLE-Compression-in-Verilog,11408,3,2023-02-23 12:21:06+00:00,0
1149,23971071,https://github.com/niketancm/tsea26.git,2014-09-12 18:02:14+00:00,Embedded Dsp processor,niketancm/tsea26,Verilog,tsea26,1381,3,2022-06-28 08:15:09+00:00,3
1150,24932462,https://github.com/JunUsami/sv_hackathon_2014.git,2014-10-08 08:59:23+00:00,AXI BFM verification enviroment using DPI-C,JunUsami/sv_hackathon_2014,Verilog,sv_hackathon_2014,140,3,2022-07-04 02:40:24+00:00,0
1151,25169267,https://github.com/benjaminfjones/fpga-tunes.git,2014-10-13 17:21:38+00:00,Audio synthesis using an FPGA,benjaminfjones/fpga-tunes,Verilog,fpga-tunes,156,3,2018-04-28 20:23:31+00:00,2
1152,21917989,https://github.com/freecores/scalable_arbiter.git,2014-07-16 21:06:21+00:00,Scalable Arbiter,freecores/scalable_arbiter,Verilog,scalable_arbiter,180,3,2022-04-20 20:32:28+00:00,0
1153,24418250,https://github.com/xuhangamy/HDB3codec_FPGA.git,2014-09-24 14:28:56+00:00,,xuhangamy/HDB3codec_FPGA,Verilog,HDB3codec_FPGA,100,3,2019-04-30 01:49:36+00:00,3
1154,21918120,https://github.com/freecores/sub86.git,2014-07-16 21:07:30+00:00,Small x86 subset core,freecores/sub86,Verilog,sub86,132,3,2024-08-22 19:46:01+00:00,1
1155,21917277,https://github.com/freecores/fast_log.git,2014-07-16 21:00:21+00:00,"Logarithm function, base-2, single-cycle",freecores/fast_log,Verilog,fast_log,128,3,2024-08-22 19:43:30+00:00,1
1156,21917231,https://github.com/freecores/ecg.git,2014-07-16 20:59:57+00:00,Elliptic Curve Group,freecores/ecg,Verilog,ecg,964,3,2024-08-22 19:43:21+00:00,3
1157,21918337,https://github.com/freecores/wb_conmax.git,2014-07-16 21:09:18+00:00,WISHBONE Conmax IP Core,freecores/wb_conmax,Verilog,wb_conmax,708,3,2024-08-22 19:46:31+00:00,3
1158,21917451,https://github.com/freecores/ima_adpcm_enc_dec.git,2014-07-16 21:01:53+00:00,IMA ADPCM Encdoer & Decoder,freecores/ima_adpcm_enc_dec,Verilog,ima_adpcm_enc_dec,1608,3,2024-08-22 19:44:02+00:00,1
1159,21197404,https://github.com/feathertw/TiniSOC.git,2014-06-25 09:25:23+00:00,,feathertw/TiniSOC,Verilog,TiniSOC,380,3,2022-07-05 05:36:53+00:00,0
1160,21917668,https://github.com/freecores/next186_soc_pc.git,2014-07-16 21:03:43+00:00,Next186 SoC PC,freecores/next186_soc_pc,Verilog,next186_soc_pc,700,3,2024-08-22 19:44:39+00:00,2
1161,23934045,https://github.com/brmcfarl/iot_shield.git,2014-09-11 20:14:10+00:00,IoT Shield for the Intel Galileo Development Board,brmcfarl/iot_shield,Verilog,iot_shield,695165,3,2015-12-30 07:07:00+00:00,2
1162,24691794,https://github.com/dep403mai/Hardware_description_language.git,2014-10-01 19:16:21+00:00,Языки описания аппаратного обеспечения,dep403mai/Hardware_description_language,Verilog,Hardware_description_language,2296,3,2023-01-14 21:48:35+00:00,0
1163,22997856,https://github.com/CatherineH/QubitekkCC.git,2014-08-15 17:46:28+00:00,Qubitekk Coincidence Counter firmware,CatherineH/QubitekkCC,Verilog,QubitekkCC,620,3,2024-03-10 16:05:12+00:00,0
1164,21916888,https://github.com/freecores/ac97.git,2014-07-16 20:57:11+00:00,AC 97 Controller IP Core,freecores/ac97,Verilog,ac97,352,3,2024-08-22 19:25:03+00:00,3
1165,21917985,https://github.com/freecores/sata_phy.git,2014-07-16 21:06:19+00:00,SATA PHY,freecores/sata_phy,Verilog,sata_phy,500,3,2024-08-22 19:45:34+00:00,2
1166,21918311,https://github.com/freecores/viterb_encoder_and_decoder.git,2014-07-16 21:09:03+00:00,VIterbi_Tx_Rx,freecores/viterb_encoder_and_decoder,Verilog,viterb_encoder_and_decoder,572,3,2024-08-22 19:46:29+00:00,4
1167,26115711,https://github.com/qiuzou/ahci.git,2014-11-03 11:29:53+00:00,ahci sata,qiuzou/ahci,Verilog,ahci,184,3,2021-10-15 07:03:56+00:00,0
1168,25567196,https://github.com/ortegaalfredo/spu.git,2014-10-22 07:10:36+00:00,,ortegaalfredo/spu,Verilog,spu,6,3,2022-07-18 20:57:01+00:00,1
1169,21917661,https://github.com/freecores/navre.git,2014-07-16 21:03:39+00:00,Navré AVR clone (8-bit RISC),freecores/navre,Verilog,navre,128,3,2024-08-22 19:44:38+00:00,1
1170,21917340,https://github.com/freecores/gcm-aes.git,2014-07-16 21:00:54+00:00,Galois Counter Mode Advanced Encryption Standard GCM-AES,freecores/gcm-aes,Verilog,gcm-aes,396,3,2024-08-22 19:43:43+00:00,2
1171,21918294,https://github.com/freecores/vg_z80_sbc.git,2014-07-16 21:08:53+00:00,Z80-Based Vector Graphic Single-Board Computer,freecores/vg_z80_sbc,Verilog,vg_z80_sbc,15200,3,2024-09-07 19:33:20+00:00,0
1172,26362559,https://github.com/secworks/vga.git,2014-11-08 14:15:16+00:00,vga,secworks/vga,Verilog,vga,16,3,2021-03-19 16:23:41+00:00,2
1173,21125863,https://github.com/secworks/salsa20.git,2014-06-23 12:44:12+00:00,Sals20 Stream Cipher core in Verilog,secworks/salsa20,Verilog,salsa20,61,3,2023-09-27 00:28:55+00:00,4
1174,24619557,https://github.com/aluBhortaDal/verilog-library-tiny.git,2014-09-30 01:23:10+00:00,I will store whatever chunk of verilog code I think will be useful for anyone to reuse. ,aluBhortaDal/verilog-library-tiny,Verilog,verilog-library-tiny,45,3,2018-01-30 01:24:07+00:00,1
1175,21917602,https://github.com/freecores/mips32r1.git,2014-07-16 21:03:11+00:00,MIPS32 Release 1,freecores/mips32r1,Verilog,mips32r1,133848,3,2024-08-22 19:44:30+00:00,0
1176,25059059,https://github.com/bmartini/zedboard-vivado-loopback.git,2014-10-11 01:23:19+00:00,Zedboard loopback Vivado project for use with the zynq-xdma driver,bmartini/zedboard-vivado-loopback,Verilog,zedboard-vivado-loopback,288,3,2018-11-02 21:46:18+00:00,1
1177,21917709,https://github.com/freecores/oops.git,2014-07-16 21:04:05+00:00,OoOPs - Out-of-Order MIPS (TM) Processor,freecores/oops,Verilog,oops,148,3,2024-08-22 19:44:45+00:00,5
1178,21917442,https://github.com/freecores/i2s_to_wb.git,2014-07-16 21:01:47+00:00,I2S to WishBone,freecores/i2s_to_wb,Verilog,i2s_to_wb,192,3,2024-10-17 20:15:28+00:00,0
1179,24723820,https://github.com/NetFPGA-NewNIC/virtex5-fpga.git,2014-10-02 15:07:50+00:00,,NetFPGA-NewNIC/virtex5-fpga,Verilog,virtex5-fpga,61314,3,2020-09-18 03:51:29+00:00,3
1180,23570337,https://github.com/olofk/wb_streamer.git,2014-09-02 08:07:17+00:00,Wishbone component for converting data streams to wishbone transactions,olofk/wb_streamer,Verilog,wb_streamer,43,3,2024-09-20 07:48:10+00:00,2
1181,21917237,https://github.com/freecores/edge.git,2014-07-16 21:00:00+00:00,Edge Processor (MIPS),freecores/edge,Verilog,edge,352,3,2024-08-22 19:43:23+00:00,0
1182,22741842,https://github.com/tlan16/MIPS32_verilog.git,2014-08-08 01:21:52+00:00,"MIPS32 by Verilog, Cache+SMP sim by C",tlan16/MIPS32_verilog,Verilog,MIPS32_verilog,1926600,3,2023-01-28 20:33:57+00:00,0
1183,21918400,https://github.com/freecores/yacc.git,2014-07-16 21:09:48+00:00,YACC-Yet Another CPU CPU,freecores/yacc,Verilog,yacc,4228,3,2024-08-22 19:46:43+00:00,3
1184,21918258,https://github.com/freecores/usb_device_core.git,2014-07-16 21:08:36+00:00,USB Device Core,freecores/usb_device_core,Verilog,usb_device_core,156,3,2024-10-06 17:15:33+00:00,2
1185,24256407,https://github.com/dtysky/DDR2_CONTROLLER.git,2014-09-20 07:09:09+00:00,"An controller for DDR2 on FPGA with vhdl, content testbeach and model.",dtysky/DDR2_CONTROLLER,Verilog,DDR2_CONTROLLER,384,3,2024-07-29 06:20:04+00:00,2
1186,25635247,https://github.com/secworks/fpga_eth_filter.git,2014-10-23 12:14:33+00:00,FPGA based Ethernet traffic filter and manipulator for the TerasIC ETHERNET-HSMC Card,secworks/fpga_eth_filter,Verilog,fpga_eth_filter,21,3,2023-02-17 08:20:09+00:00,2
1187,21918007,https://github.com/freecores/sdr_ctrl.git,2014-07-16 21:06:31+00:00,8/16/32 bit SDRAM Controller,freecores/sdr_ctrl,Verilog,sdr_ctrl,6160,3,2024-08-22 19:45:39+00:00,2
1188,21917283,https://github.com/freecores/fftprocessor.git,2014-07-16 21:00:25+00:00,No description,freecores/fftprocessor,Verilog,fftprocessor,1156,3,2024-10-17 16:33:30+00:00,2
1189,21918395,https://github.com/freecores/xtea.git,2014-07-16 21:09:45+00:00,XTEA Crypto Core,freecores/xtea,Verilog,xtea,23,3,2023-12-04 03:32:08+00:00,0
1190,21918082,https://github.com/freecores/spi_core_dsp_s3ean_kits.git,2014-07-16 21:07:10+00:00,SPI Controller for AD/DA chips on S3E/A/AN Starter Kits,freecores/spi_core_dsp_s3ean_kits,Verilog,spi_core_dsp_s3ean_kits,396,3,2024-10-17 20:14:46+00:00,1
1191,22984054,https://github.com/DonkeyJie/FPGA_Hand_Gesture_Front_End.git,2014-08-15 08:50:58+00:00,This is a projection use to deal with video data before classification,DonkeyJie/FPGA_Hand_Gesture_Front_End,Verilog,FPGA_Hand_Gesture_Front_End,12668,3,2024-04-06 14:01:42+00:00,0
1192,21917903,https://github.com/freecores/rc4-prbs.git,2014-07-16 21:05:39+00:00,RC4 Pseudo-random stream generator,freecores/rc4-prbs,Verilog,rc4-prbs,136,3,2024-08-22 19:45:17+00:00,0
1193,21916858,https://github.com/freecores/10_100m_ethernet-fifo_convertor.git,2014-07-16 20:56:57+00:00,10/100M Ethernet-FIFO convertor,freecores/10_100m_ethernet-fifo_convertor,Verilog,10_100m_ethernet-fifo_convertor,1072,3,2024-08-22 19:24:57+00:00,2
1194,21916966,https://github.com/freecores/ao68000.git,2014-07-16 20:57:47+00:00,ao68000 - Wishbone 68000 core,freecores/ao68000,Verilog,ao68000,2824,3,2024-08-22 19:25:17+00:00,2
1195,22243117,https://github.com/riverarodrigoa/netfpga-firewal-ddos.git,2014-07-25 03:07:36+00:00,Implementación de un cortafuegos que detecte y brinde una respuesta preventiva contra ataques de denegación de servicio HTTP GET y HTTP POST,riverarodrigoa/netfpga-firewal-ddos,Verilog,netfpga-firewal-ddos,5536,2,2016-07-01 17:36:28+00:00,1
1196,21917347,https://github.com/freecores/generic_fifos.git,2014-07-16 21:00:58+00:00,Generic FIFOs,freecores/generic_fifos,Verilog,generic_fifos,140,2,2024-08-22 19:43:32+00:00,4
1197,24844272,https://github.com/chzj/ddr2_project1.git,2014-10-06 12:09:38+00:00,first_project,chzj/ddr2_project1,Verilog,ddr2_project1,25204,2,2018-01-03 13:11:53+00:00,0
1198,24012819,https://github.com/kelleykong/Pipelined_CPU.git,2014-09-14 03:40:05+00:00,"Pipelined CPU using MIPS Instruction Set is implemented a Pipelined CPU by Verilog, which can be downloaded and run on FPGA Altera DE2-70.",kelleykong/Pipelined_CPU,Verilog,Pipelined_CPU,140,2,2018-06-26 08:24:04+00:00,0
1199,24281714,https://github.com/erickarr/DSI-Laboratories.git,2014-09-21 04:10:01+00:00,GIT Repository used for storing the DSI labs.,erickarr/DSI-Laboratories,Verilog,DSI-Laboratories,23000,2,2023-01-28 15:00:28+00:00,0
1200,24815165,https://github.com/aguardar/wufl.git,2014-10-05 12:23:16+00:00,web usb fpga led,aguardar/wufl,Verilog,wufl,20124,2,2023-11-29 06:24:32+00:00,1
1201,23858035,https://github.com/ashleyjr/Hough.git,2014-09-10 02:34:51+00:00,Hough transform experiment,ashleyjr/Hough,Verilog,Hough,13492,2,2024-04-07 07:40:18+00:00,1
1202,21917050,https://github.com/freecores/bustap-jtag.git,2014-07-16 20:58:29+00:00,Bus Transaction Monitor with JTAG,freecores/bustap-jtag,Verilog,bustap-jtag,1108,2,2024-08-22 19:25:40+00:00,0
1203,21917669,https://github.com/freecores/nextz80.git,2014-07-16 21:03:44+00:00,NextZ80,freecores/nextz80,Verilog,nextz80,1948,2,2024-10-09 20:28:53+00:00,1
1204,23497084,https://github.com/cbatten/x.git,2014-08-30 17:35:38+00:00,Code to hold miscellaneous code snippets from LaTex documents.,cbatten/x,Verilog,x,178,2,2022-03-21 20:39:43+00:00,17
1205,25849406,https://github.com/yitongding/EE141_Project.git,2014-10-28 02:26:43+00:00,,yitongding/EE141_Project,Verilog,EE141_Project,268,2,2021-03-10 06:43:07+00:00,0
1206,26729641,https://github.com/paulinev/laser_pinball.git,2014-11-16 22:03:48+00:00,6.111 final project 2014,paulinev/laser_pinball,Verilog,laser_pinball,188467,2,2023-12-17 12:42:13+00:00,0
1207,21918359,https://github.com/freecores/wb_to_amba.git,2014-07-16 21:09:28+00:00,wb_to_amba,freecores/wb_to_amba,Verilog,wb_to_amba,136,2,2024-08-22 19:46:37+00:00,2
1208,21918362,https://github.com/freecores/wb_verilog.git,2014-07-16 21:09:29+00:00,No description,freecores/wb_verilog,Verilog,wb_verilog,180,2,2024-08-22 19:46:38+00:00,0
1209,26409012,https://github.com/ckutlu/aes220-peak-counter.git,2014-11-09 21:00:28+00:00,A digital interface consisting of several peak counters for a project containing an x-ray sensor array.,ckutlu/aes220-peak-counter,Verilog,aes220-peak-counter,136,2,2018-07-29 16:56:18+00:00,0
1210,21918284,https://github.com/freecores/versatile_fifo.git,2014-07-16 21:08:49+00:00,Versatile FIFO,freecores/versatile_fifo,Verilog,versatile_fifo,1608,2,2022-05-04 03:57:11+00:00,0
1211,21918324,https://github.com/freecores/warp.git,2014-07-16 21:09:10+00:00,Image warping/Texture mapping core,freecores/warp,Verilog,warp,156,2,2018-09-06 17:02:55+00:00,2
1212,21917936,https://github.com/freecores/robust_fir.git,2014-07-16 21:05:56+00:00,Generic FIR filter,freecores/robust_fir,Verilog,robust_fir,148,2,2018-09-05 01:43:20+00:00,2
1213,24730997,https://github.com/alankarkotwal/lc-3b-processor.git,2014-10-02 18:24:59+00:00,Verilog Design for a good 16-bit RISC Processor using the LC-3B ISA,alankarkotwal/lc-3b-processor,Verilog,lc-3b-processor,2658,2,2020-02-01 12:12:25+00:00,2
1214,21917603,https://github.com/freecores/mips789.git,2014-07-16 21:03:12+00:00,mips789,freecores/mips789,Verilog,mips789,6264,2,2024-08-22 19:44:30+00:00,2
1215,21918083,https://github.com/freecores/spicxif.git,2014-07-16 21:07:11+00:00,SPIxIF,freecores/spicxif,Verilog,spicxif,132,2,2024-08-22 19:45:53+00:00,1
1216,21918215,https://github.com/freecores/two_dimensional_fast_hartley_transform.git,2014-07-16 21:08:14+00:00,2D FHT,freecores/two_dimensional_fast_hartley_transform,Verilog,two_dimensional_fast_hartley_transform,144,2,2024-08-22 19:46:16+00:00,1
1217,22328971,https://github.com/chawl002/Verilog-MCU.git,2014-07-28 02:59:05+00:00,Learning Verilog and Modelsim,chawl002/Verilog-MCU,Verilog,Verilog-MCU,251,2,2019-07-16 09:38:41+00:00,1
1218,25359369,https://github.com/nizarsd/nocrtl.git,2014-10-17 13:28:40+00:00,Network on Chip RTL in Verilog,nizarsd/nocrtl,Verilog,nocrtl,123567,2,2024-06-19 03:50:11+00:00,3
1219,21917878,https://github.com/freecores/ptc.git,2014-07-16 21:05:28+00:00,PWM/Timer/Counter (PTC) Core,freecores/ptc,Verilog,ptc,436,2,2024-09-20 09:32:02+00:00,1
1220,22368087,https://github.com/soshimozi/SPI-Servo-Controller.git,2014-07-29 04:59:52+00:00,An SPI Servo Controller module for FPGA's written in verilog.,soshimozi/SPI-Servo-Controller,Verilog,SPI-Servo-Controller,6,2,2023-03-12 06:46:31+00:00,0
1221,21198057,https://github.com/feathertw/TiniRUN.git,2014-06-25 09:50:10+00:00,,feathertw/TiniRUN,Verilog,TiniRUN,2,2,2018-07-06 05:20:41+00:00,0
1222,23734850,https://github.com/SophyXu/Logic-and-Computer-Design-Fundamentals.git,2014-09-06 13:13:12+00:00,Course in sophomore year,SophyXu/Logic-and-Computer-Design-Fundamentals,Verilog,Logic-and-Computer-Design-Fundamentals,164,2,2023-11-30 11:30:56+00:00,0
1223,21917432,https://github.com/freecores/i2c_to_wb.git,2014-07-16 21:01:42+00:00,i2c_to_wb,freecores/i2c_to_wb,Verilog,i2c_to_wb,964,2,2024-10-17 20:15:56+00:00,0
1224,26252980,https://github.com/g2graman/CSC258-Project.git,2014-11-06 03:56:22+00:00,Where the final project for Francesco Gramano and Milind Shah of the Winter 2013 offering of CSC258H1 (Computer Organization) at the University of Toronto is hosted.,g2graman/CSC258-Project,Verilog,CSC258-Project,4812,2,2018-11-19 00:02:17+00:00,0
1225,24817056,https://github.com/kl694/whac-a-mole.git,2014-10-05 14:08:19+00:00,FPGA project: Whac-A-Mole with video tracking,kl694/whac-a-mole,Verilog,whac-a-mole,10608,2,2021-04-14 06:32:42+00:00,0
1226,21820693,https://github.com/asarraf/Guessing-Game.git,2014-07-14 13:36:15+00:00,Computer Architecture Project for deploying a simple Number Guessing Game using Verilog on a FPGA Board,asarraf/Guessing-Game,Verilog,Guessing-Game,294,2,2019-04-23 18:32:10+00:00,0
1227,25784154,https://github.com/JakeDOD/ece473.git,2014-10-26 17:54:17+00:00,For sharing Quartus documents on the ECE 473 project.,JakeDOD/ece473,Verilog,ece473,732,2,2016-04-23 17:47:03+00:00,0
1228,21918288,https://github.com/freecores/versatile_library.git,2014-07-16 21:08:50+00:00,Versatile library,freecores/versatile_library,Verilog,versatile_library,2376,2,2024-06-27 00:46:07+00:00,1
1229,21918017,https://github.com/freecores/serial_div_uu.git,2014-07-16 21:06:35+00:00,Unsigned serial divider,freecores/serial_div_uu,Verilog,serial_div_uu,128,2,2024-08-22 19:45:40+00:00,0
1230,24559816,https://github.com/zhouchuanrui/brl.git,2014-09-28 13:15:42+00:00,,zhouchuanrui/brl,Verilog,brl,184,2,2017-09-18 09:27:35+00:00,1
1231,24852519,https://github.com/KevinKassner/ecp3-versa.git,2014-10-06 15:50:21+00:00,This repository is where I will store various firmware projects that I will build to test the Lattice Semiconductor ECP3 Versa PCIe card. This card contains the LFE3-35EA-8FN484C FPGA (field programmable gate array). The code will be built for the Lattice Diamond version 3.1 tool.,KevinKassner/ecp3-versa,,ecp3-versa,1208,2,2022-10-31 02:30:37+00:00,1
1232,21917791,https://github.com/freecores/pci_blue_interface.git,2014-07-16 21:04:45+00:00,No description,freecores/pci_blue_interface,Verilog,pci_blue_interface,656,2,2024-08-22 19:44:56+00:00,1
1233,21918345,https://github.com/freecores/wbif_68k.git,2014-07-16 21:09:21+00:00,DragonBall/68K Wishbone interface,freecores/wbif_68k,Verilog,wbif_68k,124,2,2024-08-22 19:46:34+00:00,0
1234,23295085,https://github.com/rockybulwinkle/bearded-octo-computing-machine.git,2014-08-24 22:46:05+00:00,FPGA Quadcopter control algorithm,rockybulwinkle/bearded-octo-computing-machine,Verilog,bearded-octo-computing-machine,144,2,2022-04-17 20:26:48+00:00,0
1235,21917937,https://github.com/freecores/robust_reg.git,2014-07-16 21:05:57+00:00,Generic APB register file,freecores/robust_reg,Verilog,robust_reg,208,2,2024-08-22 19:45:25+00:00,1
1236,21917898,https://github.com/freecores/raptor64.git,2014-07-16 21:05:37+00:00,Raptor64,freecores/raptor64,Verilog,raptor64,2100,2,2024-08-22 19:45:16+00:00,0
1237,21222716,https://github.com/seyedmaysamlavasani/GorillaPP.git,2014-06-26 00:17:47+00:00,Gorilla++ hardware generator,seyedmaysamlavasani/GorillaPP,Verilog,GorillaPP,52775,2,2021-03-03 20:49:15+00:00,1
1238,23189813,https://github.com/benpye/verilog-clock.git,2014-08-21 14:18:12+00:00,,benpye/verilog-clock,Verilog,verilog-clock,128,2,2023-03-05 10:20:37+00:00,0
1239,23937450,https://github.com/lgemar/verilog-code.git,2014-09-11 22:06:34+00:00,,lgemar/verilog-code,Verilog,verilog-code,22604,2,2024-08-22 19:23:31+00:00,0
1240,21917084,https://github.com/freecores/cfi_ctrl.git,2014-07-16 20:58:47+00:00,CFI flash controller,freecores/cfi_ctrl,Verilog,cfi_ctrl,164,2,2024-08-22 19:25:20+00:00,0
1241,26183409,https://github.com/LeChuck42/Atlys-SDR.git,2014-11-04 18:52:04+00:00,HDL for the FPGA on the Digilent Atlys Board,LeChuck42/Atlys-SDR,Verilog,Atlys-SDR,7886,2,2022-07-20 19:29:52+00:00,1
1242,21370137,https://github.com/JAMBD/FPGAHost.git,2014-07-01 00:19:28+00:00,FPGA vision host,JAMBD/FPGAHost,Verilog,FPGAHost,176,2,2020-06-04 05:23:30+00:00,0
1243,21917102,https://github.com/freecores/common.git,2014-07-16 20:58:55+00:00,No description,freecores/common,Verilog,common,2164,2,2024-08-22 19:25:48+00:00,0
1244,21510883,https://github.com/juniocezar/UFMG-OC2-Verilog.git,2014-07-05 01:08:48+00:00,Implementation of a simplified version of the MIPS Pipelined in Verilog hardware description language.,juniocezar/UFMG-OC2-Verilog,Verilog,UFMG-OC2-Verilog,262,2,2020-01-12 22:04:11+00:00,0
1245,21716763,https://github.com/MatthewMyunghaKim/NCL_Gates_Functional_Simulation.git,2014-07-11 01:26:51+00:00,Null Convention Logic Gates - Functional Simulation Testbench Code using NC-Verilog,MatthewMyunghaKim/NCL_Gates_Functional_Simulation,Verilog,NCL_Gates_Functional_Simulation,460,2,2023-09-16 05:55:00+00:00,0
1246,21918346,https://github.com/freecores/wb_lcd.git,2014-07-16 21:09:22+00:00,WB LCD Character Display Controller,freecores/wb_lcd,Verilog,wb_lcd,220,2,2024-08-22 19:46:34+00:00,0
1247,23047686,https://github.com/danny-andersen/FPGA-PapilioPro-Examples.git,2014-08-17 18:49:20+00:00,Some FPGA code for the Papilio Pro Spartan 6 development board,danny-andersen/FPGA-PapilioPro-Examples,Verilog,FPGA-PapilioPro-Examples,2328,2,2021-04-02 03:52:58+00:00,1
1248,21918035,https://github.com/freecores/simple_gpio.git,2014-07-16 21:06:46+00:00,Simple General Purpose IO,freecores/simple_gpio,Verilog,simple_gpio,124,2,2024-08-22 19:45:44+00:00,0
1249,21918350,https://github.com/freecores/wb_prefetch_spram.git,2014-07-16 21:09:24+00:00,No description,freecores/wb_prefetch_spram,Verilog,wb_prefetch_spram,136,2,2024-08-22 19:46:35+00:00,0
1250,25365177,https://github.com/gajjanag/6111_Project.git,2014-10-17 15:45:52+00:00,MIT 6.111 (Digital Systems Laboratory) Project,gajjanag/6111_Project,Verilog,6111_Project,33004,2,2023-06-30 16:53:14+00:00,1
1251,23024671,https://github.com/linuxbest/ml605_pcie.git,2014-08-16 18:46:31+00:00,ml605 and k7netfpga edk project.,linuxbest/ml605_pcie,Verilog,ml605_pcie,11835,2,2022-06-18 22:02:15+00:00,2
1252,21918325,https://github.com/freecores/watchdog.git,2014-07-16 21:09:11+00:00,No description,freecores/watchdog,Verilog,watchdog,124,1,2023-04-22 08:36:33+00:00,2
1253,21916968,https://github.com/freecores/aoocs.git,2014-07-16 20:57:47+00:00,aoOCS - Wishbone Amiga OCS SoC,freecores/aoocs,Verilog,aoocs,2328,1,2024-08-22 19:25:17+00:00,0
1254,21917405,https://github.com/freecores/hpdmc.git,2014-07-16 21:01:29+00:00,High Performance Dynamic Memory Controller,freecores/hpdmc,Verilog,hpdmc,2000,1,2024-08-22 19:43:54+00:00,0
1255,21917746,https://github.com/freecores/openriscdevboard.git,2014-07-16 21:04:22+00:00,OpenRisc Development Board,freecores/openriscdevboard,Verilog,openriscdevboard,4876,1,2018-01-05 18:52:20+00:00,0
1256,23595755,https://github.com/estebandres/ARQ_TP2_7SEG.git,2014-09-02 21:12:27+00:00,Implementación en verilog de un módulo de conversión BCD y codificación a 7 segmentos como parte del segundo trabajo práctico de la asignatura Arquitectura de Computadoras.,estebandres/ARQ_TP2_7SEG,Verilog,ARQ_TP2_7SEG,160,1,2017-04-11 06:33:06+00:00,0
1257,21917596,https://github.com/freecores/minsoc.git,2014-07-16 21:03:09+00:00,minsoc,freecores/minsoc,Verilog,minsoc,5436,1,2024-08-22 19:44:29+00:00,2
1258,21917292,https://github.com/freecores/firewire.git,2014-07-16 21:00:29+00:00,FireWire (IEEE 1394),freecores/firewire,Verilog,firewire,288,1,2024-08-22 19:43:34+00:00,0
1259,26629005,https://github.com/pengwubj/mesh_16.git,2014-11-14 08:17:05+00:00,electrical/optical  network on chip ,pengwubj/mesh_16,Verilog,mesh_16,187,1,2024-09-21 03:04:59+00:00,1
1260,24927592,https://github.com/XxShenglixX/Datapath.git,2014-10-08 06:30:18+00:00,ASIC and FPGA,XxShenglixX/Datapath,Verilog,Datapath,1788,1,2022-06-24 06:25:36+00:00,0
1261,26686307,https://github.com/elnx/ALU_4bit.git,2014-11-15 16:47:03+00:00,数字逻辑基础课程的项目作业，一个Verilog HDL编写的4位ALU。,elnx/ALU_4bit,Verilog,ALU_4bit,6907,1,2023-11-11 04:09:44+00:00,1
1262,21916949,https://github.com/freecores/alternascope.git,2014-07-16 20:57:40+00:00,An Alternative Oscilloscope,freecores/alternascope,Verilog,alternascope,312,1,2024-08-22 19:25:14+00:00,0
1263,21917738,https://github.com/freecores/open_free_list.git,2014-07-16 21:04:18+00:00,Open FreeList,freecores/open_free_list,Verilog,open_free_list,132,1,2024-08-22 19:44:50+00:00,2
1264,21274192,https://github.com/tom237/pipelinedZPU.git,2014-06-27 12:00:39+00:00,,tom237/pipelinedZPU,Verilog,pipelinedZPU,1932,1,2019-02-19 20:49:02+00:00,0
1265,25600836,https://github.com/winniema/Morse-Code-Generator-FSM.git,2014-10-22 19:44:06+00:00,Implemented a Morse Code generator in Verilog through a Finite State Machine. Successfully simulated results on Qsim and tested on the DE2 FPGA Board,winniema/Morse-Code-Generator-FSM,Verilog,Morse-Code-Generator-FSM,116,1,2024-05-03 06:44:49+00:00,0
1266,21917777,https://github.com/freecores/pairing.git,2014-07-16 21:04:38+00:00,Tate Bilinear Pairing,freecores/pairing,Verilog,pairing,776,1,2024-08-22 19:44:53+00:00,0
1267,21917972,https://github.com/freecores/s1_core.git,2014-07-16 21:06:14+00:00,S1 Core,freecores/s1_core,Verilog,s1_core,1644,1,2024-08-22 19:45:31+00:00,1
1268,21917962,https://github.com/freecores/rtf68ksys.git,2014-07-16 21:06:09+00:00,rtf68kSys,freecores/rtf68ksys,Verilog,rtf68ksys,688,1,2024-08-22 19:45:28+00:00,1
1269,25531124,https://github.com/Rutgers-FPGA-Projects/Music-Sampler.git,2014-10-21 15:48:28+00:00,Implementation of music sampler via (electronic drum set or keyboard).Use of the board's memory to send data to the audio codex on the DE2-115 Board to the board's audio output. ,Rutgers-FPGA-Projects/Music-Sampler,Verilog,Music-Sampler,434,1,2018-08-03 10:42:37+00:00,5
1270,26687298,https://github.com/johnwyz88/AudioPlayer.git,2014-11-15 17:19:39+00:00,Audio System written for my custom SOPC built for Altera DE2,johnwyz88/AudioPlayer,Verilog,AudioPlayer,12004,1,2019-12-23 09:13:36+00:00,0
1271,22205077,https://github.com/miamiasheep/nctu_computer_organization.git,2014-07-24 08:20:42+00:00,the projects of computer organization in NCTU,miamiasheep/nctu_computer_organization,Verilog,nctu_computer_organization,3492,1,2023-02-05 08:40:06+00:00,0
1272,25058620,https://github.com/ettoreleandrotognoli/genetic-hardware.git,2014-10-11 00:59:58+00:00,,ettoreleandrotognoli/genetic-hardware,Verilog,genetic-hardware,163,1,2019-09-06 06:39:06+00:00,0
1273,25674301,https://github.com/XUZMA/Libai.git,2014-10-24 06:13:07+00:00,Libai is a poet of Tang Dynasty. ,XUZMA/Libai,Verilog,Libai,2508,1,2014-10-24 06:37:09+00:00,0
1274,26008694,https://github.com/XUZMA/Hanyu.git,2014-10-31 08:48:24+00:00,Hanyu is a politician and writer of The Tang Dynasty.,XUZMA/Hanyu,Verilog,Hanyu,2020,1,2014-11-01 12:56:28+00:00,0
1275,21917968,https://github.com/freecores/rtf_sprite_controller.git,2014-07-16 21:06:11+00:00,rtfSpriteController / Hardware cursors,freecores/rtf_sprite_controller,Verilog,rtf_sprite_controller,160,1,2024-08-22 19:45:30+00:00,0
1276,21918204,https://github.com/freecores/ts7300_opencore.git,2014-07-16 21:08:09+00:00,Technologic Systems TS-7300 FPGA Computer,freecores/ts7300_opencore,Verilog,ts7300_opencore,224,1,2024-08-22 19:46:15+00:00,0
1277,21918344,https://github.com/freecores/wb_flash.git,2014-07-16 21:09:21+00:00,Wishbone FLASH Interface for Parallel FLASH,freecores/wb_flash,Verilog,wb_flash,124,1,2024-09-20 07:57:50+00:00,0
1278,21537702,https://github.com/stffrdhrn/egg_timer.git,2014-07-06 10:13:27+00:00,Verilog egg timer for De0 Nano,stffrdhrn/egg_timer,Verilog,egg_timer,17,1,2022-01-29 23:50:38+00:00,0
1279,21539917,https://github.com/jas0n1ee/MIPS32bitCPU.git,2014-07-06 12:49:26+00:00,that's lot of shxt,jas0n1ee/MIPS32bitCPU,Verilog,MIPS32bitCPU,544,1,2023-07-10 19:48:31+00:00,0
1280,25671486,https://github.com/MiPiPe/miCPU.git,2014-10-24 04:23:45+00:00,,MiPiPe/miCPU,Verilog,miCPU,1960,1,2017-05-02 04:13:22+00:00,0
1281,25727692,https://github.com/XUZMA/Sushi.git,2014-10-25 10:25:48+00:00,Sushi is a writer of The Northern Song Dynasty.,XUZMA/Sushi,Verilog,Sushi,4224,1,2014-10-28 02:06:13+00:00,0
1282,22130943,https://github.com/firehazard/Xilinx3DGame.git,2014-07-23 03:54:55+00:00,3D Game written purely in Verilog for a Xilinx FPGA hooked up to a VGA monitor and a Sega controller,firehazard/Xilinx3DGame,Verilog,Xilinx3DGame,2448,1,2019-02-20 19:07:06+00:00,0
1283,25300177,https://github.com/stffrdhrn/beeper.git,2014-10-16 12:02:48+00:00,Verilog wave generator and pulse width modulator (PWM) for De0 Nano,stffrdhrn/beeper,Verilog,beeper,140,1,2022-01-29 23:50:54+00:00,0
1284,25320511,https://github.com/MSU-AMSaC/dtree-spikes.git,2014-10-16 20:33:09+00:00,Neural spike classification using oblique decision trees,MSU-AMSaC/dtree-spikes,Verilog,dtree-spikes,162,1,2017-12-11 13:00:04+00:00,1
1285,26246621,https://github.com/demmys/dmips.git,2014-11-06 00:37:12+00:00,Original MIPS implementation in Verilog based on Tiny MIPS.,demmys/dmips,Verilog,dmips,128,1,2014-11-09 04:47:19+00:00,1
1286,21918014,https://github.com/freecores/seqalign.git,2014-07-16 21:06:33+00:00,DNA Sequence Alignment Accelerator,freecores/seqalign,Verilog,seqalign,128,1,2024-08-22 19:45:39+00:00,2
1287,22316235,https://github.com/0x161e-swei/Zynq_GO.git,2014-07-27 16:55:26+00:00,,0x161e-swei/Zynq_GO,Verilog,Zynq_GO,348,1,2022-09-21 04:46:31+00:00,1
1288,21566310,https://github.com/scottwilson46/FPGARandom.git,2014-07-07 10:10:56+00:00,"Random Number Generators, Mercenne Twister, Tausworthe",scottwilson46/FPGARandom,Verilog,FPGARandom,144,1,2019-03-20 07:15:47+00:00,1
1289,21918334,https://github.com/freecores/wb_async_mem_bridge.git,2014-07-16 21:09:16+00:00,wb_async_mem_bridge,freecores/wb_async_mem_bridge,Verilog,wb_async_mem_bridge,200,1,2022-05-29 18:11:20+00:00,1
1290,26713885,https://github.com/vandanphadke/Cache.git,2014-11-16 12:47:38+00:00,"Computer Architecture project , group #22",vandanphadke/Cache,Verilog,Cache,284,1,2021-01-04 12:32:30+00:00,3
1291,21917660,https://github.com/freecores/natalius_8bit_risc.git,2014-07-16 21:03:38+00:00,Natalius 8 bit RISC,freecores/natalius_8bit_risc,Verilog,natalius_8bit_risc,896,1,2024-08-22 19:44:37+00:00,0
1292,25727736,https://github.com/XUZMA/Simaqian.git,2014-10-25 10:27:50+00:00,Simaqian is a historian of The Western Han Dynasty.,XUZMA/Simaqian,Verilog,Simaqian,516,1,2015-06-17 04:44:57+00:00,0
1293,21108957,https://github.com/cemulate/simple-simon.git,2014-06-22 23:54:37+00:00,Simple Simon game written in Verilog,cemulate/simple-simon,Verilog,simple-simon,9,1,2023-01-28 13:32:52+00:00,0
1294,22378093,https://github.com/klaNath/synth1.git,2014-07-29 11:51:46+00:00,,klaNath/synth1,Verilog,synth1,288,1,2015-04-19 11:11:54+00:00,0
1295,21916918,https://github.com/freecores/aes-encryption.git,2014-07-16 20:57:27+00:00,fast AES-128 Encryption only cores,freecores/aes-encryption,Verilog,aes-encryption,152,1,2024-08-22 19:25:09+00:00,1
1296,21916928,https://github.com/freecores/aes_highthroughput_lowarea.git,2014-07-16 20:57:30+00:00,high throughput and low area aes core,freecores/aes_highthroughput_lowarea,Verilog,aes_highthroughput_lowarea,680,1,2024-08-22 19:25:10+00:00,1
1297,21916983,https://github.com/freecores/async_sdm_noc.git,2014-07-16 20:57:56+00:00,Async-SDM-NoC,freecores/async_sdm_noc,Verilog,async_sdm_noc,7480,1,2024-08-22 19:25:24+00:00,0
1298,21918158,https://github.com/freecores/t6507lp.git,2014-07-16 21:07:45+00:00,T6507LP,freecores/t6507lp,Verilog,t6507lp,736,1,2024-08-22 19:46:07+00:00,0
1299,24493056,https://github.com/mammenx/synesthesia_moksha.git,2014-09-26 09:00:17+00:00,An attempt to revive Synesthesia on C5G Kit,mammenx/synesthesia_moksha,Verilog,synesthesia_moksha,70173,1,2022-03-29 23:20:28+00:00,0
1300,23170138,https://github.com/shohei/PapilioPro-SDRAMController.git,2014-08-21 01:35:19+00:00,[WIP] SDRAM controller for Papilio Pro,shohei/PapilioPro-SDRAMController,Verilog,PapilioPro-SDRAMController,3248,1,2022-06-10 02:12:45+00:00,1
1301,23865791,https://github.com/zmvictor/CCDN-Router.git,2014-09-10 07:56:36+00:00,"The forwarding engine for CCDN project, implemented on NetFPGA",zmvictor/CCDN-Router,Verilog,CCDN-Router,34224,1,2016-07-01 17:36:33+00:00,1
1302,23821097,https://github.com/HashRatio/w5500_test.git,2014-09-09 05:52:49+00:00,,HashRatio/w5500_test,Verilog,w5500_test,16096,1,2020-11-12 03:40:21+00:00,0
1303,23879204,https://github.com/Lit0r/break-the-xilence.git,2014-09-10 15:10:54+00:00,,Lit0r/break-the-xilence,Verilog,break-the-xilence,34712,1,2018-10-07 13:29:17+00:00,0
1304,21917771,https://github.com/freecores/osdvu.git,2014-07-16 21:04:35+00:00,Documented Verilog UART,freecores/osdvu,Verilog,osdvu,128,1,2022-11-20 13:12:54+00:00,0
1305,25686323,https://github.com/Turbosim/turbosim.git,2014-10-24 11:58:05+00:00,Turbosim is simulation acceleration project written in verilog,Turbosim/turbosim,Verilog,turbosim,1968,1,2022-04-17 21:00:15+00:00,1
1306,21917965,https://github.com/freecores/rtfbitmapcontroller.git,2014-07-16 21:06:10+00:00,rtfBitmapController,freecores/rtfbitmapcontroller,Verilog,rtfbitmapcontroller,216,1,2024-08-22 19:45:29+00:00,0
1307,21412873,https://github.com/klaNath/sine.git,2014-07-02 05:46:50+00:00,sine() in verilog HDL,klaNath/sine,Verilog,sine,8672,1,2020-07-02 04:03:21+00:00,1
1308,21155282,https://github.com/samyakj/mod---finale-1.git,2014-06-24 07:01:34+00:00,Conways Game Of Life On FPGA,samyakj/mod---finale-1,Verilog,mod---finale-1,188,1,2016-04-03 21:31:29+00:00,0
1309,21918193,https://github.com/freecores/tiny_tate_bilinear_pairing.git,2014-07-16 21:08:03+00:00,Tiny Tate Bilinear Pairing,freecores/tiny_tate_bilinear_pairing,Verilog,tiny_tate_bilinear_pairing,1704,1,2017-09-01 13:36:23+00:00,0
1310,23090760,https://github.com/jmole/PSoC_TLC5940.git,2014-08-19 00:10:16+00:00,,jmole/PSoC_TLC5940,Verilog,PSoC_TLC5940,324,1,2014-10-25 13:26:10+00:00,0
1311,23677624,https://github.com/rodrigopex/ecom019_2014_2.git,2014-09-04 20:09:17+00:00,Código da disciplina de sistemas digitais.,rodrigopex/ecom019_2014_2,Verilog,ecom019_2014_2,180,1,2014-10-12 00:06:17+00:00,0
1312,25465567,https://github.com/miamiasheep/nctu-dlab-99.git,2014-10-20 12:36:10+00:00,Digital Circuit Lab assignments for NCTU DCP2110.,miamiasheep/nctu-dlab-99,,nctu-dlab-99,1156,1,2023-02-05 08:41:08+00:00,0
1313,23991041,https://github.com/noritan/Design157.git,2014-09-13 09:52:42+00:00,FIFO Investigation using Datapath,noritan/Design157,Verilog,Design157,168,1,2014-09-14 14:19:27+00:00,0
1314,26302629,https://github.com/jdesa/Chordination.git,2014-11-07 03:45:15+00:00,6.111 Final Project 2014. Hear harmonization for your improv in real time generated by your FPGA.,jdesa/Chordination,Verilog,Chordination,120,1,2023-08-19 17:06:52+00:00,0
1315,21917304,https://github.com/freecores/fixed_point_arithmetic_parameterized.git,2014-07-16 21:00:35+00:00,Fixed Point Arithmetic Modules,freecores/fixed_point_arithmetic_parameterized,Verilog,fixed_point_arithmetic_parameterized,128,1,2024-08-22 19:43:36+00:00,0
1316,21917581,https://github.com/freecores/mesi_isc.git,2014-07-16 21:03:00+00:00,MESI Coherency InterSection Controller,freecores/mesi_isc,Verilog,mesi_isc,11496,1,2024-08-22 19:44:25+00:00,0
1317,21916900,https://github.com/freecores/aemb.git,2014-07-16 20:57:18+00:00,aeMB,freecores/aemb,Verilog,aemb,844,1,2024-08-22 19:25:05+00:00,0
1318,25450458,https://github.com/CarrieCramer/ALU_REG.git,2014-10-20 04:13:52+00:00,Verilog ALU & Output Register,CarrieCramer/ALU_REG,Verilog,ALU_REG,104,1,2023-10-24 05:41:29+00:00,1
1319,25373404,https://github.com/Kyhu/wsw-neuro.git,2014-10-17 19:19:34+00:00,,Kyhu/wsw-neuro,Verilog,wsw-neuro,180872,1,2017-03-02 07:54:16+00:00,0
1320,24626176,https://github.com/olofk/stream_utils.git,2014-09-30 05:52:40+00:00,Utility functions for data streams,olofk/stream_utils,Verilog,stream_utils,21,1,2022-01-30 00:11:36+00:00,0
1321,22130968,https://github.com/firehazard/FPGAWebCam.git,2014-07-23 03:56:21+00:00,Code to control and display a video camera with a Xilinx FPGA,firehazard/FPGAWebCam,Verilog,FPGAWebCam,18368,1,2019-02-20 19:06:45+00:00,0
1322,24354907,https://github.com/timsama/8-bit-Processor.git,2014-09-23 03:07:53+00:00,A simple 8-bit processor written in Verilog.,timsama/8-bit-Processor,Verilog,8-bit-Processor,876,1,2024-01-14 14:28:43+00:00,0
1323,21918203,https://github.com/freecores/trigonometric_functions_in_double_fpu.git,2014-07-16 21:08:09+00:00,trigonometric functions (degrees) in double fpu,freecores/trigonometric_functions_in_double_fpu,Verilog,trigonometric_functions_in_double_fpu,1392,1,2024-08-22 19:46:14+00:00,1
1324,21918052,https://github.com/freecores/smii.git,2014-07-16 21:06:57+00:00,Ethernet SMII,freecores/smii,Verilog,smii,1140,1,2024-08-22 19:45:47+00:00,1
1325,21917875,https://github.com/freecores/ps2_host_controller.git,2014-07-16 21:05:26+00:00,PS/2 Host Controller,freecores/ps2_host_controller,Verilog,ps2_host_controller,128,1,2024-08-22 19:45:14+00:00,0
1326,21917547,https://github.com/freecores/macroblock_motion_detection.git,2014-07-16 21:02:44+00:00,No description,freecores/macroblock_motion_detection,Verilog,macroblock_motion_detection,352,1,2024-08-22 19:44:20+00:00,0
1327,24327339,https://github.com/nadezhin/oberon-verification.git,2014-09-22 12:18:30+00:00,Verification of Project Oberon with ACL2 prover,nadezhin/oberon-verification,Verilog,oberon-verification,316,1,2019-08-26 15:15:15+00:00,0
1328,21954625,https://github.com/freecores/opb_wb_wrapper.git,2014-07-17 19:24:54+00:00,WB/OPB & OPB/WB Interface Wrapper,freecores/opb_wb_wrapper,Verilog,opb_wb_wrapper,144,1,2018-11-13 01:05:20+00:00,2
1329,21917931,https://github.com/freecores/robust_ahb_matrix.git,2014-07-16 21:05:53+00:00,Generic AHB matrix,freecores/robust_ahb_matrix,Verilog,robust_ahb_matrix,132,1,2024-08-22 19:45:21+00:00,2
1330,21918029,https://github.com/freecores/sha_core.git,2014-07-16 21:06:42+00:00,SHA cores,freecores/sha_core,Verilog,sha_core,184,1,2024-08-22 19:45:42+00:00,1
1331,21918309,https://github.com/freecores/virtual_rs232_terminal_with_lvds_lcd.git,2014-07-16 21:09:02+00:00,Virtual RS232 Terminal with LVDS LCD Controller,freecores/virtual_rs232_terminal_with_lvds_lcd,Verilog,virtual_rs232_terminal_with_lvds_lcd,11164,1,2024-08-22 19:46:30+00:00,1
1332,21918349,https://github.com/freecores/wb_mcs51.git,2014-07-16 21:09:23+00:00,8051 Slave to Wishbone Master Interface,freecores/wb_mcs51,Verilog,wb_mcs51,124,1,2024-08-22 19:46:35+00:00,0
1333,26134861,https://github.com/andres-erbsen/chacha20-verilog.git,2014-11-03 19:28:33+00:00,A Verilog implementation of ChaCha20,andres-erbsen/chacha20-verilog,Verilog,chacha20-verilog,132,1,2024-10-14 16:27:36+00:00,0
1334,24927580,https://github.com/darklord1310/ASICandFPGAProject.git,2014-10-08 06:30:00+00:00,,darklord1310/ASICandFPGAProject,Verilog,ASICandFPGAProject,4392,1,2016-05-14 15:32:14+00:00,0
1335,22883230,https://github.com/hoglet67/AtomRamRom.git,2014-08-12 15:50:38+00:00,Phill's Atom RamRom board CPLD,hoglet67/AtomRamRom,Verilog,AtomRamRom,172,1,2022-05-26 02:41:15+00:00,0
1336,21750525,https://github.com/LuisOrta/CPU-Moniciclo-Juego-de-Memoria.git,2014-07-11 20:33:20+00:00,,LuisOrta/CPU-Moniciclo-Juego-de-Memoria,Verilog,CPU-Moniciclo-Juego-de-Memoria,5200,1,2015-05-21 10:03:54+00:00,0
1337,23231540,https://github.com/karshan/fpga-rgbmatrix.git,2014-08-22 16:15:13+00:00,,karshan/fpga-rgbmatrix,Verilog,fpga-rgbmatrix,132,1,2018-12-19 19:36:16+00:00,0
1338,23574133,https://github.com/richallanb/Fast-Fibonacci-in-Verilog.git,2014-09-02 10:17:27+00:00,Fast Fibonacci in Verilog ECE 111 Spring 2014,richallanb/Fast-Fibonacci-in-Verilog,Verilog,Fast-Fibonacci-in-Verilog,3620,1,2014-09-02 10:20:22+00:00,0
1339,23933638,https://github.com/co89757/ecc_coderPy.git,2014-09-11 20:01:21+00:00,error-correction coder in Py for binary files,co89757/ecc_coderPy,Verilog,ecc_coderPy,756,1,2023-07-11 17:24:16+00:00,0
1340,22746495,https://github.com/machinaut/propeller.git,2014-08-08 04:57:51+00:00,http://www.parallax.com/downloads/propeller-1-design,machinaut/propeller,Verilog,propeller,2652,1,2016-11-29 05:38:01+00:00,1
1341,21225664,https://github.com/mschneider90/SeniorProject.git,2014-06-26 02:39:55+00:00,nutty bits,mschneider90/SeniorProject,Verilog,SeniorProject,5028,1,2014-12-14 08:22:40+00:00,0
1342,21534421,https://github.com/stffrdhrn/flipflop.git,2014-07-06 05:47:50+00:00,"Verilog flip flop project, basically hello world for De0 Nano",stffrdhrn/flipflop,Verilog,flipflop,172,1,2022-01-29 23:51:19+00:00,1
1343,21916894,https://github.com/freecores/adder.git,2014-07-16 20:57:15+00:00,No description,freecores/adder,Verilog,adder,128,1,2024-08-22 19:25:04+00:00,0
1344,21917969,https://github.com/freecores/rtftextcontroller.git,2014-07-16 21:06:12+00:00,rtfTextController,freecores/rtftextcontroller,Verilog,rtftextcontroller,288,1,2024-08-22 19:45:30+00:00,0
1345,21916993,https://github.com/freecores/avr8.git,2014-07-16 20:58:02+00:00,Reduced AVR Core for CPLD,freecores/avr8,Verilog,avr8,124,1,2024-08-22 19:25:26+00:00,1
1346,21917428,https://github.com/freecores/i2crepeater.git,2014-07-16 21:01:40+00:00,I2C Repeater,freecores/i2crepeater,Verilog,i2crepeater,124,1,2024-10-17 20:16:06+00:00,0
1347,21918290,https://github.com/freecores/versatile_mem_ctrl.git,2014-07-16 21:08:51+00:00,Versatile memory controller,freecores/versatile_mem_ctrl,Verilog,versatile_mem_ctrl,2340,1,2022-02-01 11:50:39+00:00,0
1348,21917922,https://github.com/freecores/risc16f84.git,2014-07-16 21:05:48+00:00,risc16f84,freecores/risc16f84,Verilog,risc16f84,204,1,2023-04-18 03:28:19+00:00,1
1349,24861812,https://github.com/DrKroeger/DESandDESTrojans.git,2014-10-06 19:41:08+00:00,This repository has a working DES Implementation along with a few DES Trojans designed for the Nexys 2 Development board,DrKroeger/DESandDESTrojans,Verilog,DESandDESTrojans,972,1,2014-12-08 16:25:15+00:00,0
1350,21918057,https://github.com/freecores/socgen.git,2014-07-16 21:06:58+00:00,socgen,freecores/socgen,Verilog,socgen,3708,1,2024-08-22 19:53:12+00:00,1
1351,21917077,https://github.com/freecores/cde.git,2014-07-16 20:58:42+00:00,Common Design Environment,freecores/cde,Verilog,cde,1404,1,2024-08-22 19:25:45+00:00,0
1352,21917309,https://github.com/freecores/floppyif.git,2014-07-16 21:00:38+00:00,No description,freecores/floppyif,Verilog,floppyif,140,1,2024-08-22 19:43:37+00:00,0
1353,21917896,https://github.com/freecores/ram_wb.git,2014-07-16 21:05:37+00:00,RAM_wb,freecores/ram_wb,Verilog,ram_wb,960,1,2024-08-22 19:45:12+00:00,0
1354,21917999,https://github.com/freecores/sd_card_controller.git,2014-07-16 21:06:26+00:00,Wishbone SD Card Controller,freecores/sd_card_controller,Verilog,sd_card_controller,2520,1,2024-09-20 07:47:24+00:00,3
1355,23655789,https://github.com/secworks/vndecorrelator.git,2014-09-04 09:09:15+00:00,A Verilog implementation of a von Neumann decorrelator,secworks/vndecorrelator,Verilog,vndecorrelator,16,1,2022-01-29 23:23:21+00:00,2
1356,24163270,https://github.com/mnkhouri/MIPS-in-verilog.git,2014-09-17 21:35:56+00:00,A MIPS CPU described in verilog,mnkhouri/MIPS-in-verilog,Verilog,MIPS-in-verilog,168,1,2018-06-27 08:05:16+00:00,1
1357,26670076,https://github.com/miyukki/spartan-3an-vga.git,2014-11-15 05:11:10+00:00,,miyukki/spartan-3an-vga,Verilog,spartan-3an-vga,1188,1,2017-10-23 15:27:50+00:00,0
1358,23946095,https://github.com/siruix/AlarmSystem-AlteraSoCkitBoard.git,2014-09-12 03:56:14+00:00,Implementation of embedded an alarm system on Altera SoCkit development board,siruix/AlarmSystem-AlteraSoCkitBoard,Verilog,AlarmSystem-AlteraSoCkitBoard,95252,1,2019-07-26 09:54:09+00:00,0
1359,21918285,https://github.com/freecores/versatile_io.git,2014-07-16 21:08:50+00:00,Versatile IO,freecores/versatile_io,Verilog,versatile_io,148,1,2022-02-01 11:50:52+00:00,0
1360,21917274,https://github.com/freecores/fade_ether_protocol.git,2014-07-16 21:00:19+00:00,Fade - Light L3 Ethernet protocol for transmission of data from FPGA to embedded PC,freecores/fade_ether_protocol,Verilog,fade_ether_protocol,256,1,2024-08-22 19:43:29+00:00,0
1361,21917025,https://github.com/freecores/blue.git,2014-07-16 20:58:17+00:00,16-bit CPU based loosely on Caxton Foster's Blue architecture,freecores/blue,Verilog,blue,1256,1,2024-08-22 19:25:33+00:00,0
1362,21917877,https://github.com/freecores/psg16.git,2014-07-16 21:05:27+00:00,PSG16 - ADSR prog. sound gen.,freecores/psg16,Verilog,psg16,232,1,2024-08-22 19:45:14+00:00,0
1363,21917967,https://github.com/freecores/rtfsimpleuart.git,2014-07-16 21:06:11+00:00,rtfSimpleUart,freecores/rtfsimpleuart,Verilog,rtfsimpleuart,156,1,2024-08-22 19:45:29+00:00,0
1364,21655911,https://github.com/morganp/Stateflow_examples.git,2014-07-09 14:46:09+00:00,Examples of Mealy and Moor State Machines in Simulink Stateflow,morganp/Stateflow_examples,Verilog,Stateflow_examples,284,1,2022-07-17 04:38:25+00:00,0
1365,22480445,https://github.com/rurume/openrisc_vision_hardware.git,2014-07-31 18:38:14+00:00,OpenRISC vision hardware source code. It is work with OpenRISC vision software.,rurume/openrisc_vision_hardware,Verilog,openrisc_vision_hardware,400,1,2014-08-03 16:27:48+00:00,1
1366,23415293,https://github.com/housq/lc3-pipeline.git,2014-08-28 04:30:48+00:00,A six-level pipelined LC3 CPU written in verilog HDL.,housq/lc3-pipeline,Verilog,lc3-pipeline,160,1,2018-01-15 23:45:18+00:00,1
1367,21470105,https://github.com/cpulabs/gci-std-kmc.git,2014-07-03 16:51:48+00:00,GCI Standard Keyboard/Mouse Controller,cpulabs/gci-std-kmc,Verilog,gci-std-kmc,124,1,2021-05-13 23:33:33+00:00,1
1368,21482223,https://github.com/jackolantern/mojo-simple-visualizer.git,2014-07-04 01:47:01+00:00,Straightforward example for setting individual LEDs on the Mojo FPGA visualizer shield.,jackolantern/mojo-simple-visualizer,Verilog,mojo-simple-visualizer,144,1,2020-02-06 09:11:16+00:00,1
1369,21918107,https://github.com/freecores/ssp_uart.git,2014-07-16 21:07:24+00:00,SSP_UART,freecores/ssp_uart,Verilog,ssp_uart,216,1,2024-08-22 19:45:58+00:00,0
1370,21916973,https://github.com/freecores/Aquarius.git,2014-07-16 20:57:51+00:00,No description,freecores/Aquarius,Verilog,Aquarius,10792,1,2024-08-22 19:25:22+00:00,1
1371,26883874,https://github.com/alexforencich/verilog-ethernet.git,2014-11-19 22:04:53+00:00,Verilog Ethernet components for FPGA implementation,alexforencich/verilog-ethernet,Verilog,verilog-ethernet,5726,2282,2024-10-29 06:45:55+00:00,700
1372,30061987,https://github.com/dtysky/FPGA-Imaging-Library.git,2015-01-30 07:48:03+00:00,An open source library for image processing on FPGA.,dtysky/FPGA-Imaging-Library,Verilog,FPGA-Imaging-Library,62071,556,2024-10-24 04:09:37+00:00,217
1373,30977781,https://github.com/cliffordwolf/SimpleVOut.git,2015-02-18 17:46:00+00:00,A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals,cliffordwolf/SimpleVOut,Verilog,SimpleVOut,79,229,2024-09-29 12:50:48+00:00,32
1374,32657573,https://github.com/emu-russia/breaks.git,2015-03-22 01:41:37+00:00,Nintendo Entertainment System (NES) / Famicom / Famiclones chip reversing,emu-russia/breaks,Verilog,breaks,1368850,166,2024-10-25 19:51:13+00:00,20
1375,31139754,https://github.com/diaoenmao/FPGA-CNN.git,2015-02-21 20:28:42+00:00,FPGA implementation of Cellular Neural Network (CNN),diaoenmao/FPGA-CNN,Verilog,FPGA-CNN,17043,135,2024-09-20 08:55:08+00:00,83
1376,33780284,https://github.com/airin711/Verilog-caches.git,2015-04-11 15:10:46+00:00,Various caches written in Verilog-HDL,airin711/Verilog-caches,Verilog,Verilog-caches,156,113,2024-10-17 17:08:12+00:00,41
1377,29784134,https://github.com/charcole/NeoGeoHDMI.git,2015-01-24 17:07:34+00:00,Verilog project that takes the digital video and audio from a Neo Geo MVS before going through the DACs and outputs the signals over HDMI,charcole/NeoGeoHDMI,Verilog,NeoGeoHDMI,1393,105,2024-01-21 14:49:31+00:00,21
1378,28669766,https://github.com/bmartini/zynq-axis.git,2014-12-31 16:13:58+00:00,"Hardware, Linux Driver and Library for the Zynq AXI DMA interface ",bmartini/zynq-axis,Verilog,zynq-axis,164,98,2024-09-04 08:19:18+00:00,38
1379,27353243,https://github.com/rkrajnc/minimig-mist.git,2014-11-30 23:01:39+00:00,Minimig for the MiST board,rkrajnc/minimig-mist,Verilog,minimig-mist,36028,63,2024-07-23 04:05:38+00:00,40
1380,30140458,https://github.com/m-labs/tdc-core.git,2015-02-01 08:10:58+00:00,A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs,m-labs/tdc-core,Verilog,tdc-core,1276,56,2024-10-19 02:28:26+00:00,27
1381,33327705,https://github.com/jameshegarty/rigel.git,2015-04-02 19:28:30+00:00,"Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.",jameshegarty/rigel,Verilog,rigel,45950,55,2024-05-27 05:22:45+00:00,9
1382,27508660,https://github.com/geky/gb.git,2014-12-03 21:31:38+00:00,The Original Nintendo Gameboy in Verilog,geky/gb,Verilog,gb,284,51,2024-06-30 13:49:03+00:00,8
1383,27381792,https://github.com/rajshadow/4-way-set-associative-cache-verilog.git,2014-12-01 13:57:09+00:00,Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy,rajshadow/4-way-set-associative-cache-verilog,Verilog,4-way-set-associative-cache-verilog,12,41,2024-08-27 08:37:35+00:00,15
1384,28636224,https://github.com/q3k/ctf.git,2014-12-30 15:50:33+00:00,Stuff from CTF contests,q3k/ctf,Verilog,ctf,534,39,2024-09-27 18:59:43+00:00,7
1385,28973844,https://github.com/johan92/yafpgatetris.git,2015-01-08 16:08:33+00:00,Yet Another Tetris on FPGA Implementation,johan92/yafpgatetris,Verilog,yafpgatetris,307,38,2024-06-29 22:07:06+00:00,17
1386,29109402,https://github.com/Elphel/x393.git,2015-01-11 23:03:20+00:00,mirror of https://git.elphel.com/Elphel/x393,Elphel/x393,Verilog,x393,174319,37,2024-06-01 02:40:16+00:00,19
1387,33393129,https://github.com/cyrozap/osdvu.git,2015-04-04 03:36:49+00:00,,cyrozap/osdvu,Verilog,osdvu,148,36,2024-06-24 22:04:42+00:00,8
1388,31943460,https://github.com/tmatsuya/wiki.git,2015-03-10 07:15:38+00:00,,tmatsuya/wiki,Verilog,wiki,11171,36,2024-04-02 18:29:14+00:00,7
1389,28029628,https://github.com/olofk/wb_intercon.git,2014-12-15 09:29:08+00:00,Wishbone interconnect utilities,olofk/wb_intercon,Verilog,wb_intercon,66,35,2024-09-20 07:40:39+00:00,12
1390,31790279,https://github.com/quartiq/redpid.git,2015-03-06 21:41:56+00:00,migen + misoc + redpitaya = digital servo,quartiq/redpid,Verilog,redpid,400,34,2024-08-12 15:25:19+00:00,6
1391,27838015,https://github.com/parallaxinc/Propeller_1_Design.git,2014-12-10 20:21:15+00:00,Propeller 1 design and example files to be run on FPGA boards.,parallaxinc/Propeller_1_Design,Verilog,Propeller_1_Design,24752,34,2024-08-01 01:15:08+00:00,22
1392,32187625,https://github.com/svofski/vector06cc.git,2015-03-14 00:04:34+00:00,Вектор-06ц в ПЛИС / Vector-06c in FPGA,svofski/vector06cc,Verilog,vector06cc,24525,30,2024-09-11 10:35:23+00:00,6
1393,33554772,https://github.com/slongfield/StereoCensus.git,2015-04-07 16:26:45+00:00,Verilog Implementation of the Census Transform Stereo Vision algorithm,slongfield/StereoCensus,Verilog,StereoCensus,880,28,2024-07-29 23:13:24+00:00,6
1394,33275555,https://github.com/csus-senior-design/i2c.git,2015-04-01 22:06:18+00:00,I2C Master and Slave,csus-senior-design/i2c,Verilog,i2c,144,28,2024-09-04 11:24:13+00:00,12
1395,33162857,https://github.com/ericgineer/CORDIC.git,2015-03-31 03:30:04+00:00,The CORDIC algorithm implemented in Octave/MATLAB and Verilog,ericgineer/CORDIC,Verilog,CORDIC,104,28,2024-10-12 11:42:45+00:00,9
1396,28636008,https://github.com/secworks/blake2.git,2014-12-30 15:43:02+00:00,Hardware implementation of the blake2 hash function,secworks/blake2,Verilog,blake2,269,25,2024-10-26 12:46:30+00:00,22
1397,27151224,https://github.com/adbrant/zuma-fpga.git,2014-11-25 23:36:46+00:00,Fine Grain FPGA Overlay Architecture and Tools,adbrant/zuma-fpga,Verilog,zuma-fpga,8028,24,2024-10-26 21:56:06+00:00,8
1398,32564180,https://github.com/zhanghai/orgexp.git,2015-03-20 05:21:18+00:00,"Computer Organization Experiment, Shi Qingsong, Zhejiang University.",zhanghai/orgexp,Verilog,orgexp,801,21,2024-02-28 06:10:01+00:00,3
1399,32617400,https://github.com/binderclip/BCOpenMIPS.git,2015-03-21 02:47:09+00:00,跟着《自己动手写 CPU》书上写的 OpenMIPS CPU。,binderclip/BCOpenMIPS,Verilog,BCOpenMIPS,500,20,2024-02-15 07:15:56+00:00,2
1400,27383242,https://github.com/Lyukx/ShootingGame-FPGA.git,2014-12-01 14:34:34+00:00,"Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.",Lyukx/ShootingGame-FPGA,Verilog,ShootingGame-FPGA,112,19,2024-08-22 16:50:49+00:00,4
1401,32389741,https://github.com/nblintao/Computer-Architecture.git,2015-03-17 11:35:26+00:00,"A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.",nblintao/Computer-Architecture,Verilog,Computer-Architecture,860,19,2024-09-20 14:44:35+00:00,5
1402,27575265,https://github.com/andrade824/Verilog-SPI-Master.git,2014-12-05 04:59:55+00:00,A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen,andrade824/Verilog-SPI-Master,Verilog,Verilog-SPI-Master,140,18,2024-10-20 11:43:04+00:00,11
1403,33623223,https://github.com/UA3MQJ/fpga-synth.git,2015-04-08 18:01:09+00:00,FPGA based modular synth.,UA3MQJ/fpga-synth,Verilog,fpga-synth,209422,18,2024-02-24 02:36:57+00:00,4
1404,33484061,https://github.com/bsteinsbo/DE1-SoC-Sound.git,2015-04-06 13:45:04+00:00,,bsteinsbo/DE1-SoC-Sound,Verilog,DE1-SoC-Sound,121,17,2023-11-17 16:46:55+00:00,16
1405,30678549,https://github.com/tmatsuya/i2c_edid.git,2015-02-12 01:06:44+00:00,I2C ROM for EDID (Extended Display Identification Data) on FPGAs,tmatsuya/i2c_edid,Verilog,i2c_edid,152,17,2024-10-21 09:35:55+00:00,3
1406,30912238,https://github.com/pc2/NetFPGA-10G-UPB-OpenFlow.git,2015-02-17 10:24:50+00:00,An OpenFlow implementation for the NetFPGA-10G card,pc2/NetFPGA-10G-UPB-OpenFlow,Verilog,NetFPGA-10G-UPB-OpenFlow,1544,17,2024-10-03 10:32:34+00:00,11
1407,31674350,https://github.com/6thimage/FT245_interface.git,2015-03-04 19:01:13+00:00,Verilog module to communicate with the FT245 interface of an FTDI FT2232H,6thimage/FT245_interface,Verilog,FT245_interface,8,16,2023-08-21 04:55:26+00:00,13
1408,28638595,https://github.com/toyoshim/mc6502.git,2014-12-30 17:05:50+00:00,Cycle accurate MC6502 compatible processor in Verilog.,toyoshim/mc6502,Verilog,mc6502,38,15,2023-09-28 01:54:47+00:00,4
1409,29834142,https://github.com/gmish27/CPUonFPGA.git,2015-01-25 22:26:02+00:00,It's a basic computer designed using VERILOG on XILINX FPGA architecture.,gmish27/CPUonFPGA,Verilog,CPUonFPGA,9,14,2024-04-22 22:29:00+00:00,4
1410,27224870,https://github.com/MParygin/v.vga.font8x16.git,2014-11-27 12:42:17+00:00,Verilog VGA font generator 8 by 16 pixels,MParygin/v.vga.font8x16,Verilog,v.vga.font8x16,403,14,2022-03-30 12:54:34+00:00,1
1411,28491196,https://github.com/jeremycw/tetris-verilog.git,2014-12-25 21:00:05+00:00,Verilog Tetris,jeremycw/tetris-verilog,Verilog,tetris-verilog,316,14,2024-05-31 14:11:00+00:00,1
1412,28261605,https://github.com/s117/FastMultiplier.git,2014-12-20 08:32:39+00:00,a fast multiplier implement using verilog,s117/FastMultiplier,Verilog,FastMultiplier,260,13,2023-11-21 08:21:22+00:00,3
1413,29281102,https://github.com/ankitshah009/High-Radix-Adaptive-CORDIC.git,2015-01-15 04:41:46+00:00,High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC ,ankitshah009/High-Radix-Adaptive-CORDIC,Verilog,High-Radix-Adaptive-CORDIC,121,12,2024-09-29 03:51:11+00:00,3
1414,30905053,https://github.com/jblang/numatolib.git,2015-02-17 06:13:26+00:00,Demo Library for Numato FPGA Boards,jblang/numatolib,Verilog,numatolib,184,12,2023-04-07 06:36:48+00:00,5
1415,31172539,https://github.com/julbouln/riscvsoc.git,2015-02-22 17:52:53+00:00,Mini RISC-V SOC,julbouln/riscvsoc,Verilog,riscvsoc,176,10,2023-01-10 02:58:24+00:00,4
1416,29340758,https://github.com/dtysky/SIMPLE_MIPS_CPU.git,2015-01-16 09:03:57+00:00,"A simple MIPS CPU, for fun.",dtysky/SIMPLE_MIPS_CPU,Verilog,SIMPLE_MIPS_CPU,1636,10,2020-07-15 21:58:21+00:00,3
1417,31227149,https://github.com/tylerjaywilson/fabscalar.git,2015-02-23 20:09:03+00:00,Repository to hold fabscalar project and simulations,tylerjaywilson/fabscalar,Verilog,fabscalar,1892,10,2023-07-28 07:41:35+00:00,12
1418,30770200,https://github.com/aospan/NetUP_Dual_Universal_CI-fpga.git,2015-02-13 18:39:28+00:00,VHDL NetUP Universal Dual DVB-CI FPGA firmware,aospan/NetUP_Dual_Universal_CI-fpga,Verilog,NetUP_Dual_Universal_CI-fpga,4330,10,2023-11-07 12:39:07+00:00,5
1419,33213263,https://github.com/peterpengwei/bwa-mem-sw.git,2015-03-31 22:21:04+00:00,,peterpengwei/bwa-mem-sw,Verilog,bwa-mem-sw,335,9,2020-08-19 01:51:05+00:00,6
1420,28684375,https://github.com/aiju/fpganes.git,2015-01-01 10:05:41+00:00,,aiju/fpganes,Verilog,fpganes,244,9,2024-06-09 03:11:30+00:00,2
1421,32239290,https://github.com/svofski/bk0010.git,2015-03-15 00:57:52+00:00,БК - в ФПГА!,svofski/bk0010,Verilog,bk0010,2732,9,2020-01-25 18:26:58+00:00,4
1422,31600794,https://github.com/lowRISC/fpga-zynq.git,2015-03-03 13:54:17+00:00,,lowRISC/fpga-zynq,Verilog,fpga-zynq,1749,9,2022-03-16 23:06:53+00:00,6
1423,31908379,https://github.com/chenyang-charles/Game2048-on-Nexys3.git,2015-03-09 16:04:20+00:00,"A version of Game2048 on Nexys3 with Vga(640x480) and ps2 interface, by verilog.",chenyang-charles/Game2048-on-Nexys3,Verilog,Game2048-on-Nexys3,6760,9,2022-08-26 22:52:34+00:00,1
1424,32768518,https://github.com/shaciping/atpggen.git,2015-03-24 01:23:36+00:00,Combinational ATPG generator based on D-Algorithm,shaciping/atpggen,Verilog,atpggen,1324,9,2024-05-04 09:26:21+00:00,2
1425,30901184,https://github.com/krisprice/fpga.git,2015-02-17 03:37:18+00:00,Playing with FPGAs,krisprice/fpga,Verilog,fpga,6,8,2023-04-30 08:05:30+00:00,1
1426,28537434,https://github.com/balboa-fpga/aesbus.git,2014-12-27 13:35:33+00:00,Verilog AES core for Balboa demo,balboa-fpga/aesbus,Verilog,aesbus,120,8,2022-02-19 12:47:45+00:00,3
1427,31087074,https://github.com/rsnikhil/Enigma_Cryptol_Bluespec_BSV.git,2015-02-20 21:55:46+00:00,Modeling the WW2 Enigma crypto machine in Cryptol and Bluespec BSV,rsnikhil/Enigma_Cryptol_Bluespec_BSV,Verilog,Enigma_Cryptol_Bluespec_BSV,1574,8,2023-05-31 13:56:15+00:00,0
1428,30680435,https://github.com/LEAP-Core/leap-platforms.git,2015-02-12 02:03:27+00:00,Physical platform drivers for LEAP,LEAP-Core/leap-platforms,Verilog,leap-platforms,13018,8,2024-08-30 07:45:16+00:00,2
1429,28727095,https://github.com/adgilbert/Audio-Jacked.git,2015-01-02 21:39:06+00:00,an audio filter system with a touchscreen interface. Processor designed and built in Verilog. VHDL modules to control the audio input (microphone) and output (i2s protocol to an audio jack) as well as the touchscreen (the touchscreen interface was modified from the sample project provided by Digilent). Data stored in PSRAM,adgilbert/Audio-Jacked,Verilog,Audio-Jacked,11068,8,2024-08-14 13:39:53+00:00,2
1430,31078459,https://github.com/Giako68/Hello.git,2015-02-20 18:29:41+00:00,Text Mode Display for Minispartan6+,Giako68/Hello,Verilog,Hello,168,8,2021-01-05 08:51:42+00:00,4
1431,31481734,https://github.com/csus-senior-design/hdmi.git,2015-03-01 00:20:51+00:00,TMDS Encoder / Decoder,csus-senior-design/hdmi,Verilog,hdmi,168,8,2024-07-14 04:44:33+00:00,2
1432,32023418,https://github.com/andykarpov/tsconf-wxeda.git,2015-03-11 14:54:04+00:00,Порт конфигурации Reverse u16_tsconf на плату ZrTech WXEDA,andykarpov/tsconf-wxeda,Verilog,tsconf-wxeda,3313,7,2022-06-06 02:21:41+00:00,1
1433,32284653,https://github.com/tslabs/neogs.git,2015-03-15 21:19:17+00:00,NeoGS sound card for ZX-compatible computers,tslabs/neogs,Verilog,neogs,27912,7,2024-08-30 15:20:30+00:00,3
1434,26990073,https://github.com/zhangry868/MIPSCPU.git,2014-11-22 05:41:56+00:00,"A Pipelined CPU design, Quartus platform, Verilog HDL, Team Work",zhangry868/MIPSCPU,Verilog,MIPSCPU,19764,7,2022-09-08 09:08:03+00:00,2
1435,28842064,https://github.com/MeshSr/onetswitch30.git,2015-01-06 02:04:40+00:00,Reference Designs for ONetSwitch30,MeshSr/onetswitch30,Verilog,onetswitch30,32648,7,2017-07-08 12:49:20+00:00,11
1436,30703732,https://github.com/m8pple/eie1_fpga_lab.git,2015-02-12 13:29:07+00:00,Spring term two-week FPGA lab for EIE students,m8pple/eie1_fpga_lab,Verilog,eie1_fpga_lab,7822,7,2022-10-30 17:20:20+00:00,10
1437,33651363,https://github.com/polysome/hydra.git,2015-04-09 06:02:05+00:00,a programmable cryptographic coprocessor in verilog,polysome/hydra,Verilog,hydra,44016,6,2020-02-01 03:39:16+00:00,1
1438,29708866,https://github.com/jbeale1/FPGA.git,2015-01-23 00:47:15+00:00,related to Spartan6 FPGA,jbeale1/FPGA,Verilog,FPGA,496,6,2021-01-17 10:45:14+00:00,0
1439,27228349,https://github.com/MParygin/v.scope80.git,2014-11-27 14:17:54+00:00,"Simple FPGA dual channel oscilloscope (Spartan3, Verilog, Picoblaze)",MParygin/v.scope80,Verilog,v.scope80,12052,6,2021-10-21 19:09:01+00:00,1
1440,27224029,https://github.com/MParygin/v.vga.git,2014-11-27 12:17:46+00:00,Verilog code for VGA timing generator,MParygin/v.vga,Verilog,v.vga,3,6,2024-01-02 08:35:23+00:00,3
1441,28631483,https://github.com/OpenFPGAduino/fpga.git,2014-12-30 13:18:19+00:00,The fpga project for openFPGAdunino,OpenFPGAduino/fpga,Verilog,fpga,386,6,2020-09-09 02:22:42+00:00,4
1442,29104458,https://github.com/thasega/HD63701.git,2015-01-11 20:16:07+00:00,HD63701 compatible softcore,thasega/HD63701,Verilog,HD63701,18,6,2022-04-09 22:26:48+00:00,3
1443,32768385,https://github.com/fromGoogleCode/m68k.git,2015-03-24 01:20:20+00:00,Automatically exported from code.google.com/p/m68k,fromGoogleCode/m68k,Verilog,m68k,176,5,2022-10-30 07:59:45+00:00,4
1444,33290029,https://github.com/iykon/co4618.git,2015-04-02 04:56:53+00:00,This repo is for the 4618 group nember to share code.,iykon/co4618,Verilog,co4618,372,5,2017-10-31 11:25:30+00:00,3
1445,29212189,https://github.com/impedimentToProgress/SPECS.git,2015-01-13 21:29:57+00:00,,impedimentToProgress/SPECS,Verilog,SPECS,35868,5,2022-10-31 03:25:37+00:00,3
1446,27350698,https://github.com/dawood95/BitcoinMinerFPGA.git,2014-11-30 21:28:06+00:00,ECE 337  Bitcoin Miner,dawood95/BitcoinMinerFPGA,Verilog,BitcoinMinerFPGA,7938,5,2024-07-24 17:22:02+00:00,1
1447,28030825,https://github.com/olofk/wb_bfm.git,2014-12-15 10:01:14+00:00,Wishbone Bus Functional Model,olofk/wb_bfm,Verilog,wb_bfm,33,5,2022-01-29 23:08:02+00:00,5
1448,32249782,https://github.com/embercc/nes-on-chip.git,2015-03-15 07:34:34+00:00,Automatically exported from code.google.com/p/nes-on-chip,embercc/nes-on-chip,Verilog,nes-on-chip,113,5,2022-05-07 18:53:06+00:00,1
1449,30592025,https://github.com/OpenFPGAduino/FPGAdesigner.git,2015-02-10 12:56:42+00:00,Web based FPGA designer for openFPGAduino,OpenFPGAduino/FPGAdesigner,Verilog,FPGAdesigner,153,5,2024-04-29 10:55:44+00:00,1
1450,31422547,https://github.com/secworks/curve25519.git,2015-02-27 14:20:36+00:00,Verilog 2001 of the Curve25519 elliptic curve based function.,secworks/curve25519,Verilog,curve25519,6,5,2023-09-07 05:39:59+00:00,2
1451,31160314,https://github.com/ryuz/zybo_dvi_tx.git,2015-02-22 11:00:13+00:00,,ryuz/zybo_dvi_tx,Verilog,zybo_dvi_tx,248,5,2022-05-25 07:12:05+00:00,1
1452,30190657,https://github.com/mayurkubavat/Verilog.git,2015-02-02 14:26:41+00:00,Verilog HDL Codes,mayurkubavat/Verilog,Verilog,Verilog,124,5,2024-02-01 09:47:01+00:00,1
1453,32188052,https://github.com/arktur04/SRAM.git,2015-03-14 00:17:02+00:00,The Verilog model for SRAM IS61WV102416 chip with timings,arktur04/SRAM,Verilog,SRAM,104,5,2024-06-18 12:30:35+00:00,2
1454,27084449,https://github.com/pedrofausto/EMC08.git,2014-11-24 16:38:52+00:00,8 bit Microcontroller developed at CI Brasil,pedrofausto/EMC08,Verilog,EMC08,46192,5,2017-10-31 11:26:26+00:00,1
1455,28328202,https://github.com/MeshSr/onetswitch20.git,2014-12-22 07:02:17+00:00,Reference Designs for ONetSwitch20,MeshSr/onetswitch20,Verilog,onetswitch20,23111,5,2024-08-09 11:21:13+00:00,13
1456,28941998,https://github.com/mda-ut/SubZero.git,2015-01-08 01:04:27+00:00,University of Toronto Mechatronics Design Association's Software for our submarine SubZero,mda-ut/SubZero,Verilog,SubZero,44853,5,2024-10-21 13:27:08+00:00,22
1457,33288974,https://github.com/shallen320/Superscalar_Instruction_Dispatch_Unit.git,2015-04-02 04:21:58+00:00,a Superscalar Instruction Dispatch Unit using Tomasulo’s algorithm,shallen320/Superscalar_Instruction_Dispatch_Unit,Verilog,Superscalar_Instruction_Dispatch_Unit,132,4,2021-07-15 15:48:30+00:00,2
1458,28896603,https://github.com/psas/gps-cpld.git,2015-01-07 03:31:50+00:00,Sketch of design for CPLD to create bridge between GPS IQ data and SPI interface.,psas/gps-cpld,Verilog,gps-cpld,1497,4,2020-11-05 12:25:15+00:00,5
1459,31480755,https://github.com/csus-senior-design/ov_sccb.git,2015-02-28 23:38:33+00:00,Omnivision SCCB Verilog Protocol Implementation,csus-senior-design/ov_sccb,Verilog,ov_sccb,140,4,2024-04-17 16:12:52+00:00,3
1460,28237933,https://github.com/divyanshusrivastava/FPGA.git,2014-12-19 16:55:58+00:00,All codes for for Numato Mimas spartan6 fpga board,divyanshusrivastava/FPGA,Verilog,FPGA,312,4,2020-06-02 19:55:14+00:00,0
1461,27308185,https://github.com/MParygin/v.sdr80.git,2014-11-29 16:39:29+00:00,"SDR receiver on FPGA Spartan 3e500 (40MHz bandwidth, 16 bit depth)",MParygin/v.sdr80,Verilog,v.sdr80,160,4,2022-08-06 15:00:25+00:00,1
1462,27041226,https://github.com/csoren/fpga-mist.git,2014-11-23 17:46:18+00:00,git version of the official MiST svn repository. Updated infrequently.,csoren/fpga-mist,Verilog,fpga-mist,28792,4,2017-07-25 00:27:22+00:00,0
1463,31782145,https://github.com/rbarzic/async_logic.git,2015-03-06 18:09:26+00:00,A collection of asynchronous logic circuits as found in the litterature,rbarzic/async_logic,Verilog,async_logic,129,4,2023-04-22 15:22:47+00:00,1
1464,31974060,https://github.com/BU-EC551/Bitminers.git,2015-03-10 18:20:04+00:00,,BU-EC551/Bitminers,Verilog,Bitminers,2171,4,2021-05-16 23:45:30+00:00,4
1465,30835934,https://github.com/alchemist231/ARM-pipelined-processor-core-Verilog-.git,2015-02-15 17:58:36+00:00,ARM pipelined processor core ( Verilog ),alchemist231/ARM-pipelined-processor-core-Verilog-,Verilog,ARM-pipelined-processor-core-Verilog-,7944,4,2023-05-23 17:26:40+00:00,5
1466,27275401,https://github.com/bdeloeste/Nexys-4-Temperature-Sensor--ADT-7420.git,2014-11-28 16:56:34+00:00,Displays temperature (in Celcius) on 7-segment display and on 640x480 display,bdeloeste/Nexys-4-Temperature-Sensor--ADT-7420,Verilog,Nexys-4-Temperature-Sensor--ADT-7420,180,4,2024-10-26 14:00:23+00:00,4
1467,33666570,https://github.com/V1rgul/TX5125.git,2015-04-09 12:03:23+00:00,Optical flow on FPGA,V1rgul/TX5125,Verilog,TX5125,11280,3,2021-12-14 02:45:33+00:00,0
1468,31239853,https://github.com/martinayotte/MyAmberOnMiniSpartan6.git,2015-02-24 01:39:42+00:00,,martinayotte/MyAmberOnMiniSpartan6,Verilog,MyAmberOnMiniSpartan6,27168,3,2016-03-02 11:49:39+00:00,1
1469,27453703,https://github.com/ltcmelo/Y86Proc.git,2014-12-02 21:12:31+00:00,Y86 Processor implementation for the Altera DE2-115 FPGA,ltcmelo/Y86Proc,Verilog,Y86Proc,160,3,2020-09-01 14:43:03+00:00,1
1470,27059899,https://github.com/DarkForte/MIPS-50_Instructions_Pipelined_CPU.git,2014-11-24 04:00:22+00:00,"A 5-level pipelined CPU described with Verilog, supports 50 MIPS instructions and interruption",DarkForte/MIPS-50_Instructions_Pipelined_CPU,Verilog,MIPS-50_Instructions_Pipelined_CPU,436,3,2021-01-20 07:37:17+00:00,2
1471,33692604,https://github.com/marknsikora/ov7670_i2c_controller.git,2015-04-09 21:01:30+00:00,IP to initialize an ov7670 camera over I2C,marknsikora/ov7670_i2c_controller,Verilog,ov7670_i2c_controller,108,3,2023-09-21 16:13:20+00:00,1
1472,30926781,https://github.com/arktur04/FPU.git,2015-02-17 16:51:10+00:00,open FPU project. 32/64 bit FPU in Verilog,arktur04/FPU,Verilog,FPU,3099,3,2024-02-13 17:20:11+00:00,2
1473,33268373,https://github.com/csus-senior-design/frame_buf_alt.git,2015-04-01 19:36:01+00:00,Frame buffer implementation for the Altera Cyclone 5 GX starter board's LPDDR2 memory interface.,csus-senior-design/frame_buf_alt,Verilog,frame_buf_alt,276,3,2024-09-30 15:02:21+00:00,0
1474,27618063,https://github.com/jayant-sharma/xadc-artix7.git,2014-12-06 01:42:20+00:00,FPGA interface code for XADC module provided by Xilinx,jayant-sharma/xadc-artix7,Verilog,xadc-artix7,152,3,2024-08-18 07:13:02+00:00,2
1475,33636769,https://github.com/ManavA/s1_core.git,2015-04-08 23:01:14+00:00,S1 Core Based on OpenSparc,ManavA/s1_core,Verilog,s1_core,1208,3,2023-07-25 13:02:10+00:00,2
1476,33309604,https://github.com/laoreja/MineSweeper.git,2015-04-02 13:14:21+00:00,on FPGA with VGA display,laoreja/MineSweeper,Verilog,MineSweeper,32,3,2020-04-21 21:23:18+00:00,0
1477,31492374,https://github.com/secworks/hc.git,2015-03-01 09:40:42+00:00,Hardware implementation of the HC stream cipher.,secworks/hc,Verilog,hc,76,3,2022-01-29 23:27:51+00:00,2
1478,32828399,https://github.com/janosmurai/QAM.git,2015-03-24 22:17:10+00:00,4QAM modulator,janosmurai/QAM,Verilog,QAM,872,3,2024-02-23 01:47:19+00:00,0
1479,33692248,https://github.com/marknsikora/vga_ip.git,2015-04-09 20:54:00+00:00,VGA IP for Nexys 4 DDR board,marknsikora/vga_ip,Verilog,vga_ip,104,3,2024-08-01 13:04:12+00:00,1
1480,28104097,https://github.com/swift-fox/MIPS.git,2014-12-16 20:02:27+00:00,MIPS core designed in 6 days,swift-fox/MIPS,Verilog,MIPS,4414,3,2019-01-25 21:50:27+00:00,2
1481,31296384,https://github.com/tmatsuya/k7_connectivity_trd_2014.3.git,2015-02-25 04:04:14+00:00,,tmatsuya/k7_connectivity_trd_2014.3,Verilog,k7_connectivity_trd_2014.3,37876,3,2023-03-05 16:08:25+00:00,0
1482,31818261,https://github.com/andykarpov/speccy-wxeda-sdcard-bridge.git,2015-03-07 16:26:28+00:00,,andykarpov/speccy-wxeda-sdcard-bridge,Verilog,speccy-wxeda-sdcard-bridge,104,3,2022-06-06 02:22:53+00:00,0
1483,29280686,https://github.com/HYDRA-GUY-RUM/Motion-Sensor-and-video-filter-system-using-FPGA.git,2015-01-15 04:27:12+00:00,Motion-Sensor-and-video-filter-system-using-FPGA,HYDRA-GUY-RUM/Motion-Sensor-and-video-filter-system-using-FPGA,Verilog,Motion-Sensor-and-video-filter-system-using-FPGA,12456,3,2018-12-17 01:43:43+00:00,0
1484,33364672,https://github.com/barnex/coffee-cpu.git,2015-04-03 13:35:52+00:00,"After drinking too much coffee, we built a CPU.",barnex/coffee-cpu,Verilog,coffee-cpu,588,3,2020-07-02 17:23:07+00:00,1
1485,33356971,https://github.com/erhanemirhan/Design-of-Equal-Precision-Frequency-Meter-Based-on-FPGA.git,2015-04-03 09:37:00+00:00,,erhanemirhan/Design-of-Equal-Precision-Frequency-Meter-Based-on-FPGA,Verilog,Design-of-Equal-Precision-Frequency-Meter-Based-on-FPGA,15772,3,2024-08-26 12:13:48+00:00,6
1486,31239410,https://github.com/OpenSoCPlus/hight_crypto_core.git,2015-02-24 01:24:45+00:00,,OpenSoCPlus/hight_crypto_core,Verilog,hight_crypto_core,286,3,2022-03-02 14:12:01+00:00,1
1487,31977081,https://github.com/artvvb/TicTacToe.git,2015-03-10 19:22:57+00:00,Verilog/Nexys4,artvvb/TicTacToe,Verilog,TicTacToe,41,3,2021-03-22 14:45:18+00:00,1
1488,32310463,https://github.com/ivandavid14/Bitcoin.git,2015-03-16 08:18:16+00:00,Our bitcoin miner repository for EE454 at USC.,ivandavid14/Bitcoin,Verilog,Bitcoin,2197,3,2024-07-24 17:32:33+00:00,1
1489,30169737,https://github.com/CWang24/DDR2_Controller.git,2015-02-02 03:36:49+00:00,,CWang24/DDR2_Controller,Verilog,DDR2_Controller,10,3,2017-10-31 11:38:10+00:00,2
1490,28662278,https://github.com/MeshSr/onetswitch45.git,2014-12-31 09:33:55+00:00,Reference Designs for ONetSwitch45,MeshSr/onetswitch45,Verilog,onetswitch45,40225,3,2020-10-24 08:04:23+00:00,11
1491,29205354,https://github.com/staceycampbell/ldiv.git,2015-01-13 18:52:34+00:00,Division in synthesizable Verilog 2005.,staceycampbell/ldiv,Verilog,ldiv,20,3,2024-04-06 10:19:56+00:00,0
1492,32249132,https://github.com/jrrk/verilog-parser-ocaml.git,2015-03-15 07:09:32+00:00,Automatically exported from code.google.com/p/verilog-parser-ocaml,jrrk/verilog-parser-ocaml,Verilog,verilog-parser-ocaml,1252,3,2020-06-24 13:34:21+00:00,1
1493,31585490,https://github.com/LonghornEngineer/DE0_GameBoy_DMG-01_VGA.git,2015-03-03 07:38:06+00:00,DE0_GameBoy_DMG-01,LonghornEngineer/DE0_GameBoy_DMG-01_VGA,Verilog,DE0_GameBoy_DMG-01_VGA,73511,3,2022-03-15 20:56:38+00:00,1
1494,30419221,https://github.com/NetFPGA10G-BK/ICAP_controller.git,2015-02-06 15:40:02+00:00,Include:,NetFPGA10G-BK/ICAP_controller,Verilog,ICAP_controller,212,3,2024-04-23 15:51:55+00:00,1
1495,31570209,https://github.com/csus-senior-design/ov_7670.git,2015-03-02 23:59:26+00:00,Verilog module for OV7670 CMOS Camera,csus-senior-design/ov_7670,Verilog,ov_7670,164,3,2021-01-26 03:15:50+00:00,3
1496,30343020,https://github.com/breadboardist/HDL-Designs.git,2015-02-05 07:16:19+00:00,Verilog and VHDL Designs,breadboardist/HDL-Designs,Verilog,HDL-Designs,109121,3,2021-11-19 02:58:40+00:00,2
1497,28949276,https://github.com/daniel0076/HungrySnake.git,2015-01-08 04:44:48+00:00,Hungry Snake by Verilog - 2014 NCTU Digital Lab Project,daniel0076/HungrySnake,Verilog,HungrySnake,7470,3,2022-02-07 14:14:37+00:00,2
1498,28590718,https://github.com/jwise/ufpgapll.git,2014-12-29 11:56:10+00:00,little FPGA PLL,jwise/ufpgapll,Verilog,ufpgapll,216,3,2023-05-29 13:10:51+00:00,0
1499,28046939,https://github.com/skumarasena/ThinkCompArch.git,2014-12-15 17:06:53+00:00,"A guide to Verilog, ModelSim, and MIPS commands for future Computer Architecture classes.",skumarasena/ThinkCompArch,Verilog,ThinkCompArch,2440,3,2020-09-12 00:45:42+00:00,0
1500,30719822,https://github.com/elliequirini/ECE385.git,2015-02-12 19:34:54+00:00,Working Repository for ECE 385 Projects,elliequirini/ECE385,Verilog,ECE385,31304,3,2019-12-02 16:31:41+00:00,5
1501,33378926,https://github.com/jvm3487/or1200-superscalar.git,2015-04-03 19:23:18+00:00,The goal of this project is to make the existing or1200 core superscalar,jvm3487/or1200-superscalar,Verilog,or1200-superscalar,424,2,2021-07-15 15:47:46+00:00,4
1502,31294068,https://github.com/CospanDesign/nysa-artemis-usb2-platform.git,2015-02-25 02:49:07+00:00,Artemis Platform for USB 2.0,CospanDesign/nysa-artemis-usb2-platform,Verilog,nysa-artemis-usb2-platform,2303,2,2022-06-28 08:05:51+00:00,1
1503,31091105,https://github.com/aiju/fpga64.git,2015-02-20 23:53:41+00:00,,aiju/fpga64,Verilog,fpga64,188,2,2021-09-28 17:42:06+00:00,0
1504,31167842,https://github.com/j-marjanovic/rpi64-FPGA.git,2015-02-22 15:41:33+00:00,,j-marjanovic/rpi64-FPGA,Verilog,rpi64-FPGA,1204,2,2024-05-05 14:02:31+00:00,1
1505,27307604,https://github.com/tmatsuya/k7_connectivity_trd_2014.1.git,2014-11-29 16:21:09+00:00,k7_connectivity_trd_2014.1,tmatsuya/k7_connectivity_trd_2014.1,Verilog,k7_connectivity_trd_2014.1,35272,2,2022-03-26 04:33:42+00:00,2
1506,31527190,https://github.com/jbeale1/Mojo.git,2015-03-02 06:52:07+00:00,code for Mojo Spartan-6 FPGA board,jbeale1/Mojo,Verilog,Mojo,112,2,2021-01-05 08:50:44+00:00,1
1507,26989898,https://github.com/zhangry868/MultiCycleCPU.git,2014-11-22 05:31:52+00:00,"A multi-cycle CPU design, Quartus platform, Verilog HDL",zhangry868/MultiCycleCPU,Verilog,MultiCycleCPU,38688,2,2024-07-05 12:15:19+00:00,0
1508,29146399,https://github.com/kristianpaul/tdc-core.git,2015-01-12 17:03:46+00:00,tdc core from ohwr with an small milkymist soc,kristianpaul/tdc-core,Verilog,tdc-core,1276,2,2024-04-09 12:23:07+00:00,1
1509,27064477,https://github.com/marcossiu/Mojo_FPGA_control_servo.git,2014-11-24 06:52:00+00:00,,marcossiu/Mojo_FPGA_control_servo,Verilog,Mojo_FPGA_control_servo,328,2,2021-02-26 13:46:04+00:00,1
1510,27982492,https://github.com/jsloan256/titan_wiggle.git,2014-12-14 03:50:06+00:00,This is a simple Verilog project to validate the Titan PCI Express development card for the Lattice ECP5 FPGA,jsloan256/titan_wiggle,Verilog,titan_wiggle,272,2,2023-05-20 03:46:57+00:00,2
1511,29227168,https://github.com/zenaardvark/Verilog_Sample.git,2015-01-14 04:27:31+00:00,,zenaardvark/Verilog_Sample,Verilog,Verilog_Sample,96,2,2016-10-27 16:37:21+00:00,1
1512,28731400,https://github.com/kigawas/MipsCPU.git,2015-01-03 01:18:17+00:00,"A single cycle CPU running on Xilinx Spartan 6 XC6LX16-CS324, supporting 31 MIPS instructions.",kigawas/MipsCPU,Verilog,MipsCPU,18,2,2024-03-11 15:50:58+00:00,1
1513,26729641,https://github.com/paulinev/laser_pinball.git,2014-11-16 22:03:48+00:00,6.111 final project 2014,paulinev/laser_pinball,Verilog,laser_pinball,188467,2,2023-12-17 12:42:13+00:00,0
1514,31905413,https://github.com/GLADICOS/CRCAHB.git,2015-03-09 15:12:19+00:00,,GLADICOS/CRCAHB,Verilog,CRCAHB,30,2,2022-05-02 18:49:06+00:00,0
1515,27849404,https://github.com/guimeira/fpg8.git,2014-12-11 02:00:11+00:00,Chip-8/S-Chip implementation in Verilog,guimeira/fpg8,Verilog,fpg8,3552,2,2024-04-20 13:42:26+00:00,0
1516,26819241,https://github.com/kb000/bin2bcd.git,2014-11-18 16:44:23+00:00,Verilog module to convert binary to BCD (binary coded decimal).,kb000/bin2bcd,Verilog,bin2bcd,95,2,2024-09-13 13:30:16+00:00,0
1517,30447946,https://github.com/depenic/RTL_examples.git,2015-02-07 06:45:47+00:00,HDL of everything,depenic/RTL_examples,Verilog,RTL_examples,75,2,2022-09-03 00:13:10+00:00,1
1518,27946817,https://github.com/trialmost/TraLight.git,2014-12-13 02:36:23+00:00,Traffic light，十字路口交通灯，verilog,trialmost/TraLight,Verilog,TraLight,140,2,2023-12-27 16:45:17+00:00,2
1519,26743970,https://github.com/mstram/M65C02A.git,2014-11-17 06:49:56+00:00,Microprogrammed 65C02 Processor Core (Verilog),mstram/M65C02A,Verilog,M65C02A,1635,2,2024-03-23 01:57:11+00:00,0
1520,26894879,https://github.com/offlinemark/eece3324mips.git,2014-11-20 03:56:45+00:00,(Mini) MIPS ISA implementation.,offlinemark/eece3324mips,Verilog,eece3324mips,821,2,2023-06-29 17:14:46+00:00,1
1521,33496522,https://github.com/merlionfire/Ping-pong-fpga.git,2015-04-06 17:58:43+00:00,Basic ping-pong game written in Verilog runs on Xilinx Spartan3AN starter kit ,merlionfire/Ping-pong-fpga,Verilog,Ping-pong-fpga,176,2,2023-01-04 17:14:59+00:00,0
1522,29828180,https://github.com/1995parham/AlteraDE2-RS232.git,2015-01-25 19:49:24+00:00,RS232 Setup on AlteraDE2,1995parham/AlteraDE2-RS232,Verilog,AlteraDE2-RS232,43,2,2024-04-02 17:41:48+00:00,0
1523,33204376,https://github.com/johnlaur/Angelia.git,2015-03-31 19:09:07+00:00,,johnlaur/Angelia,Verilog,Angelia,1044,2,2024-09-24 12:48:03+00:00,0
1524,27320029,https://github.com/ashleyjr/VGA.git,2014-11-30 00:51:34+00:00,VGA video test for FPGA,ashleyjr/VGA,Verilog,VGA,8068,2,2024-03-18 08:36:51+00:00,2
1525,30331730,https://github.com/robjustinwagner/Programmable-Infinite-Impulse-Response-PIIR-Filter.git,2015-02-05 01:43:26+00:00,Engineered a digital signal processor in Verilog to implement a Programmable Infinite Impulse Response (PIIR) filter.,robjustinwagner/Programmable-Infinite-Impulse-Response-PIIR-Filter,Verilog,Programmable-Infinite-Impulse-Response-PIIR-Filter,544,2,2024-06-25 16:06:00+00:00,0
1526,33406999,https://github.com/skyfex/svo-raycaster.git,2015-04-04 13:52:14+00:00,A hardware raycaster written in Verilog,skyfex/svo-raycaster,Verilog,svo-raycaster,126,2,2023-04-05 15:24:01+00:00,0
1527,33456514,https://github.com/cyrozap/mimas_v2_hex_display.git,2015-04-05 21:52:34+00:00,A simple Verilog module that can output hexadecimal bytes to the Mimas V2's display,cyrozap/mimas_v2_hex_display,Verilog,mimas_v2_hex_display,124,2,2022-03-17 20:11:47+00:00,0
1528,33154772,https://github.com/dengjeffrey/BirthdayClockVerilog.git,2015-03-31 00:00:09+00:00,"Winter 2015, CSC258 project written in Verilog. This is a birthday clock that allows you to set a time in hours and minutes, and displays a ""Happy Birthday"" when the timer hits 0.  Uses the MAX7219 and an 8x8 LED Matrix",dengjeffrey/BirthdayClockVerilog,Verilog,BirthdayClockVerilog,11280,2,2020-03-23 03:02:37+00:00,1
1529,32768500,https://github.com/fromGoogleCode/ajardsp.git,2015-03-24 01:22:56+00:00,Automatically exported from code.google.com/p/ajardsp,fromGoogleCode/ajardsp,Verilog,ajardsp,1212,2,2022-05-02 19:19:27+00:00,0
1530,33484788,https://github.com/leardilap/DCC_V_33.git,2015-04-06 14:00:10+00:00,Adaptive LMS filter on DE2i-150 Development Board + DCC(AD/DA Data Conversion Card) Verilog,leardilap/DCC_V_33,Verilog,DCC_V_33,496,2,2024-10-22 09:29:24+00:00,1
1531,33412503,https://github.com/LeftRadio/NS3_EPM570.git,2015-04-04 16:46:34+00:00,NeilScope3 CPLD project for Quartus 9.1SP2 web edition,LeftRadio/NS3_EPM570,Verilog,NS3_EPM570,12080,2,2019-11-29 21:26:29+00:00,1
1532,27946191,https://github.com/trialmost/Taximeter.git,2014-12-13 02:09:51+00:00,计程车计费器，verilog,trialmost/Taximeter,Verilog,Taximeter,136,2,2023-12-25 02:03:04+00:00,0
1533,29071141,https://github.com/aiju/upscalhdl.git,2015-01-10 21:08:05+00:00,,aiju/upscalhdl,Verilog,upscalhdl,208,2,2023-01-15 19:19:04+00:00,0
1534,32832901,https://github.com/BU-EC551/TheLastDrummer.git,2015-03-25 00:20:22+00:00,,BU-EC551/TheLastDrummer,Verilog,TheLastDrummer,1720,2,2023-08-04 17:13:43+00:00,3
1535,32952693,https://github.com/leaflabs/willow-hdl.git,2015-03-26 21:24:52+00:00,HDL for the Willow electrophysiology system.,leaflabs/willow-hdl,Verilog,willow-hdl,623,2,2016-04-27 23:21:52+00:00,1
1536,27376923,https://github.com/allenlnx/ECC.git,2014-12-01 11:44:37+00:00,ecc source code based on aes,allenlnx/ECC,Verilog,ECC,1331,2,2024-05-13 16:59:28+00:00,1
1537,33693217,https://github.com/marknsikora/stereoscopic_comperator_ip.git,2015-04-09 21:15:56+00:00,IP to produce a depth field from two AXI streams,marknsikora/stereoscopic_comperator_ip,Verilog,stereoscopic_comperator_ip,148,2,2022-07-18 19:38:19+00:00,4
1538,30408424,https://github.com/lewis6991/RISCy-Business.git,2015-02-06 11:04:46+00:00,MIPS32 Processor Implementation written in SystemVerilog,lewis6991/RISCy-Business,Verilog,RISCy-Business,2144,2,2023-01-28 07:18:24+00:00,0
1539,32452530,https://github.com/pierre-muth/dvi-el-display.git,2015-03-18 10:32:28+00:00,Automatically exported from code.google.com/p/dvi-el-display,pierre-muth/dvi-el-display,Verilog,dvi-el-display,1256,1,2021-06-21 13:57:37+00:00,0
1540,27375066,https://github.com/aimarrod/PA-MIPS.git,2014-12-01 10:49:51+00:00,,aimarrod/PA-MIPS,Verilog,PA-MIPS,712,1,2015-02-10 15:02:33+00:00,0
1541,27503797,https://github.com/andres-erbsen/sha3-verilog-mirror.git,2014-12-03 19:29:26+00:00,"Partial mirror of http://opencores.org/websvn,listing?repname=sha3&path=%2Fsha3%2Ftrunk%2F#path_sha3_trunk_ by Homer Hsing",andres-erbsen/sha3-verilog-mirror,Verilog,sha3-verilog-mirror,512,1,2021-12-25 19:27:17+00:00,0
1542,30864421,https://github.com/heshamelmatary/project-edge.git,2015-02-16 10:59:34+00:00,This is a complete SoC design built around MIPS core that's supporting MIPS-1 ISA. It has been completey designed from scratch by me part of my graduation project and has an opencore web-page.,heshamelmatary/project-edge,Verilog,project-edge,232,1,2017-03-08 07:36:52+00:00,1
1543,32768262,https://github.com/fromGoogleCode/nes-on-chip.git,2015-03-24 01:17:51+00:00,Automatically exported from code.google.com/p/nes-on-chip,fromGoogleCode/nes-on-chip,Verilog,nes-on-chip,264,1,2022-05-02 19:19:33+00:00,0
1544,28369359,https://github.com/CarlZhong2014/ESE.git,2014-12-23 01:16:43+00:00,verilog/Hspice,CarlZhong2014/ESE,Verilog,ESE,13649,1,2020-04-14 03:26:19+00:00,2
1545,29031089,https://github.com/kjseefried/Viola.git,2015-01-09 19:13:20+00:00,Taking the load off libCello.,kjseefried/Viola,Verilog,Viola,73,1,2022-09-23 08:53:49+00:00,0
1546,33318157,https://github.com/Lauszus/DigitalSystemsDesignENGR378.git,2015-04-02 15:59:31+00:00,Lab exercises for ENGR 378 at SFSU,Lauszus/DigitalSystemsDesignENGR378,Verilog,DigitalSystemsDesignENGR378,24928,1,2019-07-17 20:35:02+00:00,0
1547,28108725,https://github.com/q3k/q3kmips.git,2014-12-16 22:03:21+00:00,A toy MIPS pipelined CPU in Verilog.,q3k/q3kmips,Verilog,q3kmips,172,1,2017-03-14 02:30:07+00:00,0
1548,33009459,https://github.com/ECE492-W2015-Group7/LaserHarpFlashedBuild.git,2015-03-27 21:14:27+00:00,,ECE492-W2015-Group7/LaserHarpFlashedBuild,Verilog,LaserHarpFlashedBuild,56552,1,2023-12-17 12:42:38+00:00,0
1549,31688877,https://github.com/filipecalasans/soc_picoblaze_based.git,2015-03-05 01:13:13+00:00,SoC based on Picoblaze implemented in Verilog,filipecalasans/soc_picoblaze_based,Verilog,soc_picoblaze_based,4668,1,2018-03-29 03:14:49+00:00,1
1550,33761988,https://github.com/Neal-George/UT_Verilog_Labs.git,2015-04-11 04:04:47+00:00,,Neal-George/UT_Verilog_Labs,Verilog,UT_Verilog_Labs,1400,1,2020-11-03 17:33:28+00:00,0
1551,32768589,https://github.com/fromGoogleCode/mips-processor-project4.git,2015-03-24 01:25:11+00:00,Automatically exported from code.google.com/p/mips-processor-project4,fromGoogleCode/mips-processor-project4,Verilog,mips-processor-project4,132,1,2022-05-02 19:19:17+00:00,0
1552,32873935,https://github.com/fromGoogleCode/openmsp430-lattice-machxo2-picoboard.git,2015-03-25 15:38:26+00:00,Automatically exported from code.google.com/p/openmsp430-lattice-machxo2-picoboard,fromGoogleCode/openmsp430-lattice-machxo2-picoboard,Verilog,openmsp430-lattice-machxo2-picoboard,4692,1,2022-05-02 19:18:39+00:00,0
1553,32043503,https://github.com/csus-senior-design/LVDS_Implementation.git,2015-03-11 22:00:44+00:00,,csus-senior-design/LVDS_Implementation,Verilog,LVDS_Implementation,104,1,2024-05-07 10:50:01+00:00,0
1554,32839344,https://github.com/michael-christen/ultrasonic-fountain.git,2015-03-25 03:03:23+00:00,An FPGA implemented sensory fountain,michael-christen/ultrasonic-fountain,Verilog,ultrasonic-fountain,3460,1,2019-04-27 05:32:02+00:00,0
1555,31275544,https://github.com/tanushreebansal/MIPS.git,2015-02-24 18:41:43+00:00,Multicycle datapath for MIPS architecture,tanushreebansal/MIPS,Verilog,MIPS,144,1,2017-12-18 02:24:55+00:00,0
1556,30156704,https://github.com/tyly324/Amber-ARM-compatible-core.git,2015-02-01 19:23:47+00:00,"http://opencores.org/project,amber",tyly324/Amber-ARM-compatible-core,Verilog,Amber-ARM-compatible-core,19884,1,2017-04-16 00:44:17+00:00,2
1557,28232773,https://github.com/zichaow/Pipeline-Processor.git,2014-12-19 14:35:47+00:00,,zichaow/Pipeline-Processor,Verilog,Pipeline-Processor,136,1,2023-01-28 20:13:37+00:00,0
1558,31369055,https://github.com/nicosquare/digital_ii.git,2015-02-26 13:46:58+00:00,"Repository for ""Digital Electronics II"" UNAL",nicosquare/digital_ii,Verilog,digital_ii,67095,1,2018-12-30 10:47:51+00:00,2
1559,32988208,https://github.com/utkarshsharma/space_impact.git,2015-03-27 13:41:49+00:00,Digital Circuits Course Project: The mobile game Space Impact implemented on a 16 x 24 LED matrix using verilog to code a CPLD board,utkarshsharma/space_impact,Verilog,space_impact,6924,1,2022-04-26 20:11:04+00:00,0
1560,29148004,https://github.com/LonghornEngineer/DE0_Drivers.git,2015-01-12 17:42:43+00:00,Drivers for Altera DE0 Development Board.,LonghornEngineer/DE0_Drivers,Verilog,DE0_Drivers,10764,1,2022-03-15 20:56:10+00:00,1
1561,26927027,https://github.com/will-zegers/Nexy3-Async-Mem-Controller.git,2014-11-20 18:58:36+00:00,Verilog source for a controller for the Nexys3 using the asynchronous cellular RAM,will-zegers/Nexy3-Async-Mem-Controller,Verilog,Nexy3-Async-Mem-Controller,172,1,2022-05-27 23:19:49+00:00,0
1562,28795516,https://github.com/lightsfury/W0RM.git,2015-01-05 03:20:51+00:00,Walnut Zero RISC Machine,lightsfury/W0RM,Verilog,W0RM,588,1,2015-05-05 20:42:31+00:00,0
1563,31363612,https://github.com/HahahaVector/Ledmatrix_git.git,2015-02-26 11:15:55+00:00,,HahahaVector/Ledmatrix_git,Verilog,Ledmatrix_git,928,1,2015-02-27 16:34:43+00:00,0
1564,30377948,https://github.com/wendlers/rcswitch-fpga.git,2015-02-05 20:55:24+00:00,RC Switch Send - Verilog Module to Operate 434MHz RC Switches,wendlers/rcswitch-fpga,Verilog,rcswitch-fpga,1068,1,2015-04-21 15:58:38+00:00,0
1565,28971754,https://github.com/zernexz/Pong-game-on-FPGA.git,2015-01-08 15:22:26+00:00,Verilog HDL Pong game on Xilinx FPGA over Serial RS232.,zernexz/Pong-game-on-FPGA,Verilog,Pong-game-on-FPGA,1476,1,2017-09-24 08:54:10+00:00,0
1566,28329666,https://github.com/chiragsakhuja/gpu.git,2014-12-22 07:55:04+00:00,A simple GPU architecture designed for the Advanced Computer Architecture course (CS 350C).,chiragsakhuja/gpu,Verilog,gpu,176,1,2023-04-19 15:35:18+00:00,1
1567,30481332,https://github.com/avichalkaria/DDR2_Controller_Design.git,2015-02-08 04:57:22+00:00,Design and Synthesis of DDR2 Controller,avichalkaria/DDR2_Controller_Design,Verilog,DDR2_Controller_Design,136,1,2023-02-17 08:11:05+00:00,2
1568,29478187,https://github.com/cielo-ee/TD4.git,2015-01-19 15:48:34+00:00,TD4 CPU with Verilog-HDL,cielo-ee/TD4,Verilog,TD4,252,1,2021-10-11 21:33:36+00:00,0
1569,31492531,https://github.com/Sponk/mips86.git,2015-03-01 09:49:46+00:00,A MIPS32 compatible microprocessor.,Sponk/mips86,Verilog,mips86,300,1,2015-12-19 06:46:14+00:00,0
1570,31623519,https://github.com/BU-EC551/ec551.git,2015-03-03 21:54:36+00:00,Sample Project structure,BU-EC551/ec551,Verilog,ec551,1,1,2021-05-16 23:43:12+00:00,0
1571,32768561,https://github.com/fromGoogleCode/bk0010.git,2015-03-24 01:24:26+00:00,Automatically exported from code.google.com/p/bk0010,fromGoogleCode/bk0010,Verilog,bk0010,2660,1,2022-05-02 19:19:20+00:00,1
1572,33142864,https://github.com/3TT/ARQ_TPF_MIPS-DLX.git,2015-03-30 19:19:18+00:00,"Implementación en verilog del procesador MIPS DLX como consigna del trabajo práctico final de la asignatura Arquitectura de Computadoras que se cursa en el último cuatrimestre de la carrera Ingeniería en Computación de la FCEFyN, UNC.",3TT/ARQ_TPF_MIPS-DLX,Verilog,ARQ_TPF_MIPS-DLX,316,1,2015-11-19 15:00:12+00:00,1
1573,32101027,https://github.com/BU-EC551/3DmotionControl.git,2015-03-12 20:36:10+00:00,,BU-EC551/3DmotionControl,Verilog,3DmotionControl,6128,1,2021-05-16 23:45:54+00:00,0
1574,28481818,https://github.com/abolinsky/ten-band-equalizer.git,2014-12-25 13:08:08+00:00,"A ten-band stereo audio equalizer, written in verilog!",abolinsky/ten-band-equalizer,Verilog,ten-band-equalizer,132,1,2017-12-22 18:58:56+00:00,1
1575,28564022,https://github.com/daemondazz/logilights.git,2014-12-28 14:44:35+00:00,Beaglebone Black / Logibone 32x32 RGB Panel Driver,daemondazz/logilights,Verilog,logilights,464,1,2018-12-06 07:06:29+00:00,0
1576,28758756,https://github.com/garrettclay/mach_bluetooth.git,2015-01-04 00:34:41+00:00,,garrettclay/mach_bluetooth,Verilog,mach_bluetooth,100,1,2017-09-27 01:53:15+00:00,0
1577,27698451,https://github.com/Shaunwei/Coen210.git,2014-12-08 04:59:37+00:00,Project Code for 210,Shaunwei/Coen210,Verilog,Coen210,120,1,2024-04-12 11:07:26+00:00,0
1578,30481961,https://github.com/avichalkaria/Multi_Clock_FIFO.git,2015-02-08 05:28:26+00:00,Double_Clock_FIFO,avichalkaria/Multi_Clock_FIFO,Verilog,Multi_Clock_FIFO,372,1,2022-06-23 21:03:50+00:00,0
1579,32768611,https://github.com/fromGoogleCode/virtualdisplay.git,2015-03-24 01:25:39+00:00,Automatically exported from code.google.com/p/virtualdisplay,fromGoogleCode/virtualdisplay,Verilog,virtualdisplay,2784,1,2022-05-02 19:19:03+00:00,0
1580,27130191,https://github.com/thuyangyu/pipelineCPU.git,2014-11-25 14:45:23+00:00,,thuyangyu/pipelineCPU,Verilog,pipelineCPU,25120,1,2016-08-01 05:37:41+00:00,0
1581,26787590,https://github.com/knoxcv/287-Project.git,2014-11-18 02:08:46+00:00,Repository for final project,knoxcv/287-Project,Verilog,287-Project,618,1,2014-12-13 07:22:03+00:00,1
1582,30849586,https://github.com/rockybulwinkle/laughing-tribble.git,2015-02-16 01:41:40+00:00,SDRAM controller,rockybulwinkle/laughing-tribble,Verilog,laughing-tribble,136,1,2022-04-17 20:26:46+00:00,0
1583,29235038,https://github.com/fpacanowski/simple_cpu.git,2015-01-14 08:40:28+00:00,,fpacanowski/simple_cpu,Verilog,simple_cpu,152,1,2015-03-24 11:35:55+00:00,0
1584,31169996,https://github.com/horia141/bachelor-thesis.git,2015-02-22 16:43:20+00:00,"Verilog designs for a minimalist CPU and assorted I/O devices. Also includes an assembler and a system builder, written in Haskell.",horia141/bachelor-thesis,Verilog,bachelor-thesis,25484,1,2018-04-21 18:21:24+00:00,0
1585,32768917,https://github.com/fromGoogleCode/mips16bits.git,2015-03-24 01:32:56+00:00,Automatically exported from code.google.com/p/mips16bits,fromGoogleCode/mips16bits,Verilog,mips16bits,5076,1,2022-05-02 19:18:55+00:00,0
1586,26871636,https://github.com/mabdh/control-unit-noise-cancellation-system.git,2014-11-19 16:58:07+00:00,Control unit for Noise Cancellation System. Built in Verilog.,mabdh/control-unit-noise-cancellation-system,Verilog,control-unit-noise-cancellation-system,3108,1,2022-01-29 22:53:07+00:00,3
1587,26713885,https://github.com/vandanphadke/Cache.git,2014-11-16 12:47:38+00:00,"Computer Architecture project , group #22",vandanphadke/Cache,Verilog,Cache,284,1,2021-01-04 12:32:30+00:00,3
1588,27846148,https://github.com/WindyCitySDR/uhd-e300-dev.git,2014-12-11 00:15:00+00:00,Temporary public repo for USRP E310 code. Will go away with official E310 release.,WindyCitySDR/uhd-e300-dev,Verilog,uhd-e300-dev,606205,1,2020-12-16 07:05:25+00:00,3
1589,28355581,https://github.com/toyoshim/tvcl.git,2014-12-22 19:37:42+00:00,toyoshim's verilog common libraries,toyoshim/tvcl,Verilog,tvcl,332,1,2016-05-29 07:15:19+00:00,3
1590,28788520,https://github.com/smoe/optimal-golomb-ruler-verilog.git,2015-01-04 22:47:10+00:00,Verilog implementation to find Optimal Golomb Rulers (OGR) of any length.,smoe/optimal-golomb-ruler-verilog,Verilog,optimal-golomb-ruler-verilog,56,1,2020-01-08 17:25:20+00:00,0
1591,32874109,https://github.com/fromGoogleCode/pipelined-mips-cpu.git,2015-03-25 15:41:12+00:00,Automatically exported from code.google.com/p/pipelined-mips-cpu,fromGoogleCode/pipelined-mips-cpu,Verilog,pipelined-mips-cpu,164,1,2022-05-02 19:18:29+00:00,0
1592,32747580,https://github.com/jakedye7/VerilogProject.git,2015-03-23 17:26:15+00:00,,jakedye7/VerilogProject,Verilog,VerilogProject,1644,1,2015-05-07 01:58:02+00:00,0
1593,32486437,https://github.com/csus-senior-design/ram_int_4p.git,2015-03-18 21:54:12+00:00,4 port LPDDR2 memory interface for the Altera Cyclone 5 GX Starter Kit,csus-senior-design/ram_int_4p,Verilog,ram_int_4p,1052,1,2021-06-09 10:59:42+00:00,0
1594,33413054,https://github.com/esihaj/MIPS-Single-Cycle.git,2015-04-04 17:02:34+00:00,Computer Assignment 2,esihaj/MIPS-Single-Cycle,Verilog,MIPS-Single-Cycle,415,1,2017-04-02 11:55:35+00:00,0
1595,31950672,https://github.com/ali-abid/SystemVerilogVHDL.git,2015-03-10 10:10:08+00:00,All about System Verilog and VHDL ,ali-abid/SystemVerilogVHDL,Verilog,SystemVerilogVHDL,3020,1,2023-04-10 22:34:50+00:00,0
1596,30766706,https://github.com/jayant-sharma/matrix.git,2015-02-13 17:12:59+00:00,"Hankel Matrix, matrix multiplication and inverse using Verilog ",jayant-sharma/matrix,Verilog,matrix,188,1,2016-04-29 22:04:53+00:00,0
1597,27873552,https://github.com/devil2015/ecc.git,2014-12-11 13:49:14+00:00,,devil2015/ecc,Verilog,ecc,1122,1,2015-01-31 00:50:13+00:00,1
1598,28071901,https://github.com/lfelipev/Calc-in-verilog.git,2014-12-16 05:24:43+00:00,"Calculadora de 8 bits em Verilog que executa as operações de Soma e Subtração, usando uma ULA (Unidade de Lógica e Aritmétrica).",lfelipev/Calc-in-verilog,Verilog,Calc-in-verilog,636,1,2019-11-28 04:06:02+00:00,0
1599,26949009,https://github.com/offlinemark/checksum.git,2014-11-21 06:49:18+00:00,Basic Internet checksum implementation.,offlinemark/checksum,Verilog,checksum,124,1,2023-06-05 06:54:52+00:00,4
1600,32089703,https://github.com/thomasrussellmurphy/lcd_video_demonstration_skeleton.git,2015-03-12 17:02:16+00:00,"A simple screen demonstration for CWRU EECS 301 expansion board LCD video, requiring implementing the screen controller",thomasrussellmurphy/lcd_video_demonstration_skeleton,Verilog,lcd_video_demonstration_skeleton,167,1,2021-02-09 17:57:19+00:00,0
1601,33632579,https://github.com/DarkTyr/uWaveMux-mlib-devel.git,2015-04-08 21:13:33+00:00,Quantum Sensors Project - Microwave Mux ROACH2 Firmware,DarkTyr/uWaveMux-mlib-devel,Verilog,uWaveMux-mlib-devel,13321,1,2016-02-13 03:34:03+00:00,1
1602,29276928,https://github.com/raghup17/hwisa.git,2015-01-15 02:32:37+00:00,,raghup17/hwisa,Verilog,hwisa,168,1,2022-03-30 22:33:24+00:00,0
1603,30123112,https://github.com/Elamaran/altera.git,2015-01-31 19:17:45+00:00,All my altera FPGA projects,Elamaran/altera,Verilog,altera,67672,1,2017-10-23 01:21:23+00:00,2
1604,30167288,https://github.com/Armour/game-of-life-in-verilog.git,2015-02-02 02:08:57+00:00,Game of life ,Armour/game-of-life-in-verilog,Verilog,game-of-life-in-verilog,492,1,2018-06-18 09:07:01+00:00,2
1605,32242089,https://github.com/ominux/fpga-project.git,2015-03-15 02:43:33+00:00,Automatically exported from code.google.com/p/fpga-project,ominux/fpga-project,Verilog,fpga-project,2420,1,2017-12-10 13:27:20+00:00,0
1606,28761306,https://github.com/idv-tech/I2C-Multiplexer.git,2015-01-04 02:33:59+00:00,Simple I2C Multiplexer IP on Verilog for Xilinx Vivado.,idv-tech/I2C-Multiplexer,Verilog,I2C-Multiplexer,16,1,2021-01-08 15:48:12+00:00,2
1607,32986678,https://github.com/utkarshsharma/lc3b.git,2015-03-27 13:11:53+00:00,Course Project- LC3B Processor Design ,utkarshsharma/lc3b,Verilog,lc3b,1468,1,2022-04-26 20:11:18+00:00,0
1608,33182728,https://github.com/BernardYuan/64bitsCLA.git,2015-03-31 11:55:26+00:00,simply a 64 bits carry look ahead adder,BernardYuan/64bitsCLA,Verilog,64bitsCLA,100,1,2023-03-21 16:51:30+00:00,0
1609,30680425,https://github.com/LEAP-Core/leap-platforms-xupv5.git,2015-02-12 02:03:02+00:00,Xilinx XUPv5 platform support,LEAP-Core/leap-platforms-xupv5,Verilog,leap-platforms-xupv5,188,1,2016-02-26 02:02:49+00:00,0
1610,32242272,https://github.com/ominux/odin-ii.git,2015-03-15 02:49:41+00:00,Automatically exported from code.google.com/p/odin-ii,ominux/odin-ii,Verilog,odin-ii,7932,1,2021-11-15 06:03:59+00:00,1
1611,28702669,https://github.com/danleaf/myVPN.git,2015-01-02 03:42:22+00:00,hook an applicaton's socket api and set its data transport in my vpn on windows,danleaf/myVPN,Verilog,myVPN,2404,1,2019-06-30 04:32:48+00:00,0
1612,31500457,https://github.com/Panamo/TTCache.git,2015-03-01 15:24:55+00:00,Simple cache circuit in verilog,Panamo/TTCache,Verilog,TTCache,1996,1,2023-01-28 18:58:40+00:00,0
1613,33005535,https://github.com/ouabache/tools.git,2015-03-27 19:34:09+00:00,Open Source Eda tools for the SOCGEN design environment (synced to opencore.org/socgen ,ouabache/tools,Verilog,tools,121949,1,2018-10-09 16:17:17+00:00,2
1614,29942075,https://github.com/jackgopack4/xilinx-xylophone.git,2015-01-28 00:15:52+00:00,ECE554 Projects Repository,jackgopack4/xilinx-xylophone,Verilog,xilinx-xylophone,5956,1,2020-07-06 06:25:16+00:00,0
1615,32242176,https://github.com/ominux/vlsi3-functional-unit.git,2015-03-15 02:46:13+00:00,Automatically exported from code.google.com/p/vlsi3-functional-unit,ominux/vlsi3-functional-unit,Verilog,vlsi3-functional-unit,5128,1,2016-03-24 08:52:53+00:00,0
1616,27065306,https://github.com/marcossiu/FPGA_control_servo_alpha.git,2014-11-24 07:22:23+00:00,FPGA_control_servo_version_alpha,marcossiu/FPGA_control_servo_alpha,Verilog,FPGA_control_servo_alpha,104,1,2019-08-29 22:09:10+00:00,1
1617,27293461,https://github.com/wtfuzz/epiphany_altera.git,2014-11-29 06:21:34+00:00,Epiphany/Parallella eLink interface on Altera FPGAs,wtfuzz/epiphany_altera,Verilog,epiphany_altera,568,1,2014-12-07 18:31:51+00:00,0
1618,28528437,https://github.com/hellokenlee/CPUdesign.git,2014-12-27 04:21:36+00:00,16bit cpu with RISC,hellokenlee/CPUdesign,Verilog,CPUdesign,3268,1,2023-05-04 07:02:50+00:00,0
1619,26796070,https://github.com/anirudt/sim-verilog.git,2014-11-18 06:51:35+00:00,Learning Verilog using Icarus Verilog,anirudt/sim-verilog,Verilog,sim-verilog,272,1,2022-06-09 23:43:33+00:00,0
1620,27460796,https://github.com/lAmCarl/bdel_and_dfr_processor.git,2014-12-03 00:24:36+00:00,,lAmCarl/bdel_and_dfr_processor,Verilog,bdel_and_dfr_processor,188,1,2014-12-05 00:58:19+00:00,0
1621,26755472,https://github.com/ChanderG/Processor.git,2014-11-17 12:24:18+00:00,RISC like processor implemented for FPGA in Verilog,ChanderG/Processor,Verilog,Processor,148,1,2015-06-24 18:39:41+00:00,0
1622,30576480,https://github.com/patrickgo29/Accumulator.git,2015-02-10 05:24:30+00:00,Accumulator in Verilog HDL,patrickgo29/Accumulator,Verilog,Accumulator,132,1,2018-06-04 18:45:35+00:00,1
1623,33457221,https://github.com/omicronns/classes-sys-rek.git,2015-04-05 22:21:21+00:00,Projects developed during laboratories,omicronns/classes-sys-rek,Verilog,classes-sys-rek,1841,1,2017-07-27 16:19:10+00:00,1
1624,33656813,https://github.com/merckhung/zet.git,2015-04-09 08:13:12+00:00,ZET86,merckhung/zet,Verilog,zet,28728,1,2015-12-15 14:24:43+00:00,3
1625,30173485,https://github.com/harveyc95/ECE241-Final-Project.git,2015-02-02 06:03:10+00:00,ECE241 Final project:,harveyc95/ECE241-Final-Project,Verilog,ECE241-Final-Project,10744,1,2018-11-06 03:27:04+00:00,0
1626,31915189,https://github.com/mars20/Bitminers.git,2015-03-09 18:26:25+00:00,,mars20/Bitminers,Verilog,Bitminers,395,1,2017-06-21 17:52:39+00:00,0
1627,33640258,https://github.com/TomWoo/paint.git,2015-04-09 00:48:14+00:00,,TomWoo/paint,Verilog,paint,34112,1,2016-04-17 09:23:21+00:00,0
1628,33289216,https://github.com/shallen320/Superscalar_Dispatch_Completion_File.git,2015-04-02 04:30:09+00:00,Superscalar Dispatch Unit with Completion File,shallen320/Superscalar_Dispatch_Completion_File,Verilog,Superscalar_Dispatch_Completion_File,132,1,2018-04-29 03:14:20+00:00,0
1629,32185402,https://github.com/gustavoguz/proj-mips.git,2015-03-13 23:03:24+00:00,Automatically exported from code.google.com/p/proj-mips,gustavoguz/proj-mips,Verilog,proj-mips,5126,1,2022-04-28 03:36:23+00:00,0
1630,31940765,https://github.com/drom/pulsar.git,2015-03-10 05:52:46+00:00,:speaker: Ultrasonic air speed sensor,drom/pulsar,Verilog,pulsar,268,1,2022-07-02 23:34:36+00:00,2
1631,30056417,https://github.com/Syn-Flow/HardwareSwitchFPGA.git,2015-01-30 04:38:13+00:00,HardwareSwitch of SynFlow based on FPGA,Syn-Flow/HardwareSwitchFPGA,Verilog,HardwareSwitchFPGA,180,1,2020-05-22 07:43:53+00:00,0
1632,32592677,https://github.com/migajv/mips_pipeline.git,2015-03-20 15:48:11+00:00,,migajv/mips_pipeline,Verilog,mips_pipeline,325,1,2017-10-21 00:05:12+00:00,1
1633,32768974,https://github.com/fromGoogleCode/mips-core-verilog.git,2015-03-24 01:34:29+00:00,Automatically exported from code.google.com/p/mips-core-verilog,fromGoogleCode/mips-core-verilog,Verilog,mips-core-verilog,476,1,2022-05-02 19:18:50+00:00,0
1634,32874042,https://github.com/fromGoogleCode/my-verilig-code.git,2015-03-25 15:40:02+00:00,Automatically exported from code.google.com/p/my-verilig-code,fromGoogleCode/my-verilig-code,Verilog,my-verilig-code,4180,1,2022-05-02 19:18:36+00:00,0
1635,28606281,https://github.com/mwadnan/fpga-based-pwr-elec-emulator.git,2014-12-29 20:59:47+00:00,"Firmware and Software for Emulator/Controller for generic Switched Power Electronic Systems, based on Xilinx ISE tools and Lattice LM32 softcore cpu ipcore",mwadnan/fpga-based-pwr-elec-emulator,Verilog,fpga-based-pwr-elec-emulator,1140,1,2017-09-24 12:04:56+00:00,0
1636,30103612,https://github.com/crwilcox/University-of-Wisconsin-Undergraduate-Projects.git,2015-01-31 05:39:56+00:00,"Started On: September 1, 2007  This is a folder with the code I wrote while taking classes at the  University of Wisconsin from the year 2007 to 2012.",crwilcox/University-of-Wisconsin-Undergraduate-Projects,Verilog,University-of-Wisconsin-Undergraduate-Projects,11959,1,2016-07-08 09:09:09+00:00,0
1637,26888157,https://github.com/niletronics/MSD2014.git,2014-11-20 00:21:23+00:00,MSD Project Work Cache coherence protocol,niletronics/MSD2014,Verilog,MSD2014,404,1,2018-04-05 11:14:29+00:00,1
1638,27228789,https://github.com/shengyushen/compsyn.git,2014-11-27 14:29:45+00:00,,shengyushen/compsyn,Verilog,compsyn,70210,1,2022-05-31 18:29:22+00:00,0
1639,27406817,https://github.com/mwswartwout/EECS318.git,2014-12-02 00:17:08+00:00,"Project files for EECS318 - VLSI/CAD at CWRU, Fall '14",mwswartwout/EECS318,Verilog,EECS318,9004,1,2022-04-30 00:23:56+00:00,1
1640,30300690,https://github.com/xfguo/xdom_pulse_sender.git,2015-02-04 13:44:51+00:00,Send a pulse from one domain to another timing domain.,xfguo/xdom_pulse_sender,Verilog,xdom_pulse_sender,124,1,2022-04-19 23:32:08+00:00,0
1641,32100418,https://github.com/BU-EC551/jammaInterface.git,2015-03-12 20:24:37+00:00,,BU-EC551/jammaInterface,Verilog,jammaInterface,188,1,2021-05-16 23:46:32+00:00,0
1642,33094718,https://github.com/one-melange/computer_processor.git,2015-03-30 00:05:15+00:00,,one-melange/computer_processor,Verilog,computer_processor,180,1,2023-03-08 04:55:52+00:00,0
1643,31809088,https://github.com/acapola/trng.git,2015-03-07 10:47:40+00:00,,acapola/trng,Verilog,trng,2344,1,2019-02-22 05:30:35+00:00,1
1644,31172729,https://github.com/horia141/mv-parser.git,2015-02-22 17:58:39+00:00,Transform circuit layout descriptions into Verilog files.,horia141/mv-parser,Verilog,mv-parser,5092,1,2024-07-29 23:12:16+00:00,0
1645,27642608,https://github.com/jacobkingery/CA14Project.git,2014-12-06 17:30:56+00:00,Computer Architecture Final Project,jacobkingery/CA14Project,Verilog,CA14Project,3372,1,2014-12-16 08:04:43+00:00,0
1646,27313155,https://github.com/jeff-grindel/jeff-grindel.github.io.git,2014-11-29 19:49:04+00:00,Website,jeff-grindel/jeff-grindel.github.io,Verilog,jeff-grindel.github.io,37232,1,2019-08-31 06:54:28+00:00,0
1647,26791116,https://github.com/howardpang28/verilog.git,2014-11-18 03:59:15+00:00,Digital Design Archive,howardpang28/verilog,Verilog,verilog,120,1,2015-10-01 15:41:18+00:00,0
1648,29805403,https://github.com/Styxx/ECE153B-W14.git,2015-01-25 06:32:24+00:00,"Hardware/Software Interfaces - C, Verilog",Styxx/ECE153B-W14,Verilog,ECE153B-W14,3037,1,2019-02-24 21:18:05+00:00,0
1649,33294717,https://github.com/OC-sudo/testgit.git,2015-04-02 07:10:44+00:00,,OC-sudo/testgit,Verilog,testgit,36,1,2019-01-28 09:38:48+00:00,0
1650,33336301,https://github.com/SongZhao/single-cycle-pipeline-processor.git,2015-04-02 23:11:45+00:00,,SongZhao/single-cycle-pipeline-processor,Verilog,single-cycle-pipeline-processor,71,1,2016-10-14 02:27:56+00:00,0
1651,32297225,https://github.com/ophelimos/fpga2dsidescroller.git,2015-03-16 02:42:13+00:00,Automatically exported from code.google.com/p/fpga2dsidescroller,ophelimos/fpga2dsidescroller,Verilog,fpga2dsidescroller,8160,1,2017-04-24 10:17:01+00:00,0
1652,32125007,https://github.com/amirhdrz/asteroids-verilog-project.git,2015-03-13 03:22:02+00:00,"asteroids game on vga (Verilog, Altera DE2)",amirhdrz/asteroids-verilog-project,Verilog,asteroids-verilog-project,2768,1,2018-12-27 07:35:14+00:00,1
1653,32768876,https://github.com/fromGoogleCode/ece-uth-vlsi-group-3-2013.git,2015-03-24 01:32:16+00:00,Automatically exported from code.google.com/p/ece-uth-vlsi-group-3-2013,fromGoogleCode/ece-uth-vlsi-group-3-2013,Verilog,ece-uth-vlsi-group-3-2013,2512,1,2022-05-02 19:18:59+00:00,0
1654,32873788,https://github.com/fromGoogleCode/rrisc8.git,2015-03-25 15:35:34+00:00,Automatically exported from code.google.com/p/rrisc8,fromGoogleCode/rrisc8,Verilog,rrisc8,2152,1,2022-05-02 19:18:47+00:00,0
1655,36978369,https://github.com/YosysHQ/picorv32.git,2015-06-06 11:52:27+00:00,PicoRV32 - A Size-Optimized RISC-V CPU,YosysHQ/picorv32,Verilog,picorv32,913,3115,2024-10-28 22:16:50+00:00,752
1656,34361064,https://github.com/aolofsson/oh.git,2015-04-22 01:16:42+00:00,Verilog library for ASIC and FPGA designers,aolofsson/oh,Verilog,oh,43284,1179,2024-10-27 21:30:52+00:00,286
1657,35060538,https://github.com/KastnerRG/riffa.git,2015-05-04 21:24:17+00:00,The RIFFA development repository,KastnerRG/riffa,Verilog,riffa,119220,771,2024-10-29 06:39:30+00:00,315
1658,40477675,https://github.com/Obijuan/open-fpga-verilog-tutorial.git,2015-08-10 10:52:06+00:00,Learn how to design digital systems and synthesize them into an FPGA using only opensource tools,Obijuan/open-fpga-verilog-tutorial,Verilog,open-fpga-verilog-tutorial,38367,770,2024-10-23 01:13:31+00:00,195
1659,36567136,https://github.com/ultraembedded/cores.git,2015-05-30 17:00:07+00:00,Various HDL (Verilog) IP Cores,ultraembedded/cores,Verilog,cores,216,696,2024-10-26 08:48:21+00:00,213
1660,39079545,https://github.com/OpenTimer/OpenTimer.git,2015-07-14 14:26:43+00:00,A High-performance Timing Analysis Tool for VLSI Systems,OpenTimer/OpenTimer,Verilog,OpenTimer,344523,561,2024-10-29 02:53:40+00:00,145
1661,35246137,https://github.com/stffrdhrn/sdram-controller.git,2015-05-07 22:11:10+00:00,Verilog SDRAM memory controller ,stffrdhrn/sdram-controller,Verilog,sdram-controller,778,305,2024-10-28 11:44:26+00:00,93
1662,40887599,https://github.com/robinhedwards/UltimateCart.git,2015-08-17 11:01:32+00:00,SD-card multicart for Atari 8-bit computers,robinhedwards/UltimateCart,Verilog,UltimateCart,9892,122,2024-10-24 05:38:01+00:00,33
1663,38038939,https://github.com/maltanar/fpga-tidbits.git,2015-06-25 08:57:08+00:00,Chisel components for FPGA projects,maltanar/fpga-tidbits,Verilog,fpga-tidbits,842,117,2024-10-26 05:12:15+00:00,28
1664,40386693,https://github.com/MIPSfpga/mipsfpga-plus.git,2015-08-08 00:55:03+00:00,MIPSfpga+ allows loading programs via UART and has a switchable clock,MIPSfpga/mipsfpga-plus,Verilog,mipsfpga-plus,92362,103,2024-08-18 19:55:12+00:00,36
1665,41387250,https://github.com/nist-ionstorage/digital-servo.git,2015-08-25 20:50:38+00:00,NIST digital servo: an FPGA based fast digital feedback controller,nist-ionstorage/digital-servo,Verilog,digital-servo,11555,68,2024-10-16 22:48:38+00:00,42
1666,37286903,https://github.com/combinatorylogic/soc.git,2015-06-11 21:22:44+00:00,An experimental System-on-Chip with a custom compiler toolchain.,combinatorylogic/soc,Verilog,soc,610,59,2024-09-05 06:07:20+00:00,3
1667,38682463,https://github.com/ljlin/MIPS48PipelineCPU.git,2015-07-07 11:06:33+00:00,5 stage pipelined MIPS-32 processor,ljlin/MIPS48PipelineCPU,Verilog,MIPS48PipelineCPU,1871,57,2024-10-21 17:13:08+00:00,11
1668,41404488,https://github.com/defparam/21FX.git,2015-08-26 04:32:41+00:00,A bootloader for the SNES console,defparam/21FX,Verilog,21FX,23587,55,2024-05-20 03:31:40+00:00,5
1669,38892416,https://github.com/bikerglen/robot-arm-v01.git,2015-07-10 17:10:42+00:00,,bikerglen/robot-arm-v01,Verilog,robot-arm-v01,18163,55,2024-07-13 04:07:56+00:00,20
1670,34645876,https://github.com/Tommydag/CAN-Bus-Controller.git,2015-04-27 04:26:25+00:00,An CAN bus Controller implemented in Verilog,Tommydag/CAN-Bus-Controller,Verilog,CAN-Bus-Controller,5044,40,2024-10-19 21:30:03+00:00,25
1671,36365177,https://github.com/pansygrass/ecc.git,2015-05-27 12:25:02+00:00,"Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrated Circuits.",pansygrass/ecc,Verilog,ecc,83848,39,2024-09-12 05:12:10+00:00,20
1672,38832196,https://github.com/ruanshihai/CPU.git,2015-07-09 16:28:22+00:00,Verilog实现的简单五级流水线CPU，开发平台：Nexys3,ruanshihai/CPU,Verilog,CPU,148,39,2024-10-25 09:18:36+00:00,12
1673,36715087,https://github.com/cyrozap/iCEstick-UART-Demo.git,2015-06-02 07:13:01+00:00,This is a simple UART echo test for the iCEstick Evaluation Kit,cyrozap/iCEstick-UART-Demo,Verilog,iCEstick-UART-Demo,8,36,2024-08-16 09:32:34+00:00,7
1674,40326793,https://github.com/ClusterM/nes_mappers.git,2015-08-06 21:02:15+00:00,NES mappers,ClusterM/nes_mappers,Verilog,nes_mappers,10,34,2024-09-13 06:13:32+00:00,9
1675,40621715,https://github.com/Lianghao-Yuan/AHB_Bus_Matrix.git,2015-08-12 20:08:37+00:00,,Lianghao-Yuan/AHB_Bus_Matrix,Verilog,AHB_Bus_Matrix,116,33,2024-09-29 08:54:28+00:00,13
1676,38909370,https://github.com/Elphel/x393_sata.git,2015-07-11 01:44:01+00:00,mirror of https://git.elphel.com/Elphel/x393_sata,Elphel/x393_sata,Verilog,x393_sata,2632,33,2024-09-02 17:25:50+00:00,18
1677,37142601,https://github.com/programmable-scheduling/pifo-hardware.git,2015-06-09 16:00:34+00:00,,programmable-scheduling/pifo-hardware,Verilog,pifo-hardware,73,30,2024-09-03 23:09:24+00:00,9
1678,37568288,https://github.com/Goshik92/SHA256Hasher.git,2015-06-17 02:36:18+00:00,SHA-256 IP core for ZedBoard (Zynq SoC),Goshik92/SHA256Hasher,Verilog,SHA256Hasher,16211,29,2024-10-11 01:41:47+00:00,11
1679,37472580,https://github.com/liuguangxi/gng.git,2015-06-15 15:08:30+00:00,Gaussian noise generator Verilog IP core,liuguangxi/gng,Verilog,gng,11145,28,2024-09-06 01:48:16+00:00,8
1680,36403669,https://github.com/AmeerAbdelhadi/Multiported-RAM.git,2015-05-28 00:08:34+00:00,Modular Multi-ported SRAM-based Memory,AmeerAbdelhadi/Multiported-RAM,Verilog,Multiported-RAM,3614,27,2024-09-15 12:22:33+00:00,10
1681,37108235,https://github.com/vrishbhan/Matrix-Multiplication.git,2015-06-09 03:35:16+00:00,Design for 4 x 4 Matrix Multiplication using Verilog,vrishbhan/Matrix-Multiplication,Verilog,Matrix-Multiplication,164,26,2024-08-31 03:41:57+00:00,8
1682,38850398,https://github.com/rfotino/verilog-tetris.git,2015-07-09 23:29:22+00:00,A Verilog implementation of the popular video game Tetris.,rfotino/verilog-tetris,Verilog,verilog-tetris,152,25,2024-10-08 11:06:52+00:00,7
1683,40731079,https://github.com/CospanDesign/nysa-sdio-device.git,2015-08-14 18:50:17+00:00,SDIO Device Verilog Core,CospanDesign/nysa-sdio-device,Verilog,nysa-sdio-device,38,22,2024-06-28 02:51:20+00:00,14
1684,41129775,https://github.com/wd5gnr/icestick.git,2015-08-21 02:31:09+00:00,Simple demo for Lattice iCEstick board as seen on Hackaday,wd5gnr/icestick,Verilog,icestick,5,21,2024-08-14 18:50:11+00:00,5
1685,35099785,https://github.com/viralgokani/8PointDCT_Verilog.git,2015-05-05 13:03:06+00:00,Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algorithms have been proposed over the last couple of decades to reduce the number of computations and memory requirements involved in the DCT computation algorithm. One of the algorithms is implemented here using Verilog HDL.,viralgokani/8PointDCT_Verilog,Verilog,8PointDCT_Verilog,120,21,2024-03-12 03:51:38+00:00,6
1686,36989351,https://github.com/Cognoscan/VerilogCogs.git,2015-06-06 17:44:15+00:00,Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.,Cognoscan/VerilogCogs,Verilog,VerilogCogs,140,19,2024-08-16 14:26:54+00:00,1
1687,36403663,https://github.com/AmeerAbdelhadi/2D-Binary-Content-Addressable-Memory-BCAM.git,2015-05-28 00:08:31+00:00,Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM),AmeerAbdelhadi/2D-Binary-Content-Addressable-Memory-BCAM,Verilog,2D-Binary-Content-Addressable-Memory-BCAM,3244,18,2024-09-09 09:34:31+00:00,9
1688,41807012,https://github.com/CospanDesign/sdio-device.git,2015-09-02 14:46:39+00:00,,CospanDesign/sdio-device,Verilog,sdio-device,147,17,2024-04-24 22:18:24+00:00,4
1689,39440039,https://github.com/dwaipayanBiswas/ECG-feature-extraction-using-DWT.git,2015-07-21 10:50:40+00:00,Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog,dwaipayanBiswas/ECG-feature-extraction-using-DWT,Verilog,ECG-feature-extraction-using-DWT,172,17,2024-04-08 01:34:17+00:00,5
1690,36403664,https://github.com/AmeerAbdelhadi/Binary-to-BCD-Converter.git,2015-05-28 00:08:32+00:00,Parametric Binary to BCD Converter Using Double Dabble / Shift and Add 3 Algorithm,AmeerAbdelhadi/Binary-to-BCD-Converter,Verilog,Binary-to-BCD-Converter,224,17,2024-09-29 13:17:05+00:00,4
1691,38213047,https://github.com/tayler-hetherington/dnn-sim.git,2015-06-28 20:26:25+00:00,,tayler-hetherington/dnn-sim,Verilog,dnn-sim,11055,17,2023-05-29 14:40:56+00:00,7
1692,35394760,https://github.com/feiranchen/WitnessProtection.git,2015-05-11 01:06:48+00:00,in FPGA,feiranchen/WitnessProtection,Verilog,WitnessProtection,23358,16,2024-06-19 00:26:55+00:00,1
1693,37231239,https://github.com/cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo.git,2015-06-11 01:02:14+00:00,Constraints file and Verilog demo code for the Pano Logic Zero Client G2,cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo,Verilog,Pano-Logic-Zero-Client-G2-FPGA-Demo,144,16,2023-01-11 04:40:40+00:00,5
1694,40656238,https://github.com/ujamjar/hardcaml-riscv.git,2015-08-13 11:55:45+00:00,RISC-V instruction set CPUs in HardCaml,ujamjar/hardcaml-riscv,Verilog,hardcaml-riscv,646,15,2022-09-18 00:38:04+00:00,4
1695,39305165,https://github.com/karlfant/NCL_sandbox.git,2015-07-18 16:39:57+00:00,Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determined design in a familiar context. The tools used are Icarus verilog and gtkwave.,karlfant/NCL_sandbox,Verilog,NCL_sandbox,128582,15,2023-09-16 05:54:28+00:00,5
1696,38213055,https://github.com/ucb-bar/fpga-spartan6.git,2015-06-28 20:26:37+00:00,Support for zScale on Spartan6 FPGAs,ucb-bar/fpga-spartan6,Verilog,fpga-spartan6,198,15,2020-01-20 13:14:54+00:00,6
1697,41016453,https://github.com/aomtoku/hdmi-ts.git,2015-08-19 06:08:07+00:00,hdmi-ts Project,aomtoku/hdmi-ts,Verilog,hdmi-ts,5591,13,2023-03-04 15:05:40+00:00,7
1698,40917575,https://github.com/AnttiLukats/ICEd.git,2015-08-17 18:15:55+00:00,Open Hardware for Open Source FPGA Toolchain,AnttiLukats/ICEd,Verilog,ICEd,10320,13,2023-10-01 18:01:27+00:00,5
1699,41261508,https://github.com/laanwj/yosys-ice-experiments.git,2015-08-23 18:22:35+00:00,Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain,laanwj/yosys-ice-experiments,Verilog,yosys-ice-experiments,41,13,2024-04-22 05:37:18+00:00,0
1700,34404981,https://github.com/ptracton/UART_ECHO.git,2015-04-22 17:24:43+00:00,Verilog UART FIFO that will just echo back characters.  Useful for testing the communications path.,ptracton/UART_ECHO,Verilog,UART_ECHO,192,12,2023-05-25 11:38:58+00:00,2
1701,40464346,https://github.com/takeshineshiro/utrasound_mobile_fpga.git,2015-08-10 05:13:57+00:00,fpga for  utrasound mobile  device ,takeshineshiro/utrasound_mobile_fpga,Verilog,utrasound_mobile_fpga,31488,12,2023-02-13 08:50:40+00:00,8
1702,35494926,https://github.com/SamP20/SuperHexagonFPGA.git,2015-05-12 15:01:23+00:00,FPGA clone of the game Super Hexagon,SamP20/SuperHexagonFPGA,Verilog,SuperHexagonFPGA,3616,12,2023-05-01 12:11:00+00:00,4
1703,37783743,https://github.com/UA3MQJ/fpga-signal-generator.git,2015-06-20 19:53:30+00:00,FPGA based signal generator,UA3MQJ/fpga-signal-generator,Verilog,fpga-signal-generator,8140,12,2024-07-30 08:43:39+00:00,6
1704,34436723,https://github.com/fatestudio/RSA4096_NEW.git,2015-04-23 05:56:03+00:00,,fatestudio/RSA4096_NEW,Verilog,RSA4096_NEW,523716,12,2024-06-24 09:42:46+00:00,5
1705,36880347,https://github.com/SeniorProject-2016/Chip-Design.git,2015-06-04 15:53:25+00:00,Design and Verification of a Complete Application Specific Integrated Circuit,SeniorProject-2016/Chip-Design,Verilog,Chip-Design,534742,11,2023-09-21 08:04:43+00:00,3
1706,35463826,https://github.com/wmy367/Radix-2-division.git,2015-05-12 03:07:25+00:00,"unsigned Radix-2 SRT division,基2除法",wmy367/Radix-2-division,Verilog,Radix-2-division,148,11,2024-07-16 08:09:03+00:00,4
1707,38570069,https://github.com/monotone-RK/FACE.git,2015-07-05 13:29:40+00:00,FACE: Fast and Customizable Sorting Accelerator,monotone-RK/FACE,Verilog,FACE,1203400,11,2022-02-01 19:19:15+00:00,4
1708,39798614,https://github.com/nickdavidhaynes/FT232H_communication.git,2015-07-27 21:23:07+00:00,,nickdavidhaynes/FT232H_communication,Verilog,FT232H_communication,15,10,2023-08-14 01:15:56+00:00,5
1709,36323005,https://github.com/ashleyjr/Verilog.git,2015-05-26 20:50:50+00:00,,ashleyjr/Verilog,Verilog,Verilog,15005,10,2023-07-03 22:21:41+00:00,2
1710,38350835,https://github.com/open-fpga-nvm/open-nvm-source.git,2015-07-01 05:07:35+00:00,Open-NVM Software Source Code,open-fpga-nvm/open-nvm-source,Verilog,open-nvm-source,172,10,2024-05-15 19:30:50+00:00,6
1711,38818560,https://github.com/nedopc/zxevo.git,2015-07-09 12:21:53+00:00,Automatically exported from code.google.com/p/pentevo,nedopc/zxevo,Verilog,zxevo,86264,10,2022-12-13 04:34:08+00:00,2
1712,34883869,https://github.com/jinz2014/UVM.git,2015-05-01 00:45:48+00:00,UVM examples,jinz2014/UVM,Verilog,UVM,28604,10,2023-04-16 03:22:59+00:00,7
1713,37233891,https://github.com/Cognoscan/VerilogTIS100.git,2015-06-11 02:09:53+00:00,Implementation of the TIS-100 Tessellated Intelligence System.,Cognoscan/VerilogTIS100,Verilog,VerilogTIS100,19,10,2022-02-13 04:54:50+00:00,1
1714,34183677,https://github.com/aiju/dport.git,2015-04-18 21:35:34+00:00,Displayport core for aijuboard,aiju/dport,Verilog,dport,172,10,2023-01-15 19:18:37+00:00,2
1715,37569121,https://github.com/swarren/hdmi-tester.git,2015-06-17 02:56:48+00:00,"FPGA-based HDMI sink, to allow testing/validation of HDMI sources",swarren/hdmi-tester,Verilog,hdmi-tester,136,9,2024-10-24 17:42:55+00:00,1
1716,40648194,https://github.com/t-crest/motor-ctrl-app.git,2015-08-13 08:41:29+00:00,A motor control application running in Patmos using the Altera Power Board,t-crest/motor-ctrl-app,Verilog,motor-ctrl-app,1292,9,2024-04-10 10:58:50+00:00,4
1717,35886011,https://github.com/andykarpov/bk0010-wxeda.git,2015-05-19 14:07:24+00:00,bk0010-fpga port from DE1 to WXEDA board with SDRAM controller by ivagor,andykarpov/bk0010-wxeda,Verilog,bk0010-wxeda,5536,9,2022-06-06 02:22:37+00:00,6
1718,41806151,https://github.com/t-crest/reconfig.git,2015-09-02 14:30:11+00:00,Hardware and script files related to dynamic partial reconfiguration,t-crest/reconfig,Verilog,reconfig,63884,9,2023-05-10 03:32:06+00:00,5
1719,39486355,https://github.com/kavinr/Single-Cycle-MIPS.git,2015-07-22 04:56:56+00:00,Single Cycle MIPS Implementation in Verilog,kavinr/Single-Cycle-MIPS,Verilog,Single-Cycle-MIPS,180,9,2019-11-18 16:17:18+00:00,2
1720,34646774,https://github.com/johnc219/32-bit-Multicycle-CPU.git,2015-04-27 04:55:40+00:00,Verilog Implementation of a 32-bit Multicycle CPU,johnc219/32-bit-Multicycle-CPU,Verilog,32-bit-Multicycle-CPU,1812,9,2023-05-08 16:50:54+00:00,2
1721,39248230,https://github.com/Giako68/SD_RAM_VIDEO.git,2015-07-17 10:11:12+00:00,MiniSpartan6+ DVI out + SDRAM + SD card reading,Giako68/SD_RAM_VIDEO,Verilog,SD_RAM_VIDEO,780,9,2021-02-03 18:00:25+00:00,3
1722,35130757,https://github.com/jadelsbach/pdp1.git,2015-05-06 00:25:28+00:00,PDP1 implementaton in Verilog,jadelsbach/pdp1,Verilog,pdp1,160,8,2024-05-18 21:53:38+00:00,0
1723,35678138,https://github.com/fyquah/FPGA-passive-autofocus.git,2015-05-15 14:21:26+00:00,A FPGA-implementation of Passive Autofocus,fyquah/FPGA-passive-autofocus,Verilog,FPGA-passive-autofocus,26463,8,2024-06-10 20:06:12+00:00,6
1724,38097858,https://github.com/C-L-G/sort.git,2015-06-26 07:43:05+00:00,排序 verilog 实现,C-L-G/sort,Verilog,sort,128,8,2023-10-13 09:30:43+00:00,8
1725,36179433,https://github.com/sarchar/uart_de0_nano.git,2015-05-24 15:45:06+00:00,UART serial interface on DE0-Nano,sarchar/uart_de0_nano,Verilog,uart_de0_nano,260,7,2024-04-08 14:12:24+00:00,9
1726,37111884,https://github.com/vrishbhan/Distributed-Arithmetic.git,2015-06-09 05:20:04+00:00,Distributed Arithmetic based 6-tap FIR filter using Verilog,vrishbhan/Distributed-Arithmetic,Verilog,Distributed-Arithmetic,140,7,2024-02-21 15:57:56+00:00,0
1727,39326179,https://github.com/zYeoman/32BIT-MIPS-CPU.git,2015-07-19 07:33:40+00:00,Use Verilog,zYeoman/32BIT-MIPS-CPU,Verilog,32BIT-MIPS-CPU,1676,7,2024-04-16 08:27:00+00:00,1
1728,36403667,https://github.com/AmeerAbdelhadi/Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM.git,2015-05-28 00:08:33+00:00,Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM),AmeerAbdelhadi/Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM,Verilog,Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM,1952,7,2024-09-09 09:37:16+00:00,4
1729,34797213,https://github.com/aanjhan/cu-hw-gps.git,2015-04-29 14:04:29+00:00,Automatically exported from code.google.com/p/cu-hw-gps,aanjhan/cu-hw-gps,Verilog,cu-hw-gps,1252,7,2023-09-14 10:56:50+00:00,6
1730,39043730,https://github.com/sheiksadique/USB-Uart.git,2015-07-14 00:03:43+00:00,Verilog module for USB UART interface with RTS/CTS hardware handshake protocol,sheiksadique/USB-Uart,Verilog,USB-Uart,148,7,2023-12-12 15:09:22+00:00,3
1731,40989439,https://github.com/peteasa/parallella-fpga.git,2015-08-18 18:14:29+00:00,FPGA Development for the parallella,peteasa/parallella-fpga,Verilog,parallella-fpga,1352,7,2023-04-09 05:41:30+00:00,24
1732,38842345,https://github.com/wendlers/lattice-logic-sniffer.git,2015-07-09 20:00:24+00:00, Simple 8 port logic sniffer written in Verilog for the Lattice MachXO2 Breakout Board.,wendlers/lattice-logic-sniffer,Verilog,lattice-logic-sniffer,128,7,2023-06-27 04:22:32+00:00,0
1733,39131378,https://github.com/Nuullll/cpu-pipeline.git,2015-07-15 10:43:11+00:00,Final homework for summer term,Nuullll/cpu-pipeline,Verilog,cpu-pipeline,61,6,2021-12-17 15:55:10+00:00,1
1734,38797496,https://github.com/jeremyherbert/real_time_stdev.git,2015-07-09 04:40:55+00:00,A single-cycle accept implementation of a windowed standard deviation filter in verilog.,jeremyherbert/real_time_stdev,Verilog,real_time_stdev,136,6,2024-04-03 08:16:17+00:00,2
1735,40339751,https://github.com/ChenZewei/NyuziHPS.git,2015-08-07 03:44:26+00:00,,ChenZewei/NyuziHPS,Verilog,NyuziHPS,70104,6,2022-06-05 15:37:44+00:00,1
1736,35869563,https://github.com/wmy367/newton-division.git,2015-05-19 08:33:36+00:00,牛顿迭代 除法,wmy367/newton-division,Verilog,newton-division,132,6,2022-09-20 18:29:36+00:00,3
1737,37836322,https://github.com/Nuullll/cpu.git,2015-06-22 03:44:57+00:00,Final homework for Course: Fundamental of Digital Logic and Processor,Nuullll/cpu,Verilog,cpu,436,6,2024-09-09 01:09:31+00:00,2
1738,37151688,https://github.com/mwingerson/DigiLED.git,2015-06-09 18:52:44+00:00,WS2812 driver for microblaze and Zynq FGPA designs,mwingerson/DigiLED,Verilog,DigiLED,26,6,2021-03-03 18:46:21+00:00,1
1739,34146891,https://github.com/kwantam/multiexp-a5gx.git,2015-04-18 00:48:47+00:00,FPGA-based PCIe accelerator for modular multiexponentiation,kwantam/multiexp-a5gx,Verilog,multiexp-a5gx,1460,6,2024-08-05 13:41:57+00:00,3
1740,39486903,https://github.com/kavinr/5-Stage-MIPS.git,2015-07-22 05:13:27+00:00,5 Stage Pipelined MIPS Processor Implementation in Verilog,kavinr/5-Stage-MIPS,Verilog,5-Stage-MIPS,300,6,2023-08-12 01:11:55+00:00,3
1741,41010033,https://github.com/tmatsuya/gt_hd-sdi_example.git,2015-08-19 02:59:43+00:00,,tmatsuya/gt_hd-sdi_example,Verilog,gt_hd-sdi_example,460,6,2024-08-29 09:05:05+00:00,0
1742,37817627,https://github.com/BigNews/Tomasulo.git,2015-06-21 17:08:15+00:00,Verilog implemented CPU Tomasulo,BigNews/Tomasulo,Verilog,Tomasulo,911,6,2024-08-05 16:48:34+00:00,6
1743,41061766,https://github.com/ChrisXu1006/TrustZone-SecVerilog.git,2015-08-19 21:59:48+00:00,Verifying TrustZone with SecVerilog,ChrisXu1006/TrustZone-SecVerilog,Verilog,TrustZone-SecVerilog,43428,5,2022-03-11 09:15:29+00:00,3
1744,36403666,https://github.com/AmeerAbdelhadi/Dynamic-Frequency-Phase-Sweeping.git,2015-05-28 00:08:33+00:00,Dynamic Run-time Frequency and Phase Sweeping for Altera's PLLs with Freq. and Phase Meters,AmeerAbdelhadi/Dynamic-Frequency-Phase-Sweeping,Verilog,Dynamic-Frequency-Phase-Sweeping,252,5,2022-02-09 19:26:49+00:00,5
1745,35220143,https://github.com/jadelsbach/nova1.git,2015-05-07 12:58:37+00:00,Data General NOVA in Verilog,jadelsbach/nova1,Verilog,nova1,25,5,2021-08-24 03:06:51+00:00,1
1746,41207573,https://github.com/aomtoku/1080p_hdmi.git,2015-08-22 13:12:25+00:00,HDMI 1080p sample,aomtoku/1080p_hdmi,Verilog,1080p_hdmi,5148,5,2022-07-03 10:25:35+00:00,0
1747,40230888,https://github.com/godfeng/ssoct.git,2015-08-05 07:18:46+00:00,Automatically exported from code.google.com/p/ssoct,godfeng/ssoct,Verilog,ssoct,472890,5,2024-01-02 07:54:24+00:00,0
1748,39825252,https://github.com/aomtoku/3D-VRsystem.git,2015-07-28 09:35:26+00:00,3D VR System with FPGA (Digilent Atlys board) at Maker Faires Tokyo 2015,aomtoku/3D-VRsystem,Verilog,3D-VRsystem,513,5,2022-07-03 10:26:08+00:00,1
1749,36053621,https://github.com/ptracton/Picoblaze.git,2015-05-22 05:18:04+00:00,Picoblaze projects on a Basys3,ptracton/Picoblaze,Verilog,Picoblaze,24816,5,2024-01-12 07:31:14+00:00,2
1750,40770555,https://github.com/TDylse/verilog-mergeSort.git,2015-08-15 16:23:00+00:00,initial commit,TDylse/verilog-mergeSort,Verilog,verilog-mergeSort,1508,5,2024-01-18 09:10:25+00:00,4
1751,42005276,https://github.com/RubiksD/Uart.git,2015-09-06 14:21:51+00:00,Verilog model for uart communications,RubiksD/Uart,Verilog,Uart,14,4,2023-03-05 05:24:54+00:00,0
1752,36274740,https://github.com/ericgineer/LPC_FPGA.git,2015-05-26 05:39:59+00:00,Linear prediction for FPGAs,ericgineer/LPC_FPGA,Verilog,LPC_FPGA,404036,4,2023-09-17 06:38:53+00:00,0
1753,41971507,https://github.com/pmezydlo/DE0-Nano-SOC-VGA.git,2015-09-05 18:34:47+00:00,VGA RGB 8 colors  640x480 60Hz,pmezydlo/DE0-Nano-SOC-VGA,Verilog,DE0-Nano-SOC-VGA,7588,4,2024-04-25 00:00:22+00:00,2
1754,34060524,https://github.com/TeravoxelTwoPhotonTomography/MicroscopeHardwarePlansAndParts.git,2015-04-16 14:26:33+00:00,,TeravoxelTwoPhotonTomography/MicroscopeHardwarePlansAndParts,Verilog,MicroscopeHardwarePlansAndParts,6808,4,2023-12-30 23:18:32+00:00,3
1755,37759290,https://github.com/jayant-sharma/ft2232h-fifo.git,2015-06-20 05:44:00+00:00,FT2232H (FT245 Synchronous and Asynchronous modes) and Synchronous FIFO for high speed USB transfer,jayant-sharma/ft2232h-fifo,Verilog,ft2232h-fifo,146,4,2024-10-24 07:20:34+00:00,9
1756,38141751,https://github.com/Elphel/gtxe2_gpl.git,2015-06-27 01:22:05+00:00,mirror of https://git.elphel.com/Elphel/gtxe2_gpl,Elphel/gtxe2_gpl,Verilog,gtxe2_gpl,97,4,2019-09-19 00:06:51+00:00,3
1757,36871510,https://github.com/junrushao/Communal-Pocket-Universe.git,2015-06-04 13:21:37+00:00,A simple implementation of Tomasolu's Algorithm,junrushao/Communal-Pocket-Universe,Verilog,Communal-Pocket-Universe,2926,4,2016-10-25 20:26:43+00:00,2
1758,41087455,https://github.com/karthikeyann/alarm-clock-in-verilog.git,2015-08-20 09:31:57+00:00,A term project to implement Digital Alarm clock in verilog,karthikeyann/alarm-clock-in-verilog,Verilog,alarm-clock-in-verilog,15300,4,2022-06-22 20:50:54+00:00,0
1759,38554957,https://github.com/zhiyb/Y2Labs.git,2015-07-05 03:07:45+00:00,Soton Electronic Engineering Year2 (2014-2015) Labs,zhiyb/Y2Labs,Verilog,Y2Labs,62357,4,2024-03-05 19:00:25+00:00,1
1760,41643185,https://github.com/hwstar/bdcmotor.git,2015-08-30 21:08:57+00:00,Brushed DC motor PWM driver and quadrature tach counter in Verilog,hwstar/bdcmotor,Verilog,bdcmotor,208,4,2022-12-14 04:00:28+00:00,5
1761,40687106,https://github.com/ajitpawar/helicopter-game.git,2015-08-13 23:59:37+00:00,Hardware graphical game for Altera DE2 board,ajitpawar/helicopter-game,Verilog,helicopter-game,8316,4,2023-09-25 01:49:52+00:00,0
1762,34211072,https://github.com/leizhengyu/HAC.git,2015-04-19 15:02:19+00:00,HAC subsystem,leizhengyu/HAC,Verilog,HAC,1296,4,2024-03-13 13:19:15+00:00,0
1763,39389101,https://github.com/kotarot/sqrt.git,2015-07-20 14:38:14+00:00,Circuit design calculating square root (sqrt) in Verilog HDL.,kotarot/sqrt,Verilog,sqrt,4,4,2024-10-18 18:17:27+00:00,0
1764,41780187,https://github.com/LGTMCU/vscale.git,2015-09-02 04:39:34+00:00,Verilog version of Z-scale,LGTMCU/vscale,Verilog,vscale,164,4,2023-05-17 14:46:22+00:00,80
1765,34674958,https://github.com/BigEd/m68k.git,2015-04-27 15:33:01+00:00,Automatically exported from code.google.com/p/m68k,BigEd/m68k,Verilog,m68k,176,4,2022-05-02 19:17:12+00:00,2
1766,36956324,https://github.com/albert-magyar/vscale.git,2015-06-05 21:30:32+00:00,,albert-magyar/vscale,Verilog,vscale,356,4,2021-10-11 03:31:50+00:00,2
1767,36647484,https://github.com/ccckmit/nand2tetris_verilog.git,2015-06-01 08:24:23+00:00,rewrite my nand2tetris project (PartI - Hardware) into verilog,ccckmit/nand2tetris_verilog,Verilog,nand2tetris_verilog,144,4,2022-10-18 13:51:19+00:00,0
1768,42143120,https://github.com/waleedmohamedme/Verilog-MIPSProcessor.git,2015-09-08 22:48:46+00:00,Full implementation of a modifed MIPS processor in Verilog.,waleedmohamedme/Verilog-MIPSProcessor,Verilog,Verilog-MIPSProcessor,404,4,2024-08-24 13:44:41+00:00,22
1769,39596338,https://github.com/sittner/lcnc-mdsio.git,2015-07-23 22:15:37+00:00,FPGA-Based I/O Subsystem for LinuxCNC,sittner/lcnc-mdsio,Verilog,lcnc-mdsio,1082,4,2022-11-22 03:32:33+00:00,5
1770,39705197,https://github.com/Elphel/x353.git,2015-07-25 22:38:28+00:00,mirror of https://git.elphel.com/Elphel/x353,Elphel/x353,Verilog,x353,871,4,2020-12-03 07:21:12+00:00,2
1771,40553557,https://github.com/PurdueAtomDev/de2i150ahb.git,2015-08-11 16:45:37+00:00,contains de2i150 ahb design tutorial files,PurdueAtomDev/de2i150ahb,Verilog,de2i150ahb,162172,4,2022-10-20 09:17:56+00:00,1
1772,35864204,https://github.com/fpgach/MyHDL-FFT.git,2015-05-19 06:45:03+00:00,,fpgach/MyHDL-FFT,Verilog,MyHDL-FFT,1556,4,2021-05-13 20:36:14+00:00,2
1773,40580763,https://github.com/DeanoC/ice40k-zpu.git,2015-08-12 04:51:30+00:00,zpu for ice40K,DeanoC/ice40k-zpu,Verilog,ice40k-zpu,172,4,2023-11-16 05:35:45+00:00,0
1774,35589623,https://github.com/kwtaylor/pockelizer.git,2015-05-14 03:53:24+00:00,A pocket logic analyzer using an FPGA and a touch screen,kwtaylor/pockelizer,Verilog,pockelizer,61,4,2024-09-08 15:58:12+00:00,1
1775,40158197,https://github.com/alan4186/ssd_design.git,2015-08-04 02:10:50+00:00,an attempt to implement a band flash controller for a SSD,alan4186/ssd_design,Verilog,ssd_design,118,4,2023-08-25 15:57:23+00:00,1
1776,40547295,https://github.com/timtashpulatov/z3sdram.git,2015-08-11 14:43:04+00:00,Automatically exported from code.google.com/p/z3sdram,timtashpulatov/z3sdram,Verilog,z3sdram,544,3,2020-01-31 20:58:32+00:00,0
1777,38355050,https://github.com/speak48/dcmmb.git,2015-07-01 06:55:30+00:00,Automatically exported from code.google.com/p/dcmmb,speak48/dcmmb,Verilog,dcmmb,13308,3,2022-11-21 07:26:56+00:00,1
1778,35707370,https://github.com/DaChuang294-295/Scaler.git,2015-05-16 02:58:04+00:00,Scaler,DaChuang294-295/Scaler,Verilog,Scaler,28140,3,2017-11-30 11:55:33+00:00,2
1779,35799219,https://github.com/wmy367/DA_multiper.git,2015-05-18 05:48:49+00:00,multiper used add,wmy367/DA_multiper,Verilog,DA_multiper,136,3,2023-09-04 08:36:13+00:00,0
1780,38908733,https://github.com/raunaqsawhney/mips-processor.git,2015-07-11 01:15:24+00:00,5 Cycle-accurate Implementation of a pipelined MIPS processor,raunaqsawhney/mips-processor,Verilog,mips-processor,5427,3,2023-12-28 09:18:43+00:00,2
1781,36457985,https://github.com/martinayotte/MyOldLandCPUonMiniSpartan6.git,2015-05-28 18:29:56+00:00,My implementation of OldLandCPU on MiniSpartan6,martinayotte/MyOldLandCPUonMiniSpartan6,Verilog,MyOldLandCPUonMiniSpartan6,2144,3,2018-04-04 22:12:21+00:00,0
1782,38512507,https://github.com/zeldin/logic16_bitstream.git,2015-07-03 22:13:48+00:00,,zeldin/logic16_bitstream,Verilog,logic16_bitstream,34,3,2024-01-21 20:26:41+00:00,5
1783,37258169,https://github.com/Armour/Lou-CPU.git,2015-06-11 11:52:45+00:00,This is Lou Sir's CPU =w= ,Armour/Lou-CPU,Verilog,Lou-CPU,56,3,2020-05-19 03:46:08+00:00,5
1784,34290209,https://github.com/LaloHao/8bit-cpu.git,2015-04-20 22:38:07+00:00,Procesador de 8bits en verilog compilado con verilator,LaloHao/8bit-cpu,Verilog,8bit-cpu,1551,3,2022-11-22 09:40:22+00:00,1
1785,41941814,https://github.com/AngelTerrones/Antares.git,2015-09-04 23:25:57+00:00,A MIPS32 release 1 processor. ,AngelTerrones/Antares,Verilog,Antares,2064,3,2023-01-28 19:24:14+00:00,0
1786,41404793,https://github.com/xnvst/ETH_10G_BASER_with_JTAG_debug.git,2015-08-26 04:42:38+00:00,"10G Ethernet implementation with JTAG debug option with Verilog, tested on Altera Arria V",xnvst/ETH_10G_BASER_with_JTAG_debug,Verilog,ETH_10G_BASER_with_JTAG_debug,179571,3,2024-04-30 01:53:47+00:00,0
1787,35942632,https://github.com/amrmorsey/Digital-Design-Project.git,2015-05-20 10:57:44+00:00,DES encryption on FPGA,amrmorsey/Digital-Design-Project,Verilog,Digital-Design-Project,152,3,2024-09-28 21:04:41+00:00,4
1788,34552308,https://github.com/michaelklachko/MLP_FPGA.git,2015-04-25 02:45:26+00:00,,michaelklachko/MLP_FPGA,Verilog,MLP_FPGA,196,3,2023-06-28 06:51:41+00:00,0
1789,37516282,https://github.com/bwitherspoon/mips.git,2015-06-16 07:56:10+00:00,A synthesizable soft processor based upon the MIPS instruction set,bwitherspoon/mips,Verilog,mips,268,3,2023-12-17 22:19:31+00:00,1
1790,36506230,https://github.com/hermixy/xilinx-vivado-tutorials.git,2015-05-29 13:33:48+00:00,Xilinx Vivado tutorials work repo. Following Xilinx user guides and tutorials,hermixy/xilinx-vivado-tutorials,Verilog,xilinx-vivado-tutorials,8884,3,2024-01-10 07:38:26+00:00,8
1791,36071152,https://github.com/AppleSparkle/LI-Sensor.git,2015-05-22 12:28:19+00:00,Laser Interferometer Sensor (FPGA),AppleSparkle/LI-Sensor,Verilog,LI-Sensor,212,3,2024-03-25 09:04:59+00:00,0
1792,41380854,https://github.com/xCoreDev/whirlpool-fpga-miner.git,2015-08-25 18:31:15+00:00,Implementation Of A FPGA Miner Using The Whirlpool Hashing Algorithm,xCoreDev/whirlpool-fpga-miner,Verilog,whirlpool-fpga-miner,133,3,2018-07-04 07:03:24+00:00,10
1793,36315198,https://github.com/CST351/bitmapToArray.git,2015-05-26 18:21:52+00:00,C++ program that takes a bitmap RGB565 and converts it to an array in Verilog for graphics use,CST351/bitmapToArray,Verilog,bitmapToArray,5428,3,2023-08-22 07:31:07+00:00,1
1794,37489744,https://github.com/KekaiHu/DE4-multicore-network-processor-with-multiple-hardware-monitors-.git,2015-06-15 20:32:42+00:00,This is a prototype system that includes 4 plasma cores working as a multicore network processor and 6 hardware monitors that protect the processor cores from buffer overflow attacks.,KekaiHu/DE4-multicore-network-processor-with-multiple-hardware-monitors-,Verilog,DE4-multicore-network-processor-with-multiple-hardware-monitors-,383332,3,2021-06-16 06:47:13+00:00,3
1795,36724070,https://github.com/ljalves/m68k.git,2015-06-02 09:53:28+00:00,Automatically exported from code.google.com/p/m68k,ljalves/m68k,Verilog,m68k,176,3,2020-06-17 12:37:25+00:00,1
1796,40471016,https://github.com/cpulabs/mist32e10fa.git,2015-08-10 08:15:14+00:00,MIST32 Type-E : Open Source 32bit Processor,cpulabs/mist32e10fa,Verilog,mist32e10fa,561,3,2021-05-13 23:33:24+00:00,1
1797,42136161,https://github.com/vladimiroltean/attiny20.git,2015-09-08 20:06:17+00:00,,vladimiroltean/attiny20,Verilog,attiny20,15580,3,2021-12-31 09:38:05+00:00,0
1798,36644019,https://github.com/sarchar/vga_de0_nano.git,2015-06-01 07:12:12+00:00,VGA adapter in Verilog for the DE0-Nano,sarchar/vga_de0_nano,Verilog,vga_de0_nano,204,3,2024-10-04 00:45:19+00:00,0
1799,35014708,https://github.com/ericgineer/LPC.git,2015-05-04 04:52:23+00:00,Linear Prediction,ericgineer/LPC,Verilog,LPC,1256,3,2024-03-25 06:47:13+00:00,0
1800,41928776,https://github.com/hann-wang/MIPS_CPU_2015.git,2015-09-04 17:26:11+00:00,"32-bit MIPS CPU, Verilog HDL, Summer 2015, Dept. of EE, Tsinghua Univ.",hann-wang/MIPS_CPU_2015,Verilog,MIPS_CPU_2015,1704,3,2021-10-19 06:54:57+00:00,1
1801,40154549,https://github.com/mbus/mbus.git,2015-08-04 00:27:14+00:00,Reference implementation for MBus from the MBus team at the University of Michigan.,mbus/mbus,Verilog,mbus,51695,3,2024-01-19 19:02:52+00:00,2
1802,40697184,https://github.com/DavidLin2015/AtpgSystem.git,2015-08-14 05:20:34+00:00,An automatic test pattern generation (ATPG) and fault simulation system. ,DavidLin2015/AtpgSystem,Verilog,AtpgSystem,4626,2,2022-10-24 02:59:08+00:00,2
1803,39175267,https://github.com/C-L-G/matrix-multiper.git,2015-07-16 03:49:53+00:00,线性方程，就是一个3x3的矩阵乘以一个1x3的向量,C-L-G/matrix-multiper,Verilog,matrix-multiper,128,2,2017-10-31 11:47:47+00:00,1
1804,36780454,https://github.com/kscz/veriblinky.git,2015-06-03 04:44:28+00:00,A driver for a hub75-based LED screen in verilog,kscz/veriblinky,Verilog,veriblinky,398,2,2018-03-21 19:01:57+00:00,1
1805,39386507,https://github.com/dwaipayanBiswas/PhD-Feature_extraction-Classification-Verilog--CORDIC-.git,2015-07-20 13:49:17+00:00,CORDIC Verilo feature extractor and minimum distance classification,dwaipayanBiswas/PhD-Feature_extraction-Classification-Verilog--CORDIC-,Verilog,PhD-Feature_extraction-Classification-Verilog--CORDIC-,688,2,2021-05-13 21:55:01+00:00,1
1806,34037325,https://github.com/ClumsyLee/verilog-homework.git,2015-04-16 06:00:55+00:00,,ClumsyLee/verilog-homework,Verilog,verilog-homework,5636,2,2017-05-15 02:29:12+00:00,1
1807,35960102,https://github.com/godvmxi/verilog.git,2015-05-20 16:29:48+00:00,some usefull verilog app,godvmxi/verilog,Verilog,verilog,6116,2,2024-08-06 05:06:01+00:00,0
1808,38694475,https://github.com/Nuullll/MIPS-interpreter.git,2015-07-07 14:52:26+00:00,interprete MIPS instructions to machine code,Nuullll/MIPS-interpreter,Verilog,MIPS-interpreter,216,2,2024-05-28 07:44:46+00:00,0
1809,40852503,https://github.com/Verkings/Bus-Arbiter-with-7-masters-and-8-slaves-in-System-verilog.git,2015-08-17 01:12:02+00:00,,Verkings/Bus-Arbiter-with-7-masters-and-8-slaves-in-System-verilog,Verilog,Bus-Arbiter-with-7-masters-and-8-slaves-in-System-verilog,904,2,2022-06-10 00:01:58+00:00,1
1810,41014524,https://github.com/ericgineer/AMdemod.git,2015-08-19 05:08:02+00:00,An AM demodulator written in Verilog,ericgineer/AMdemod,Verilog,AMdemod,281436,2,2022-01-28 06:47:14+00:00,0
1811,40920278,https://github.com/hsoleimani/ATD.git,2015-08-17 18:54:42+00:00,Anomalous Topic Discovery,hsoleimani/ATD,Verilog,ATD,93070,2,2020-06-22 06:25:03+00:00,3
1812,34880260,https://github.com/jesmith0/audio_recorder.git,2015-04-30 22:39:35+00:00,audio message recorder programmed in VERILOG and designed for the Xilinx Spartan-6 FPGA,jesmith0/audio_recorder,Verilog,audio_recorder,1924,2,2016-12-15 02:30:38+00:00,0
1813,37877737,https://github.com/Bobgy/PipelineCPU.git,2015-06-22 20:02:53+00:00,Basic MIPS pipeline CPU written in verilog,Bobgy/PipelineCPU,Verilog,PipelineCPU,176,2,2024-01-12 14:09:53+00:00,0
1814,41100128,https://github.com/jwxxjq/curly-duck.git,2015-08-20 14:25:03+00:00,test for verilog_obfuscator,jwxxjq/curly-duck,Verilog,curly-duck,5210,2,2022-12-12 04:04:12+00:00,1
1815,41183555,https://github.com/mbus/ice.git,2015-08-22 00:39:04+00:00,Hardware and firmware for the M3 ICE EVM,mbus/ice,Verilog,ice,21768,2,2022-02-10 07:22:36+00:00,1
1816,41455860,https://github.com/pedrofausto/Reliability.git,2015-08-27 00:03:29+00:00,Reliability Flow for circuit aging and degradation,pedrofausto/Reliability,Verilog,Reliability,27791,2,2022-03-03 14:52:07+00:00,2
1817,37110407,https://github.com/vrishbhan/Trigonometric-Function.git,2015-06-09 04:34:40+00:00,Design for computing cos theta using Taylor series approximation,vrishbhan/Trigonometric-Function,Verilog,Trigonometric-Function,144,2,2024-03-27 03:46:06+00:00,0
1818,36278757,https://github.com/Tinysymphony/Pipelined-Mips-Cpu.git,2015-05-26 07:15:53+00:00,Pipelined Mips Cpu | ZJU Computer Architecture 2015,Tinysymphony/Pipelined-Mips-Cpu,Verilog,Pipelined-Mips-Cpu,260,2,2022-07-31 11:30:23+00:00,4
1819,40496762,https://github.com/gtlinyun/de1-lvds-fpga.git,2015-08-10 17:45:12+00:00,,gtlinyun/de1-lvds-fpga,Verilog,de1-lvds-fpga,53387,2,2017-07-26 07:02:24+00:00,1
1820,34972916,https://github.com/jzj1993/Frequency-Meter-Verilog.git,2015-05-03 03:51:17+00:00,使用Verilog实现的频率计，支持测频法和测周法切换。,jzj1993/Frequency-Meter-Verilog,Verilog,Frequency-Meter-Verilog,2020,2,2024-08-26 12:16:27+00:00,2
1821,35228729,https://github.com/TheMadSocrates/vercpu-project.git,2015-05-07 15:42:20+00:00,HDL CPU with accumulator architecture and microcode implementation.,TheMadSocrates/vercpu-project,Verilog,vercpu-project,2785,2,2024-04-30 19:43:09+00:00,3
1822,34013055,https://github.com/csus-senior-design/adv7513.git,2015-04-15 19:06:11+00:00,,csus-senior-design/adv7513,Verilog,adv7513,180,2,2018-05-30 08:40:24+00:00,2
1823,40581558,https://github.com/takeshineshiro/utrasound_fpga_modelsim.git,2015-08-12 05:18:38+00:00,simulation for  fpga  submodule ,takeshineshiro/utrasound_fpga_modelsim,Verilog,utrasound_fpga_modelsim,1692,2,2016-09-29 17:10:06+00:00,1
1824,35529080,https://github.com/klyhthwy/Digilent-CoolRunnerII-display.git,2015-05-13 04:57:56+00:00,Digilent CoolRunner II CPLD board Verilog project using Xilinx tools.,klyhthwy/Digilent-CoolRunnerII-display,Verilog,Digilent-CoolRunnerII-display,260,2,2023-08-17 20:53:07+00:00,0
1825,38334251,https://github.com/mastersim7/vhdl-hearing-aid.git,2015-06-30 21:33:34+00:00,Automatically exported from code.google.com/p/vhdl-hearing-aid,mastersim7/vhdl-hearing-aid,Verilog,vhdl-hearing-aid,16448,2,2022-06-07 05:06:54+00:00,1
1826,39449325,https://github.com/pwq309/mygithub.git,2015-07-21 14:12:54+00:00,,pwq309/mygithub,Verilog,mygithub,6152,2,2020-05-12 06:34:35+00:00,0
1827,37703568,https://github.com/pbrit/hack-verilog.git,2015-06-19 05:33:16+00:00,Verilog implementation of Hack CPU from Nand2Tetris,pbrit/hack-verilog,Verilog,hack-verilog,152,2,2024-02-21 22:25:17+00:00,1
1828,38924212,https://github.com/Noxet/mips.git,2015-07-11 11:56:40+00:00,A MIPS processor in VHDL for FPGA and ASIC,Noxet/mips,Verilog,mips,21140,2,2019-08-30 05:55:14+00:00,1
1829,36952318,https://github.com/kdgwill-zz/OR1K.git,2015-06-05 19:51:06+00:00,The OpenRisc architecture implemented on the DE0-nano running linux,kdgwill-zz/OR1K,Verilog,OR1K,43878,2,2019-04-12 12:04:19+00:00,2
1830,34161390,https://github.com/tmatsuya/vc709pcie.git,2015-04-18 10:14:35+00:00,,tmatsuya/vc709pcie,Verilog,vc709pcie,2272,2,2024-03-23 14:41:59+00:00,1
1831,42027263,https://github.com/ericgineer/SerialFIR.git,2015-09-07 02:32:09+00:00,,ericgineer/SerialFIR,Verilog,SerialFIR,544,2,2023-02-20 08:56:21+00:00,0
1832,34592315,https://github.com/mark-i-m/isb350c.git,2015-04-26 00:52:07+00:00,A toy implementation of the ISB in verilog for our toy processor.,mark-i-m/isb350c,Verilog,isb350c,268,2,2023-01-28 21:02:09+00:00,4
1833,34915986,https://github.com/ricnyc/Computer-Organization.git,2015-05-01 17:59:50+00:00,"Verilog, Assembly, C and FPGA(DE2)",ricnyc/Computer-Organization,Verilog,Computer-Organization,63832,2,2022-11-16 03:02:03+00:00,1
1834,35600762,https://github.com/yin-pathfinder/DE2_OV7670_ImageProcessing.git,2015-05-14 08:39:48+00:00,Some of the source code from Terasic Technologies Inc. and some from CrazyBingo.,yin-pathfinder/DE2_OV7670_ImageProcessing,Verilog,DE2_OV7670_ImageProcessing,7684,2,2021-09-23 15:52:41+00:00,0
1835,36578366,https://github.com/ameyjain/8-bit-Microprocessor.git,2015-05-30 22:38:52+00:00,8-bit microprocessor using Verilog,ameyjain/8-bit-Microprocessor,Verilog,8-bit-Microprocessor,1144,2,2024-01-14 14:29:47+00:00,0
1836,41073116,https://github.com/pryczyk/SeniorDesignProject.git,2015-08-20 03:21:09+00:00,"Register Rename and Branch Prediction modules for a 2 way superscalar, out of order computer processor",pryczyk/SeniorDesignProject,Verilog,SeniorDesignProject,144,2,2023-08-02 00:39:14+00:00,1
1837,40851257,https://github.com/Verkings/Spread-Spectrum-Analyzer.git,2015-08-17 00:46:39+00:00,,Verkings/Spread-Spectrum-Analyzer,Verilog,Spread-Spectrum-Analyzer,552,2,2022-06-10 00:00:39+00:00,0
1838,41185804,https://github.com/danielcanessa/fpgaElevator.git,2015-08-22 02:05:37+00:00,,danielcanessa/fpgaElevator,Verilog,fpgaElevator,140,2,2022-12-07 17:07:04+00:00,0
1839,42093365,https://github.com/ddm/icestick-verilog-tutorial.git,2015-09-08 06:10:42+00:00,"Verilog example for the iCEstick Evaluation Kit using icestorm, arachne-pnr, yosys and iverilog ",ddm/icestick-verilog-tutorial,Verilog,icestick-verilog-tutorial,9,2,2021-06-02 19:22:13+00:00,1
1840,34795038,https://github.com/britfernando/Altera-DE2-Labs.git,2015-04-29 13:22:31+00:00,A series of lab exercises designed by Altera for their DE2 FPGA. Lab exercises were completed in Verilog.,britfernando/Altera-DE2-Labs,Verilog,Altera-DE2-Labs,16196,2,2022-09-23 21:14:17+00:00,0
1841,34873552,https://github.com/peteut/litepcie_phy_wrappers.git,2015-04-30 19:53:25+00:00,PHY wrappers for LitePCIe,peteut/litepcie_phy_wrappers,Verilog,litepcie_phy_wrappers,340,2,2020-10-20 15:48:05+00:00,1
1842,37882170,https://github.com/stffrdhrn/digi-recorder.git,2015-06-22 21:42:05+00:00,"A digital recorder for fpga in verilog, tested on de0 nano.",stffrdhrn/digi-recorder,Verilog,digi-recorder,34,2,2022-01-29 23:50:26+00:00,0
1843,38632525,https://github.com/ukorat/FixedPoint_Arithmetic.git,2015-07-06 16:48:27+00:00,,ukorat/FixedPoint_Arithmetic,Verilog,FixedPoint_Arithmetic,8,2,2024-01-16 14:37:09+00:00,1
1844,35721802,https://github.com/oter/matrix_ops.git,2015-05-16 11:52:55+00:00,Matrix operations acceleration,oter/matrix_ops,Verilog,matrix_ops,204,2,2024-04-03 08:07:35+00:00,0
1845,34236075,https://github.com/kvallecillog/estructuras2.git,2015-04-20 03:37:16+00:00,Proyecto en verilog,kvallecillog/estructuras2,Verilog,estructuras2,4500,1,2015-06-23 21:35:19+00:00,0
1846,34743070,https://github.com/mballance/wb_dma.git,2015-04-28 16:40:55+00:00,,mballance/wb_dma,Verilog,wb_dma,264,1,2019-06-19 03:46:47+00:00,0
1847,38948358,https://github.com/4x7y/Mini-CPU.git,2015-07-12 03:05:31+00:00,,4x7y/Mini-CPU,Verilog,Mini-CPU,37,1,2022-10-11 10:13:25+00:00,0
1848,41016812,https://github.com/vlad-ivanov-name/pwm-controller.git,2015-08-19 06:18:13+00:00,Simple spread-spectrum PWM controller with SPI interface,vlad-ivanov-name/pwm-controller,Verilog,pwm-controller,276,1,2018-11-26 04:12:00+00:00,1
1849,37342966,https://github.com/dpankova/pgen.git,2015-06-12 20:27:34+00:00,"""Pulse generator"" module. Creates a custom waveform from a clock signal.",dpankova/pgen,Verilog,pgen,608,1,2024-07-12 13:41:15+00:00,0
1850,39654625,https://github.com/3TT/UART.git,2015-07-24 20:06:11+00:00,,3TT/UART,Verilog,UART,124,1,2016-03-21 08:50:17+00:00,0
1851,37819060,https://github.com/Joshua-Stein/verilog.git,2015-06-21 17:47:20+00:00,verilog code,Joshua-Stein/verilog,Verilog,verilog,128,1,2019-03-11 18:16:47+00:00,0
1852,37714696,https://github.com/C-L-G/linear-equation.git,2015-06-19 09:53:33+00:00,求解线性方程组,C-L-G/linear-equation,Verilog,linear-equation,140,1,2020-11-25 21:06:07+00:00,1
1853,34710240,https://github.com/exyrion/verilog.git,2015-04-28 05:23:25+00:00,Various verilog programs,exyrion/verilog,Verilog,verilog,10228,1,2019-03-11 18:17:20+00:00,0
1854,40597672,https://github.com/Akamoha/Computer-Architecture-Labs.git,2015-08-12 11:44:01+00:00,Repository of all the code written in the Computer Architecture (CS F342) course.,Akamoha/Computer-Architecture-Labs,Verilog,Computer-Architecture-Labs,192,1,2017-10-04 13:02:07+00:00,1
1855,40222023,https://github.com/ChenZewei/NyuziHPS-old.git,2015-08-05 03:11:45+00:00,,ChenZewei/NyuziHPS-old,Verilog,NyuziHPS-old,160320,1,2017-08-18 02:43:18+00:00,1
1856,42147529,https://github.com/aj-michael/Lab1SN74LS195A.git,2015-09-09 00:58:31+00:00,Verilog implementation of SN74LS195A,aj-michael/Lab1SN74LS195A,Verilog,Lab1SN74LS195A,136,1,2017-12-07 03:28:05+00:00,0
1857,35789676,https://github.com/s72sue/Pipelined-MIPS-Processor.git,2015-05-18 01:00:47+00:00,A 5-stage pipelined MIPS processor developed using the synthesizable subset of Verilog and the Modelsim simulator. ,s72sue/Pipelined-MIPS-Processor,Verilog,Pipelined-MIPS-Processor,144,1,2018-04-05 16:43:19+00:00,2
1858,33942844,https://github.com/sarahemm/verilog-workshop.git,2015-04-14 16:16:15+00:00,Examples for my Verilog workshop/Lunch and Learn,sarahemm/verilog-workshop,Verilog,verilog-workshop,140,1,2021-09-30 08:40:48+00:00,0
1859,36185048,https://github.com/Ailrun/Elevator2way7floor.git,2015-05-24 17:55:15+00:00,2 ways 7 floors elevator using Verilog,Ailrun/Elevator2way7floor,Verilog,Elevator2way7floor,240,1,2023-04-05 06:56:25+00:00,0
1860,37169223,https://github.com/ISURCL/A-Scalable-Unsegmented-Multi-port-Memory-for-FPGA-based-Systems.git,2015-06-10 01:48:37+00:00,A library of on-chip multi-port memory cores designed for FPGAs,ISURCL/A-Scalable-Unsegmented-Multi-port-Memory-for-FPGA-based-Systems,Verilog,A-Scalable-Unsegmented-Multi-port-Memory-for-FPGA-based-Systems,371,1,2016-01-20 22:37:00+00:00,1
1861,35385928,https://github.com/lukyth/SingleCycle-MIPS-Processor.git,2015-05-10 20:01:53+00:00,"Single-Cycle MIPS CPU using verilog.  Computer Architecture's Final project. 2nd year, Computer Engineering.",lukyth/SingleCycle-MIPS-Processor,Verilog,SingleCycle-MIPS-Processor,461,1,2022-05-25 11:15:25+00:00,4
1862,34731656,https://github.com/zhangwengame/ComputerArc-PipelineCPU.git,2015-04-28 13:20:39+00:00,Pipelined CPU using stall,zhangwengame/ComputerArc-PipelineCPU,Verilog,ComputerArc-PipelineCPU,216,1,2019-11-26 12:07:06+00:00,0
1863,38868843,https://github.com/goran-mahovlic/ac97_lab4.git,2015-07-10 08:04:58+00:00,,goran-mahovlic/ac97_lab4,Verilog,ac97_lab4,584,1,2022-07-17 21:32:16+00:00,0
1864,41260957,https://github.com/viktor-prutyanov/CPU.git,2015-08-23 18:07:39+00:00,Simple CPU realization on FPGA,viktor-prutyanov/CPU,Verilog,CPU,63334,1,2022-04-12 21:44:03+00:00,0
1865,35361156,https://github.com/yuri-panchul/2015-examples.git,2015-05-10 07:14:59+00:00,,yuri-panchul/2015-examples,Verilog,2015-examples,16202,1,2021-05-16 22:31:23+00:00,6
1866,34650428,https://github.com/wkoszek/hardware.git,2015-04-27 06:47:59+00:00,Wojciech's hardware bits and Verilog snippets.,wkoszek/hardware,Verilog,hardware,7,1,2015-09-16 06:47:12+00:00,0
1867,36321499,https://github.com/jongtao/fast_multiplier.git,2015-05-26 20:21:30+00:00,,jongtao/fast_multiplier,Verilog,fast_multiplier,208,1,2018-11-15 00:46:06+00:00,0
1868,40532524,https://github.com/iemxblog/dds-icestick.git,2015-08-11 09:11:29+00:00,DDS frequency generator for the Icestick FPGA board,iemxblog/dds-icestick,Verilog,dds-icestick,31,1,2020-02-01 20:25:40+00:00,2
1869,40854666,https://github.com/Jemale/6.111.git,2015-08-17 01:52:08+00:00,,Jemale/6.111,Verilog,6.111,164,1,2016-09-08 22:36:42+00:00,0
1870,39795105,https://github.com/nickdavidhaynes/Single_node_reservoir.git,2015-07-27 20:01:10+00:00,,nickdavidhaynes/Single_node_reservoir,Verilog,Single_node_reservoir,144,1,2021-10-27 21:14:05+00:00,0
1871,39798594,https://github.com/develone/raspberrypi2_yocto.git,2015-07-27 21:22:32+00:00,,develone/raspberrypi2_yocto,Verilog,raspberrypi2_yocto,37311,1,2021-02-04 05:24:16+00:00,0
1872,41367850,https://github.com/Cognoscan/PicoIO.git,2015-08-25 14:24:13+00:00,Mojo Dev Board (Spartan 6) Project to use a Picoblaze for I/O. Acts as a base for other projects.,Cognoscan/PicoIO,Verilog,PicoIO,244,1,2018-08-23 17:32:31+00:00,0
1873,36895475,https://github.com/nwpointer/collider.git,2015-06-04 21:05:46+00:00,topographical clustering algorithm designed to run on a FPGA for data generated by particle accelerators (ala CERN),nwpointer/collider,Verilog,collider,157,1,2020-11-23 19:00:24+00:00,1
1874,35248552,https://github.com/julioamerico/OpenCRC.git,2015-05-07 23:29:42+00:00,,julioamerico/OpenCRC,Verilog,OpenCRC,14887,1,2021-08-26 14:22:14+00:00,0
1875,38796830,https://github.com/codesurvivor/nes-on-chip.git,2015-07-09 04:21:32+00:00,Automatically exported from code.google.com/p/nes-on-chip,codesurvivor/nes-on-chip,Verilog,nes-on-chip,244,1,2015-07-09 04:27:51+00:00,0
1876,42143056,https://github.com/davidgfnet/icarus-testing.git,2015-09-08 22:46:54+00:00,Icarus verilog FPGA testing files,davidgfnet/icarus-testing,Verilog,icarus-testing,144,1,2022-04-11 20:34:09+00:00,0
1877,41781388,https://github.com/Verkings/8-Bit-Scalar-Processor.git,2015-09-02 05:20:53+00:00,,Verkings/8-Bit-Scalar-Processor,Verilog,8-Bit-Scalar-Processor,4900,1,2022-06-10 00:02:14+00:00,0
1878,40177926,https://github.com/chaimbaskin/arp_crypto.git,2015-08-04 10:18:58+00:00,,chaimbaskin/arp_crypto,Verilog,arp_crypto,42096,1,2019-01-16 21:28:34+00:00,1
1879,36437914,https://github.com/twighk/vgasync.git,2015-05-28 12:48:38+00:00,,twighk/vgasync,Verilog,vgasync,23364,1,2016-05-09 21:28:01+00:00,0
1880,36441387,https://github.com/kumasento/AES_FPGA.git,2015-05-28 13:48:52+00:00,,kumasento/AES_FPGA,Verilog,AES_FPGA,3616,1,2019-08-18 16:45:29+00:00,0
1881,34351603,https://github.com/BU-EC551/DiggerGame.git,2015-04-21 20:52:43+00:00,,BU-EC551/DiggerGame,Verilog,DiggerGame,18988,1,2021-05-16 23:44:24+00:00,0
1882,34595572,https://github.com/yxw027/cu-hw-gps.git,2015-04-26 03:00:55+00:00,Automatically exported from code.google.com/p/cu-hw-gps,yxw027/cu-hw-gps,Verilog,cu-hw-gps,1256,1,2021-05-29 23:53:10+00:00,1
1883,39550682,https://github.com/danleaf/Ultrasonic-Flaw-Detector.git,2015-07-23 06:49:54+00:00,my Ultrasonic Flaw Detector project,danleaf/Ultrasonic-Flaw-Detector,Verilog,Ultrasonic-Flaw-Detector,1396,1,2024-03-13 07:33:10+00:00,1
1884,40095726,https://github.com/jdnetzer21/mi_primer_laboratorio.git,2015-08-02 23:09:11+00:00,,jdnetzer21/mi_primer_laboratorio,Verilog,mi_primer_laboratorio,112,1,2024-04-02 16:12:14+00:00,0
1885,41086503,https://github.com/open-design/marsohod2-leds.git,2015-08-20 09:12:12+00:00,,open-design/marsohod2-leds,Verilog,marsohod2-leds,152,1,2022-05-31 09:25:29+00:00,0
1886,35158277,https://github.com/roentgen/sdram_helio.git,2015-05-06 12:53:11+00:00,,roentgen/sdram_helio,Verilog,sdram_helio,120,1,2015-07-31 07:00:00+00:00,0
1887,34937449,https://github.com/a7200123456/de5_PCIe.git,2015-05-02 06:01:25+00:00,,a7200123456/de5_PCIe,Verilog,de5_PCIe,17216,1,2020-05-17 13:13:36+00:00,0
1888,34710339,https://github.com/exyrion/basic_undergrad_risc_processor.git,2015-04-28 05:26:19+00:00,RISC processor,exyrion/basic_undergrad_risc_processor,Verilog,basic_undergrad_risc_processor,11244,1,2019-03-11 20:43:11+00:00,0
1889,40167446,https://github.com/dallegre/verilogdsp.git,2015-08-04 06:31:06+00:00,interface between spartain 3e fpga and wm8731,dallegre/verilogdsp,Verilog,verilogdsp,100,1,2018-08-03 10:37:14+00:00,0
1890,40464827,https://github.com/quadcube/RISC-Architecture.git,2015-08-10 05:31:39+00:00,"64-bits Single, Dual, Quad Core RISC CPU Architecture based on Verilog",quadcube/RISC-Architecture,Verilog,RISC-Architecture,132,1,2021-03-22 16:25:10+00:00,0
1891,40439351,https://github.com/Safrout1/Smart-Parking-System.git,2015-08-09 14:40:12+00:00,A kind of smart parking System coded on an Altera DE2 115 board using Verilog HDL. The system knows how many cars enters and exit the parking and warns if the parking is full.,Safrout1/Smart-Parking-System,Verilog,Smart-Parking-System,132,1,2017-07-26 02:54:26+00:00,1
1892,34946225,https://github.com/johnwoleary/firmware-uart.git,2015-05-02 12:03:29+00:00,,johnwoleary/firmware-uart,Verilog,firmware-uart,1052,1,2023-11-25 14:03:55+00:00,0
1893,41407873,https://github.com/fangxinwang/CCDN-NetFPGA.git,2015-08-26 06:14:01+00:00,This project implement a content centric forwarding protocol in NetFPGA based on the reference router project.,fangxinwang/CCDN-NetFPGA,Verilog,CCDN-NetFPGA,34244,1,2024-06-19 06:58:48+00:00,0
1894,39447879,https://github.com/hmdgharb/5-Staged-MIPS-Pipeline.git,2015-07-21 13:48:19+00:00,"this software is part of  main project  in Computer Architecture Laboratory which has been held in University of Tehran.  for developing this project, i have used verilog Language in modelsim software.  this project has been constructed, according to 5 staged MIPS pipeline (i.e. DesignSheet.jpg which included in the Design folder). the instruction set length of this project is 16 bit. the ALU of this Mips pipeline can do operation in Instruction Set of Type: R-Type Instruction set(register type: NOP, ADD, SUB, AND, OR, XOR, SL, SR, SRU, MUL) and I-Type Instruction set(Imediate Type: ADDI, LD, ST, BZ, JMP).",hmdgharb/5-Staged-MIPS-Pipeline,Verilog,5-Staged-MIPS-Pipeline,1488,1,2024-06-28 21:30:40+00:00,2
1895,39174627,https://github.com/C-L-G/linear-transfomation.git,2015-07-16 03:32:53+00:00,"线性映射,线性函数拟合,verilog,",C-L-G/linear-transfomation,Verilog,linear-transfomation,152,1,2024-08-12 13:35:28+00:00,2
1896,36120649,https://github.com/mrma95/Prime-Number-Detector.git,2015-05-23 11:40:39+00:00,8 bit prime number detector written in verilog and tested on EPM7032SLC CPLD.,mrma95/Prime-Number-Detector,Verilog,Prime-Number-Detector,280,1,2023-05-04 11:31:43+00:00,0
1897,37526809,https://github.com/CARV-ICS-FORTH/formic.git,2015-06-16 11:46:31+00:00,The Formic Board is an FPGA-based hardware prototyping board developed by the Computer Architecture & VLSI Systems Laboratory,CARV-ICS-FORTH/formic,Verilog,formic,352,1,2023-04-14 08:52:48+00:00,1
1898,34314080,https://github.com/cathook/Simple-CPU.git,2015-04-21 08:23:47+00:00,[DEPRECATED] A simple pipeline cpu with L1 cache (yet another homework for computer arch course),cathook/Simple-CPU,Verilog,Simple-CPU,112,1,2019-02-03 04:20:29+00:00,1
1899,34012909,https://github.com/csus-senior-design/videogen.git,2015-04-15 19:03:27+00:00,,csus-senior-design/videogen,Verilog,videogen,148,1,2021-01-26 03:17:04+00:00,1
1900,37294249,https://github.com/grantae/uart.git,2015-06-12 00:57:00+00:00,A UART written in Verilog (115200/8N1),grantae/uart,Verilog,uart,104,1,2017-11-13 12:15:13+00:00,0
1901,40209406,https://github.com/pabgo/Primer-Proyecto-Digitales-Grupo12.git,2015-08-04 21:13:23+00:00,Primer proyecto de laboratorio de diseno de sistemas digitales,pabgo/Primer-Proyecto-Digitales-Grupo12,Verilog,Primer-Proyecto-Digitales-Grupo12,132,1,2015-08-14 02:23:16+00:00,0
1902,36733308,https://github.com/dcrozz/MicroMachine.git,2015-06-02 13:00:50+00:00,"A single cycle CPU running on Xilinx Spartan 6 XC6LX16-CS324, supporting 31 MIPS instructions. ",dcrozz/MicroMachine,Verilog,MicroMachine,252,1,2022-12-01 14:30:29+00:00,1
1903,36965403,https://github.com/samlnx03/ed2-ram00.git,2015-06-06 03:05:28+00:00,ram en verilog implementada en luts de una fpga,samlnx03/ed2-ram00,Verilog,ed2-ram00,116,1,2018-03-13 18:53:11+00:00,1
1904,35607932,https://github.com/lostpfg/VGA_Controller.git,2015-05-14 11:37:46+00:00,,lostpfg/VGA_Controller,Verilog,VGA_Controller,696,1,2019-08-30 05:01:31+00:00,0
1905,39311288,https://github.com/vipinkmenon/dyract_x8_gen3.git,2015-07-18 20:11:12+00:00,,vipinkmenon/dyract_x8_gen3,Verilog,dyract_x8_gen3,940,1,2018-12-21 23:30:56+00:00,0
1906,37459291,https://github.com/C-L-G/Documents.git,2015-06-15 10:43:08+00:00,组织文档,C-L-G/Documents,Verilog,Documents,652,1,2021-08-08 11:36:16+00:00,1
1907,36950920,https://github.com/pat-processor/pat-32bit.git,2015-06-05 19:18:32+00:00,"32-bit version of the PAT processor, developed at the University of Bristol",pat-processor/pat-32bit,Verilog,pat-32bit,3980,1,2020-05-07 15:29:17+00:00,0
1908,41195792,https://github.com/yht1995/Digital-WeighingScale.git,2015-08-22 07:15:47+00:00,,yht1995/Digital-WeighingScale,Verilog,Digital-WeighingScale,1037,1,2018-12-21 20:04:06+00:00,0
1909,40780759,https://github.com/gchebanov/verilog-queen.git,2015-08-15 19:35:58+00:00,solution of queen problem on verilog,gchebanov/verilog-queen,Verilog,verilog-queen,116,1,2016-09-18 19:41:01+00:00,0
1910,35196521,https://github.com/thotypous/rtai-irq-latency.git,2015-05-07 03:23:24+00:00,RTAI IRQ Latency Experiments,thotypous/rtai-irq-latency,Verilog,rtai-irq-latency,184,1,2024-05-07 12:54:57+00:00,2
1911,36145680,https://github.com/ShenghanGao/Lookup-Table.git,2015-05-23 22:40:40+00:00,"Lookup tables in Verilog for waveforms including sine, triangle, and sawtooth.",ShenghanGao/Lookup-Table,Verilog,Lookup-Table,104,1,2024-06-25 15:49:13+00:00,0
1912,39785215,https://github.com/hpcn-uam/hardware_packet_train.git,2015-07-27 16:28:10+00:00,,hpcn-uam/hardware_packet_train,Verilog,hardware_packet_train,1316,1,2021-06-22 11:01:37+00:00,1
1913,42207798,https://github.com/naikd2/WinterIsComing.git,2015-09-09 22:17:16+00:00,,naikd2/WinterIsComing,Verilog,WinterIsComing,39630,1,2017-01-18 16:57:47+00:00,0
1914,41491780,https://github.com/hammashamzah/ieeeedc-timHAF.git,2015-08-27 14:32:47+00:00,Repository ini berisi kode Verilog yang kita kerjakan untuk kompetisi IEEE EDC - timHAF,hammashamzah/ieeeedc-timHAF,Verilog,ieeeedc-timHAF,57569,1,2016-12-22 03:10:55+00:00,0
1915,39484206,https://github.com/pankaj2701/ajardsp.git,2015-07-22 03:46:10+00:00,Automatically exported from code.google.com/p/ajardsp,pankaj2701/ajardsp,Verilog,ajardsp,1148,1,2018-01-07 03:52:54+00:00,2
1916,34079809,https://github.com/bmreynolds92/computerarchitecture.git,2015-04-16 20:49:01+00:00,project,bmreynolds92/computerarchitecture,Verilog,computerarchitecture,405,1,2020-03-14 04:00:09+00:00,0
1917,34844583,https://github.com/amoudgl/singlecycle-processor.git,2015-04-30 08:55:39+00:00,16 bit single cycle processor in Verilog,amoudgl/singlecycle-processor,Verilog,singlecycle-processor,100,1,2022-04-09 22:33:35+00:00,0
1918,36048313,https://github.com/lsnow/mips32.git,2015-05-22 02:36:25+00:00,mips32 instruction set CPU implemented by verilog ,lsnow/mips32,Verilog,mips32,156,1,2015-12-19 06:43:06+00:00,0
1919,38363500,https://github.com/C-L-G/data_statistics.git,2015-07-01 09:54:08+00:00,数据统计直方图,C-L-G/data_statistics,Verilog,data_statistics,128,1,2016-01-06 06:58:37+00:00,0
1920,37647282,https://github.com/C-L-G/RGB-YUV.git,2015-06-18 08:27:09+00:00, 视频RGB转YUV格式,C-L-G/RGB-YUV,Verilog,RGB-YUV,132,1,2016-06-04 03:12:09+00:00,1
1921,35282933,https://github.com/BusoRN/ISA-projects.git,2015-05-08 14:11:42+00:00,"Here there are the laboratory project made by Angela Bernunzo, Fabio Busignani and Emanuele Gianoglio for the Integrated System Architecture course, Politecnico di Torino, Turin, Italy.",BusoRN/ISA-projects,Verilog,ISA-projects,20860,1,2020-03-29 09:40:03+00:00,0
1922,41909047,https://github.com/lvniqi/bemicro_max10_test.git,2015-09-04 09:58:12+00:00,max10 fpga测试工程,lvniqi/bemicro_max10_test,Verilog,bemicro_max10_test,1096,1,2019-12-26 04:33:25+00:00,1
1923,42149584,https://github.com/aj-michael/Digital-Systems.git,2015-09-09 01:49:28+00:00,My digital systems Verilog projects,aj-michael/Digital-Systems,Verilog,Digital-Systems,3896,1,2022-02-26 03:18:56+00:00,0
1924,38225067,https://github.com/mahalakshmi23/ElectronicLock.git,2015-06-29 03:09:12+00:00,Electronic lock which accepts a 4 digit pass code to unlock. Designed to work in Basys2 FPGA board.,mahalakshmi23/ElectronicLock,Verilog,ElectronicLock,127,1,2022-09-22 10:32:15+00:00,0
1925,35507283,https://github.com/farzonl/verilogpipelinedgpu.git,2015-05-12 19:05:10+00:00,Automatically exported from code.google.com/p/verilogpipelinedgpu,farzonl/verilogpipelinedgpu,Verilog,verilogpipelinedgpu,6109,1,2022-10-12 01:52:58+00:00,2
1926,39227357,https://github.com/oceanborn-mx/sirius.git,2015-07-17 00:44:15+00:00,Parallel Matrix Algorithms,oceanborn-mx/sirius,Verilog,sirius,144,1,2023-08-08 03:50:06+00:00,1
1927,40228344,https://github.com/chaimbaskin/arp_crypto_dma.git,2015-08-05 06:21:07+00:00,,chaimbaskin/arp_crypto_dma,Verilog,arp_crypto_dma,29840,1,2019-01-16 21:29:16+00:00,1
1928,39838680,https://github.com/leizhengyu/HiLMI.git,2015-07-28 14:28:01+00:00,,leizhengyu/HiLMI,Verilog,HiLMI,132,1,2015-07-28 14:42:40+00:00,0
1929,39926983,https://github.com/dudu2015/pwm.git,2015-07-30 02:26:13+00:00,,dudu2015/pwm,Verilog,pwm,116,1,2018-11-29 00:38:18+00:00,0
1930,34327779,https://github.com/eckucukoglu/basic-vending-machine.git,2015-04-21 13:12:04+00:00,Basic Vending Machine as a Verilog module.,eckucukoglu/basic-vending-machine,Verilog,basic-vending-machine,328,1,2018-06-09 06:53:19+00:00,0
1931,38178704,https://github.com/FPGAHDL/vga_640x480.git,2015-06-27 23:10:19+00:00,,FPGAHDL/vga_640x480,Verilog,vga_640x480,120,1,2023-12-28 13:40:05+00:00,0
1932,41558810,https://github.com/Lewisw3/RedPitayaPID.git,2015-08-28 16:56:27+00:00,Multi-Channel PID Controller Implemented on the Red Pitaya ,Lewisw3/RedPitayaPID,Verilog,RedPitayaPID,5871,1,2024-08-11 13:05:46+00:00,0
1933,40851806,https://github.com/Verkings/Keypad-Scanner-and-Encoder.git,2015-08-17 00:57:53+00:00,,Verkings/Keypad-Scanner-and-Encoder,Verilog,Keypad-Scanner-and-Encoder,1392,1,2022-06-10 00:02:20+00:00,0
1934,36457881,https://github.com/Klamath233/lianliankan-verilog.git,2015-05-28 18:28:13+00:00,152 Final Project,Klamath233/lianliankan-verilog,Verilog,lianliankan-verilog,260,1,2015-06-01 21:55:04+00:00,0
1935,37423626,https://github.com/adeeshag/dram_model.git,2015-06-14 18:11:27+00:00,DRAM Memory modeling,adeeshag/dram_model,Verilog,dram_model,27572,1,2022-06-28 09:20:44+00:00,0
1936,37350214,https://github.com/wonjsohn/nerf-verilog.git,2015-06-12 23:55:07+00:00,Automatically exported from code.google.com/p/nerf-verilog,wonjsohn/nerf-verilog,Verilog,nerf-verilog,225361,1,2015-06-17 23:53:46+00:00,2
1937,37371426,https://github.com/goran-mahovlic/OLS-HDMI_Output.git,2015-06-13 12:56:34+00:00,HDMI output on Open Bench Logic Analyser,goran-mahovlic/OLS-HDMI_Output,Verilog,OLS-HDMI_Output,212,1,2022-07-17 21:32:19+00:00,0
1938,38742088,https://github.com/nctu-homeworks/shlab-final.git,2015-07-08 08:34:20+00:00,軟硬體協同設計之Final project，此project獲得殷之同電子實驗獎學金,nctu-homeworks/shlab-final,Verilog,shlab-final,2163,1,2023-01-28 20:39:13+00:00,0
1939,39549518,https://github.com/Feral24/Canny-Edge-Detector.git,2015-07-23 06:22:44+00:00,Canny Edge Detector final project from ECE 5775,Feral24/Canny-Edge-Detector,Verilog,Canny-Edge-Detector,29112,1,2022-04-11 21:03:56+00:00,2
1940,36590204,https://github.com/kazehikuno/Verilog.git,2015-05-31 05:59:23+00:00,Verilog projects completed in Fall 2014,kazehikuno/Verilog,Verilog,Verilog,1736,1,2016-11-02 23:08:08+00:00,0
1941,41919836,https://github.com/ab39826/VLSI.git,2015-09-04 14:21:28+00:00,"Create tx fifo buffer in verilog, complete layout, and perform spice simulations. Virtuoso, cadence",ab39826/VLSI,Verilog,VLSI,1600,1,2018-03-17 18:15:10+00:00,2
1942,34781123,https://github.com/secworks/keywrap.git,2015-04-29 08:14:15+00:00,RFC 3394 keywrap cipher mode implemented in Verilog 2001.,secworks/keywrap,Verilog,keywrap,14,1,2022-01-29 23:27:33+00:00,1
1943,39603746,https://github.com/kylemn/SlotMachine.git,2015-07-24 01:23:06+00:00,"Interactive slotmachine game made for use with nexys3 board. Includes lights, sounds, and FUN! See readme for instructions on how to play",kylemn/SlotMachine,Verilog,SlotMachine,320,1,2022-09-11 23:34:05+00:00,0
1944,36635981,https://github.com/kazehikuno/Embedded-Systems-using-Assembly-NIOS-II-CPU.git,2015-06-01 03:39:08+00:00,Assembly projects using Altera DE2 development board and NIOS II processor.  The YouTube link leads to a description and demo of my final project for the class.,kazehikuno/Embedded-Systems-using-Assembly-NIOS-II-CPU,Verilog,Embedded-Systems-using-Assembly-NIOS-II-CPU,41180,1,2016-11-02 23:07:47+00:00,0
1945,37100855,https://github.com/gstark307/Pet2001_Nexys3.git,2015-06-09 00:38:28+00:00,A Commodore PET in an FPGA.,gstark307/Pet2001_Nexys3,Verilog,Pet2001_Nexys3,192,1,2022-08-26 22:52:24+00:00,5
1946,34651149,https://github.com/wkoszek/drums.git,2015-04-27 07:05:27+00:00,My repository related to my snare drum and drumset interests,wkoszek/drums,Verilog,drums,37,1,2016-03-24 00:45:24+00:00,0
1947,34368299,https://github.com/BoolLi/Pollard-s-p-1-algorithm.git,2015-04-22 04:20:39+00:00,This project is a hardware implementation of Pollard's p-1 prime factorization algorithm,BoolLi/Pollard-s-p-1-algorithm,Verilog,Pollard-s-p-1-algorithm,160,1,2024-09-23 23:58:28+00:00,0
1948,41383233,https://github.com/thomasrussellmurphy/de1_soc_example.git,2015-08-25 19:20:34+00:00,A short example for using the DE1_SOC Terasic development board,thomasrussellmurphy/de1_soc_example,Verilog,de1_soc_example,160,1,2021-02-09 17:56:11+00:00,0
1949,35468846,https://github.com/seanjensengrey/ajardsp.git,2015-05-12 05:33:22+00:00,Automatically exported from code.google.com/p/ajardsp,seanjensengrey/ajardsp,Verilog,ajardsp,1156,1,2022-12-13 16:29:32+00:00,0
1950,36342095,https://github.com/LongJohnCoder/mist-board.git,2015-05-27 04:10:29+00:00,Automatically exported from code.google.com/p/mist-board,LongJohnCoder/mist-board,Verilog,mist-board,48680,1,2023-03-22 14:29:43+00:00,0
1951,41135235,https://github.com/jeremysalwen/yosysZKP.git,2015-08-21 04:40:12+00:00,Implementation of a practical and generic Zero-Knowledge Proof protocol using yosys,jeremysalwen/yosysZKP,Verilog,yosysZKP,236,1,2023-10-30 10:35:28+00:00,0
1952,38625480,https://github.com/germanfgv/ARCSoftcore.git,2015-07-06 14:49:35+00:00,,germanfgv/ARCSoftcore,Verilog,ARCSoftcore,30498,1,2019-01-29 15:30:46+00:00,0
1953,40422339,https://github.com/JoyPP/one-cycle-CPU-on-ModelSim.git,2015-08-09 02:08:15+00:00,a one-cycle CPU finished on ModelSim,JoyPP/one-cycle-CPU-on-ModelSim,Verilog,one-cycle-CPU-on-ModelSim,172,1,2018-12-02 11:00:53+00:00,1
1954,35157407,https://github.com/jiangxincode/HDLTest.git,2015-05-06 12:35:05+00:00,,jiangxincode/HDLTest,Verilog,HDLTest,100,1,2024-05-08 03:38:13+00:00,0
1955,47992542,https://github.com/pConst/basic_verilog.git,2015-12-14 18:09:40+00:00,Must-have verilog systemverilog modules,pConst/basic_verilog,Verilog,basic_verilog,56836,1638,2024-10-28 07:00:04+00:00,378
1956,45797714,https://github.com/sergeykhbr/riscv_vhdl.git,2015-11-08 20:30:57+00:00,"Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators",sergeykhbr/riscv_vhdl,Verilog,riscv_vhdl,102641,625,2024-10-28 21:31:16+00:00,103
1957,47573604,https://github.com/FPGAwars/FPGA-peripherals.git,2015-12-07 19:15:42+00:00,:seedling: :snowflake: Collection of open-source peripherals in Verilog,FPGAwars/FPGA-peripherals,Verilog,FPGA-peripherals,21913,172,2024-09-22 16:01:08+00:00,35
1958,48919921,https://github.com/lisper/cpus-caddr.git,2016-01-02 18:44:03+00:00,FPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs,lisper/cpus-caddr,Verilog,cpus-caddr,7866,117,2024-10-25 02:00:08+00:00,13
1959,44067792,https://github.com/virtualagc/agc_simulation.git,2015-10-11 20:11:06+00:00,Verilog simulation files for a replica of the Apollo Guidance Computer,virtualagc/agc_simulation,Verilog,agc_simulation,5148,116,2024-08-31 12:08:03+00:00,21
1960,46211806,https://github.com/alexforencich/verilog-cam.git,2015-11-15 09:31:23+00:00,Verilog Content Addressable Memory Module,alexforencich/verilog-cam,Verilog,verilog-cam,20,101,2024-10-10 03:24:03+00:00,47
1961,47909459,https://github.com/thomasrussellmurphy/stx_cookbook.git,2015-12-13 07:01:53+00:00,Altera Advanced Synthesis Cookbook 11.0,thomasrussellmurphy/stx_cookbook,Verilog,stx_cookbook,4027,93,2024-10-28 10:01:47+00:00,37
1962,48382001,https://github.com/lynxis/lpc_sniffer.git,2015-12-21 16:25:21+00:00,a low pin count sniffer for icestick,lynxis/lpc_sniffer,Verilog,lpc_sniffer,87,90,2024-08-29 09:27:48+00:00,13
1963,46276558,https://github.com/archlabo/Frix.git,2015-11-16 13:34:37+00:00,IBM PC Compatible SoC for a commercially available FPGA board,archlabo/Frix,Verilog,Frix,2065,67,2024-10-27 20:29:40+00:00,10
1964,45758062,https://github.com/westonb/OV7670-Verilog.git,2015-11-07 22:51:21+00:00,Verilog modules required to get the OV7670 camera working,westonb/OV7670-Verilog,Verilog,OV7670-Verilog,186,63,2024-10-16 14:18:45+00:00,32
1965,46274472,https://github.com/hardenedlinux/hardenedlinux_profiles.git,2015-11-16 12:53:49+00:00,It contains hardenedlinux community documentation.,hardenedlinux/hardenedlinux_profiles,Verilog,hardenedlinux_profiles,79901,60,2024-04-05 19:21:56+00:00,16
1966,47747915,https://github.com/mematrix/AES-FPGA.git,2015-12-10 08:22:19+00:00,AES加密解密算法的Verilog实现,mematrix/AES-FPGA,Verilog,AES-FPGA,19,58,2024-09-20 09:00:24+00:00,28
1967,49963434,https://github.com/ForrestBlue/cortexm0ds.git,2016-01-19 15:50:23+00:00,,ForrestBlue/cortexm0ds,Verilog,cortexm0ds,801,51,2024-10-20 11:40:55+00:00,32
1968,46681443,https://github.com/wyager/HaSKI.git,2015-11-22 21:38:26+00:00,Cλash/Haskell FPGA-based SKI calculus evaluator,wyager/HaSKI,Verilog,HaSKI,213,48,2024-08-19 14:40:13+00:00,3
1969,49670587,https://github.com/haojunliu/OpenFPGA.git,2016-01-14 19:41:55+00:00,OpenFPGA,haojunliu/OpenFPGA,Verilog,OpenFPGA,43668,33,2023-03-23 03:58:44+00:00,5
1970,49704681,https://github.com/rbarzic/nanorv32.git,2016-01-15 07:50:20+00:00,A small 32-bit implementation of the RISC-V architecture,rbarzic/nanorv32,Verilog,nanorv32,9678,32,2024-10-21 20:17:09+00:00,14
1971,49478354,https://github.com/wtiandong/Hardware_circular_buffer_controller.git,2016-01-12 05:54:33+00:00,This is a circular buffer controller used in FPGA.,wtiandong/Hardware_circular_buffer_controller,Verilog,Hardware_circular_buffer_controller,7,32,2024-09-27 05:32:16+00:00,13
1972,46619754,https://github.com/MorrisMA/M65C02A.git,2015-11-21 15:00:03+00:00,Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001),MorrisMA/M65C02A,Verilog,M65C02A,24160,31,2024-10-06 00:54:03+00:00,9
1973,47051199,https://github.com/joelagnel/i2c-master.git,2015-11-29 05:25:22+00:00,An i2c master controller implemented in Verilog,joelagnel/i2c-master,Verilog,i2c-master,0,31,2024-07-20 13:27:02+00:00,15
1974,45230555,https://github.com/drom/quark.git,2015-10-30 05:16:15+00:00,Stack CPU :construction: Work In Progress :construction:,drom/quark,Verilog,quark,61,30,2024-08-29 13:44:39+00:00,2
1975,47149490,https://github.com/tritechpw/Make-FPGA.git,2015-11-30 22:18:04+00:00,Repository of Verilog code for Make:FPGA book Chapters 2 & 3.,tritechpw/Make-FPGA,Verilog,Make-FPGA,3,29,2024-05-17 10:23:44+00:00,10
1976,50723993,https://github.com/subutai-attic/pars.git,2016-01-30 12:29:41+00:00,,subutai-attic/pars,Verilog,pars,49408,28,2024-01-02 10:34:31+00:00,15
1977,43355742,https://github.com/Obijuan/myslides.git,2015-09-29 08:48:13+00:00,Collection of my presentations,Obijuan/myslides,Verilog,myslides,744571,28,2023-12-05 11:21:27+00:00,8
1978,48917357,https://github.com/lisper/cpus-pdp8.git,2016-01-02 17:13:51+00:00,FPGA based PDP-8/i clone in verilog.  Includes several TSS/8 sources and utiltities to build from source,lisper/cpus-pdp8,Verilog,cpus-pdp8,66787,24,2024-04-05 09:02:54+00:00,7
1979,47311548,https://github.com/richard42/CoCo3FPGA.git,2015-12-03 06:00:49+00:00,"FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al.",richard42/CoCo3FPGA,Verilog,CoCo3FPGA,161,24,2024-10-07 18:49:00+00:00,7
1980,45580318,https://github.com/whc2uestc/BD3_FPGA.git,2015-11-05 01:57:03+00:00,新一代北斗卫星导航监测接收机的FPGA实现,whc2uestc/BD3_FPGA,Verilog,BD3_FPGA,90,24,2024-09-21 15:33:45+00:00,17
1981,43796837,https://github.com/ironstein0/handwriting-recognition-using-neural-networks-on-FPGA-final-year-project.git,2015-10-07 05:26:58+00:00,,ironstein0/handwriting-recognition-using-neural-networks-on-FPGA-final-year-project,Verilog,handwriting-recognition-using-neural-networks-on-FPGA-final-year-project,135738,22,2024-08-26 01:32:23+00:00,4
1982,47890277,https://github.com/wd5gnr/icestickPWM.git,2015-12-12 18:48:30+00:00,Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo),wd5gnr/icestickPWM,Verilog,icestickPWM,16,22,2024-08-14 22:52:38+00:00,4
1983,49425705,https://github.com/peepo/verilog_tutorials_BB.git,2016-01-11 12:42:36+00:00,verilog tutorials for iCE40HX8K Breakout Board,peepo/verilog_tutorials_BB,Verilog,verilog_tutorials_BB,24,22,2024-02-28 13:41:28+00:00,3
1984,43520554,https://github.com/drom/spi.git,2015-10-01 20:54:06+00:00,spi memory controller,drom/spi,Verilog,spi,137,21,2024-08-13 15:44:22+00:00,9
1985,44252177,https://github.com/SubProto/icestick-vga-test.git,2015-10-14 14:13:34+00:00,Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools,SubProto/icestick-vga-test,Verilog,icestick-vga-test,128,21,2024-02-08 06:53:23+00:00,2
1986,46810959,https://github.com/QuantumQuadrate/HamamatsuCameralink.git,2015-11-24 18:36:33+00:00,FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.,QuantumQuadrate/HamamatsuCameralink,Verilog,HamamatsuCameralink,23,19,2024-09-22 04:41:59+00:00,12
1987,44655688,https://github.com/JeremyJiWZ/FPGA.git,2015-10-21 05:58:14+00:00,computer hardware system including ps2/vga with tank war game in verilog and mips,JeremyJiWZ/FPGA,Verilog,FPGA,152,19,2024-06-09 14:23:02+00:00,3
1988,48634988,https://github.com/pareddy113/Design-of-various-multiplier-Array-Booth-Wallace-.git,2015-12-27 06:11:15+00:00,,pareddy113/Design-of-various-multiplier-Array-Booth-Wallace-,Verilog,Design-of-various-multiplier-Array-Booth-Wallace-,856,19,2024-09-12 19:25:42+00:00,6
1989,49756082,https://github.com/neogeodev/SNKVerilog.git,2016-01-16 02:42:37+00:00,"Verilog definitions of custom SNK chips, for repairs and preservation.",neogeodev/SNKVerilog,Verilog,SNKVerilog,239,17,2024-09-12 20:24:21+00:00,4
1990,46376317,https://github.com/secworks/sha3.git,2015-11-17 21:23:25+00:00,FIPS 202 compliant SHA-3 core in Verilog,secworks/sha3,Verilog,sha3,26,17,2024-01-10 12:11:26+00:00,11
1991,48192473,https://github.com/diegovalverde/papiGB.git,2015-12-17 18:54:47+00:00,Game Boy Classic fully functional FPGA implementation from scratch,diegovalverde/papiGB,Verilog,papiGB,2976,16,2024-07-16 07:35:19+00:00,12
1992,48917736,https://github.com/lisper/cpus-cadr.git,2016-01-02 17:26:17+00:00,MIT CADR original verilog and simulator,lisper/cpus-cadr,Verilog,cpus-cadr,53177,16,2024-06-10 22:44:42+00:00,2
1993,50053448,https://github.com/sorgelig/BK0011M_MIST.git,2016-01-20 19:09:44+00:00,BK0011M (USSR retro home computer) core for MiST board,sorgelig/BK0011M_MIST,Verilog,BK0011M_MIST,3080,15,2024-10-18 02:10:53+00:00,7
1994,42467035,https://github.com/juliobg/Verilog-Multilayer-Perceptron.git,2015-09-14 18:00:05+00:00,HDL implementation of a pipelined multilayer perceptron (neural network),juliobg/Verilog-Multilayer-Perceptron,Verilog,Verilog-Multilayer-Perceptron,132,14,2023-11-08 18:01:47+00:00,10
1995,47075662,https://github.com/Merterm/BRAIN-M.git,2015-11-29 18:48:39+00:00,Brilliantly Radical Artificially Intelligent Neural Machine,Merterm/BRAIN-M,Verilog,BRAIN-M,1558,14,2023-12-27 11:10:39+00:00,2
1996,46942220,https://github.com/skibo/Pet2001_Arty.git,2015-11-26 18:43:26+00:00,A Commodore PET in an Artix-7 FPGA.,skibo/Pet2001_Arty,Verilog,Pet2001_Arty,436,14,2024-01-04 23:01:09+00:00,6
1997,50408177,https://github.com/likaihz/Greedy_Snake.git,2016-01-26 06:20:36+00:00,数字逻辑课程设计，在Spartan-3的板上实现一个贪吃蛇的小游戏。,likaihz/Greedy_Snake,Verilog,Greedy_Snake,7,13,2024-10-24 04:25:51+00:00,1
1998,45821862,https://github.com/ztgao/ConvNN_FPGA_Accelerator.git,2015-11-09 07:20:19+00:00,,ztgao/ConvNN_FPGA_Accelerator,Verilog,ConvNN_FPGA_Accelerator,29614,13,2024-01-28 12:28:41+00:00,5
1999,42374325,https://github.com/AmeerAbdelhadi/Switched-Multiported-RAM.git,2015-09-12 21:49:14+00:00,Switched SRAM-based Multi-ported RAM,AmeerAbdelhadi/Switched-Multiported-RAM,Verilog,Switched-Multiported-RAM,7116,13,2024-04-13 13:32:27+00:00,4
2000,46646964,https://github.com/kavinr/Sorting.git,2015-11-22 04:54:59+00:00,Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.,kavinr/Sorting,Verilog,Sorting,1314,12,2024-07-28 01:49:03+00:00,6
2001,47956074,https://github.com/rbarzic/arty-cm0-designstart.git,2015-12-14 06:24:56+00:00,A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board,rbarzic/arty-cm0-designstart,Verilog,arty-cm0-designstart,1021,12,2024-10-08 06:10:23+00:00,7
2002,50687978,https://github.com/jhallen/i2cmon.git,2016-01-29 20:02:59+00:00,FPGA-based I2C to RS-232 serial converter / bus monitor,jhallen/i2cmon,Verilog,i2cmon,244,11,2024-06-28 14:41:37+00:00,3
2003,46647329,https://github.com/kavinr/Bresenham-Line-Drawing-Algorithm.git,2015-11-22 05:08:55+00:00,Verilog implementation of Bresenham's line drawing algorithm. ,kavinr/Bresenham-Line-Drawing-Algorithm,Verilog,Bresenham-Line-Drawing-Algorithm,730,11,2023-04-14 16:12:29+00:00,1
2004,46252073,https://github.com/mitchgu/GuitarHeroFFE.git,2015-11-16 04:29:53+00:00,Guitar Hero: Fast Fourier Edition. An MIT 6.111 final project that uses the power of the FPGA to play guitar hero with real guitars.,mitchgu/GuitarHeroFFE,Verilog,GuitarHeroFFE,12788,11,2023-09-26 00:37:43+00:00,5
2005,43974493,https://github.com/rfotino/consolite-hardware.git,2015-10-09 18:58:51+00:00,A hardware implementation of the Consolite game console written in Verilog.,rfotino/consolite-hardware,Verilog,consolite-hardware,180,11,2024-07-28 18:04:25+00:00,2
2006,46763667,https://github.com/huhuikevin/i2c_slave.git,2015-11-24 03:08:58+00:00,fpga i2c slave verilog hdl rtl,huhuikevin/i2c_slave,Verilog,i2c_slave,32,11,2024-10-16 06:40:52+00:00,1
2007,44633482,https://github.com/evanfrazierc/FPGA-MP3-Player.git,2015-10-20 20:37:07+00:00,,evanfrazierc/FPGA-MP3-Player,Verilog,FPGA-MP3-Player,1156,10,2023-11-19 22:57:40+00:00,1
2008,42882057,https://github.com/edwardclin2003/LowPassFilterImageFPGA.git,2015-09-21 17:25:47+00:00,Verilog code that does 2D Low Pass Filter on a greyscale image,edwardclin2003/LowPassFilterImageFPGA,Verilog,LowPassFilterImageFPGA,956,10,2024-06-28 14:43:28+00:00,1
2009,43808853,https://github.com/Zhikharev/selen.git,2015-10-07 10:30:43+00:00,SoC based on RISC V ISA,Zhikharev/selen,Verilog,selen,12543,10,2023-11-07 03:29:02+00:00,3
2010,49331210,https://github.com/lipro/tv80.git,2016-01-09 16:14:45+00:00,"The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)",lipro/tv80,Verilog,tv80,220,9,2024-08-22 19:53:44+00:00,4
2011,46003439,https://github.com/chamora/ServoMotor.git,2015-11-11 19:08:43+00:00,servo motor control with FPGA,chamora/ServoMotor,Verilog,ServoMotor,0,9,2024-02-28 06:22:12+00:00,3
2012,47671543,https://github.com/NJU-CS-SYS/ArchLab2015.git,2015-12-09 05:51:11+00:00,2015秋季学期组成原理实验 & 2013级系统方向综合实验 - NPC,NJU-CS-SYS/ArchLab2015,Verilog,ArchLab2015,1880,9,2023-12-16 11:39:04+00:00,5
2013,43421256,https://github.com/C-L-G/video_timing_generator.git,2015-09-30 08:29:20+00:00,标准视频时序生成器,C-L-G/video_timing_generator,Verilog,video_timing_generator,23,9,2024-10-02 15:20:49+00:00,3
2014,49061366,https://github.com/ppashakhanloo/verilog-array-multiplier.git,2016-01-05 11:18:17+00:00,Implementation of general array multiplication,ppashakhanloo/verilog-array-multiplier,Verilog,verilog-array-multiplier,1,8,2024-06-13 16:24:25+00:00,5
2015,47209311,https://github.com/q3k/ledvideo.git,2015-12-01 18:30:46+00:00,RGB LED IP Core,q3k/ledvideo,Verilog,ledvideo,33,8,2020-11-19 10:47:08+00:00,0
2016,48206050,https://github.com/Saanlima/Pipistrello.git,2015-12-18 00:49:13+00:00,Pipistrello FPGA board by Saanlima Electronics,Saanlima/Pipistrello,Verilog,Pipistrello,16233,8,2024-07-19 06:30:50+00:00,3
2017,42887325,https://github.com/ameyjain/VERILOG-RootMeanSquareCalculator.git,2015-09-21 18:57:20+00:00,"RMSC with operating frequency of 300MHz. Coded, simulated and synthesized on Verilog RTL 72 stages Pipelining of division and square root block producing the result using a synchronous FIFO. Tools and Languages: Synopsys VCS, Synopsys Design Vision, GTK Wave, NC-Verilog, Verilog HDL",ameyjain/VERILOG-RootMeanSquareCalculator,Verilog,VERILOG-RootMeanSquareCalculator,148,8,2023-07-04 11:23:46+00:00,5
2018,42592194,https://github.com/testaco/DCP6.git,2015-09-16 14:25:51+00:00,John Stephenson's DCP6 Direct Conversion SDR,testaco/DCP6,Verilog,DCP6,11340,7,2023-01-25 22:54:56+00:00,5
2019,47056725,https://github.com/Arlet/x18-32.git,2015-11-29 09:02:58+00:00,,Arlet/x18-32,Verilog,x18-32,7,7,2024-08-22 19:47:32+00:00,1
2020,46558992,https://github.com/qwertier24/HITCS.git,2015-11-20 11:47:24+00:00,HITCS课程代码相关,qwertier24/HITCS,Verilog,HITCS,518804,7,2023-06-22 08:26:55+00:00,2
2021,43778234,https://github.com/Torlus/z88fpga.git,2015-10-06 20:57:06+00:00,Cambridge Z88 in a FPGA,Torlus/z88fpga,Verilog,z88fpga,2585,7,2023-05-26 11:44:41+00:00,1
2022,50846854,https://github.com/kaktyzzz/jpegencode.git,2016-02-01 15:02:22+00:00,Encoder JPEG on FPGA (verilog),kaktyzzz/jpegencode,Verilog,jpegencode,2653,7,2024-04-27 19:07:32+00:00,2
2023,48275255,https://github.com/yuwen41200/fpga-computing.git,2015-12-19 08:53:54+00:00,FPGA Parallel Heterogeneous Computing,yuwen41200/fpga-computing,Verilog,fpga-computing,8923,7,2024-06-20 15:07:21+00:00,1
2024,46400690,https://github.com/iFMRT/Graduation-Project-2012.git,2015-11-18 06:45:54+00:00,Follow MIPS Run Team 2012 Graduation Project,iFMRT/Graduation-Project-2012,Verilog,Graduation-Project-2012,2615,7,2023-05-11 03:03:06+00:00,2
2025,50390618,https://github.com/cjccode/AES-algorithms.git,2016-01-26 00:16:21+00:00,Verilog Implement,cjccode/AES-algorithms,Verilog,AES-algorithms,63,7,2022-08-13 08:30:49+00:00,3
2026,42453854,https://github.com/Hybbon/oc2.git,2015-09-14 14:30:47+00:00,Verilog superscalar MIPS processor,Hybbon/oc2,Verilog,oc2,1027,7,2024-09-18 06:52:05+00:00,3
2027,43865404,https://github.com/cywongdigi/usb20.git,2015-10-08 05:42:24+00:00,,cywongdigi/usb20,Verilog,usb20,4880,7,2023-09-03 19:00:54+00:00,3
2028,47410243,https://github.com/gremerritt/multicycle-processor.git,2015-12-04 14:57:16+00:00,a multicycle CPU written in Verilog,gremerritt/multicycle-processor,Verilog,multicycle-processor,2225,7,2024-10-04 09:00:36+00:00,3
2029,49832463,https://github.com/GLADICOS/UART.git,2016-01-17 19:41:19+00:00,This project provide the necessary to run a env test a simple uart verilog using SystemC and running it on icarus verilog,GLADICOS/UART,Verilog,UART,360,7,2024-08-29 18:25:51+00:00,2
2030,47391918,https://github.com/marsohod4you/UsbHwThinClient4Vm.git,2015-12-04 08:41:19+00:00,"Attempt to attach display/mouse/keyboard to VMWAVE virtual machine. HW device for this: Altera MAX10 FPGA dev kit ""marsohod3""",marsohod4you/UsbHwThinClient4Vm,Verilog,UsbHwThinClient4Vm,2174,6,2021-11-27 16:51:55+00:00,3
2031,50395890,https://github.com/tanbotao5/RS485.git,2016-01-26 02:08:29+00:00,CPLD模拟RS485通信，程序简单，方便快捷,tanbotao5/RS485,Verilog,RS485,6,6,2018-02-05 03:39:56+00:00,0
2032,48095471,https://github.com/russeree/Tri-Mode-MAC-to-AXI-Buffer.git,2015-12-16 07:45:20+00:00,AXI4 LITE buffer for the OpenCores Trimode Ethernet MAC. Includes SIM. ,russeree/Tri-Mode-MAC-to-AXI-Buffer,Verilog,Tri-Mode-MAC-to-AXI-Buffer,16368,6,2024-09-20 08:08:23+00:00,0
2033,44791062,https://github.com/elnx/FPGA-beep-music.git,2015-10-23 04:36:44+00:00,Play music whith the PFGA buzzer.,elnx/FPGA-beep-music,Verilog,FPGA-beep-music,2712,6,2024-09-24 06:55:18+00:00,0
2034,44267798,https://github.com/stephenhu3/vision-camera.git,2015-10-14 18:25:58+00:00,Computer vision application for color blindness using D5M camera on Cyclone II FPGA,stephenhu3/vision-camera,Verilog,vision-camera,2296,6,2024-04-13 11:44:59+00:00,5
2035,44347819,https://github.com/MIPSfpga/myMIPSfpga.git,2015-10-15 21:55:45+00:00,,MIPSfpga/myMIPSfpga,Verilog,myMIPSfpga,204,6,2023-10-23 11:19:28+00:00,3
2036,45274103,https://github.com/DarkwaveTechnologies/Cray-2-Reboot.git,2015-10-30 20:08:44+00:00,This is a reconstruction of a Cray-2 in Verilog.  The long term goal is to make a clock cycle functional equivalent that will run on an FPGA board.,DarkwaveTechnologies/Cray-2-Reboot,Verilog,Cray-2-Reboot,116271,6,2022-11-29 12:52:14+00:00,3
2037,43972757,https://github.com/rhalstea/fpga_hash_join.git,2015-10-09 18:22:59+00:00,,rhalstea/fpga_hash_join,Verilog,fpga_hash_join,132,6,2024-06-12 16:29:55+00:00,1
2038,42630249,https://github.com/C-L-G/RGB-YCbCr.git,2015-09-17 02:41:54+00:00,RGB 和 YCbCr 高精度互转 ,C-L-G/RGB-YCbCr,Verilog,RGB-YCbCr,140,6,2023-11-29 07:18:46+00:00,6
2039,42499417,https://github.com/yuxincs/traffic-light-control-system.git,2015-09-15 06:22:30+00:00,A Simulative Traffic Light Control system on Basys2 board using Verilog. Created for my Digital Logic course project.,yuxincs/traffic-light-control-system,Verilog,traffic-light-control-system,124,6,2024-04-22 13:52:34+00:00,3
2040,45352268,https://github.com/heshamelmatary/wb_riscvscale.git,2015-11-01 18:31:07+00:00,This is a wishbone compliant RISCV Vscale core intended to run part of FuseSoC project with other (open)cores. ,heshamelmatary/wb_riscvscale,Verilog,wb_riscvscale,160,6,2020-01-09 09:57:52+00:00,2
2041,49061071,https://github.com/ppashakhanloo/verilog-DES.git,2016-01-05 11:11:54+00:00,Implementation of DES algorithm,ppashakhanloo/verilog-DES,Verilog,verilog-DES,6,6,2024-10-25 06:39:27+00:00,3
2042,48917823,https://github.com/lisper/arcade-centipede.git,2016-01-02 17:29:06+00:00,FPGA centipede arcade game in verilog,lisper/arcade-centipede,Verilog,arcade-centipede,2100,6,2021-12-17 13:19:26+00:00,3
2043,49234797,https://github.com/cbatten/ece4750-tut-pure-verilog.git,2016-01-07 22:31:01+00:00,Pure-Verilog ECE 4750 tutorial from 2014,cbatten/ece4750-tut-pure-verilog,Verilog,ece4750-tut-pure-verilog,160,5,2023-02-11 10:32:51+00:00,1
2044,50700015,https://github.com/peterpengwei/Microbench_HARP.git,2016-01-30 00:12:36+00:00,A set of RTL designs that quantify the architectural parameters,peterpengwei/Microbench_HARP,Verilog,Microbench_HARP,53,5,2023-04-25 17:25:43+00:00,3
2045,44707659,https://github.com/sadeghriazi/FFT-Implementation-Compact-Area-Efficient-for-FPGA.git,2015-10-21 22:16:06+00:00,Area-Efficient Fast Fourier Transform Implementation for FPGA,sadeghriazi/FFT-Implementation-Compact-Area-Efficient-for-FPGA,Verilog,FFT-Implementation-Compact-Area-Efficient-for-FPGA,34,5,2024-07-09 12:04:11+00:00,0
2046,50754739,https://github.com/ForbesNDU/DES_asic.git,2016-01-31 02:10:40+00:00,Implementation of  a hardware DES module in Verilog,ForbesNDU/DES_asic,Verilog,DES_asic,8,5,2021-08-13 13:45:29+00:00,1
2047,42803760,https://github.com/P3Stor/P3Stor.git,2015-09-20 06:56:41+00:00,A PCIe interface flash storage system,P3Stor/P3Stor,Verilog,P3Stor,2900,5,2024-06-24 02:44:30+00:00,4
2048,43298951,https://github.com/secworks/gcm.git,2015-09-28 12:15:36+00:00,Galois Couter Mode implementation in Verilog.,secworks/gcm,Verilog,gcm,52,5,2024-06-19 23:19:14+00:00,3
2049,48676386,https://github.com/linuxbest/Cosmos_OpenSSD.git,2015-12-28 05:53:09+00:00,,linuxbest/Cosmos_OpenSSD,Verilog,Cosmos_OpenSSD,493,5,2024-09-28 14:45:34+00:00,3
2050,43398611,https://github.com/nickdesaulniers/Omicron.git,2015-09-29 22:43:01+00:00,"a general purpose, pipelined CPU",nickdesaulniers/Omicron,Verilog,Omicron,15680,5,2020-11-17 10:18:48+00:00,3
2051,42690280,https://github.com/iamritpal/VERILOG-QueueControllerSimulation.git,2015-09-18 00:34:50+00:00,VHDL Simulation of Round Robin queue scheduling algorithm for incoming packets in a router or a switch,iamritpal/VERILOG-QueueControllerSimulation,Verilog,VERILOG-QueueControllerSimulation,6716,5,2024-07-30 06:01:49+00:00,1
2052,42596373,https://github.com/aelsayed95/face_detection.git,2015-09-16 15:35:51+00:00,A face detection project using a Cyclone II FPGA - in verilog,aelsayed95/face_detection,Verilog,face_detection,120,5,2024-01-17 07:04:45+00:00,3
2053,45662809,https://github.com/takeshineshiro/fpga_linear_128.git,2015-11-06 06:06:54+00:00,this  module  is  the  fpga  code    for  gening  utrasound  image    which   the element    type  is  linear and   the num  is  128,takeshineshiro/fpga_linear_128,Verilog,fpga_linear_128,70249,5,2024-05-07 01:50:51+00:00,4
2054,45151092,https://github.com/navjotx11/Pipelined-RISC15-Processor.git,2015-10-29 00:54:57+00:00,Verilog implementation of 16-bit pipelined RISC15 processor design,navjotx11/Pipelined-RISC15-Processor,Verilog,Pipelined-RISC15-Processor,2500,4,2018-06-19 12:52:00+00:00,0
2055,47446623,https://github.com/zhangys13/MIPS_AES.git,2015-12-05 07:19:39+00:00,Design a MIPS CPU in Verilog; Run AES encoder in this RISC-core;,zhangys13/MIPS_AES,Verilog,MIPS_AES,262,4,2024-05-07 01:51:20+00:00,0
2056,48787480,https://github.com/m13253/riscade.git,2015-12-30 07:08:45+00:00,A RISC CPU instruction set for academy experiment,m13253/riscade,Verilog,riscade,273,4,2024-10-25 16:03:31+00:00,1
2057,43460657,https://github.com/saltyskip/music_synth.git,2015-09-30 21:36:49+00:00,Music Synthesizer developed in Verilog to run on FPGA board,saltyskip/music_synth,Verilog,music_synth,10876,4,2022-12-09 11:14:58+00:00,0
2058,46463496,https://github.com/sam2k13/CSCI_4203_Project.git,2015-11-19 02:58:44+00:00,Class project implementing Reorder Buffer in Tomasula Algorithm,sam2k13/CSCI_4203_Project,Verilog,CSCI_4203_Project,59,4,2022-08-03 14:14:16+00:00,0
2059,49570434,https://github.com/PJBoy/thumb-simulator.git,2016-01-13 11:46:46+00:00,Simulates a subset of the ARM's Thumb ISA with the hardware description language Verilog,PJBoy/thumb-simulator,Verilog,thumb-simulator,115,4,2020-10-09 13:43:45+00:00,1
2060,48639443,https://github.com/miya4649/sc1_cpu.git,2015-12-27 09:14:19+00:00,Simple and fast CPU,miya4649/sc1_cpu,Verilog,sc1_cpu,218,4,2024-06-03 11:38:26+00:00,1
2061,49396205,https://github.com/clarkok/SystemOnChip.git,2016-01-11 02:13:18+00:00,Awesome project,clarkok/SystemOnChip,Verilog,SystemOnChip,170,4,2023-03-05 03:51:47+00:00,0
2062,46638605,https://github.com/kavinr/Time-Multiplexed-Quad-7-Segment-Display-Controller.git,2015-11-21 23:37:42+00:00,7 Segment Display Controller using Verilog,kavinr/Time-Multiplexed-Quad-7-Segment-Display-Controller,Verilog,Time-Multiplexed-Quad-7-Segment-Display-Controller,238,4,2022-06-10 06:49:36+00:00,0
2063,42712961,https://github.com/C-L-G/cordic.git,2015-09-18 09:41:52+00:00,Cordic 算法实现,C-L-G/cordic,Verilog,cordic,192,4,2022-08-02 07:02:51+00:00,1
2064,50937148,https://github.com/karljans/SoC_Design.git,2016-02-02 17:09:36+00:00,Github repository for SoC Design course project at Tallinn University of Technology,karljans/SoC_Design,Verilog,SoC_Design,38,4,2023-10-24 04:14:08+00:00,1
2065,47427934,https://github.com/amarnathmhn/4-core-MESI-Cache-Verification.git,2015-12-04 20:44:28+00:00,,amarnathmhn/4-core-MESI-Cache-Verification,Verilog,4-core-MESI-Cache-Verification,196,4,2024-07-08 09:03:57+00:00,1
2066,42743104,https://github.com/manojvishy/I2C_Project.git,2015-09-18 19:28:57+00:00,I2C master and slave developed for the final project of the Spring course of DSD'15,manojvishy/I2C_Project,Verilog,I2C_Project,144,4,2023-12-11 06:37:31+00:00,1
2067,46690600,https://github.com/AloriumTechnology/XLR8NeoPixel.git,2015-11-23 01:55:17+00:00,More NeoPixels. Fewer limitations. For Arduino Uno compatible XLR8 board from Alorium Technology,AloriumTechnology/XLR8NeoPixel,Verilog,XLR8NeoPixel,75,4,2020-10-09 18:07:30+00:00,0
2068,44337326,https://github.com/Jiantastic/FPGA-Pong-Game.git,2015-10-15 18:30:51+00:00,An FPGA implementation of a motion detection Pong game,Jiantastic/FPGA-Pong-Game,Verilog,FPGA-Pong-Game,3775,3,2017-12-24 12:45:10+00:00,0
2069,50737157,https://github.com/firemark/katp91.git,2016-01-30 17:59:48+00:00,simple computer written in Verilog to FPGA,firemark/katp91,Verilog,katp91,148,3,2018-12-26 14:33:11+00:00,0
2070,42818770,https://github.com/aiju/neogeocode.git,2015-09-20 15:49:11+00:00,,aiju/neogeocode,Verilog,neogeocode,28,3,2021-09-28 17:40:27+00:00,0
2071,46516354,https://github.com/Abhishek-Srikanth/ece_337_project.git,2015-11-19 19:48:32+00:00,FPGA Implementation of bayer's demosaicing algorithm on raw images,Abhishek-Srikanth/ece_337_project,Verilog,ece_337_project,21602,3,2023-08-13 12:21:31+00:00,2
2072,48877692,https://github.com/wallento/uart16550.git,2016-01-01 12:35:58+00:00,Fork from OpenCores UART 16550,wallento/uart16550,Verilog,uart16550,1237,3,2024-09-20 08:09:13+00:00,0
2073,47730701,https://github.com/RGD2/icestorm_example.git,2015-12-10 01:47:25+00:00,A very brief example / starter project for cliffordwolf/icestorm Open source FPGA tools. Works for both the iCEStick and the iCE40-HX8K Breakout Board,RGD2/icestorm_example,Verilog,icestorm_example,676,3,2023-10-14 02:21:21+00:00,0
2074,46829832,https://github.com/charlesdotxyz/2048_Verilog.git,2015-11-25 01:34:07+00:00,EE354 Project - 2048 by Verilog,charlesdotxyz/2048_Verilog,Verilog,2048_Verilog,1708,3,2024-05-18 05:10:28+00:00,1
2075,42309831,https://github.com/benthill/CompArchFA15.git,2015-09-11 13:22:57+00:00,The base repository for Olin's ENGR3410 Computer Architecture assignments,benthill/CompArchFA15,Verilog,CompArchFA15,70454,3,2024-07-02 19:32:46+00:00,31
2076,48917845,https://github.com/lisper/arcade-foodfight.git,2016-01-02 17:29:46+00:00,FPGA foodfight arcade game in verilog,lisper/arcade-foodfight,Verilog,arcade-foodfight,13742,3,2020-01-20 16:02:56+00:00,3
2077,44642133,https://github.com/divyaalokgupta/BellmanFord.git,2015-10-21 00:08:47+00:00,Designed a hardware accelerator for the Bellman Ford Algorithm for finding the shortest spanning tree in a graph/,divyaalokgupta/BellmanFord,Verilog,BellmanFord,0,3,2023-08-16 02:21:45+00:00,0
2078,44061964,https://github.com/polymitis/mixed-signal-oscilloscope.git,2015-10-11 17:23:14+00:00,Mixed-Signal Oscilloscope on Chip,polymitis/mixed-signal-oscilloscope,Verilog,mixed-signal-oscilloscope,41568,3,2024-10-22 04:49:19+00:00,1
2079,46224382,https://github.com/agustingianni/verilog.git,2015-11-15 15:54:39+00:00,Various verilog tests.,agustingianni/verilog,Verilog,verilog,3472,3,2022-07-08 08:56:49+00:00,0
2080,49729447,https://github.com/hku-casr/riscv-overlay.git,2016-01-15 16:05:20+00:00,,hku-casr/riscv-overlay,Verilog,riscv-overlay,25,3,2024-09-24 15:18:15+00:00,3
2081,50862069,https://github.com/freeelectron-ro/zynq-4bit-div-operation.git,2016-02-01 18:46:37+00:00,Division operation sketch for Zybo board,freeelectron-ro/zynq-4bit-div-operation,Verilog,zynq-4bit-div-operation,57,3,2023-10-12 21:58:28+00:00,2
2082,48564137,https://github.com/packet-transactions/atomsyn.git,2015-12-25 02:58:16+00:00,,packet-transactions/atomsyn,Verilog,atomsyn,43,3,2024-04-12 13:19:56+00:00,0
2083,42815087,https://github.com/tbackus127/Project-Syzygy.git,2015-09-20 14:04:19+00:00,"A 16-bit RISC CPU written in Verilog for the Basys 3 FPGA, and a very small operating system for it compiled to its own assembly language from a custom C-like high-level language.",tbackus127/Project-Syzygy,Verilog,Project-Syzygy,27184,3,2022-10-22 04:44:17+00:00,0
2084,43003533,https://github.com/cabul/mips-ace.git,2015-09-23 13:45:01+00:00,:spades:,cabul/mips-ace,Verilog,mips-ace,16727,3,2018-04-13 05:47:02+00:00,1
2085,43577548,https://github.com/siamumar/TriLoc.git,2015-10-02 21:37:26+00:00,Privacy Preserving Localization for Smart Automotive Systems,siamumar/TriLoc,Verilog,TriLoc,25670,3,2020-11-23 09:00:33+00:00,1
2086,49730577,https://github.com/NJU-CS-SYS/vga_text_mode.git,2016-01-15 16:25:01+00:00,VGA controller to display ascii text,NJU-CS-SYS/vga_text_mode,Verilog,vga_text_mode,23,3,2022-03-29 01:42:51+00:00,0
2087,44495740,https://github.com/rkrajnc/z3sdram.git,2015-10-18 20:43:53+00:00,Automatically exported from code.google.com/p/z3sdram,rkrajnc/z3sdram,Verilog,z3sdram,552,3,2022-06-22 07:47:08+00:00,0
2088,45412484,https://github.com/kevintownsend/linked_list_fifo.git,2015-11-02 18:07:21+00:00,,kevintownsend/linked_list_fifo,Verilog,linked_list_fifo,148,3,2024-05-20 02:57:37+00:00,0
2089,49468044,https://github.com/OSURoboticsClub/Rover_2015_2016.git,2016-01-12 02:06:31+00:00,Repository for the 2016 OSU Mars Rover Team for the Sample Return Robot Challenge,OSURoboticsClub/Rover_2015_2016,Verilog,Rover_2015_2016,87653,3,2019-02-04 23:21:21+00:00,2
2090,49989726,https://github.com/esonghori/CordicAlgorithm.git,2016-01-19 23:11:53+00:00,Implementation of CORDIC Algorithm Using Verilog,esonghori/CordicAlgorithm,Verilog,CordicAlgorithm,17,3,2021-05-13 21:25:58+00:00,1
2091,48360990,https://github.com/PurdueAtomDev/de2i-150_RealTimeIP.git,2015-12-21 08:49:43+00:00,"The  project  operates  on  real-­‐time  video  and  performs  some  kind  of  image  processing.  Mainly,  it  bolds  the  edges,  and  changes  the  color  components  in  each  frame.  It  smoothens  each  frame  and  makes  it  brighter  and  blurred.  Overall,  it  modifies  the  image  to  make  it  look  like  a  painting  rather  than  a  normal  photograph.  An  interesting  challenge  involved  in  this  case  is  to  provide  processed  frames  on-­‐the-­‐fly  from  a  real-­‐time  video  feed.  The  output  is  displayed on the  monitor  through  VGA.",PurdueAtomDev/de2i-150_RealTimeIP,Verilog,de2i-150_RealTimeIP,83890,3,2024-07-28 03:49:26+00:00,2
2092,46105265,https://github.com/cxhy/asyn_fifo.git,2015-11-13 06:52:53+00:00,异步fifo模块,cxhy/asyn_fifo,Verilog,asyn_fifo,938,3,2022-05-16 14:01:25+00:00,2
2093,47598185,https://github.com/mdrush/LC3.git,2015-12-08 04:18:27+00:00,,mdrush/LC3,Verilog,LC3,44,3,2021-10-10 06:07:15+00:00,1
2094,50547019,https://github.com/mcmilnick/MIPS_FPGA.git,2016-01-28 00:02:18+00:00,Goal - An open source MIPS processor running on an FPGA with a full instruction set. Included will also be a cross compiled version of a Linux distro to run on the FPGA,mcmilnick/MIPS_FPGA,Verilog,MIPS_FPGA,120646,3,2024-08-18 19:55:26+00:00,3
2095,43678261,https://github.com/aomtoku/gtk_hdmi.git,2015-10-05 10:35:40+00:00,,aomtoku/gtk_hdmi,Verilog,gtk_hdmi,316,3,2024-10-22 06:59:20+00:00,0
2096,46969767,https://github.com/mon95/Way-Halting-Cache.git,2015-11-27 08:56:00+00:00,Verilog Implementation of a 2-way set associative way halting cache(1 KB) with a line size of 32 B,mon95/Way-Halting-Cache,Verilog,Way-Halting-Cache,14,3,2023-12-11 18:01:58+00:00,2
2097,47890438,https://github.com/dmendelsohn/6.111.git,2015-12-12 18:53:14+00:00,Verilog code for labs and final project for 6.111 (Digital Systems Lab),dmendelsohn/6.111,Verilog,6.111,1031,3,2023-11-26 13:30:35+00:00,2
2098,46428216,https://github.com/FallingTree/TheSuperProject.git,2015-11-18 15:35:19+00:00,Filter video (deriche edge detection real-time in FPGA),FallingTree/TheSuperProject,Verilog,TheSuperProject,9619,3,2021-10-12 11:12:52+00:00,1
2099,43714563,https://github.com/cma290/DDR2-SDRAM-Controller.git,2015-10-05 21:22:14+00:00,USC EE577b Class Project,cma290/DDR2-SDRAM-Controller,Verilog,DDR2-SDRAM-Controller,13720,3,2024-03-21 22:57:31+00:00,0
2100,42299626,https://github.com/thepulkitagarwal/verilog-practice.git,2015-09-11 09:25:51+00:00,Go to the current active fork:,thepulkitagarwal/verilog-practice,Verilog,verilog-practice,9,3,2016-03-11 12:04:44+00:00,3
2101,49387115,https://github.com/KestrelComputer/gpia3.git,2016-01-10 21:51:56+00:00,Third-Generation General Purpose I/O and Interrupt Adapter,KestrelComputer/gpia3,Verilog,gpia3,29,3,2021-12-23 14:01:01+00:00,2
2102,48365105,https://github.com/jfzazo/pcapFromVerilog.git,2015-12-21 10:12:10+00:00,Small module that lets you read packets from a PCAP file to an AXI like interface. For use in testbenches,jfzazo/pcapFromVerilog,Verilog,pcapFromVerilog,25,2,2021-06-29 04:04:52+00:00,2
2103,46050630,https://github.com/super5516/ICLAB-hw4.git,2015-11-12 12:12:04+00:00,"Practice ""Leading Zeros Counting"" by using Verilog.",super5516/ICLAB-hw4,Verilog,ICLAB-hw4,21,2,2022-11-29 04:13:33+00:00,0
2104,46124071,https://github.com/FEUP-MIEEC/LSDi.git,2015-11-13 13:39:43+00:00,,FEUP-MIEEC/LSDi,Verilog,LSDi,7461,2,2024-02-11 17:02:42+00:00,2
2105,42926424,https://github.com/secworks/online_tester.git,2015-09-22 10:08:55+00:00,Online tester/monitor of random number generators. Based om AIS31 but modular.,secworks/online_tester,Verilog,online_tester,144,2,2022-01-29 23:33:36+00:00,1
2106,47166231,https://github.com/goudarzi8/Floating-Point-ALU.git,2015-12-01 04:49:52+00:00,Floating Point ALU,goudarzi8/Floating-Point-ALU,Verilog,Floating-Point-ALU,12,2,2023-06-24 16:31:57+00:00,1
2107,45390239,https://github.com/elnx/FPGA-cn-word.git,2015-11-02 11:22:57+00:00,Show Chinese words in 16x16 LED on FPGA board.,elnx/FPGA-cn-word,Verilog,FPGA-cn-word,132,2,2020-09-21 06:06:57+00:00,0
2108,45798635,https://github.com/mhollands/6.111-final-project.git,2015-11-08 20:54:24+00:00,6.111-final-project,mhollands/6.111-final-project,Verilog,6.111-final-project,52416,2,2023-06-30 16:53:08+00:00,1
2109,48391808,https://github.com/mohitgogri/Serial-Filter.git,2015-12-21 20:10:51+00:00,Verilog code for Implementing a Serial Filter ASIC that works at 300 MHZ,mohitgogri/Serial-Filter,Verilog,Serial-Filter,54,2,2022-06-06 06:41:19+00:00,0
2110,47579257,https://github.com/fyyaz/StreetFighterOnFPGA.git,2015-12-07 21:07:31+00:00,"this is my ECE241 final project, where I made a stripped down version of the game Street Fighter II which runs on an Altera DE1-SoC FPGA board",fyyaz/StreetFighterOnFPGA,Verilog,StreetFighterOnFPGA,52,2,2018-06-17 14:44:03+00:00,0
2111,46646450,https://github.com/kavinr/Video-Frame-Generator.git,2015-11-22 04:34:22+00:00,Verilog Implementation of a frame generator that can output to a video display.,kavinr/Video-Frame-Generator,Verilog,Video-Frame-Generator,357,2,2021-10-13 11:30:44+00:00,1
2112,47747319,https://github.com/yitongding/ESE-566-Parking-Spot-Finder-Soc-Design.git,2015-12-10 08:10:35+00:00,,yitongding/ESE-566-Parking-Spot-Finder-Soc-Design,Verilog,ESE-566-Parking-Spot-Finder-Soc-Design,15423,2,2021-10-24 08:47:21+00:00,2
2113,43143492,https://github.com/gic81/verilogtestbench.git,2015-09-25 13:22:32+00:00,code for scientific publication A NOVEL TEST-BENCH MODEL FOR REAL-TIME HD-SDI VIDEO SYSTEM VERIFICATION  ,gic81/verilogtestbench,Verilog,verilogtestbench,144,2,2024-07-11 02:39:18+00:00,0
2114,45285600,https://github.com/WustLCQ/OpenMIPS.git,2015-10-31 02:16:52+00:00,Simple CPU,WustLCQ/OpenMIPS,Verilog,OpenMIPS,10742,2,2018-04-19 13:26:07+00:00,0
2115,42266575,https://github.com/dcardos/NetFPGA-Danilo.git,2015-09-10 19:40:03+00:00,,dcardos/NetFPGA-Danilo,Verilog,NetFPGA-Danilo,34021,2,2017-10-18 14:52:35+00:00,0
2116,50459140,https://github.com/AloriumTechnology/XLR8Servo.git,2016-01-26 21:05:10+00:00,Accelerated Servo Library for Arduino,AloriumTechnology/XLR8Servo,Verilog,XLR8Servo,59,2,2023-11-17 12:21:35+00:00,0
2117,45358621,https://github.com/johan92/altera_opencl_sandbox.git,2015-11-01 21:38:01+00:00,,johan92/altera_opencl_sandbox,Verilog,altera_opencl_sandbox,3696,2,2023-08-14 07:36:54+00:00,0
2118,50363796,https://github.com/jessewalton/USF-Computer-System-Design.git,2016-01-25 16:23:55+00:00,Project files from the Computer System Design class at the University of South Florida which focused on design for the Atlys Spartan-6 FPGA developer board. Xilinx ISE WebPACK was used to implement system design using Verilog HDL and PicoBlaze microarchitecture.,jessewalton/USF-Computer-System-Design,Verilog,USF-Computer-System-Design,25848,2,2016-09-22 22:30:17+00:00,0
2119,46482053,https://github.com/ybhphoenix/RECTANGLE_HW.git,2015-11-19 09:31:32+00:00,Roundbased hardware implementaiton of the RECTANGLE block cipher. There are two versions 80 bit key and 128 bit key.,ybhphoenix/RECTANGLE_HW,Verilog,RECTANGLE_HW,7,2,2019-02-02 02:08:30+00:00,1
2120,49965275,https://github.com/ForrestBlue/orpsocv2.git,2016-01-19 16:15:52+00:00,,ForrestBlue/orpsocv2,Verilog,orpsocv2,2103,2,2023-11-21 05:03:36+00:00,1
2121,47467049,https://github.com/lorenlugosch/FastICA.git,2015-12-05 18:12:48+00:00,Implementations of the FastICA algorithm for ECSE 682 (VLSI Signal Processing).,lorenlugosch/FastICA,Verilog,FastICA,42903,2,2024-05-01 22:36:43+00:00,0
2122,46966249,https://github.com/mon95/VLIW-Architecture-Design-Project.git,2015-11-27 07:36:36+00:00,A simple VLIW architecture designed and implemented in Verilog. ,mon95/VLIW-Architecture-Design-Project,Verilog,VLIW-Architecture-Design-Project,67,2,2024-05-16 07:15:22+00:00,4
2123,43444908,https://github.com/Fabeltranm/lm32_SoC.git,2015-09-30 16:36:17+00:00,,Fabeltranm/lm32_SoC,Verilog,lm32_SoC,55264,2,2022-12-08 23:50:00+00:00,7
2124,47529867,https://github.com/zefanxu/Flappy_Bird_on_DE2_115.git,2015-12-07 04:44:46+00:00,Flappy Bird,zefanxu/Flappy_Bird_on_DE2_115,Verilog,Flappy_Bird_on_DE2_115,39873,2,2022-03-31 22:25:13+00:00,1
2125,50551222,https://github.com/fr-anj/rotate-verilog.git,2016-01-28 03:15:50+00:00,rotate 24bpp image in verilog,fr-anj/rotate-verilog,Verilog,rotate-verilog,94,2,2024-03-30 22:53:36+00:00,0
2126,42287444,https://github.com/epffpe/DCSE.git,2015-09-11 04:24:28+00:00, Diseño de Circuitos y Sistemas Electrónicos,epffpe/DCSE,Verilog,DCSE,228768,2,2022-03-27 14:29:37+00:00,0
2127,43172328,https://github.com/yangfanhaorb/CS141-Labs.git,2015-09-25 19:53:35+00:00,Labs for CS141: Computing Hardware Fall 2015,yangfanhaorb/CS141-Labs,Verilog,CS141-Labs,381,2,2023-08-03 15:50:22+00:00,2
2128,48656659,https://github.com/esden/icestorm-playground.git,2015-12-27 18:59:09+00:00,Test/example projects for the IceStorm open source FPGA flow.,esden/icestorm-playground,Verilog,icestorm-playground,12,2,2022-03-17 23:03:27+00:00,0
2129,47171721,https://github.com/francislinking/Verilog_Experiment_CISC.git,2015-12-01 07:00:15+00:00,it works,francislinking/Verilog_Experiment_CISC,Verilog,Verilog_Experiment_CISC,35,2,2020-03-26 06:13:27+00:00,0
2130,47275773,https://github.com/KorayGocmen/FPGA-Egg-Catching-Game-VGA-Output.git,2015-12-02 17:07:37+00:00,"Egg Catching Game written in Verilog using VGA Adapter as display, designed to be used on Altera DE1 Board. ",KorayGocmen/FPGA-Egg-Catching-Game-VGA-Output,Verilog,FPGA-Egg-Catching-Game-VGA-Output,48,2,2019-02-11 20:50:01+00:00,1
2131,47737018,https://github.com/xuwenyihust/MapReduce_NoC.git,2015-12-10 04:07:21+00:00,A MapReduce framework written in verilog HDL and implemented on a NoC architecture.,xuwenyihust/MapReduce_NoC,Verilog,MapReduce_NoC,21,2,2019-08-02 07:48:54+00:00,0
2132,45184660,https://github.com/balanx/vit.git,2015-10-29 13:25:56+00:00,Verilog Instantiation Tool.,balanx/vit,Verilog,vit,188,2,2021-08-06 02:16:48+00:00,1
2133,43638243,https://github.com/dagrende/rpistepper.git,2015-10-04 13:59:38+00:00,FPGA based stepper firmware and driver for LinuxCNC running on Raspberry PI,dagrende/rpistepper,Verilog,rpistepper,144,2,2020-10-06 02:17:18+00:00,1
2134,49295425,https://github.com/mzandrew/idlab-daq.git,2016-01-08 20:48:30+00:00,FPGA firmware + PC software to collect & archive data from high-energy physics experiments,mzandrew/idlab-daq,Verilog,idlab-daq,72204,2,2024-09-30 11:05:45+00:00,0
2135,49637691,https://github.com/evrinoma/AM2302.git,2016-01-14 09:39:57+00:00,driver for AM2302,evrinoma/AM2302,Verilog,AM2302,379,2,2019-11-11 06:08:01+00:00,2
2136,45507475,https://github.com/eiz/DragonCapture.git,2015-11-04 01:35:59+00:00,Some fun FPGA experiments.,eiz/DragonCapture,Verilog,DragonCapture,26,2,2021-06-24 14:00:25+00:00,0
2137,49364074,https://github.com/Shikhargupta/Digital-Design-Logic-synthesis-.git,2016-01-10 11:28:57+00:00,Verilog HDL codes for various IP cores along with their testbenches and gate level layout (XILINX),Shikhargupta/Digital-Design-Logic-synthesis-,Verilog,Digital-Design-Logic-synthesis-,536,2,2019-06-12 10:57:00+00:00,1
2138,47133224,https://github.com/megsaysrawr/CryptArch.git,2015-11-30 17:02:02+00:00,Final project for Computer Architecture class Fall 2015 about cryptography.,megsaysrawr/CryptArch,Verilog,CryptArch,1334,2,2016-09-25 23:31:21+00:00,0
2139,50635029,https://github.com/kavinr/Game-on-FPGA.git,2016-01-29 03:37:12+00:00,A simple rocket landing game implemented on the Picoblaze microprocessor.,kavinr/Game-on-FPGA,Verilog,Game-on-FPGA,163,2,2022-05-08 13:58:22+00:00,1
2140,50427379,https://github.com/forconesi/mac_monitor_NetFPGA-10G.git,2016-01-26 12:30:33+00:00,,forconesi/mac_monitor_NetFPGA-10G,Verilog,mac_monitor_NetFPGA-10G,157,2,2023-07-11 15:11:22+00:00,1
2141,47890881,https://github.com/kanetkarster/RealTime-Error-Decoding-on-FPGA.git,2015-12-12 19:07:39+00:00,Signal Processing Hardware (ECSE 436) Final Project,kanetkarster/RealTime-Error-Decoding-on-FPGA,Verilog,RealTime-Error-Decoding-on-FPGA,907,2,2022-01-29 21:05:54+00:00,0
2142,47272178,https://github.com/NoPointExc/PageRank-Sort.git,2015-12-02 16:04:06+00:00,"page rank and sort module based one NetWork on Circuit(NOC), Verilog language",NoPointExc/PageRank-Sort,Verilog,PageRank-Sort,1232,2,2023-09-21 06:31:43+00:00,0
2143,48940412,https://github.com/parikh-dharit/Conditional-Sum-Adder.git,2016-01-03 09:22:54+00:00,,parikh-dharit/Conditional-Sum-Adder,Verilog,Conditional-Sum-Adder,3,2,2024-02-12 22:21:47+00:00,1
2144,46974596,https://github.com/huhuikevin/i2c_2_spi.git,2015-11-27 10:34:04+00:00,i2c receive data which is sent through spi master interface,huhuikevin/i2c_2_spi,Verilog,i2c_2_spi,34,2,2022-12-29 01:39:05+00:00,0
2145,49673755,https://github.com/olofk/de0_nano_ipxact.git,2016-01-14 20:39:26+00:00,,olofk/de0_nano_ipxact,Verilog,de0_nano_ipxact,35,2,2022-01-30 00:12:13+00:00,0
2146,44915990,https://github.com/kenmunyap/verilog-iris-segmentation.git,2015-10-25 15:31:18+00:00,,kenmunyap/verilog-iris-segmentation,Verilog,verilog-iris-segmentation,5420,2,2018-05-11 23:48:53+00:00,3
2147,42992019,https://github.com/d548/NetFPGA-SUME-alpha.git,2015-09-23 09:39:08+00:00,,d548/NetFPGA-SUME-alpha,Verilog,NetFPGA-SUME-alpha,27628,2,2020-08-13 08:09:45+00:00,4
2148,44649136,https://github.com/chenyueqi/Monocycle_CPU_MIPS.git,2015-10-21 03:00:36+00:00,"a simple monocycle cpu based on mips instruction set, which served as a part of course 'computer organization and design'",chenyueqi/Monocycle_CPU_MIPS,Verilog,Monocycle_CPU_MIPS,184,2,2024-08-01 17:59:29+00:00,1
2149,46284190,https://github.com/gouravmodi1991/6151_Embedded_system_design.git,2015-11-16 15:39:58+00:00,Hardware Project,gouravmodi1991/6151_Embedded_system_design,Verilog,6151_Embedded_system_design,0,2,2019-01-14 06:26:40+00:00,0
2150,42888543,https://github.com/ameyjain/VERILOG-Five-stage-32-bit-MIPS-processor.git,2015-09-21 19:20:42+00:00,"Design & Implementation of a balanced five stage pipelined MIPS Processor ensuring improved performance using pipelining & hazard control methods  Tools and Languages: Synopsys Verilog Compiler Simulator (VCS), Synopsys Design Vision, Verilog",ameyjain/VERILOG-Five-stage-32-bit-MIPS-processor,Verilog,VERILOG-Five-stage-32-bit-MIPS-processor,144,2,2024-09-02 09:08:32+00:00,2
2151,49632081,https://github.com/hieunx86/dcmmb.git,2016-01-14 08:04:11+00:00,Automatically exported from code.google.com/p/dcmmb,hieunx86/dcmmb,Verilog,dcmmb,13134,2,2022-07-25 13:36:19+00:00,0
2152,48939035,https://github.com/hrkalona/CCSopt.git,2016-01-03 08:20:06+00:00,"The Continuous Cell Size optimizer, for digital circuits. (C++)",hrkalona/CCSopt,Verilog,CCSopt,18115,2,2022-11-18 08:17:50+00:00,0
2153,48921253,https://github.com/wallento/verilog-lib.git,2016-01-02 19:30:36+00:00,Fine selection of small Verilog modules under MIT license,wallento/verilog-lib,Verilog,verilog-lib,3,1,2022-05-05 06:28:19+00:00,0
2154,44135966,https://github.com/lmEshoo/linear-feedback.git,2015-10-12 21:45:16+00:00,linear-feedback shift register,lmEshoo/linear-feedback,Verilog,linear-feedback,5,1,2019-10-08 10:31:21+00:00,1
2155,42147529,https://github.com/aj-michael/Lab1SN74LS195A.git,2015-09-09 00:58:31+00:00,Verilog implementation of SN74LS195A,aj-michael/Lab1SN74LS195A,Verilog,Lab1SN74LS195A,136,1,2017-12-07 03:28:05+00:00,0
2156,45383829,https://github.com/mon95/Computer-Architecture-Labs.git,2015-11-02 09:12:47+00:00,Verilog code for Computer Architecture design problems,mon95/Computer-Architecture-Labs,Verilog,Computer-Architecture-Labs,1343,1,2023-02-26 07:56:15+00:00,0
2157,47728432,https://github.com/bdshaffer73/fpga-pong.git,2015-12-10 00:47:45+00:00,Automatically exported from code.google.com/p/fpga-pong,bdshaffer73/fpga-pong,Verilog,fpga-pong,41,1,2019-10-24 13:27:23+00:00,0
2158,50803016,https://github.com/aleonb21/XilinxFPGA_VoiceRecorder.git,2016-02-01 00:22:37+00:00,,aleonb21/XilinxFPGA_VoiceRecorder,Verilog,XilinxFPGA_VoiceRecorder,1667,1,2018-05-22 05:46:53+00:00,0
2159,44825875,https://github.com/mafzzz/fpga-controlled-quadcopter.git,2015-10-23 16:48:42+00:00,Automatically exported from code.google.com/p/fpga-controlled-quadcopter,mafzzz/fpga-controlled-quadcopter,Verilog,fpga-controlled-quadcopter,19168,1,2018-04-26 12:16:30+00:00,0
2160,46704791,https://github.com/clarkok/TOE.git,2015-11-23 07:50:56+00:00,Awesome project,clarkok/TOE,Verilog,TOE,11,1,2023-03-05 03:51:47+00:00,0
2161,46831017,https://github.com/arsloboda/6.111-Update_Final.git,2015-11-25 02:03:43+00:00,,arsloboda/6.111-Update_Final,Verilog,6.111-Update_Final,453,1,2023-08-19 16:40:01+00:00,1
2162,48950462,https://github.com/YorkHe/Pacman.git,2016-01-03 15:24:35+00:00,"Pacman, implemented by Verilog, on Nexys3",YorkHe/Pacman,Verilog,Pacman,92,1,2016-12-20 06:17:30+00:00,1
2163,48273125,https://github.com/zliaky/MIPS32.git,2015-12-19 07:37:15+00:00,,zliaky/MIPS32,Verilog,MIPS32,71299,1,2019-04-30 08:28:01+00:00,0
2164,42275397,https://github.com/Tagussan/Logic-2048-FPGA.git,2015-09-10 23:06:23+00:00,,Tagussan/Logic-2048-FPGA,Verilog,Logic-2048-FPGA,172,1,2023-11-11 19:06:59+00:00,1
2165,47481691,https://github.com/adzil/edc-project.git,2015-12-06 03:05:36+00:00,The Electronic Design Competition 2015 VLSI project,adzil/edc-project,Verilog,edc-project,21,1,2022-06-23 19:17:03+00:00,0
2166,47937578,https://github.com/antonpaquin/EC311_TicTacToe_Neat.git,2015-12-13 21:42:06+00:00,,antonpaquin/EC311_TicTacToe_Neat,Verilog,EC311_TicTacToe_Neat,2325,1,2022-03-15 19:14:24+00:00,2
2167,46574840,https://github.com/DMPRO-2015-convolution/camvolution.git,2015-11-20 16:53:20+00:00,Complete project,DMPRO-2015-convolution/camvolution,Verilog,camvolution,241,1,2022-06-06 21:27:31+00:00,0
2168,46646005,https://github.com/kavinr/Simple-State-Machine.git,2015-11-22 04:15:15+00:00,A verilog implementation of a simple state machine.,kavinr/Simple-State-Machine,Verilog,Simple-State-Machine,3293,1,2018-05-02 17:59:54+00:00,0
2169,46790386,https://github.com/kammoh/fault-pli.git,2015-11-24 12:30:09+00:00,fault hw,kammoh/fault-pli,Verilog,fault-pli,294,1,2022-04-04 18:54:42+00:00,0
2170,45315530,https://github.com/vysarge/surfing-on-a-sine-wave.git,2015-10-31 19:39:12+00:00,6.111 project!,vysarge/surfing-on-a-sine-wave,Verilog,surfing-on-a-sine-wave,205,1,2016-03-06 16:12:34+00:00,0
2171,46914185,https://github.com/int3rrupt/I2C-MasterSlave-Verilog.git,2015-11-26 08:37:56+00:00,I2C protocol implemented in Verilog HDL and originally written for the Spartan 3E FPGA.,int3rrupt/I2C-MasterSlave-Verilog,Verilog,I2C-MasterSlave-Verilog,177,1,2023-05-16 14:17:04+00:00,0
2172,48688446,https://github.com/vkuruturi/Verilog.git,2015-12-28 11:01:30+00:00,Experimentation with Verilog,vkuruturi/Verilog,Verilog,Verilog,7,1,2019-03-11 16:48:48+00:00,0
2173,48578117,https://github.com/perjerz/MIPS32_VERILOG_SINGLE_DATA_PATH.git,2015-12-25 11:15:01+00:00,MIPS32 Verilog Single Data Path Simulation,perjerz/MIPS32_VERILOG_SINGLE_DATA_PATH,Verilog,MIPS32_VERILOG_SINGLE_DATA_PATH,6,1,2023-11-13 16:15:21+00:00,0
2174,45186266,https://github.com/arsloboda/6.111-Final-Project.git,2015-10-29 13:53:35+00:00,,arsloboda/6.111-Final-Project,Verilog,6.111-Final-Project,16,1,2023-08-19 16:42:26+00:00,1
2175,48396669,https://github.com/mohitgogri/BITS-Converter.git,2015-12-21 22:07:12+00:00,Verilog Implementation of an ASIC Serial In Parallel out 32 bit Converter,mohitgogri/BITS-Converter,Verilog,BITS-Converter,5,1,2022-05-16 22:19:39+00:00,0
2176,49579022,https://github.com/ilovaca/ece342.git,2016-01-13 14:31:40+00:00,,ilovaca/ece342,Verilog,ece342,8,1,2019-02-08 01:14:02+00:00,0
2177,42741626,https://github.com/manojvishy/MIPS32Verilog.git,2015-09-18 18:58:46+00:00,Verilog project of a pipeline MIPS 32 bit CPU,manojvishy/MIPS32Verilog,Verilog,MIPS32Verilog,144,1,2015-12-19 06:48:24+00:00,0
2178,50459067,https://github.com/GeeksSect/Wall-e.git,2016-01-26 21:03:47+00:00,The Microsemi SmartFusion2 projects for rover ,GeeksSect/Wall-e,Verilog,Wall-e,15287,1,2016-02-10 21:54:36+00:00,1
2179,48695884,https://github.com/yaqwsx/MandelbrotFPGA.git,2015-12-28 14:18:16+00:00,Real time Mandelbrot set rendering to VGA output on Cyclone II device,yaqwsx/MandelbrotFPGA,Verilog,MandelbrotFPGA,20,1,2023-09-08 17:05:08+00:00,1
2180,46343463,https://github.com/y3nr1ng/MIPS.git,2015-11-17 11:42:52+00:00,Verilog behavioral modeling of a 5-stage pipeline MIPS processor with builtin L1 cache.,y3nr1ng/MIPS,Verilog,MIPS,8282,1,2023-12-11 18:08:27+00:00,3
2181,48990537,https://github.com/milkschen/LZSS_verilog.git,2016-01-04 10:35:03+00:00,,milkschen/LZSS_verilog,Verilog,LZSS_verilog,35,1,2024-05-16 20:39:08+00:00,0
2182,48330045,https://github.com/mshr-h/verilog_building_block.git,2015-12-20 17:09:52+00:00,Verilog building blocks with high chance of re-use,mshr-h/verilog_building_block,Verilog,verilog_building_block,15,1,2019-01-29 22:17:32+00:00,0
2183,43397381,https://github.com/eclay42/cs220-galois-aig-rewriting.git,2015-09-29 22:09:13+00:00,Automatically exported from code.google.com/p/cs220-galois-aig-rewriting,eclay42/cs220-galois-aig-rewriting,Verilog,cs220-galois-aig-rewriting,15452,1,2022-12-16 18:25:10+00:00,0
2184,43981936,https://github.com/NEROGENG/MatchingGame.git,2015-10-09 21:52:20+00:00,,NEROGENG/MatchingGame,Verilog,MatchingGame,1836,1,2019-12-07 16:52:43+00:00,1
2185,45293923,https://github.com/Morozzzko/AD79X8.git,2015-10-31 08:05:31+00:00,A simple SPI interface for AD7908/AD7918/AD7928 analog-to-digital converters written in Verilog HDL. Seems not to work on hardware,Morozzzko/AD79X8,Verilog,AD79X8,13,1,2023-01-28 21:21:51+00:00,0
2186,45407403,https://github.com/tnat93/16x16-Array-Multiplier.git,2015-11-02 16:39:37+00:00,Design of a 16x16 Array Multiplier in Verilog,tnat93/16x16-Array-Multiplier,Verilog,16x16-Array-Multiplier,120,1,2023-11-20 02:13:31+00:00,2
2187,46603499,https://github.com/rajat503/Binary-Multiplier.git,2015-11-21 06:05:30+00:00,Verilog code that multiplies a 4-bit Binary input to a 3-bit Binary Input. Final Project for Digital Design (CS F215).,rajat503/Binary-Multiplier,Verilog,Binary-Multiplier,1,1,2024-02-02 02:48:45+00:00,2
2188,45636416,https://github.com/iamlkj/8-bit-number-sorter.git,2015-11-05 20:10:02+00:00,verilog/Digital Systems Design,iamlkj/8-bit-number-sorter,Verilog,8-bit-number-sorter,0,1,2024-01-05 10:13:56+00:00,0
2189,50817277,https://github.com/thomasrussellmurphy/CVGX_GPIO_HSMC_LVDS.git,2016-02-01 05:46:48+00:00,,thomasrussellmurphy/CVGX_GPIO_HSMC_LVDS,Verilog,CVGX_GPIO_HSMC_LVDS,53,1,2024-07-20 06:03:08+00:00,0
2190,47325311,https://github.com/ShengjiaZhao/NaiveMIPS.git,2015-12-03 10:36:35+00:00,,ShengjiaZhao/NaiveMIPS,Verilog,NaiveMIPS,30,1,2019-01-04 11:18:10+00:00,0
2191,45791018,https://github.com/robinlee09201/ECE241.git,2015-11-08 17:36:33+00:00,,robinlee09201/ECE241,Verilog,ECE241,0,1,2017-03-29 03:42:28+00:00,1
2192,46078519,https://github.com/doug65536/crtc.git,2015-11-12 20:21:06+00:00,Register programmable VGA/DVI/HDMI CRT controller and RAMDAC,doug65536/crtc,Verilog,crtc,0,1,2021-05-07 12:02:11+00:00,0
2193,48474832,https://github.com/abp250/VLSI.git,2015-12-23 07:01:39+00:00,Verilog code from Digital VLSI lab along with other verilog stuff.,abp250/VLSI,Verilog,VLSI,157533,1,2019-02-14 16:23:16+00:00,1
2194,47741668,https://github.com/gjmunozl/Uart.git,2015-12-10 06:03:51+00:00,,gjmunozl/Uart,Verilog,Uart,36,1,2016-03-21 09:50:48+00:00,0
2195,44405594,https://github.com/thomasrussellmurphy/lcd_video_demonstration_skeleton_de1.git,2015-10-16 19:11:59+00:00,"A simple screen demonstration for CWRU EECS 301 expansion board LCD video, requiring implementing the screen controller. Now for the DE1-SoC.",thomasrussellmurphy/lcd_video_demonstration_skeleton_de1,Verilog,lcd_video_demonstration_skeleton_de1,320,1,2021-02-09 17:55:17+00:00,0
2196,47475188,https://github.com/fmbboaventura/p03-core-lapido.git,2015-12-05 22:29:37+00:00,,fmbboaventura/p03-core-lapido,Verilog,p03-core-lapido,3077,1,2016-03-03 06:56:28+00:00,0
2197,42347222,https://github.com/daniel3735928559/glove.git,2015-09-12 06:24:21+00:00,"(Old) Graphical editor for hardware design, with an XML specification that can be converted to Verilog",daniel3735928559/glove,Verilog,glove,172,1,2023-04-29 17:26:23+00:00,0
2198,42481216,https://github.com/elizagamedev/usc-csce-611.git,2015-09-14 22:44:10+00:00,"Hardware design coursework, i.e. implementing MIPS in Verilog",elizagamedev/usc-csce-611,Verilog,usc-csce-611,66,1,2017-11-01 22:13:34+00:00,0
2199,44010892,https://github.com/dagrende/rpi_fpga_stepper.git,2015-10-10 13:04:26+00:00,Raspberry PI fpga based stepper firmware,dagrende/rpi_fpga_stepper,Verilog,rpi_fpga_stepper,148,1,2016-01-07 19:59:39+00:00,0
2200,43866699,https://github.com/arnochiu/cpu-single_cycle.git,2015-10-08 06:15:38+00:00,,arnochiu/cpu-single_cycle,Verilog,cpu-single_cycle,83,1,2023-01-26 11:17:02+00:00,2
2201,44579830,https://github.com/C-L-G/general-cordic-rotaion.git,2015-10-20 03:28:32+00:00,通用Cordic旋转模块,C-L-G/general-cordic-rotaion,Verilog,general-cordic-rotaion,131,1,2016-05-20 09:01:43+00:00,2
2202,48395097,https://github.com/mohitgogri/RMS-Search-Engine.git,2015-12-21 21:29:20+00:00,ASIC Design of Root Mean Square search engine of a 32 bit number in Verilog,mohitgogri/RMS-Search-Engine,Verilog,RMS-Search-Engine,6,1,2022-05-16 22:15:22+00:00,1
2203,48472139,https://github.com/mustafalw/multicycleRISCProcessor.git,2015-12-23 06:01:34+00:00,Verilog HDL implementation of a RISC processor based on the Little Computer - 3 ISA,mustafalw/multicycleRISCProcessor,Verilog,multicycleRISCProcessor,98645,1,2021-04-27 02:47:05+00:00,1
2204,48602886,https://github.com/cpulabs/mist32_mist32e_rs1.git,2015-12-26 07:20:45+00:00,,cpulabs/mist32_mist32e_rs1,Verilog,mist32_mist32e_rs1,14390,1,2021-05-13 23:32:55+00:00,1
2205,46854796,https://github.com/sjb7/VLIW-architecture.git,2015-11-25 10:31:55+00:00,"This is a VLIW architecture simulation in Verilog with forwarding, hazards and exceptions taken care of.",sjb7/VLIW-architecture,Verilog,VLIW-architecture,12,1,2018-04-29 00:21:39+00:00,0
2206,46500972,https://github.com/ps06756/VLIW-Processor.git,2015-11-19 15:24:30+00:00,Initial commit for VLIW Processor,ps06756/VLIW-Processor,Verilog,VLIW-Processor,707,1,2018-04-29 00:21:33+00:00,2
2207,47969572,https://github.com/russeree/XILINX_RING_OSCILATOR.git,2015-12-14 10:59:38+00:00,Parameter Generated FPGA Ring Oscilator GNU,russeree/XILINX_RING_OSCILATOR,Verilog,XILINX_RING_OSCILATOR,43,1,2022-07-08 03:44:02+00:00,0
2208,47721697,https://github.com/Shaza-Is/COProjectMIPS.git,2015-12-09 21:58:26+00:00,,Shaza-Is/COProjectMIPS,Verilog,COProjectMIPS,23265,1,2017-03-24 23:48:23+00:00,0
2209,44864861,https://github.com/davidjaw/VHDL-DSP.git,2015-10-24 12:21:48+00:00,Taipei-tech DSP class,davidjaw/VHDL-DSP,Verilog,VHDL-DSP,108,1,2022-03-28 20:14:36+00:00,0
2210,50693363,https://github.com/wuqiongzhi/RIFFA_Builder.git,2016-01-29 21:42:18+00:00,Fast system generating tool for the RIFFA,wuqiongzhi/RIFFA_Builder,Verilog,RIFFA_Builder,474,1,2016-10-09 19:14:15+00:00,1
2211,44908727,https://github.com/shangdawei/open-logic-analyzer-in-fpga.git,2015-10-25 12:16:17+00:00,Automatically exported from code.google.com/p/open-logic-analyzer-in-fpga,shangdawei/open-logic-analyzer-in-fpga,Verilog,open-logic-analyzer-in-fpga,52396,1,2024-05-09 03:16:15+00:00,0
2212,43476527,https://github.com/capilano/Float.git,2015-10-01 03:27:33+00:00,Floating point 8-bit Verilog sample code,capilano/Float,Verilog,Float,120,1,2022-02-28 20:45:35+00:00,0
2213,47473515,https://github.com/JBuk44/AES-Encryption.git,2015-12-05 21:33:51+00:00,AES Encryption,JBuk44/AES-Encryption,Verilog,AES-Encryption,28,1,2018-09-12 10:47:13+00:00,1
2214,43863225,https://github.com/goynese/verilog.git,2015-10-08 04:35:19+00:00,ECE 474 VLSI System Design,goynese/verilog,Verilog,verilog,12556,1,2016-12-03 06:34:02+00:00,1
2215,50415595,https://github.com/Nagarathna123/RISC-V-ISA.git,2016-01-26 08:43:20+00:00,Implementaion of RISC-V ISA,Nagarathna123/RISC-V-ISA,Verilog,RISC-V-ISA,15,1,2016-05-15 16:20:42+00:00,0
2216,50533626,https://github.com/dan-olsen/ECE522.git,2016-01-27 19:55:34+00:00,VLSI Circuit Testing,dan-olsen/ECE522,Verilog,ECE522,6567,1,2019-01-13 07:48:45+00:00,0
2217,50637844,https://github.com/hsm5xw/470-project.git,2016-01-29 04:40:30+00:00,Two-way superscalar out-of-order processor with simultaneous multi-threading,hsm5xw/470-project,Verilog,470-project,468,1,2019-04-17 13:46:33+00:00,2
2218,49367743,https://github.com/SorinChang/ic_lab.git,2016-01-10 13:24:58+00:00,digital ic design project,SorinChang/ic_lab,Verilog,ic_lab,36072,1,2020-08-06 05:36:18+00:00,0
2219,48247968,https://github.com/jknollmeyer/FPongGA.git,2015-12-18 17:34:28+00:00,EC311 Final Project: Pong game for FPGA board,jknollmeyer/FPongGA,Verilog,FPongGA,17,1,2015-12-20 05:01:44+00:00,0
2220,42826626,https://github.com/q3k/screencontroller.git,2015-09-20 19:38:43+00:00,FPGA & RGB LED Matrix Stuff,q3k/screencontroller,Verilog,screencontroller,120,1,2021-05-26 04:35:52+00:00,1
2221,42528020,https://github.com/DMPRO-2015-convolution/FPGA.git,2015-09-15 15:22:52+00:00,VHDL code for the xilinx spartan 6 FPGA,DMPRO-2015-convolution/FPGA,Verilog,FPGA,59612,1,2019-01-04 03:43:04+00:00,0
2222,47858783,https://github.com/sankeerthgk/Vector-Floating-Point-Multiplier.git,2015-12-12 01:03:23+00:00,,sankeerthgk/Vector-Floating-Point-Multiplier,Verilog,Vector-Floating-Point-Multiplier,473,1,2021-04-13 16:19:43+00:00,0
2223,43261398,https://github.com/marsee101/multi_axim.git,2015-09-27 19:29:59+00:00,Vivado HLSで作ったAXI4-Master IPの簡単な例です,marsee101/multi_axim,Verilog,multi_axim,1448,1,2024-04-14 06:38:52+00:00,0
2224,42207798,https://github.com/naikd2/WinterIsComing.git,2015-09-09 22:17:16+00:00,,naikd2/WinterIsComing,Verilog,WinterIsComing,39630,1,2017-01-18 16:57:47+00:00,0
2225,47807139,https://github.com/huanght1997/Verilog_SingleCycleMIPS.git,2015-12-11 05:29:14+00:00,,huanght1997/Verilog_SingleCycleMIPS,Verilog,Verilog_SingleCycleMIPS,6,1,2017-05-20 08:51:49+00:00,0
2226,49941796,https://github.com/Kumikomi/openreroc_accelsensor.git,2016-01-19 09:33:00+00:00,,Kumikomi/openreroc_accelsensor,Verilog,openreroc_accelsensor,25,1,2017-10-07 02:18:00+00:00,0
2227,48678600,https://github.com/hammashamzah/sad-processor.git,2015-12-28 06:53:32+00:00,"Don't be too SAD, because winning will be coming soon!",hammashamzah/sad-processor,Verilog,sad-processor,97431,1,2015-12-29 15:45:08+00:00,0
2228,47537295,https://github.com/1997cui/google-authenticator.git,2015-12-07 07:47:38+00:00,A HDL implement of google authenticator on Nexys 3,1997cui/google-authenticator,Verilog,google-authenticator,4779,1,2016-02-14 08:12:45+00:00,0
2229,48863656,https://github.com/ellisgl/Driver-YL-3.git,2015-12-31 22:17:12+00:00,Verilog code to run the YL-3 8 digit 7 segment display.,ellisgl/Driver-YL-3,Verilog,Driver-YL-3,28683,1,2019-09-14 06:00:44+00:00,0
2230,49869849,https://github.com/Kumikomi/openreroc_gyrosensor.git,2016-01-18 10:34:03+00:00,,Kumikomi/openreroc_gyrosensor,Verilog,openreroc_gyrosensor,23,1,2017-10-07 02:18:10+00:00,0
2231,50390466,https://github.com/mcdermj/sdrstick_fw.git,2016-01-26 00:12:41+00:00,FPGA firmware code for SDRStick/SoCKit,mcdermj/sdrstick_fw,Verilog,sdrstick_fw,219,1,2016-01-26 01:44:31+00:00,1
2232,47556877,https://github.com/xidongbo/mips_cpu_48.git,2015-12-07 14:26:47+00:00,"mips5级流水线cpu,支持48条指令间转发与暂停，工程化方法进行覆盖性分析",xidongbo/mips_cpu_48,Verilog,mips_cpu_48,767,1,2020-12-04 09:48:14+00:00,0
2233,48413084,https://github.com/xli1996/ece385_final_project.git,2015-12-22 05:50:37+00:00,2-player fighting game with system verilog and NIOS-E CPU,xli1996/ece385_final_project,Verilog,ece385_final_project,44475,1,2017-05-04 22:32:42+00:00,0
2234,48581416,https://github.com/ocihangir/Compressor-Tree-Adder-Generator.git,2015-12-25 13:31:03+00:00,,ocihangir/Compressor-Tree-Adder-Generator,Verilog,Compressor-Tree-Adder-Generator,2034,1,2019-10-11 06:05:05+00:00,0
2235,45005799,https://github.com/MiguelAleman/sparc-implementation.git,2015-10-27 00:05:33+00:00,SPARC RISC instruction set architecture (ISA) ,MiguelAleman/sparc-implementation,Verilog,sparc-implementation,14,1,2022-09-08 05:14:40+00:00,0
2236,50622895,https://github.com/akhan3/aes-core.git,2016-01-28 23:48:45+00:00,FPGA implementation of AES in Verilog,akhan3/aes-core,Verilog,aes-core,129,1,2024-07-29 05:29:26+00:00,0
2237,48933414,https://github.com/andy314dn/verilog_learning.git,2016-01-03 04:06:53+00:00,"This repository contains Verilog code for learning, some from books (sources will be cited), and some from the Internet.",andy314dn/verilog_learning,Verilog,verilog_learning,204,1,2022-05-23 07:02:08+00:00,0
2238,46078422,https://github.com/kcperk/PaintBrushr.git,2015-11-12 20:19:06+00:00,FPGA SystemVerilog Paint Program,kcperk/PaintBrushr,Verilog,PaintBrushr,43038,1,2021-05-11 18:57:53+00:00,0
2239,43760773,https://github.com/manu3193/TextEditor.git,2015-10-06 15:49:03+00:00,Simple textEditor coded in verilog for nexys3,manu3193/TextEditor,Verilog,TextEditor,6060,1,2019-03-18 14:09:44+00:00,0
2240,42149584,https://github.com/aj-michael/Digital-Systems.git,2015-09-09 01:49:28+00:00,My digital systems Verilog projects,aj-michael/Digital-Systems,Verilog,Digital-Systems,3896,1,2022-02-26 03:18:56+00:00,0
2241,43048835,https://github.com/kaushgem/ElectronicLock.git,2015-09-24 06:23:42+00:00,Computer Architechture,kaushgem/ElectronicLock,Verilog,ElectronicLock,248,1,2023-03-05 01:07:59+00:00,0
2242,42842188,https://github.com/luooove/RaspberryPI_FPGA_SPI.git,2015-09-21 03:39:00+00:00,,luooove/RaspberryPI_FPGA_SPI,Verilog,RaspberryPI_FPGA_SPI,1608,1,2019-03-18 22:59:49+00:00,2
2243,47882892,https://github.com/n1amr/mips.git,2015-12-12 15:15:19+00:00,,n1amr/mips,Verilog,mips,1419,1,2015-12-31 05:23:42+00:00,0
2244,48395746,https://github.com/mohitgogri/8-bit-Scalar-Processor.git,2015-12-21 21:44:40+00:00,"Verilog Implementation of 8 Bit Scalar Processor with basic operations Add,Sub,Nop, Write, Read Etc.",mohitgogri/8-bit-Scalar-Processor,Verilog,8-bit-Scalar-Processor,5304,1,2022-05-16 22:19:56+00:00,0
2245,46663324,https://github.com/adzil/vlsi-template-matching.git,2015-11-22 14:09:51+00:00,VLSI template matching implementation with Verilog.,adzil/vlsi-template-matching,Verilog,vlsi-template-matching,6,1,2022-06-23 19:13:58+00:00,0
2246,47765683,https://github.com/mshr-h/vga_display.git,2015-12-10 14:05:35+00:00,,mshr-h/vga_display,Verilog,vga_display,4,1,2018-10-01 21:52:08+00:00,0
2247,47862237,https://github.com/kippy620/Design_Docs.git,2015-12-12 03:16:41+00:00,The design document of my graduation project.,kippy620/Design_Docs,Verilog,Design_Docs,242,1,2021-05-27 07:10:47+00:00,0
2248,48835428,https://github.com/mangakoji/DVI_720x480P59_94FPS_BeMicroMAX10.git,2015-12-31 05:39:51+00:00,,mangakoji/DVI_720x480P59_94FPS_BeMicroMAX10,Verilog,DVI_720x480P59_94FPS_BeMicroMAX10,47,1,2018-09-11 01:58:56+00:00,2
2249,46960815,https://github.com/syfar/8Bit_ShiftMultiplier.git,2015-11-27 05:09:54+00:00,,syfar/8Bit_ShiftMultiplier,Verilog,8Bit_ShiftMultiplier,3,1,2017-04-20 20:18:47+00:00,0
2250,50610372,https://github.com/Lewis-Kelley/JALA-CPU.git,2016-01-28 20:11:36+00:00,The CPU implementation for the Computer Architecture group project. This repo holds all of the Xilinx project files.,Lewis-Kelley/JALA-CPU,Verilog,JALA-CPU,732,1,2016-02-17 00:09:12+00:00,1
2251,48500542,https://github.com/BamboWu/ComputerOrganization-MCU51.git,2015-12-23 16:36:10+00:00,,BamboWu/ComputerOrganization-MCU51,Verilog,ComputerOrganization-MCU51,51,1,2024-06-30 09:33:24+00:00,0
2252,48911324,https://github.com/wallento/nexys4ddr.git,2016-01-02 13:55:46+00:00,Open source and properly licensed code for the Digilent Nexys 4 DDR peripherals,wallento/nexys4ddr,Verilog,nexys4ddr,2,1,2022-05-05 06:28:33+00:00,1
2253,48683485,https://github.com/adzil/vlsi-final.git,2015-12-28 08:52:13+00:00,VLSI class' finals: Human detection using SAD template matching,adzil/vlsi-final,Verilog,vlsi-final,824,1,2022-06-23 19:14:56+00:00,1
2254,47438647,https://github.com/divyaabilash/singleclockcyclecpu.git,2015-12-05 02:23:20+00:00,single clock cycle cpu created as part of ms cirruculum.,divyaabilash/singleclockcyclecpu,Verilog,singleclockcyclecpu,7,1,2020-08-31 18:05:16+00:00,0
2255,50107788,https://github.com/garethcmurphy/fpga-filters.git,2016-01-21 12:59:47+00:00,Filtering on FPGAs in Verilog,garethcmurphy/fpga-filters,Verilog,fpga-filters,6,1,2021-10-12 10:53:58+00:00,0
2256,50061752,https://github.com/thomasrussellmurphy/CVGX_starter_kit_templates.git,2016-01-20 21:33:05+00:00,Generated Terasic Cyclone V GX Starter Kit projects from the System Builder for my reference,thomasrussellmurphy/CVGX_starter_kit_templates,Verilog,CVGX_starter_kit_templates,81,1,2021-02-09 17:55:00+00:00,0
2257,45014570,https://github.com/bremerle3/566_project.git,2015-10-27 03:26:10+00:00,Source repository for 566 class project,bremerle3/566_project,Verilog,566_project,35435,1,2022-06-12 16:41:07+00:00,5
2258,43187790,https://github.com/LaikaN57/cmpe130_aes_fpga.git,2015-09-26 02:30:37+00:00,This project implements the AES128 algorithm on an FPGA.,LaikaN57/cmpe130_aes_fpga,Verilog,cmpe130_aes_fpga,32,1,2020-05-19 06:24:07+00:00,0
2259,48510386,https://github.com/SanjayRai/MMCM_servo_ultraScale.git,2015-12-23 20:47:23+00:00,,SanjayRai/MMCM_servo_ultraScale,Verilog,MMCM_servo_ultraScale,4786,1,2022-01-30 00:18:26+00:00,1
2260,47765321,https://github.com/mshr-h/stopwatch_verilog.git,2015-12-10 13:59:12+00:00,Stopwatch written in Verilog HDL,mshr-h/stopwatch_verilog,Verilog,stopwatch_verilog,13,1,2024-09-27 12:16:03+00:00,0
2261,47342375,https://github.com/ti-rodrigues/SpaceWireCODECIP_Terasic_DE0.git,2015-12-03 15:51:41+00:00,Spacewire codec with NIOS II for Terasic DE0 Altera,ti-rodrigues/SpaceWireCODECIP_Terasic_DE0,Verilog,SpaceWireCODECIP_Terasic_DE0,249,1,2018-12-13 07:01:00+00:00,1
2262,47843439,https://github.com/mukulmk/VLIW-Architecture.git,2015-12-11 18:17:17+00:00,Verilog implementation of the processor,mukulmk/VLIW-Architecture,Verilog,VLIW-Architecture,9,1,2018-03-13 18:55:42+00:00,0
2263,48654402,https://github.com/shinh/ppc.git,2015-12-27 17:46:19+00:00,PPC in verilog,shinh/ppc,Verilog,ppc,4045,1,2016-08-28 13:24:39+00:00,2
2264,44790379,https://github.com/anson0910/NTU_CVSD.git,2015-10-23 04:13:27+00:00,2015 NTU Computer-aided VLSI System Design,anson0910/NTU_CVSD,Verilog,NTU_CVSD,12966,1,2022-09-07 17:26:10+00:00,0
2265,44204529,https://github.com/sycinf/dpp_infra.git,2015-10-13 20:59:37+00:00,,sycinf/dpp_infra,Verilog,dpp_infra,23,1,2020-09-08 13:24:45+00:00,0
2266,45242795,https://github.com/velizarefremov/MIPS.git,2015-10-30 09:52:35+00:00,Simple 16-bit pipelined MIPS processor.,velizarefremov/MIPS,Verilog,MIPS,4004,1,2017-11-21 14:25:36+00:00,0
2267,50724111,https://github.com/theapi/de1-soc.git,2016-01-30 12:33:32+00:00,Experiments with the DE1-SOC FPGA dev board http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=836 ,theapi/de1-soc,Verilog,de1-soc,3213,1,2020-08-09 10:26:57+00:00,1
2268,51669578,https://github.com/mntmn/amiga2000-gfxcard.git,2016-02-13 22:51:21+00:00,"MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog",mntmn/amiga2000-gfxcard,Verilog,amiga2000-gfxcard,17825,998,2024-10-17 14:36:12+00:00,77
2269,51361989,https://github.com/FPGAwars/apio.git,2016-02-09 11:09:15+00:00,:seedling: Open source ecosystem for open FPGA boards,FPGAwars/apio,Verilog,apio,151140,796,2024-10-21 15:28:04+00:00,136
2270,52031088,https://github.com/FPGAwars/icezum.git,2016-02-18 19:02:52+00:00,:star2: IceZUM Alhambra: an Arduino-like Open FPGA electronic board,FPGAwars/icezum,Verilog,icezum,177846,340,2024-10-13 18:05:51+00:00,108
2271,54949500,https://github.com/ridecore/ridecore.git,2016-03-29 05:51:08+00:00,RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.,ridecore/ridecore,Verilog,ridecore,742,321,2024-10-28 05:35:03+00:00,63
2272,54038225,https://github.com/zhanghai/archexp.git,2016-03-16 14:21:00+00:00,浙江大学计算机体系结构课程实验,zhanghai/archexp,Verilog,archexp,3156,166,2024-10-20 05:23:11+00:00,28
2273,54210851,https://github.com/alan4186/Hardware-CNN.git,2016-03-18 15:15:05+00:00,A convolutional neural network implemented in hardware (verilog),alan4186/Hardware-CNN,Verilog,Hardware-CNN,23546,150,2024-10-18 12:12:43+00:00,85
2274,52682338,https://github.com/neogeodev/NeoGeoFPGA-sim.git,2016-02-27 18:34:41+00:00,Simulation only cartridge NeoGeo hardware definition,neogeodev/NeoGeoFPGA-sim,Verilog,NeoGeoFPGA-sim,12899,91,2024-10-18 17:41:29+00:00,12
2275,52871302,https://github.com/simonmonk/prog_fpgas.git,2016-03-01 11:18:03+00:00,The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog.,simonmonk/prog_fpgas,Verilog,prog_fpgas,327,62,2024-07-26 09:07:31+00:00,40
2276,52198275,https://github.com/forconesi/nfmac10g.git,2016-02-21 08:52:50+00:00,Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC,forconesi/nfmac10g,Verilog,nfmac10g,145,61,2024-09-19 10:17:31+00:00,26
2277,54322485,https://github.com/sergachev/spi_mem_programmer.git,2016-03-20 14:38:44+00:00,Small (Q)SPI flash memory programmer in Verilog,sergachev/spi_mem_programmer,Verilog,spi_mem_programmer,39,55,2024-10-07 07:00:06+00:00,14
2278,54592922,https://github.com/Netnod/FPGA_NTP_SERVER.git,2016-03-23 21:04:31+00:00,A FPGA implementation of the NTP and NTS protocols,Netnod/FPGA_NTP_SERVER,Verilog,FPGA_NTP_SERVER,72825,51,2024-10-12 12:16:52+00:00,17
2279,54534865,https://github.com/DexWen/FFT_Verilog.git,2016-03-23 05:59:02+00:00,FFT implement by verilog_测试验证已通过,DexWen/FFT_Verilog,Verilog,FFT_Verilog,15072,49,2024-10-28 01:42:04+00:00,23
2280,54131577,https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller.git,2016-03-17 15:56:09+00:00,Synthesizable and Parameterized Cache Controller in Verilog,prasadp4009/2-way-Set-Associative-Cache-Controller,Verilog,2-way-Set-Associative-Cache-Controller,1447,42,2024-09-30 03:58:57+00:00,12
2281,51229509,https://github.com/albertxie/iverilog-tutorial.git,2016-02-07 00:44:11+00:00,Quickstart guide on Icarus Verilog.,albertxie/iverilog-tutorial,Verilog,iverilog-tutorial,122,37,2024-06-11 09:44:08+00:00,9
2282,53949450,https://github.com/JonathanJing/Asynchronous-FIFO.git,2016-03-15 14:05:26+00:00,Asynchronous fifo in verilog,JonathanJing/Asynchronous-FIFO,Verilog,Asynchronous-FIFO,22,32,2024-08-15 11:16:29+00:00,20
2283,51355652,https://github.com/xavieran/fLaCPGA.git,2016-02-09 08:49:36+00:00,Implementation of fLaC encoder/decoder for FPGA,xavieran/fLaCPGA,Verilog,fLaCPGA,3512,27,2024-07-31 12:33:36+00:00,6
2284,51611548,https://github.com/Saanlima/Pepino.git,2016-02-12 19:37:06+00:00,,Saanlima/Pepino,Verilog,Pepino,9491,27,2024-09-12 20:52:32+00:00,15
2285,52696447,https://github.com/mcgodfrey/i2c-eeprom.git,2016-02-28 00:44:07+00:00,Controller for i2c EEPROM chip in Verilog for Mojo FPGA board,mcgodfrey/i2c-eeprom,Verilog,i2c-eeprom,171,24,2024-06-12 08:41:08+00:00,4
2286,51854321,https://github.com/jkelley/irig-decoder.git,2016-02-16 17:24:18+00:00,Firmware IRIG-B decoder,jkelley/irig-decoder,Verilog,irig-decoder,23,23,2024-06-04 08:41:18+00:00,10
2287,51187589,https://github.com/AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM.git,2016-02-06 03:21:03+00:00,Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM),AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM,Verilog,Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM,50,22,2024-10-03 15:55:37+00:00,13
2288,54181538,https://github.com/zhaishaomin/ring_network-based-multicore-.git,2016-03-18 07:12:37+00:00,"多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency",zhaishaomin/ring_network-based-multicore-,Verilog,ring_network-based-multicore-,3072,21,2024-03-22 11:44:34+00:00,10
2289,56050970,https://github.com/RCSL-HKUST/heterosim.git,2016-04-12 09:47:43+00:00,HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance metrics returned.,RCSL-HKUST/heterosim,Verilog,heterosim,129155,20,2023-06-17 07:35:29+00:00,14
2290,52717525,https://github.com/nkkav/yosys-examples.git,2016-02-28 11:19:25+00:00,"Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)",nkkav/yosys-examples,Verilog,yosys-examples,194,18,2024-02-28 03:27:40+00:00,4
2291,56109528,https://github.com/diadatp/mips_cpu.git,2016-04-13 01:03:13+00:00,A implementation of a 32-bit single cycle MIPS processor in Verilog.,diadatp/mips_cpu,Verilog,mips_cpu,7,18,2024-08-22 19:52:34+00:00,5
2292,54393253,https://github.com/impedimentToProgress/A2.git,2016-03-21 13:57:58+00:00,,impedimentToProgress/A2,Verilog,A2,21103,14,2024-09-13 01:27:25+00:00,5
2293,55280231,https://github.com/subutai-attic/liquid-router.git,2016-04-02 05:55:27+00:00,The Subutai™ Router open hardware project sources.,subutai-attic/liquid-router,Verilog,liquid-router,110380,13,2023-01-14 01:00:29+00:00,5
2294,55871236,https://github.com/lmEshoo/sp-i586.git,2016-04-09 23:11:29+00:00,soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk contained in the SPI flash.,lmEshoo/sp-i586,Verilog,sp-i586,54051,13,2024-08-22 19:19:14+00:00,2
2295,53144821,https://github.com/bharathk005/Verilog_projects.git,2016-03-04 15:27:25+00:00,HDMI + GPU-pipeline + FFT,bharathk005/Verilog_projects,Verilog,Verilog_projects,301,13,2024-09-14 07:26:12+00:00,2
2296,52149908,https://github.com/rbarzic/ml-ahb-gen.git,2016-02-20 11:23:38+00:00,A Verilog AMBA AHB Multilayer interconnect generator,rbarzic/ml-ahb-gen,Verilog,ml-ahb-gen,55,12,2023-04-14 02:23:34+00:00,2
2297,53422053,https://github.com/nickdavidhaynes/programmable-delay-line.git,2016-03-08 15:15:20+00:00,,nickdavidhaynes/programmable-delay-line,Verilog,programmable-delay-line,6,12,2024-07-14 12:55:16+00:00,4
2298,52359991,https://github.com/Corey-Maler/simple_SoC.git,2016-02-23 13:14:47+00:00,"Small and simple, primitive SoC with GPU, CPU, RAM, GPIO",Corey-Maler/simple_SoC,Verilog,simple_SoC,973,12,2024-10-09 18:27:07+00:00,6
2299,54302224,https://github.com/xeniacjen/atpg.git,2016-03-20 05:28:59+00:00,An automatic test pattern generation (ATPG) and fault simulation system.,xeniacjen/atpg,Verilog,atpg,89564,10,2024-02-06 05:17:06+00:00,9
2300,53539691,https://github.com/kiran2s/FPGA-Synthesizer.git,2016-03-09 23:30:51+00:00,,kiran2s/FPGA-Synthesizer,Verilog,FPGA-Synthesizer,17,10,2024-04-27 14:51:22+00:00,1
2301,52196097,https://github.com/jouyang3/FMCW.git,2016-02-21 07:37:55+00:00,Miniature 8GHz FMCW Radar,jouyang3/FMCW,Verilog,FMCW,44566,10,2024-07-03 00:35:30+00:00,9
2302,51325306,https://github.com/sangwoojun/bluedbm.git,2016-02-08 20:36:09+00:00,BlueDBM hw/sw implementation using the bluespecpcie PCIe library,sangwoojun/bluedbm,Verilog,bluedbm,6300,10,2024-01-12 18:07:14+00:00,8
2303,52714256,https://github.com/ncos/Xilinx-Verilog.git,2016-02-28 09:39:25+00:00,Zedboard projects,ncos/Xilinx-Verilog,Verilog,Xilinx-Verilog,122,10,2023-12-07 11:16:07+00:00,5
2304,52504739,https://github.com/AmeerAbdelhadi/Timing-Driven-Variation-Aware-Clock-Mesh-Synthesis.git,2016-02-25 07:14:41+00:00,Timing-Driven Variation-Aware Clock Mesh Synthesis Environment; programmed in Perl and TCL scripts,AmeerAbdelhadi/Timing-Driven-Variation-Aware-Clock-Mesh-Synthesis,Verilog,Timing-Driven-Variation-Aware-Clock-Mesh-Synthesis,2434,10,2024-09-23 11:03:42+00:00,4
2305,55747288,https://github.com/ChengluJin/8bit_datapath_AES.git,2016-04-08 03:29:18+00:00,This is a 8-bit datapath hardware implementation of AES.,ChengluJin/8bit_datapath_AES,Verilog,8bit_datapath_AES,1168,9,2024-09-06 00:55:09+00:00,3
2306,52653726,https://github.com/saiedhk/PresentCryptoEngine.git,2016-02-27 06:33:32+00:00,Present Crypto Engine in Verilog,saiedhk/PresentCryptoEngine,Verilog,PresentCryptoEngine,9,9,2024-10-29 04:20:57+00:00,5
2307,55128366,https://github.com/emdarcher/7400_logic_HDL.git,2016-03-31 07:09:05+00:00,HDL implementation of 7400 series logic ICs,emdarcher/7400_logic_HDL,Verilog,7400_logic_HDL,14,9,2024-05-07 16:10:09+00:00,1
2308,54745333,https://github.com/jcoc611/IE12.git,2016-03-25 20:19:06+00:00,A (very) minimal web browser for FPGAs implemented in Verilog,jcoc611/IE12,Verilog,IE12,3733,8,2023-12-16 17:03:20+00:00,2
2309,53131029,https://github.com/raczben/AXI2SPI-bridge.git,2016-03-04 11:30:41+00:00,Homework for Rendszerarchitekturak with Feher Béla & Wacha Gabor :) ,raczben/AXI2SPI-bridge,Verilog,AXI2SPI-bridge,95,8,2024-08-28 12:48:03+00:00,6
2310,54795553,https://github.com/drom/LEB128.git,2016-03-26 19:22:26+00:00,Little Endian Base 128 converters,drom/LEB128,Verilog,LEB128,25,8,2022-08-30 20:12:58+00:00,3
2311,51918867,https://github.com/buaabyl/FPU754.git,2016-02-17 11:49:18+00:00,FPGA based IEEE754 FPU,buaabyl/FPU754,Verilog,FPU754,82,8,2023-11-21 10:33:54+00:00,5
2312,54679936,https://github.com/Anding/DDR2_memory_interface.git,2016-03-24 23:05:55+00:00,A DDR2 memory interface for the Digilent Nexys4 board that does not rely on the Xilinx MIG,Anding/DDR2_memory_interface,Verilog,DDR2_memory_interface,17772,8,2023-05-27 09:11:18+00:00,1
2313,52592483,https://github.com/texane/can_controller.git,2016-02-26 09:11:10+00:00, CAN controller,texane/can_controller,Verilog,can_controller,83,7,2024-09-15 21:12:22+00:00,1
2314,52726706,https://github.com/zhaotliang/sja1000.git,2016-02-28 15:01:53+00:00,,zhaotliang/sja1000,Verilog,sja1000,23,7,2023-12-27 00:22:15+00:00,3
2315,55869419,https://github.com/stffrdhrn/ac97.git,2016-04-09 22:18:42+00:00,opencores ac97 controller verilog core,stffrdhrn/ac97,Verilog,ac97,228,7,2022-01-29 23:50:49+00:00,1
2316,55305558,https://github.com/iliasam/keyence_LK_G407_reverce.git,2016-04-02 16:50:00+00:00,,iliasam/keyence_LK_G407_reverce,Verilog,keyence_LK_G407_reverce,771,6,2024-08-07 03:38:14+00:00,3
2317,52881156,https://github.com/martinferianc/FPGA-Project-EIE1.git,2016-03-01 14:05:23+00:00,Implementing interactive music controls on FPGAs done as a coursework for EIE1 First Year Project,martinferianc/FPGA-Project-EIE1,Verilog,FPGA-Project-EIE1,820573,6,2022-11-02 13:53:41+00:00,0
2318,51711917,https://github.com/KestrelComputer/Kestrel2.git,2016-02-14 20:26:54+00:00,An archive of Kestrel-2 build artifacts.  Not currently maintained.,KestrelComputer/Kestrel2,Verilog,Kestrel2,3918,6,2022-08-19 10:49:52+00:00,0
2319,54799047,https://github.com/souktha/RLE.git,2016-03-26 20:52:23+00:00,,souktha/RLE,Verilog,RLE,11,6,2023-11-05 22:18:55+00:00,1
2320,56375493,https://github.com/stffrdhrn/wb_dma.git,2016-04-16 09:20:30+00:00,Wishbone dma/bridge controller in verily,stffrdhrn/wb_dma,Verilog,wb_dma,426,6,2024-09-20 07:47:11+00:00,2
2321,51564553,https://github.com/JackDavidson/OpenFPGACore-TritonCore.git,2016-02-12 03:16:20+00:00,"A very simple and minimal FPGA core. This is CHISEL code for an FPGA, fully capable of implementing custom circuits.",JackDavidson/OpenFPGACore-TritonCore,Verilog,OpenFPGACore-TritonCore,1291,6,2021-08-06 15:55:54+00:00,1
2322,52950139,https://github.com/swift-fox/risc-v.git,2016-03-02 09:21:29+00:00,An easy implementation of RISC-V in Verilog.,swift-fox/risc-v,Verilog,risc-v,8,6,2024-08-30 07:24:31+00:00,1
2323,55848828,https://github.com/koallen/mips-like-processor.git,2016-04-09 14:30:49+00:00,"CZ3001 Advanced Computer Architecture, AY 2015-16 Semester 1",koallen/mips-like-processor,Verilog,mips-like-processor,3703,5,2020-06-01 13:22:45+00:00,0
2324,56481318,https://github.com/ysharma1126/8-bit-processor.git,2016-04-18 06:04:50+00:00,8-bit processor implemented in Verilog with assembler/linker coded in C++,ysharma1126/8-bit-processor,Verilog,8-bit-processor,8900,5,2024-07-28 20:41:10+00:00,0
2325,54237083,https://github.com/ashish-17/x86_decoder.git,2016-03-18 23:22:41+00:00,x86 instruction decoder using verilog,ashish-17/x86_decoder,Verilog,x86_decoder,251,5,2024-01-13 20:45:54+00:00,1
2326,56333096,https://github.com/lvshq/CPU-Verilog.git,2016-04-15 16:09:01+00:00,Single cycle CPU implementation using Verilog,lvshq/CPU-Verilog,Verilog,CPU-Verilog,594,5,2024-04-23 02:22:28+00:00,2
2327,53705835,https://github.com/birdeclipse/RISCV.git,2016-03-12 00:50:10+00:00,RISCV Processor,birdeclipse/RISCV,Verilog,RISCV,552,5,2024-02-28 20:15:53+00:00,0
2328,54832538,https://github.com/risc-v-processor/multi_cycle.git,2016-03-27 14:35:25+00:00,A Multi Cycle implementation of the RISC-V ISA,risc-v-processor/multi_cycle,Verilog,multi_cycle,51,5,2022-06-28 02:49:46+00:00,0
2329,51640762,https://github.com/emulasion/fpga_scope.git,2016-02-13 10:04:23+00:00,FPGA-based digital oscilloscope. This design specifically targets the Spartan 3AN starter kit.,emulasion/fpga_scope,Verilog,fpga_scope,233,5,2024-07-07 06:14:24+00:00,3
2330,56231851,https://github.com/TimingKeepers/fmc-adc.git,2016-04-14 11:27:50+00:00,FMC ADC Gateware.,TimingKeepers/fmc-adc,Verilog,fmc-adc,9470,4,2022-08-21 18:11:03+00:00,2
2331,52836497,https://github.com/russm/sha1-verilog.git,2016-03-01 00:55:46+00:00,,russm/sha1-verilog,Verilog,sha1-verilog,9,4,2024-05-17 11:57:09+00:00,1
2332,52490242,https://github.com/open-ephys/next-gen-system.git,2016-02-25 02:22:18+00:00,work in progress repository for next generation acquisition and closed-loop feedback system,open-ephys/next-gen-system,Verilog,next-gen-system,48029,4,2020-06-01 17:27:48+00:00,4
2333,52106109,https://github.com/thebenheckshow/225-tbhs-Giant-Game-Boy.git,2016-02-19 17:58:35+00:00,The team uses an FPGA to take an original Game Boy and make a giant playable version.,thebenheckshow/225-tbhs-Giant-Game-Boy,Verilog,225-tbhs-Giant-Game-Boy,34752,4,2023-09-17 09:25:02+00:00,2
2334,54613514,https://github.com/NJU-CS-SYS/DDR2_demo_on_Nexys4DDR.git,2016-03-24 04:02:02+00:00,,NJU-CS-SYS/DDR2_demo_on_Nexys4DDR,Verilog,DDR2_demo_on_Nexys4DDR,2225,4,2024-04-29 09:50:07+00:00,0
2335,56425532,https://github.com/Obijuan/Nandland-Go-Board-tutorial.git,2016-04-17 07:59:35+00:00,"Verilog tutorial with the Nandland go-board, using only opensource tools",Obijuan/Nandland-Go-Board-tutorial,Verilog,Nandland-Go-Board-tutorial,16,4,2023-12-05 11:23:55+00:00,0
2336,51449864,https://github.com/frisnit/fpga-noise.git,2016-02-10 15:30:52+00:00,FPGA implementation of a LFSR noise generator with VGA output,frisnit/fpga-noise,Verilog,fpga-noise,1295,4,2024-04-11 15:03:40+00:00,0
2337,54141874,https://github.com/conorpp/learn-synopsys.git,2016-03-17 18:26:28+00:00,A hello world project to learn synopsys and make a multiplier circuit,conorpp/learn-synopsys,Verilog,learn-synopsys,584,4,2024-10-14 07:10:59+00:00,1
2338,54232788,https://github.com/kallisti5/nesoi.git,2016-03-18 21:34:47+00:00,A MIT licensed modular GPU in Verilog,kallisti5/nesoi,Verilog,nesoi,914,3,2021-12-09 00:16:50+00:00,1
2339,53400353,https://github.com/issacdxf/openrisc.git,2016-03-08 09:38:05+00:00,Automatically exported from code.google.com/p/openrisc,issacdxf/openrisc,Verilog,openrisc,2146,3,2020-10-21 02:14:30+00:00,0
2340,54181481,https://github.com/borabarduk/KeyExchangeFPGA.git,2016-03-18 07:11:39+00:00,"Diffie Hellman Key exchanger featuring keyboard access, implemented to FPGA",borabarduk/KeyExchangeFPGA,Verilog,KeyExchangeFPGA,8,3,2024-05-27 19:33:47+00:00,0
2341,54774322,https://github.com/projectscara2014/handwriting_recognition.git,2016-03-26 10:36:09+00:00,,projectscara2014/handwriting_recognition,Verilog,handwriting_recognition,139098,3,2020-08-14 02:48:40+00:00,0
2342,53980698,https://github.com/Abhiseshan/Lego-Lathe-ECE243.git,2016-03-15 21:46:11+00:00,A lathe made with lego mindstorms and powered by altera DE1 SOC. Written in assembly for NIOS II Architecture. ,Abhiseshan/Lego-Lathe-ECE243,Verilog,Lego-Lathe-ECE243,15984,3,2024-06-02 11:13:25+00:00,1
2343,51208425,https://github.com/allen9408/Trojan.git,2016-02-06 15:45:39+00:00,AES hardware trojan detection,allen9408/Trojan,Verilog,Trojan,4451,3,2023-10-22 23:46:23+00:00,2
2344,55682838,https://github.com/itpcc/FPGA-IA-Journy-game.git,2016-04-07 09:43:01+00:00,Verilog code for very simple gun(music note)-shooting game by button and VGA screen.,itpcc/FPGA-IA-Journy-game,Verilog,FPGA-IA-Journy-game,4137,3,2023-11-29 14:17:13+00:00,1
2345,53761541,https://github.com/androm3da444/ethernet-security-code.git,2016-03-13 01:15:52+00:00,,androm3da444/ethernet-security-code,Verilog,ethernet-security-code,8,3,2018-12-19 08:06:59+00:00,0
2346,54031175,https://github.com/arthurbeggs/LabsOAC.git,2016-03-16 12:46:52+00:00,Our development of Computer Organization and Architecture laboratories.,arthurbeggs/LabsOAC,Verilog,LabsOAC,43416,3,2023-01-28 11:24:34+00:00,0
2347,53020488,https://github.com/kosuke86/Aho-Corasick.git,2016-03-03 04:29:51+00:00,,kosuke86/Aho-Corasick,Verilog,Aho-Corasick,45,3,2021-09-22 09:36:50+00:00,1
2348,51906110,https://github.com/ekadatskii/interconnection_lvds.git,2016-02-17 08:14:23+00:00,Interconnection between parallella and pars board with lvds,ekadatskii/interconnection_lvds,Verilog,interconnection_lvds,132,3,2024-07-20 06:01:34+00:00,0
2349,54270387,https://github.com/admk/nabp.git,2016-03-19 14:35:34+00:00,(MEng final year project 2012) Accelerated image reconstruction of computerised tomography using FPGAs.,admk/nabp,Verilog,nabp,1541,2,2022-04-22 03:43:28+00:00,0
2350,52706914,https://github.com/bryanlimy/flappybird-verilog.git,2016-02-28 05:47:24+00:00,Flappy-Bird-liked game in Verilog,bryanlimy/flappybird-verilog,Verilog,flappybird-verilog,5301,2,2022-05-17 16:53:20+00:00,1
2351,55061007,https://github.com/cedar-renjun/az_processer.git,2016-03-30 12:27:12+00:00,,cedar-renjun/az_processer,Verilog,az_processer,68,2,2024-08-26 08:00:45+00:00,1
2352,55753449,https://github.com/vishalsg/Double-precision-Floating-point-adder.git,2016-04-08 05:45:30+00:00,"Input: 64 bit two input, Output: Floating point output ",vishalsg/Double-precision-Floating-point-adder,Verilog,Double-precision-Floating-point-adder,2,2,2022-05-30 02:55:15+00:00,1
2353,51669925,https://github.com/jakeoney/Computer-Architecture.git,2016-02-13 23:02:16+00:00,CS 552,jakeoney/Computer-Architecture,Verilog,Computer-Architecture,18307,2,2022-02-27 19:04:17+00:00,0
2354,55629143,https://github.com/rafalmiel/fpga.git,2016-04-06 18:05:41+00:00,Handful of simple Verilog/VHDL projects,rafalmiel/fpga,Verilog,fpga,88,2,2021-05-11 22:50:49+00:00,0
2355,54768337,https://github.com/JabirTech/J4.git,2016-03-26 07:33:52+00:00,4 bit RICS proccessor,JabirTech/J4,Verilog,J4,357,2,2023-01-27 20:26:54+00:00,0
2356,54548469,https://github.com/Yhgenomics/RiffaSDK.git,2016-03-23 09:48:53+00:00,,Yhgenomics/RiffaSDK,Verilog,RiffaSDK,98690,2,2023-08-26 10:20:51+00:00,0
2357,56402834,https://github.com/alan4186/simple_frame_buffer.git,2016-04-16 19:54:04+00:00,A project to create a simple (and small) frame buffer implemented on an FPGA for ECE387 (embedded systems) at Miami University,alan4186/simple_frame_buffer,Verilog,simple_frame_buffer,35170,2,2019-03-31 10:25:55+00:00,1
2358,54302561,https://github.com/DarkNight91/Acceleration.git,2016-03-20 05:38:18+00:00,ACDA,DarkNight91/Acceleration,Verilog,Acceleration,12280,2,2022-11-06 02:24:47+00:00,1
2359,55496824,https://github.com/hardik-manocha/T-DES.git,2016-04-05 09:55:09+00:00,Project consists of individual modules of encryption and decryption units. Standard T-DES algorithm is implemented. Presently working on to integrate DES with AES to develop stronger crypto algorithm and test the same against Side Channel Attacks and compare different algorithms.,hardik-manocha/T-DES,Verilog,T-DES,10,2,2021-10-08 16:42:15+00:00,1
2360,55496043,https://github.com/hardik-manocha/Authenticated-Encryption-Decryption-Scheme.git,2016-04-05 09:43:53+00:00,"This design consists of paper implementation of TIAOXIN-346, a CAESAR entry developed by Ivica Nicolic. This project is carried for the Hardware Implementation which is not listed in the paper submitted in CAESAR. Algorithm consists of AES as a part of encryption and decryption and authenticity is added through Tag (sequence). Algorithm is available on CAESAR website.",hardik-manocha/Authenticated-Encryption-Decryption-Scheme,Verilog,Authenticated-Encryption-Decryption-Scheme,22,2,2021-10-08 16:44:12+00:00,0
2361,52734004,https://github.com/adragon202/elmo-BDPU.git,2016-02-28 17:37:50+00:00,Big Data Processing Unit Code for FPGA to optimized Machine Learning,adragon202/elmo-BDPU,Verilog,elmo-BDPU,116,2,2023-07-31 02:53:19+00:00,1
2362,51583428,https://github.com/sfahmy/es3b2.git,2016-02-12 11:27:07+00:00,Files for ES3B2 Labs,sfahmy/es3b2,Verilog,es3b2,7,2,2019-02-11 19:13:50+00:00,0
2363,52870961,https://github.com/rbarzic/apb-bridge.git,2016-03-01 11:11:50+00:00,An APB bridge and mux generator based on the junctions/Poci chisel code,rbarzic/apb-bridge,Verilog,apb-bridge,17,2,2022-08-26 11:31:11+00:00,0
2364,54704245,https://github.com/Maro1306/SDRAM_Controler.git,2016-03-25 08:03:05+00:00,,Maro1306/SDRAM_Controler,Verilog,SDRAM_Controler,187,2,2024-03-06 04:25:44+00:00,2
2365,55152004,https://github.com/joaodias/SDH-telecommunications-network-E1-.git,2016-03-31 13:17:10+00:00,SDH telecommunications network (E1) in VHDL ,joaodias/SDH-telecommunications-network-E1-,Verilog,SDH-telecommunications-network-E1-,831,2,2021-09-30 12:25:52+00:00,1
2366,53324023,https://github.com/mertaytore/cs223project.git,2016-03-07 12:30:16+00:00,Bilkent University - Digital Design CS223 - Term Project - Fall 2015,mertaytore/cs223project,Verilog,cs223project,11,2,2016-11-02 07:57:35+00:00,1
2367,56170501,https://github.com/zhzdeng/Single-cycle-CPU.git,2016-04-13 17:02:10+00:00,,zhzdeng/Single-cycle-CPU,Verilog,Single-cycle-CPU,1524,2,2023-05-17 07:32:23+00:00,2
2368,53324557,https://github.com/yuwen41200/co-lab.git,2016-03-07 12:39:04+00:00,,yuwen41200/co-lab,Verilog,co-lab,5544,2,2020-12-04 18:46:00+00:00,0
2369,54665147,https://github.com/vipinkmenon/mapReducerIp.git,2016-03-24 18:32:35+00:00,,vipinkmenon/mapReducerIp,Verilog,mapReducerIp,24,2,2021-10-25 23:51:15+00:00,0
2370,53285915,https://github.com/toosyou/computer_organization.git,2016-03-07 01:17:31+00:00,homeworks,toosyou/computer_organization,Verilog,computer_organization,11759,2,2017-06-18 12:17:55+00:00,0
2371,52668822,https://github.com/perillamint/iCE40-playground.git,2016-02-27 13:46:35+00:00,,perillamint/iCE40-playground,Verilog,iCE40-playground,44,2,2019-04-11 10:00:51+00:00,0
2372,55375424,https://github.com/linuxbest/acpt.git,2016-04-04 00:04:24+00:00,Accelerator Coherency Port Test,linuxbest/acpt,Verilog,acpt,137,2,2022-06-18 22:01:03+00:00,1
2373,54659630,https://github.com/Geliozzz/wpa_fpga.git,2016-03-24 17:07:10+00:00,,Geliozzz/wpa_fpga,Verilog,wpa_fpga,13843,2,2022-04-11 20:52:50+00:00,2
2374,53732024,https://github.com/wangchunjie1993/FPGA_sata_phy.git,2016-03-12 13:04:43+00:00,,wangchunjie1993/FPGA_sata_phy,Verilog,FPGA_sata_phy,3,2,2018-12-18 09:40:31+00:00,1
2375,55554831,https://github.com/jskd/EyeSat-SpaceCamera.git,2016-04-05 21:32:28+00:00,,jskd/EyeSat-SpaceCamera,Verilog,EyeSat-SpaceCamera,244368,2,2021-09-22 08:57:36+00:00,0
2376,56546750,https://github.com/rkrajnc/qsoc.git,2016-04-18 22:31:21+00:00,,rkrajnc/qsoc,Verilog,qsoc,171,2,2022-06-22 07:47:15+00:00,2
2377,54946998,https://github.com/yodasyodeler/DayPlan.git,2016-03-29 04:57:45+00:00,"Project written in System Verilog and C to drive a Clock, Calendar, and Drawing application to a TFT touch screen.",yodasyodeler/DayPlan,Verilog,DayPlan,3991,2,2023-08-05 10:25:28+00:00,1
2378,54553334,https://github.com/Qbicz/zybo-lane-detection.git,2016-03-23 11:06:25+00:00,,Qbicz/zybo-lane-detection,Verilog,zybo-lane-detection,5538,2,2019-08-15 17:36:47+00:00,2
2379,52888638,https://github.com/thebenheckshow/169-tbhs-FPGA-LCD-Driver-Hack.git,2016-03-01 15:43:13+00:00,"Ben finds an LCD that is the perfect size for a pinball display, but it only runs composite video and that just won’t do. Ben uses his oscilloscope to figure out how the LCD works so he can reverse engineer it using an FPGA.",thebenheckshow/169-tbhs-FPGA-LCD-Driver-Hack,Verilog,169-tbhs-FPGA-LCD-Driver-Hack,21908,2,2021-08-31 08:10:21+00:00,0
2380,56037629,https://github.com/ibm-capi/psl_dma.git,2016-04-12 06:36:11+00:00,A block DMA engine works with IBM PSL.,ibm-capi/psl_dma,Verilog,psl_dma,39,2,2020-05-14 14:05:37+00:00,2
2381,54268992,https://github.com/pjsimha/vdlab.git,2016-03-19 14:05:17+00:00,MMSE detection ,pjsimha/vdlab,Verilog,vdlab,9,2,2023-12-13 09:06:06+00:00,0
2382,54087080,https://github.com/thomasrussellmurphy/CVGX_1024_00_M1CDCE.git,2016-03-17 03:54:27+00:00, Quartus project for 1024-00 testing stage M1: CDCE,thomasrussellmurphy/CVGX_1024_00_M1CDCE,Verilog,CVGX_1024_00_M1CDCE,56,2,2021-02-09 17:55:07+00:00,0
2383,55759863,https://github.com/Mgic1/hdq_interface.git,2016-04-08 07:37:33+00:00,TI's HDQ interface master program in verilog.,Mgic1/hdq_interface,Verilog,hdq_interface,3,2,2022-01-05 07:27:51+00:00,0
2384,51997848,https://github.com/sorgelig/Apogee_MIST.git,2016-02-18 09:58:54+00:00,Apogee BK-01 implementation for MiST board.,sorgelig/Apogee_MIST,Verilog,Apogee_MIST,1274,2,2021-10-15 11:13:53+00:00,1
2385,53997154,https://github.com/Jafet95/proy_2_grupo_2_sem_1_2016.git,2016-03-16 03:14:26+00:00,"Control y programación RTC mediante una FSMD, incluye manejo de periférico monitor VGA",Jafet95/proy_2_grupo_2_sem_1_2016,Verilog,proy_2_grupo_2_sem_1_2016,90,2,2016-09-14 19:06:23+00:00,0
2386,54820935,https://github.com/ChiWeiHsiao/32-bit-ALU.git,2016-03-27 09:14:29+00:00,,ChiWeiHsiao/32-bit-ALU,Verilog,32-bit-ALU,5,2,2024-03-09 10:50:29+00:00,1
2387,52205376,https://github.com/andyj1/computer-architecture.git,2016-02-21 12:27:18+00:00,MIPS Assembly computer processor designs (2- & 8-bit),andyj1/computer-architecture,Verilog,computer-architecture,3675,1,2020-09-17 22:56:56+00:00,1
2388,54168887,https://github.com/toxtli/Verilog-project.git,2016-03-18 02:51:43+00:00,,toxtli/Verilog-project,Verilog,Verilog-project,0,1,2017-05-04 19:54:18+00:00,0
2389,51637845,https://github.com/Masahiro000Shimasaki/FPGA_BMP.git,2016-02-13 08:11:27+00:00,ModelSImでBMP画像を読み込み，BMP画像を出力するテストベンチの一例,Masahiro000Shimasaki/FPGA_BMP,Verilog,FPGA_BMP,2,1,2024-03-02 16:16:16+00:00,0
2390,53625890,https://github.com/chinnygan/DigiLab.git,2016-03-10 23:53:03+00:00,Digital Systems Lab (4th Year),chinnygan/DigiLab,Verilog,DigiLab,1599,1,2020-03-11 19:09:57+00:00,0
2391,53253728,https://github.com/mikecat/brainfuck_verilog.git,2016-03-06 12:28:38+00:00,Brainf*ck interpreter written in Verilog,mikecat/brainfuck_verilog,Verilog,brainfuck_verilog,11,1,2016-03-06 13:09:42+00:00,0
2392,51390907,https://github.com/abi90/ARMSIM.git,2016-02-09 18:59:12+00:00,Verilog Simulation of an ARM architecture microprocessor ,abi90/ARMSIM,Verilog,ARMSIM,749,1,2016-11-16 22:37:39+00:00,0
2393,53903192,https://github.com/jdwilsn2/ECE445.git,2016-03-15 00:58:31+00:00,,jdwilsn2/ECE445,Verilog,ECE445,22695,1,2023-04-07 09:50:04+00:00,0
2394,55707742,https://github.com/ojousima/FPGA-SMPS.git,2016-04-07 15:51:24+00:00,Attempt to create a SMPS with closed loop control using timing of waveforms,ojousima/FPGA-SMPS,Verilog,FPGA-SMPS,18,1,2022-01-12 04:44:20+00:00,2
2395,55460881,https://github.com/lanwuwei/LC3-pipeline.git,2016-04-05 02:21:35+00:00,This project contains a pipelined CPU for LC3 instruction written in Verilog HDL. ,lanwuwei/LC3-pipeline,Verilog,LC3-pipeline,4598,1,2023-10-14 20:06:49+00:00,0
2396,55953297,https://github.com/spacemonkeydelivers/dht11.git,2016-04-11 08:04:15+00:00,,spacemonkeydelivers/dht11,Verilog,dht11,2,1,2019-05-09 14:58:19+00:00,1
2397,56274024,https://github.com/pavlik2/ping-pong-verilog.git,2016-04-14 22:31:16+00:00,Automatically exported from code.google.com/p/ping-pong-verilog,pavlik2/ping-pong-verilog,Verilog,ping-pong-verilog,3,1,2018-04-17 14:36:08+00:00,0
2398,51826876,https://github.com/stevenlim89/Fibonacci-Calculator.git,2016-02-16 10:16:07+00:00,"A verilog module that calculates the fibonacci sequence corresponding to whatever is passed in. If a 5 is passed in, then the output will be the 5th fibonacci number in the sequence.",stevenlim89/Fibonacci-Calculator,Verilog,Fibonacci-Calculator,4,1,2021-07-14 14:32:24+00:00,0
2399,51656636,https://github.com/ogvalt/melexis_intership_lab.git,2016-02-13 17:27:02+00:00,There are labs from Melexis laboratory,ogvalt/melexis_intership_lab,Verilog,melexis_intership_lab,412,1,2023-05-08 12:24:50+00:00,0
2400,55480436,https://github.com/hardik-manocha/8_bit_microprocessor_vectored_interrupt.git,2016-04-05 08:16:15+00:00,"SoC consists of instruction memory, main memory and microprocessor unit. Instructions are fetched using PC and as per the instruction, main memory and register memory are accessed. 8 bit data bus is built. Working on developing programs to look for microprocessor operation.",hardik-manocha/8_bit_microprocessor_vectored_interrupt,Verilog,8_bit_microprocessor_vectored_interrupt,5,1,2017-10-23 02:50:31+00:00,0
2401,51165354,https://github.com/mohsennazari/pipelined-mips-cpu.git,2016-02-05 18:20:41+00:00,Automatically exported from code.google.com/p/pipelined-mips-cpu,mohsennazari/pipelined-mips-cpu,Verilog,pipelined-mips-cpu,26,1,2019-06-24 07:50:57+00:00,0
2402,53020003,https://github.com/kosuke86/Verilog_NFA.git,2016-03-03 04:19:11+00:00,,kosuke86/Verilog_NFA,Verilog,Verilog_NFA,6,1,2021-01-04 05:38:43+00:00,0
2403,52975540,https://github.com/nesh170/processor.git,2016-03-02 15:52:44+00:00,"This processor is a beast with multicore. JK it is not multicore, but we will be playing bug_on_a_wire",nesh170/processor,Verilog,processor,32961,1,2017-05-08 08:35:53+00:00,0
2404,52591175,https://github.com/Rafaherrero/EC.git,2016-02-26 08:48:35+00:00,Prácticas de la asignatura de Estructura de Computadores,Rafaherrero/EC,Verilog,EC,434,1,2023-10-01 11:08:37+00:00,0
2405,53828413,https://github.com/zzzzRuby/PipelineCPU.git,2016-03-14 05:08:04+00:00,,zzzzRuby/PipelineCPU,Verilog,PipelineCPU,336,1,2022-12-28 08:28:30+00:00,0
2406,51947415,https://github.com/topig/Flash_Multi_Write_Test.git,2016-02-17 19:03:29+00:00,For Micron MT2932G08CBADA Read Retry Test,topig/Flash_Multi_Write_Test,Verilog,Flash_Multi_Write_Test,3,1,2021-04-23 01:19:11+00:00,0
2407,54987350,https://github.com/wallento/barista.git,2016-03-29 15:27:36+00:00,Barista platform information module for embedded systems,wallento/barista,Verilog,barista,0,1,2022-05-05 06:27:19+00:00,0
2408,56402566,https://github.com/jsjain/VLSI-Architecture.git,2016-04-16 19:46:34+00:00,vlsi architecture codes written in verilog,jsjain/VLSI-Architecture,Verilog,VLSI-Architecture,17,1,2023-03-05 03:46:37+00:00,2
2409,51262826,https://github.com/cirrith/ECE_552.git,2016-02-07 19:45:13+00:00,Sharing for ECE 552 Homework and Projects,cirrith/ECE_552,Verilog,ECE_552,556539,1,2022-02-06 18:14:39+00:00,2
2410,51827392,https://github.com/stevenlim89/RLE-Compression-Project.git,2016-02-16 10:24:11+00:00,Takes in a text file and outputs an RLE-Compression version of it.,stevenlim89/RLE-Compression-Project,Verilog,RLE-Compression-Project,11,1,2017-02-22 06:02:45+00:00,0
2411,53527798,https://github.com/gatsbyz/processor-design-verilog.git,2016-03-09 20:03:42+00:00,college stuff,gatsbyz/processor-design-verilog,Verilog,processor-design-verilog,34939,1,2022-05-16 04:51:39+00:00,0
2412,53843388,https://github.com/CarlCKChan/Cycle-Accurate-MIPS-Processor.git,2016-03-14 09:30:15+00:00,A synthesizeable Verilog definition of a MIPs processor,CarlCKChan/Cycle-Accurate-MIPS-Processor,Verilog,Cycle-Accurate-MIPS-Processor,10507,1,2022-05-20 07:46:56+00:00,0
2413,54766859,https://github.com/peterqt95/sha1.git,2016-03-26 06:48:14+00:00,"Implementation of the SHA-1 (Secure Hash Algorithm): Given a message in external memory, compute a 160-bit hash value. Implementation done in verilog. Reference: http://cwcserv.ucsd.edu/~billlin/classes/ECE111/final_project.php",peterqt95/sha1,Verilog,sha1,74,1,2022-05-31 11:30:33+00:00,2
2414,52007859,https://github.com/jlgutierrez/general-cores.git,2016-02-18 13:09:17+00:00,White Rabbit HSR gateware development for general-cores submodule. Forked from OHWR,jlgutierrez/general-cores,Verilog,general-cores,9994,1,2018-12-21 23:24:58+00:00,0
2415,56388472,https://github.com/thomasrussellmurphy/CVGX_1024_01_M4.git,2016-04-16 14:37:56+00:00,"Integration of components, code, and knowledge to bring up the 1024-01",thomasrussellmurphy/CVGX_1024_01_M4,Verilog,CVGX_1024_01_M4,48,1,2021-02-09 17:54:40+00:00,0
2416,52233582,https://github.com/dianarvp/FPGgram.git,2016-02-21 23:21:54+00:00,Hardware accelerator for style transfer on Convolutional Neural Network,dianarvp/FPGgram,Verilog,FPGgram,320720,1,2018-01-24 12:07:45+00:00,0
2417,53884440,https://github.com/thomasrussellmurphy/eecs_301_reference_designs_2015_spring.git,2016-03-14 19:12:57+00:00,Reference designs for CWRU EECS 301 labs assigned Spring 2015,thomasrussellmurphy/eecs_301_reference_designs_2015_spring,Verilog,eecs_301_reference_designs_2015_spring,799,1,2021-02-09 17:53:51+00:00,0
2418,55744552,https://github.com/krutarthkikani/Data-Scrambler.git,2016-04-08 02:43:23+00:00,8b/32b Strong Data Scrambling.,krutarthkikani/Data-Scrambler,Verilog,Data-Scrambler,23,1,2018-11-14 00:46:11+00:00,1
2419,55202083,https://github.com/jdgentsch/EE-469.git,2016-04-01 03:48:31+00:00,"Computer Architecture Spring 2016 with Peckol, UW EE",jdgentsch/EE-469,Verilog,EE-469,89180,1,2016-11-02 23:08:51+00:00,0
2420,51938519,https://github.com/codyohl/DESnuts.git,2016-02-17 16:47:30+00:00,DESnuts - DES (Never Use This Scheme),codyohl/DESnuts,Verilog,DESnuts,155473,1,2016-03-06 09:03:16+00:00,0
2421,54116163,https://github.com/RobotCasserole1736/FPGAVison.git,2016-03-17 12:30:56+00:00,An FPGA-based solution to running vision detection algorithms on FRC robots,RobotCasserole1736/FPGAVison,Verilog,FPGAVison,360,1,2020-09-20 22:10:21+00:00,0
2422,51683862,https://github.com/tannercyr4/Stopwatch-in-Verilog.git,2016-02-14 07:04:02+00:00,Stopwatch designed for the Nexys 4,tannercyr4/Stopwatch-in-Verilog,Verilog,Stopwatch-in-Verilog,6,1,2022-09-30 21:37:13+00:00,2
2423,53173532,https://github.com/asrathor/Adders.git,2016-03-05 00:06:50+00:00,Includes implementation of ripple carry and carry look ahead adders,asrathor/Adders,Verilog,Adders,3,1,2016-03-05 00:33:02+00:00,0
2424,52051564,https://github.com/peterqt95/fibo-calculator.git,2016-02-19 01:15:16+00:00,A fibonacci calculator implemented through verilog. Reference: http://cwcserv.ucsd.edu/~billlin/classes/ECE111/final_project.php,peterqt95/fibo-calculator,Verilog,fibo-calculator,59,1,2022-08-29 02:37:13+00:00,0
2425,54170675,https://github.com/Daniel-Norman/FDPaint.git,2016-03-18 03:22:49+00:00,FPGA Paint Tool,Daniel-Norman/FDPaint,Verilog,FDPaint,322,1,2018-11-08 15:24:24+00:00,0
2426,51595169,https://github.com/Apo45ty/ArquiCourseCPUVerilog.git,2016-02-12 14:59:13+00:00,An ARMv7 core design using logic works and implemented using icarus verilog.,Apo45ty/ArquiCourseCPUVerilog,Verilog,ArquiCourseCPUVerilog,7670,1,2023-12-20 12:43:09+00:00,1
2427,54086862,https://github.com/ludisu13/IE-499.git,2016-03-17 03:49:55+00:00,SD Host,ludisu13/IE-499,Verilog,IE-499,4857,1,2024-03-31 04:56:50+00:00,0
2428,56120028,https://github.com/jigangujs/Uart_zhixin.git,2016-04-13 04:07:35+00:00,这是至芯写的串口，验证有用,jigangujs/Uart_zhixin,Verilog,Uart_zhixin,692,1,2023-07-27 04:26:26+00:00,0
2429,52586287,https://github.com/saiedhk/AnubisCryptoEngine.git,2016-02-26 07:20:08+00:00,Anubis Crypto Engine in Verilog,saiedhk/AnubisCryptoEngine,Verilog,AnubisCryptoEngine,672,1,2018-10-24 02:38:54+00:00,0
2430,52967426,https://github.com/gabrianto/mips-in-haste.git,2016-03-02 14:07:01+00:00,Automatically exported from code.google.com/p/mips-in-haste,gabrianto/mips-in-haste,Verilog,mips-in-haste,97,1,2016-03-02 14:07:49+00:00,0
2431,52367636,https://github.com/vipinkmenon/v7_dyract_debug.git,2016-02-23 15:09:09+00:00,,vipinkmenon/v7_dyract_debug,Verilog,v7_dyract_debug,2157,1,2018-12-21 23:32:52+00:00,0
2432,52644950,https://github.com/sunswift/sunswift.mpptng.git,2016-02-27 02:02:03+00:00,Automatically exported from code.google.com/p/sunswift.mpptng,sunswift/sunswift.mpptng,Verilog,sunswift.mpptng,603,1,2016-09-06 09:03:30+00:00,0
2433,55034809,https://github.com/jigangujs/UART.git,2016-03-30 05:22:53+00:00,use verilog to write UART protocol to achieve the function of serial communication for FPGA,jigangujs/UART,Verilog,UART,660,1,2018-11-10 01:23:23+00:00,0
2434,52206293,https://github.com/bntmorgan/vga-text-mode.git,2016-02-21 12:51:42+00:00,VGA compatible text video controller for Digilent Nexys 3 FPGA,bntmorgan/vga-text-mode,Verilog,vga-text-mode,72,1,2019-03-18 19:30:34+00:00,1
2435,51267262,https://github.com/AmateurIndian/HeatSensorandController.git,2016-02-07 21:30:18+00:00,Aimed at detecting open flames through DS1621 sensor and displaying heat intensity through light and sound mediums. Also aims at tackling small flames with respective actuators.,AmateurIndian/HeatSensorandController,Verilog,HeatSensorandController,3,1,2018-01-12 20:49:01+00:00,0
2436,53467234,https://github.com/Jafet95/proy_1_grupo_2_sem_1_2016.git,2016-03-09 04:08:38+00:00,Implementación de un PWM,Jafet95/proy_1_grupo_2_sem_1_2016,Verilog,proy_1_grupo_2_sem_1_2016,22,1,2016-05-02 22:27:22+00:00,0
2437,53922832,https://github.com/rohit-numato/square-wave-gen.git,2016-03-15 07:12:00+00:00,Square Wave Generator written in Verilog,rohit-numato/square-wave-gen,Verilog,square-wave-gen,19,1,2019-02-12 19:06:06+00:00,1
2438,54615275,https://github.com/bhaylock/9ch-fpga-pulsegen.git,2016-03-24 04:47:11+00:00,FPGA Many Channel Bipolar Pulse Generator,bhaylock/9ch-fpga-pulsegen,Verilog,9ch-fpga-pulsegen,19315,1,2022-12-02 11:23:48+00:00,1
2439,53896071,https://github.com/mlohstroh/bubble-pushers.git,2016-03-14 22:21:24+00:00,Digital Logic Project - Implementing a MIPS processor in Verilog.,mlohstroh/bubble-pushers,Verilog,bubble-pushers,121,1,2016-09-01 15:21:00+00:00,0
2440,54811072,https://github.com/rLoopTeam/eng-software-HIL.git,2016-03-27 03:30:51+00:00,,rLoopTeam/eng-software-HIL,Verilog,eng-software-HIL,3233,1,2021-04-21 17:09:31+00:00,0
2441,54909183,https://github.com/daviddhas/Simple-CPU.git,2016-03-28 17:15:17+00:00,A Simple CPU design to calculate Fibonacci numbers - Verilog,daviddhas/Simple-CPU,Verilog,Simple-CPU,15,1,2022-08-29 02:39:59+00:00,0
2442,55567040,https://github.com/dsantamaria1/Verification_Project.git,2016-04-06 01:31:35+00:00,,dsantamaria1/Verification_Project,Verilog,Verification_Project,138,1,2017-04-16 03:08:09+00:00,0
2443,56343040,https://github.com/HENRDS/IndoorPos.git,2016-04-15 18:58:13+00:00,Indoor positioning system,HENRDS/IndoorPos,Verilog,IndoorPos,33827,1,2023-03-05 03:41:00+00:00,0
2444,52883462,https://github.com/vagnonas/embedded-systems.git,2016-03-01 14:37:36+00:00,,vagnonas/embedded-systems,Verilog,embedded-systems,2049,1,2017-04-25 12:59:53+00:00,0
2445,51408362,https://github.com/cliffgold/DW_FPGA.git,2016-02-09 23:24:21+00:00,Emulate Quantum Annealing,cliffgold/DW_FPGA,Verilog,DW_FPGA,463,1,2022-10-04 02:36:49+00:00,5
2446,55374247,https://github.com/souktha/vga_display_xadc.git,2016-04-03 23:27:49+00:00,,souktha/vga_display_xadc,Verilog,vga_display_xadc,12,1,2022-05-01 00:54:59+00:00,0
2447,54345029,https://github.com/atapashetti/Hardware-Guassian-Noise---Verilog.git,2016-03-20 22:58:57+00:00,,atapashetti/Hardware-Guassian-Noise---Verilog,Verilog,Hardware-Guassian-Noise---Verilog,17,1,2022-01-29 22:55:07+00:00,0
2448,53642429,https://github.com/schultzca/sc-computer-architecture.git,2016-03-11 05:36:33+00:00,This repository contains the verilog files needed to create a single-cycle MIPS CPU.,schultzca/sc-computer-architecture,Verilog,sc-computer-architecture,21,1,2018-03-26 10:42:17+00:00,0
2449,53606288,https://github.com/thomasrussellmurphy/CVGX_1024_00_M1AFE.git,2016-03-10 18:10:33+00:00,Quartus project for 1024-00 testing stage M1: AFE,thomasrussellmurphy/CVGX_1024_00_M1AFE,Verilog,CVGX_1024_00_M1AFE,283,1,2021-02-09 17:54:53+00:00,0
2450,55123410,https://github.com/sorgelig/Specialist_MIST.git,2016-03-31 05:41:40+00:00,Specialist/MX implementation for MiST board.,sorgelig/Specialist_MIST,Verilog,Specialist_MIST,547,1,2018-01-10 22:35:07+00:00,0
2451,51896788,https://github.com/davidkoltak/tawas-core.git,2016-02-17 05:19:35+00:00,"RTL project for a simple processing core experimenting with Instruction Level Parallelism, Symetrical Multi-threading, and RISC.",davidkoltak/tawas-core,Verilog,tawas-core,370,1,2020-05-27 21:46:14+00:00,0
2452,53260851,https://github.com/zmj1316/Computer_Arch.git,2016-03-06 15:11:27+00:00,,zmj1316/Computer_Arch,Verilog,Computer_Arch,72,1,2018-12-16 09:24:25+00:00,0
2453,53699645,https://github.com/jackbradach/sstv_demod.git,2016-03-11 22:09:36+00:00,"Slow Scan Television (SSTV) demodulator, in Verilog for a Digilient Nexys-3 platform.",jackbradach/sstv_demod,Verilog,sstv_demod,16,1,2019-08-23 20:41:46+00:00,1
2454,52051817,https://github.com/peterqt95/rle.git,2016-02-19 01:20:21+00:00,Implementation of a RLE processor through verilog. Reference: http://cwcserv.ucsd.edu/~billlin/classes/ECE111/verilog_project.php,peterqt95/rle,Verilog,rle,82,1,2024-01-25 18:12:57+00:00,0
2455,54279338,https://github.com/souktha/vga_draw_graph.git,2016-03-19 17:49:55+00:00,,souktha/vga_draw_graph,Verilog,vga_draw_graph,6,1,2022-05-01 00:55:26+00:00,0
2456,54281654,https://github.com/jschmidt1224/DVLSIReceiver.git,2016-03-19 18:44:10+00:00,A Receiver designed for the DVLSI class at Cooper Union,jschmidt1224/DVLSIReceiver,Verilog,DVLSIReceiver,2894,1,2016-04-05 21:58:02+00:00,0
2457,52208974,https://github.com/Sarafim/melexis-labs.git,2016-02-21 13:55:47+00:00,,Sarafim/melexis-labs,Verilog,melexis-labs,140,1,2019-06-06 14:07:24+00:00,0
2458,53018150,https://github.com/felipe-spengler/Works.git,2016-03-03 03:39:47+00:00,,felipe-spengler/Works,Verilog,Works,11,1,2016-05-15 16:19:07+00:00,0
2459,54345685,https://github.com/Prats08/AWGN-RTL-Design.git,2016-03-20 23:17:24+00:00,Designed Verilog RTL of AWGN using Box-Muller Method ,Prats08/AWGN-RTL-Design,Verilog,AWGN-RTL-Design,1685,1,2023-11-30 16:48:38+00:00,0
2460,55263632,https://github.com/quanuw/ee371lab1.git,2016-04-01 21:31:32+00:00,,quanuw/ee371lab1,Verilog,ee371lab1,190,1,2016-04-05 06:25:19+00:00,0
2461,54550439,https://github.com/zstechly/mercury_baseboard.git,2016-03-23 10:19:38+00:00,Verilog top level + peripherals for micronova mercury FPGA board +  baseboard attachment,zstechly/mercury_baseboard,Verilog,mercury_baseboard,10234,1,2022-02-16 22:33:19+00:00,0
2462,54480615,https://github.com/lucasbrasilino/SUME-BlinkLED.git,2016-03-22 14:14:38+00:00,NetFPGA-SUME blinking LEDs design,lucasbrasilino/SUME-BlinkLED,Verilog,SUME-BlinkLED,10,1,2019-01-03 17:34:14+00:00,1
2463,54231183,https://github.com/Noelpc/Proy_1_grupo_5_Sem_1_2016.git,2016-03-18 21:00:27+00:00,,Noelpc/Proy_1_grupo_5_Sem_1_2016,Verilog,Proy_1_grupo_5_Sem_1_2016,11,1,2016-04-19 11:30:16+00:00,0
2464,54853541,https://github.com/sharukhhasan/SISC_Processor.git,2016-03-27 23:56:01+00:00,,sharukhhasan/SISC_Processor,Verilog,SISC_Processor,4137,1,2020-03-02 01:31:50+00:00,2
2465,51379812,https://github.com/RudraNilBasu/verilog.git,2016-02-09 16:30:14+00:00,Few basic Verilog for re-using purpose,RudraNilBasu/verilog,Verilog,verilog,280,1,2017-10-06 15:15:40+00:00,2
2466,53556633,https://github.com/connerjohnston631/riscv-hackbox.git,2016-03-10 05:06:12+00:00,,connerjohnston631/riscv-hackbox,Verilog,riscv-hackbox,2048,1,2019-03-09 11:02:49+00:00,0
2467,52882650,https://github.com/luooove/LM96570Control_NEW.git,2016-03-01 14:26:13+00:00,,luooove/LM96570Control_NEW,Verilog,LM96570Control_NEW,11,1,2020-09-25 01:46:25+00:00,0
2468,53261628,https://github.com/m13253/dsdsynth.git,2016-03-06 15:27:27+00:00,A simple hardware Delta-Sigma wavetable synthesizer,m13253/dsdsynth,Verilog,dsdsynth,4777,1,2020-01-16 00:47:07+00:00,0
2469,51276512,https://github.com/ysarch-lab/verilog_ALU.git,2016-02-08 02:46:52+00:00,,ysarch-lab/verilog_ALU,Verilog,verilog_ALU,12,1,2020-11-24 20:58:52+00:00,3
2470,56242016,https://github.com/pwittich/mmaps_digitizer.git,2016-04-14 13:59:37+00:00,Firmware for the digitizer for MMAPS,pwittich/mmaps_digitizer,Verilog,mmaps_digitizer,3158,1,2016-12-13 21:14:56+00:00,0
2471,60125099,https://github.com/odriverobotics/ODriveHardware.git,2016-05-31 21:35:29+00:00,High performance motor control,odriverobotics/ODriveHardware,Verilog,ODriveHardware,36866,908,2024-10-28 09:15:32+00:00,446
2472,61146698,https://github.com/Juniper/open-register-design-tool.git,2016-06-14 18:33:32+00:00,"Tool to generate register RTL, models, and docs using SystemRDL or JSpec input",Juniper/open-register-design-tool,Verilog,open-register-design-tool,7420,195,2024-10-26 01:52:30+00:00,69
2473,56601377,https://github.com/andres-mancera/ethernet_10ge_mac_SV_UVM_tb.git,2016-04-19 13:57:41+00:00,SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core,andres-mancera/ethernet_10ge_mac_SV_UVM_tb,Verilog,ethernet_10ge_mac_SV_UVM_tb,107,129,2024-10-27 14:10:48+00:00,60
2474,57984242,https://github.com/danshanley/FPU.git,2016-05-03 16:30:30+00:00,IEEE 754 floating point unit in Verilog,danshanley/FPU,Verilog,FPU,576,127,2024-10-17 11:10:44+00:00,22
2475,59604012,https://github.com/nxbyte/Verilog-Projects.git,2016-05-24 19:53:58+00:00,This repository contains source code for past labs and projects involving FPGA and Verilog based designs,nxbyte/Verilog-Projects,Verilog,Verilog-Projects,2337,104,2024-10-16 06:12:20+00:00,23
2476,58590582,https://github.com/nesl/ice40_examples.git,2016-05-11 23:39:03+00:00,Public examples of ICE40 HX8K examples using Icestorm,nesl/ice40_examples,Verilog,ice40_examples,111,104,2024-10-15 22:22:45+00:00,21
2477,60400534,https://github.com/mcmayer/iCE40.git,2016-06-04 08:20:15+00:00,Lattice iCE40 FPGA experiments - Work in progress,mcmayer/iCE40,Verilog,iCE40,1433,103,2024-08-16 09:08:27+00:00,16
2478,57292002,https://github.com/myriadrf/LimeSDR-USB_GW.git,2016-04-28 10:12:37+00:00,Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board,myriadrf/LimeSDR-USB_GW,Verilog,LimeSDR-USB_GW,191745,97,2024-08-09 17:56:05+00:00,64
2479,57026156,https://github.com/waynezv/FPGA_Ultrasound.git,2016-04-25 08:47:17+00:00, CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system.,waynezv/FPGA_Ultrasound,Verilog,FPGA_Ultrasound,35002,62,2024-10-15 01:23:11+00:00,19
2480,60646878,https://github.com/myriadrf/LimeSDR-PCIe_GW.git,2016-06-07 21:13:32+00:00,Altera Cyclone IV FPGA project for the PCIe LimeSDR board ,myriadrf/LimeSDR-PCIe_GW,Verilog,LimeSDR-PCIe_GW,17292,35,2024-10-13 23:09:14+00:00,24
2481,56981735,https://github.com/FPGAwars/apio-examples.git,2016-04-24 16:21:35+00:00,:seedling: Apio examples,FPGAwars/apio-examples,Verilog,apio-examples,1939,34,2024-10-07 14:37:11+00:00,26
2482,57858851,https://github.com/abbas-rahimi/HDC-Language-Recognition.git,2016-05-02 00:52:08+00:00,Hyperdimensional computing for language recognition: Matlab and RTL implementations ,abbas-rahimi/HDC-Language-Recognition,Verilog,HDC-Language-Recognition,19422,30,2024-08-21 02:01:20+00:00,16
2483,59663214,https://github.com/bangonkali/sram.git,2016-05-25 12:56:54+00:00,Simple sram controller in verilog.,bangonkali/sram,Verilog,sram,18,30,2024-09-03 07:22:18+00:00,6
2484,59757164,https://github.com/Wujh1995/Verilog-VGA-game.git,2016-05-26 14:31:21+00:00,A simple game written in Verilog HDL language and display on the VGA screen.,Wujh1995/Verilog-VGA-game,Verilog,Verilog-VGA-game,7,27,2024-04-25 02:18:17+00:00,6
2485,57390935,https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog.git,2016-04-29 14:32:02+00:00,This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog,jonlwowski012/OV7670_NEXYS4_Verilog,Verilog,OV7670_NEXYS4_Verilog,1306,26,2024-07-27 11:00:59+00:00,7
2486,59990627,https://github.com/HeavyPixels/QuickSilverNEO.git,2016-05-30 07:44:34+00:00,,HeavyPixels/QuickSilverNEO,Verilog,QuickSilverNEO,3749,26,2024-03-08 16:16:40+00:00,3
2487,61444480,https://github.com/KestrelComputer/polaris.git,2016-06-18 17:15:30+00:00,RISC-V RV64IS-compatible processor for the Kestrel-3,KestrelComputer/polaris,Verilog,polaris,410,21,2024-08-27 14:45:38+00:00,9
2488,57006638,https://github.com/muzilinxi90/OpenMIPS.git,2016-04-25 02:42:39+00:00,OpenMIPS——《自己动手写CPU》处理器部分,muzilinxi90/OpenMIPS,Verilog,OpenMIPS,4222,21,2024-02-15 07:19:32+00:00,4
2489,60195459,https://github.com/Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres.git,2016-06-01 16:58:41+00:00,"Curso de 35h sobre el diseño de sistemas digitales usando FPGAs libres, orientado para makers",Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres,Verilog,Curso-Electronica-Digital-para-makers-con-FPGAs-Libres,33668,19,2023-12-05 11:24:08+00:00,11
2490,57926481,https://github.com/davidgfnet/fpga-wpa-psk-bruteforcer.git,2016-05-02 22:58:58+00:00,WPA-PSK cracking for FPGA devices,davidgfnet/fpga-wpa-psk-bruteforcer,Verilog,fpga-wpa-psk-bruteforcer,889,18,2024-03-14 15:39:25+00:00,5
2491,58817673,https://github.com/HaleLu/mips.git,2016-05-14 16:20:18+00:00,Mips处理器仿真设计,HaleLu/mips,Verilog,mips,440,17,2021-04-28 03:10:48+00:00,5
2492,60336573,https://github.com/akhan3/async-fifo.git,2016-06-03 09:37:20+00:00,Asynchronous FIFO for transferring data between two asynchronous clock domains,akhan3/async-fifo,Verilog,async-fifo,152,16,2024-06-21 06:31:09+00:00,6
2493,61416763,https://github.com/tinylic/ASIC-FPGA-tetris.git,2016-06-18 04:22:33+00:00,a FPGA implementation for tetris game.,tinylic/ASIC-FPGA-tetris,Verilog,ASIC-FPGA-tetris,2143,16,2023-12-06 09:02:35+00:00,5
2494,58632468,https://github.com/kactus2/ipxactexamplelib.git,2016-05-12 10:38:36+00:00,Contains examples to start with Kactus2.,kactus2/ipxactexamplelib,Verilog,ipxactexamplelib,841,15,2024-08-05 12:35:33+00:00,3
2495,57953163,https://github.com/ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay.git,2016-05-03 08:20:11+00:00,Example Codes for Snorkeling in Verilog Bay,ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay,Verilog,Example-Codes-for-Snorkeling-in-Verilog-Bay,3323,15,2024-04-13 14:01:15+00:00,6
2496,59761218,https://github.com/ameyk1/Fast-Fourier-Transform.git,2016-05-26 15:23:14+00:00,16-Point FFT is developed in order to accurately model that of the MATLAB function. . The module successfully tested using verilog testbenches in the simulation and compared with Matlab generated output. ,ameyk1/Fast-Fourier-Transform,Verilog,Fast-Fourier-Transform,40,14,2024-03-18 10:41:26+00:00,6
2497,61377403,https://github.com/iDoka/GOST-28147-89.git,2016-06-17 13:56:00+00:00,Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher,iDoka/GOST-28147-89,Verilog,GOST-28147-89,35,14,2024-05-16 06:14:04+00:00,3
2498,57902710,https://github.com/CospanDesign/verilog_ppfifo_demo.git,2016-05-02 16:09:28+00:00,Simple demo showing how to use the ping pong FIFO,CospanDesign/verilog_ppfifo_demo,Verilog,verilog_ppfifo_demo,11,13,2024-09-27 15:36:06+00:00,5
2499,58885333,https://github.com/ryeleo/Mips-FPGA.git,2016-05-15 21:29:01+00:00,Mips fpga implemented using Verilog HDL. Goal is to synthesis on Altera FPGA.,ryeleo/Mips-FPGA,Verilog,Mips-FPGA,157,12,2024-09-03 04:19:36+00:00,2
2500,58321702,https://github.com/mrehkopf/n64rgb.git,2016-05-08 16:47:09+00:00,Alternative configuration for CPLD style N64 RGB mods to produce crisper image in 240p/288p modes,mrehkopf/n64rgb,Verilog,n64rgb,61,12,2023-10-10 17:24:16+00:00,5
2501,58229748,https://github.com/sayden/verilog-tutorials.git,2016-05-06 19:18:06+00:00,,sayden/verilog-tutorials,Verilog,verilog-tutorials,2126,12,2024-05-29 11:00:15+00:00,2
2502,59486057,https://github.com/hsp86/logic_analysis.git,2016-05-23 13:41:57+00:00,本工程用FPGA和python实现一个简单的8路输入逻辑分析仪,hsp86/logic_analysis,Verilog,logic_analysis,49,11,2024-10-15 17:07:02+00:00,2
2503,61215921,https://github.com/ellisgl/sap-1-v2-mojo.git,2016-06-15 14:47:19+00:00,SAP-1 CPU in Verilog for the Mojo FPGA board - has seperate address bus.,ellisgl/sap-1-v2-mojo,Verilog,sap-1-v2-mojo,28,11,2024-08-22 19:21:27+00:00,4
2504,58907193,https://github.com/marsohod4you/FPGA_FM_transmitter.git,2016-05-16 05:53:47+00:00,Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.,marsohod4you/FPGA_FM_transmitter,Verilog,FPGA_FM_transmitter,1897,11,2024-10-21 03:51:43+00:00,6
2505,59775421,https://github.com/aravinds92/Systolic-Array.git,2016-05-26 18:56:12+00:00,Systolic array based hardware for Image processing on the SPARTAN-6 FPGA,aravinds92/Systolic-Array,Verilog,Systolic-Array,40,11,2023-11-06 18:05:13+00:00,3
2506,61247295,https://github.com/jconenna/FPGA-Projects.git,2016-06-15 23:18:10+00:00,"Projects I have worked on, and possibly wrote a blog post about.",jconenna/FPGA-Projects,Verilog,FPGA-Projects,49,10,2022-05-02 20:58:56+00:00,7
2507,59630608,https://github.com/bnossum/uart_ice40.git,2016-05-25 04:25:30+00:00,Minimal uart for small iCE40 Lattice FPGAs. 8N1. 32 or 34 logicCells,bnossum/uart_ice40,Verilog,uart_ice40,1479,10,2023-02-06 11:22:10+00:00,4
2508,61974874,https://github.com/jhol/hunter-fan-controller.git,2016-06-26 05:19:59+00:00,An Lattice iCE40 FPGA based controller for ceiling fans by the Hunter Fan Company,jhol/hunter-fan-controller,Verilog,hunter-fan-controller,14,10,2019-05-12 01:51:49+00:00,2
2509,60649626,https://github.com/AloriumTechnology/XLR8Core.git,2016-06-07 22:04:54+00:00,OpenXLR8 Core components allow users to integrate their own designs into XLR8 platform,AloriumTechnology/XLR8Core,Verilog,XLR8Core,235506,10,2024-10-22 00:17:10+00:00,2
2510,62469698,https://github.com/ml5713/Verilog-Matrix-multiply-vector.git,2016-07-02 21:05:14+00:00,,ml5713/Verilog-Matrix-multiply-vector,Verilog,Verilog-Matrix-multiply-vector,23,10,2024-04-03 07:59:33+00:00,2
2511,60649759,https://github.com/AloriumTechnology/XLR8BuildTemplate.git,2016-06-07 22:07:23+00:00,Template used to create XLR8Build directory for OpenXLR8 designs,AloriumTechnology/XLR8BuildTemplate,Verilog,XLR8BuildTemplate,93,9,2024-10-22 00:17:17+00:00,3
2512,61395467,https://github.com/guevaracodina/ssoct.git,2016-06-17 18:49:52+00:00,Swept Source Optical Coherence Tomography,guevaracodina/ssoct,Verilog,ssoct,140506,9,2024-02-08 05:57:12+00:00,4
2513,61377283,https://github.com/iDoka/GOST-R34.12-2015.git,2016-06-17 13:54:26+00:00,Verilog HDL implementation of the GOST R34.12-2015 — a fresh Russian government standard symmetric key block cipher. ,iDoka/GOST-R34.12-2015,Verilog,GOST-R34.12-2015,14,9,2024-04-11 01:50:50+00:00,2
2514,61805757,https://github.com/secworks/ChaCha20-Poly1305.git,2016-06-23 13:05:32+00:00,Hardware implementation of the ChaCha20-Poly1305 AEAD construction,secworks/ChaCha20-Poly1305,Verilog,ChaCha20-Poly1305,172,8,2023-06-21 05:59:04+00:00,1
2515,60865815,https://github.com/aravinds92/Cache-Controller.git,2016-06-10 17:36:44+00:00,Cache controller based on verilog with cache coherence for two processors,aravinds92/Cache-Controller,Verilog,Cache-Controller,37,8,2024-03-25 08:23:12+00:00,1
2516,59098504,https://github.com/baseli/RS-485.git,2016-05-18 08:51:36+00:00,verilog实现RS-485接口,baseli/RS-485,Verilog,RS-485,5793,8,2024-04-24 11:20:23+00:00,2
2517,56872296,https://github.com/manucorporat/manu-pu-v1.git,2016-04-22 17:09:51+00:00,"Single Cycle Harvard CPU, verilog + assembler",manucorporat/manu-pu-v1,Verilog,manu-pu-v1,137,8,2023-07-10 15:23:33+00:00,1
2518,58015331,https://github.com/hossamfadeel/Verilog-Based-NoC-Simulator.git,2016-05-04 02:03:49+00:00,Verilog-Based-NoC-Simulator,hossamfadeel/Verilog-Based-NoC-Simulator,Verilog,Verilog-Based-NoC-Simulator,47,8,2024-06-21 18:32:59+00:00,3
2519,60467521,https://github.com/legendlc/openMips.git,2016-06-05 15:41:59+00:00,Make a simple RISC CPU according to 《自己动手写CPU》 ,legendlc/openMips,Verilog,openMips,70,8,2022-01-05 12:55:31+00:00,0
2520,57173368,https://github.com/rishikanthc/Digital-System-Design-and-Generation.git,2016-04-27 01:22:15+00:00,Digital System Design and Generation - System Verilog Projects,rishikanthc/Digital-System-Design-and-Generation,Verilog,Digital-System-Design-and-Generation,11428,8,2024-04-26 12:57:36+00:00,8
2521,58328145,https://github.com/FuzzyLogic/Trivium.git,2016-05-08 19:41:28+00:00,A Verilog implementation of the Trivium stream cipher,FuzzyLogic/Trivium,Verilog,Trivium,69,7,2024-01-19 12:04:13+00:00,2
2522,61184376,https://github.com/secworks/6502.git,2016-06-15 06:48:52+00:00,Verilog implementation of a MOS6502 compatible CPU core.,secworks/6502,Verilog,6502,56,7,2022-07-02 09:20:17+00:00,2
2523,60474854,https://github.com/hanchenye/FPGA-tetris.git,2016-06-05 18:35:22+00:00,tetris game on FPGA,hanchenye/FPGA-tetris,Verilog,FPGA-tetris,14,7,2023-05-08 00:28:44+00:00,3
2524,60257080,https://github.com/BigEd/beeb816.git,2016-06-02 11:00:59+00:00,"65816 upgrade for BBC Micro, including lots of fast RAM (see also boot816)",BigEd/beeb816,Verilog,beeb816,1944,7,2023-05-14 19:02:54+00:00,5
2525,60778468,https://github.com/hakehuang/pycpld.git,2016-06-09 13:51:19+00:00,CPLD program integrated by python script,hakehuang/pycpld,Verilog,pycpld,1879,6,2022-11-14 18:04:52+00:00,5
2526,60805597,https://github.com/mlmitch/Hardware-Based_ADMM-LP_Decoding.git,2016-06-09 20:40:53+00:00,Source code for my master's thesis on hardware-based Linear Program (LP) decoding with the Alternating Direction Method of Multipliers (ADMM).,mlmitch/Hardware-Based_ADMM-LP_Decoding,Verilog,Hardware-Based_ADMM-LP_Decoding,59,6,2024-05-28 07:34:06+00:00,3
2527,57383425,https://github.com/yeby97/Signal_Generator_based_on_FPGA.git,2016-04-29 12:47:52+00:00,A very simple sine/AM/FM/ASK/FSK signal generator using DDS based on FPGA,yeby97/Signal_Generator_based_on_FPGA,Verilog,Signal_Generator_based_on_FPGA,152,6,2024-06-19 16:37:24+00:00,2
2528,58650282,https://github.com/aleek/nexi.git,2016-05-12 14:46:04+00:00,m68k based System on Chip,aleek/nexi,Verilog,nexi,909,5,2021-10-04 15:55:07+00:00,0
2529,56481318,https://github.com/ysharma1126/8-bit-processor.git,2016-04-18 06:04:50+00:00,8-bit processor implemented in Verilog with assembler/linker coded in C++,ysharma1126/8-bit-processor,Verilog,8-bit-processor,8900,5,2024-07-28 20:41:10+00:00,0
2530,58577301,https://github.com/ottobonn/fpga-music-visualizer.git,2016-05-11 20:10:37+00:00,"Final Project for EE109, Travis Geis & Axel Sly",ottobonn/fpga-music-visualizer,Verilog,fpga-music-visualizer,4719,5,2023-10-23 10:20:12+00:00,5
2531,62417224,https://github.com/aabzel/FIFO-On-SRAM.git,2016-07-01 20:08:40+00:00,Verilog HDL,aabzel/FIFO-On-SRAM,Verilog,FIFO-On-SRAM,52,5,2024-05-07 06:33:14+00:00,1
2532,61630884,https://github.com/infiniteNOP/ntsc_gen.git,2016-06-21 12:07:51+00:00,A trivial black & white NTSC signal generator written in verilog.,infiniteNOP/ntsc_gen,Verilog,ntsc_gen,18,5,2023-08-17 21:02:59+00:00,2
2533,59269683,https://github.com/samprager/k7_dds_dma_ddr3_base.git,2016-05-20 06:13:45+00:00,,samprager/k7_dds_dma_ddr3_base,Verilog,k7_dds_dma_ddr3_base,23674,5,2024-09-10 13:47:39+00:00,3
2534,61475903,https://github.com/ankistein/32bit_RISC_processor-BETA.git,2016-06-19 10:54:13+00:00,"The BETA ISA was proposed by MIT, USA for RISC processor. This project is full synthesizable HDL model of ABETA processor based on BETA ISA.",ankistein/32bit_RISC_processor-BETA,Verilog,32bit_RISC_processor-BETA,14,4,2024-08-22 10:13:35+00:00,1
2535,58673478,https://github.com/cinquemb/EEGaqui_fpga_headstage.git,2016-05-12 20:13:05+00:00,"32 lead aquisition with ice40 fpga's and headstage w/ peripherals (3 axis accellerometer, gyro), targeting for low power consumption (between 1-2V, minus usb), ideally running off of rechargable batteries",cinquemb/EEGaqui_fpga_headstage,Verilog,EEGaqui_fpga_headstage,24328,4,2024-10-25 13:35:03+00:00,4
2536,56744955,https://github.com/andars/lc3.git,2016-04-21 05:26:21+00:00,implementation of LC3 isa for digilent nexys 2 with vga character generator,andars/lc3,Verilog,lc3,3533,4,2018-07-03 02:11:11+00:00,0
2537,59798586,https://github.com/RowitZou/Pipelined_CPU.git,2016-05-27 02:41:22+00:00,This is a simple pipelined CPU written in Verilog.,RowitZou/Pipelined_CPU,Verilog,Pipelined_CPU,18,4,2020-11-16 09:44:27+00:00,1
2538,60653213,https://github.com/pavmeh/fpga-speech-recognition.git,2016-06-07 23:20:56+00:00,,pavmeh/fpga-speech-recognition,Verilog,fpga-speech-recognition,113197,4,2022-07-30 18:51:48+00:00,2
2539,60605604,https://github.com/jcherianucla/UCLA-CS-M152A.git,2016-06-07 10:45:27+00:00,"These are my solutions to the labs and final project for CSM152A - Digital Design Lab as taught by Professor Potkonjak and TA Babak Moatamed. These labs were created with the help of my lab partner Kevin Xu. Feel free to use this code as inspiration/guidance, but copying directly from this will be at your own risk!",jcherianucla/UCLA-CS-M152A,Verilog,UCLA-CS-M152A,13873,4,2024-02-21 20:42:12+00:00,3
2540,61136141,https://github.com/andykarpov/nes-u16.git,2016-06-14 15:55:24+00:00,FPGA NES for Reverse-U16 board,andykarpov/nes-u16,Verilog,nes-u16,11411,4,2022-06-06 02:21:49+00:00,1
2541,58043981,https://github.com/zhzdeng/Multicycle-CPU.git,2016-05-04 10:33:37+00:00,multicycle cpu,zhzdeng/Multicycle-CPU,Verilog,Multicycle-CPU,1619,4,2019-10-10 00:54:37+00:00,1
2542,57925847,https://github.com/davidgfnet/fpga-hash-bruteforcer.git,2016-05-02 22:43:11+00:00,MD5 bruteforcer for FPGA devices,davidgfnet/fpga-hash-bruteforcer,Verilog,fpga-hash-bruteforcer,5535,4,2022-10-13 15:00:31+00:00,1
2543,56799723,https://github.com/PSOCER/de2i150_edgedet.git,2016-04-21 19:18:48+00:00,,PSOCER/de2i150_edgedet,Verilog,de2i150_edgedet,10698,4,2018-05-03 08:52:53+00:00,1
2544,56791459,https://github.com/summoningdark/StereoLepton.git,2016-04-21 17:00:55+00:00,source code for the SeteroLepton/ThermalReality board,summoningdark/StereoLepton,Verilog,StereoLepton,625,4,2021-02-02 01:19:12+00:00,1
2545,61156580,https://github.com/andykarpov/rk86-u16.git,2016-06-14 21:22:20+00:00,FPGA Radio-86RK for Reverse-U16 board,andykarpov/rk86-u16,Verilog,rk86-u16,3093,4,2024-06-13 23:33:56+00:00,1
2546,57886838,https://github.com/wuerges/iccad2016uffs.git,2016-05-02 11:53:49+00:00,,wuerges/iccad2016uffs,Verilog,iccad2016uffs,11695,4,2024-03-17 08:55:45+00:00,5
2547,61152160,https://github.com/andykarpov/tsconf-u16.git,2016-06-14 20:03:45+00:00,TS-Conf for Reverse-U16 board,andykarpov/tsconf-u16,Verilog,tsconf-u16,11490,4,2022-06-06 02:20:30+00:00,1
2548,56555629,https://github.com/ddelafue/SimpleGPU.git,2016-04-19 01:46:12+00:00,Custom IP for a simple GPU simulated on the DE2i-150.,ddelafue/SimpleGPU,Verilog,SimpleGPU,131239,3,2022-03-05 02:07:59+00:00,3
2549,56596262,https://github.com/wachag/connect_mailbox.git,2016-04-19 12:50:50+00:00,CONNECT NOC interface for manycore MicroBlaze/Zynq designs,wachag/connect_mailbox,Verilog,connect_mailbox,22,3,2024-07-02 09:09:15+00:00,0
2550,59475262,https://github.com/AssemSadek/Intel-8254.git,2016-05-23 10:55:54+00:00,Used Verilog to implement the Intel 8254 programmable interval timer chip.,AssemSadek/Intel-8254,Verilog,Intel-8254,269,3,2021-10-23 17:07:43+00:00,2
2551,56620520,https://github.com/tilk/sextium-iii-verilog.git,2016-04-19 18:15:04+00:00,Sextium® III processor implemented in Verilog,tilk/sextium-iii-verilog,Verilog,sextium-iii-verilog,231,3,2022-06-02 18:59:58+00:00,0
2552,58939417,https://github.com/blandfcm/FPGA-Collision-Detection.git,2016-05-16 14:33:51+00:00,FPGA Collision Detection,blandfcm/FPGA-Collision-Detection,Verilog,FPGA-Collision-Detection,970021,3,2023-12-09 11:19:07+00:00,0
2553,57146305,https://github.com/tdonnelly92/FPGA_Interpolation.git,2016-04-26 16:57:00+00:00,,tdonnelly92/FPGA_Interpolation,Verilog,FPGA_Interpolation,441,3,2022-05-04 13:26:37+00:00,0
2554,58989155,https://github.com/shivamkundan/MIPS_CPU.git,2016-05-17 04:00:18+00:00,Implementation of a MIPS CPU using Verilog.,shivamkundan/MIPS_CPU,Verilog,MIPS_CPU,584,3,2024-09-15 14:09:07+00:00,0
2555,57188651,https://github.com/yanghuan741/FT600Q.git,2016-04-27 06:19:58+00:00,A USB3.0 Bridge Project between pc and FPGA,yanghuan741/FT600Q,Verilog,FT600Q,18,3,2022-09-23 07:46:16+00:00,3
2556,60752319,https://github.com/vermouth1992/hw_acc_convNet.git,2016-06-09 05:40:29+00:00,Hardware acceleration of Convolutional Neural Network,vermouth1992/hw_acc_convNet,Verilog,hw_acc_convNet,1850,3,2024-03-29 10:40:06+00:00,2
2557,59552442,https://github.com/prashish14/Design-of-Video-Motion-Estimator-.git,2016-05-24 07:57:30+00:00,Verilog code of Video motion Estimator ,prashish14/Design-of-Video-Motion-Estimator-,Verilog,Design-of-Video-Motion-Estimator-,2,3,2022-05-31 21:37:33+00:00,1
2558,57072550,https://github.com/rakeshkadamati/MIPS-32-Bit-Verilog.git,2016-04-25 20:01:58+00:00,32-Bit MIPS processor implemented in Verilog for CS 4341 - Digital Logic and Computer Design.,rakeshkadamati/MIPS-32-Bit-Verilog,Verilog,MIPS-32-Bit-Verilog,71,3,2022-05-26 15:24:38+00:00,4
2559,61340648,https://github.com/ntustm/cml-openflow.git,2016-06-17 02:44:57+00:00,OpenFlow Switch Based on NetFPGA-CML,ntustm/cml-openflow,Verilog,cml-openflow,4749,3,2022-07-25 19:26:40+00:00,1
2560,61312788,https://github.com/kaushiikbaskaran/simple_microprocessor.git,2016-06-16 17:25:14+00:00,"This project involves implementation of a simple RISC microprocessor capable of handling 4 instructions namely ADD - arithmetic operation, BR - branch instructions, LDW & STW - memory operations. The implementation involves a pipelined simplescalar processor with 5 stages namely: Instruction fetch, Instruction decode and operand fetch, Execute, Memory and Write-back operations. Pipeline registers are used to transfer the pipeline information between stages and constructed 8 16-bit registers, 16-bit Program counter, 3-bit Conditional register and 256 byte memory. The ISA is fixed length and consists of 16-bit opcodes. ",kaushiikbaskaran/simple_microprocessor,Verilog,simple_microprocessor,1047,3,2024-01-14 14:25:20+00:00,0
2561,57290076,https://github.com/marsohod4you/FPGA_game_life.git,2016-04-28 09:48:50+00:00,Implementation of well known old game LIFE in FPGA Altera MAX10. FPGA Board marsohod3.,marsohod4you/FPGA_game_life,Verilog,FPGA_game_life,509,3,2024-10-02 12:18:23+00:00,3
2562,58899353,https://github.com/yogurt1231/my_verilog_ip.git,2016-05-16 03:01:09+00:00,some fpga ip core create by me.,yogurt1231/my_verilog_ip,Verilog,my_verilog_ip,4684,3,2017-09-27 06:58:03+00:00,3
2563,61990624,https://github.com/gaur1616/NLFMPulseCompression.git,2016-06-26 13:40:47+00:00,"Designed a a RADAR transmitter based of Non-Linear Frequency Modulation scheme under desired parameters on a ALTERA DE2i-150 board and verified the output, an oscilloscope is implemented on a VGA monitor using a VGA connector.",gaur1616/NLFMPulseCompression,Verilog,NLFMPulseCompression,6844,3,2024-04-30 16:12:08+00:00,2
2564,56625104,https://github.com/owlaaz/FlappyFPGA.git,2016-04-19 19:20:02+00:00,Implementation of the game Flappy Bird in Verilog on a Nexys-3 Spartan 6 FPGA,owlaaz/FlappyFPGA,Verilog,FlappyFPGA,2603,2,2023-02-23 10:17:04+00:00,2
2565,62189012,https://github.com/jjohnson5253/8bitCPU.git,2016-06-29 02:27:02+00:00,An 8-bit CPU implemented in Verilog HDL,jjohnson5253/8bitCPU,Verilog,8bitCPU,12813,2,2023-01-02 01:22:26+00:00,0
2566,56719953,https://github.com/esonghori/circuit_synthesis.git,2016-04-20 20:49:11+00:00,TinyGarble Circuit Synthesis,esonghori/circuit_synthesis,Verilog,circuit_synthesis,233,2,2022-06-16 21:28:01+00:00,0
2567,57229311,https://github.com/PSOCER/de2i150_warmup1.git,2016-04-27 16:36:46+00:00,,PSOCER/de2i150_warmup1,Verilog,de2i150_warmup1,11007,2,2018-03-30 03:47:43+00:00,1
2568,57317999,https://github.com/PSOCER/de2i150_AHB_demo.git,2016-04-28 16:34:11+00:00,,PSOCER/de2i150_AHB_demo,Verilog,de2i150_AHB_demo,57067,2,2020-09-21 12:51:24+00:00,1
2569,58894662,https://github.com/takagi/cpu.git,2016-05-16 01:35:47+00:00,An experimental CPU implementation for FPGA in verilog.,takagi/cpu,Verilog,cpu,5,2,2022-10-11 01:32:40+00:00,0
2570,61466218,https://github.com/SCN3/MIPS-CPU-on-FPGA-V4.git,2016-06-19 05:37:07+00:00,Implementing interruption on our MIPS CPU,SCN3/MIPS-CPU-on-FPGA-V4,Verilog,MIPS-CPU-on-FPGA-V4,5965,2,2021-01-20 07:37:46+00:00,1
2571,62261590,https://github.com/BrooksEE/N25Q.git,2016-06-29 22:18:45+00:00,Micron N25Q,BrooksEE/N25Q,Verilog,N25Q,115,2,2023-12-19 09:54:53+00:00,1
2572,60077061,https://github.com/srichandra/fast-division.git,2016-05-31 09:40:45+00:00,"Verilog code for Fast division of two unsigned 8-bit integers. Result is in fixed <16,8> representation.",srichandra/fast-division,Verilog,fast-division,3,2,2019-03-31 21:50:39+00:00,1
2573,61402953,https://github.com/d16-processor/d16.git,2016-06-17 21:18:56+00:00,A simple-ish 16 bit cpu in Verilog,d16-processor/d16,Verilog,d16,1908,2,2021-06-29 19:49:17+00:00,0
2574,62320427,https://github.com/vasinwr/some_verilog.git,2016-06-30 15:09:59+00:00,verilog code for various applications,vasinwr/some_verilog,Verilog,some_verilog,550,2,2021-11-25 06:15:21+00:00,1
2575,61571046,https://github.com/dirkmo/m68kwb.git,2016-06-20 18:32:17+00:00,Homebrew FPGA computer based on the TG68k CPU core for Altera Cyclone V DE0-CV board,dirkmo/m68kwb,Verilog,m68kwb,12441,2,2024-10-27 12:08:46+00:00,0
2576,59714257,https://github.com/hdlguy/axi_sim.git,2016-05-26 02:46:22+00:00,just some files that show one simple way to simulate some axi cycles.,hdlguy/axi_sim,Verilog,axi_sim,24,2,2021-05-12 20:51:03+00:00,0
2577,56861816,https://github.com/PSOCER/de2i150_warmup2.git,2016-04-22 14:34:39+00:00,,PSOCER/de2i150_warmup2,Verilog,de2i150_warmup2,8028,2,2018-03-30 03:48:23+00:00,2
2578,58481744,https://github.com/harsha1304/Directory-based-cache.git,2016-05-10 17:43:00+00:00,This repository contains a synthesizable Verilog code for L1 cache and Directory +L2 cache. The project is done as part of the course work VLSI Design Laboratory at University of Minnesota - Twin cities ,harsha1304/Directory-based-cache,Verilog,Directory-based-cache,29,2,2022-06-09 09:13:09+00:00,6
2579,61846410,https://github.com/suhas18/8b10b.git,2016-06-24 00:56:39+00:00,verilog project ,suhas18/8b10b,Verilog,8b10b,8,2,2021-11-20 03:10:56+00:00,1
2580,60649197,https://github.com/heydtn/mips-pipeline.git,2016-06-07 21:56:15+00:00,MIPS Processor pipeline written in verilog,heydtn/mips-pipeline,Verilog,mips-pipeline,15,2,2024-05-08 17:43:23+00:00,0
2581,62399302,https://github.com/flopezmontero/Floating-Point-Unit.git,2016-07-01 14:39:33+00:00,DCILab's Floating Point Unit,flopezmontero/Floating-Point-Unit,Verilog,Floating-Point-Unit,26663,2,2019-06-25 08:22:29+00:00,2
2582,62300673,https://github.com/1N4148/Kedei.git,2016-06-30 10:03:15+00:00,,1N4148/Kedei,Verilog,Kedei,1730,2,2017-01-08 09:05:08+00:00,0
2583,60667233,https://github.com/mh-keshavarz/mips_superscalar.git,2016-06-08 04:04:05+00:00,a superscalar implementation of a subset of MIPS instruction set.,mh-keshavarz/mips_superscalar,Verilog,mips_superscalar,19,2,2021-10-25 16:48:10+00:00,0
2584,60668543,https://github.com/aakarsh/fpga-tools.git,2016-06-08 04:34:57+00:00,,aakarsh/fpga-tools,Verilog,fpga-tools,16105,2,2023-05-08 12:51:08+00:00,0
2585,62177560,https://github.com/embprg2000/FPGA_VGA_Controler_Mimas.git,2016-06-28 22:10:32+00:00,VGA controller for mimas development board,embprg2000/FPGA_VGA_Controler_Mimas,Verilog,FPGA_VGA_Controler_Mimas,3156,2,2020-09-06 09:12:19+00:00,0
2586,61503105,https://github.com/pradeep9676/Additive-White-Gaussian-Noise-Generator.git,2016-06-19 22:20:40+00:00,,pradeep9676/Additive-White-Gaussian-Noise-Generator,Verilog,Additive-White-Gaussian-Noise-Generator,14571,2,2024-07-12 00:06:18+00:00,0
2587,59781103,https://github.com/rossmacarthur/verilog-utilities.git,2016-05-26 20:26:04+00:00,Various utilities for HDL applications,rossmacarthur/verilog-utilities,Verilog,verilog-utilities,33,2,2023-01-28 07:50:18+00:00,0
2588,62086863,https://github.com/shivarajagopal/ece5760-final.git,2016-06-27 20:43:20+00:00,An FPGA project to take an incoming NTSC signal and output its dominant color to an RGB LED. ,shivarajagopal/ece5760-final,Verilog,ece5760-final,41191,2,2019-01-02 08:50:12+00:00,0
2589,59916704,https://github.com/tajayi/zmmp7100.git,2016-05-28 22:19:02+00:00,Rocket Chip support for Zynq MMP 7Z100 board,tajayi/zmmp7100,Verilog,zmmp7100,11739,2,2018-12-14 21:04:22+00:00,0
2590,61852001,https://github.com/C-L-G/pll_config.git,2016-06-24 02:44:38+00:00,"dynamic configuration for pll ,just altera (PLL动态配置模块，仅适用于 Altera)",C-L-G/pll_config,Verilog,pll_config,11,2,2021-03-09 03:05:42+00:00,0
2591,57320930,https://github.com/PSOCER/de2i150_VGA.git,2016-04-28 17:21:50+00:00,,PSOCER/de2i150_VGA,Verilog,de2i150_VGA,62925,2,2018-03-30 03:48:40+00:00,1
2592,58320919,https://github.com/brabect1/risc8.git,2016-05-08 16:25:34+00:00,Derivative version of the free risc8 micro core originally by Tom Coonan.,brabect1/risc8,Verilog,risc8,190,2,2024-10-15 07:11:51+00:00,3
2593,56546750,https://github.com/rkrajnc/qsoc.git,2016-04-18 22:31:21+00:00,,rkrajnc/qsoc,Verilog,qsoc,171,2,2022-06-22 07:47:15+00:00,2
2594,58904569,https://github.com/SaarthakA/Digital-Clock.git,2016-05-16 04:51:34+00:00,60 sec clock using up counter,SaarthakA/Digital-Clock,Verilog,Digital-Clock,7,2,2022-11-17 17:34:16+00:00,0
2595,60310066,https://github.com/DanishVaid/1965-Ford-Thunderbird-TailLights-Controller--Verilog-.git,2016-06-03 01:50:41+00:00,A controller circuit for the 1965 Ford Thunderbird using Verilog code. This project was done with accordance to a lab I had in my ECE 152A Digital Design Principle’s class.,DanishVaid/1965-Ford-Thunderbird-TailLights-Controller--Verilog-,Verilog,1965-Ford-Thunderbird-TailLights-Controller--Verilog-,813,2,2024-02-10 12:17:34+00:00,1
2596,58085508,https://github.com/igttgit/Red_Pitaya_GPIO.git,2016-05-04 21:35:13+00:00,This repository contains the IP files for Vivado to control Red Pitaya GPIO,igttgit/Red_Pitaya_GPIO,Verilog,Red_Pitaya_GPIO,4,2,2023-11-17 19:57:10+00:00,0
2597,56799759,https://github.com/PSOCER/de2i150_RTimage.git,2016-04-21 19:19:19+00:00,,PSOCER/de2i150_RTimage,Verilog,de2i150_RTimage,83903,2,2018-03-30 03:48:33+00:00,1
2598,56893369,https://github.com/minngk/COJTkadai1.git,2016-04-23 00:58:44+00:00,,minngk/COJTkadai1,Verilog,COJTkadai1,6,1,2016-04-23 13:25:43+00:00,0
2599,58380304,https://github.com/Pepperfudge/100-mhz-Processor-.git,2016-05-09 13:52:06+00:00,100 Mhz processor written in Verilog for FPGA chip.,Pepperfudge/100-mhz-Processor-,Verilog,100-mhz-Processor-,307,1,2016-05-10 00:46:17+00:00,0
2600,59173652,https://github.com/neungkl/FPGA-hardware-project.git,2016-05-19 04:28:08+00:00,:blue_book: A FPGA hardware board 2110265 Digital Design class project during second years class in Chulalongkorn University.,neungkl/FPGA-hardware-project,Verilog,FPGA-hardware-project,91,1,2022-05-29 19:02:11+00:00,0
2601,61551337,https://github.com/andykao1213/MIPS-R3000-simulator-singlecycle-verilog-.git,2016-06-20 13:51:46+00:00,,andykao1213/MIPS-R3000-simulator-singlecycle-verilog-,Verilog,MIPS-R3000-simulator-singlecycle-verilog-,22,1,2023-03-07 14:22:39+00:00,0
2602,61078063,https://github.com/hxgu/PUFgen.git,2016-06-14 00:08:05+00:00,,hxgu/PUFgen,Verilog,PUFgen,9,1,2023-04-24 00:08:13+00:00,1
2603,57942337,https://github.com/BingFull/8255A-Counter.git,2016-05-03 04:57:00+00:00,"A 8255A Timer Counter, Written in Verilog.",BingFull/8255A-Counter,Verilog,8255A-Counter,22,1,2018-11-29 00:22:05+00:00,0
2604,59965331,https://github.com/vishalsg/NIOS-II-processor.git,2016-05-29 21:51:27+00:00,,vishalsg/NIOS-II-processor,Verilog,NIOS-II-processor,562,1,2022-05-20 08:23:33+00:00,0
2605,56719893,https://github.com/sarojbardewa/NNSimulator.git,2016-04-20 20:48:12+00:00,,sarojbardewa/NNSimulator,Verilog,NNSimulator,10083,1,2016-04-30 22:47:32+00:00,0
2606,59363031,https://github.com/cillino25/canny_project.git,2016-05-21 14:06:41+00:00,,cillino25/canny_project,Verilog,canny_project,192064,1,2017-04-28 10:05:45+00:00,0
2607,59752176,https://github.com/easydaniel/COLAB4.git,2016-05-26 13:23:24+00:00,,easydaniel/COLAB4,Verilog,COLAB4,2590,1,2016-05-26 13:39:35+00:00,1
2608,56891997,https://github.com/ableda/Multicycle_CPU.git,2016-04-23 00:10:52+00:00,Verilog modules include datapath and control,ableda/Multicycle_CPU,Verilog,Multicycle_CPU,1610,1,2021-08-06 01:50:00+00:00,0
2609,62414667,https://github.com/priyankakappu/Synchronous-arbiter-using-Verilog-HDL.git,2016-07-01 19:13:04+00:00,,priyankakappu/Synchronous-arbiter-using-Verilog-HDL,Verilog,Synchronous-arbiter-using-Verilog-HDL,2,1,2019-04-11 01:46:44+00:00,1
2610,61101222,https://github.com/YeXiaoRain/Digital_Unit_CPU.git,2016-06-14 07:26:08+00:00,【SJTU数字部件】singlecycle cpu / pipeline cpu,YeXiaoRain/Digital_Unit_CPU,Verilog,Digital_Unit_CPU,13459,1,2023-02-08 18:27:30+00:00,0
2611,57755287,https://github.com/bencorn/Nexys3-Kitchen-Timer.git,2016-05-01 19:11:16+00:00,EC311 final project at Boston University. Full implementation of a kitchen timer in Verilog for Nexys3 100 Mhz FPGA.,bencorn/Nexys3-Kitchen-Timer,Verilog,Nexys3-Kitchen-Timer,11,1,2020-05-16 13:56:56+00:00,0
2612,57855914,https://github.com/JunShongLiu/RISC-Machine.git,2016-05-01 23:16:44+00:00,A simple RISC Machine that is 'turing complete'. Written in Verilog and Implemented on a DE1-SOC through Quartus,JunShongLiu/RISC-Machine,Verilog,RISC-Machine,5,1,2022-10-09 13:15:01+00:00,1
2613,61345766,https://github.com/mbrumlow/mojo_pinger.git,2016-06-17 04:33:30+00:00,Verilog code for the HC-SR04 ping module on a mojo,mbrumlow/mojo_pinger,Verilog,mojo_pinger,16,1,2017-08-13 03:32:51+00:00,0
2614,59715311,https://github.com/vishalsg/Box-muller-transform-in-Verilog.git,2016-05-26 03:03:35+00:00,,vishalsg/Box-muller-transform-in-Verilog,Verilog,Box-muller-transform-in-Verilog,152,1,2022-05-20 08:22:39+00:00,0
2615,58074365,https://github.com/barawn/firmware-surf5.git,2016-05-04 18:21:34+00:00,Firmware for the SURFv5.,barawn/firmware-surf5,Verilog,firmware-surf5,1057,1,2023-11-16 14:34:02+00:00,0
2616,57323257,https://github.com/alaksana96/FPGAGame.git,2016-04-28 18:02:21+00:00,"Object Recognition on a DE0 FPGA for use in a simple game, built using HLS and Verilog as part of a First Year Project",alaksana96/FPGAGame,Verilog,FPGAGame,123303,1,2023-12-05 11:35:30+00:00,0
2617,60512943,https://github.com/ssthouse/BlookKiller.git,2016-06-06 08:47:19+00:00,BlockKiller,ssthouse/BlookKiller,Verilog,BlookKiller,11279,1,2019-01-29 02:28:59+00:00,0
2618,58400934,https://github.com/four0four/achd_avr.git,2016-05-09 19:03:50+00:00,ACHD Spring '16 AVR core implementation,four0four/achd_avr,Verilog,achd_avr,50,1,2021-01-08 05:23:31+00:00,0
2619,60251172,https://github.com/ssthouse/block_killer.git,2016-06-02 09:33:53+00:00,block_killer,ssthouse/block_killer,Verilog,block_killer,80730,1,2019-01-29 02:29:01+00:00,0
2620,62097352,https://github.com/GroovyGG/CSC258.git,2016-06-28 00:27:30+00:00,,GroovyGG/CSC258,Verilog,CSC258,38,1,2023-03-05 03:27:28+00:00,0
2621,61990519,https://github.com/gaur1616/BFSKModulator_FPGA.git,2016-06-26 13:38:08+00:00,"Designed a BFSK modulator which took a stream of data bits as input and generated a BFSK signal on a ALTERA DE2i-150 board and verified the output, an oscilloscope is implemented on a VGA monitor using a VGA connector.",gaur1616/BFSKModulator_FPGA,Verilog,BFSKModulator_FPGA,748,1,2018-04-28 02:09:03+00:00,0
2622,62189596,https://github.com/b1f6c1c4/AlarmSystem.git,2016-06-29 02:37:56+00:00,,b1f6c1c4/AlarmSystem,Verilog,AlarmSystem,38,1,2023-01-28 20:58:47+00:00,0
2623,61512940,https://github.com/clkwrkunvrs/fpga_old.git,2016-06-20 03:00:55+00:00,Verilog Code,clkwrkunvrs/fpga_old,Verilog,fpga_old,219683,1,2019-08-23 01:37:28+00:00,0
2624,58898307,https://github.com/SaarthakA/Hamming-Device.git,2016-05-16 02:41:19+00:00,Description in Verilog and Test-Bench of Hamming Device,SaarthakA/Hamming-Device,Verilog,Hamming-Device,3,1,2016-05-25 03:05:32+00:00,0
2625,59515538,https://github.com/dukebw/verilog-hdl-palnitkar.git,2016-05-23 20:19:14+00:00,,dukebw/verilog-hdl-palnitkar,Verilog,verilog-hdl-palnitkar,1,1,2016-05-24 19:22:19+00:00,0
2626,61247968,https://github.com/MrwanBaghdad/multiCycle-mips-verilog-.git,2016-06-15 23:36:11+00:00,Attempting to implement a mulit-cycle mips in verilog ,MrwanBaghdad/multiCycle-mips-verilog-,Verilog,multiCycle-mips-verilog-,4,1,2019-08-24 00:57:25+00:00,0
2627,61608550,https://github.com/rishabv90/Asic-Design-Labratory.git,2016-06-21 06:35:27+00:00,This contains the Labs in Verilog code,rishabv90/Asic-Design-Labratory,Verilog,Asic-Design-Labratory,10653,1,2019-11-06 22:39:49+00:00,2
2628,59151440,https://github.com/mrT-F/NetFpgaProcessor.git,2016-05-18 21:10:04+00:00,Verilog Source for an extended network processor based on the NetFPGA Reference Router,mrT-F/NetFpgaProcessor,Verilog,NetFpgaProcessor,959,1,2021-01-19 09:42:38+00:00,1
2629,59230457,https://github.com/allenyin/XEM6310RhythmInterface.git,2016-05-19 18:09:03+00:00,Modifying Intan Rhythm Interface for Opal Kelly XEM6310-LX150. USB3 communication with PC,allenyin/XEM6310RhythmInterface,Verilog,XEM6310RhythmInterface,43797,1,2019-01-06 08:07:53+00:00,0
2630,59221465,https://github.com/igalfsg/ECE337.git,2016-05-19 15:57:45+00:00,,igalfsg/ECE337,Verilog,ECE337,70838,1,2017-09-12 22:01:34+00:00,0
2631,60980910,https://github.com/h-nasiri/DyRact.git,2016-06-12 17:47:23+00:00,Mirror of DyRACT project by Warwick Adaptive and Reconfigurable Computing Lab.,h-nasiri/DyRact,Verilog,DyRact,62211,1,2016-08-26 12:54:43+00:00,0
2632,59509216,https://github.com/gapo/fpga-magnetic-levitation.git,2016-05-23 18:41:47+00:00,This project is a verilog implementation of a FPGA controlled magnetic levitation system.,gapo/fpga-magnetic-levitation,Verilog,fpga-magnetic-levitation,46637,1,2017-03-25 07:22:48+00:00,1
2633,58502203,https://github.com/nhasbun/Spartan3SK-Audio.git,2016-05-11 00:33:09+00:00,Base with ADC and DAC for creating audio projects on Spartan3SK development board.,nhasbun/Spartan3SK-Audio,Verilog,Spartan3SK-Audio,5721,1,2022-05-25 06:21:05+00:00,0
2634,58516873,https://github.com/qubiter/DeSTIN-Verilog.git,2016-05-11 05:33:39+00:00,The Verilog DesCription of DeSTIN Algorithm,qubiter/DeSTIN-Verilog,Verilog,DeSTIN-Verilog,44,1,2018-01-09 22:44:43+00:00,1
2635,62349986,https://github.com/hbzju/Bomb-Man.asm-Organization-2015-2016-SQS.git,2016-07-01 00:13:05+00:00,Computer Organization Project,hbzju/Bomb-Man.asm-Organization-2015-2016-SQS,Verilog,Bomb-Man.asm-Organization-2015-2016-SQS,291,1,2022-08-10 08:25:08+00:00,0
2636,58038240,https://github.com/shohei/papilio-tank.git,2016-05-04 09:06:00+00:00,,shohei/papilio-tank,Verilog,papilio-tank,3058,1,2022-06-10 02:10:22+00:00,0
2637,61363333,https://github.com/ianmalcolm/gridding.git,2016-06-17 09:43:13+00:00,,ianmalcolm/gridding,Verilog,gridding,1144,1,2022-01-14 12:36:09+00:00,0
2638,60002622,https://github.com/Chun-Feng/2R1W-Memory-Design.git,2016-05-30 10:47:03+00:00,Here offer 2R1W-based building block to proposed methodology to create multi-ported memory design. And different design to support more multi-ported level growth tree.,Chun-Feng/2R1W-Memory-Design,Verilog,2R1W-Memory-Design,28,1,2024-04-13 13:51:24+00:00,0
2639,60709354,https://github.com/furkanmumcu/Extended-MIPS-Processor.git,2016-06-08 15:40:24+00:00,MIPS extended CPU implemented in Verilog,furkanmumcu/Extended-MIPS-Processor,Verilog,Extended-MIPS-Processor,13,1,2024-04-24 21:09:32+00:00,0
2640,59795514,https://github.com/ameyk1/Low-Density-Parity-Check.git,2016-05-27 01:48:34+00:00,,ameyk1/Low-Density-Parity-Check,Verilog,Low-Density-Parity-Check,6,1,2019-12-30 06:10:28+00:00,1
2641,59724628,https://github.com/grigoramb/FPGA_NEURAL_NETWORK_ACCELERATION.git,2016-05-26 06:11:14+00:00,This system accelerates a neural network made to recognize handwritten digits from an original time per sample of 200ms by 300x to a time of 0.66ms per sample.,grigoramb/FPGA_NEURAL_NETWORK_ACCELERATION,Verilog,FPGA_NEURAL_NETWORK_ACCELERATION,18024,1,2018-03-31 12:09:03+00:00,4
2642,57397591,https://github.com/xanatower/x1.git,2016-04-29 16:15:30+00:00,,xanatower/x1,Verilog,x1,852,1,2017-04-09 14:16:53+00:00,0
2643,60477957,https://github.com/dukebw/quartus-ii-projects.git,2016-06-05 19:50:45+00:00,,dukebw/quartus-ii-projects,Verilog,quartus-ii-projects,63,1,2016-06-05 20:24:43+00:00,0
2644,58655605,https://github.com/devinbedari/StopWatch.git,2016-05-12 15:51:16+00:00,A simple stop watch in verilog,devinbedari/StopWatch,Verilog,StopWatch,25,1,2018-03-13 15:59:50+00:00,0
2645,57975808,https://github.com/JCScheunemann/Multiplicador-Booth.git,2016-05-03 14:31:56+00:00,Research hardware design,JCScheunemann/Multiplicador-Booth,Verilog,Multiplicador-Booth,37,1,2016-05-04 00:59:25+00:00,1
2646,60219364,https://github.com/MNahikian/385_SD_Card.git,2016-06-02 00:14:56+00:00,,MNahikian/385_SD_Card,Verilog,385_SD_Card,281256,1,2020-07-14 00:50:20+00:00,0
2647,61466113,https://github.com/SCN3/MIPS-CPU-on-FPGA-V3.git,2016-06-19 05:33:25+00:00,"Implementing ""forwarding paths"" and ""predict-not-taken"" to make our MIPS CPU run faster. This is following 5-stage-pipelined-CPU-on-FPGA.",SCN3/MIPS-CPU-on-FPGA-V3,Verilog,MIPS-CPU-on-FPGA-V3,18837,1,2016-06-20 00:19:27+00:00,0
2648,61216475,https://github.com/Raimmaster/Breakout-FPGA.git,2016-06-15 14:54:41+00:00,"Digital Logic Design Q2 - 2016 Project , continued in Computer Organization Q4 - 2016 (Super Breakout II); Breakout clone programmed in Verilog for FPGA board",Raimmaster/Breakout-FPGA,Verilog,Breakout-FPGA,23123,1,2024-10-02 16:55:44+00:00,0
2649,56693391,https://github.com/secworks/mkmif.git,2016-04-20 14:22:09+00:00,interface to external master key memory.,secworks/mkmif,Verilog,mkmif,115,1,2022-01-29 23:27:16+00:00,1
2650,58244711,https://github.com/Kejie-Wang/ArcLabCode.git,2016-05-07 02:05:37+00:00,Code for the course computer architecture lab,Kejie-Wang/ArcLabCode,Verilog,ArcLabCode,56,1,2020-07-30 11:33:14+00:00,0
2651,58419582,https://github.com/wside/8bit-Computer.git,2016-05-10 01:21:51+00:00,,wside/8bit-Computer,Verilog,8bit-Computer,794,1,2019-07-28 01:29:28+00:00,0
2652,61295680,https://github.com/MrwanBaghdad/piplined-mips-verilog.git,2016-06-16 13:28:14+00:00,Implementing custom piplined mips in verilog,MrwanBaghdad/piplined-mips-verilog,Verilog,piplined-mips-verilog,8,1,2019-08-24 00:57:13+00:00,0
2653,59129801,https://github.com/mastino/RISCV.git,2016-05-18 15:46:44+00:00,,mastino/RISCV,Verilog,RISCV,431,1,2017-02-08 09:12:59+00:00,0
2654,56962587,https://github.com/ShowLo/Verilog-Learing.git,2016-04-24 08:49:43+00:00,数字逻辑与处理器基础实验,ShowLo/Verilog-Learing,Verilog,Verilog-Learing,3438,1,2018-05-06 09:49:56+00:00,0
2655,58874950,https://github.com/marcohernandez/Optimizacion-Prestamo-Laboratorio.git,2016-05-15 17:32:07+00:00,,marcohernandez/Optimizacion-Prestamo-Laboratorio,Verilog,Optimizacion-Prestamo-Laboratorio,4976,1,2017-08-22 04:52:16+00:00,0
2656,61293765,https://github.com/pw1316/MIPSCPU.git,2016-06-16 13:07:04+00:00,5 level pipelined,pw1316/MIPSCPU,Verilog,MIPSCPU,525,1,2017-10-16 08:26:20+00:00,0
2657,58612467,https://github.com/alice90270/NTHU-Archi-Project3.git,2016-05-12 06:02:21+00:00,Pipeline CPU,alice90270/NTHU-Archi-Project3,Verilog,NTHU-Archi-Project3,2621,1,2023-03-14 03:02:34+00:00,0
2658,58482094,https://github.com/bikash001/RISC-Processor.git,2016-05-10 17:48:31+00:00,,bikash001/RISC-Processor,Verilog,RISC-Processor,46,1,2017-01-28 10:05:28+00:00,0
2659,58907574,https://github.com/marsohod4you/FPGA_AM_transmitter.git,2016-05-16 06:01:14+00:00,Implementation of AM (amplitute modulation) radio transmitter in FPGA Altera Cyclone III.,marsohod4you/FPGA_AM_transmitter,Verilog,FPGA_AM_transmitter,1926,1,2019-08-27 21:38:26+00:00,1
2660,61168552,https://github.com/AVHon/fpga-stack-calculator.git,2016-06-15 01:41:52+00:00,Stack-based calculator for xilinx FPGA that I made in class,AVHon/fpga-stack-calculator,Verilog,fpga-stack-calculator,4,1,2022-03-17 16:43:41+00:00,0
2661,62118619,https://github.com/hikoseon12/Embeded_System.git,2016-06-28 07:12:38+00:00,Final Project: Thresholding with Gaussian Algorithm,hikoseon12/Embeded_System,Verilog,Embeded_System,108725,1,2019-03-26 04:46:04+00:00,0
2662,57575811,https://github.com/saiedhk/WhirlpoolHashEngine.git,2016-05-01 07:03:18+00:00,WHIRLPOOL Hash Engine in Verilog,saiedhk/WhirlpoolHashEngine,Verilog,WhirlpoolHashEngine,19,1,2022-04-05 14:04:31+00:00,0
2663,59473062,https://github.com/LanaHassan/Intel_8254.git,2016-05-23 10:17:38+00:00,Implement the Intel programmable interval timer (8254) using Verilog,LanaHassan/Intel_8254,Verilog,Intel_8254,269,1,2022-11-22 06:04:43+00:00,0
2664,61068439,https://github.com/prannoyd/Sorting-in-Verilog.git,2016-06-13 20:45:24+00:00,,prannoyd/Sorting-in-Verilog,Verilog,Sorting-in-Verilog,3,1,2024-06-25 10:37:15+00:00,0
2665,60439522,https://github.com/josejnra/mips-data-path-single-cycle.git,2016-06-05 02:25:35+00:00,Trabalho da disciplina Organização de Computadores I,josejnra/mips-data-path-single-cycle,Verilog,mips-data-path-single-cycle,13,1,2020-12-24 19:33:33+00:00,0
2666,60685967,https://github.com/shafeey/pdes-convey.git,2016-06-08 09:28:10+00:00,Parallel Discrete Event Simulator for Convey HC-2ex coprocessor,shafeey/pdes-convey,Verilog,pdes-convey,329,1,2022-07-21 22:18:37+00:00,1
2667,58740340,https://github.com/viktor-prutyanov/cpu-m.git,2016-05-13 12:53:16+00:00,,viktor-prutyanov/cpu-m,Verilog,cpu-m,8895,1,2022-04-12 21:42:51+00:00,0
2668,61482999,https://github.com/kushaagra/Cordic.git,2016-06-19 14:03:01+00:00,This is the hardware implementation of CORDIC for calculating sine and cosine of an angle.,kushaagra/Cordic,Verilog,Cordic,2,1,2017-02-01 15:07:32+00:00,0
2669,58330385,https://github.com/madalinaotesanu/HammingCode.git,2016-05-08 20:38:44+00:00,,madalinaotesanu/HammingCode,Verilog,HammingCode,3,1,2024-01-23 17:31:39+00:00,0
2670,58058648,https://github.com/lic225/dsdl2016.git,2016-05-04 14:28:58+00:00,,lic225/dsdl2016,Verilog,dsdl2016,11,1,2016-05-04 14:32:06+00:00,0
2671,59276009,https://github.com/merinthomas/msdap.git,2016-05-20 08:04:01+00:00,Mini-Stereo Digital Audio Processor for EE6306 (ASIC Design),merinthomas/msdap,Verilog,msdap,2812,1,2022-04-19 22:06:02+00:00,0
2672,57064625,https://github.com/kitahara-saneyuki/Snake.git,2016-04-25 18:10:57+00:00,A Verilog demo for implementing a video game of Nokia Cellphone snake,kitahara-saneyuki/Snake,Verilog,Snake,1646,1,2023-01-27 22:07:15+00:00,0
2673,57904821,https://github.com/Nicolas-GR/Quadcopter.git,2016-05-02 16:43:49+00:00,,Nicolas-GR/Quadcopter,Verilog,Quadcopter,26228,1,2016-06-11 00:19:12+00:00,3
2674,61836779,https://github.com/CospanDesign/nysa-tx1-pcie-platform.git,2016-06-23 21:05:27+00:00,Project to control TX1 from PCIE Using Nysa,CospanDesign/nysa-tx1-pcie-platform,Verilog,nysa-tx1-pcie-platform,2659,1,2024-04-02 18:24:59+00:00,0
2675,58140562,https://github.com/rododo-meow/mips-fpga.git,2016-05-05 15:20:40+00:00,A subset of MIPS CPU implementation on Cyclone V FPGA,rododo-meow/mips-fpga,Verilog,mips-fpga,206,1,2018-02-02 12:00:57+00:00,0
2676,61463297,https://github.com/SCN3/single-cycle-MIPS-CPU-on-FPGA.git,2016-06-19 03:42:35+00:00,single-cycle-MIPS-CPU-on-FPGA,SCN3/single-cycle-MIPS-CPU-on-FPGA,Verilog,single-cycle-MIPS-CPU-on-FPGA,4482,1,2020-09-29 04:08:50+00:00,0
2677,59868292,https://github.com/hdlguy/adc_rate_changer.git,2016-05-27 23:28:03+00:00,a littel block to change mux by 2:1 and double the rate,hdlguy/adc_rate_changer,Verilog,adc_rate_changer,46,1,2021-05-12 20:50:38+00:00,0
2678,59638859,https://github.com/ucla-projects/verilog-stopwatch.git,2016-05-25 06:59:58+00:00,A stopwatch developed in Verilog for Nexys 3 Spartan-6 FPGA,ucla-projects/verilog-stopwatch,Verilog,verilog-stopwatch,8,1,2023-02-23 10:19:54+00:00,0
2679,61965737,https://github.com/FPGAHDL/sram_controller.git,2016-06-25 23:31:00+00:00,,FPGAHDL/sram_controller,Verilog,sram_controller,11,1,2024-03-22 06:08:05+00:00,0
2680,64120602,https://github.com/chriz2600/DreamcastHDMI.git,2016-07-25 09:14:57+00:00,Dreamcast HDMI,chriz2600/DreamcastHDMI,Verilog,DreamcastHDMI,140238,154,2024-09-15 00:14:55+00:00,21
2681,65130174,https://github.com/zeldin/iceGDROM.git,2016-08-07 11:37:21+00:00,An FPGA based GDROM emulator for the Sega Dreamcast,zeldin/iceGDROM,Verilog,iceGDROM,657,153,2024-10-28 12:45:36+00:00,40
2682,67840294,https://github.com/onchipuis/mriscv.git,2016-09-10 00:04:19+00:00,A 32-bit Microcontroller featuring a RISC-V core,onchipuis/mriscv,Verilog,mriscv,9641,146,2024-10-20 11:35:55+00:00,38
2683,62640215,https://github.com/cliffordwolf/PonyLink.git,2016-07-05 13:45:42+00:00,A single-wire bi-directional chip-to-chip interface for FPGAs,cliffordwolf/PonyLink,Verilog,PonyLink,58,114,2024-09-26 16:42:50+00:00,15
2684,65697682,https://github.com/azonenberg/antikernel.git,2016-08-15 02:16:47+00:00,The Antikernel operating system project,azonenberg/antikernel,Verilog,antikernel,9093,113,2024-09-24 09:51:40+00:00,10
2685,63437707,https://github.com/wingel/sds7102.git,2016-07-15 16:59:03+00:00,A port of Linux to the OWON SDS7102 scope,wingel/sds7102,Verilog,sds7102,657,52,2023-08-26 13:19:09+00:00,14
2686,64777357,https://github.com/Obijuan/ACC.git,2016-08-02 17:24:46+00:00,Apollo CPU Core in Verilog. For learning and having fun with open FPGA,Obijuan/ACC,Verilog,ACC,19118,43,2024-08-15 18:21:45+00:00,8
2687,67378252,https://github.com/FAST-Switch/fast.git,2016-09-05 01:29:35+00:00,FAST,FAST-Switch/fast,Verilog,fast,20715,39,2024-04-15 13:22:51+00:00,20
2688,62831252,https://github.com/rsnikhil/RISCV_Piccolo_v1.git,2016-07-07 18:57:39+00:00,"Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).",rsnikhil/RISCV_Piccolo_v1,Verilog,RISCV_Piccolo_v1,5410,33,2024-03-09 12:06:24+00:00,5
2689,63374690,https://github.com/matrix-io/matrix-creator-fpga.git,2016-07-14 22:45:33+00:00,Reference HDL code for the MATRIX Creator's Spartan 6 FPGA,matrix-io/matrix-creator-fpga,Verilog,matrix-creator-fpga,1562,27,2024-02-19 21:27:42+00:00,16
2690,64055119,https://github.com/MorrisMA/1PPS-DPLL.git,2016-07-24 08:01:02+00:00,DPLL for phase-locking to 1PPS signal,MorrisMA/1PPS-DPLL,Verilog,1PPS-DPLL,50,25,2024-08-30 02:25:09+00:00,7
2691,66782388,https://github.com/julbouln/dvi_lvds.git,2016-08-28 17:51:53+00:00,DVI to LVDS Verilog converter,julbouln/dvi_lvds,Verilog,dvi_lvds,457,23,2024-08-24 15:07:06+00:00,9
2692,68228459,https://github.com/kehribar/verilog-osx.git,2016-09-14 17:35:47+00:00,Barerbones OSX based Verilog simulation toolchain.,kehribar/verilog-osx,Verilog,verilog-osx,467,21,2023-01-18 22:24:51+00:00,13
2693,62676001,https://github.com/old-NWTC/TurbSim.git,2016-07-05 23:23:52+00:00,"A stochastic, full-field, turbulence simulator",old-NWTC/TurbSim,Verilog,TurbSim,87976,17,2024-07-18 14:11:20+00:00,8
2694,67630563,https://github.com/deepvyas/Verilog-Snippets.git,2016-09-07 17:52:16+00:00,"Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani",deepvyas/Verilog-Snippets,Verilog,Verilog-Snippets,34,17,2024-04-29 23:35:03+00:00,10
2695,67745340,https://github.com/crboth/LDPC_Decoder.git,2016-09-08 22:39:21+00:00,Low Density Parity Check Decoder,crboth/LDPC_Decoder,Verilog,LDPC_Decoder,110,16,2024-06-22 10:52:45+00:00,7
2696,63682045,https://github.com/rossmacarthur/mawg.git,2016-07-19 09:50:04+00:00,Modulation and Arbitrary Waveform Generator,rossmacarthur/mawg,Verilog,mawg,92,15,2024-07-19 13:52:00+00:00,2
2697,65590773,https://github.com/alexswo/FlappyBird.git,2016-08-13 00:18:56+00:00,Flappy Bird on Verilog,alexswo/FlappyBird,Verilog,FlappyBird,6132,14,2024-09-13 04:12:00+00:00,1
2698,66210945,https://github.com/defano/digital-design.git,2016-08-21 17:19:07+00:00,An introduction to integrated circuit design with Verilog and the Papilio Pro development board.,defano/digital-design,Verilog,digital-design,23521,13,2023-09-25 23:21:43+00:00,6
2699,67840813,https://github.com/onchipuis/mriscv_vivado.git,2016-09-10 00:17:39+00:00,A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.,onchipuis/mriscv_vivado,Verilog,mriscv_vivado,9405,13,2022-03-30 21:55:50+00:00,8
2700,67548791,https://github.com/disaderp/automatic-chainsaw.git,2016-09-06 21:40:06+00:00,A custom 16-bit computer,disaderp/automatic-chainsaw,Verilog,automatic-chainsaw,4240,12,2022-12-26 18:41:14+00:00,4
2701,65285582,https://github.com/janrinze/miniatom.git,2016-08-09 10:17:07+00:00,Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard,janrinze/miniatom,Verilog,miniatom,194,11,2020-02-25 19:26:56+00:00,0
2702,65517453,https://github.com/KestrelComputer/S64X7.git,2016-08-12 02:40:13+00:00,64-bit MISC Architecture CPU,KestrelComputer/S64X7,Verilog,S64X7,25,10,2021-09-24 10:21:29+00:00,5
2703,64925245,https://github.com/kactus2/pulpinoexperiment.git,2016-08-04 10:19:14+00:00,IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino,kactus2/pulpinoexperiment,Verilog,pulpinoexperiment,1101,10,2024-06-07 18:30:35+00:00,3
2704,66657784,https://github.com/Rajandeep/RSA-CRYPTOSYSTEM-using-verilog.git,2016-08-26 15:18:16+00:00,,Rajandeep/RSA-CRYPTOSYSTEM-using-verilog,Verilog,RSA-CRYPTOSYSTEM-using-verilog,136,10,2024-07-17 05:16:52+00:00,5
2705,62469698,https://github.com/ml5713/Verilog-Matrix-multiply-vector.git,2016-07-02 21:05:14+00:00,,ml5713/Verilog-Matrix-multiply-vector,Verilog,Verilog-Matrix-multiply-vector,23,10,2024-04-03 07:59:33+00:00,2
2706,67878152,https://github.com/RISCV-on-Microsemi-FPGA/M2S025-Creative-Board.git,2016-09-10 15:18:14+00:00,SmartFusion2 M2S025 Creative Development Board,RISCV-on-Microsemi-FPGA/M2S025-Creative-Board,Verilog,M2S025-Creative-Board,134487,9,2024-06-10 08:18:36+00:00,7
2707,62968106,https://github.com/yugr/primogen.git,2016-07-09 20:35:58+00:00,A toy prime number generator in Verilog,yugr/primogen,Verilog,primogen,95,9,2024-09-30 03:52:37+00:00,1
2708,68126962,https://github.com/msyksphinz-self/fpga_designs.git,2016-09-13 16:36:39+00:00,FPGA design repository,msyksphinz-self/fpga_designs,Verilog,fpga_designs,5725,9,2023-08-23 16:15:44+00:00,7
2709,66197475,https://github.com/abcdabcd987/toy-cpu.git,2016-08-21 12:22:43+00:00,,abcdabcd987/toy-cpu,Verilog,toy-cpu,2536,9,2021-12-27 10:52:34+00:00,2
2710,66874469,https://github.com/crboth/AWGN_Generator.git,2016-08-29 19:34:26+00:00,FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method,crboth/AWGN_Generator,Verilog,AWGN_Generator,6361,9,2024-10-19 07:00:45+00:00,3
2711,64614867,https://github.com/Apingis/ztex-descrypt.git,2016-07-31 20:58:15+00:00,crypt(3) Standard DES password cracker for Ztex 1.15y FPGA board,Apingis/ztex-descrypt,Verilog,ztex-descrypt,1471,9,2021-08-16 06:28:18+00:00,6
2712,67326983,https://github.com/slankdev/nic.git,2016-09-04 05:14:44+00:00,Network Interface Controller,slankdev/nic,Verilog,nic,376,8,2023-02-16 00:28:51+00:00,1
2713,63222366,https://github.com/FPGAwars/toolchain-iverilog.git,2016-07-13 06:57:39+00:00,":seedling: Icarus Verilog pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS",FPGAwars/toolchain-iverilog,Verilog,toolchain-iverilog,60,8,2024-09-21 17:53:36+00:00,6
2714,68143647,https://github.com/fusesoc/wb_ram.git,2016-09-13 20:11:14+00:00,On-chip RAM with Wishbone interface,fusesoc/wb_ram,Verilog,wb_ram,5,8,2024-09-20 07:46:57+00:00,3
2715,67003854,https://github.com/eugenelet/SIFT_Hardware.git,2016-08-31 04:40:12+00:00,,eugenelet/SIFT_Hardware,Verilog,SIFT_Hardware,15649,7,2023-12-10 15:23:45+00:00,1
2716,64875255,https://github.com/olgirard/opengfx430.git,2016-08-03 19:58:24+00:00,The openGFX430 is a synthesizable Graphic controller written in Verilog and tailored for the openMSP430 core.,olgirard/opengfx430,Verilog,opengfx430,3349,7,2024-05-30 03:26:42+00:00,2
2717,64593980,https://github.com/RISCV-on-Microsemi-FPGA/M2S150-Advanced-Dev-Kit.git,2016-07-31 12:59:50+00:00,SmartFusion2 M2S150 Advanced Development Kit sample RISC-V Libero project(s),RISCV-on-Microsemi-FPGA/M2S150-Advanced-Dev-Kit,Verilog,M2S150-Advanced-Dev-Kit,210852,7,2024-06-10 08:18:37+00:00,7
2718,67616016,https://github.com/BrettRD/CANdecoder.git,2016-09-07 14:45:27+00:00,,BrettRD/CANdecoder,Verilog,CANdecoder,35,6,2022-07-21 09:10:00+00:00,0
2719,63476202,https://github.com/satputeaditya/Hardware-based-bitonic-sort.git,2016-07-16 09:40:18+00:00,Verilog code for Bitonic sorting,satputeaditya/Hardware-based-bitonic-sort,Verilog,Hardware-based-bitonic-sort,3,6,2024-08-04 04:27:44+00:00,3
2720,64565291,https://github.com/pyIonControl/IonControl-firmware.git,2016-07-30 21:44:01+00:00,Sources of the firmware running on the Xilinx FPGA used in the IonControl project,pyIonControl/IonControl-firmware,Verilog,IonControl-firmware,403,6,2024-10-23 15:33:44+00:00,3
2721,63758783,https://github.com/DexWen/NVM-Flash-Memory-Channel-Simulation.git,2016-07-20 07:06:02+00:00,NVM Flash Memory Channel Simulation/ISE MATLAB Modelsim,DexWen/NVM-Flash-Memory-Channel-Simulation,Verilog,NVM-Flash-Memory-Channel-Simulation,6184,5,2024-10-25 09:57:44+00:00,2
2722,66414692,https://github.com/AmeerAbdelhadi/cell-based_mixed_fifo.flow.git,2016-08-24 00:38:37+00:00,This package includes a complete design framework for mixed asp* asynchronous and clocked synchronous cell-based FIFOs,AmeerAbdelhadi/cell-based_mixed_fifo.flow,Verilog,cell-based_mixed_fifo.flow,55,5,2021-12-20 20:21:22+00:00,4
2723,64819915,https://github.com/MrAta/NOC.git,2016-08-03 06:09:38+00:00,Network on Chip implementation in verilog,MrAta/NOC,Verilog,NOC,253,5,2024-06-19 16:56:34+00:00,1
2724,66731914,https://github.com/YurongYou/MIPS-CPU-Test-Cases.git,2016-08-27 19:31:03+00:00,"A collections of test cases for MIPS CPU project of the course Computer Architecture, ACM honoured class, SJTU.",YurongYou/MIPS-CPU-Test-Cases,Verilog,MIPS-CPU-Test-Cases,3939,5,2024-07-04 17:26:09+00:00,1
2725,64163715,https://github.com/Jamnam/AWGN.git,2016-07-25 19:55:49+00:00,The AWGN excercise from Texas LDPC,Jamnam/AWGN,Verilog,AWGN,67,5,2023-04-12 14:32:23+00:00,0
2726,64960369,https://github.com/whaaswijk/libmajesty.git,2016-08-04 19:07:09+00:00,Library for Logic Synthesis and Optimization,whaaswijk/libmajesty,Verilog,libmajesty,4339,5,2024-04-22 21:19:56+00:00,1
2727,66052339,https://github.com/matlinsas/LDPC_Dec.git,2016-08-19 04:22:28+00:00,,matlinsas/LDPC_Dec,Verilog,LDPC_Dec,377,4,2023-05-23 10:52:25+00:00,3
2728,67970958,https://github.com/RohitBhatta/Verilog-PPC-Basic.git,2016-09-12 03:04:39+00:00,Implement a single-cycle PowerPC subset in Verilog,RohitBhatta/Verilog-PPC-Basic,Verilog,Verilog-PPC-Basic,16,4,2020-09-24 07:59:32+00:00,0
2729,64201951,https://github.com/nikkatsa7/petalinux_gray_polling.git,2016-07-26 07:58:16+00:00,,nikkatsa7/petalinux_gray_polling,Verilog,petalinux_gray_polling,22986,4,2022-04-21 00:15:25+00:00,2
2730,63175031,https://github.com/AloriumTechnology/XLR8Pong.git,2016-07-12 16:38:44+00:00,A FPGA implementation of the Pong Game using Alorium Technology's OpenXLR8 design methodology,AloriumTechnology/XLR8Pong,Verilog,XLR8Pong,39,4,2022-01-28 03:47:52+00:00,2
2731,64614211,https://github.com/RISCV-on-Microsemi-FPGA/M2S090-Security-Eval-Kit.git,2016-07-31 20:39:26+00:00,SmartFusion2  Security Evaluation Kit sample RISC-V Libero project(s),RISCV-on-Microsemi-FPGA/M2S090-Security-Eval-Kit,Verilog,M2S090-Security-Eval-Kit,190792,4,2024-06-10 08:18:36+00:00,5
2732,66385451,https://github.com/apoorvsgaur/sd-usb-interface-system-verilog.git,2016-08-23 16:46:53+00:00,,apoorvsgaur/sd-usb-interface-system-verilog,Verilog,sd-usb-interface-system-verilog,7299,3,2023-03-16 11:23:50+00:00,0
2733,65537293,https://github.com/ethlogic/ddosemu.git,2016-08-12 08:32:43+00:00,,ethlogic/ddosemu,Verilog,ddosemu,375,3,2019-07-09 20:58:07+00:00,1
2734,64774849,https://github.com/hanshuizhizi/fpga-sinc3.git,2016-08-02 16:47:34+00:00,this repository is for test only ,hanshuizhizi/fpga-sinc3,Verilog,fpga-sinc3,37857,3,2022-12-05 06:34:11+00:00,1
2735,66876587,https://github.com/thefinnomenon/midiDecoder.git,2016-08-29 20:05:49+00:00,MIDI decoder in Verilog & C,thefinnomenon/midiDecoder,Verilog,midiDecoder,6,3,2024-02-12 21:04:06+00:00,0
2736,63594132,https://github.com/Linglingyu/turbo.git,2016-07-18 10:40:11+00:00,turbo_decoder的RTL代码,Linglingyu/turbo,Verilog,turbo,21,3,2024-09-10 07:19:39+00:00,3
2737,62988243,https://github.com/Anplus/Circular_Interpolation_FPGA.git,2016-07-10 07:53:00+00:00,,Anplus/Circular_Interpolation_FPGA,Verilog,Circular_Interpolation_FPGA,1561,3,2023-02-25 13:17:54+00:00,1
2738,68084050,https://github.com/fusesoc/wb_common.git,2016-09-13 07:10:21+00:00,Common constants and functions for wishbone buses,fusesoc/wb_common,Verilog,wb_common,6,3,2024-09-20 07:50:30+00:00,2
2739,65443884,https://github.com/Mavrikant/IYTE-EE342-Lab-2016.git,2016-08-11 06:19:10+00:00,EE342 (Digital System Design) Labworks,Mavrikant/IYTE-EE342-Lab-2016,Verilog,IYTE-EE342-Lab-2016,672,3,2023-04-15 20:11:37+00:00,0
2740,68045685,https://github.com/fusesoc/vlog_tb_utils.git,2016-09-12 20:37:20+00:00,Verilog test bench utilities,fusesoc/vlog_tb_utils,Verilog,vlog_tb_utils,4,3,2024-05-11 22:46:02+00:00,2
2741,65295881,https://github.com/embecosm/aap-verilog.git,2016-08-09 13:09:56+00:00,Verilog implementation of AAP,embecosm/aap-verilog,Verilog,aap-verilog,48488,3,2019-06-25 16:21:05+00:00,1
2742,66924076,https://github.com/nrndda/OISC.git,2016-08-30 08:57:15+00:00,One Instruction Set Computer (Move),nrndda/OISC,Verilog,OISC,10,2,2020-09-25 21:54:21+00:00,0
2743,67640084,https://github.com/monotone-RK/Parallel_Merge_Tree.git,2016-09-07 20:14:00+00:00,A parallel merge tree proposed in FCCM2016,monotone-RK/Parallel_Merge_Tree,Verilog,Parallel_Merge_Tree,21,2,2021-12-29 15:40:38+00:00,0
2744,63753325,https://github.com/satputeaditya/Parametric_barrel_shifter.git,2016-07-20 05:38:18+00:00,,satputeaditya/Parametric_barrel_shifter,Verilog,Parametric_barrel_shifter,2,2,2018-12-10 23:03:44+00:00,1
2745,62930424,https://github.com/Bitadr/SSketch.git,2016-07-09 03:36:17+00:00,This repository provides an API for SSketch framework. SSketch can be used as a generic framework for Streaming Sketch-based Analysis of Big Data on FPGA.,Bitadr/SSketch,Verilog,SSketch,87687,2,2019-08-27 03:00:36+00:00,1
2746,63024680,https://github.com/darrylring/SDRdrum.git,2016-07-11 00:25:22+00:00,SDR implementation of the Radio Drum: a 3D gestural capacitive sensing system,darrylring/SDRdrum,Verilog,SDRdrum,13413,2,2023-08-04 18:22:44+00:00,1
2747,65285646,https://github.com/jrrk2/greth_library.git,2016-08-09 10:18:08+00:00,A debugging transport based on greth 10/100Mbit and riscv_vhdl,jrrk2/greth_library,Verilog,greth_library,2749,2,2023-12-24 23:27:23+00:00,2
2748,66381816,https://github.com/YurongYou/MIPS_CPU.git,2016-08-23 15:58:43+00:00,"Implement a CPU which supports a subset of MIPS operations using Verilog HDL for MS108 (Computer Architecture), ACM Class, SJTU.",YurongYou/MIPS_CPU,Verilog,MIPS_CPU,4105,2,2023-06-29 23:12:14+00:00,0
2749,63726308,https://github.com/vins24/bm_rng.git,2016-07-19 20:35:55+00:00,"Database for the Hardware Gaussian noise generator based on the Box-Muller method, a technique that provides highly accurate noise samples",vins24/bm_rng,Verilog,bm_rng,12683,2,2024-07-12 00:06:33+00:00,1
2750,63271125,https://github.com/ExperimentalPhysics/Plazmatrone.git,2016-07-13 18:44:53+00:00,,ExperimentalPhysics/Plazmatrone,Verilog,Plazmatrone,1406,2,2016-08-11 16:36:15+00:00,0
2751,63605875,https://github.com/NustyNUts/lvds.git,2016-07-18 13:36:09+00:00,,NustyNUts/lvds,Verilog,lvds,5,2,2022-06-10 06:03:13+00:00,0
2752,66662945,https://github.com/EECS150/labs_fa16.git,2016-08-26 16:29:29+00:00,Lab skeleton files and documents for EECS 151/251A Fall 2016. All new labs.,EECS150/labs_fa16,Verilog,labs_fa16,18924,2,2023-01-28 13:18:00+00:00,0
2753,63501234,https://github.com/dmu2014/Pipelined-Processor-with-Virtual-Memory.git,2016-07-16 20:32:53+00:00,Simple Pipelined processor with precise interrupts in Verilog,dmu2014/Pipelined-Processor-with-Virtual-Memory,Verilog,Pipelined-Processor-with-Virtual-Memory,7,2,2020-11-10 13:00:15+00:00,0
2754,64845362,https://github.com/Smolyarov/sdi_ac701_demo.git,2016-08-03 12:46:18+00:00,,Smolyarov/sdi_ac701_demo,Verilog,sdi_ac701_demo,127,2,2024-08-29 09:06:06+00:00,1
2755,67380051,https://github.com/wallclimber21/ep2c5_vjtag.git,2016-09-05 02:04:11+00:00,,wallclimber21/ep2c5_vjtag,Verilog,ep2c5_vjtag,28,1,2018-10-11 10:47:14+00:00,1
2756,63199380,https://github.com/Gaabe/LAB4.git,2016-07-12 23:33:56+00:00,Trabalhos lab4 2016.1,Gaabe/LAB4,Verilog,LAB4,68031,1,2016-08-09 02:41:55+00:00,2
2757,63206815,https://github.com/LDCMEMBER/DIGITAL.git,2016-07-13 02:16:19+00:00,For digital design.,LDCMEMBER/DIGITAL,Verilog,DIGITAL,3,1,2016-07-13 16:53:29+00:00,0
2758,65137073,https://github.com/eclipsevl/sc_rr_crossbar.git,2016-08-07 14:21:06+00:00,Round-robin crossbar,eclipsevl/sc_rr_crossbar,Verilog,sc_rr_crossbar,33,1,2024-04-19 14:04:45+00:00,0
2759,63562631,https://github.com/naveenvignesh/LCD_controller.git,2016-07-18 02:02:11+00:00,,naveenvignesh/LCD_controller,Verilog,LCD_controller,16895,1,2020-12-17 02:34:02+00:00,0
2760,67835377,https://github.com/ouabache/socgen_CDE.git,2016-09-09 21:59:18+00:00,socgen common design environment,ouabache/socgen_CDE,Verilog,socgen_CDE,41,1,2022-06-12 16:11:43+00:00,0
2761,65884958,https://github.com/zihaochen/CPU.git,2016-08-17 07:15:32+00:00,A 5 stage pipeline CPU on MIPS instruction sets written in Spring 2015.,zihaochen/CPU,Verilog,CPU,142,1,2017-09-16 10:34:02+00:00,1
2762,65536248,https://github.com/C-L-G/public_atom_modules.git,2016-08-12 08:18:08+00:00,通用的公共小模块,C-L-G/public_atom_modules,Verilog,public_atom_modules,21,1,2021-08-08 11:36:43+00:00,1
2763,66382057,https://github.com/rcampos18/Proyecto-Corto-1-Controlador-VGA.git,2016-08-23 16:01:45+00:00,"Diseño Sistemas Digitales, Nexys 3 VGA",rcampos18/Proyecto-Corto-1-Controlador-VGA,Verilog,Proyecto-Corto-1-Controlador-VGA,16,1,2020-06-01 23:40:02+00:00,0
2764,67424300,https://github.com/RunzheYang/mips32-cpu.git,2016-09-05 13:42:21+00:00,ACMCA project,RunzheYang/mips32-cpu,Verilog,mips32-cpu,4603,1,2024-10-13 08:58:45+00:00,0
2765,62932427,https://github.com/chenguanyu96/CSC-258.git,2016-07-09 04:41:47+00:00,This repository is for Computer Organization course. The work in this repository aims to show skills in scripting circuits using Verilog and programming FPGA board.,chenguanyu96/CSC-258,Verilog,CSC-258,18,1,2019-07-11 09:37:17+00:00,0
2766,67153681,https://github.com/ThadeuFerreira/FixedPoint-BlueSpec-PRNG.git,2016-09-01 17:51:47+00:00,This shows how to use fixed point operations from a integer value sub module,ThadeuFerreira/FixedPoint-BlueSpec-PRNG,Verilog,FixedPoint-BlueSpec-PRNG,141,1,2021-06-09 06:34:01+00:00,0
2767,64109227,https://github.com/FPGAHDL/psram_controller.git,2016-07-25 06:27:04+00:00,,FPGAHDL/psram_controller,Verilog,psram_controller,10,1,2018-06-22 01:01:54+00:00,1
2768,67960793,https://github.com/picus3/2048-Verilog.git,2016-09-11 23:52:03+00:00,,picus3/2048-Verilog,Verilog,2048-Verilog,9,1,2018-06-02 03:20:29+00:00,1
2769,63068986,https://github.com/joshuagruenstein/veripong.git,2016-07-11 13:09:31+00:00,A pong implementation written in Verilog.,joshuagruenstein/veripong,Verilog,veripong,5,1,2016-08-12 18:53:27+00:00,0
2770,62876102,https://github.com/shohei/zybo-book.git,2016-07-08 09:14:45+00:00,,shohei/zybo-book,Verilog,zybo-book,1616,1,2022-06-10 01:33:39+00:00,0
2771,63093821,https://github.com/oakleyKatt/FPGA-ODE-Collision-Detection.git,2016-07-11 18:53:42+00:00,,oakleyKatt/FPGA-ODE-Collision-Detection,Verilog,FPGA-ODE-Collision-Detection,289583,1,2023-12-09 14:38:19+00:00,0
2772,67690657,https://github.com/GreenBard/FPGA-KC705-HDMI-AnalogDevices.git,2016-09-08 09:50:48+00:00,,GreenBard/FPGA-KC705-HDMI-AnalogDevices,Verilog,FPGA-KC705-HDMI-AnalogDevices,4497,1,2022-02-14 14:50:37+00:00,0
2773,68158580,https://github.com/ouabache/socgen_BFMs.git,2016-09-14 00:24:28+00:00,simulation bus function models,ouabache/socgen_BFMs,Verilog,socgen_BFMs,7,1,2022-06-12 16:11:26+00:00,0
2774,66340899,https://github.com/jerrylzy/CSM51A.git,2016-08-23 06:47:21+00:00,CS M51A: Logic Design of Digital Systems,jerrylzy/CSM51A,Verilog,CSM51A,1211,1,2019-05-22 01:04:59+00:00,0
2775,67704869,https://github.com/awmiller/tinyproc.git,2016-09-08 13:19:44+00:00,a verilog i2c master IP core,awmiller/tinyproc,Verilog,tinyproc,30,1,2021-01-08 15:47:25+00:00,4
2776,67971121,https://github.com/RohitBhatta/Verilog-PPC-Advanced.git,2016-09-12 03:07:19+00:00,Implement more instructions,RohitBhatta/Verilog-PPC-Advanced,Verilog,Verilog-PPC-Advanced,8,1,2020-08-28 08:12:57+00:00,0
2777,67039015,https://github.com/richlvnsn/tcnj_ic2.git,2016-08-31 13:17:39+00:00,,richlvnsn/tcnj_ic2,Verilog,tcnj_ic2,5887,1,2016-11-17 16:25:34+00:00,0
2778,67186041,https://github.com/sugar10w/fpga_work.git,2016-09-02 03:16:39+00:00,小学期 - FPGA小车代码,sugar10w/fpga_work,Verilog,fpga_work,15,1,2021-05-16 13:23:07+00:00,1
2779,67971061,https://github.com/RohitBhatta/Verilog-PPC-Realistic.git,2016-09-12 03:06:05+00:00,Work with more realistic memory in Verilog,RohitBhatta/Verilog-PPC-Realistic,Verilog,Verilog-PPC-Realistic,6,1,2020-08-28 08:12:59+00:00,0
2780,66218725,https://github.com/tfors/cookiecutter-fpga-max10-devkit-project.git,2016-08-21 20:15:12+00:00,Cookiecutter template to create a Max10 FPGA Dev Kit Project,tfors/cookiecutter-fpga-max10-devkit-project,Verilog,cookiecutter-fpga-max10-devkit-project,6,1,2019-12-26 04:36:57+00:00,0
2781,67088081,https://github.com/jcchen305/Verilog-Sorting-Machine.git,2016-09-01 01:45:41+00:00,,jcchen305/Verilog-Sorting-Machine,Verilog,Verilog-Sorting-Machine,4,1,2019-12-25 04:32:42+00:00,0
2782,68155129,https://github.com/malcolmwhat/signal_proc_hardware.git,2016-09-13 23:17:16+00:00,Lab work for Signal Processing Hardware course at McGill University.,malcolmwhat/signal_proc_hardware,Verilog,signal_proc_hardware,3635,1,2021-01-13 07:40:10+00:00,0
2783,64732163,https://github.com/guopan/CCDL_FPGA_ADQ214.git,2016-08-02 06:52:59+00:00,,guopan/CCDL_FPGA_ADQ214,Verilog,CCDL_FPGA_ADQ214,120,1,2024-04-24 02:20:42+00:00,2
2784,67358983,https://github.com/arpanvyas/SVM-Gaussian-Classification-FPGA.git,2016-09-04 17:32:17+00:00,SVM Gaussian Classifier of 30x30 greyscale image on Verilog,arpanvyas/SVM-Gaussian-Classification-FPGA,Verilog,SVM-Gaussian-Classification-FPGA,912,1,2024-09-06 01:48:38+00:00,0
2785,64684648,https://github.com/SanjayRai/KCU105_PR_AXIHW_ICAP_PCIe_small_PR.git,2016-08-01 16:47:47+00:00,,SanjayRai/KCU105_PR_AXIHW_ICAP_PCIe_small_PR,Verilog,KCU105_PR_AXIHW_ICAP_PCIe_small_PR,20890,1,2022-01-30 00:17:43+00:00,1
2786,67672904,https://github.com/ngsingh0816/DDR.git,2016-09-08 05:53:30+00:00,Dance Dance Revolution written for the FPGA (SystemVerilog and C++),ngsingh0816/DDR,Verilog,DDR,21985,1,2019-02-24 22:41:56+00:00,0
2787,63746157,https://github.com/adithyareddy1553/Verilog-to-generate-matlab-files.git,2016-07-20 03:10:45+00:00,,adithyareddy1553/Verilog-to-generate-matlab-files,Verilog,Verilog-to-generate-matlab-files,108,1,2016-07-21 22:24:41+00:00,0
2788,67354290,https://github.com/c4puter/bridge-hdl.git,2016-09-04 15:54:04+00:00,,c4puter/bridge-hdl,Verilog,bridge-hdl,123,1,2017-11-06 09:01:58+00:00,0
2789,67363497,https://github.com/inerplat/KAIST-SoC_RobotWar.git,2016-09-04 19:13:18+00:00,2016년 KAIST SoC Robot War - Taekwon Robot - ROBOTICS팀,inerplat/KAIST-SoC_RobotWar,Verilog,KAIST-SoC_RobotWar,26966,1,2017-07-05 06:51:36+00:00,0
2790,62976111,https://github.com/unoCamel/MIPSProcessor-AlteraFPGA.git,2016-07-10 01:20:46+00:00,"MIPS Processor design and implementation for an Altera (intel) Cyclone V board. Provide own config file for board. Synthesizes and currently outputs fibonacci numbers on the board, but can run any MIPS instructions.",unoCamel/MIPSProcessor-AlteraFPGA,Verilog,MIPSProcessor-AlteraFPGA,31,1,2017-10-15 20:55:17+00:00,1
2791,63297863,https://github.com/wwwaldo/258_Verilog.git,2016-07-14 03:09:28+00:00,Verilog project.,wwwaldo/258_Verilog,Verilog,258_Verilog,14,1,2024-07-03 11:01:22+00:00,0
2792,63128484,https://github.com/rahulkatta91/AWGN_Generator_Box_Muller_Method.git,2016-07-12 05:16:12+00:00,Matlab and RTL models of an AWGN generator based on the Box Muller Method.,rahulkatta91/AWGN_Generator_Box_Muller_Method,Verilog,AWGN_Generator_Box_Muller_Method,6061,1,2024-03-20 06:52:26+00:00,0
2793,62965248,https://github.com/CodyTinker/GBHDL.git,2016-07-09 19:14:51+00:00,,CodyTinker/GBHDL,Verilog,GBHDL,8786,1,2021-04-22 19:08:07+00:00,1
2794,65973059,https://github.com/sawansib/hdldct.git,2016-08-18 06:56:30+00:00,HDL code conversion ready DCT in matlab,sawansib/hdldct,Verilog,hdldct,21,1,2022-06-16 06:53:23+00:00,0
2795,67570753,https://github.com/jdvalera/CECS460_proj1.git,2016-09-07 04:03:33+00:00,,jdvalera/CECS460_proj1,Verilog,CECS460_proj1,15,1,2022-06-10 02:18:13+00:00,0
2796,68157207,https://github.com/hdlguy/kcu105_pcie_test.git,2016-09-13 23:57:59+00:00,testing some new features of the Ultrascale PCIe port.,hdlguy/kcu105_pcie_test,Verilog,kcu105_pcie_test,313,1,2021-05-12 20:49:39+00:00,1
2797,65974225,https://github.com/sawansib/shiftmul.git,2016-08-18 07:12:26+00:00,shift multiplier with HDL code ,sawansib/shiftmul,Verilog,shiftmul,38,1,2022-06-16 06:53:17+00:00,0
2798,64993171,https://github.com/icopavan/OFDM_RX_802_11.git,2016-08-05 06:09:26+00:00,,icopavan/OFDM_RX_802_11,Verilog,OFDM_RX_802_11,453,1,2017-12-15 02:34:23+00:00,3
2799,66325464,https://github.com/ghananigans/32bit-counter.git,2016-08-23 02:23:47+00:00,32bit synchronous counter,ghananigans/32bit-counter,Verilog,32bit-counter,30,1,2018-11-23 04:28:04+00:00,1
2800,63507965,https://github.com/Kubik42/WAM.git,2016-07-17 00:30:58+00:00,Whack-A-Mole like game built for a FPGA board,Kubik42/WAM,Verilog,WAM,146,1,2017-09-19 18:02:45+00:00,0
2801,63720566,https://github.com/dwelch67/picorv32_samples.git,2016-07-19 19:03:05+00:00,samples to play with Clifford Wolf's picorv32 riscv32i processor,dwelch67/picorv32_samples,Verilog,picorv32_samples,29,1,2023-05-21 13:11:40+00:00,0
2802,63106662,https://github.com/ralisi/fpgagebastel.git,2016-07-11 22:27:52+00:00,,ralisi/fpgagebastel,Verilog,fpgagebastel,211,1,2019-08-30 05:24:10+00:00,0
2803,65033291,https://github.com/eugenelet/SIFT.git,2016-08-05 16:28:48+00:00,,eugenelet/SIFT,Verilog,SIFT,12994,1,2023-12-10 15:23:48+00:00,1
2804,67347249,https://github.com/erkanCil/FPGA-Cyclone-IV.git,2016-09-04 13:46:25+00:00,FPGA-Cyclone-IV,erkanCil/FPGA-Cyclone-IV,Verilog,FPGA-Cyclone-IV,50,1,2016-09-04 17:07:35+00:00,0
2805,65849450,https://github.com/cr1901/gp4-tests.git,2016-08-16 19:57:28+00:00,A set of test Verilog sources for the GreenPAK 4 to exercise openfpga functionality.,cr1901/gp4-tests,Verilog,gp4-tests,1,1,2024-06-24 19:13:43+00:00,0
2806,62643052,https://github.com/maxujie/cpu-pipeline.git,2016-07-05 14:23:39+00:00,,maxujie/cpu-pipeline,Verilog,cpu-pipeline,54,1,2018-04-18 03:37:25+00:00,0
2807,63428229,https://github.com/RaviTharaka/riscv_fpga.git,2016-07-15 14:33:52+00:00,"An implementation of the basic RISC V architecture, specialized for Xilinx FPGAs in its first iteration.",RaviTharaka/riscv_fpga,Verilog,riscv_fpga,33305,1,2020-05-02 11:17:09+00:00,1
2808,63213764,https://github.com/chamlhy/XY-YX_Distance.git,2016-07-13 04:16:50+00:00,An router on NoC used XY-YX routing algorithm. This XY-YX routing algorithm is based on distance.,chamlhy/XY-YX_Distance,Verilog,XY-YX_Distance,5,1,2022-09-13 11:12:08+00:00,0
2809,62805860,https://github.com/pbzw/Superscalar.git,2016-07-07 12:41:25+00:00,,pbzw/Superscalar,Verilog,Superscalar,65,1,2018-04-29 03:12:34+00:00,1
2810,63735909,https://github.com/adithyareddy1553/verilog-codes.git,2016-07-20 00:05:14+00:00,,adithyareddy1553/verilog-codes,Verilog,verilog-codes,612,1,2016-07-21 22:29:02+00:00,0
2811,67434532,https://github.com/RTSYork/GPIOCP.git,2016-09-05 16:08:03+00:00,,RTSYork/GPIOCP,Verilog,GPIOCP,4011,1,2022-04-28 23:01:02+00:00,0
2812,66404857,https://github.com/osu-uwrt/maelstrom_firmware.git,2016-08-23 21:30:46+00:00,Everything electrical and non-hardware,osu-uwrt/maelstrom_firmware,Verilog,maelstrom_firmware,245957,1,2023-04-11 15:09:39+00:00,13
2813,67787859,https://github.com/C-L-G/video_addr_loop.git,2016-09-09 09:55:14+00:00,视频帧率变换,C-L-G/video_addr_loop,Verilog,video_addr_loop,4,1,2024-04-23 06:48:36+00:00,0
2814,68847497,https://github.com/ZipCPU/zipcpu.git,2016-09-21 18:45:32+00:00,"A small, light weight, RISC CPU soft core",ZipCPU/zipcpu,Verilog,zipcpu,268360,1296,2024-10-29 01:51:25+00:00,157
2815,68850972,https://github.com/ZipCPU/wb2axip.git,2016-09-21 19:32:30+00:00,Bus bridges and other odds and ends,ZipCPU/wb2axip,Verilog,wb2axip,9402,483,2024-10-25 15:32:07+00:00,101
2816,68826276,https://github.com/ZipCPU/wbuart32.git,2016-09-21 14:39:21+00:00,"A simple, basic, formally verified UART controller",ZipCPU/wbuart32,Verilog,wbuart32,1244,279,2024-10-23 18:42:00+00:00,48
2817,72154676,https://github.com/Xilinx/libsystemctlm-soc.git,2016-10-27 22:54:33+00:00,SystemC/TLM-2.0 Co-simulation framework,Xilinx/libsystemctlm-soc,Verilog,libsystemctlm-soc,4383,221,2024-10-29 07:07:48+00:00,68
2818,68862960,https://github.com/ZipCPU/sdspi.git,2016-09-21 22:30:37+00:00,"SD-Card controller, using either SPI, SDIO, or eMMC interfaces",ZipCPU/sdspi,Verilog,sdspi,11945,199,2024-10-28 06:03:41+00:00,33
2819,71533803,https://github.com/mtmd/FPGA_Based_CNN.git,2016-10-21 05:46:31+00:00,FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.,mtmd/FPGA_Based_CNN,Verilog,FPGA_Based_CNN,2230,172,2024-10-27 04:31:20+00:00,79
2820,71954891,https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step.git,2016-10-26 01:44:35+00:00,This is the main repository for all the examples for the book Practical UVM,Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step,Verilog,Practical-UVM-Step-By-Step,17954,168,2024-10-26 14:09:26+00:00,107
2821,69269176,https://github.com/ZipCPU/openarty.git,2016-09-26 16:21:53+00:00,An Open Source configuration of the Arty platform,ZipCPU/openarty,Verilog,openarty,14933,121,2024-10-13 12:51:05+00:00,24
2822,73007478,https://github.com/dawsonjon/FPGA-TX.git,2016-11-06 17:36:40+00:00,FPGA based transmitter,dawsonjon/FPGA-TX,Verilog,FPGA-TX,274832,90,2024-10-21 04:25:52+00:00,14
2823,73290709,https://github.com/thinkoco/c5soc_opencl.git,2016-11-09 14:23:54+00:00,"DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on.",thinkoco/c5soc_opencl,Verilog,c5soc_opencl,31955,90,2024-09-04 08:57:58+00:00,39
2824,68853966,https://github.com/ZipCPU/wbscope.git,2016-09-21 20:14:09+00:00,A wishbone controlled scope for FPGA's,ZipCPU/wbscope,Verilog,wbscope,776,72,2024-10-24 16:24:52+00:00,6
2825,72684284,https://github.com/alexforencich/xfcp.git,2016-11-02 21:48:32+00:00,Extensible FPGA control platform,alexforencich/xfcp,Verilog,xfcp,5092,53,2024-10-20 17:24:25+00:00,20
2826,74422120,https://github.com/jconenna/Yoshis-Nightmare.git,2016-11-22 01:32:50+00:00,FPGA Based Platformer Video Game,jconenna/Yoshis-Nightmare,Verilog,Yoshis-Nightmare,1531,41,2024-10-26 02:30:45+00:00,6
2827,73751597,https://github.com/pengyuzhang/HitchHike.git,2016-11-14 22:12:56+00:00,,pengyuzhang/HitchHike,Verilog,HitchHike,26536,39,2024-09-27 08:26:36+00:00,15
2828,69270434,https://github.com/ZipCPU/s6soc.git,2016-09-26 16:36:48+00:00,CMod-S6 SoC,ZipCPU/s6soc,Verilog,s6soc,2940,35,2024-01-03 04:35:25+00:00,5
2829,71541400,https://github.com/DexWen/LMS-Adaptive-filter.git,2016-10-21 07:35:17+00:00,LMS-Adaptive Filter implement using verilog and Matlab,DexWen/LMS-Adaptive-filter,Verilog,LMS-Adaptive-filter,1079,35,2024-09-07 11:46:17+00:00,13
2830,71850197,https://github.com/scale-lab/DRUM.git,2016-10-25 02:08:20+00:00,The Verilog source code for DRUM approximate multiplier. ,scale-lab/DRUM,Verilog,DRUM,85,27,2024-10-15 17:49:35+00:00,10
2831,71640655,https://github.com/FPGAwars/workshops.git,2016-10-22 13:25:25+00:00,:snowflake: :star2: Workshops with Icestudio and the IceZUM Alhambra board,FPGAwars/workshops,Verilog,workshops,184541,25,2024-03-11 16:58:01+00:00,13
2832,71076937,https://github.com/cvonk/FPGA_SPI.git,2016-10-16 21:02:01+00:00,Connecting FPGA and Arduino using SPI.,cvonk/FPGA_SPI,Verilog,FPGA_SPI,2646,24,2024-10-27 23:59:28+00:00,3
2833,68867379,https://github.com/ZipCPU/rtcclock.git,2016-09-21 23:55:55+00:00,A Real Time Clock core for FPGA's,ZipCPU/rtcclock,Verilog,rtcclock,425,22,2024-09-01 11:38:26+00:00,4
2834,71294817,https://github.com/ef-end-y/RiverRaidFPGA.git,2016-10-18 21:56:12+00:00,River Raid game on FPGA,ef-end-y/RiverRaidFPGA,Verilog,RiverRaidFPGA,129,22,2024-06-28 11:18:13+00:00,3
2835,68228459,https://github.com/kehribar/verilog-osx.git,2016-09-14 17:35:47+00:00,Barerbones OSX based Verilog simulation toolchain.,kehribar/verilog-osx,Verilog,verilog-osx,467,21,2023-01-18 22:24:51+00:00,13
2836,68858642,https://github.com/ZipCPU/wbfmtx.git,2016-09-21 21:23:07+00:00,A wishbone controlled FM transmitter hack,ZipCPU/wbfmtx,Verilog,wbfmtx,205,21,2024-08-29 02:14:30+00:00,2
2837,68411990,https://github.com/DiabloBlood/single-cycle-MIPS-CPU.git,2016-09-16 20:17:44+00:00,"Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.",DiabloBlood/single-cycle-MIPS-CPU,Verilog,single-cycle-MIPS-CPU,928,21,2024-10-28 08:01:00+00:00,5
2838,74437322,https://github.com/C-L-G/My_Opensource_AZPR_SOC.git,2016-11-22 05:23:13+00:00,根据最近看的一本书编写的对应RTL以及Testbench,C-L-G/My_Opensource_AZPR_SOC,Verilog,My_Opensource_AZPR_SOC,3924,19,2024-10-17 14:00:26+00:00,9
2839,69271612,https://github.com/ZipCPU/xulalx25soc.git,2016-09-26 16:51:49+00:00,A System on a Chip Implementation for the XuLA2-LX25 board,ZipCPU/xulalx25soc,Verilog,xulalx25soc,486,16,2024-06-18 12:00:27+00:00,3
2840,74586741,https://github.com/bunnie/netv2-fpga-hdcp-engine.git,2016-11-23 14:56:33+00:00,HDCP cipher engine for the NeTV2 FPGA,bunnie/netv2-fpga-hdcp-engine,Verilog,netv2-fpga-hdcp-engine,31,16,2024-09-05 01:40:33+00:00,2
2841,68859074,https://github.com/ZipCPU/wbpwmaudio.git,2016-09-21 21:29:57+00:00,A wishbone controlled PWM (audio) controller,ZipCPU/wbpwmaudio,Verilog,wbpwmaudio,144,15,2024-09-20 07:44:31+00:00,4
2842,72057297,https://github.com/gupta-utkarsh/alu-8bit.git,2016-10-27 00:50:00+00:00,Verilog Code for an 8-bit ALU,gupta-utkarsh/alu-8bit,Verilog,alu-8bit,48,14,2024-04-13 12:20:32+00:00,6
2843,69862777,https://github.com/brunaanog/Object-Tracking-and-Detection-on-FPGA-Board-Cyclone-II.git,2016-10-03 10:58:15+00:00,,brunaanog/Object-Tracking-and-Detection-on-FPGA-Board-Cyclone-II,Verilog,Object-Tracking-and-Detection-on-FPGA-Board-Cyclone-II,9583,14,2024-04-03 09:38:02+00:00,6
2844,71154834,https://github.com/jok40/dst40.git,2016-10-17 15:47:55+00:00,,jok40/dst40,Verilog,dst40,1297,13,2024-10-07 11:31:54+00:00,4
2845,69712870,https://github.com/irwinz321/fpga_nes.git,2016-10-01 01:28:10+00:00,Recreating an NES in verilog,irwinz321/fpga_nes,Verilog,fpga_nes,7958,13,2024-08-29 18:30:32+00:00,1
2846,74676373,https://github.com/xiedidan/ft232h-core.git,2016-11-24 13:36:54+00:00,,xiedidan/ft232h-core,Verilog,ft232h-core,75645,13,2023-07-22 05:09:37+00:00,13
2847,74196455,https://github.com/secworks/cmac.git,2016-11-19 08:24:13+00:00,Implementation of the CMAC keyed hash function using AES as block cipher.,secworks/cmac,Verilog,cmac,185,12,2023-03-10 12:28:45+00:00,5
2848,69901252,https://github.com/valptek/v586.git,2016-10-03 19:00:49+00:00,586 compatible soft core for FPGA in verilog with AXI4 interface ,valptek/v586,Verilog,v586,38276,11,2024-08-22 19:24:37+00:00,1
2849,71427304,https://github.com/laplaceyc/VLSI_Design-Implementation.git,2016-10-20 05:09:41+00:00,"This repo is ""NTHU VLSI System Design and Implementation"" course project.",laplaceyc/VLSI_Design-Implementation,Verilog,VLSI_Design-Implementation,22267,11,2024-07-27 16:35:33+00:00,3
2850,70409710,https://github.com/inkcenter/JPEG2000_serial.git,2016-10-09 14:48:51+00:00,JPEG2000 compression coder on Xilinx Virtex 5 FPGA,inkcenter/JPEG2000_serial,Verilog,JPEG2000_serial,468,10,2024-09-11 00:18:03+00:00,5
2851,69027399,https://github.com/masc-ucsc/cmpe220fall16.git,2016-09-23 13:30:23+00:00,Public repository of the UCSC CMPE220 class project,masc-ucsc/cmpe220fall16,Verilog,cmpe220fall16,17441,10,2022-06-02 01:06:43+00:00,1
2852,71676023,https://github.com/TMNTmaker/OV7670__ST7735-fpga.git,2016-10-23 01:56:42+00:00,,TMNTmaker/OV7670__ST7735-fpga,Verilog,OV7670__ST7735-fpga,17,10,2024-03-17 11:06:40+00:00,1
2853,73914326,https://github.com/mesarcik/MANDELBROT.git,2016-11-16 11:37:51+00:00,A Verilog based Fractal Set Generator for the Xilinx Artix 7,mesarcik/MANDELBROT,Verilog,MANDELBROT,30760,9,2023-12-08 09:00:35+00:00,3
2854,68854747,https://github.com/ZipCPU/wbicapetwo.git,2016-09-21 20:24:40+00:00,Wishbone to ICAPE interface conversion,ZipCPU/wbicapetwo,Verilog,wbicapetwo,181,8,2023-11-06 19:57:24+00:00,2
2855,71529453,https://github.com/rakeshgehalot/MAC_in_verilog.git,2016-10-21 04:21:04+00:00,Low Power Multiplier Accumulator  ,rakeshgehalot/MAC_in_verilog,Verilog,MAC_in_verilog,12,7,2023-09-05 17:03:22+00:00,1
2856,74550588,https://github.com/bunnie/netv2-fpga-chroma-key.git,2016-11-23 07:16:25+00:00,Chroma key IP block for NeTV2,bunnie/netv2-fpga-chroma-key,Verilog,netv2-fpga-chroma-key,17,7,2024-04-05 03:14:02+00:00,3
2857,71290800,https://github.com/jjviton/CursoLogica.git,2016-10-18 20:59:00+00:00,"conceptos básicos de lógica, conmutación, álgebra de boole...  Verilog // Simulación // FPGA",jjviton/CursoLogica,Verilog,CursoLogica,729,7,2017-12-14 13:26:13+00:00,1
2858,70142306,https://github.com/mitchgu/Nexys4FFTDemo.git,2016-10-06 09:59:23+00:00,A simple demo of an FFT project for the Nexys 4 FPGA,mitchgu/Nexys4FFTDemo,Verilog,Nexys4FFTDemo,416,7,2024-04-02 16:01:48+00:00,10
2859,72537771,https://github.com/15757170756/Electronic-Design-Competition.git,2016-11-01 13:17:09+00:00,2015年电子设计竞赛F题 数字频率计的相关程序与文档,15757170756/Electronic-Design-Competition,Verilog,Electronic-Design-Competition,21600,7,2024-10-16 06:55:38+00:00,1
2860,74588485,https://github.com/bunnie/netv2-fpga-dvi-encoder.git,2016-11-23 15:17:11+00:00,DVI encoder block for NeTV2 FPGA,bunnie/netv2-fpga-dvi-encoder,Verilog,netv2-fpga-dvi-encoder,24,6,2024-04-05 03:15:14+00:00,2
2861,74356658,https://github.com/nikkatsa7/vga_zedboard.git,2016-11-21 11:25:37+00:00,simple vga module,nikkatsa7/vga_zedboard,Verilog,vga_zedboard,2,6,2022-04-21 00:15:00+00:00,0
2862,70239487,https://github.com/charmichokshi/verilog_code_inverse_matrix.git,2016-10-07 11:11:40+00:00,5x5 matrix inversion using Gauss-Jordan Elimination method in verilog HDL language.,charmichokshi/verilog_code_inverse_matrix,Verilog,verilog_code_inverse_matrix,304,6,2024-09-24 11:53:24+00:00,3
2863,69083235,https://github.com/ssrb/minimig.git,2016-09-24 05:52:30+00:00," Verilog, C and Assembly sources for Dennis van Weeren's Mini Amiga including Jakub's improved core (2008_08_04)",ssrb/minimig,Verilog,minimig,10292,6,2024-01-08 20:21:57+00:00,3
2864,70407601,https://github.com/IzyaSoft/EasyHDLLib.git,2016-10-09 14:14:58+00:00,A coocbook of HDL (primarily Verilog) modules,IzyaSoft/EasyHDLLib,Verilog,EasyHDLLib,323,6,2023-04-12 06:08:51+00:00,0
2865,68890112,https://github.com/Elicon-IL/EDA-Tools.git,2016-09-22 06:06:55+00:00,Verilog Gate-Level Studio,Elicon-IL/EDA-Tools,Verilog,EDA-Tools,1246,5,2018-03-06 11:02:42+00:00,1
2866,74600803,https://github.com/sharmaprakhar/GP_DRAM_Hardware_accelerator.git,2016-11-23 17:48:17+00:00,plug and play verilog FSMs for and array of algorithms,sharmaprakhar/GP_DRAM_Hardware_accelerator,Verilog,GP_DRAM_Hardware_accelerator,37,5,2024-10-22 01:11:05+00:00,2
2867,70879932,https://github.com/hgrosz/vscale_dom.git,2016-10-14 06:18:21+00:00,DOM protected Variant of the V-Scale core (https://github.com/ucb-bar/vscale/),hgrosz/vscale_dom,Verilog,vscale_dom,21,5,2023-09-15 11:45:41+00:00,2
2868,70887445,https://github.com/DexWen/OFDM.git,2016-10-14 07:56:20+00:00,Verilog implement of OFDM-Core code.,DexWen/OFDM,Verilog,OFDM,3,5,2022-05-02 07:22:28+00:00,3
2869,74551189,https://github.com/bunnie/netv2-fpga-reg-expander.git,2016-11-23 07:24:48+00:00,,bunnie/netv2-fpga-reg-expander,Verilog,netv2-fpga-reg-expander,16,5,2024-04-05 03:15:28+00:00,2
2870,69724172,https://github.com/24-hours/sdc.git,2016-10-01 06:53:41+00:00,FPGA implementation of Convolutional Neural Networks to predict steering angles of self driving cars.,24-hours/sdc,Verilog,sdc,22447,5,2018-03-31 12:08:07+00:00,4
2871,70310774,https://github.com/GSejas/Dise-o-ASIC-FPGA-FPU.git,2016-10-08 06:54:04+00:00,,GSejas/Dise-o-ASIC-FPGA-FPU,Verilog,Dise-o-ASIC-FPGA-FPU,1235742,5,2023-05-30 19:19:59+00:00,3
2872,73008270,https://github.com/CatherineH/de0-nano-raspi-communication-demo.git,2016-11-06 17:51:18+00:00,Sample code for communicating between a raspberry pi and de0 nano at high speed over the gpio pins,CatherineH/de0-nano-raspi-communication-demo,Verilog,de0-nano-raspi-communication-demo,45,5,2023-06-13 05:50:17+00:00,4
2873,70237670,https://github.com/neel112358/Linear-Algebra-Project.git,2016-10-07 10:40:36+00:00,Inverse of a Matrix in Verilog to implement in FPGA,neel112358/Linear-Algebra-Project,Verilog,Linear-Algebra-Project,467,4,2023-10-11 15:43:42+00:00,0
2874,71752903,https://github.com/laplaceyc/Hardware-Design-Lab.git,2016-10-24 04:52:01+00:00,"This repo is ""NTHU Hardware Design & Lab"" course project.",laplaceyc/Hardware-Design-Lab,Verilog,Hardware-Design-Lab,1657,4,2022-10-19 15:53:32+00:00,5
2875,70858339,https://github.com/firephyz/LispMachine.git,2016-10-14 00:12:10+00:00,,firephyz/LispMachine,Verilog,LispMachine,21480,4,2024-06-16 19:15:10+00:00,0
2876,71885609,https://github.com/sinkswim/DLX-Pro.git,2016-10-25 10:25:08+00:00,This project consist in the design and implementation of an advanced DLX processor.,sinkswim/DLX-Pro,Verilog,DLX-Pro,7665,4,2024-02-04 23:17:02+00:00,1
2877,72029437,https://github.com/jackbradach/sstv_coverage.git,2016-10-26 17:52:53+00:00,Example of producing Verilog coverage data using Icarus Verilog and Covered + Open Verification Library.,jackbradach/sstv_coverage,Verilog,sstv_coverage,20,4,2023-04-28 15:38:41+00:00,0
2878,73586244,https://github.com/manojngb/CNN_Accelerator.git,2016-11-13 00:14:32+00:00,Processing Element,manojngb/CNN_Accelerator,Verilog,CNN_Accelerator,3,4,2023-07-14 07:38:02+00:00,2
2879,73769198,https://github.com/darwintr/Snake.git,2016-11-15 02:43:23+00:00,Verilog implementation of Snake,darwintr/Snake,Verilog,Snake,12442,4,2022-02-07 14:14:33+00:00,0
2880,71057647,https://github.com/sususweet/74LSXX_LIB.git,2016-10-16 15:03:19+00:00,,sususweet/74LSXX_LIB,Verilog,74LSXX_LIB,28,4,2024-05-10 10:53:37+00:00,0
2881,74047622,https://github.com/Paraoia/CS-Cache.git,2016-11-17 16:50:17+00:00,Design a cache by using Verilog,Paraoia/CS-Cache,Verilog,CS-Cache,1331,4,2024-09-05 13:50:12+00:00,0
2882,70362439,https://github.com/robotmlg/cpu.git,2016-10-08 23:12:10+00:00,Bits and pieces of an x86 cpu written in Verilog,robotmlg/cpu,Verilog,cpu,386,3,2022-03-21 13:51:29+00:00,1
2883,69764883,https://github.com/descampsa/open-avr.git,2016-10-01 21:29:21+00:00,,descampsa/open-avr,Verilog,open-avr,33,3,2023-11-02 08:50:13+00:00,0
2884,69759072,https://github.com/raash1d/bcd-adder.git,2016-10-01 19:31:59+00:00,An 8-bit Binary-Coded-Decimal (BCD) adder was implemented and tested using Verilog HDL.,raash1d/bcd-adder,Verilog,bcd-adder,846,3,2024-08-29 16:49:57+00:00,0
2885,73535457,https://github.com/resolutedreamer/verilogADCcorrection.git,2016-11-12 06:21:21+00:00,A Verilog design for an ADC Non-linearity Correction Engine,resolutedreamer/verilogADCcorrection,Verilog,verilogADCcorrection,4601,3,2021-10-15 07:59:22+00:00,1
2886,68943309,https://github.com/comododragon/ahbl2avlmm.git,2016-09-22 17:03:25+00:00,AHB-Lite to Avalon Memory-Mapped Bridge,comododragon/ahbl2avlmm,Verilog,ahbl2avlmm,3,3,2022-08-21 11:39:59+00:00,1
2887,74833873,https://github.com/songqun/CPU-verilog.git,2016-11-26 15:30:57+00:00,single cycle cpu and pipeline cpu dealing with basic hazard,songqun/CPU-verilog,Verilog,CPU-verilog,13,3,2020-10-14 17:37:38+00:00,0
2888,69739043,https://github.com/KuanYuChang/STAR-FORCE-FPGA-Single-Player.git,2016-10-01 13:01:54+00:00,Game design using verilog,KuanYuChang/STAR-FORCE-FPGA-Single-Player,Verilog,STAR-FORCE-FPGA-Single-Player,153,3,2023-01-28 12:49:55+00:00,0
2889,70102709,https://github.com/henesy/CPRE281.git,2016-10-05 21:58:36+00:00,A compilation of assignments/projects for Iowa State University's CprE 281 course with Dr. Stoytchev,henesy/CPRE281,Verilog,CPRE281,50714,3,2024-10-28 22:47:09+00:00,3
2890,72401131,https://github.com/AndyTertzakian/FPGA-RC4-Cracker.git,2016-10-31 04:38:51+00:00,,AndyTertzakian/FPGA-RC4-Cracker,Verilog,FPGA-RC4-Cracker,283,3,2021-05-02 18:28:28+00:00,0
2891,71272987,https://github.com/yimingf/ve370.git,2016-10-18 17:21:23+00:00,course project for ji ve370 fa14 (Introduction to Computer Organization).,yimingf/ve370,Verilog,ve370,168,3,2024-10-23 08:12:08+00:00,0
2892,72042033,https://github.com/abit2/Computer-Organisation-Architecture-Verilog-Code.git,2016-10-26 20:33:22+00:00,Codes of verilog of assignments in IIT Kharagpur,abit2/Computer-Organisation-Architecture-Verilog-Code,Verilog,Computer-Organisation-Architecture-Verilog-Code,614,3,2019-04-23 06:18:02+00:00,1
2893,68629819,https://github.com/sxr4316/2.0.SingleResourceMCAC.git,2016-09-19 17:34:09+00:00,"Verilog Implementation of a 32 Channel ADPCM Encoder Decoder, which uses a AMBER Core to run a firmware and a dedicated Co-processor to perform fixed-point floating arithmetic to perform the Encoding the Pulse Code Modulated Data stream into Adaptive Differential Pulse Code Modulated data form, which requires lesser bandwidth compared to the original PCM coded data",sxr4316/2.0.SingleResourceMCAC,Verilog,2.0.SingleResourceMCAC,62316,3,2024-09-24 09:45:55+00:00,1
2894,70950223,https://github.com/shreyaanagpal/EE577b-DDR3.git,2016-10-14 22:01:05+00:00,,shreyaanagpal/EE577b-DDR3,Verilog,EE577b-DDR3,14684,2,2020-07-19 23:55:15+00:00,0
2895,72241823,https://github.com/AloriumTechnology/XLR8Servo_vhdl.git,2016-10-28 21:02:05+00:00,This is a combination of VHDL and Verilog to build a servo that doesn't require the Arduino processor to handle and therefore faster.,AloriumTechnology/XLR8Servo_vhdl,Verilog,XLR8Servo_vhdl,23,2,2022-04-14 22:06:25+00:00,1
2896,74502013,https://github.com/Ryuuba/mARC.git,2016-11-22 18:31:15+00:00,"The mARC processor (mini ARC, pronounced as marcee) is a 16-bit RISC processor implementing the ISA of the ARC processor. It is used in UEA 1121025 (Computer Architecture) to explain the microarchitecture of a very simple general-purpose microprocessor. It is written in Verilog.",Ryuuba/mARC,Verilog,mARC,1206,2,2020-11-12 04:13:02+00:00,0
2897,74280137,https://github.com/walsvid/Single_Cycle_CPU.git,2016-11-20 14:35:22+00:00,Single Cycle MIPS CPU using Verilog HDL.,walsvid/Single_Cycle_CPU,Verilog,Single_Cycle_CPU,33,2,2024-07-03 21:25:07+00:00,0
2898,73066088,https://github.com/tudoma/FIR_Filter.git,2016-11-07 10:11:54+00:00,Implementing FIR filter via Matlab HDL Coder,tudoma/FIR_Filter,Verilog,FIR_Filter,1337,2,2024-02-03 12:49:16+00:00,0
2899,74275910,https://github.com/kmd178/Digital_Systems_lab3_VGA.git,2016-11-20 13:29:59+00:00,"Implementation of a Video Graphics Array Controller/Driver. The goal is to successfully drive a typical monitor and display an image in it. For the purpose of continues representation through the VGA port, part of the internal RAM of the FPGA unit used will be assigned as Video RAM (VRAM) of the driver. The suggested sample image for the testing of the aforementioned driver is the typical red, blue, green,black horizontal stripes separated repeatedly by white stripes. The black stripes part is also repeatedly vertically overlapped by a red,green,blue vertical stripe.",kmd178/Digital_Systems_lab3_VGA,Verilog,Digital_Systems_lab3_VGA,1593,2,2024-04-18 10:11:11+00:00,0
2900,72384469,https://github.com/DbCrWk/ece350-testbenches.git,2016-10-31 00:31:32+00:00,These are some test benches for ECE 350 at Duke University.,DbCrWk/ece350-testbenches,Verilog,ece350-testbenches,6,2,2023-05-19 01:08:27+00:00,1
2901,73108970,https://github.com/LouiseSiah/ADC_verilog.git,2016-11-07 18:36:37+00:00,Audio Codec,LouiseSiah/ADC_verilog,Verilog,ADC_verilog,3357,2,2019-02-08 01:16:17+00:00,0
2902,69465196,https://github.com/PACO-CPU/rocket-soc.git,2016-09-28 13:19:21+00:00,,PACO-CPU/rocket-soc,Verilog,rocket-soc,5634,2,2019-01-15 10:10:58+00:00,3
2903,74610895,https://github.com/0xCC00FFEE/SDES-FPGA.git,2016-11-23 20:18:24+00:00,Simplified Data Encryption Standard Encryption algorithm implemented on FPGA using Verilog Language.,0xCC00FFEE/SDES-FPGA,Verilog,SDES-FPGA,3,2,2022-05-27 12:13:52+00:00,1
2904,69434044,https://github.com/fusesoc/cdc_utils.git,2016-09-28 06:43:46+00:00,Verilog CDC implementations,fusesoc/cdc_utils,Verilog,cdc_utils,3,2,2024-09-18 08:41:46+00:00,0
2905,70800171,https://github.com/ISKU/Digital-Hardware-Design.git,2016-10-13 11:34:57+00:00,Digital Hardware Design,ISKU/Digital-Hardware-Design,Verilog,Digital-Hardware-Design,46,2,2020-04-10 06:19:01+00:00,1
2906,70916856,https://github.com/baochuquan/simple-carbon-nanotube-computer-system.git,2016-10-14 14:17:28+00:00,针对一款8位碳纳米管CPU设计并实现的软硬件计算机系统,baochuquan/simple-carbon-nanotube-computer-system,Verilog,simple-carbon-nanotube-computer-system,10348,2,2023-03-05 05:35:09+00:00,2
2907,71458801,https://github.com/shawn-msft/zynqRelated.git,2016-10-20 12:02:46+00:00,,shawn-msft/zynqRelated,Verilog,zynqRelated,10,2,2019-01-10 18:43:03+00:00,2
2908,68470835,https://github.com/AnthonyVDeCaria/ECE496-FPGA_BlueTooth_App.git,2016-09-17 18:30:06+00:00,,AnthonyVDeCaria/ECE496-FPGA_BlueTooth_App,Verilog,ECE496-FPGA_BlueTooth_App,26007,2,2023-05-01 03:58:42+00:00,2
2909,71234569,https://github.com/DexWen/Interleaver.git,2016-10-18 09:59:53+00:00,Find in the Internet. Classic cods.,DexWen/Interleaver,Verilog,Interleaver,8,2,2019-09-18 12:34:36+00:00,1
2910,69783523,https://github.com/G4GUO/CQTVVerilogDemo.git,2016-10-02 06:53:31+00:00,,G4GUO/CQTVVerilogDemo,Verilog,CQTVVerilogDemo,2,2,2022-03-14 20:13:15+00:00,0
2911,69786103,https://github.com/G4GUO/DATVExpressRaw16.git,2016-10-02 08:08:59+00:00,FPGA code for S2 mode in DATV-Express,G4GUO/DATVExpressRaw16,Verilog,DATVExpressRaw16,135,2,2022-03-14 20:12:19+00:00,0
2912,71971923,https://github.com/jackzhang1992/CPU.git,2016-10-26 06:11:02+00:00,,jackzhang1992/CPU,Verilog,CPU,34552,2,2019-08-29 20:47:42+00:00,1
2913,68615622,https://github.com/tsxxjq/VLIWFPProcessor.git,2016-09-19 14:48:35+00:00,,tsxxjq/VLIWFPProcessor,Verilog,VLIWFPProcessor,257,2,2019-06-19 10:54:38+00:00,1
2914,69208608,https://github.com/kiwih/brainfuck-core.git,2016-09-26 03:14:48+00:00,Synthesizable verilog implementation of a microprocessor core using Brainfuck as its ISA,kiwih/brainfuck-core,Verilog,brainfuck-core,331,2,2023-09-21 07:56:56+00:00,0
2915,72451353,https://github.com/UMCUGenetics/Dx_tracks.git,2016-10-31 15:42:30+00:00,,UMCUGenetics/Dx_tracks,Verilog,Dx_tracks,2884,2,2024-10-04 11:21:49+00:00,0
2916,69766238,https://github.com/v1X3Q0/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman.git,2016-10-01 22:01:50+00:00,Using radar to develop a ranged metal detector.,v1X3Q0/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman,Verilog,SAR-Imager_FSU-FAMU-COE_Northrop-Grumman,35282,2,2024-04-30 16:12:01+00:00,1
2917,73179946,https://github.com/donglee-ECE/vga.git,2016-11-08 11:33:36+00:00,vga接口的fpga实现,donglee-ECE/vga,Verilog,vga,3,2,2024-05-29 07:50:39+00:00,0
2918,70201904,https://github.com/CarlRaymond/ice40.git,2016-10-06 23:50:34+00:00,"Experimental projects in Verilog for the Lattice ICE40, using the IceStorm tools",CarlRaymond/ice40,Verilog,ice40,13,2,2019-04-04 12:39:03+00:00,0
2919,73507796,https://github.com/conorpp/altera-openadc.git,2016-11-11 20:06:41+00:00,OpenADC support for Altera Cyclone V,conorpp/altera-openadc,Verilog,altera-openadc,4,2,2018-12-10 03:19:30+00:00,0
2920,73579858,https://github.com/clkwrkunvrs/FPGA.git,2016-11-12 21:36:40+00:00,"This is a combination of verilog and vhdl files from self-taught projects made during my time working in a cyber research lab in Auburn and also projects from coursework in Digital System Design ELEC 4200. The projects were made using an Embedded Micro mojo FPGA, a Zynq 7 zedboard, or a Digitlent Nexys 4 development board.",clkwrkunvrs/FPGA,Verilog,FPGA,22937,2,2024-02-11 04:59:33+00:00,0
2921,72313533,https://github.com/jprltsnz/sd-host.git,2016-10-29 22:52:02+00:00,Verilog SD Host implementation,jprltsnz/sd-host,Verilog,sd-host,866,2,2024-03-31 04:57:54+00:00,1
2922,73788002,https://github.com/secworks/bigmath.git,2016-11-15 07:30:42+00:00,"Project for testing and developing HW-implementations of integer operations. mult, mod, add, div etc.",secworks/bigmath,Verilog,bigmath,7,2,2022-01-29 23:28:29+00:00,1
2923,69019298,https://github.com/yanagiragi/MIPS-CPU-Pipeline-5-.git,2016-09-23 11:36:04+00:00,Simple MIPS CPU Architecture with basic instruction set implemented with verilog,yanagiragi/MIPS-CPU-Pipeline-5-,Verilog,MIPS-CPU-Pipeline-5-,7,2,2018-03-17 09:12:52+00:00,0
2924,71529752,https://github.com/rakeshgehalot/AddMul_in_verilog.git,2016-10-21 04:27:06+00:00,Adder and Multipliers ,rakeshgehalot/AddMul_in_verilog,Verilog,AddMul_in_verilog,8,2,2017-03-23 18:28:21+00:00,0
2925,70529267,https://github.com/benjnkns/PhotonCounting.git,2016-10-10 21:13:11+00:00,Single Photon Counting code for FPGA (Altera Cyclone II),benjnkns/PhotonCounting,Verilog,PhotonCounting,2929,2,2023-10-11 02:45:23+00:00,0
2926,71464162,https://github.com/ogvalt/melexis_internship_usart_design_and_verification.git,2016-10-20 13:08:12+00:00,This is the USART verification project,ogvalt/melexis_internship_usart_design_and_verification,Verilog,melexis_internship_usart_design_and_verification,33,2,2023-05-08 12:23:22+00:00,1
2927,74224546,https://github.com/NRISC/NRISC.git,2016-11-19 17:40:23+00:00,"NRISC, a uRISC core",NRISC/NRISC,Verilog,NRISC,1262,2,2018-02-28 13:30:34+00:00,3
2928,68311202,https://github.com/EdieS/IRIGB.git,2016-09-15 16:27:05+00:00,,EdieS/IRIGB,Verilog,IRIGB,18,2,2020-12-01 09:16:08+00:00,0
2929,73443092,https://github.com/KevinTheGuo/Vegetable-Viking.git,2016-11-11 03:36:13+00:00,"A revolutionary new version of the classic mobile Fruit Ninja game, now on the Alteria DE2-115! Slice veggies with Veggie-Bane, the ancient sword of fabled legend, save the world, and become the next Veggie Viking, today!",KevinTheGuo/Vegetable-Viking,Verilog,Vegetable-Viking,13141,2,2019-04-22 23:37:37+00:00,0
2930,70462197,https://github.com/fu908301/VHDL.git,2016-10-10 07:20:13+00:00,,fu908301/VHDL,Verilog,VHDL,7761,2,2023-03-05 05:03:27+00:00,1
2931,74151516,https://github.com/patrickecomp/CLEFIA.git,2016-11-18 17:22:43+00:00,Architecture in verilog from cryptography algorithm CLEFIA.,patrickecomp/CLEFIA,Verilog,CLEFIA,82,2,2023-04-20 16:20:17+00:00,0
2932,74183774,https://github.com/adisrini/fpga-logo.git,2016-11-19 03:11:12+00:00,An IDE for the LOGO programming language with an FPGA implementation.,adisrini/fpga-logo,Verilog,fpga-logo,151854,2,2019-07-11 09:36:57+00:00,3
2933,70548835,https://github.com/fire-sand/RSA-Verilog.git,2016-10-11 02:40:38+00:00,,fire-sand/RSA-Verilog,Verilog,RSA-Verilog,96,2,2022-03-08 12:58:35+00:00,1
2934,71807718,https://github.com/set-soft/apio-debian.git,2016-10-24 16:17:22+00:00,Debian scripts to create .deb files containing APIO,set-soft/apio-debian,Verilog,apio-debian,33,2,2020-10-05 20:24:15+00:00,0
2935,73671379,https://github.com/bt8023cpt/ep2c8q208c8n.vending-machine.git,2016-11-14 05:53:18+00:00,大四上学期电子工艺课程设计：自助投币系统模型,bt8023cpt/ep2c8q208c8n.vending-machine,Verilog,ep2c8q208c8n.vending-machine,6,2,2023-06-25 07:53:47+00:00,0
2936,73313308,https://github.com/sparida/ECE-337-Edge-Detection-on-FPGA.git,2016-11-09 19:10:27+00:00,,sparida/ECE-337-Edge-Detection-on-FPGA,Verilog,ECE-337-Edge-Detection-on-FPGA,15028,2,2021-06-22 05:47:11+00:00,0
2937,68467628,https://github.com/Chun-Feng/Block_RAM_Module_FPGAs.git,2016-09-17 17:36:08+00:00,Block RAMs (BRAMs) provide two types: two ports or dual-ports mode on FPGAs.,Chun-Feng/Block_RAM_Module_FPGAs,Verilog,Block_RAM_Module_FPGAs,27,2,2023-05-16 06:58:07+00:00,0
2938,72874634,https://github.com/bhagyasr/MD5-Cracker.git,2016-11-04 18:26:06+00:00,"Verilog HDL Project which has MD5 Algorithm (128 bit Hash value),Computation and Cracker",bhagyasr/MD5-Cracker,Verilog,MD5-Cracker,319,2,2022-10-13 15:01:01+00:00,1
2939,73671243,https://github.com/bt8023cpt/ep2c8q208c8n.electronic-watch.git,2016-11-14 05:51:19+00:00,大三上学期FPGA课程设计：电子表,bt8023cpt/ep2c8q208c8n.electronic-watch,Verilog,ep2c8q208c8n.electronic-watch,405,2,2023-06-22 05:14:43+00:00,0
2940,71873284,https://github.com/patiltanmay/VLIW.git,2016-10-25 07:58:13+00:00,,patiltanmay/VLIW,Verilog,VLIW,1165,2,2019-06-19 11:07:37+00:00,0
2941,72359533,https://github.com/ItsSaravananRajendran/TimeDivisionMultiplexing.git,2016-10-30 16:02:12+00:00,A small tdm application where one of 4 user gets 1 clock cycle to transmit their data in a ring fashion,ItsSaravananRajendran/TimeDivisionMultiplexing,Verilog,TimeDivisionMultiplexing,2,2,2024-03-11 09:40:16+00:00,0
2942,68463319,https://github.com/Chun-Feng/LVT_Writes_Method.git,2016-09-17 16:18:00+00:00,"Live Value Table (LVT-based) techniques is increasing write ports method, and using table to track the latest address data.",Chun-Feng/LVT_Writes_Method,Verilog,LVT_Writes_Method,53,2,2024-04-13 13:45:29+00:00,0
2943,70234856,https://github.com/AtivJoshi/matrix-inversion-verilog.git,2016-10-07 09:54:02+00:00,Behavioral implementation for inverting a 5X5 matrix,AtivJoshi/matrix-inversion-verilog,Verilog,matrix-inversion-verilog,100,2,2023-07-21 08:56:57+00:00,2
2944,69293022,https://github.com/clementcole/Reverse_Compile_To_VHDL.git,2016-09-26 21:09:33+00:00,A reverse compiler project to turn c++ code into vhdl and data flow graphs.,clementcole/Reverse_Compile_To_VHDL,Verilog,Reverse_Compile_To_VHDL,5635,2,2023-09-07 05:40:23+00:00,0
2945,73188227,https://github.com/juanjosedq/SDHost.git,2016-11-08 13:25:05+00:00,,juanjosedq/SDHost,Verilog,SDHost,5583,2,2023-09-08 17:16:53+00:00,0
2946,74560741,https://github.com/BookGin/ntucafall2016.git,2016-11-23 09:22:52+00:00,NTU Computer Architecture 2016 Fall Project,BookGin/ntucafall2016,Verilog,ntucafall2016,95,2,2019-06-23 16:39:03+00:00,1
2947,74646121,https://github.com/ptracton/vscale_soc.git,2016-11-24 06:55:27+00:00,VScale RiscV System On Chip,ptracton/vscale_soc,Verilog,vscale_soc,2120,2,2020-12-20 05:40:37+00:00,2
2948,73987455,https://github.com/mwyzhao/SomeZelda.git,2016-11-17 03:40:43+00:00,Parts of The Legend of Zelda (1986) in hardware for the Altera DE1-SOC,mwyzhao/SomeZelda,Verilog,SomeZelda,4604,2,2024-05-28 06:54:09+00:00,1
2949,73269199,https://github.com/huihui-v/Single_cycled_CPU.git,2016-11-09 09:27:07+00:00,中山大学 数据科学与计算机学院 计算机科学 计算机组成原理 实验二,huihui-v/Single_cycled_CPU,Verilog,Single_cycled_CPU,6,2,2024-10-24 10:11:07+00:00,1
2950,70394484,https://github.com/maqingnian/Serial_inverter_CPLD.git,2016-10-09 10:00:40+00:00,主控制器SCBV3.0在串联逆变模式下CPLD的程序,maqingnian/Serial_inverter_CPLD,Verilog,Serial_inverter_CPLD,6,1,2022-08-02 00:38:11+00:00,0
2951,70144639,https://github.com/vipinkmenon/MEC_8085.git,2016-10-06 10:39:08+00:00,,vipinkmenon/MEC_8085,Verilog,MEC_8085,13,1,2018-12-21 23:30:02+00:00,0
2952,70248078,https://github.com/15pratik/MatrixInverse.git,2016-10-07 13:16:39+00:00,Inverse of a 5*5 matrix in verilog,15pratik/MatrixInverse,Verilog,MatrixInverse,445,1,2020-07-02 04:14:26+00:00,1
2953,71007671,https://github.com/jeffthardy/vivado_ip.git,2016-10-15 19:04:48+00:00,,jeffthardy/vivado_ip,Verilog,vivado_ip,53,1,2018-12-21 23:38:53+00:00,0
2954,71530551,https://github.com/rakeshgehalot/AudioPlayer_on_FPGA.git,2016-10-21 04:44:11+00:00,Make Audio Player on Virtex 5 FPGA,rakeshgehalot/AudioPlayer_on_FPGA,Verilog,AudioPlayer_on_FPGA,43,1,2021-04-17 05:48:56+00:00,0
2955,70126525,https://github.com/Alfons0329/DLAB_Fall_2016.git,2016-10-06 05:49:52+00:00,Digital Circuit Lab homework Prof. TerngYin Hsu @ CS.NCTU Taiwan,Alfons0329/DLAB_Fall_2016,Verilog,DLAB_Fall_2016,47,1,2020-03-01 13:46:41+00:00,0
2956,74589326,https://github.com/hgiefers/zcsl.git,2016-11-23 15:27:08+00:00,zcsl FFT Demo,hgiefers/zcsl,Verilog,zcsl,140,1,2018-02-17 17:47:47+00:00,2
2957,73213057,https://github.com/SamKLowe/test-repo.git,2016-11-08 18:04:25+00:00,,SamKLowe/test-repo,Verilog,test-repo,5131,1,2021-05-15 23:05:17+00:00,0
2958,69068066,https://github.com/Elphel/x359.git,2016-09-23 23:43:27+00:00,mirror of https://git.elphel.com/Elphel/x359,Elphel/x359,Verilog,x359,292,1,2019-02-08 23:53:38+00:00,3
2959,69780364,https://github.com/LBerrospe/Verilog.git,2016-10-02 05:16:25+00:00,,LBerrospe/Verilog,Verilog,Verilog,5075,1,2019-03-11 18:17:30+00:00,0
2960,70266573,https://github.com/anushreerankawat/Matrix_Inverse.git,2016-10-07 17:03:53+00:00,This verilog code takes a 5x5 matrix as an input and generates it's inverse,anushreerankawat/Matrix_Inverse,Verilog,Matrix_Inverse,12,1,2022-05-05 02:52:41+00:00,0
2961,74594061,https://github.com/yen-shi/2016-fall-CA-projects.git,2016-11-23 16:21:09+00:00,Computer Architecture course projects teamwork,yen-shi/2016-fall-CA-projects,Verilog,2016-fall-CA-projects,2259,1,2019-03-23 21:42:39+00:00,0
2962,70470306,https://github.com/ogvalt/hardware_design_course_mips_core.git,2016-10-10 08:58:43+00:00,MIPS core describe on Verilog with some test provided,ogvalt/hardware_design_course_mips_core,Verilog,hardware_design_course_mips_core,68,1,2023-05-08 12:27:09+00:00,0
2963,71201693,https://github.com/xupsh/Projects-in-Video.git,2016-10-18 02:37:48+00:00,,xupsh/Projects-in-Video,Verilog,Projects-in-Video,421,1,2018-11-02 21:48:56+00:00,0
2964,73048451,https://github.com/alangarf/dlg2456_spi.git,2016-11-07 06:24:48+00:00,VHDL design for an XC9536 to provide a SPI interface to an 8bit DLG2456 LED display,alangarf/dlg2456_spi,Verilog,dlg2456_spi,3,1,2024-03-06 23:44:14+00:00,0
2965,68882966,https://github.com/mohannad-abwah/intel8080.git,2016-09-22 03:57:26+00:00,An open source implementation of the intel8080 CPU.,mohannad-abwah/intel8080,Verilog,intel8080,7,1,2019-04-22 09:14:24+00:00,0
2966,73924313,https://github.com/jeasinema/HKRMIPS.git,2016-11-16 13:48:03+00:00,An implementation of MIPS32 Release2,jeasinema/HKRMIPS,Verilog,HKRMIPS,5664,1,2017-11-18 02:24:06+00:00,0
2967,70864383,https://github.com/huchenlei/ECE241.git,2016-10-14 01:55:10+00:00,University of Toronto ECE241 Digital Systems,huchenlei/ECE241,Verilog,ECE241,5206,1,2024-06-14 11:44:58+00:00,1
2968,69571253,https://github.com/SiLab-Bonn/DHPTMT.git,2016-09-29 13:41:24+00:00,DHPT Mass Testing Environment,SiLab-Bonn/DHPTMT,Verilog,DHPTMT,210,1,2020-03-27 12:57:59+00:00,0
2969,70234221,https://github.com/Krutarth007/Linear_Algebra_inverse_matrix.git,2016-10-07 09:44:35+00:00,,Krutarth007/Linear_Algebra_inverse_matrix,Verilog,Linear_Algebra_inverse_matrix,14,1,2019-06-11 02:44:40+00:00,0
2970,68158580,https://github.com/ouabache/socgen_BFMs.git,2016-09-14 00:24:28+00:00,simulation bus function models,ouabache/socgen_BFMs,Verilog,socgen_BFMs,7,1,2022-06-12 16:11:26+00:00,0
2971,71060463,https://github.com/develone/verilog_myhdl_cosimulation_and_verilator.git,2016-10-16 15:49:49+00:00,learning verilog simulation using myhdl cosimulation & verilator ,develone/verilog_myhdl_cosimulation_and_verilator,Verilog,verilog_myhdl_cosimulation_and_verilator,156,1,2021-02-04 05:24:50+00:00,0
2972,74599593,https://github.com/yiwenlu66/adder.git,2016-11-23 17:31:21+00:00,EDA Project: 3-bit signed adder,yiwenlu66/adder,Verilog,adder,5471,1,2017-09-22 00:35:15+00:00,0
2973,70247905,https://github.com/Janvipatel44/inverse_matrix.git,2016-10-07 13:14:21+00:00,Inverse of matrix using Gauss Jordan elimination method.,Janvipatel44/inverse_matrix,Verilog,inverse_matrix,107,1,2024-02-26 11:00:38+00:00,0
2974,71668214,https://github.com/bill-bateman/SpaceWars.git,2016-10-22 22:05:27+00:00,Verilog project for ECE241 Digital Systems. Created by Bill Bateman and Adham Husseini.,bill-bateman/SpaceWars,Verilog,SpaceWars,143,1,2022-05-02 18:39:00+00:00,0
2975,71751710,https://github.com/tarabassir/PWM.git,2016-10-24 04:27:10+00:00,Verilog implementing of PWM to control the brightness of tri-color LEDs on the NEXYS 4 FPGA board.,tarabassir/PWM,Verilog,PWM,18,1,2023-09-11 04:51:20+00:00,0
2976,69738240,https://github.com/KuanYuChang/MIPS-PipelinedCPU.git,2016-10-01 12:44:48+00:00,Implement simple MIPS Pipe CPU using verilog,KuanYuChang/MIPS-PipelinedCPU,Verilog,MIPS-PipelinedCPU,149,1,2023-01-28 12:49:55+00:00,0
2977,70152542,https://github.com/immortal3/InverseMatrixonFPGA.git,2016-10-06 12:38:22+00:00,,immortal3/InverseMatrixonFPGA,Verilog,InverseMatrixonFPGA,12,1,2021-05-16 20:42:53+00:00,0
2978,70958156,https://github.com/remustawfik/Verilog-ECE241.git,2016-10-15 01:16:49+00:00,ECE241 code sharing,remustawfik/Verilog-ECE241,Verilog,Verilog-ECE241,33,1,2020-12-18 22:23:44+00:00,1
2979,72203213,https://github.com/kmd178/Digital_Systems_lab2_UART.git,2016-10-28 11:50:43+00:00,Implementation of serial data transfer between two distinct systems running different clocks using the Universal Asynchronous Receiver&Transmitter protocol. The system consists of a UART transmitter and a UART reciever with a single serial connection between them. The bitstream transmitted is utilized by the reciever to drive the 7segment display implemented in the previous assignment.,kmd178/Digital_Systems_lab2_UART,Verilog,Digital_Systems_lab2_UART,5499,1,2018-11-03 00:18:51+00:00,0
2980,73330067,https://github.com/danthemango/IC7400.git,2016-11-09 23:33:15+00:00,Simulation of some 7400 series circuits in icarus verilog,danthemango/IC7400,Verilog,IC7400,10,1,2017-12-07 03:30:17+00:00,0
2981,72871414,https://github.com/alybaracat/Digital-Synthesizer-.git,2016-11-04 17:43:51+00:00,,alybaracat/Digital-Synthesizer-,Verilog,Digital-Synthesizer-,808,1,2020-01-16 00:32:45+00:00,0
2982,70249934,https://github.com/Priya2996/MatrixInverse.git,2016-10-07 13:37:42+00:00,,Priya2996/MatrixInverse,Verilog,MatrixInverse,418,1,2022-05-05 02:48:22+00:00,0
2983,69736325,https://github.com/kevprakoso/VLSI.git,2016-10-01 12:01:24+00:00,,kevprakoso/VLSI,Verilog,VLSI,88375,1,2016-10-25 11:57:40+00:00,0
2984,69260923,https://github.com/abemac/stt-to-verilog.git,2016-09-26 14:52:08+00:00,Converts state transition tables into high-level style Verilog for use in Yosys. ,abemac/stt-to-verilog,Verilog,stt-to-verilog,6344,1,2018-04-08 18:15:58+00:00,0
2985,70927876,https://github.com/0xCC00FFEE/21-bit-Softcore-Processor.git,2016-10-14 16:27:25+00:00,A 21-bit Softcore custom FPGA-Based Microprocessor based on Altera de1-soc FPGA kit,0xCC00FFEE/21-bit-Softcore-Processor,Verilog,21-bit-Softcore-Processor,39,1,2019-04-02 22:47:06+00:00,1
2986,71385432,https://github.com/unia-sik/scct.git,2016-10-19 18:05:15+00:00,Simple Capture/Compare Timer,unia-sik/scct,Verilog,scct,22,1,2016-10-19 18:12:09+00:00,1
2987,71378432,https://github.com/kennethlimcp/50.002-mojo.git,2016-10-19 16:43:56+00:00,Lucid code for Mojo FPGA,kennethlimcp/50.002-mojo,Verilog,50.002-mojo,89,1,2017-07-20 12:04:07+00:00,1
2988,73913467,https://github.com/StefanRvO/ROB_ELEC.git,2016-11-16 11:26:20+00:00,Vivado project for Robot electronics 1 on SDU,StefanRvO/ROB_ELEC,Verilog,ROB_ELEC,99112,1,2019-01-22 06:10:21+00:00,1
2989,73448616,https://github.com/Ammmmnn/VLIW_SYNTHESIS.git,2016-11-11 05:28:52+00:00,,Ammmmnn/VLIW_SYNTHESIS,Verilog,VLIW_SYNTHESIS,0,1,2018-04-29 00:21:43+00:00,0
2990,71934060,https://github.com/jdvalera/CECS460_UART.git,2016-10-25 20:01:01+00:00,,jdvalera/CECS460_UART,Verilog,CECS460_UART,36,1,2022-06-10 02:18:06+00:00,0
2991,72864346,https://github.com/Parth1693/Bellman-Ford-ASIC-Design.git,2016-11-04 16:15:12+00:00,ECE 520 ASIC Design Project,Parth1693/Bellman-Ford-ASIC-Design,Verilog,Bellman-Ford-ASIC-Design,2815,1,2021-09-17 03:11:25+00:00,1
2992,69774510,https://github.com/raash1d/smart-traffic-light-controller.git,2016-10-02 02:18:22+00:00,"A Mealy Finite State Machine (FSM), developed in Verilog, designed to control traffic lights at a crossroad having a major road (main road) and a minor road (side road).",raash1d/smart-traffic-light-controller,Verilog,smart-traffic-light-controller,1423,1,2022-05-03 10:38:07+00:00,0
2993,73339651,https://github.com/LMcBee95/FFT.git,2016-11-10 02:23:16+00:00,,LMcBee95/FFT,Verilog,FFT,49815,1,2017-08-13 17:20:37+00:00,0
2994,70467553,https://github.com/hardwood89/StanfordNoC.git,2016-10-10 08:27:52+00:00,Stanford Network-On-Chip,hardwood89/StanfordNoC,Verilog,StanfordNoC,764,1,2023-01-09 06:47:33+00:00,0
2995,74789526,https://github.com/nfs950512/NMA.git,2016-11-25 21:37:47+00:00,near memory accelerator,nfs950512/NMA,Verilog,NMA,15391,1,2022-11-11 16:23:15+00:00,1
2996,71583271,https://github.com/sanchit97/ELD-Assignment-9.git,2016-10-21 16:56:17+00:00,"Flip Flops D,T and Ripple Counter",sanchit97/ELD-Assignment-9,Verilog,ELD-Assignment-9,1,1,2022-03-09 13:04:54+00:00,0
2997,73055659,https://github.com/chaoyang0717/Verilog.git,2016-11-07 08:08:24+00:00,,chaoyang0717/Verilog,Verilog,Verilog,7,1,2019-03-11 20:35:05+00:00,0
2998,74220782,https://github.com/tfors/beta_alu.git,2016-11-19 16:36:53+00:00,32-bit ALU for MIT Beta CPU in Verilog,tfors/beta_alu,Verilog,beta_alu,32,1,2024-06-29 14:11:56+00:00,0
2999,70427299,https://github.com/ishwaki/crc.git,2016-10-09 20:03:50+00:00,Graduate student at San Jose State University.,ishwaki/crc,Verilog,crc,4292,1,2024-04-26 07:18:26+00:00,0
3000,70246703,https://github.com/Jeet0204/Matrix_Inverse.git,2016-10-07 12:58:52+00:00,Inverse of a matrix in verilog,Jeet0204/Matrix_Inverse,Verilog,Matrix_Inverse,152,1,2022-05-05 02:50:51+00:00,0
3001,70264899,https://github.com/ollie299792458/Comp-Sci-Course.git,2016-10-07 16:41:49+00:00,"Work in ML, SQL and Java that is part of the Cambridge University Computer Science course",ollie299792458/Comp-Sci-Course,Verilog,Comp-Sci-Course,640679,1,2019-06-04 22:19:00+00:00,0
3002,70643847,https://github.com/samprager/x300_GPR.git,2016-10-11 23:31:24+00:00,,samprager/x300_GPR,Verilog,x300_GPR,37968,1,2023-03-01 07:07:22+00:00,2
3003,73625930,https://github.com/menghuanlater/Verilog.git,2016-11-13 15:53:46+00:00,verilog projects for cpu,menghuanlater/Verilog,Verilog,Verilog,63,1,2016-11-14 16:48:19+00:00,1
3004,72768668,https://github.com/jackkoenig/verilator-issue.git,2016-11-03 17:14:57+00:00,,jackkoenig/verilator-issue,Verilog,verilator-issue,9,1,2017-05-17 17:40:56+00:00,0
3005,73361025,https://github.com/tsukuba/EasyFreq.git,2016-11-10 08:19:54+00:00,周波数を簡易的に測定するよ,tsukuba/EasyFreq,Verilog,EasyFreq,16900,1,2016-11-14 00:03:12+00:00,0
3006,74517284,https://github.com/IsTaylor/stalnaker-PLL.git,2016-11-22 22:03:14+00:00,For FPGA experimentation/ research,IsTaylor/stalnaker-PLL,Verilog,stalnaker-PLL,4,1,2021-10-27 12:59:00+00:00,0
3007,68477749,https://github.com/tbackus127/Hackathon2016-CPU.git,2016-09-17 20:55:17+00:00,The CPU we made for Hack Potsdam 2016,tbackus127/Hackathon2016-CPU,Verilog,Hackathon2016-CPU,66,1,2016-09-22 19:46:06+00:00,0
3008,69342491,https://github.com/static-code-generators/armcpu.git,2016-09-27 09:48:48+00:00,A baby ARM CPU in Verilog,static-code-generators/armcpu,Verilog,armcpu,1068,1,2021-03-28 12:10:53+00:00,1
3009,70269636,https://github.com/JayMohta/InverseofMatrix.git,2016-10-07 17:46:55+00:00,,JayMohta/InverseofMatrix,Verilog,InverseofMatrix,313,1,2022-05-04 08:25:28+00:00,0
3010,68826668,https://github.com/CompArchFA16/Lab0.git,2016-09-21 14:43:18+00:00,Full Adder on FPGA,CompArchFA16/Lab0,Verilog,Lab0,5,1,2023-08-21 18:02:03+00:00,14
3011,69299048,https://github.com/jwildey/ec601GPSproject.git,2016-09-26 22:46:45+00:00,GPS Hardware - DIY GPS receiver,jwildey/ec601GPSproject,Verilog,ec601GPSproject,121252,1,2018-12-23 11:08:31+00:00,3
3012,72129802,https://github.com/linncy/Verilog.git,2016-10-27 17:02:16+00:00,Verilog Code,linncy/Verilog,Verilog,Verilog,5,1,2023-01-28 19:17:58+00:00,0
3013,73856566,https://github.com/GaoYingGRE/dcache.git,2016-11-15 21:25:18+00:00,,GaoYingGRE/dcache,Verilog,dcache,4,1,2021-04-17 16:50:00+00:00,0
3014,71345384,https://github.com/satputeaditya/multi_level_cla.git,2016-10-19 10:21:04+00:00,multi level (3 levels) CLA logic for implementing 16/32/64 adders using 4 bit and 8 bit adder groups,satputeaditya/multi_level_cla,Verilog,multi_level_cla,16,1,2018-05-07 16:52:13+00:00,0
3015,72465647,https://github.com/msoeken/iwls2017-contest.git,2016-10-31 18:22:55+00:00,IWLS 2017 programming contest,msoeken/iwls2017-contest,Verilog,iwls2017-contest,2756,1,2022-12-08 23:50:31+00:00,1
3016,74912985,https://github.com/alozta/VendingMachine-FSM.git,2016-11-27 20:40:43+00:00,Finite state machine of a custom vending machine implemented in Verilog HDL.,alozta/VendingMachine-FSM,Verilog,VendingMachine-FSM,251,1,2021-07-28 06:22:40+00:00,0
3017,68315769,https://github.com/edolinsky/cpen311.git,2016-09-15 17:29:22+00:00,UBC Digital Systems Design Course,edolinsky/cpen311,Verilog,cpen311,236,1,2023-11-23 07:08:05+00:00,0
3018,74891535,https://github.com/n5596/Verilog-Arduino-Codes.git,2016-11-27 14:08:27+00:00,Verilog and Arduino codes done in the Embedded Hardware Design course (Sem 3),n5596/Verilog-Arduino-Codes,Verilog,Verilog-Arduino-Codes,4,1,2024-05-24 08:39:17+00:00,0
3019,70269063,https://github.com/kbop543-zz/Maze-To-the-Moon.git,2016-10-07 17:38:44+00:00,"Coded with Verilog, made to display on VGA and work with inputs and HEX outputs on a FPGA.",kbop543-zz/Maze-To-the-Moon,Verilog,Maze-To-the-Moon,30774,1,2018-12-28 01:53:32+00:00,0
3020,69215909,https://github.com/conorpp/crispy-pancake.git,2016-09-26 05:29:15+00:00,Altera technology based clock glitcher for injecting faults,conorpp/crispy-pancake,Verilog,crispy-pancake,2043,1,2018-02-02 17:57:54+00:00,1
3021,70655799,https://github.com/andrewandrepowell/de0_nano_clap_clap_light.git,2016-10-12 02:44:49+00:00,DE0 Nano project to turn a light on and off by clapping into an attached microphone.,andrewandrepowell/de0_nano_clap_clap_light,Verilog,de0_nano_clap_clap_light,66831,1,2018-10-04 19:19:24+00:00,0
3022,72638817,https://github.com/SccsAtmtn/FSK-Communication-System.git,2016-11-02 12:41:50+00:00,,SccsAtmtn/FSK-Communication-System,Verilog,FSK-Communication-System,36,1,2021-09-15 20:02:14+00:00,0
3023,71196773,https://github.com/GilbertZhang/1D-8-bit-ALU-.git,2016-10-18 01:34:00+00:00,50.002 1D checkoff1,GilbertZhang/1D-8-bit-ALU-,Verilog,1D-8-bit-ALU-,1374,1,2018-10-28 12:29:09+00:00,1
3024,69699372,https://github.com/bmeneghini/processor.git,2016-09-30 20:20:50+00:00,"This repository contains a simple processor written in Verilog hardware description language, some reports (written in pt-BR)  and simulations that I made while ago.",bmeneghini/processor,Verilog,processor,3096,1,2017-05-07 04:33:21+00:00,0
3025,70244949,https://github.com/urvishtank/FPGA.git,2016-10-07 12:34:34+00:00,Matrix inversion on FPGA,urvishtank/FPGA,Verilog,FPGA,154,1,2020-08-24 05:34:07+00:00,0
3026,71474992,https://github.com/qiaoruiyt/ALU.git,2016-10-20 15:07:00+00:00,Mojo v3 8-bit ALU ,qiaoruiyt/ALU,Verilog,ALU,1176,1,2021-01-05 09:44:56+00:00,1
3027,70748319,https://github.com/hcabrera-/atto.git,2016-10-12 22:53:45+00:00,Small footprint router for NoC targeting FPGA devices,hcabrera-/atto,Verilog,atto,48,1,2023-09-10 08:27:31+00:00,0
3028,72332208,https://github.com/saiekumar/openMSP430_peripherals.git,2016-10-30 06:25:14+00:00,Additional peripherals developed for openMSP430,saiekumar/openMSP430_peripherals,Verilog,openMSP430_peripherals,7,1,2019-10-29 05:40:48+00:00,0
3029,72645852,https://github.com/abdelrahman-gaber/Assertion-based-Coverage-CAD-Tool.git,2016-11-02 14:06:24+00:00,"Our B.Sc. Graduation Project in Alexandria University, with collaboration with Mentor Graphics Egypt. ",abdelrahman-gaber/Assertion-based-Coverage-CAD-Tool,Verilog,Assertion-based-Coverage-CAD-Tool,4528,1,2023-01-25 16:04:00+00:00,0
3030,70368646,https://github.com/jeffthardy/zynq_neopixel.git,2016-10-09 01:53:15+00:00,neopixel FPGA driver,jeffthardy/zynq_neopixel,Verilog,zynq_neopixel,30,1,2018-12-21 23:38:32+00:00,0
3031,69722077,https://github.com/lycarter/6.111.git,2016-10-01 05:55:04+00:00,"6.111 code, yay verilog",lycarter/6.111,Verilog,6.111,27568,1,2022-08-24 09:44:04+00:00,0
3032,73111213,https://github.com/meenuh/SPI-Interface-SRAM.git,2016-11-07 19:05:38+00:00,,meenuh/SPI-Interface-SRAM,Verilog,SPI-Interface-SRAM,4,1,2024-02-16 13:21:39+00:00,1
3033,74228186,https://github.com/peteg944/music-fpga.git,2016-11-19 18:48:39+00:00,"FPGA code for BU EC551 final project, a sound and music visualizer",peteg944/music-fpga,Verilog,music-fpga,7574,1,2024-05-31 17:54:57+00:00,2
3034,70434817,https://github.com/kalpeshpatil/PipelineRISC.git,2016-10-09 22:44:58+00:00,,kalpeshpatil/PipelineRISC,Verilog,PipelineRISC,4175,1,2019-03-27 02:29:02+00:00,0
3035,69573061,https://github.com/emmadrigal/TicTacToe_Verilog.git,2016-09-29 14:01:40+00:00,,emmadrigal/TicTacToe_Verilog,Verilog,TicTacToe_Verilog,62,1,2018-12-18 02:34:29+00:00,0
3036,68403496,https://github.com/tchandrahas/Computer-Architecture-Project.git,2016-09-16 18:05:49+00:00,Course Project for Computer Architecture(CS F342) -2nd semester 2016-2017 at BITS Pilani Hyderabad Campus ,tchandrahas/Computer-Architecture-Project,Verilog,Computer-Architecture-Project,4,1,2023-03-07 07:03:53+00:00,0
3037,72193681,https://github.com/tanelikaivola/blinkenlichten.git,2016-10-28 09:25:48+00:00,"T2.fi 2016 Challenge, Part 5. Running on a real hardware.",tanelikaivola/blinkenlichten,Verilog,blinkenlichten,48,1,2016-10-28 12:52:37+00:00,1
3038,73164332,https://github.com/Chunyang2015/adder.git,2016-11-08 08:19:16+00:00,Git + Verification flow learning,Chunyang2015/adder,Verilog,adder,27,1,2022-06-16 00:42:09+00:00,0
3039,68633932,https://github.com/RaviTharaka/CacheArchitecture.git,2016-09-19 18:26:28+00:00,Cache architecture for the risc-v implementation project,RaviTharaka/CacheArchitecture,Verilog,CacheArchitecture,11351,1,2021-05-17 13:09:27+00:00,1
3040,72229918,https://github.com/ekarthik123/Jcounter.git,2016-10-28 17:55:43+00:00,johnson counter in verilog,ekarthik123/Jcounter,Verilog,Jcounter,0,1,2016-10-28 17:56:56+00:00,0
3041,71739416,https://github.com/develone/catboard_yosys.git,2016-10-24 00:54:43+00:00,,develone/catboard_yosys,Verilog,catboard_yosys,3845,1,2021-02-04 05:23:11+00:00,0
3042,73349648,https://github.com/tech4me/ECE241-project-PIC10-compatible-CPU.git,2016-11-10 05:21:58+00:00,An implementation of PIC10F202 microcontroller with output to VGA display on FPGA,tech4me/ECE241-project-PIC10-compatible-CPU,Verilog,ECE241-project-PIC10-compatible-CPU,62,1,2023-12-29 08:04:56+00:00,1
3043,70877613,https://github.com/skho513/FPGA---Simple-Calculator.git,2016-10-14 05:40:54+00:00,Programming in Verilog HDL for MECHENG 371 (Digital Circuit Design),skho513/FPGA---Simple-Calculator,Verilog,FPGA---Simple-Calculator,1481,1,2024-04-06 11:11:37+00:00,2
3044,74998636,https://github.com/SymbioticEDA/riscv-formal.git,2016-11-28 17:47:50+00:00,RISC-V Formal Verification Framework,SymbioticEDA/riscv-formal,Verilog,riscv-formal,745,583,2024-10-27 12:53:51+00:00,98
3045,77981188,https://github.com/sheldonucr/ucr-eecs168-lab.git,2017-01-04 04:42:31+00:00,The lab schedules for EECS168 at UC Riverside,sheldonucr/ucr-eecs168-lab,Verilog,ucr-eecs168-lab,27491,493,2024-10-27 18:01:15+00:00,32
3046,77007455,https://github.com/openasic-org/xk265.git,2016-12-21 02:10:15+00:00,xk265：HEVC/H.265 Video Encoder IP Core (RTL),openasic-org/xk265,Verilog,xk265,3196,229,2024-10-28 01:42:48+00:00,72
3047,79125355,https://github.com/CMU-SAFARI/SoftMC.git,2017-01-16 14:16:55+00:00,"SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: ""SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies"" <https://people.inf.ethz.ch/omutlu/pub/softMC_hpca17.pdf>",CMU-SAFARI/SoftMC,Verilog,SoftMC,3239,125,2024-10-24 03:23:34+00:00,28
3048,77930290,https://github.com/NXP/i3c-slave-design.git,2017-01-03 15:42:18+00:00,MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.,NXP/i3c-slave-design,Verilog,i3c-slave-design,15070,111,2024-10-25 16:17:34+00:00,35
3049,78697642,https://github.com/stanford-ppl/spatial-lang.git,2017-01-12 01:47:41+00:00,"Spatial: ""Specify Parameterized Accelerators Through Inordinately Abstract Language""",stanford-ppl/spatial-lang,Verilog,spatial-lang,95308,100,2024-09-19 14:04:41+00:00,12
3050,80923531,https://github.com/ben-marshall/uart.git,2017-02-04 14:11:49+00:00,A simple implementation of a UART modem in Verilog.,ben-marshall/uart,Verilog,uart,55,97,2024-10-24 01:29:19+00:00,21
3051,80175020,https://github.com/cavnex/mc6809.git,2017-01-27 02:21:02+00:00,"Cycle-Accurate MC6809/E implementation, Verilog",cavnex/mc6809,Verilog,mc6809,9934,90,2024-10-07 01:03:52+00:00,19
3052,77235356,https://github.com/Bearzeng/h.265_encoder.git,2016-12-23 15:49:43+00:00,,Bearzeng/h.265_encoder,Verilog,h.265_encoder,14872,78,2024-08-13 23:50:07+00:00,38
3053,80495157,https://github.com/evantandersen/fpga-gpu.git,2017-01-31 05:49:25+00:00,A basic GPU for altera FPGAs,evantandersen/fpga-gpu,Verilog,fpga-gpu,1253,64,2024-10-07 03:25:20+00:00,13
3054,76328262,https://github.com/sheldonucr/ee260_lab.git,2016-12-13 06:06:39+00:00,EE 260 Winter 2017: Advanced VLSI Design,sheldonucr/ee260_lab,Verilog,ee260_lab,16604,58,2024-10-08 12:14:37+00:00,25
3055,78985404,https://github.com/ZipCPU/zbasic.git,2017-01-15 01:46:33+00:00,"A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems",ZipCPU/zbasic,Verilog,zbasic,3179,42,2024-08-19 05:58:36+00:00,6
3056,77907036,https://github.com/Cosmos-OpenSSD/Cosmos-OpenSSD.git,2017-01-03 10:29:30+00:00,,Cosmos-OpenSSD/Cosmos-OpenSSD,Verilog,Cosmos-OpenSSD,75697,41,2024-09-27 02:48:15+00:00,23
3057,76092364,https://github.com/ptracton/AXI_BFM.git,2016-12-10 05:20:19+00:00,AXI4 BFM in Verilog,ptracton/AXI_BFM,Verilog,AXI_BFM,1651,32,2024-07-28 09:00:04+00:00,19
3058,78861534,https://github.com/embmicro/book-examples.git,2017-01-13 15:31:47+00:00,,embmicro/book-examples,Verilog,book-examples,3743,31,2024-08-22 19:48:17+00:00,12
3059,80423202,https://github.com/ianhchuang/EPC-Gen2-RFID-Tag-Baseband-Processor.git,2017-01-30 13:21:39+00:00,Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers,ianhchuang/EPC-Gen2-RFID-Tag-Baseband-Processor,Verilog,EPC-Gen2-RFID-Tag-Baseband-Processor,39,28,2024-09-06 16:23:06+00:00,16
3060,79042596,https://github.com/blackmesalabs/MesaBusProtocol.git,2017-01-15 15:55:23+00:00,"Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces",blackmesalabs/MesaBusProtocol,Verilog,MesaBusProtocol,68,27,2024-01-15 07:43:54+00:00,6
3061,76649400,https://github.com/knielsen/ice40-stm32-sdram.git,2016-12-16 11:41:23+00:00,Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA,knielsen/ice40-stm32-sdram,Verilog,ice40-stm32-sdram,41,25,2024-08-09 14:15:44+00:00,10
3062,75758035,https://github.com/mattvenn/fpga-virtual-graf.git,2016-12-06 18:09:54+00:00,,mattvenn/fpga-virtual-graf,Verilog,fpga-virtual-graf,3519,25,2024-10-18 12:43:47+00:00,3
3063,76474371,https://github.com/Reenforcements/VerilogDE2115AudioFilters.git,2016-12-14 15:55:32+00:00,Student project for using audio on the DE2-115 FPGA development board.,Reenforcements/VerilogDE2115AudioFilters,Verilog,VerilogDE2115AudioFilters,15218,23,2024-10-13 04:37:42+00:00,5
3064,80622510,https://github.com/YosysHQ/yosys-bench.git,2017-02-01 13:29:36+00:00,Benchmarks for Yosys development,YosysHQ/yosys-bench,Verilog,yosys-bench,13482,21,2024-08-30 20:25:09+00:00,6
3065,81255704,https://github.com/aekanman/FPGA-video-decoder.git,2017-02-07 21:23:37+00:00, :space_invader: Design and implementation of a video decoder on an Altera Cyclone V FPGA board.,aekanman/FPGA-video-decoder,Verilog,FPGA-video-decoder,405971,21,2024-10-06 14:23:33+00:00,3
3066,75324507,https://github.com/Andrei0105/MIPS-multi-cycle.git,2016-12-01 19:17:49+00:00,MIPS multi cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy,Andrei0105/MIPS-multi-cycle,Verilog,MIPS-multi-cycle,6,20,2024-10-05 07:58:20+00:00,5
3067,79051628,https://github.com/zhelnio/ahb_lite_sdram.git,2017-01-15 18:38:52+00:00,SDRAM controller for MIPSfpga+ system,zhelnio/ahb_lite_sdram,Verilog,ahb_lite_sdram,3664,20,2024-07-04 06:34:22+00:00,7
3068,78346219,https://github.com/barbedo/verilog-book.git,2017-01-08 13:59:32+00:00,Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu,barbedo/verilog-book,Verilog,verilog-book,1093,19,2024-08-13 19:20:03+00:00,8
3069,81354797,https://github.com/ym31433/NPU-Architecture.git,2017-02-08 17:12:29+00:00,CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations,ym31433/NPU-Architecture,Verilog,NPU-Architecture,24303,18,2024-08-28 20:11:05+00:00,5
3070,77575051,https://github.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board.git,2016-12-29 02:13:55+00:00,"Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the digital modulation technique and Altera FFT MegaCore Function has been used to implement the Inverse Fast Fourier Transform block. The output of the OFDM transmitter is displayed on the monitor by implementing VGA Controller.",darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board,Verilog,Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board,4735,17,2024-09-24 18:12:57+00:00,4
3071,76083385,https://github.com/harout/concurrent-data-capture.git,2016-12-10 01:37:59+00:00,"Capture data from multiple ADCs concurrently using an FPGA. Stream the captured data out over ethernet + UDP. Tested on the Spartan 6 XC6SLX9, Wiznet W5500, and MCP3002 ADC.",harout/concurrent-data-capture,Verilog,concurrent-data-capture,14,15,2024-10-01 10:32:57+00:00,6
3072,79045340,https://github.com/GuzTech/vivado-picorv32.git,2017-01-15 16:45:38+00:00,A Vivado IP package of the PicoRV32 RISC-V processor,GuzTech/vivado-picorv32,Verilog,vivado-picorv32,24,13,2023-04-23 16:35:27+00:00,6
3073,76088909,https://github.com/buaa-ee/FPGA-Wave-Generator.git,2016-12-10 03:50:24+00:00,在Cyclone IV（EP4CE6F17C8）上实现的DDS信号发生器,buaa-ee/FPGA-Wave-Generator,Verilog,FPGA-Wave-Generator,24,13,2024-10-10 17:15:17+00:00,4
3074,80021887,https://github.com/tsreaper/verilog-gobang-game-with-ai.git,2017-01-25 14:27:33+00:00,"My project for the course ""Logic and Computer Design Fundamentals""(LCDF) in Zhejiang University",tsreaper/verilog-gobang-game-with-ai,Verilog,verilog-gobang-game-with-ai,1622,12,2024-08-18 07:14:22+00:00,1
3075,78908652,https://github.com/yangjiekai/backpropagation_NN_FPGA_implementation.git,2017-01-14 03:24:03+00:00,This is the final project for the BP NN FPGA implementation ,yangjiekai/backpropagation_NN_FPGA_implementation,Verilog,backpropagation_NN_FPGA_implementation,29083,11,2024-07-13 10:01:35+00:00,5
3076,76352943,https://github.com/AlexZhang267/Single-Cycle-CPU.git,2016-12-13 11:33:04+00:00,,AlexZhang267/Single-Cycle-CPU,Verilog,Single-Cycle-CPU,13,11,2024-05-28 16:05:50+00:00,6
3077,75579473,https://github.com/zeapoem/MCDF.git,2016-12-05 02:04:42+00:00,multi-channel data formatter,zeapoem/MCDF,Verilog,MCDF,49,10,2023-09-15 01:35:11+00:00,4
3078,76294298,https://github.com/johnbensnyder/FPGA_random_forest.git,2016-12-12 20:48:50+00:00,FPGA implementation of SKLearn Random Forest,johnbensnyder/FPGA_random_forest,Verilog,FPGA_random_forest,5997,10,2023-10-30 16:51:46+00:00,8
3079,80522626,https://github.com/mattvenn/fpga-dvid-ice.git,2017-01-31 13:26:56+00:00,,mattvenn/fpga-dvid-ice,Verilog,fpga-dvid-ice,256,10,2023-01-02 11:33:50+00:00,2
3080,79461802,https://github.com/dabridgham/QSIC-verilog.git,2017-01-19 14:34:34+00:00,QBUS Storage and I/O Card,dabridgham/QSIC-verilog,Verilog,QSIC-verilog,3417,10,2024-01-06 19:02:55+00:00,1
3081,75482137,https://github.com/thinkoco/de1soc_media.git,2016-12-03 15:31:51+00:00,DE1SoC VGA and Audio,thinkoco/de1soc_media,Verilog,de1soc_media,5554,9,2024-04-20 14:22:14+00:00,6
3082,78109264,https://github.com/ycunxi/Incremental-SAT-DeCam.git,2017-01-05 11:59:36+00:00,Project website of Incremental-SAT based De-camouflaging of logic circuits,ycunxi/Incremental-SAT-DeCam,Verilog,Incremental-SAT-DeCam,74332,9,2024-03-28 12:09:57+00:00,4
3083,78408264,https://github.com/jasonlovescoding/MIPS32CPU-5stage-pipelined.git,2017-01-09 08:18:59+00:00,A 5-stage pipelined mips32 processor ,jasonlovescoding/MIPS32CPU-5stage-pipelined,Verilog,MIPS32CPU-5stage-pipelined,2625,9,2024-02-26 07:55:40+00:00,1
3084,75999717,https://github.com/rahuldhameja/Huffman-Decoder.git,2016-12-09 03:52:23+00:00,A verilog code for Huffman Decoder for Alex Net Data Set,rahuldhameja/Huffman-Decoder,Verilog,Huffman-Decoder,4,9,2024-10-22 07:26:01+00:00,3
3085,75015373,https://github.com/Andrei0105/MIPS-single-cycle.git,2016-11-28 21:21:41+00:00,MIPS single cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy,Andrei0105/MIPS-single-cycle,Verilog,MIPS-single-cycle,7,8,2024-06-28 21:31:32+00:00,3
3086,75491478,https://github.com/Toms42/fpga-hash-breaker.git,2016-12-03 18:10:57+00:00,fpga implementation of md5 hash algorithm with stuff to brute force passwords,Toms42/fpga-hash-breaker,Verilog,fpga-hash-breaker,1619,8,2022-11-26 03:41:58+00:00,5
3087,77145668,https://github.com/JungleX/VerilogCode.git,2016-12-22 13:12:17+00:00,Verilog Implementation Sharing,JungleX/VerilogCode,Verilog,VerilogCode,32403,7,2024-04-02 18:22:28+00:00,0
3088,80853105,https://github.com/cornell-ece5745/ece5745-tut6-asic-flow.git,2017-02-03 17:40:39+00:00,ECE 5745 Tutorial 6: Automated ASIC Flow,cornell-ece5745/ece5745-tut6-asic-flow,Verilog,ece5745-tut6-asic-flow,1846,7,2024-09-30 06:07:27+00:00,4
3089,79295554,https://github.com/mmaroti/machxo2-dev.git,2017-01-18 02:35:25+00:00,Playground for MachXO2 FPGA development,mmaroti/machxo2-dev,Verilog,machxo2-dev,304,7,2024-01-24 07:22:58+00:00,0
3090,77681453,https://github.com/crespum/N64-controller-FPGA.git,2016-12-30 11:08:49+00:00,Using an FPGA as a N64 controller driver,crespum/N64-controller-FPGA,Verilog,N64-controller-FPGA,322,7,2024-02-17 21:48:06+00:00,3
3091,75766270,https://github.com/alexallsup/Chess-FPGA.git,2016-12-06 19:58:40+00:00,Verilog implementation of chess for FPGA. Created for a digital hardware design course.,alexallsup/Chess-FPGA,Verilog,Chess-FPGA,33,7,2023-12-11 20:46:30+00:00,3
3092,78235230,https://github.com/GLADICOS/I2C.git,2017-01-06 20:08:29+00:00,A i2C APB CORE MASTER AND SLAVE ASIC IP,GLADICOS/I2C,Verilog,I2C,73,6,2024-10-28 04:30:54+00:00,2
3093,75025950,https://github.com/Meshugah/ECE_337_2DGPU.git,2016-11-29 00:16:21+00:00,2D GPU made using Verilog ,Meshugah/ECE_337_2DGPU,Verilog,ECE_337_2DGPU,107892,6,2024-10-09 18:27:35+00:00,1
3094,75512621,https://github.com/takenobu-hs/stg-verilog.git,2016-12-04 02:19:33+00:00,STG Physical Machine with Verilog-HDL for Haskell(GHC),takenobu-hs/stg-verilog,Verilog,stg-verilog,130,6,2024-10-27 16:54:23+00:00,0
3095,80159975,https://github.com/cthuff/CS147.git,2017-01-26 22:02:16+00:00,Spring 2017 CS 147 class at San Jose State,cthuff/CS147,Verilog,CS147,51797,6,2024-02-10 00:03:47+00:00,6
3096,77915656,https://github.com/awmleer/dinosaur.git,2017-01-03 12:34:16+00:00,"This is the final project for ""Logic and Computer Design Fundamentals"".",awmleer/dinosaur,Verilog,dinosaur,302,6,2024-10-21 14:46:39+00:00,2
3097,76965091,https://github.com/zephray/MBC1-Verilog.git,2016-12-20 14:51:00+00:00,Verilog implemention of Nintendo MBC1 used in some gameboy cartridges,zephray/MBC1-Verilog,Verilog,MBC1-Verilog,3,6,2023-08-31 04:20:20+00:00,0
3098,75805062,https://github.com/sumit-2020/ALU32.git,2016-12-07 06:08:07+00:00,,sumit-2020/ALU32,Verilog,ALU32,344,5,2019-08-13 08:24:53+00:00,2
3099,78542409,https://github.com/mattvenn/fpga-lvds-ddr.git,2017-01-10 14:44:01+00:00,,mattvenn/fpga-lvds-ddr,Verilog,fpga-lvds-ddr,7,5,2023-11-27 23:30:08+00:00,1
3100,78164024,https://github.com/subramaniantr/verilogAMS.git,2017-01-06 01:52:19+00:00,,subramaniantr/verilogAMS,Verilog,verilogAMS,11,5,2023-08-13 08:50:53+00:00,1
3101,77805224,https://github.com/itsfrank/VerilogANN.git,2017-01-02 01:45:25+00:00,,itsfrank/VerilogANN,Verilog,VerilogANN,54,5,2024-10-06 08:15:13+00:00,2
3102,79627604,https://github.com/dylannakahodo/ARM-cpu.git,2017-01-21 06:10:03+00:00,An ARM CPU written in Verilog.,dylannakahodo/ARM-cpu,Verilog,ARM-cpu,119,5,2024-09-15 05:47:40+00:00,0
3103,77850933,https://github.com/mattsybeldon/Analog-To-Digital.git,2017-01-02 17:42:00+00:00,"Verilog for using an ADC to sample analog video and output to a digital display (VGA, HDMI, etc.)",mattsybeldon/Analog-To-Digital,Verilog,Analog-To-Digital,17307,5,2024-05-23 08:53:54+00:00,5
3104,80873024,https://github.com/sam-falvo/remex.git,2017-02-03 21:58:24+00:00,An adaptation of IEEE-1355 DS-SE-02 serial I/O for use with the Kestrel-3 for standardized I/O channels.,sam-falvo/remex,Verilog,remex,141,5,2023-01-10 14:55:38+00:00,0
3105,80537507,https://github.com/kejriwalrahul/3-Stage-Pipeline.git,2017-01-31 16:17:36+00:00,A Three Stage Pipeline 16-bit processor implemented in Verilog ,kejriwalrahul/3-Stage-Pipeline,Verilog,3-Stage-Pipeline,456,4,2024-01-31 04:59:58+00:00,3
3106,79391315,https://github.com/Dennis-Chhun/Pong-Game.git,2017-01-18 22:29:57+00:00,This Pong Game was programmed with Verilog using Altera's FPGA Board and a VGA Interface,Dennis-Chhun/Pong-Game,Verilog,Pong-Game,10247,4,2024-01-25 17:25:30+00:00,3
3107,80938754,https://github.com/deepakyadav21/final-project.git,2017-02-04 18:22:19+00:00,verilog usb 3.1,deepakyadav21/final-project,Verilog,final-project,5,4,2023-03-16 11:20:06+00:00,0
3108,79798189,https://github.com/chenjieping1995/sokoban.git,2017-01-23 11:25:42+00:00,数字电路实验大作业——推箱子小游戏,chenjieping1995/sokoban,Verilog,sokoban,145,4,2024-04-11 14:45:22+00:00,1
3109,75810668,https://github.com/SeanChense/DigitalClock.git,2016-12-07 07:24:29+00:00,FPGA 简易数字跑表,SeanChense/DigitalClock,Verilog,DigitalClock,648,4,2024-10-25 15:25:46+00:00,1
3110,76667307,https://github.com/ISKU/CPU.git,2016-12-16 16:12:31+00:00,Design 16bit CPU by Verilog,ISKU/CPU,Verilog,CPU,17,4,2023-07-14 09:30:31+00:00,2
3111,77728531,https://github.com/ghuangatlbl/BIDS-peripheral-drivers.git,2016-12-31 06:32:50+00:00,,ghuangatlbl/BIDS-peripheral-drivers,Verilog,BIDS-peripheral-drivers,72,4,2023-01-06 13:59:55+00:00,1
3112,79817529,https://github.com/Fabeltranm/SPARTAN6-ATMEGA-MAX5864.git,2017-01-23 15:32:09+00:00,,Fabeltranm/SPARTAN6-ATMEGA-MAX5864,Verilog,SPARTAN6-ATMEGA-MAX5864,61703,4,2021-02-09 23:20:23+00:00,5
3113,79131032,https://github.com/mtivadar/fpga_reversi.git,2017-01-16 15:20:47+00:00,MinMax game tree search with alpha-beta pruning implemented in FPGA. ,mtivadar/fpga_reversi,Verilog,fpga_reversi,10373,4,2024-01-04 15:48:24+00:00,2
3114,80934381,https://github.com/suoglu/Queue-Management-System.git,2017-02-04 17:10:47+00:00,Simple queue management system,suoglu/Queue-Management-System,Verilog,Queue-Management-System,45,4,2024-07-30 06:01:19+00:00,4
3115,78642744,https://github.com/SleepBook/AXI-Lite_Interface.git,2017-01-11 13:42:21+00:00,An AXI-lite Interface for Custom IP,SleepBook/AXI-Lite_Interface,Verilog,AXI-Lite_Interface,5,4,2024-04-18 02:00:50+00:00,1
3116,76311099,https://github.com/adityanarayan1191/DNA-Sequence-Mapping-on-FPGA.git,2016-12-13 01:30:24+00:00,,adityanarayan1191/DNA-Sequence-Mapping-on-FPGA,Verilog,DNA-Sequence-Mapping-on-FPGA,9871,4,2020-11-11 08:04:23+00:00,3
3117,77620570,https://github.com/oskimura/TD4.git,2016-12-29 15:14:03+00:00,,oskimura/TD4,Verilog,TD4,12,4,2024-10-07 14:42:10+00:00,0
3118,77578604,https://github.com/alan4186/ParCNN.git,2016-12-29 03:12:04+00:00,A hardware implementation of a parametric convolutional neural network,alan4186/ParCNN,Verilog,ParCNN,23622,4,2024-08-09 08:21:25+00:00,5
3119,79339542,https://github.com/letyrodridc/fpga-super-mario.git,2017-01-18 12:50:01+00:00,Super Mario Bros implemented on a FPGA,letyrodridc/fpga-super-mario,Verilog,fpga-super-mario,2213,3,2022-11-25 01:09:32+00:00,1
3120,79328011,https://github.com/agave233/Verilog_Car.git,2017-01-18 10:11:51+00:00,USTC 模拟与数字电路大作业,agave233/Verilog_Car,Verilog,Verilog_Car,88,3,2024-10-27 23:56:51+00:00,3
3121,81009263,https://github.com/sorgelig/NES_MIST.git,2017-02-05 17:35:03+00:00,,sorgelig/NES_MIST,Verilog,NES_MIST,308,3,2020-11-16 01:17:18+00:00,1
3122,77037570,https://github.com/NovaSquirrel/Chipmunk.git,2016-12-21 09:29:56+00:00,🐿 Tiny coprocessor for small FPGAs 🐿,NovaSquirrel/Chipmunk,Verilog,Chipmunk,23,3,2020-04-28 15:48:35+00:00,1
3123,78589716,https://github.com/sam-falvo/MyLA.git,2017-01-11 01:09:33+00:00,My Logic Analyzer.  A logic analyzer using an FPGA's block RAMs for storage.,sam-falvo/MyLA,Verilog,MyLA,12,3,2024-05-09 03:12:20+00:00,0
3124,76461733,https://github.com/UA3MQJ/epm7064_clock.git,2016-12-14 13:24:47+00:00,FPGA epm7064 based clock,UA3MQJ/epm7064_clock,Verilog,epm7064_clock,10,3,2024-02-24 20:51:19+00:00,0
3125,78147770,https://github.com/geodenx/td4.git,2017-01-05 20:57:54+00:00,Porting TD4 (Toriaezu Dousasurudakeno 4bit-CPU) to CPLD,geodenx/td4,Verilog,td4,5,3,2024-03-03 03:47:24+00:00,0
3126,80873746,https://github.com/csibrak/cyclone_II.git,2017-02-03 22:10:05+00:00,Simple Altera(Intel) Cyclone II FPGA practice project. Just for fun.,csibrak/cyclone_II,Verilog,cyclone_II,2090,3,2023-12-21 19:37:07+00:00,1
3127,76317039,https://github.com/amitbhorania/I2C-Slave.git,2016-12-13 02:58:26+00:00,Project is aimed to develop the I2C Slave Module in Verilog HDL such that it can be easily integrated to Sensor IC to provide ready-made interface for communication,amitbhorania/I2C-Slave,Verilog,I2C-Slave,1331,3,2024-07-12 06:58:07+00:00,0
3128,76093003,https://github.com/drom/icicles.git,2016-12-10 05:36:43+00:00,verilog examples for icestrom,drom/icicles,Verilog,icicles,79,3,2022-07-02 23:33:41+00:00,0
3129,80394681,https://github.com/TheNageek/altera-university-program-lab-solutions.git,2017-01-30 04:54:26+00:00,,TheNageek/altera-university-program-lab-solutions,Verilog,altera-university-program-lab-solutions,4291,3,2024-08-27 17:59:42+00:00,1
3130,77363084,https://github.com/zhanghai/fpga-life-game.git,2016-12-26 06:27:58+00:00,Conway's game of life implemented on FPGA with combinational logic,zhanghai/fpga-life-game,Verilog,fpga-life-game,1309,3,2023-11-18 18:20:40+00:00,0
3131,80850073,https://github.com/wsong83/qdi-sdm-noc.git,2017-02-03 17:04:56+00:00,A QDI spatial division multiplexing (SDM) NoC,wsong83/qdi-sdm-noc,Verilog,qdi-sdm-noc,7220,3,2023-11-09 06:15:51+00:00,1
3132,79440602,https://github.com/sorgelig/PET2001_MIST.git,2017-01-19 10:08:51+00:00,Init,sorgelig/PET2001_MIST,Verilog,PET2001_MIST,1046,3,2019-11-06 12:03:44+00:00,0
3133,78045425,https://github.com/qyyMriel/PageRank-Algorithm.git,2017-01-04 19:18:40+00:00,"This project is an NOC based implementation of PageRank algorithm, the cornerstone of web search engine, in Verilog language.",qyyMriel/PageRank-Algorithm,Verilog,PageRank-Algorithm,1579,3,2023-09-21 06:31:07+00:00,0
3134,75152118,https://github.com/LouiseSiah/ADC_to_DAC_verilog.git,2016-11-30 04:43:37+00:00,DE2-115 cyclone IV E,LouiseSiah/ADC_to_DAC_verilog,Verilog,ADC_to_DAC_verilog,5627,3,2021-07-13 07:17:14+00:00,0
3135,80869637,https://github.com/jk2528/ece5745-tut5-asic-tools.git,2017-02-03 21:11:36+00:00,ECE 5745 Tutorial 5: Synopsys ASIC Tools,jk2528/ece5745-tut5-asic-tools,Verilog,ece5745-tut5-asic-tools,7171,3,2024-07-07 16:56:49+00:00,17
3136,81486893,https://github.com/sh-vlad/ov7670_camera_project.git,2017-02-09 19:30:20+00:00,https://habrahabr.ru/post/283488/ ,sh-vlad/ov7670_camera_project,Verilog,ov7670_camera_project,19,3,2023-11-03 07:22:16+00:00,0
3137,77684591,https://github.com/adityagupta1089/EEP206-Verilog.git,2016-12-30 12:20:08+00:00,"Verilog Codes for various digital circuits for labs at IIT Ropar, basic gates, adders & subtractors (half & full), ripple adders, multipliers and code converters.",adityagupta1089/EEP206-Verilog,Verilog,EEP206-Verilog,19,3,2023-04-05 02:25:30+00:00,2
3138,77469496,https://github.com/k-daigo/juliaset.git,2016-12-27 16:44:35+00:00,Realtime Juliaset(FPGA DE0),k-daigo/juliaset,Verilog,juliaset,2098,3,2019-07-17 17:09:48+00:00,0
3139,77057121,https://github.com/yiwenlu66/countdown.git,2016-12-21 14:10:54+00:00,EDA project,yiwenlu66/countdown,Verilog,countdown,18,3,2017-12-06 16:26:21+00:00,0
3140,74983235,https://github.com/wind0136/hdl51.git,2016-11-28 14:53:57+00:00,"8051 http://opencores.org/project,8051",wind0136/hdl51,Verilog,hdl51,1502,3,2024-06-17 06:17:56+00:00,1
3141,75002034,https://github.com/ClumsyLee/convolutional-coding.git,2016-11-28 18:27:22+00:00,,ClumsyLee/convolutional-coding,Verilog,convolutional-coding,2299,3,2024-10-16 17:27:52+00:00,2
3142,76999583,https://github.com/yomboprime/zxuno-addons.git,2016-12-20 23:33:35+00:00,Some ZX-Uno addons,yomboprime/zxuno-addons,Verilog,zxuno-addons,19146,3,2020-02-10 01:58:43+00:00,0
3143,74984475,https://github.com/mahtabfarrokh/16bit_Adder.git,2016-11-28 15:06:42+00:00,it 's my logic midterm project.,mahtabfarrokh/16bit_Adder,Verilog,16bit_Adder,2,3,2024-06-07 12:25:22+00:00,0
3144,77052223,https://github.com/kmd178/Digital_Systems_lab4_LCD.git,2016-12-21 13:05:22+00:00,"Implementation of a Liquid Crystal Display driver. The goal is to experiment with the various functions of the Spartan3E's onboard LCD. The suggested sample string for testing the aforementioned driver is the typical message ABCDEFGHIJKLMNOPabcdefghijklmno , the last(32nd) character being a circularly rotating single digit cursor. The message is registered in the BRAM memory of the FPGA and the LCD driver is utilized to continuously drive it in the LCD refreshed in 1 second intervals (including the display of the rotating cursor implementation). Placement of the BRAM should be preconfigured to take place in the uppermost left part of the available memory in the Spartan3E board.FPGAs like the Spartan3E board typically have a preconfigured synthesizable processor to drive the LCD and make the implementation less complicated . Because the use of the above processor can utilize a big portion of the LUTs and registers of the FPGA,  it can prohibit functionallity or increase the hardware requirements of an FPGA implementation. This project involves direct implementation of some of the LCD driver's fanctions in the main system tailored for minimum footprint in the available resources. ",kmd178/Digital_Systems_lab4_LCD,Verilog,Digital_Systems_lab4_LCD,2976,3,2024-09-12 05:46:03+00:00,0
3145,77841131,https://github.com/concise/zedboard-hwswcodesign-example.git,2017-01-02 15:00:53+00:00,An example of hardware/software co-design using ZedBoard: Let ARM Linux work with FPGA,concise/zedboard-hwswcodesign-example,Verilog,zedboard-hwswcodesign-example,597,3,2024-03-27 07:08:32+00:00,1
3146,75210121,https://github.com/Sarafim/USART.git,2016-11-30 17:23:44+00:00,,Sarafim/USART,Verilog,USART,23,2,2023-02-14 15:13:12+00:00,1
3147,75758369,https://github.com/matthiasbock/icestick-as-uart-adapter.git,2016-12-06 18:14:37+00:00,Simple Lattice iCEcube2 project to use the Lattice iCEstick as a (level shifting) UART adapter,matthiasbock/icestick-as-uart-adapter,Verilog,icestick-as-uart-adapter,604,2,2020-05-26 09:51:11+00:00,0
3148,76607486,https://github.com/MIPSfpga/mipsfpga_2_0_sandbox.git,2016-12-16 00:36:13+00:00,mipsfpga_2_0_sandbox,MIPSfpga/mipsfpga_2_0_sandbox,Verilog,mipsfpga_2_0_sandbox,30033,2,2021-06-22 19:21:48+00:00,5
3149,79951855,https://github.com/harrybraviner/mojo_hack.git,2017-01-24 20:37:22+00:00,Implementation of the Hack architecture from the nand2tetris course on a MojoV3 FPGA development board.,harrybraviner/mojo_hack,Verilog,mojo_hack,24,2,2024-09-04 08:49:09+00:00,0
3150,78910884,https://github.com/Ashoth/FPGA-Racing-Game.git,2017-01-14 03:59:21+00:00,,Ashoth/FPGA-Racing-Game,Verilog,FPGA-Racing-Game,182,2,2024-07-09 03:30:38+00:00,3
3151,74931298,https://github.com/ravishwetha/function-generator.git,2016-11-28 02:52:19+00:00,,ravishwetha/function-generator,Verilog,function-generator,31,2,2023-02-06 18:29:25+00:00,0
3152,77469627,https://github.com/AloriumTechnology/XLR8LFSR.git,2016-12-27 16:46:42+00:00,,AloriumTechnology/XLR8LFSR,Verilog,XLR8LFSR,26375,2,2022-04-14 22:14:01+00:00,0
3153,79269756,https://github.com/EECS150/labs_sp17.git,2017-01-17 20:40:51+00:00,EECS 151/251A FPGA Labs for the Spring 2017 semester.,EECS150/labs_sp17,Verilog,labs_sp17,25557,2,2023-01-28 13:17:58+00:00,2
3154,80693920,https://github.com/sukrutkelkar/Design-verification-of-a-RTL-model-Multiport-ALU-Unit.git,2017-02-02 04:41:53+00:00,RTL Design: Pipelined Multi port Calculator with 2 ALUs one for Add/Subtract and other for Shift operations. Developed a Gray box model with on-the fly constraint random simulation generation. Used reference model based scoreboard technique with functional coverage to verify the DUV. Language used: System Verilog,sukrutkelkar/Design-verification-of-a-RTL-model-Multiport-ALU-Unit,Verilog,Design-verification-of-a-RTL-model-Multiport-ALU-Unit,327,2,2023-02-10 13:48:54+00:00,1
3155,78069084,https://github.com/arshansh/slambench.git,2017-01-05 01:53:48+00:00,Final Year Project,arshansh/slambench,Verilog,slambench,91897,2,2023-07-19 14:18:26+00:00,1
3156,76739840,https://github.com/IElgohary/SmartTraffic.git,2016-12-17 18:23:56+00:00,simple project using ALtera DE2-115 FPGA,IElgohary/SmartTraffic,Verilog,SmartTraffic,66,2,2024-04-27 17:38:58+00:00,0
3157,76088992,https://github.com/PZHengwf/My_Fiber_EMAC.git,2016-12-10 03:52:29+00:00,Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC Wrapper v1.8  Example Design,PZHengwf/My_Fiber_EMAC,Verilog,My_Fiber_EMAC,1459,2,2023-06-20 09:02:57+00:00,4
3158,75576334,https://github.com/shantanu5092/Network-on-Chip-NOC-.git,2016-12-05 01:14:19+00:00,The Network on a chip is a pair of low pin count uni-directional bus.,shantanu5092/Network-on-Chip-NOC-,Verilog,Network-on-Chip-NOC-,5832,2,2024-04-24 01:50:26+00:00,0
3159,80967941,https://github.com/fede2cr/fpga_playground.git,2017-02-05 04:11:50+00:00,Ejemplos en Icestudio para aprender sobre FPGAs,fede2cr/fpga_playground,Verilog,fpga_playground,5246,2,2020-09-24 21:44:10+00:00,0
3160,76126906,https://github.com/Soupi78/287_FInal.git,2016-12-10 17:21:46+00:00,287 Final Project: Ethan Sobol & Noah Smith ,Soupi78/287_FInal,Verilog,287_FInal,189,2,2023-12-02 18:05:01+00:00,1
3161,74939727,https://github.com/danx12/mips-cpu-simulation.git,2016-11-28 05:19:09+00:00,Basic MIPS MCU simulation written in Verilog,danx12/mips-cpu-simulation,Verilog,mips-cpu-simulation,36,2,2024-08-26 07:59:44+00:00,0
3162,79992736,https://github.com/oblivioncth/DE0-Verilog-Processor.git,2017-01-25 07:30:59+00:00,"A fully functional 16-bit virtual processor (harvard architecture) created from scratch using Verliog, an Altera DE0, and peripheral board. The processor is paired with 256 KB of RAM and accepts assembly instructions. See the datasheet under ""documentation"" for more information. Developed by Christian Heimlich in Quartus II",oblivioncth/DE0-Verilog-Processor,Verilog,DE0-Verilog-Processor,2643,2,2024-09-12 17:41:24+00:00,1
3163,80488775,https://github.com/Octopus-Orz/Gaussian-Noise-Generator.git,2017-01-31 03:44:07+00:00,This includes matlab model and RTL model(verification not finished).,Octopus-Orz/Gaussian-Noise-Generator,Verilog,Gaussian-Noise-Generator,486,2,2024-07-13 00:37:36+00:00,1
3164,77756631,https://github.com/alec-ng/face-rec-home-security.git,2016-12-31 21:31:11+00:00,Home security system on a Rapsberry Pi and Altera DE-2 FPGA with facial recognition,alec-ng/face-rec-home-security,Verilog,face-rec-home-security,28231,2,2023-08-26 11:17:40+00:00,1
3165,80284315,https://github.com/zhangfengdegithub/UG1165.git,2017-01-28 12:54:56+00:00,Linux Device Driver for Custom IP with Interrupt running on ZedBoard ,zhangfengdegithub/UG1165,Verilog,UG1165,22783,2,2023-05-21 19:26:20+00:00,6
3166,78014489,https://github.com/psykulsk/Logic_Analyzer_MAX10_FPGA.git,2017-01-04 12:42:43+00:00,Verilog code for MAXimator platform (using Altera MAX 10 FPGA) allowing for real time measurement of logic states in your hardware prototype along with matlab scrip used for visualisation.,psykulsk/Logic_Analyzer_MAX10_FPGA,Verilog,Logic_Analyzer_MAX10_FPGA,101,2,2024-05-09 03:10:03+00:00,2
3167,75185035,https://github.com/jodalyst/i2c_mpu9250_example.git,2016-11-30 12:30:22+00:00,Simple Verilog example of i2c communication between Nexys4 DDR and MPU9250,jodalyst/i2c_mpu9250_example,Verilog,i2c_mpu9250_example,9,2,2024-09-25 09:38:57+00:00,0
3168,76002614,https://github.com/huihui-v/Multiple-cycled-CPU.git,2016-12-09 04:48:37+00:00,中山大学 数据科学与计算机学院 计算机组成原理与接口设计 实验三,huihui-v/Multiple-cycled-CPU,Verilog,Multiple-cycled-CPU,8,2,2024-10-24 10:11:08+00:00,0
3169,77923266,https://github.com/mahdienan/Spongent.git,2017-01-03 14:18:03+00:00,,mahdienan/Spongent,Verilog,Spongent,31,2,2024-03-07 15:07:56+00:00,1
3170,75805863,https://github.com/henryeherman/ddaca.git,2016-12-07 06:19:49+00:00,Playing with digital logic,henryeherman/ddaca,Verilog,ddaca,16,1,2022-03-17 19:48:04+00:00,0
3171,77727490,https://github.com/ghuangatlbl/BIDS-common-hdl.git,2016-12-31 05:55:18+00:00,,ghuangatlbl/BIDS-common-hdl,Verilog,BIDS-common-hdl,127,1,2018-10-25 18:16:10+00:00,0
3172,75019303,https://github.com/hmenn/MIPS-processor.git,2016-11-28 22:19:56+00:00,MIPS Processor with Structural Verilog,hmenn/MIPS-processor,Verilog,MIPS-processor,617,1,2017-01-01 10:57:52+00:00,0
3173,75187435,https://github.com/eltsai/A-Simple-Electronic-Piano-on-FPGA.git,2016-11-30 13:03:15+00:00,,eltsai/A-Simple-Electronic-Piano-on-FPGA,Verilog,A-Simple-Electronic-Piano-on-FPGA,334,1,2022-05-31 06:38:29+00:00,0
3174,77122918,https://github.com/mugundhan1/xillybus_adc_capture.git,2016-12-22 07:32:27+00:00,,mugundhan1/xillybus_adc_capture,Verilog,xillybus_adc_capture,54178,1,2023-05-27 05:03:28+00:00,0
3175,76447465,https://github.com/ninfeion/BB8051.git,2016-12-14 10:01:41+00:00,BB8051-The first soft 8051 core that young people must own,ninfeion/BB8051,Verilog,BB8051,8,1,2019-10-24 14:55:41+00:00,1
3176,78773174,https://github.com/erikgroving/delta-sigma-modulator.git,2017-01-12 18:11:45+00:00,,erikgroving/delta-sigma-modulator,Verilog,delta-sigma-modulator,387466,1,2021-05-27 03:07:08+00:00,0
3177,78660800,https://github.com/zhelnio/sdram_de10lite.git,2017-01-11 17:09:24+00:00,Terasic sdram rtl demo (not working irl),zhelnio/sdram_de10lite,Verilog,sdram_de10lite,900,1,2021-05-16 22:24:51+00:00,0
3178,78024333,https://github.com/DhatriPatel/Box-Muller-Transform.git,2017-01-04 14:48:40+00:00,ASIC design and verification of Box-Muller Transform,DhatriPatel/Box-Muller-Transform,Verilog,Box-Muller-Transform,3434,1,2017-01-04 19:25:06+00:00,0
3179,80489893,https://github.com/chongxi/LLNSP.git,2017-01-31 04:08:08+00:00,Low-latency neural signal processor (LLNSP),chongxi/LLNSP,Verilog,LLNSP,62711,1,2023-11-16 06:16:48+00:00,0
3180,76089985,https://github.com/degv364/sd_host.git,2016-12-10 04:17:32+00:00,,degv364/sd_host,Verilog,sd_host,2985,1,2024-03-31 04:59:03+00:00,0
3181,78677670,https://github.com/aliyazdi75/Logic_Traffic_Light_Verilog.git,2017-01-11 20:38:10+00:00,The operate of light traffic in the intersection.,aliyazdi75/Logic_Traffic_Light_Verilog,Verilog,Logic_Traffic_Light_Verilog,30,1,2021-05-17 21:37:49+00:00,0
3182,75655392,https://github.com/AloriumTechnology/ESC-Tutorial.git,2016-12-05 18:42:34+00:00,LFSR Demonstration Code for ESC Silicon Valley,AloriumTechnology/ESC-Tutorial,Verilog,ESC-Tutorial,2975,1,2022-04-14 22:14:09+00:00,0
3183,80494058,https://github.com/Rika321/fpgalab_fsm.git,2017-01-31 05:25:13+00:00,Finite State Machine implemented by fpga,Rika321/fpgalab_fsm,Verilog,fpgalab_fsm,781,1,2017-11-08 02:44:46+00:00,0
3184,76467554,https://github.com/tom01h/vscale-chip.git,2016-12-14 14:38:46+00:00,Arty FPGA environment for V-scale,tom01h/vscale-chip,Verilog,vscale-chip,47,1,2018-08-26 08:09:55+00:00,0
3185,76826790,https://github.com/mandius314/wallacetreemultiplier.git,2016-12-19 04:01:49+00:00,verilog code for 8*8 wallace tree multipliers for unsigned integers.,mandius314/wallacetreemultiplier,Verilog,wallacetreemultiplier,1,1,2019-06-03 09:20:33+00:00,0
3186,80582133,https://github.com/hal00alex/VerilogSample.git,2017-02-01 02:10:50+00:00,Sample of My Verilog used to make modules EE460M,hal00alex/VerilogSample,Verilog,VerilogSample,8,1,2023-03-05 05:08:45+00:00,0
3187,76695655,https://github.com/ece287/Simon-Says.git,2016-12-17 00:48:29+00:00,,ece287/Simon-Says,Verilog,Simon-Says,14,1,2023-12-14 22:28:45+00:00,0
3188,75508797,https://github.com/liafalk/CORDIC_Verilog.git,2016-12-04 00:34:11+00:00,Verilog implementation of a CORDIC algorithm,liafalk/CORDIC_Verilog,Verilog,CORDIC_Verilog,10271,1,2021-05-13 21:40:17+00:00,0
3189,76497803,https://github.com/Sammy-Jankis/Audio-Recorder.git,2016-12-14 21:17:25+00:00,FPGA Audio Recorder,Sammy-Jankis/Audio-Recorder,Verilog,Audio-Recorder,4394,1,2024-05-13 13:45:10+00:00,0
3190,80920060,https://github.com/bkukanov/Learning-Verilog.git,2017-02-04 13:09:47+00:00,In this repository I'll keep my education scetches ,bkukanov/Learning-Verilog,Verilog,Learning-Verilog,18,1,2020-11-07 16:11:37+00:00,0
3191,79364478,https://github.com/mahtabfarrokh/Traffic_Light.git,2017-01-18 17:20:54+00:00,logic circuit final project,mahtabfarrokh/Traffic_Light,Verilog,Traffic_Light,2,1,2018-01-25 09:40:31+00:00,0
3192,79650770,https://github.com/veeYceeY/stereo_vision_core_bad.git,2017-01-21 14:31:59+00:00,"It is a stereo vision code i developed when i was learning verilog.It is not a practical one, yet its another code to read",veeYceeY/stereo_vision_core_bad,Verilog,stereo_vision_core_bad,11,1,2019-10-08 03:02:42+00:00,0
3193,76052131,https://github.com/boyarincevAlex/AXI4-Lite.git,2016-12-09 16:32:30+00:00,AXI4-Lite интерфейс,boyarincevAlex/AXI4-Lite,Verilog,AXI4-Lite,958,1,2023-03-02 12:54:14+00:00,0
3194,77616861,https://github.com/i-v-s/fpgaflow.git,2016-12-29 14:15:50+00:00,Experimental video processing on FPGA,i-v-s/fpgaflow,Verilog,fpgaflow,29,1,2017-07-26 03:04:54+00:00,0
3195,77976520,https://github.com/loserking/Integrated-Circuit-Design-.git,2017-01-04 03:21:12+00:00,,loserking/Integrated-Circuit-Design-,Verilog,Integrated-Circuit-Design-,7353,1,2019-08-11 18:48:53+00:00,0
3196,78114639,https://github.com/tom01h/FunctionalUnit.git,2017-01-05 13:21:42+00:00,,tom01h/FunctionalUnit,Verilog,FunctionalUnit,48,1,2017-12-21 08:37:22+00:00,0
3197,78023823,https://github.com/Tangdx/tinycpu20170102.git,2017-01-04 14:42:24+00:00,cpu design（practice the Verilog on FPGA）,Tangdx/tinycpu20170102,Verilog,tinycpu20170102,2,1,2022-10-11 10:11:43+00:00,0
3198,79197809,https://github.com/naveenvignesh/ethernetMAC.git,2017-01-17 06:48:45+00:00,,naveenvignesh/ethernetMAC,Verilog,ethernetMAC,206737,1,2018-05-26 02:29:58+00:00,0
3199,76281595,https://github.com/varahram/adi_hdl.git,2016-12-12 17:57:12+00:00,,varahram/adi_hdl,Verilog,adi_hdl,4951,1,2019-10-17 04:40:40+00:00,0
3200,75703577,https://github.com/rajith123/RISCV_IoT.git,2016-12-06 06:54:27+00:00,,rajith123/RISCV_IoT,Verilog,RISCV_IoT,167290,1,2017-02-08 09:15:10+00:00,0
3201,77878793,https://github.com/userAZ/FIR_verilog.git,2017-01-03 02:54:18+00:00,"General FIR Filter in Verilog, based off of Xilinx ug479_7Series_DSP48E1 Systolic FIR filter",userAZ/FIR_verilog,Verilog,FIR_verilog,1,1,2022-04-10 20:29:28+00:00,0
3202,78160561,https://github.com/mulvenna/eece479.git,2017-01-06 00:51:00+00:00,Divider circuit project from EECE 479 with Verilog specification and Magic VLSI layout,mulvenna/eece479,Verilog,eece479,355,1,2022-05-11 20:46:05+00:00,1
3203,80168881,https://github.com/kei-bility/verilog-slot.git,2017-01-27 00:22:34+00:00,Slot machine game on FPGA board,kei-bility/verilog-slot,Verilog,verilog-slot,3906,1,2022-04-06 15:14:23+00:00,0
3204,76572915,https://github.com/fishden1333/Verilog_Calculator.git,2016-12-15 15:45:18+00:00,"A simple calculator written with Verilog that allows users to do addition, subtraction, and multiplication with 3-bit numbers using PS/2 keyboard inputs.",fishden1333/Verilog_Calculator,Verilog,Verilog_Calculator,32,1,2018-05-08 20:38:49+00:00,1
3205,79758928,https://github.com/alexdrouillard/Piano.git,2017-01-23 01:24:40+00:00,Implemented a fully functioning 6-key piano in Verilog. Also implemented an audio and visual memory game which used the piano.,alexdrouillard/Piano,Verilog,Piano,18113,1,2018-06-18 09:15:07+00:00,0
3206,78240415,https://github.com/altdillon/de1-soc-vga-.git,2017-01-06 21:32:10+00:00,,altdillon/de1-soc-vga-,Verilog,de1-soc-vga-,2,1,2019-01-19 08:24:18+00:00,0
3207,79090962,https://github.com/Alchus/verilog.git,2017-01-16 06:51:15+00:00,MIPS processor simulated in behavioral Verilog,Alchus/verilog,Verilog,verilog,80,1,2021-10-18 19:34:19+00:00,2
3208,75858884,https://github.com/GSejas/Aproximate-Arithmetic-Operators.git,2016-12-07 17:18:14+00:00,,GSejas/Aproximate-Arithmetic-Operators,Verilog,Aproximate-Arithmetic-Operators,387540,1,2021-12-18 18:34:41+00:00,0
3209,76525171,https://github.com/Zizhen/ECE-385-final-project-bomberman.git,2016-12-15 04:54:38+00:00,,Zizhen/ECE-385-final-project-bomberman,Verilog,ECE-385-final-project-bomberman,134840,1,2019-04-05 21:03:58+00:00,0
3210,77052969,https://github.com/Jaxc/IP.git,2016-12-21 13:16:24+00:00,,Jaxc/IP,Verilog,IP,11928,1,2022-04-29 20:17:27+00:00,0
3211,76660810,https://github.com/xmh645214784/pong_game.git,2016-12-16 14:42:23+00:00,,xmh645214784/pong_game,Verilog,pong_game,52,1,2018-01-07 10:59:35+00:00,0
3212,80135655,https://github.com/CoryJonet/Verilog_Exercises.git,2017-01-26 17:10:19+00:00,"Verilog & Assembly Exercises that delves into: Multiplexers, Adders, Sequence detection, Registers, Saturating Counter, FIFO, and various Assembly exercises",CoryJonet/Verilog_Exercises,Verilog,Verilog_Exercises,2001,1,2018-03-29 05:15:17+00:00,0
3213,77395673,https://github.com/MihailoIsakov/layer_multiplex_nn.git,2016-12-26 16:40:51+00:00,,MihailoIsakov/layer_multiplex_nn,Verilog,layer_multiplex_nn,7486,1,2022-07-21 18:58:45+00:00,0
3214,80582175,https://github.com/foureyedengineer/Advanced-digital-clock.git,2017-02-01 02:11:33+00:00,A 12- and 24-hour clock,foureyedengineer/Advanced-digital-clock,Verilog,Advanced-digital-clock,187,1,2020-04-25 21:11:23+00:00,0
3215,80580445,https://github.com/KiranVishal/ApproximateComputing-Verilog.git,2017-02-01 01:42:29+00:00,Approximate Computing Multi-Cycle CPU Using Verilog ,KiranVishal/ApproximateComputing-Verilog,Verilog,ApproximateComputing-Verilog,42442,1,2017-03-07 04:16:42+00:00,3
3216,80787221,https://github.com/hgarrereyn/MiniBit-Verilog.git,2017-02-03 01:41:05+00:00,A verilog simulation of my homebrew CPU -- the MiniBit computer.,hgarrereyn/MiniBit-Verilog,Verilog,MiniBit-Verilog,11,1,2022-10-13 12:05:31+00:00,1
3217,77315297,https://github.com/bittervivek/TrafficLight_VivadoSDK.git,2016-12-25 07:22:17+00:00,,bittervivek/TrafficLight_VivadoSDK,Verilog,TrafficLight_VivadoSDK,223,1,2018-10-18 14:30:07+00:00,0
3218,77347748,https://github.com/alphan24/fpga-sin-wave.git,2016-12-26 00:17:01+00:00,sin wave generation verilog,alphan24/fpga-sin-wave,Verilog,fpga-sin-wave,2,1,2022-05-22 11:11:15+00:00,3
3219,76552868,https://github.com/patripi/FPGA-Disenos.git,2016-12-15 11:11:46+00:00,Examples & Test Icestudio - FPGA icestick & Alhambra ICEzum,patripi/FPGA-Disenos,Verilog,FPGA-Disenos,17,1,2017-12-18 15:38:48+00:00,0
3220,74950184,https://github.com/GilbertZhang/Numberful_mojo.git,2016-11-28 07:55:43+00:00,50.002 final project: game design,GilbertZhang/Numberful_mojo,Verilog,Numberful_mojo,4506,1,2019-11-24 12:54:40+00:00,0
3221,78185340,https://github.com/fangbq/SFDD.git,2017-01-06 07:37:56+00:00,Sentential Functional Decision Diagrams,fangbq/SFDD,Verilog,SFDD,34457,1,2021-08-27 03:10:48+00:00,1
3222,75569496,https://github.com/czhcharles/BattleCity.git,2016-12-04 22:43:55+00:00,,czhcharles/BattleCity,Verilog,BattleCity,19864,1,2016-12-04 22:47:09+00:00,0
3223,76250860,https://github.com/yakjunlun/Quoridor.git,2016-12-12 11:35:07+00:00,ISTD 50.002 1D project,yakjunlun/Quoridor,Verilog,Quoridor,7444,1,2021-01-05 13:22:09+00:00,1
3224,80039510,https://github.com/mriosrivas/verilog_basics.git,2017-01-25 17:42:11+00:00,,mriosrivas/verilog_basics,Verilog,verilog_basics,24,1,2022-03-24 23:01:55+00:00,0
3225,81397317,https://github.com/mubaarik/6.111_project.git,2017-02-09 02:02:02+00:00,,mubaarik/6.111_project,Verilog,6.111_project,37705,1,2019-08-27 21:52:56+00:00,0
3226,78823969,https://github.com/secworks/verilogtest.git,2017-01-13 06:58:21+00:00,Repo for test of HW implementations written in Verilog.,secworks/verilogtest,Verilog,verilogtest,58,1,2022-01-29 23:23:49+00:00,1
3227,79059503,https://github.com/Dima1610/melexis_labs_svaha_dmytro.git,2017-01-15 21:03:41+00:00,labs of melexis,Dima1610/melexis_labs_svaha_dmytro,Verilog,melexis_labs_svaha_dmytro,369,1,2022-12-12 13:04:14+00:00,0
3228,78394548,https://github.com/drom/pew.git,2017-01-09 04:43:44+00:00,:fireworks: PEW PEW Project,drom/pew,Verilog,pew,11,1,2022-07-02 23:34:05+00:00,0
3229,79254036,https://github.com/castleberrysam/Spartan6-CPU.git,2017-01-17 17:41:36+00:00,A Verilog design for a simple CPU running on the Xilinx Spartan 6 series,castleberrysam/Spartan6-CPU,Verilog,Spartan6-CPU,220,1,2020-09-28 06:23:14+00:00,1
3230,75558410,https://github.com/SamuelBonnell/Space-Invaders.git,2016-12-04 19:16:14+00:00,"This game was created for ECE 287 at Miami University. It has most of the elements of the original game, but implemented using a VGA cord and a PS/2 keyboard on the DE2 board.",SamuelBonnell/Space-Invaders,Verilog,Space-Invaders,21,1,2016-12-09 19:38:23+00:00,1
3231,75669147,https://github.com/swoolbean/MatrixMultiplier.git,2016-12-05 21:46:02+00:00,,swoolbean/MatrixMultiplier,Verilog,MatrixMultiplier,3229,1,2020-07-02 04:14:43+00:00,0
3232,75456760,https://github.com/invalidopc0de/NXP-Cup-FPGA.git,2016-12-03 06:36:44+00:00,,invalidopc0de/NXP-Cup-FPGA,Verilog,NXP-Cup-FPGA,33178,1,2023-10-14 15:17:15+00:00,1
3233,77977604,https://github.com/loserking/Computer-aided-Vlsi-System-Design-.git,2017-01-04 03:36:16+00:00,,loserking/Computer-aided-Vlsi-System-Design-,Verilog,Computer-aided-Vlsi-System-Design-,5209,1,2019-08-11 18:46:41+00:00,0
3234,77109042,https://github.com/sbhutada/vcs_matlab_cosim_demo.git,2016-12-22 03:34:05+00:00,,sbhutada/vcs_matlab_cosim_demo,Verilog,vcs_matlab_cosim_demo,39236,1,2024-02-04 03:15:30+00:00,1
3235,79556448,https://github.com/diantaowang/Phoenix-I.git,2017-01-20 12:15:51+00:00,MIPS32  Processor  Five-stage-pipeline  Verilog,diantaowang/Phoenix-I,Verilog,Phoenix-I,132,1,2017-11-24 12:27:17+00:00,1
3236,76590471,https://github.com/musico964/Fpga_4_Fiber.git,2016-12-15 19:43:32+00:00,,musico964/Fpga_4_Fiber,Verilog,Fpga_4_Fiber,73872,1,2023-06-20 09:02:57+00:00,2
3237,75210887,https://github.com/Sarafim/MIPS32.git,2016-11-30 17:33:04+00:00,MIPS32,Sarafim/MIPS32,Verilog,MIPS32,23,1,2019-06-06 14:07:25+00:00,0
3238,81288819,https://github.com/hbwangjinwu/ir_receive_interrupt.git,2017-02-08 04:51:52+00:00,a custom soft IP in FPGA partion to interrupt the HPS  with a custom driver,hbwangjinwu/ir_receive_interrupt,Verilog,ir_receive_interrupt,188,1,2022-02-13 10:27:57+00:00,0
3239,78958386,https://github.com/dwar7091/Verilog-code-.git,2017-01-14 18:28:33+00:00,Application of APB protocol,dwar7091/Verilog-code-,Verilog,Verilog-code-,3,1,2017-06-15 07:17:54+00:00,1
3240,78107317,https://github.com/wincle626/iDEA-softcore-processor.git,2017-01-05 11:28:27+00:00,,wincle626/iDEA-softcore-processor,Verilog,iDEA-softcore-processor,233,1,2019-03-12 18:01:32+00:00,1
3241,79453588,https://github.com/alanzjl/8-bit-cpu.git,2017-01-19 13:01:06+00:00,"A simple 8-bit RISC cpu that runs self-defined assemble language. Built with verilog, tested on Xilinx Spartan 6.",alanzjl/8-bit-cpu,Verilog,8-bit-cpu,1075,1,2017-12-19 04:40:08+00:00,0
3242,79476974,https://github.com/jennifercai/Eat-Squares.git,2017-01-19 17:25:30+00:00,A game made using Verilog and DE1-SOC,jennifercai/Eat-Squares,Verilog,Eat-Squares,66223,1,2018-12-19 04:30:19+00:00,0
3243,76953817,https://github.com/130B848/FPGA.git,2016-12-20 12:15:38+00:00,FPGA courses of SE@SJTU,130B848/FPGA,Verilog,FPGA,59213,1,2020-07-09 11:50:12+00:00,0
3244,80058201,https://github.com/oblivioncth/Pong-DE0.git,2017-01-25 21:09:49+00:00,Recreation of the classic Pong using a DE0 and Verilog. Functions on a breadboard with up and down inputs for two players and a 8x16 LED matrix. Developed by Christian Heimlich & Traz Daczkowski in Quartus II,oblivioncth/Pong-DE0,Verilog,Pong-DE0,55,1,2024-09-12 17:43:19+00:00,0
3245,79289777,https://github.com/tringuyen0601/2BitFullAdder.git,2017-01-18 01:15:28+00:00,A 2 bit full adder and test bench using Verilog ,tringuyen0601/2BitFullAdder,Verilog,2BitFullAdder,2,1,2024-04-18 18:46:15+00:00,2
3246,81429683,https://github.com/suoglu/STC.git,2017-02-09 08:53:27+00:00,Sensitivity Time Control function implementation with a simple sea clutter generator and radar interface,suoglu/STC,Verilog,STC,620,1,2024-04-30 16:12:05+00:00,1
3247,81091795,https://github.com/waqarnabi/tybec.git,2017-02-06 13:50:23+00:00,Back-end for the TyTra flow,waqarnabi/tybec,Verilog,tybec,16088,1,2021-12-09 13:11:07+00:00,0
3248,77927049,https://github.com/HMKRL/DE0CV-VGA.git,2017-01-03 15:02:59+00:00,,HMKRL/DE0CV-VGA,Verilog,DE0CV-VGA,12048,1,2021-03-05 23:14:30+00:00,0
3249,77322625,https://github.com/zhexxian/SUTD-Computational-Structures.git,2016-12-25 11:19:39+00:00,SUTD 50.002 Computational Structures,zhexxian/SUTD-Computational-Structures,Verilog,SUTD-Computational-Structures,8646,1,2021-01-05 13:13:25+00:00,1
3250,78769045,https://github.com/kirIn0305/fpga_tizen.git,2017-01-12 17:23:11+00:00,FPGA大全のコードをZedboard上で実行する,kirIn0305/fpga_tizen,Verilog,fpga_tizen,18,1,2019-08-23 01:20:55+00:00,0
3251,75566912,https://github.com/Blingtron/guess_the_number_game.git,2016-12-04 21:52:13+00:00,"A ""Guess The Number"" game written in Verilog and implemented on the Altera DE0 FPGA board, for project 2 of ECEN-2350 (Digital Logic) CU Boulder, Fall 2016.",Blingtron/guess_the_number_game,Verilog,guess_the_number_game,6276,1,2017-11-13 13:18:51+00:00,0
3252,75571278,https://github.com/shantanu5092/Cyclic-Redundancy-Check-block-CRC-.git,2016-12-04 23:24:30+00:00,This is a synthesizable CRC block coded in System Verilog as per the specification given in the NXP document.,shantanu5092/Cyclic-Redundancy-Check-block-CRC-,Verilog,Cyclic-Redundancy-Check-block-CRC-,13655,1,2020-09-06 14:23:37+00:00,0
3253,76265912,https://github.com/ktkr/Lamaze.git,2016-12-12 14:50:36+00:00,Laser Maze game,ktkr/Lamaze,Verilog,Lamaze,575,1,2023-12-17 12:42:48+00:00,0
3254,75573753,https://github.com/shantanu5092/Box-Muller-Tansform-Floating-Point-Random-number-distribution-.git,2016-12-05 00:23:29+00:00,This is a synthesizable block that implements the Box-Muller transform to convert two random number to an approximation of a Gaussian random number distribution.,shantanu5092/Box-Muller-Tansform-Floating-Point-Random-number-distribution-,Verilog,Box-Muller-Tansform-Floating-Point-Random-number-distribution-,456,1,2023-12-19 09:04:04+00:00,0
3255,76659273,https://github.com/guillaumerose/verilog-playground.git,2016-12-16 14:20:06+00:00,,guillaumerose/verilog-playground,Verilog,verilog-playground,0,1,2016-12-16 14:46:16+00:00,0
3256,76512886,https://github.com/X-czh/FlappyBird.git,2016-12-15 01:40:12+00:00,FlappyBird on VGA Display using Verilog,X-czh/FlappyBird,Verilog,FlappyBird,1191,1,2023-01-28 18:30:20+00:00,0
3257,80246680,https://github.com/ipburbank/Raster-Laser-Projector.git,2017-01-27 21:17:47+00:00,,ipburbank/Raster-Laser-Projector,Verilog,Raster-Laser-Projector,1227,1,2019-03-29 08:13:54+00:00,1
3258,77856805,https://github.com/phanrahan/ice40.git,2017-01-02 19:29:39+00:00,,phanrahan/ice40,Verilog,ice40,7310,1,2023-06-30 15:29:43+00:00,0
3259,78331658,https://github.com/oskimura/MyCPU.git,2017-01-08 08:49:48+00:00,,oskimura/MyCPU,Verilog,MyCPU,88,1,2023-03-05 00:08:16+00:00,0
3260,74912985,https://github.com/alozta/VendingMachine-FSM.git,2016-11-27 20:40:43+00:00,Finite state machine of a custom vending machine implemented in Verilog HDL.,alozta/VendingMachine-FSM,Verilog,VendingMachine-FSM,251,1,2021-07-28 06:22:40+00:00,0
3261,75141106,https://github.com/NelsonTovar32/ELSBike.git,2016-11-30 02:04:29+00:00,Electronic Loan System Bicycle,NelsonTovar32/ELSBike,Verilog,ELSBike,42,1,2016-11-30 16:06:32+00:00,1
3262,79370671,https://github.com/meshlet/ARSC.git,2017-01-18 18:31:36+00:00,A Relatively Simple Computer,meshlet/ARSC,Verilog,ARSC,10406,1,2022-03-22 17:37:38+00:00,0
3263,74891535,https://github.com/n5596/Verilog-Arduino-Codes.git,2016-11-27 14:08:27+00:00,Verilog and Arduino codes done in the Embedded Hardware Design course (Sem 3),n5596/Verilog-Arduino-Codes,Verilog,Verilog-Arduino-Codes,4,1,2024-05-24 08:39:17+00:00,0
3264,81390440,https://github.com/Llcoolsouder/Comp-Arch-Processor.git,2017-02-09 00:20:12+00:00,,Llcoolsouder/Comp-Arch-Processor,Verilog,Comp-Arch-Processor,80157,1,2019-06-14 16:38:03+00:00,0
3265,76906652,https://github.com/rxs0640/Vivado_Game.git,2016-12-19 23:51:08+00:00,,rxs0640/Vivado_Game,Verilog,Vivado_Game,3536,1,2017-12-18 01:33:04+00:00,0
3266,75833773,https://github.com/ElaineJ/TIMEDOUT.git,2016-12-07 12:26:15+00:00,,ElaineJ/TIMEDOUT,Verilog,TIMEDOUT,1517,1,2021-01-05 13:20:35+00:00,1
3267,75095741,https://github.com/ef-end-y/UT88_fpga.git,2016-11-29 15:40:11+00:00,,ef-end-y/UT88_fpga,Verilog,UT88_fpga,48,1,2018-01-28 23:29:27+00:00,1
3268,77649840,https://github.com/mccannannamary/Stopwatch.git,2016-12-30 01:10:43+00:00,Hardware Description for Stopwatch,mccannannamary/Stopwatch,Verilog,Stopwatch,10,1,2016-12-30 19:12:31+00:00,0
3269,77846635,https://github.com/e-asphyx/fpga-dac.git,2017-01-02 16:30:31+00:00,Some unsorted stuff related to FPGA DSP processing,e-asphyx/fpga-dac,Verilog,fpga-dac,1751,1,2022-03-25 14:58:31+00:00,0
3270,78389467,https://github.com/sxr4316/4.0.sxrRISC621.git,2017-01-09 03:14:27+00:00,,sxr4316/4.0.sxrRISC621,Verilog,4.0.sxrRISC621,15136,1,2019-06-15 12:51:58+00:00,0
3271,78173690,https://github.com/apurv1205/Computer-Organisation-and-Architecture-.git,2017-01-06 04:28:43+00:00,IIT Kharagpur Computer Science (5th semester) codes for computer organisation and architecture,apurv1205/Computer-Organisation-and-Architecture-,Verilog,Computer-Organisation-and-Architecture-,6228,1,2021-06-14 14:04:50+00:00,0
3272,79582593,https://github.com/patel344/ece337.git,2017-01-20 17:50:36+00:00,ASIC Design,patel344/ece337,Verilog,ece337,3744,1,2017-09-28 03:53:37+00:00,0
3273,78777078,https://github.com/bunnie/xz-fpga-test1.git,2017-01-12 19:00:24+00:00,XZ FPGA test program 1,bunnie/xz-fpga-test1,Verilog,xz-fpga-test1,17,1,2022-01-29 23:37:40+00:00,0
3274,76348186,https://github.com/Zhiming-Huang/verilog-DDS-generator.git,2016-12-13 10:22:58+00:00,a verilog based DDS generator,Zhiming-Huang/verilog-DDS-generator,Verilog,verilog-DDS-generator,21769,1,2024-05-05 16:37:53+00:00,1
3275,75101509,https://github.com/LouiseSiah/WM8731_config_verilog.git,2016-11-29 16:43:02+00:00,Audio Codec,LouiseSiah/WM8731_config_verilog,Verilog,WM8731_config_verilog,3462,1,2018-08-03 10:39:31+00:00,0
3276,80176260,https://github.com/shyamal-anadkat/ComputerArchitecture.git,2017-01-27 02:45:43+00:00,,shyamal-anadkat/ComputerArchitecture,Verilog,ComputerArchitecture,19393,1,2017-05-12 19:05:20+00:00,0
3277,81041816,https://github.com/ym31433/CORDIC-SVD-microprocessor.git,2017-02-06 02:55:30+00:00,Designed a digital signal processor supporting Singular Value Decomposition through CORDIC rotation,ym31433/CORDIC-SVD-microprocessor,Verilog,CORDIC-SVD-microprocessor,7,1,2019-10-17 13:24:47+00:00,2
3278,77976563,https://github.com/loserking/Digital-System-Design-.git,2017-01-04 03:21:50+00:00,,loserking/Digital-System-Design-,Verilog,Digital-System-Design-,4047,1,2019-08-10 16:55:21+00:00,0
3279,78024559,https://github.com/mjb940806/2015-1_Computer_organization.git,2017-01-04 14:51:07+00:00,COSE222:Computer Organization - pipelined processor,mjb940806/2015-1_Computer_organization,Verilog,2015-1_Computer_organization,3685,1,2018-07-05 07:13:17+00:00,0
3280,76520820,https://github.com/jensen612/Courses.git,2016-12-15 03:32:44+00:00,FFT,jensen612/Courses,Verilog,Courses,48,1,2024-04-29 13:45:24+00:00,1
3281,76519615,https://github.com/etraister/calc2.git,2016-12-15 03:15:12+00:00,,etraister/calc2,Verilog,calc2,48,1,2021-05-13 22:47:30+00:00,0
3282,81383296,https://github.com/amerisrudland/miniSRC.git,2017-02-08 22:35:54+00:00,,amerisrudland/miniSRC,Verilog,miniSRC,47,1,2017-02-13 16:13:52+00:00,0
3283,78129276,https://github.com/ktemkin-archive/picoview.git,2017-01-05 16:28:00+00:00,Firmware/software for visualizing FPGA timing properties.,ktemkin-archive/picoview,Verilog,picoview,1143,1,2019-11-20 19:02:19+00:00,0
3284,79639647,https://github.com/veeYceeY/sramcontroller.git,2017-01-21 10:40:36+00:00,"Simple SRAM controller , tested on ALTERA DE1 board",veeYceeY/sramcontroller,Verilog,sramcontroller,2,1,2020-02-27 13:46:27+00:00,1
3285,80170746,https://github.com/MahmoodMahmood/VerilogPianoTiles.git,2017-01-27 00:55:11+00:00,This is my final project for ECE241 project at the university of Toronto. The project was written for the DE1SoC board.,MahmoodMahmood/VerilogPianoTiles,Verilog,VerilogPianoTiles,14469,1,2017-11-26 12:53:21+00:00,0
3286,80489242,https://github.com/MertTens/SheetMusicMaker.git,2017-01-31 03:54:01+00:00,Sing a tune and the sheet music for that tune will be displayed on the screen. You can loop the tune back to you.,MertTens/SheetMusicMaker,Verilog,SheetMusicMaker,13456,1,2023-10-31 23:48:03+00:00,0
3287,80510879,https://github.com/yjlcoder/MipsCPU.git,2017-01-31 10:31:08+00:00,"A MipsCPU, implemented on Xilinx Nexys 3 ",yjlcoder/MipsCPU,Verilog,MipsCPU,552,1,2019-06-23 13:25:10+00:00,0
3288,75666075,https://github.com/PanielDan/Candy_Crush_Verilog.git,2016-12-05 21:05:26+00:00,A modified version of the popular game Candy Crush in Verilog. This is programed for a Nexsys 3 Spartan 6 FPGA with a VGA connection. You can compile all these files in Xilinx and upload the bit file to program into an FPGA,PanielDan/Candy_Crush_Verilog,Verilog,Candy_Crush_Verilog,573,1,2018-02-06 17:02:37+00:00,0
3289,75744298,https://github.com/caipengbo/DesignCPU.git,2016-12-06 15:27:01+00:00,Design a computer model based on micro program CPU using Verilog HDL in MAXPLUSⅡ.,caipengbo/DesignCPU,Verilog,DesignCPU,437,1,2019-05-23 11:00:35+00:00,2
3290,80578697,https://github.com/BeverlyAb/FPGA_Design.git,2017-02-01 01:10:39+00:00,"These are projects written in Verilog, which are implemented onto the Spartan3, FPGA.",BeverlyAb/FPGA_Design,Verilog,FPGA_Design,1816,1,2020-09-29 00:02:49+00:00,0
3291,79555067,https://github.com/diantaowang/simple-MIPS.git,2017-01-20 11:52:38+00:00,MIPS Single-cycle Processor Verilog,diantaowang/simple-MIPS,Verilog,simple-MIPS,11,1,2017-11-24 12:26:41+00:00,1
3292,77406827,https://github.com/Bucknalla/ice-projects.git,2016-12-26 21:03:49+00:00,Collection of Verilog Projects synthesizable for the Lattice iCEStick using OSS Toolchain,Bucknalla/ice-projects,Verilog,ice-projects,27,1,2021-04-10 02:59:20+00:00,0
3293,77817902,https://github.com/Adrizcorp/fpgalover.git,2017-01-02 07:32:16+00:00,,Adrizcorp/fpgalover,Verilog,fpgalover,59054,1,2021-03-13 16:30:57+00:00,0
3294,77183869,https://github.com/dongyeolkim/SKILL.git,2016-12-22 23:54:47+00:00,,dongyeolkim/SKILL,Verilog,SKILL,46,1,2023-11-21 02:31:12+00:00,1
3295,86497447,https://github.com/dpretet/async_fifo.git,2017-03-28 19:09:57+00:00,"A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog",dpretet/async_fifo,Verilog,async_fifo,1061,256,2024-10-27 21:40:45+00:00,76
3296,82765077,https://github.com/jotego/jt12.git,2017-02-22 05:36:48+00:00,"FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)",jotego/jt12,Verilog,jt12,119216,120,2024-10-26 16:44:56+00:00,22
3297,81522207,https://github.com/rgwan/kamikaze.git,2017-02-10 03:27:24+00:00,Light-weight RISC-V RV32IMC microcontroller core.,rgwan/kamikaze,Verilog,kamikaze,26,103,2024-08-27 14:45:41+00:00,30
3298,81566019,https://github.com/enjoy-digital/daisho.git,2017-02-10 13:06:06+00:00,Test of the USB3 IP Core from Daisho on a Xilinx device,enjoy-digital/daisho,Verilog,daisho,158,85,2024-10-18 18:53:46+00:00,28
3299,87104101,https://github.com/dawsonjon/verilog-math.git,2017-04-03 17:55:54+00:00,Mathematical Functions in Verilog,dawsonjon/verilog-math,Verilog,verilog-math,2202,84,2024-09-28 23:06:24+00:00,26
3300,82525679,https://github.com/valar1234/MIPS.git,2017-02-20 06:45:48+00:00,"A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.",valar1234/MIPS,Verilog,MIPS,8759,75,2024-10-07 16:22:19+00:00,24
3301,85291251,https://github.com/HeLiangHIT/polyphase_filter_prj.git,2017-03-17 08:58:32+00:00,哈工大软件无线电课设：多相滤波器的原理、实现及其应用，从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果，含答辩PPT、学习笔记和个人总结。,HeLiangHIT/polyphase_filter_prj,Verilog,polyphase_filter_prj,32373,70,2024-10-13 06:24:11+00:00,23
3302,86191660,https://github.com/ZipCPU/interpolation.git,2017-03-25 22:10:53+00:00,Digital Interpolation Techniques Applied to Digital Signal Processing,ZipCPU/interpolation,Verilog,interpolation,2143,54,2024-09-28 08:53:46+00:00,12
3303,88679862,https://github.com/pmezydlo/BeagleWire.git,2017-04-18 23:36:29+00:00,This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017,pmezydlo/BeagleWire,Verilog,BeagleWire,999,45,2023-12-30 18:07:30+00:00,16
3304,87590128,https://github.com/ZipCPU/wbi2c.git,2017-04-07 21:58:52+00:00,Wishbone controlled I2C controllers,ZipCPU/wbi2c,Verilog,wbi2c,750,42,2024-10-23 18:42:25+00:00,10
3305,84332208,https://github.com/phanrahan/mantle.git,2017-03-08 14:56:32+00:00,mantle library,phanrahan/mantle,Verilog,mantle,10399,42,2024-01-04 03:35:43+00:00,10
3306,83200711,https://github.com/open-design/riscv-soc-cores.git,2017-02-26 10:32:37+00:00,,open-design/riscv-soc-cores,Verilog,riscv-soc-cores,7361,37,2024-08-05 09:49:51+00:00,10
3307,86980999,https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog.git,2017-04-02 11:09:57+00:00,Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog,pnvamshi/Hardware-Implementation-of-AES-Verilog,Verilog,Hardware-Implementation-of-AES-Verilog,2650,36,2024-09-17 07:07:25+00:00,25
3308,88768920,https://github.com/ISKU/FAST9-Accelerator.git,2017-04-19 16:53:24+00:00,FAST-9 Accelerator for Corner Detection,ISKU/FAST9-Accelerator,Verilog,FAST9-Accelerator,663,36,2024-07-28 07:27:19+00:00,16
3309,83971041,https://github.com/kdurant/axi-ddr3.git,2017-03-05 13:14:32+00:00,学习AXI接口，以及xilinx DDR3 IP使用,kdurant/axi-ddr3,Verilog,axi-ddr3,947,34,2024-06-20 11:12:48+00:00,15
3310,86852387,https://github.com/eriksargent/PUF-lab.git,2017-03-31 19:14:08+00:00,FPGA implementation of a physical unclonable function for authentication,eriksargent/PUF-lab,Verilog,PUF-lab,50,31,2024-09-15 03:40:33+00:00,18
3311,84368437,https://github.com/jotego/jt89.git,2017-03-08 21:36:27+00:00,"sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility",jotego/jt89,Verilog,jt89,674,30,2024-09-15 07:06:54+00:00,8
3312,86722304,https://github.com/jakubfi/mera400f.git,2017-03-30 16:04:55+00:00,MERA-400 in an FPGA,jakubfi/mera400f,Verilog,mera400f,467,30,2024-02-15 08:13:01+00:00,2
3313,85203270,https://github.com/sailordiary/computer-systems-ucas.git,2017-03-16 14:10:57+00:00,"中国科学院大学 计算机组成原理FPGA实验课程 - ""Five projects to better understand key principles of computer systems"", UCAS Spring 2017 Session",sailordiary/computer-systems-ucas,Verilog,computer-systems-ucas,54985,30,2024-09-02 08:58:48+00:00,8
3314,88125117,https://github.com/ISKU/Autonomous-Drone-Design.git,2017-04-13 04:30:37+00:00,"Design real-time image processing, object recognition and PID control for Autonomous Drone.",ISKU/Autonomous-Drone-Design,Verilog,Autonomous-Drone-Design,2161,30,2024-09-12 17:57:50+00:00,5
3315,84668451,https://github.com/mattvenn/fpga-sram.git,2017-03-11 17:41:12+00:00,mystorm sram test,mattvenn/fpga-sram,Verilog,fpga-sram,539,26,2024-04-18 22:42:59+00:00,3
3316,88529969,https://github.com/marsohod4you/FpgaTDC.git,2017-04-17 17:00:24+00:00,Project: Precise Measure of time delays in FPGA,marsohod4you/FpgaTDC,Verilog,FpgaTDC,27,26,2024-10-08 12:10:24+00:00,13
3317,86169941,https://github.com/TAPR/OpenHPSDR-Firmware.git,2017-03-25 16:04:43+00:00,This is the verilog code for the various FPGA in the OpenHPSDR Radios,TAPR/OpenHPSDR-Firmware,Verilog,OpenHPSDR-Firmware,311529,25,2024-10-24 23:18:38+00:00,18
3318,86467540,https://github.com/fpgasystems/Centaur.git,2017-03-28 14:06:57+00:00,"Centaur, a framework for hybrid CPU-FPGA databases",fpgasystems/Centaur,Verilog,Centaur,120,25,2024-04-24 05:11:56+00:00,10
3319,86862934,https://github.com/CospanDesign/vivado-ip-cores.git,2017-03-31 21:49:05+00:00,IP Cores that can be used within Vivado,CospanDesign/vivado-ip-cores,Verilog,vivado-ip-cores,700,24,2024-06-26 01:33:21+00:00,11
3320,84578630,https://github.com/usmanwardag/sobel.git,2017-03-10 16:22:37+00:00,Implementation of Sobel Filter in Verilog,usmanwardag/sobel,Verilog,sobel,61,23,2024-07-23 14:20:12+00:00,15
3321,84148657,https://github.com/vinamarora8/Radix-2-FFT.git,2017-03-07 03:10:35+00:00,Verilog code for a circuit implementation of Radix-2 FFT,vinamarora8/Radix-2-FFT,Verilog,Radix-2-FFT,39,22,2024-09-15 08:07:01+00:00,11
3322,85866089,https://github.com/ascend-secure-processor/oram.git,2017-03-22 19:07:52+00:00,Hardware implementation of ORAM,ascend-secure-processor/oram,Verilog,oram,23679,22,2024-09-23 18:07:33+00:00,1
3323,84337162,https://github.com/roboticslab-uc3m/fpga-nn.git,2017-03-08 15:40:40+00:00,NN on FPGA,roboticslab-uc3m/fpga-nn,Verilog,fpga-nn,132,21,2024-10-03 17:16:38+00:00,14
3324,88951410,https://github.com/Wissance/QuickSPI.git,2017-04-21 06:47:24+00:00,Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface,Wissance/QuickSPI,Verilog,QuickSPI,130,20,2024-10-05 07:03:00+00:00,7
3325,83167862,https://github.com/yvnr4you/SDRAM-Verification.git,2017-02-25 22:41:07+00:00,This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed by Dinesh in Opencores.org,yvnr4you/SDRAM-Verification,Verilog,SDRAM-Verification,2339,19,2024-09-20 08:08:11+00:00,11
3326,85665718,https://github.com/gh-code/libCircuit.git,2017-03-21 06:10:41+00:00,libCircuit is a C++ Library for EDA software development,gh-code/libCircuit,Verilog,libCircuit,901,19,2024-10-14 22:52:01+00:00,2
3327,88762607,https://github.com/jeasonstudio/USTB_FPGA_ExperimentReport_Pros.git,2017-04-19 15:45:38+00:00,北京科技大学 数字逻辑 FPGA 实验报告及项目文件,jeasonstudio/USTB_FPGA_ExperimentReport_Pros,Verilog,USTB_FPGA_ExperimentReport_Pros,36955,19,2024-09-22 14:46:13+00:00,4
3328,85241035,https://github.com/opalkelly-opensource/SPIFlashController.git,2017-03-16 20:58:03+00:00,An FPGA SPI flash controller that presents a simple to use FIFO interface to the user.,opalkelly-opensource/SPIFlashController,Verilog,SPIFlashController,7,16,2024-03-23 16:22:16+00:00,5
3329,84332116,https://github.com/phanrahan/loam.git,2017-03-08 14:55:39+00:00,Loam system models,phanrahan/loam,Verilog,loam,12323,16,2022-09-03 12:27:55+00:00,3
3330,88917400,https://github.com/jonthomasson/SpartanMini.git,2017-04-20 22:55:27+00:00,"A flexible, simple, yet powerful FPGA development board.",jonthomasson/SpartanMini,Verilog,SpartanMini,24337,15,2024-06-02 11:50:05+00:00,5
3331,84629461,https://github.com/SmartHypercube/fpga_csgo.git,2017-03-11 06:32:38+00:00,Counter Strike: Global Offensive FPGA Version (LOL),SmartHypercube/fpga_csgo,Verilog,fpga_csgo,9524,15,2023-06-24 13:13:52+00:00,0
3332,87174211,https://github.com/Elrori/OV_camera_on_FPGA.git,2017-04-04 10:30:38+00:00,OV7670 (Verilog HDL)Drive for FPGA,Elrori/OV_camera_on_FPGA,Verilog,OV_camera_on_FPGA,2930,15,2024-10-16 13:17:14+00:00,9
3333,84821958,https://github.com/baochuquan/RISCV-MMU.git,2017-03-13 12:05:29+00:00,,baochuquan/RISCV-MMU,Verilog,RISCV-MMU,6596,14,2024-07-15 02:45:16+00:00,0
3334,82238170,https://github.com/Digilent/Nexys-4-DDR-Keyboard.git,2017-02-17 00:02:59+00:00,,Digilent/Nexys-4-DDR-Keyboard,Verilog,Nexys-4-DDR-Keyboard,22,14,2024-10-11 06:54:49+00:00,4
3335,87938668,https://github.com/ZipCPU/wbpmic.git,2017-04-11 13:40:49+00:00,Wishbone controller for a MEMs microphone,ZipCPU/wbpmic,Verilog,wbpmic,151,14,2024-08-14 13:00:09+00:00,2
3336,86337678,https://github.com/ZiCog/xoro.git,2017-03-27 13:18:51+00:00,A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano,ZiCog/xoro,Verilog,xoro,333,13,2024-03-27 01:34:54+00:00,4
3337,82346335,https://github.com/SeanZarzycki/openSPARC-FPU.git,2017-02-17 23:15:51+00:00,ASIC Design of the openSPARC Floating Point Unit,SeanZarzycki/openSPARC-FPU,Verilog,openSPARC-FPU,157123,13,2024-04-26 20:37:34+00:00,3
3338,85252385,https://github.com/Digilent/Basys-3-Abacus.git,2017-03-17 00:00:25+00:00,,Digilent/Basys-3-Abacus,Verilog,Basys-3-Abacus,28,11,2024-09-30 18:49:46+00:00,9
3339,81548712,https://github.com/mshr-h/motion_estimation_processor_fullsearch.git,2017-02-10 09:22:25+00:00,Fullsearch based Motion Estimation Processor written in Verilog-HDL,mshr-h/motion_estimation_processor_fullsearch,Verilog,motion_estimation_processor_fullsearch,1786,11,2024-03-11 04:48:07+00:00,3
3340,81937545,https://github.com/RISCV-on-Microsemi-FPGA/M2GL025-Creative-Board.git,2017-02-14 11:15:11+00:00,Igloo2 M2GL025 Creative Development Board,RISCV-on-Microsemi-FPGA/M2GL025-Creative-Board,Verilog,M2GL025-Creative-Board,194127,11,2024-06-10 08:18:36+00:00,6
3341,83902494,https://github.com/dabridgham/KV10.git,2017-03-04 15:17:32+00:00,A PDP-10 processor written in Verilog,dabridgham/KV10,Verilog,KV10,197,11,2024-04-02 21:11:48+00:00,3
3342,84628885,https://github.com/AmeerAbdelhadi/Interleaved-Synthesizable-Synchronization-FIFOs.git,2017-03-11 06:20:41+00:00,Interleaved Architectures for High-Throughput Synthesizable Synchronization FIFOs,AmeerAbdelhadi/Interleaved-Synthesizable-Synchronization-FIFOs,Verilog,Interleaved-Synthesizable-Synchronization-FIFOs,42,10,2024-05-09 09:00:33+00:00,10
3343,88877264,https://github.com/eriksargent/HardwareTrojanLab.git,2017-04-20 14:48:36+00:00,Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security,eriksargent/HardwareTrojanLab,Verilog,HardwareTrojanLab,17,10,2024-08-19 05:53:36+00:00,3
3344,85244934,https://github.com/Digilent/Basys-3-Keyboard.git,2017-03-16 21:53:47+00:00,,Digilent/Basys-3-Keyboard,Verilog,Basys-3-Keyboard,24,10,2024-10-08 13:27:12+00:00,3
3345,84380251,https://github.com/Digilent/Nexys-Video-OLED.git,2017-03-09 00:37:01+00:00,,Digilent/Nexys-Video-OLED,Verilog,Nexys-Video-OLED,33,9,2024-06-28 14:10:07+00:00,4
3346,88725003,https://github.com/mohamedAlmorsi/snake-game-FPGA-Verilog.git,2017-04-19 09:12:53+00:00,,mohamedAlmorsi/snake-game-FPGA-Verilog,Verilog,snake-game-FPGA-Verilog,7154,9,2024-03-02 01:06:16+00:00,5
3347,85147479,https://github.com/MostafaOkasha/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL.git,2017-03-16 03:18:30+00:00,Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual files. Download the project and run the main project file.,MostafaOkasha/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL,Verilog,ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL,4001,9,2024-10-27 21:04:40+00:00,5
3348,88168184,https://github.com/melzareix/mips-pipeline.git,2017-04-13 13:33:13+00:00,Mips Pipeline Processor,melzareix/mips-pipeline,Verilog,mips-pipeline,37,9,2022-11-18 06:12:14+00:00,2
3349,85151564,https://github.com/MostafaOkasha/SRAM-Controller-Interface-ALTERA-DE2.git,2017-03-16 04:10:27+00:00,This code implements a design controller circuit for the SRAM memory chip on the DE2 board. This circuit connects the SRAM chip to the Avalon interconnect fabric. The verilog code for the controller has been added to the NIOS II based SOPC system as a custom component. We then write a piece of C code that communicates with the SRAM to implement it's behaviour.,MostafaOkasha/SRAM-Controller-Interface-ALTERA-DE2,Verilog,SRAM-Controller-Interface-ALTERA-DE2,2321,9,2024-03-28 19:55:51+00:00,0
3350,83862729,https://github.com/C-L-G/altera_vdma_ddr.git,2017-03-04 03:43:05+00:00,altera video  DMA ,C-L-G/altera_vdma_ddr,Verilog,altera_vdma_ddr,45,8,2024-06-13 11:17:27+00:00,5
3351,85602321,https://github.com/digital-design-snu/RNBIP_SingleBusProcessor.git,2017-03-20 16:49:43+00:00,Single Bus Processor - Summer Project 2016,digital-design-snu/RNBIP_SingleBusProcessor,Verilog,RNBIP_SingleBusProcessor,27,8,2022-10-27 20:26:11+00:00,0
3352,85653060,https://github.com/ericgineer/MatrixMultVer.git,2017-03-21 03:06:11+00:00,Matrix multiplication implemented in Verilog,ericgineer/MatrixMultVer,Verilog,MatrixMultVer,1,8,2023-12-07 12:26:49+00:00,1
3353,86757810,https://github.com/MorgothCreator/Verilog_SSD1306_CFG_IP.git,2017-03-30 23:22:16+00:00,VERILOG SSD1306 LIBRARY,MorgothCreator/Verilog_SSD1306_CFG_IP,Verilog,Verilog_SSD1306_CFG_IP,19,7,2024-03-21 06:43:53+00:00,2
3354,82217416,https://github.com/Digilent/Nexys-4-DDR-Music-Looper.git,2017-02-16 19:23:20+00:00,,Digilent/Nexys-4-DDR-Music-Looper,Verilog,Nexys-4-DDR-Music-Looper,40,7,2024-05-26 09:05:17+00:00,1
3355,85733918,https://github.com/Digilent/Cmod-A7-35T-XADC.git,2017-03-21 17:38:21+00:00,,Digilent/Cmod-A7-35T-XADC,Verilog,Cmod-A7-35T-XADC,22,7,2024-03-22 03:54:41+00:00,2
3356,84845511,https://github.com/intel-aero/intel-aero-fpga.git,2017-03-13 15:52:21+00:00,FPGA code for Intel Aero board,intel-aero/intel-aero-fpga,Verilog,intel-aero-fpga,479,7,2023-01-03 22:55:30+00:00,14
3357,85134286,https://github.com/opalkelly-opensource/I2CController.git,2017-03-16 00:20:19+00:00,A full-featured I2C controller designed to bridge the Opal Kelly FrontPanel interface with I2C devices.,opalkelly-opensource/I2CController,Verilog,I2CController,37,7,2023-07-22 03:01:36+00:00,6
3358,83307298,https://github.com/NamhoGim/AHB2APBwCORDIC.git,2017-02-27 12:21:34+00:00,AHB2APB bridge with CORDIC accelerator,NamhoGim/AHB2APBwCORDIC,Verilog,AHB2APBwCORDIC,1841,7,2024-06-10 09:44:12+00:00,2
3359,84355119,https://github.com/Digilent/Nexys-Video-GPIO.git,2017-03-08 18:52:03+00:00,,Digilent/Nexys-Video-GPIO,Verilog,Nexys-Video-GPIO,44,7,2024-06-28 14:18:32+00:00,0
3360,83995214,https://github.com/mitchgu/lab3_hdmi.git,2017-03-05 19:14:09+00:00,,mitchgu/lab3_hdmi,Verilog,lab3_hdmi,30,7,2024-02-27 21:01:44+00:00,0
3361,86090270,https://github.com/zyxyoshine/FPGA-MIPS-CPU.git,2017-03-24 16:45:45+00:00,计算机组成原理课程设计 在FPGA上用verilog编写的MIPS指令集CPU 以及演示demo。,zyxyoshine/FPGA-MIPS-CPU,Verilog,FPGA-MIPS-CPU,5661,6,2023-09-19 02:49:20+00:00,1
3362,82709421,https://github.com/addisonElliott/LogiFindFPGATest.git,2017-02-21 17:46:59+00:00,This is a Quartus Prime FPGA project testing the functionality of the LogiFind Altera Cyclone IV EP4CE6E22C8N Development Board. This product can also be found on eBay where I bought it from. I hope to provide base code that will help others in their learning with this development board.,addisonElliott/LogiFindFPGATest,Verilog,LogiFindFPGATest,1782,6,2022-02-17 23:21:40+00:00,3
3363,89117313,https://github.com/chan-henry/uvm_ref_flow_1.1.git,2017-04-23 04:31:19+00:00,Fork of Cadence's UVM 1.1 reference flow (modified by CVC),chan-henry/uvm_ref_flow_1.1,Verilog,uvm_ref_flow_1.1,22178,6,2024-05-03 06:18:31+00:00,0
3364,85769150,https://github.com/laplaceyc/VLSI-Testing.git,2017-03-22 00:55:42+00:00,"This repo is ""NTHU VLSI Testing"" course project.",laplaceyc/VLSI-Testing,Verilog,VLSI-Testing,21709,6,2024-04-18 05:57:51+00:00,0
3365,86718276,https://github.com/NeymarL/MIPS_CPU.git,2017-03-30 15:25:31+00:00,5-Segment Pipeline MIPS CPU,NeymarL/MIPS_CPU,Verilog,MIPS_CPU,551,6,2020-04-24 06:04:24+00:00,1
3366,88841255,https://github.com/raps500/07_PicoRV32.git,2017-04-20 08:40:23+00:00,Pico RISCV32 tailored for the DE10-Lite,raps500/07_PicoRV32,Verilog,07_PicoRV32,12365,6,2024-07-19 16:29:32+00:00,1
3367,85359211,https://github.com/bikerglen/sparkfun-rgb-bar-graph.git,2017-03-17 22:18:24+00:00,,bikerglen/sparkfun-rgb-bar-graph,Verilog,sparkfun-rgb-bar-graph,2962,6,2023-06-13 14:51:37+00:00,0
3368,84416386,https://github.com/cfib/bf2hw.git,2017-03-09 08:19:31+00:00,Brainf*** to Hardware Flow using PandA Bambu and Yosys/Icestorm,cfib/bf2hw,Verilog,bf2hw,52,6,2023-07-04 12:55:10+00:00,0
3369,83480781,https://github.com/MateusGangplank/Todos_os_Guias_AC1_PUC_Minas.git,2017-02-28 21:26:05+00:00,Repositório contendo todos os guias já feitos(resolvidos) em AC1 na PUC Minas.,MateusGangplank/Todos_os_Guias_AC1_PUC_Minas,Verilog,Todos_os_Guias_AC1_PUC_Minas,271611,5,2024-05-04 04:51:55+00:00,0
3370,85602469,https://github.com/digital-design-snu/ANPPV_RISC_PipelinedProcessor.git,2017-03-20 16:51:28+00:00,,digital-design-snu/ANPPV_RISC_PipelinedProcessor,Verilog,ANPPV_RISC_PipelinedProcessor,3932,5,2019-08-06 01:32:59+00:00,0
3371,84247416,https://github.com/imthil/ConvLayerAccelerator.git,2017-03-07 21:22:47+00:00,"Accelerator for a Convolutional Layer modeled in matlab, and implemented <64,7> in verilog",imthil/ConvLayerAccelerator,Verilog,ConvLayerAccelerator,11143,5,2022-06-05 07:36:50+00:00,1
3372,81648658,https://github.com/zhelnio/ahb_lite_uart16550.git,2017-02-11 11:28:29+00:00,UART 16550 core for MIPSfpga+ system,zhelnio/ahb_lite_uart16550,Verilog,ahb_lite_uart16550,1314,5,2024-01-29 12:30:46+00:00,5
3373,82219410,https://github.com/knielsen/picorv32_ice40_test.git,2017-02-16 19:45:45+00:00,Test running Clifford's picorv32 in iverilog simulation and on ICE40 FPGA,knielsen/picorv32_ice40_test,Verilog,picorv32_ice40_test,57,5,2024-07-31 13:57:08+00:00,4
3374,84281342,https://github.com/rbshi/swin_bram.git,2017-03-08 05:16:14+00:00,A BRAM for sliding window liked pattern access on Xilinx FPGA,rbshi/swin_bram,Verilog,swin_bram,2903,5,2024-04-03 09:21:43+00:00,0
3375,84554637,https://github.com/secworks/aes_6502.git,2017-03-10 11:47:13+00:00,My attempt at making a fast AES-128 implementation on MOS 6502,secworks/aes_6502,Verilog,aes_6502,63,5,2022-01-29 23:33:08+00:00,2
3376,82208417,https://github.com/Digilent/Nexys-4-DDR-XADC.git,2017-02-16 17:42:33+00:00,,Digilent/Nexys-4-DDR-XADC,Verilog,Nexys-4-DDR-XADC,24,5,2023-05-31 04:12:10+00:00,3
3377,85045092,https://github.com/mohamed-minawi/MIPS-Processor-Verilog.git,2017-03-15 08:01:27+00:00,,mohamed-minawi/MIPS-Processor-Verilog,Verilog,MIPS-Processor-Verilog,60,5,2024-10-12 20:58:03+00:00,5
3378,82704669,https://github.com/brchiu/openmips.git,2017-02-21 16:55:19+00:00,【自己動手寫CPU】實作 openmips 範例,brchiu/openmips,Verilog,openmips,32,5,2024-03-03 05:44:15+00:00,3
3379,81900704,https://github.com/LSaldyt/q-knap.git,2017-02-14 03:30:36+00:00,Investigation of quantum solutions to the knapsack problem. Includes a cute paper and presentation I did in high school [category:quantum],LSaldyt/q-knap,Verilog,q-knap,3899,5,2023-02-21 18:02:28+00:00,0
3380,86063748,https://github.com/BenjaminHb/CPU-Verilog-HDL-Exp.git,2017-03-24 12:04:38+00:00,单周期、多周期CPU（Verilog/武汉大学计算机学院计组实验）,BenjaminHb/CPU-Verilog-HDL-Exp,Verilog,CPU-Verilog-HDL-Exp,1538,5,2024-07-02 04:01:14+00:00,1
3381,89106788,https://github.com/VFVrPQ/CO-project.git,2017-04-23 00:09:46+00:00,南航计算机组成原理实验,VFVrPQ/CO-project,Verilog,CO-project,14321,5,2022-06-12 08:19:36+00:00,1
3382,88428817,https://github.com/ydengxue/AHBLiteMaster.git,2017-04-16 16:48:41+00:00,,ydengxue/AHBLiteMaster,Verilog,AHBLiteMaster,3,5,2021-08-16 07:43:11+00:00,1
3383,84013469,https://github.com/willzma/Conte-Lake.git,2017-03-06 00:32:32+00:00,A 32-bit RISC processor built in Verilog for CS 3220 Spring 2017,willzma/Conte-Lake,Verilog,Conte-Lake,254145,4,2022-02-23 07:21:25+00:00,1
3384,84790128,https://github.com/carlsagan21/verilog-practice.git,2017-03-13 06:09:08+00:00,하시설 이제는 다메요..,carlsagan21/verilog-practice,Verilog,verilog-practice,52,4,2024-08-19 23:54:02+00:00,0
3385,88433479,https://github.com/secworks/ccm.git,2017-04-16 18:13:42+00:00,ccm mode hardware implementation,secworks/ccm,Verilog,ccm,13,4,2023-06-23 12:39:28+00:00,1
3386,82478832,https://github.com/janrinze/icoboard_sram.git,2017-02-19 18:08:28+00:00,SRAM access module for ICOboard,janrinze/icoboard_sram,Verilog,icoboard_sram,16,4,2021-07-13 10:27:37+00:00,1
3387,82098390,https://github.com/jracevedob/Processor-Design.git,2017-02-15 19:32:31+00:00,"In this repository, it is presented the whole design of a functional RISC processor. Therefore, the design of every functional block (arithmetic and control units among others) is written in Verilog and the verification of every single block is provided. ",jracevedob/Processor-Design,Verilog,Processor-Design,63,4,2024-01-19 10:13:08+00:00,0
3388,86501180,https://github.com/iMohannad/ECC_scalar_multiplication.git,2017-03-28 19:52:32+00:00,A hardware implementation of Scalar Multiplication on ECC,iMohannad/ECC_scalar_multiplication,Verilog,ECC_scalar_multiplication,33,4,2024-05-13 15:53:55+00:00,3
3389,86419716,https://github.com/STFleming/RELISH.git,2017-03-28 05:46:01+00:00,"Runahead Execution of Load Instructions via Sliced Hardware (RELISH) -- a High level synthesis optimisation pass, which automatically constructs helper circuits used to prefetch load instructions.",STFleming/RELISH,Verilog,RELISH,2845,4,2024-04-22 07:17:55+00:00,1
3390,85345523,https://github.com/CornbreadFarm/router.git,2017-03-17 18:58:57+00:00,8x8 packet router project,CornbreadFarm/router,Verilog,router,14,4,2022-06-16 06:44:13+00:00,2
3391,84902671,https://github.com/Snow-Crash/NoC.git,2017-03-14 03:45:40+00:00,NoC,Snow-Crash/NoC,Verilog,NoC,1014,4,2023-11-23 08:55:45+00:00,2
3392,81979676,https://github.com/ycunxi/Parallel_Formal_Analysis_GaloisField.git,2017-02-14 19:11:31+00:00,Project website of Formal Analysis of Galois Field Arithmetics - Parallel Verification and Reverse Engineering,ycunxi/Parallel_Formal_Analysis_GaloisField,Verilog,Parallel_Formal_Analysis_GaloisField,4513,4,2023-02-15 00:01:24+00:00,1
3393,85915239,https://github.com/Digilent/Arty-Z7-20-xadc.git,2017-03-23 06:33:55+00:00,,Digilent/Arty-Z7-20-xadc,Verilog,Arty-Z7-20-xadc,33,4,2021-02-14 05:09:33+00:00,2
3394,83241186,https://github.com/avikbag/OpenSparcFPU.git,2017-02-26 21:14:36+00:00,,avikbag/OpenSparcFPU,Verilog,OpenSparcFPU,522608,4,2024-08-16 06:53:55+00:00,0
3395,85146369,https://github.com/AHEADer/pipeline-cpu.git,2017-03-16 03:05:01+00:00,"A pipeline cpu with nested interrupt, realized in logisim and FPGA",AHEADer/pipeline-cpu,Verilog,pipeline-cpu,10555,4,2024-01-19 02:49:53+00:00,0
3396,87549490,https://github.com/Sakura-IT/tf530.git,2017-04-07 13:39:04+00:00,Mirror of tf530 repository,Sakura-IT/tf530,Verilog,tf530,8534,4,2023-07-28 11:23:02+00:00,18
3397,87826755,https://github.com/dylstuart/SigDel.git,2017-04-10 15:24:54+00:00,Sigma Delta Modulator,dylstuart/SigDel,Verilog,SigDel,556,4,2024-06-12 16:36:08+00:00,2
3398,82079609,https://github.com/arifdogru/Single-Cycle-Processor.git,2017-02-15 16:11:05+00:00,MIPS Processor with Structural Verilog,arifdogru/Single-Cycle-Processor,Verilog,Single-Cycle-Processor,557,4,2024-05-15 06:12:03+00:00,3
3399,86852558,https://github.com/zhelnio/ahb_lite_adc_max10.git,2017-03-31 19:16:07+00:00,AHB-Lite controller for Altera MAX10 ADC,zhelnio/ahb_lite_adc_max10,Verilog,ahb_lite_adc_max10,722,4,2024-03-20 01:06:46+00:00,0
3400,85914705,https://github.com/wangda1/FPGA-DiClock.git,2017-03-23 06:27:08+00:00,verilog实现数字钟,wangda1/FPGA-DiClock,Verilog,FPGA-DiClock,7,4,2024-06-19 11:17:20+00:00,0
3401,88583248,https://github.com/hoanghuumanh95/Traffic-Light-Verilog-HDL.git,2017-04-18 04:55:05+00:00,Traffic Light Controller System use Verilog HDL,hoanghuumanh95/Traffic-Light-Verilog-HDL,Verilog,Traffic-Light-Verilog-HDL,4,3,2022-10-19 17:12:33+00:00,0
3402,85359280,https://github.com/Digilent/Genesys-2-OLED.git,2017-03-17 22:19:29+00:00,,Digilent/Genesys-2-OLED,Verilog,Genesys-2-OLED,28,3,2023-04-01 01:41:47+00:00,2
3403,85608600,https://github.com/chengchingwen/slt_alu.git,2017-03-20 17:53:46+00:00,simple 32 bit slt alu with multiple level carry look ahead adder ,chengchingwen/slt_alu,Verilog,slt_alu,2206,3,2024-07-04 06:19:00+00:00,1
3404,84054950,https://github.com/ckyrkou/Hardware_Design_Cores.git,2017-03-06 09:33:03+00:00,IP Cores in Verilog and VHDL for arithmetic functions,ckyrkou/Hardware_Design_Cores,Verilog,Hardware_Design_Cores,510,3,2024-01-19 04:56:30+00:00,2
3405,87738165,https://github.com/Thyristor/RGB-LED-Matrix-for-FPGA-EP2C5T144mini-PCB.git,2017-04-09 20:51:26+00:00,5x5 RGB LED Matrix for FPGA EP2C5T144mini PCB,Thyristor/RGB-LED-Matrix-for-FPGA-EP2C5T144mini-PCB,Verilog,RGB-LED-Matrix-for-FPGA-EP2C5T144mini-PCB,769111,3,2024-05-20 08:59:11+00:00,0
3406,84629901,https://github.com/zhxiaoq9/DA_FIR_Filter.git,2017-03-11 06:41:07+00:00,A program to generate verilog code of DA FIR filter using C++,zhxiaoq9/DA_FIR_Filter,Verilog,DA_FIR_Filter,144,3,2024-05-12 13:02:23+00:00,1
3407,87906883,https://github.com/NJasp/fpga-theremin.git,2017-04-11 08:03:32+00:00,fprga and rtos project,NJasp/fpga-theremin,Verilog,fpga-theremin,206606,3,2022-07-16 04:51:03+00:00,0
3408,86131443,https://github.com/yuri-panchul/2017-kiev.git,2017-03-25 04:07:45+00:00,Code examples for the event in Kiev,yuri-panchul/2017-kiev,Verilog,2017-kiev,84,3,2021-05-16 22:31:08+00:00,0
3409,83360318,https://github.com/fughilli/ViveFPGACapture.git,2017-02-27 21:47:52+00:00,FPGA-based timing synchronization and sweep pulse capture engine for a custom SteamVR-compatible tracked device.,fughilli/ViveFPGACapture,Verilog,ViveFPGACapture,13,3,2023-06-20 09:17:54+00:00,1
3410,85528973,https://github.com/tumatu/Laser_Triangulation.git,2017-03-20 02:52:39+00:00,Code files for Laser Triangulation Measurement based on Xilinx XC6SLX16-CSG324 EVM board,tumatu/Laser_Triangulation,Verilog,Laser_Triangulation,320,3,2024-02-20 09:15:42+00:00,2
3411,83097666,https://github.com/zhujingyang520/ConvNetAsic.git,2017-02-25 01:39:48+00:00,,zhujingyang520/ConvNetAsic,Verilog,ConvNetAsic,4818,3,2024-04-02 10:12:00+00:00,1
3412,87328445,https://github.com/DeeptanshuM/337Project.git,2017-04-05 15:51:03+00:00,,DeeptanshuM/337Project,Verilog,337Project,114516,3,2024-10-20 11:41:09+00:00,0
3413,85247177,https://github.com/fbponz/Terasic-DE2-115-NiosII-uCosII.git,2017-03-16 22:29:29+00:00,"Design for board DE2-115, microprocessor soft running a uCOS-II(Real Time Operating System). Application to test is a Lift program",fbponz/Terasic-DE2-115-NiosII-uCosII,Verilog,Terasic-DE2-115-NiosII-uCosII,27091,3,2023-10-24 14:24:28+00:00,3
3414,86415694,https://github.com/manili/Pipelined_6502.git,2017-03-28 04:42:59+00:00,A new model to pipeline 6502 processor.,manili/Pipelined_6502,Verilog,Pipelined_6502,55,3,2024-08-22 19:48:19+00:00,1
3415,84382194,https://github.com/Digilent/Nexys-Video-Keyboard.git,2017-03-09 01:08:40+00:00,,Digilent/Nexys-Video-Keyboard,Verilog,Nexys-Video-Keyboard,19,3,2024-06-28 14:18:01+00:00,2
3416,81486893,https://github.com/sh-vlad/ov7670_camera_project.git,2017-02-09 19:30:20+00:00,https://habrahabr.ru/post/283488/ ,sh-vlad/ov7670_camera_project,Verilog,ov7670_camera_project,19,3,2023-11-03 07:22:16+00:00,0
3417,89163277,https://github.com/deepanrajm/verilog_fpga.git,2017-04-23 18:29:54+00:00,Basic Verilog codes ,deepanrajm/verilog_fpga,Verilog,verilog_fpga,7,3,2024-09-29 10:31:27+00:00,2
3418,88024960,https://github.com/fishbaoz/logic_apu_2016.git,2017-04-12 07:52:54+00:00,logic sequence of power up AMD APU.,fishbaoz/logic_apu_2016,Verilog,logic_apu_2016,98,3,2023-08-21 00:22:35+00:00,0
3419,88307795,https://github.com/JohnHuddleston/simple-mips-datapath.git,2017-04-14 22:28:04+00:00,A simple 5-stage single-pipeline MIPS processor implemented in Verilog.  (WORK IN PROGRESS),JohnHuddleston/simple-mips-datapath,Verilog,simple-mips-datapath,16,3,2022-12-24 18:06:58+00:00,3
3420,87016519,https://github.com/phasza/axi_spi_if.git,2017-04-02 21:11:59+00:00,Reduced feature AXI4-LITE to SPI Periphery interface HDL design,phasza/axi_spi_if,Verilog,axi_spi_if,51,3,2021-05-16 05:35:46+00:00,3
3421,88431394,https://github.com/jjcarrier/FPGA_2_ShiftReg.git,2017-04-16 17:34:27+00:00,Simple implementation of a shift register driver for 74HC595,jjcarrier/FPGA_2_ShiftReg,Verilog,FPGA_2_ShiftReg,2,3,2024-08-19 03:05:29+00:00,0
3422,83856832,https://github.com/AllenAnthony/Snake-Verilog.git,2017-03-04 01:44:02+00:00,这是我大二的时候在硬件课上用Verilog写的贪吃蛇，内有成果报告,AllenAnthony/Snake-Verilog,Verilog,Snake-Verilog,2290,3,2023-06-08 02:20:34+00:00,3
3423,81638292,https://github.com/donn/RiscBEE.git,2017-02-11 07:33:45+00:00,A Barry good RV32i Verilog implementation.,donn/RiscBEE,Verilog,RiscBEE,36,3,2024-07-17 15:22:50+00:00,1
3424,82432803,https://github.com/mshr-h/fibonacci_verilog.git,2017-02-19 03:35:04+00:00,fibonacci number calculator written in Verilog-HDL,mshr-h/fibonacci_verilog,Verilog,fibonacci_verilog,42,3,2023-12-11 17:32:52+00:00,0
3425,84697515,https://github.com/hdlguy/poly_lfsr.git,2017-03-12 03:40:24+00:00,an LFSR based pseudorandom number generator that produces multiple samples per clock.,hdlguy/poly_lfsr,Verilog,poly_lfsr,4,3,2024-01-09 01:21:23+00:00,0
3426,85697206,https://github.com/RISCV-on-Microsemi-FPGA/M2S060-Arrow-SF2Plus.git,2017-03-21 12:07:14+00:00,"SmartFusion2 M2S060 ""Arrows SmartFusion2 Plus"" development board sample RISC-V Libero project(s)",RISCV-on-Microsemi-FPGA/M2S060-Arrow-SF2Plus,Verilog,M2S060-Arrow-SF2Plus,188681,2,2024-06-10 08:18:36+00:00,3
3427,88630987,https://github.com/FDZW/FPGA.git,2017-04-18 13:54:20+00:00,ZC706-ad9467,FDZW/FPGA,Verilog,FPGA,5500,2,2022-01-10 03:06:17+00:00,1
3428,86894739,https://github.com/aben20807/computer_organization.git,2017-04-01 07:44:09+00:00,1052_計算機組織 COMPUTER ORGANIZATION,aben20807/computer_organization,Verilog,computer_organization,2602,2,2024-07-18 17:14:59+00:00,0
3429,86488342,https://github.com/lsrosa/myLegUp.git,2017-03-28 17:30:24+00:00,,lsrosa/myLegUp,Verilog,myLegUp,308190,2,2023-01-27 22:36:45+00:00,0
3430,87313545,https://github.com/nalexopo/Ripple-Carry-timer.git,2017-04-05 13:38:02+00:00,"Ripple Carry timer counts up to 1 hour, I make use of the 4-BCD-to-4-digit-7-seg-led-driver. Tested on Xilinx Spartan 6 Mojo V3 dev Board.",nalexopo/Ripple-Carry-timer,Verilog,Ripple-Carry-timer,2,2,2022-04-02 23:20:11+00:00,1
3431,82843811,https://github.com/ZihanChen-ECE/ECE253.git,2017-02-22 19:24:36+00:00,,ZihanChen-ECE/ECE253,Verilog,ECE253,21,2,2020-08-22 07:21:13+00:00,0
3432,87244188,https://github.com/fire-sand/ECC-Verilog.git,2017-04-04 23:19:42+00:00,ECC implementation in Verilog,fire-sand/ECC-Verilog,Verilog,ECC-Verilog,3341,2,2021-08-02 10:52:51+00:00,3
3433,84487246,https://github.com/Digilent/Nexys-Video-XADC.git,2017-03-09 20:48:17+00:00,,Digilent/Nexys-Video-XADC,Verilog,Nexys-Video-XADC,35,2,2019-03-12 22:51:40+00:00,2
3434,85485006,https://github.com/archity/Breakout-Game-Verilog.git,2017-03-19 15:03:30+00:00,The classical Breakout game is being made to run on an FPGA using Verilog as the language.,archity/Breakout-Game-Verilog,Verilog,Breakout-Game-Verilog,4015,2,2021-05-16 22:41:09+00:00,0
3435,87949215,https://github.com/montao/nios2-mmu.git,2017-04-11 15:17:26+00:00,Design MMU for socfpga-linux 4.11. Test with Altera DE2-115.,montao/nios2-mmu,Verilog,nios2-mmu,32802,2,2021-10-09 12:27:44+00:00,2
3436,81549979,https://github.com/mshr-h/motion_estimation_processor_4pixsearch.git,2017-02-10 09:37:16+00:00,4-pix search based Motion Estimation Processor written in Verilog-HDL,mshr-h/motion_estimation_processor_4pixsearch,Verilog,motion_estimation_processor_4pixsearch,2832,2,2018-10-01 21:32:20+00:00,1
3437,86259520,https://github.com/hidrogencloride/verilog-counter.git,2017-03-26 19:36:35+00:00,A simple counter system designed in Verilog.,hidrogencloride/verilog-counter,Verilog,verilog-counter,2,2,2022-06-21 20:45:16+00:00,1
3438,83258125,https://github.com/tj273/ece5760.git,2017-02-27 02:06:45+00:00,microcontroller/FPGA DE1-SoC,tj273/ece5760,Verilog,ece5760,109614,2,2024-10-19 02:04:06+00:00,1
3439,85488032,https://github.com/scancopy5/DE2-70.git,2017-03-19 15:41:59+00:00,,scancopy5/DE2-70,Verilog,DE2-70,5,2,2022-11-29 02:22:25+00:00,0
3440,86553510,https://github.com/BramV122/Project.git,2017-03-29 07:50:19+00:00,,BramV122/Project,Verilog,Project,288,2,2017-06-21 11:58:04+00:00,0
3441,89287330,https://github.com/Zman94/FPGA_Metroid.git,2017-04-24 21:09:03+00:00,,Zman94/FPGA_Metroid,Verilog,FPGA_Metroid,136033,2,2021-10-05 00:28:29+00:00,0
3442,86082800,https://github.com/haddock-island/logic-design-projects.git,2017-03-24 15:26:48+00:00,verilog and vhdl code for NxN bit serial multipliers starting from basics,haddock-island/logic-design-projects,Verilog,logic-design-projects,6,2,2022-06-16 04:20:42+00:00,0
3443,85441833,https://github.com/xylene-p/chronosRV32I.git,2017-03-19 00:52:47+00:00,Pipelined RISC-V Processor,xylene-p/chronosRV32I,Verilog,chronosRV32I,233,2,2023-06-14 19:59:22+00:00,1
3444,87260945,https://github.com/nalexopo/A-pulse-counter-with-modes.git,2017-04-05 03:18:05+00:00,"A pulse counter with modes (decrement,increment,increment by 2)  implemented as a finite state machine with datapath. Tested in Spartan 6 Xilinx FPGA on a Mojo dev board. ",nalexopo/A-pulse-counter-with-modes,Verilog,A-pulse-counter-with-modes,1,2,2022-04-02 23:31:04+00:00,1
3445,89034505,https://github.com/yashbhutwala/mips-cpu.git,2017-04-22 00:49:27+00:00,Implementation of a MIPS CPU in Verilog from CSCI 320: Computer Architecture,yashbhutwala/mips-cpu,Verilog,mips-cpu,1044,2,2021-06-04 09:11:27+00:00,0
3446,85144330,https://github.com/minterm/Nim.git,2017-03-16 02:40:10+00:00,Verilog project for programming a version of the subtraction game on an FPGA,minterm/Nim,Verilog,Nim,22,2,2019-08-24 00:51:36+00:00,0
3447,82484512,https://github.com/etraister/CMPEN417-Lab2.git,2017-02-19 19:40:26+00:00,Complex number multiplier implented in Verilog for FPGAs,etraister/CMPEN417-Lab2,Verilog,CMPEN417-Lab2,2,2,2022-01-14 05:41:48+00:00,1
3448,81736261,https://github.com/leoperezlievano/Modulo-PH-LCD.git,2017-02-12 15:34:52+00:00,Este repositorio esta destinado al proyecto semestral correspondiente a Electrónica Digital II (UNAL),leoperezlievano/Modulo-PH-LCD,Verilog,Modulo-PH-LCD,5585,2,2017-05-05 13:33:24+00:00,1
3449,81851724,https://github.com/CloudyPadmal/Altera-DE2-115.git,2017-02-13 17:27:48+00:00,Lab exersices for FPGAs ^_^,CloudyPadmal/Altera-DE2-115,Verilog,Altera-DE2-115,22562,2,2024-01-03 08:01:47+00:00,0
3450,84469249,https://github.com/Jcrash29/Microsemi_Training.git,2017-03-09 17:19:11+00:00,3/9/2017 Microsemi training with the SmartFusion2 or IGLOO2,Jcrash29/Microsemi_Training,Verilog,Microsemi_Training,101348,2,2024-02-23 14:09:23+00:00,0
3451,87659217,https://github.com/sriharivenu/HighSpeedArithmetic_project.git,2017-04-08 19:34:05+00:00,,sriharivenu/HighSpeedArithmetic_project,Verilog,HighSpeedArithmetic_project,899,2,2021-11-16 11:41:07+00:00,0
3452,81539518,https://github.com/wanghengquan/repository.git,2017-02-10 07:33:08+00:00,General working repository,wanghengquan/repository,Verilog,repository,57708,2,2024-09-28 08:21:56+00:00,0
3453,87908509,https://github.com/claudioaudio/slotmachine.git,2017-04-11 08:20:12+00:00,This repo contains an implementation of a slotmachine application. The platform of the implentation is an MAX10 FPGA from altera. ,claudioaudio/slotmachine,Verilog,slotmachine,120,2,2021-05-12 23:45:14+00:00,1
3454,86102655,https://github.com/haddock-island/mini-stereo-digital-audio-processor.git,2017-03-24 19:13:22+00:00,ASIC design of audio processor,haddock-island/mini-stereo-digital-audio-processor,Verilog,mini-stereo-digital-audio-processor,14,2,2024-04-24 17:22:39+00:00,0
3455,83641558,https://github.com/ComputerArchitecture95/CA1.git,2017-03-02 06:12:31+00:00,,ComputerArchitecture95/CA1,Verilog,CA1,18,2,2017-12-26 19:30:59+00:00,1
3456,87020582,https://github.com/jianwei-sun/AXI-Fast-Hartley-Transform.git,2017-04-02 22:35:00+00:00,An FHT core for audio pitch detection,jianwei-sun/AXI-Fast-Hartley-Transform,Verilog,AXI-Fast-Hartley-Transform,48,2,2023-08-18 21:26:57+00:00,0
3457,83860833,https://github.com/YoGiJY/SoftCast.git,2017-03-04 03:04:54+00:00,伪模拟无线视频传输，在传统的SoftCast上对系统进行了一些性能优化，这里有仿真实现以及硬件代码的实现。由于系统实现是一个团队项目，这里将一些我做的东西放上去。,YoGiJY/SoftCast,Verilog,SoftCast,2760,2,2024-07-07 10:38:57+00:00,0
3458,81549247,https://github.com/mshr-h/motion_estimation_processor_breakingoff.git,2017-02-10 09:28:45+00:00,Breakingoff based Motion Estimation Processor written in Verilog-HDL,mshr-h/motion_estimation_processor_breakingoff,Verilog,motion_estimation_processor_breakingoff,1807,2,2020-11-20 15:20:06+00:00,1
3459,85369007,https://github.com/alvihabib/color-matcher.git,2017-03-18 02:01:36+00:00,"A color-matching memory game in Verilog with state logic, implementing an LCD timer, VGA display, and PS/2 keyboard input for the Altera Cyclone V FPGA",alvihabib/color-matcher,Verilog,color-matcher,8981,2,2022-11-22 17:58:01+00:00,1
3460,87669036,https://github.com/bbernier10/fpga-brickbreaker.git,2017-04-08 22:53:36+00:00,ECE 6213 Final Project,bbernier10/fpga-brickbreaker,Verilog,fpga-brickbreaker,5814,1,2022-04-12 16:23:46+00:00,0
3461,84594860,https://github.com/Digilent/Nexys-4-XADC.git,2017-03-10 19:42:21+00:00,,Digilent/Nexys-4-XADC,Verilog,Nexys-4-XADC,14,1,2022-07-09 15:21:17+00:00,0
3462,85776233,https://github.com/vncentwu/Tomasulo-Verilog.git,2017-03-22 02:30:47+00:00,"A Verilog implementation of the Tomasulo algorithm, which allows for out of order execution.",vncentwu/Tomasulo-Verilog,Verilog,Tomasulo-Verilog,6,1,2022-03-16 02:00:59+00:00,1
3463,87306609,https://github.com/prat-degwekar/processor.git,2017-04-05 12:27:18+00:00,32 bit processor in verilog,prat-degwekar/processor,Verilog,processor,105,1,2019-02-07 17:14:45+00:00,0
3464,89087448,https://github.com/proffK/fpga_cpu.git,2017-04-22 17:31:53+00:00,Minimal CISC,proffK/fpga_cpu,Verilog,fpga_cpu,16,1,2018-03-13 19:05:06+00:00,0
3465,89198105,https://github.com/ycyang0508/openmsp430.git,2017-04-24 04:35:05+00:00,,ycyang0508/openmsp430,Verilog,openmsp430,153965,1,2022-02-18 01:34:03+00:00,0
3466,85901173,https://github.com/josenav/UART_VERILOG.git,2017-03-23 03:07:15+00:00,UART protocol for FPGA,josenav/UART_VERILOG,Verilog,UART_VERILOG,5,1,2018-11-10 01:19:05+00:00,1
3467,83484246,https://github.com/abalbanyan/fpga-space-invaders.git,2017-02-28 22:09:13+00:00,Space Invaders written on the Nexys3 FPGA.,abalbanyan/fpga-space-invaders,Verilog,fpga-space-invaders,1813,1,2022-09-11 23:33:45+00:00,1
3468,83492227,https://github.com/yangl235/CannyEdge.git,2017-03-01 00:11:28+00:00,,yangl235/CannyEdge,Verilog,CannyEdge,158,1,2017-05-08 03:40:05+00:00,0
3469,81915424,https://github.com/silenuszhi/fpgaEx3.git,2017-02-14 06:59:34+00:00,,silenuszhi/fpgaEx3,Verilog,fpgaEx3,9407,1,2022-12-30 15:23:36+00:00,1
3470,89187996,https://github.com/vilius-v/Neural.git,2017-04-24 02:08:59+00:00,UCLA EE115C - Neural Spike Detector,vilius-v/Neural,Verilog,Neural,1223,1,2018-06-20 20:21:35+00:00,0
3471,86115386,https://github.com/Maxfooo/VerilogTestBenchGeneration.git,2017-03-24 22:24:23+00:00,,Maxfooo/VerilogTestBenchGeneration,Verilog,VerilogTestBenchGeneration,8,1,2017-03-25 04:58:34+00:00,0
3472,86897159,https://github.com/poweihuang17/Bit_Manipulation_RISC_V.git,2017-04-01 08:20:09+00:00,"For Bit manipulation analysis, implementation, and documentation within the workgroup.",poweihuang17/Bit_Manipulation_RISC_V,Verilog,Bit_Manipulation_RISC_V,449,1,2017-05-29 13:15:12+00:00,0
3473,87014686,https://github.com/cristianvhdl/burning-rubber-fpga.git,2017-04-02 20:39:19+00:00,Nexys 3 Spartan 6 ,cristianvhdl/burning-rubber-fpga,Verilog,burning-rubber-fpga,3,1,2022-08-26 22:51:20+00:00,0
3474,88019826,https://github.com/qiaofengmarco/Computer-Organization-Labs.git,2017-04-12 06:55:32+00:00,Computer Organization Course @NCTU,qiaofengmarco/Computer-Organization-Labs,Verilog,Computer-Organization-Labs,2,1,2023-03-05 01:37:34+00:00,0
3475,83245860,https://github.com/AnhuarA/MIPS-project.git,2017-02-26 22:38:51+00:00,ECE 425 16-bit pipelined RISC microprocessor,AnhuarA/MIPS-project,Verilog,MIPS-project,303,1,2017-03-08 06:44:03+00:00,0
3476,83270534,https://github.com/timgasser/hwdev.git,2017-02-27 05:11:10+00:00,"Collection of HW designs for MIPS I core, PSX architecture and Digilent Nexys",timgasser/hwdev,Verilog,hwdev,1571,1,2022-07-24 19:27:38+00:00,0
3477,85563216,https://github.com/dananjayamahesh/netwalk-hw.git,2017-03-20 10:21:31+00:00,Netwalk is a High Performance Data Plane Novel Flow Matching Architecture,dananjayamahesh/netwalk-hw,Verilog,netwalk-hw,41,1,2022-08-17 19:14:44+00:00,0
3478,88658727,https://github.com/dachdecker2/icoboard_ws2812b_display.git,2017-04-18 18:41:52+00:00,,dachdecker2/icoboard_ws2812b_display,Verilog,icoboard_ws2812b_display,44,1,2018-05-03 22:39:01+00:00,0
3479,85453474,https://github.com/laplaceyc/Electronic-System-Level-Design.git,2017-03-19 05:34:29+00:00,"This repo is ""NTHU Electronic System Level Design"" course project.",laplaceyc/Electronic-System-Level-Design,Verilog,Electronic-System-Level-Design,2504,1,2024-05-16 04:50:23+00:00,1
3480,85724781,https://github.com/haveidea/public.git,2017-03-21 16:09:34+00:00,,haveidea/public,Verilog,public,880,1,2020-02-24 11:01:14+00:00,0
3481,86095348,https://github.com/A00885419/NESSOC.git,2017-03-24 17:44:16+00:00,,A00885419/NESSOC,Verilog,NESSOC,2493,1,2023-02-01 02:10:00+00:00,0
3482,82514735,https://github.com/javatai/cu-hw-gps.git,2017-02-20 03:54:57+00:00,Automatically exported from code.google.com/p/cu-hw-gps,javatai/cu-hw-gps,Verilog,cu-hw-gps,1280,1,2022-07-06 05:16:19+00:00,0
3483,88411984,https://github.com/noodlefighter/rf_codec.git,2017-04-16 12:33:03+00:00,RF Codec on Verilog HDL,noodlefighter/rf_codec,Verilog,rf_codec,16,1,2022-07-09 02:45:15+00:00,1
3484,87370911,https://github.com/abdelrahmanhosny/abdelrahmanhosny.github.io.git,2017-04-06 01:05:50+00:00,Personal Homepage,abdelrahmanhosny/abdelrahmanhosny.github.io,Verilog,abdelrahmanhosny.github.io,12113,1,2022-06-21 04:30:13+00:00,0
3485,89246108,https://github.com/skyroger2/PS2.git,2017-04-24 13:53:31+00:00,PS2 keyboard/mouse controller,skyroger2/PS2,Verilog,PS2,15,1,2022-03-17 05:35:38+00:00,0
3486,84063577,https://github.com/bntmorgan/wb-csr-aes-ctr-256.git,2017-03-06 11:06:17+00:00,AES 256 in counter mode crypto core for Milkymist based SoCs,bntmorgan/wb-csr-aes-ctr-256,Verilog,wb-csr-aes-ctr-256,15,1,2022-03-02 14:08:23+00:00,1
3487,87970425,https://github.com/nikhilghanathe/HLS-for-EMTF.git,2017-04-11 19:15:29+00:00,High-level synthesis source code of EMTF module of CMS particle detector ,nikhilghanathe/HLS-for-EMTF,Verilog,HLS-for-EMTF,2041,1,2022-04-21 03:10:57+00:00,1
3488,82736364,https://github.com/jfdawson20/sims.git,2017-02-21 23:06:16+00:00,,jfdawson20/sims,Verilog,sims,14395,1,2017-11-10 05:41:14+00:00,0
3489,84394771,https://github.com/chan-henry/mips.git,2017-03-09 03:39:58+00:00,University MIPS 5-stage pipelined processor.,chan-henry/mips,Verilog,mips,5,1,2022-11-06 14:44:04+00:00,0
3490,85432883,https://github.com/aliabd11/258-encryption-project.git,2017-03-18 21:22:55+00:00,A project for CSC258; a device that encrypts keys and provides the user with output.,aliabd11/258-encryption-project,Verilog,258-encryption-project,221,1,2019-10-14 23:36:55+00:00,0
3491,87244995,https://github.com/nalexopo/4-BCD-to-4-digit-7-seg-led-driver.git,2017-04-04 23:35:04+00:00,Title is self explenatory. just a driver for 4 BCD digits to a 4-digit-7-segment display. Tested on Spartan 6 Xilinx Mojo Development Board. ,nalexopo/4-BCD-to-4-digit-7-seg-led-driver,Verilog,4-BCD-to-4-digit-7-seg-led-driver,2,1,2022-04-02 23:19:04+00:00,0
3492,86578057,https://github.com/Yachter/Avalon-ST_capture.git,2017-03-29 12:13:03+00:00,Initial load (QSYS  has тщт-solved problem with SGDMA 24/32bit  conversion),Yachter/Avalon-ST_capture,Verilog,Avalon-ST_capture,6923,1,2021-06-16 06:47:59+00:00,1
3493,86774068,https://github.com/MostafaOkasha/Machine_Code_Stepper_Motor.git,2017-03-31 03:28:18+00:00,Control a stepper motor by converting assembly code to machine code using the ROM on an ALTERA DE2 Discovery Board,MostafaOkasha/Machine_Code_Stepper_Motor,Verilog,Machine_Code_Stepper_Motor,12,1,2021-02-09 05:21:39+00:00,0
3494,81702799,https://github.com/ruhulamin113056/Bubble_Serial_sort_-project.git,2017-02-12 04:29:31+00:00,Bubble_Serial_sort_ project,ruhulamin113056/Bubble_Serial_sort_-project,Verilog,Bubble_Serial_sort_-project,7,1,2024-07-28 01:50:43+00:00,0
3495,87255379,https://github.com/nalexopo/5bit-base-3bit-exponent-to-16-bit-ouput.git,2017-04-05 02:10:57+00:00,"5bit base 3 bit exponent inputs to 16 bit output. WARNING!!! output is overflowing for large values but works well with rest, reason for this is that I have only implemented a 16bit led display. Tested on Xilinx Spartan 6 Mojo dev board",nalexopo/5bit-base-3bit-exponent-to-16-bit-ouput,Verilog,5bit-base-3bit-exponent-to-16-bit-ouput,1,1,2021-01-05 08:53:47+00:00,1
3496,86297716,https://github.com/YorkHe/MIPS_FPGA_on_Sword_v1.git,2017-03-27 06:12:05+00:00,MIPS_FPGA相关的源码在ZJU_Sword平台，第一版本上面的实现。,YorkHe/MIPS_FPGA_on_Sword_v1,Verilog,MIPS_FPGA_on_Sword_v1,610,1,2020-03-04 02:51:39+00:00,0
3497,82998984,https://github.com/aakashmhankale/Digital-Clock.git,2017-02-24 03:52:48+00:00,"Implemented the digital clock that displays time in hours, minutes and seconds blinks in between the hour and minute display. The objective of project is to implement all the basic functions of the digital clock which we find in our daily life routine. The features like 24 hour display, clock, clock setting, alarm setting, alarm alert indicator.",aakashmhankale/Digital-Clock,Verilog,Digital-Clock,189,1,2021-05-13 22:30:01+00:00,0
3498,87856083,https://github.com/viktor-prutyanov/ivtest.git,2017-04-10 20:46:47+00:00,8-bit counter module and test module for it. Works in Icarus Verilog,viktor-prutyanov/ivtest,Verilog,ivtest,1,1,2022-04-12 21:42:34+00:00,0
3499,86737384,https://github.com/ramiabr/8x8-Switch-using-System-Verilog.git,2017-03-30 18:49:39+00:00,,ramiabr/8x8-Switch-using-System-Verilog,Verilog,8x8-Switch-using-System-Verilog,11,1,2019-12-31 01:02:43+00:00,0
3500,83698586,https://github.com/John-JT/Proyecto-1-Grupo-4.git,2017-03-02 16:17:55+00:00,Codigo Proyecto 1,John-JT/Proyecto-1-Grupo-4,Verilog,Proyecto-1-Grupo-4,13,1,2017-03-11 16:13:30+00:00,0
3501,84755933,https://github.com/geova-25/Image-Filter-FPGA-.git,2017-03-12 20:41:24+00:00,,geova-25/Image-Filter-FPGA-,Verilog,Image-Filter-FPGA-,172,1,2022-04-27 19:43:27+00:00,0
3502,81863789,https://github.com/thom4354/FPGA_table_tennis.git,2017-02-13 19:41:55+00:00,"The classic game of Pong, implemented on a Xilinx XC3S50A FPGA.  Uses N64 controllers for input and VGA for video output.",thom4354/FPGA_table_tennis,Verilog,FPGA_table_tennis,4,1,2023-10-10 17:27:31+00:00,0
3503,81582723,https://github.com/infiniteNOP/nopCPU_classic.git,2017-02-10 16:17:37+00:00,Original nopCPU,infiniteNOP/nopCPU_classic,Verilog,nopCPU_classic,10,1,2022-06-06 08:38:12+00:00,1
3504,83560860,https://github.com/diantaowang/mini-PhoenixI.git,2017-03-01 14:03:02+00:00,MIPS32  Processor  Five-stage-pipeline  Verilog,diantaowang/mini-PhoenixI,Verilog,mini-PhoenixI,15,1,2017-11-24 12:27:37+00:00,1
3505,84044426,https://github.com/Stenwulf/ecec475.git,2017-03-06 07:44:36+00:00,,Stenwulf/ecec475,Verilog,ecec475,186265,1,2019-07-11 19:37:51+00:00,0
3506,84125980,https://github.com/sharma7/ElevatorProject.git,2017-03-06 22:08:36+00:00,Repo for the Elevator Project ,sharma7/ElevatorProject,Verilog,ElevatorProject,48,1,2018-03-08 14:50:22+00:00,1
3507,88213269,https://github.com/zhiyb/SVADC.git,2017-04-13 23:02:34+00:00,,zhiyb/SVADC,Verilog,SVADC,93,1,2021-05-13 21:19:35+00:00,0
3508,88354465,https://github.com/liuspencersjtu/MotionEstimation.git,2017-04-15 15:05:44+00:00,,liuspencersjtu/MotionEstimation,Verilog,MotionEstimation,10,1,2022-04-17 22:32:20+00:00,1
3509,87336135,https://github.com/GiovanniScotti/mor1kx-Write-Back-Cache.git,2017-04-05 17:11:42+00:00,This is the repository of Francesco Maio and Giovanni Scotti for the project of the Embedded Systems course attended at Politecnico di Milano.,GiovanniScotti/mor1kx-Write-Back-Cache,Verilog,mor1kx-Write-Back-Cache,1935,1,2022-12-01 02:53:14+00:00,0
3510,81397317,https://github.com/mubaarik/6.111_project.git,2017-02-09 02:02:02+00:00,,mubaarik/6.111_project,Verilog,6.111_project,37705,1,2019-08-27 21:52:56+00:00,0
3511,89079459,https://github.com/andrea4g/DLX.git,2017-04-22 15:24:19+00:00,DLX processor implementation and improvement,andrea4g/DLX,Verilog,DLX,6833,1,2022-04-16 21:38:15+00:00,0
3512,87089365,https://github.com/cryptocactus/EllipticCurveProcessor.git,2017-04-03 15:24:24+00:00,Verilog code for an Elliptic Curve Processor.,cryptocactus/EllipticCurveProcessor,Verilog,EllipticCurveProcessor,115,1,2022-05-04 11:54:36+00:00,2
3513,83278840,https://github.com/NDNF0808/AZprocessor.git,2017-02-27 07:00:46+00:00,,NDNF0808/AZprocessor,Verilog,AZprocessor,7,1,2018-05-09 08:41:10+00:00,1
3514,83125223,https://github.com/prat-degwekar/verilog.git,2017-02-25 10:49:12+00:00,Verilog HDL codes,prat-degwekar/verilog,Verilog,verilog,9,1,2020-02-07 11:06:29+00:00,0
3515,83853663,https://github.com/vithursant/FiniteField-Division.git,2017-03-04 00:33:57+00:00,,vithursant/FiniteField-Division,Verilog,FiniteField-Division,2,1,2019-01-10 18:39:00+00:00,0
3516,82198046,https://github.com/dresvit/MulticycleCPU.git,2017-02-16 15:56:07+00:00,A Multicycle MIPS CPU written in Verilog,dresvit/MulticycleCPU,Verilog,MulticycleCPU,18,1,2019-05-11 06:47:09+00:00,0
3517,89207408,https://github.com/mattwong949/CSM152A-Winter-2017.git,2017-04-24 06:55:04+00:00,UCLA CSM152A-Winter-2017,mattwong949/CSM152A-Winter-2017,Verilog,CSM152A-Winter-2017,15892,1,2021-10-24 06:59:55+00:00,0
3518,82595533,https://github.com/tmatos/rgp16.git,2017-02-20 19:43:31+00:00,16 bit RISC processor,tmatos/rgp16,Verilog,rgp16,206,1,2024-01-03 04:02:58+00:00,0
3519,87689974,https://github.com/hgeisse/flashprog-DE2-115.git,2017-04-09 07:10:59+00:00,Flash programmer for DE2-115 board,hgeisse/flashprog-DE2-115,Verilog,flashprog-DE2-115,83,1,2024-04-26 13:04:30+00:00,1
3520,86631804,https://github.com/cleverfox/lightpipe.git,2017-03-29 21:38:35+00:00,ADAT lightpipe verilog,cleverfox/lightpipe,Verilog,lightpipe,15,1,2024-05-16 07:38:28+00:00,1
3521,88662692,https://github.com/slbelden/Basys3_Stopwatch.git,2017-04-18 19:30:26+00:00,Stopwatch with lap & set features in verilog,slbelden/Basys3_Stopwatch,Verilog,Basys3_Stopwatch,65,1,2021-10-27 07:04:21+00:00,1
3522,89287786,https://github.com/KevinUTAT/Verilog.git,2017-04-24 21:15:01+00:00,All my Verilog code,KevinUTAT/Verilog,Verilog,Verilog,213991,1,2019-03-11 20:32:58+00:00,0
3523,88423300,https://github.com/ydengxue/CacheControllerDemo.git,2017-04-16 15:39:07+00:00,,ydengxue/CacheControllerDemo,Verilog,CacheControllerDemo,358,1,2018-12-10 08:34:47+00:00,0
3524,83900623,https://github.com/RickWei/mips_cpu.git,2017-03-04 14:49:43+00:00,Five-stage pipeline mips cpu with interrupts and predictor,RickWei/mips_cpu,Verilog,mips_cpu,18,1,2018-08-06 03:28:15+00:00,0
3525,82999379,https://github.com/aakashmhankale/Complex-Arithmetic-Logic-Unit-in-Verilog.git,2017-02-24 03:58:44+00:00,Basic Arithmetic functions and used carry look ahead for addition and booth’s algorithm for multiplication programmed using Verilog HDL with Test bench.,aakashmhankale/Complex-Arithmetic-Logic-Unit-in-Verilog,Verilog,Complex-Arithmetic-Logic-Unit-in-Verilog,126,1,2021-05-13 22:29:26+00:00,0
3526,84367810,https://github.com/alisye/Wack-A-Mole.git,2017-03-08 21:27:54+00:00,CSC258 Project,alisye/Wack-A-Mole,Verilog,Wack-A-Mole,99,1,2017-03-15 00:56:03+00:00,0
3527,86267182,https://github.com/sam-falvo/xst.git,2017-03-26 21:47:39+00:00,Experimental Serial Transmitter,sam-falvo/xst,Verilog,xst,52,1,2017-03-29 16:36:32+00:00,0
3528,85597835,https://github.com/Digilent/Genesys-2-Keyboard.git,2017-03-20 16:05:20+00:00,,Digilent/Genesys-2-Keyboard,Verilog,Genesys-2-Keyboard,16,1,2023-05-22 14:40:10+00:00,1
3529,86668501,https://github.com/jeffliou64/Early-FPGA-Projects.git,2017-03-30 06:44:49+00:00,"(Verilog, ARM)",jeffliou64/Early-FPGA-Projects,Verilog,Early-FPGA-Projects,569,1,2024-10-24 20:33:03+00:00,1
3530,86541458,https://github.com/ukorat/Givens-CORDIC-QR.git,2017-03-29 05:23:10+00:00,,ukorat/Givens-CORDIC-QR,Verilog,Givens-CORDIC-QR,17,1,2021-05-27 07:55:58+00:00,0
3531,86540631,https://github.com/ISKU/System-on-Chip-Design.git,2017-03-29 05:08:41+00:00,System-on-Chip Design,ISKU/System-on-Chip-Design,Verilog,System-on-Chip-Design,70,1,2020-04-10 06:18:44+00:00,2
3532,85049374,https://github.com/vinamarora8/FPGA-LCD.git,2017-03-15 08:46:12+00:00,Contains code required to initialize and run the LCD on an FPGA,vinamarora8/FPGA-LCD,Verilog,FPGA-LCD,3,1,2017-05-03 11:21:20+00:00,2
3533,87909979,https://github.com/vadakkodan/Counter_XILINX_FPGA_Seven_Segment.git,2017-04-11 08:34:14+00:00,Counts 0-9 using 7 Segment Spartan 3 FPGA (XC3S200),vadakkodan/Counter_XILINX_FPGA_Seven_Segment,Verilog,Counter_XILINX_FPGA_Seven_Segment,56,1,2021-01-04 01:37:03+00:00,2
3534,88428919,https://github.com/ydengxue/SPIMaster.git,2017-04-16 16:50:40+00:00,,ydengxue/SPIMaster,Verilog,SPIMaster,1,1,2021-09-10 09:07:09+00:00,0
3535,81676038,https://github.com/hvt1244/Sequential-and-Array-Multipliers.git,2017-02-11 19:18:54+00:00,,hvt1244/Sequential-and-Array-Multipliers,Verilog,Sequential-and-Array-Multipliers,1439,1,2021-08-27 06:12:19+00:00,1
3536,89087981,https://github.com/StevenVentura/ADDFinalProject.git,2017-04-22 17:41:33+00:00,Advanced Digital Design 5440 End of Year Project (Verilog Game on VGA Monitor using DE2-115 Altera board),StevenVentura/ADDFinalProject,Verilog,ADDFinalProject,105,1,2018-03-08 22:24:47+00:00,0
3537,82595452,https://github.com/solesnyckyj/422project.git,2017-02-20 19:42:33+00:00,Whack a Mole Microcontroller design,solesnyckyj/422project,Verilog,422project,1365,1,2024-01-07 11:00:06+00:00,0
3538,81429683,https://github.com/suoglu/STC.git,2017-02-09 08:53:27+00:00,Sensitivity Time Control function implementation with a simple sea clutter generator and radar interface,suoglu/STC,Verilog,STC,620,1,2024-04-30 16:12:05+00:00,1
3539,85633772,https://github.com/teximi/CSC258-Project.git,2017-03-20 22:31:47+00:00,,teximi/CSC258-Project,Verilog,CSC258-Project,815,1,2018-11-01 20:59:35+00:00,3
3540,87955568,https://github.com/SPAN-WashU/Sitara.git,2017-04-11 16:20:35+00:00,,SPAN-WashU/Sitara,Verilog,Sitara,44610,1,2019-12-28 15:42:49+00:00,0
3541,87735149,https://github.com/secworks/blabla.git,2017-04-09 19:55:36+00:00,Implementation of the BlaBla version of the ChaCha stream cipher,secworks/blabla,Verilog,blabla,16,1,2023-09-07 05:40:33+00:00,2
3542,87254277,https://github.com/brunoogata/CatCORE-Processor.git,2017-04-05 01:57:16+00:00,CatCORE is a monocycle MIPS-based architecture written in Verilog for Computational Systems Lab: Computer Architecture and Organization discipline.,brunoogata/CatCORE-Processor,Verilog,CatCORE-Processor,44072,1,2019-08-18 18:49:24+00:00,0
3543,84991215,https://github.com/ErwinM/playground.git,2017-03-14 19:55:15+00:00,DME verilog implementation,ErwinM/playground,Verilog,playground,1608,1,2021-09-21 05:00:07+00:00,0
3544,85500185,https://github.com/sgeddy/SimpleCPUSimulation.git,2017-03-19 18:47:58+00:00,"This is a simple CPU Simulation written in Verilog for my course, Design of Complex Digital Systems, ECE 310, at NCSU.",sgeddy/SimpleCPUSimulation,Verilog,SimpleCPUSimulation,93,1,2021-05-13 22:54:37+00:00,0
3545,86098851,https://github.com/devenderdx/16-bit-microprocessor.git,2017-03-24 18:26:22+00:00,RISC stored program machine,devenderdx/16-bit-microprocessor,Verilog,16-bit-microprocessor,8,1,2019-01-14 09:17:05+00:00,0
3546,84653396,https://github.com/zhelnio/ahb_lite_eic.git,2017-03-11 13:52:38+00:00,external interrupt controller for MIPSfpga+ system,zhelnio/ahb_lite_eic,Verilog,ahb_lite_eic,702,1,2021-05-16 22:24:27+00:00,1
3547,82922586,https://github.com/kmd178/Embedded_Systems_lab1_GRAY.git,2017-02-23 11:52:11+00:00,Functional simulation and implementation of a GRAY counter in Verilog using the Xilinx Vivado toolset and testing the design on the Zynq-7000 Zedboard digital system development platform.,kmd178/Embedded_Systems_lab1_GRAY,Verilog,Embedded_Systems_lab1_GRAY,66,1,2018-11-02 22:10:38+00:00,0
3548,87039089,https://github.com/shohei/leib-pulser.git,2017-04-03 04:50:59+00:00,Offload pulse generator for FPGA stepper drive system,shohei/leib-pulser,Verilog,leib-pulser,370,1,2022-06-10 02:07:33+00:00,0
3549,82101967,https://github.com/Ryuuba/Superscalar.git,2017-02-15 20:11:55+00:00,A ASIC superscalar processor,Ryuuba/Superscalar,Verilog,Superscalar,61,1,2018-04-29 03:12:22+00:00,1
3550,84089090,https://github.com/ayushagrawal/superscalarProcessor.git,2017-03-06 15:26:46+00:00,Semester 6 Advanced Processor Design Project 1,ayushagrawal/superscalarProcessor,Verilog,superscalarProcessor,643,1,2018-04-29 03:13:05+00:00,1
3551,85789698,https://github.com/kwakobo/fpga-tetris.git,2017-03-22 05:45:30+00:00,Tetris implementation in verilog for the Nexys2 FPGA board,kwakobo/fpga-tetris,Verilog,fpga-tetris,10,1,2020-12-07 23:47:57+00:00,1
3552,88303367,https://github.com/rsanchez-dv/CECS_341_Computer_Architecture.git,2017-04-14 21:06:10+00:00,Verilog modules covering the single cycle processor ,rsanchez-dv/CECS_341_Computer_Architecture,Verilog,CECS_341_Computer_Architecture,2047,1,2024-03-23 17:44:40+00:00,0
3553,85912366,https://github.com/agumig/Proyecto-Final-RFID.git,2017-03-23 05:55:43+00:00,,agumig/Proyecto-Final-RFID,Verilog,Proyecto-Final-RFID,8,1,2024-08-19 13:27:34+00:00,0
3554,81390440,https://github.com/Llcoolsouder/Comp-Arch-Processor.git,2017-02-09 00:20:12+00:00,,Llcoolsouder/Comp-Arch-Processor,Verilog,Comp-Arch-Processor,80157,1,2019-06-14 16:38:03+00:00,0
3555,82149900,https://github.com/juanmard/msc-4.git,2017-02-16 06:58:44+00:00,,juanmard/msc-4,Verilog,msc-4,177,1,2020-07-30 23:09:15+00:00,0
3556,82786695,https://github.com/psubnwell/nctu-co-2015.git,2017-02-22 09:35:20+00:00,"Computer Organization 2015 / Kai­-Chiang Wu, NCTU",psubnwell/nctu-co-2015,Verilog,nctu-co-2015,1798,1,2017-05-21 15:37:40+00:00,0
3557,82992671,https://github.com/rauhul/ece385.git,2017-02-24 02:28:45+00:00,Digital Systems Laboratory UIUC FA 2016,rauhul/ece385,Verilog,ece385,58236,1,2023-02-16 17:56:08+00:00,0
3558,85382517,https://github.com/nareshbattula/249CNN.git,2017-03-18 07:05:25+00:00,,nareshbattula/249CNN,Verilog,249CNN,3,1,2021-02-21 09:17:28+00:00,0
3559,86631293,https://github.com/NielsPirotte/Project_FPGA_soclab.git,2017-03-29 21:31:36+00:00,Console design with a FPGA,NielsPirotte/Project_FPGA_soclab,Verilog,Project_FPGA_soclab,3075,1,2022-06-22 19:50:44+00:00,0
3560,86594073,https://github.com/neeilan/32Straight.git,2017-03-29 14:44:20+00:00,Simon-like game in Verilog,neeilan/32Straight,Verilog,32Straight,12,1,2023-08-20 20:03:07+00:00,0
3561,87469183,https://github.com/willh99/Verilog-Demos.git,2017-04-06 19:54:36+00:00,Logic Systems II Verilog Labs,willh99/Verilog-Demos,Verilog,Verilog-Demos,68,1,2023-01-27 23:08:49+00:00,0
3562,82506936,https://github.com/MihirShah10/Superscalar-Processor-Using-Tomasulo-s-Algorithm.git,2017-02-20 02:12:14+00:00,In this Research Project an approach to modify the existing Tomasulo’s Algorithm by combining it with Superscalar Instruction Dispatching techniques and to compare the Performance of the proposed design with existing Tomasulo’s Algorithm which issues one instruction per cycle as well as an In-order Processor which consists of a Single ALU Unit and performs issuing and executing of instructions in-order.,MihirShah10/Superscalar-Processor-Using-Tomasulo-s-Algorithm,Verilog,Superscalar-Processor-Using-Tomasulo-s-Algorithm,2050,1,2024-03-21 23:53:33+00:00,1
3563,81702406,https://github.com/ruhulamin113056/Booth_Multiplier_-project.git,2017-02-12 04:20:13+00:00,Booth_Multiplier_ project,ruhulamin113056/Booth_Multiplier_-project,Verilog,Booth_Multiplier_-project,3,1,2024-09-02 05:27:34+00:00,0
3564,84817410,https://github.com/FCOS/Verilog.git,2017-03-13 11:12:07+00:00,Collection of Verilog modules,FCOS/Verilog,Verilog,Verilog,15,1,2017-10-31 11:14:57+00:00,0
3565,87707285,https://github.com/bzhmaddog/lcdDMD.git,2017-04-09 12:37:25+00:00,PlutoIIx hdmi Verilog project for a Pinball machine virtual DMD,bzhmaddog/lcdDMD,Verilog,lcdDMD,11524,1,2019-04-06 09:33:25+00:00,1
3566,87456876,https://github.com/bluecmd/mandelbrot.git,2017-04-06 17:32:01+00:00,Project I made while in university,bluecmd/mandelbrot,Verilog,mandelbrot,34,1,2023-01-28 10:55:36+00:00,0
3567,86655079,https://github.com/FanZhangatChina/srugit.git,2017-03-30 03:32:06+00:00,,FanZhangatChina/srugit,Verilog,srugit,466,1,2022-10-19 23:29:32+00:00,0
3568,86934074,https://github.com/sg773/16-16-Switch.git,2017-04-01 18:33:31+00:00,The modules have been written in verilog and they implement a 16x16 Crosspoint switch ,sg773/16-16-Switch,Verilog,16-16-Switch,2,1,2019-12-31 01:03:10+00:00,1
3569,83839694,https://github.com/skillingt/EECE3324.git,2017-03-03 20:45:48+00:00,"Verilog pertaining to EECE3324, Computer Architecture, at Northeastern University, Fall 2016",skillingt/EECE3324,Verilog,EECE3324,602,1,2023-05-23 14:10:21+00:00,0
3570,88350538,https://github.com/osecpu/fpga.git,2017-04-15 14:02:26+00:00,An OSECPU implementation for FPGA,osecpu/fpga,Verilog,fpga,61,1,2017-05-05 13:42:23+00:00,2
3571,85583667,https://github.com/dnc1994/Pipelined-MIPS-CPU.git,2017-03-20 14:01:35+00:00,Project for Computer Architecture course @ NTHU (Spring 2016).,dnc1994/Pipelined-MIPS-CPU,Verilog,Pipelined-MIPS-CPU,751,1,2019-06-06 08:24:35+00:00,0
3572,86173687,https://github.com/buaabai/AZprocesser.git,2017-03-25 17:00:53+00:00,,buaabai/AZprocesser,Verilog,AZprocesser,91,1,2018-11-10 08:41:35+00:00,1
3573,86207758,https://github.com/codespert/FIR-Filter-using-Precomputation-Block.git,2017-03-26 04:37:44+00:00,"Replaced the Multiplier block in FIR filter with a precomputation block so as to reduce the computational time, the project was implemented using Verilog HDL and simulated in Xilinx Vivado tool",codespert/FIR-Filter-using-Precomputation-Block,Verilog,FIR-Filter-using-Precomputation-Block,2,1,2023-10-24 03:30:59+00:00,0
3574,85017268,https://github.com/tvlenin/Crazy-Elevator.git,2017-03-15 02:00:34+00:00,,tvlenin/Crazy-Elevator,Verilog,Crazy-Elevator,27,1,2022-05-13 09:24:04+00:00,0
3575,81583395,https://github.com/infiniteNOP/nopCPU.git,2017-02-10 16:24:27+00:00,Improved version of the original nopCPU (WIP),infiniteNOP/nopCPU,Verilog,nopCPU,9,1,2023-09-07 05:40:29+00:00,0
3576,82843255,https://github.com/Aldiom/fpga-motion-segmentation.git,2017-02-22 19:17:48+00:00,,Aldiom/fpga-motion-segmentation,Verilog,fpga-motion-segmentation,12398,1,2018-09-26 05:33:33+00:00,0
3577,84602543,https://github.com/Digilent/Nexys-4-Abacus.git,2017-03-10 21:35:35+00:00,,Digilent/Nexys-4-Abacus,Verilog,Nexys-4-Abacus,17,1,2024-10-09 16:54:09+00:00,0
3578,84500285,https://github.com/elbehery95/i2c_draft_gsoc.git,2017-03-10 00:02:30+00:00,"A simple low power I2c slave, this is just a prototype",elbehery95/i2c_draft_gsoc,Verilog,i2c_draft_gsoc,3422,1,2023-07-07 08:29:49+00:00,0
3579,83899885,https://github.com/silent-observer/RCPU.git,2017-03-04 14:38:31+00:00,"16-bit CPU, made just for fun",silent-observer/RCPU,Verilog,RCPU,247,1,2018-08-27 16:38:09+00:00,1
3580,86960387,https://github.com/rsrisaikumar/quad-core-processor-in-Verilog.git,2017-04-02 03:31:27+00:00,Pipelined Quad Core processor using Verilog HDL,rsrisaikumar/quad-core-processor-in-Verilog,Verilog,quad-core-processor-in-Verilog,26,1,2019-09-05 23:45:11+00:00,0
3581,86786895,https://github.com/burkeg/VerilogParser.git,2017-03-31 06:42:33+00:00,A tool for parsing verilog netlists into a data structures which can be used for any purpoe,burkeg/VerilogParser,Verilog,VerilogParser,6,1,2023-03-05 16:22:13+00:00,0
3582,85195131,https://github.com/Lemmotree/cp0src-IRQ.git,2017-03-16 12:48:14+00:00,,Lemmotree/cp0src-IRQ,Verilog,cp0src-IRQ,27,1,2024-05-07 12:55:23+00:00,0
3583,82154010,https://github.com/ddddxxx/MIPS_CPU.git,2017-02-16 07:47:23+00:00,A MIPS architecture CPU with 5 pipeline stages,ddddxxx/MIPS_CPU,Verilog,MIPS_CPU,4611,1,2023-01-28 21:22:14+00:00,0
3584,86113715,https://github.com/hidrogencloride/verilog-memoryBlockSimulator.git,2017-03-24 21:56:15+00:00,"Here is my solution for the simulation of memory blocks on a FIFO-based model, using ISE: CORE Generator (Xilinx).",hidrogencloride/verilog-memoryBlockSimulator,Verilog,verilog-memoryBlockSimulator,3,1,2022-06-21 20:45:29+00:00,0
3585,86561542,https://github.com/gevajon/Ex2Verilog.git,2017-03-29 09:10:34+00:00,"Mux by generate, Registers, Fibonacci, ALU",gevajon/Ex2Verilog,Verilog,Ex2Verilog,2,1,2022-08-30 12:20:22+00:00,0
3586,86021929,https://github.com/cyrilhuang/Verilog-CPU.git,2017-03-24 03:10:26+00:00,"In this project, simple CPU are implemented in verilog. To be specific, project 5 is for single cycle CPU, project 6 is for pipeline CPU.",cyrilhuang/Verilog-CPU,Verilog,Verilog-CPU,371,1,2020-03-28 14:19:14+00:00,0
3587,87257637,https://github.com/nalexopo/16-bit-to-4-digit-7-seg-led-driver.git,2017-04-05 02:37:43+00:00,This is the same as 4-BCD-to-4-digit-7-seg-led-driver but with a 16bit input and an implementation of the double dabble algorithm that converts binary to BCD.,nalexopo/16-bit-to-4-digit-7-seg-led-driver,Verilog,16-bit-to-4-digit-7-seg-led-driver,3,1,2022-04-02 23:31:28+00:00,0
3588,88180227,https://github.com/sgeorge6/Floating-Point-Processor.git,2017-04-13 15:34:45+00:00,,sgeorge6/Floating-Point-Processor,Verilog,Floating-Point-Processor,354,1,2019-07-17 01:30:13+00:00,0
3589,84681436,https://github.com/nimishalimaye/Page-Rank-Engine-with-NoC-based-Architecture.git,2017-03-11 21:36:57+00:00,Page Rank Hardware Accelerator employing NoC network,nimishalimaye/Page-Rank-Engine-with-NoC-based-Architecture,Verilog,Page-Rank-Engine-with-NoC-based-Architecture,2735,1,2024-04-18 14:40:42+00:00,0
3590,89514111,https://github.com/jhshi/openofdm.git,2017-04-26 18:32:11+00:00,"Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.",jhshi/openofdm,Verilog,openofdm,28052,372,2024-10-26 08:53:29+00:00,188
3591,94477976,https://github.com/MIPSfpga/schoolMIPS.git,2017-06-15 20:52:37+00:00,"CPU microarchitecture, step by step",MIPSfpga/schoolMIPS,Verilog,schoolMIPS,12117,191,2024-10-13 11:31:59+00:00,63
3592,94248355,https://github.com/MiSTer-devel/Minimig-AGA_MiSTer.git,2017-06-13 19:10:39+00:00,,MiSTer-devel/Minimig-AGA_MiSTer,Verilog,Minimig-AGA_MiSTer,123761,139,2024-09-30 22:24:03+00:00,54
3593,93097257,https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga.git,2017-06-01 20:35:13+00:00,High Frequency Trading using Vivado HLS,mustafabbas/ECE1373_2016_hft_on_fpga,Verilog,ECE1373_2016_hft_on_fpga,3246,117,2024-10-28 20:22:52+00:00,31
3594,94246782,https://github.com/MiSTer-devel/C64_MiSTer.git,2017-06-13 18:51:26+00:00,,MiSTer-devel/C64_MiSTer,Verilog,C64_MiSTer,130909,114,2024-10-12 03:11:54+00:00,57
3595,92788834,https://github.com/nanamake/r22sdf.git,2017-05-30 01:37:57+00:00,Pipeline FFT Implementation in Verilog HDL,nanamake/r22sdf,Verilog,r22sdf,1128,77,2024-10-28 09:00:49+00:00,18
3596,95016209,https://github.com/fpgasystems/caribou.git,2017-06-21 15:00:49+00:00,Caribou: Distributed Smart Storage built with FPGAs,fpgasystems/caribou,Verilog,caribou,41709,64,2024-07-08 03:43:14+00:00,21
3597,93567990,https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier.git,2017-06-06 22:06:21+00:00,16-bit Adder Multiplier hardware on Digilent Basys 3,suoglu/Fixed-Floating-Point-Adder-Multiplier,Verilog,Fixed-Floating-Point-Adder-Multiplier,143,63,2024-10-22 15:37:25+00:00,14
3598,95960868,https://github.com/myriadrf/LimeSDR-Mini_GW.git,2017-07-01 11:42:38+00:00,LimeSDR-Mini board FPGA project,myriadrf/LimeSDR-Mini_GW,Verilog,LimeSDR-Mini_GW,57628,56,2024-07-11 15:03:20+00:00,40
3599,94720720,https://github.com/nhasbun/de10nano_vgaHdmi_chip.git,2017-06-19 00:16:17+00:00,Test for video output using the ADV7513 chip on a de10 nano board,nhasbun/de10nano_vgaHdmi_chip,Verilog,de10nano_vgaHdmi_chip,3126,49,2024-08-27 20:58:55+00:00,19
3600,95978520,https://github.com/suyashmahar/RISC-processor.git,2017-07-01 17:31:08+00:00,Simple single cycle RISC processor written in Verilog ,suyashmahar/RISC-processor,Verilog,RISC-processor,153,49,2024-10-19 16:22:51+00:00,6
3601,94247614,https://github.com/MiSTer-devel/Menu_MiSTer.git,2017-06-13 19:01:07+00:00,,MiSTer-devel/Menu_MiSTer,Verilog,Menu_MiSTer,24587,45,2024-09-12 05:27:51+00:00,38
3602,94247136,https://github.com/MiSTer-devel/ZX-Spectrum_MISTer.git,2017-06-13 18:55:33+00:00,,MiSTer-devel/ZX-Spectrum_MISTer,Verilog,ZX-Spectrum_MISTer,88951,45,2024-10-02 04:52:47+00:00,33
3603,94382126,https://github.com/ZipCPU/dbgbus.git,2017-06-14 23:57:14+00:00,A collection of debugging busses developed and presented at zipcpu.com,ZipCPU/dbgbus,Verilog,dbgbus,338,34,2024-09-20 07:47:53+00:00,5
3604,91359513,https://github.com/jmt329/PitchShifter.git,2017-05-15 16:22:52+00:00,Change the pitch of your voice in real-time!,jmt329/PitchShifter,Verilog,PitchShifter,13212,30,2024-10-10 10:02:14+00:00,4
3605,90110568,https://github.com/amoudgl/iir-bandstop-filter.git,2017-05-03 05:14:15+00:00,"Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic",amoudgl/iir-bandstop-filter,Verilog,iir-bandstop-filter,660,28,2024-08-08 16:18:29+00:00,9
3606,94630127,https://github.com/MiSTer-devel/MemTest_MiSTer.git,2017-06-17 14:51:37+00:00,,MiSTer-devel/MemTest_MiSTer,Verilog,MemTest_MiSTer,12577,24,2024-09-29 02:20:01+00:00,20
3607,91688960,https://github.com/jefflieu/recon.git,2017-05-18 12:08:39+00:00,The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware configurations and Arduino-style software APIs.,jefflieu/recon,Verilog,recon,1981,21,2021-11-27 12:44:36+00:00,4
3608,95577250,https://github.com/sancus-tee/sancus-core.git,2017-06-27 16:10:30+00:00,Minimal OpenMSP430 hardware extensions for isolation and attestation,sancus-tee/sancus-core,Verilog,sancus-core,74842,20,2024-07-24 17:34:49+00:00,13
3609,94962619,https://github.com/sumanth-kalluri/128-Bit-AES-Encryption-and-Decryption-in-Verilog.git,2017-06-21 04:25:34+00:00,This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.,sumanth-kalluri/128-Bit-AES-Encryption-and-Decryption-in-Verilog,Verilog,128-Bit-AES-Encryption-and-Decryption-in-Verilog,11,18,2024-09-17 15:41:52+00:00,12
3610,91805827,https://github.com/ZipCPU/icozip.git,2017-05-19 12:56:27+00:00,A ZipCPU demonstration port for the icoboard,ZipCPU/icozip,Verilog,icozip,1134,17,2023-10-04 11:30:14+00:00,5
3611,91168366,https://github.com/JakeMercer/mac.git,2017-05-13 11:05:19+00:00,An Ethernet MAC conforming to IEEE 802.3,JakeMercer/mac,Verilog,mac,6362,16,2024-05-22 16:34:15+00:00,7
3612,89428481,https://github.com/andywag/NeuralHDL.git,2017-04-26 02:26:33+00:00,,andywag/NeuralHDL,Verilog,NeuralHDL,48394,14,2024-03-06 03:23:50+00:00,2
3613,94825701,https://github.com/Digilent/Zedboard-OLED.git,2017-06-19 22:19:21+00:00,,Digilent/Zedboard-OLED,Verilog,Zedboard-OLED,42,14,2024-07-20 18:32:39+00:00,9
3614,94220996,https://github.com/RISCV-on-Microsemi-FPGA/MPF300T-PolarFire-Eval-Kit.git,2017-06-13 14:19:16+00:00,PolarFire FPGA sample RISC-V designs,RISCV-on-Microsemi-FPGA/MPF300T-PolarFire-Eval-Kit,Verilog,MPF300T-PolarFire-Eval-Kit,111986,13,2024-07-17 10:39:54+00:00,6
3615,94854275,https://github.com/dvanmali/Superscalar_Pipeline_Processor.git,2017-06-20 05:47:55+00:00,"Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predictor, and a 2-way superscalar pipeline processor issuing two instructions at a time. Intended for creators Yiming Gan and Dylan Vanmali.",dvanmali/Superscalar_Pipeline_Processor,Verilog,Superscalar_Pipeline_Processor,888,13,2024-09-20 12:10:01+00:00,2
3616,91044572,https://github.com/cornell-ece5745/ece5745-tut8-sram.git,2017-05-12 02:52:02+00:00,ECE 5745 Tutorial 8: SRAM Generators,cornell-ece5745/ece5745-tut8-sram,Verilog,ece5745-tut8-sram,12098,13,2024-07-15 10:03:11+00:00,2
3617,91857071,https://github.com/hedgeberg/GlitchHammer.git,2017-05-20 01:23:53+00:00,A custom coprocessor and SoC for hardware security experiments in electronics.,hedgeberg/GlitchHammer,Verilog,GlitchHammer,63,12,2024-07-11 03:51:19+00:00,2
3618,91800893,https://github.com/yayouz/CNN-accelerator.git,2017-05-19 11:51:55+00:00,DMA controller for CNN accelerator,yayouz/CNN-accelerator,Verilog,CNN-accelerator,340,12,2024-06-02 02:20:29+00:00,3
3619,89870549,https://github.com/moizumi99/brainf__k_CPU.git,2017-04-30 18:58:10+00:00,A CPU that executes brainf**k language. Can be synthesized on FPGA,moizumi99/brainf__k_CPU,Verilog,brainf__k_CPU,40,12,2022-07-03 14:31:10+00:00,0
3620,90149843,https://github.com/marsohod4you/Fpga-PM-Radio.git,2017-05-03 13:04:56+00:00,"Implement Phase Modulation Radio Transmitter in FPGA Altera MAX10, with Marsohod3bis FPGA board.",marsohod4you/Fpga-PM-Radio,Verilog,Fpga-PM-Radio,29,11,2024-03-31 07:34:37+00:00,4
3621,90974774,https://github.com/themathgeek13/systolic-array-sorting.git,2017-05-11 12:05:56+00:00,Implementation of a Systolic Array based sorting engine on an FPGA using Verilog,themathgeek13/systolic-array-sorting,Verilog,systolic-array-sorting,4,10,2024-08-18 01:13:05+00:00,2
3622,90205343,https://github.com/mchong6/MNIST-classifier-in-SystemVerilog.git,2017-05-04 00:35:54+00:00,,mchong6/MNIST-classifier-in-SystemVerilog,Verilog,MNIST-classifier-in-SystemVerilog,125416,10,2024-03-16 10:30:48+00:00,2
3623,89990185,https://github.com/vinamarora8/FPGA-PS2-Interface.git,2017-05-02 04:03:12+00:00,Verilog code for interfacing with a standard PS2 keyboard,vinamarora8/FPGA-PS2-Interface,Verilog,FPGA-PS2-Interface,0,10,2024-06-09 14:22:52+00:00,3
3624,92173927,https://github.com/Wren6991/FibreOpticFPGA.git,2017-05-23 13:06:58+00:00,"Line coding and clock recovery for a fibre optic link, running on a Spartan 6 FPGA",Wren6991/FibreOpticFPGA,Verilog,FibreOpticFPGA,3836,10,2024-08-07 10:59:44+00:00,7
3625,94924465,https://github.com/canerpotur/FPGA.git,2017-06-20 18:48:31+00:00,"This repository includes some FPGA projects like VGA control, image processing. So far, fpga can drive a VGA monitor and display an image on a VGA monitor.",canerpotur/FPGA,Verilog,FPGA,6452,9,2024-03-14 08:52:06+00:00,4
3626,92234554,https://github.com/aospan/joker-tv-fpga.git,2017-05-24 00:56:40+00:00,Joker TV (USB) FPGA verilog/vhdl code,aospan/joker-tv-fpga,Verilog,joker-tv-fpga,2484,9,2023-11-07 12:45:38+00:00,6
3627,93137632,https://github.com/wanganran/XNORNet4FPGA.git,2017-06-02 07:10:00+00:00,XNOR-Net inference on low-power IGLOO FPGA using Chisel,wanganran/XNORNet4FPGA,Verilog,XNORNet4FPGA,686,9,2019-07-03 07:46:12+00:00,1
3628,94799151,https://github.com/jomonkjoy/AXIS-Async-FIFO.git,2017-06-19 16:45:26+00:00,parameterized AXIS FIFO design,jomonkjoy/AXIS-Async-FIFO,Verilog,AXIS-Async-FIFO,5,9,2024-07-18 11:31:43+00:00,8
3629,93315157,https://github.com/syibin/UVM-related-topics.git,2017-06-04 13:27:22+00:00,,syibin/UVM-related-topics,Verilog,UVM-related-topics,164935,9,2024-03-16 10:20:32+00:00,7
3630,92753839,https://github.com/MorrisMA/MiniCPU.git,2017-05-29 15:48:21+00:00,Minimal FPGA Processor Core for anycpu.org 8-bit Challenge,MorrisMA/MiniCPU,Verilog,MiniCPU,848,9,2024-02-11 15:36:27+00:00,1
3631,91101357,https://github.com/librecores/gsoc-museum-edsac.git,2017-05-12 14:47:05+00:00,GSoC 2017: Museum on FPGA - EDSAC,librecores/gsoc-museum-edsac,Verilog,gsoc-museum-edsac,1487,8,2019-09-27 18:46:10+00:00,1
3632,94247013,https://github.com/MiSTer-devel/BK0011M_MiSTer.git,2017-06-13 18:54:04+00:00,,MiSTer-devel/BK0011M_MiSTer,Verilog,BK0011M_MiSTer,34563,8,2024-10-02 04:41:06+00:00,8
3633,91855037,https://github.com/Verkhovskaya/fpga_oscilloscope.git,2017-05-20 00:31:57+00:00,"An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA",Verkhovskaya/fpga_oscilloscope,Verilog,fpga_oscilloscope,1211,8,2024-09-10 02:12:32+00:00,3
3634,90305118,https://github.com/vernamlab/Lightweight-Threshold-Implementations.git,2017-05-04 20:08:53+00:00,,vernamlab/Lightweight-Threshold-Implementations,Verilog,Lightweight-Threshold-Implementations,49,7,2023-06-08 12:59:21+00:00,6
3635,95831745,https://github.com/choyiny/FPGANoTatsujin.git,2017-06-30 00:31:50+00:00,Taiko no Tatsujin inspired game built with Verilog,choyiny/FPGANoTatsujin,Verilog,FPGANoTatsujin,152,7,2024-07-15 11:54:33+00:00,2
3636,96261480,https://github.com/kitlith/FPGA_NotThatReal.git,2017-07-05 00:29:51+00:00,,kitlith/FPGA_NotThatReal,Verilog,FPGA_NotThatReal,24,7,2020-03-16 21:40:52+00:00,0
3637,89763147,https://github.com/pwolfe8/CS8803ACT_Project.git,2017-04-29 04:17:02+00:00,A Verilog RNN Library I made for CS8803ACT. Intending to make Python wrapper later on.,pwolfe8/CS8803ACT_Project,Verilog,CS8803ACT_Project,36368,7,2023-07-25 05:17:37+00:00,2
3638,94247360,https://github.com/MiSTer-devel/SAM-Coupe_MiSTer.git,2017-06-13 18:58:03+00:00,,MiSTer-devel/SAM-Coupe_MiSTer,Verilog,SAM-Coupe_MiSTer,21559,7,2024-07-18 19:56:00+00:00,11
3639,89744574,https://github.com/SergioAGonzalez/Physically-Unclonable-Function.git,2017-04-28 21:02:24+00:00,,SergioAGonzalez/Physically-Unclonable-Function,Verilog,Physically-Unclonable-Function,7,6,2024-02-15 22:36:24+00:00,3
3640,91368809,https://github.com/LinearTechnology/FPGA_sketchbook.git,2017-05-15 18:04:22+00:00,,LinearTechnology/FPGA_sketchbook,Verilog,FPGA_sketchbook,8483,6,2024-01-18 15:31:35+00:00,2
3641,94604266,https://github.com/raisedust/FPGA_Huffman.git,2017-06-17 06:04:56+00:00,the repository is about the implement of Huffman coding based on FPGA.,raisedust/FPGA_Huffman,Verilog,FPGA_Huffman,34,6,2023-10-30 07:33:24+00:00,1
3642,91071972,https://github.com/lkundrak/lpc-uart.git,2017-05-12 08:58:39+00:00,Simple LPC UART transmitter written in Verilog,lkundrak/lpc-uart,Verilog,lpc-uart,17,6,2024-01-06 09:57:32+00:00,5
3643,93712932,https://github.com/KailinLi/Washing-Machine.git,2017-06-08 06:03:10+00:00,Washing Machine using Verilog HDL,KailinLi/Washing-Machine,Verilog,Washing-Machine,2115,6,2024-10-21 06:50:03+00:00,0
3644,89395118,https://github.com/AmeerAbdelhadi/Verilog-Quartus-Mapping-VQM-Netlist-Parser.git,2017-04-25 18:46:04+00:00,"generates a Comma-Separated Values (CSV) file of all nodes in a given Verilog Quartus Mapping (VQM) netlist and their respective fanouts, ordered by fanout (highest first)",AmeerAbdelhadi/Verilog-Quartus-Mapping-VQM-Netlist-Parser,Verilog,Verilog-Quartus-Mapping-VQM-Netlist-Parser,496,6,2023-05-14 14:32:29+00:00,3
3645,92634379,https://github.com/ElegantLin/My-CPU.git,2017-05-28 01:58:23+00:00,The final project of computer architecture and it is a 5-stage mips CPU implemented by Verilog. ,ElegantLin/My-CPU,Verilog,My-CPU,220291,5,2022-10-13 19:19:44+00:00,1
3646,94367211,https://github.com/MiSTer-devel/Vector-06C_MiSTer.git,2017-06-14 19:44:36+00:00,,MiSTer-devel/Vector-06C_MiSTer,Verilog,Vector-06C_MiSTer,16692,5,2024-05-24 13:08:19+00:00,10
3647,95508267,https://github.com/Raamakrishnan/MyProc.git,2017-06-27 02:18:00+00:00,MyProc is a processor implemented in verilog for educational purposes.,Raamakrishnan/MyProc,Verilog,MyProc,1315,5,2022-07-24 08:16:36+00:00,0
3648,89992718,https://github.com/taishiw/LDPC.git,2017-05-02 04:49:08+00:00,,taishiw/LDPC,Verilog,LDPC,6427,5,2022-08-04 14:35:14+00:00,1
3649,90403445,https://github.com/tanerguven/StreamIF.git,2017-05-05 18:04:06+00:00,"This project is part of my master's thesis. Source code shared for the publication ""StreamIF - AXI4 Memory Mapped to AXI4 Stream Interface Library""",tanerguven/StreamIF,Verilog,StreamIF,38,5,2022-12-21 08:23:55+00:00,1
3650,95002488,https://github.com/suoglu/Integer-Multiplier-Hardware-Parameterized.git,2017-06-21 12:38:09+00:00,Source code for pure combinational 16 bit integer multiplier hardware,suoglu/Integer-Multiplier-Hardware-Parameterized,Verilog,Integer-Multiplier-Hardware-Parameterized,8,5,2024-01-15 03:09:45+00:00,3
3651,90474316,https://github.com/Roboy/fpgaCAN.git,2017-05-06 15:58:11+00:00,"can node from open cores, control via hps and wishbone from de0-nano-soc",Roboy/fpgaCAN,Verilog,fpgaCAN,73446,5,2024-09-20 07:53:37+00:00,1
3652,90234852,https://github.com/MYIC/EightMotorCtrl.git,2017-05-04 07:36:08+00:00,The FPGA HDL code for the stepper motor controll,MYIC/EightMotorCtrl,Verilog,EightMotorCtrl,6,4,2024-09-24 11:35:12+00:00,2
3653,95431003,https://github.com/neelabhro/Multiplexer-Verilog.git,2017-06-26 09:31:54+00:00,Code for designing a MUX in Verilog,neelabhro/Multiplexer-Verilog,Verilog,Multiplexer-Verilog,73,4,2023-11-05 02:15:17+00:00,0
3654,91670355,https://github.com/cxy1997/Computer-Architecture-Experiments.git,2017-05-18 08:46:31+00:00,SJTU-CS145-experiments,cxy1997/Computer-Architecture-Experiments,Verilog,Computer-Architecture-Experiments,2671,4,2023-01-26 18:12:58+00:00,2
3655,93755996,https://github.com/billiegoose/nandland-tutorial-projects.git,2017-06-08 14:00:45+00:00,I bought a Nandland Go board and am doing the YouTube tutorial projects!,billiegoose/nandland-tutorial-projects,Verilog,nandland-tutorial-projects,38,4,2024-07-22 10:39:06+00:00,1
3656,95960844,https://github.com/buttercutter/UART.git,2017-07-01 11:41:59+00:00,UART implementation in verilog,buttercutter/UART,Verilog,UART,1724,4,2023-04-20 19:20:03+00:00,2
3657,92972301,https://github.com/irdanish11/FPGA-LED-Brightness-PWM-.git,2017-05-31 17:41:08+00:00,Generation of Pulse Width Modulation Using Verilog HDL,irdanish11/FPGA-LED-Brightness-PWM-,Verilog,FPGA-LED-Brightness-PWM-,2897,4,2024-03-13 05:56:57+00:00,1
3658,91334737,https://github.com/laiudm/ZAP.git,2017-05-15 12:22:52+00:00,ZAP is a pipelined ARMv4T architecture compatible processor with cache and MMU.,laiudm/ZAP,Verilog,ZAP,344072,4,2024-07-15 02:43:21+00:00,28
3659,95991872,https://github.com/EricPapagiannis/CardMatch.io.git,2017-07-01 23:08:42+00:00,,EricPapagiannis/CardMatch.io,Verilog,CardMatch.io,3689,4,2018-07-17 16:14:56+00:00,0
3660,96277154,https://github.com/joshjiejie/EdgeCentricOnFPGA.git,2017-07-05 04:37:19+00:00,,joshjiejie/EdgeCentricOnFPGA,Verilog,EdgeCentricOnFPGA,63,4,2019-12-11 08:25:23+00:00,5
3661,92975113,https://github.com/nhenault/Reaction-Timer-2.0.git,2017-05-31 18:13:47+00:00,A verilog project which uses a DE10-Lite board to allow users to play two different games designed to test their reaction speed. The 2.0 extension is because this was designed as an improvement on a project for a class.,nhenault/Reaction-Timer-2.0,Verilog,Reaction-Timer-2.0,72,4,2024-10-28 13:37:05+00:00,0
3662,93321351,https://github.com/lyuyangly/NCO_CORDIC.git,2017-06-04 15:08:12+00:00,,lyuyangly/NCO_CORDIC,Verilog,NCO_CORDIC,3,4,2024-08-01 09:35:06+00:00,5
3663,89786437,https://github.com/mahdifani14/CHStone-Codes-Annotated-By-Orio.git,2017-04-29 13:16:58+00:00,This repository contains CHStone benchmark codes which have been annotated and tuned by Orio tool to test the speed up of execution.,mahdifani14/CHStone-Codes-Annotated-By-Orio,Verilog,CHStone-Codes-Annotated-By-Orio,115899,3,2023-01-08 05:20:00+00:00,0
3664,92626639,https://github.com/umutkoksaldi/connect-the-bubbles.git,2017-05-27 22:06:38+00:00,Connect4 game developed on an FPGA board using Verilog HDL,umutkoksaldi/connect-the-bubbles,Verilog,connect-the-bubbles,5,3,2017-10-31 11:03:09+00:00,0
3665,90611392,https://github.com/hgrosz/keccak_dom.git,2017-05-08 09:39:00+00:00,DOM Keccak design by David Schaffenrath,hgrosz/keccak_dom,Verilog,keccak_dom,31,3,2023-09-15 11:45:15+00:00,2
3666,90852660,https://github.com/axayjha/CompArch.git,2017-05-10 10:35:53+00:00,Verilog Codes for 4th Sem,axayjha/CompArch,Verilog,CompArch,39,3,2021-09-30 08:25:00+00:00,2
3667,93336065,https://github.com/FPGApeeps/Verilog-65c816.git,2017-06-04 19:19:11+00:00,Group project for creating a 65c816 in Verilog,FPGApeeps/Verilog-65c816,Verilog,Verilog-65c816,54,3,2024-08-22 19:53:43+00:00,1
3668,90330506,https://github.com/ncicek/midisynth_fpga.git,2017-05-05 02:48:32+00:00,An FPGA based midi synthesizer,ncicek/midisynth_fpga,Verilog,midisynth_fpga,225,3,2021-05-30 00:58:33+00:00,1
3669,95627733,https://github.com/MetalheadKen/Altera-Project.git,2017-06-28 04:11:47+00:00,This is use FPGA of Altera DE2-70,MetalheadKen/Altera-Project,Verilog,Altera-Project,36614,3,2024-08-14 16:57:20+00:00,0
3670,95339084,https://github.com/danghai/Battle_Tanks_Game.git,2017-06-25 04:50:31+00:00,,danghai/Battle_Tanks_Game,Verilog,Battle_Tanks_Game,2948,3,2023-11-02 11:42:49+00:00,1
3671,94553902,https://github.com/pacojdc/MIPS.git,2017-06-16 14:52:36+00:00,MIPS processor,pacojdc/MIPS,Verilog,MIPS,31,3,2023-12-14 01:34:43+00:00,0
3672,92914346,https://github.com/Sternzeug/DAISI.git,2017-05-31 06:50:36+00:00,American River College - Data Acquisision and Integrated Storage Interface - High Altitude Student Payload Project Source Material,Sternzeug/DAISI,Verilog,DAISI,11030,3,2019-04-19 06:45:46+00:00,2
3673,92240944,https://github.com/gavinleroy/FPGA-robot.git,2017-05-24 02:26:57+00:00,"Final project for digital circuits, fpga robot coded in verilog",gavinleroy/FPGA-robot,Verilog,FPGA-robot,39,3,2021-02-14 14:13:15+00:00,0
3674,90662855,https://github.com/gcarvajalb/ELO212-example-modules.git,2017-05-08 19:04:17+00:00,"Repositorio de modulos para ser usados en las experiencias de la asignatura ELO212, semestre I-2017.",gcarvajalb/ELO212-example-modules,Verilog,ELO212-example-modules,51226,3,2022-11-23 02:28:52+00:00,6
3675,95433013,https://github.com/dslin1010/CPUhw.git,2017-06-26 09:55:08+00:00,SingleCycleCPU/PipelineCPU_L1cache,dslin1010/CPUhw,Verilog,CPUhw,913,3,2024-01-12 14:14:04+00:00,0
3676,93348518,https://github.com/nelsoncsc/FIR_FILTER.git,2017-06-04 23:48:41+00:00,FIR Filter Generation and Audio Processing in Altera DE2,nelsoncsc/FIR_FILTER,Verilog,FIR_FILTER,7068,3,2023-08-09 11:00:19+00:00,1
3677,96394384,https://github.com/jotego/jt-sfg01.git,2017-07-06 06:06:08+00:00,MSX SFG01 extension for FPGA (MiST and alike platforms),jotego/jt-sfg01,Verilog,jt-sfg01,3781,3,2023-08-19 02:20:01+00:00,0
3678,94358170,https://github.com/MiSTer-devel/Apogee_MiSTer.git,2017-06-14 17:50:29+00:00,,MiSTer-devel/Apogee_MiSTer,Verilog,Apogee_MiSTer,11467,3,2024-10-24 02:40:34+00:00,5
3679,89988094,https://github.com/danielthank/VoiceTransformer.git,2017-05-02 03:33:33+00:00,Voice transformer in verilog,danielthank/VoiceTransformer,Verilog,VoiceTransformer,15567,3,2024-05-20 02:40:49+00:00,1
3680,93903603,https://github.com/kisarur/KURM-CPU.git,2017-06-09 23:19:07+00:00,"Implementation of 16-bit KURM(KU RISC Machine) CPU which has 9 instructions; ADD, SUB, AND, OR, SLT, LW, SW, BNE, JMP.",kisarur/KURM-CPU,Verilog,KURM-CPU,127,3,2021-07-07 15:09:19+00:00,2
3681,95221227,https://github.com/inerplat/ROBOTICS-SoC_RobotWAR2017-Taekwon.git,2017-06-23 13:09:26+00:00,,inerplat/ROBOTICS-SoC_RobotWAR2017-Taekwon,Verilog,ROBOTICS-SoC_RobotWAR2017-Taekwon,30993,2,2018-03-08 13:51:10+00:00,1
3682,95505509,https://github.com/NoahMattV/8-Bit-Adder-Subtractor-Verilog.git,2017-06-27 01:40:33+00:00,An 8-bit adder-subtractor made of full adders in Verilog,NoahMattV/8-Bit-Adder-Subtractor-Verilog,Verilog,8-Bit-Adder-Subtractor-Verilog,1,2,2024-07-06 07:54:50+00:00,1
3683,96265954,https://github.com/lkwq007/Sokoban-FPGA-core.git,2017-07-05 01:50:17+00:00,game controller for Sokoban game implemented in FPGA with cocotb testbench,lkwq007/Sokoban-FPGA-core,Verilog,Sokoban-FPGA-core,276,2,2024-08-12 19:31:05+00:00,0
3684,91402970,https://github.com/tinnnysu/minsoc.git,2017-05-16 02:02:19+00:00,minsoc from http://opencores.org/ocsvn/minsoc/minsoc,tinnnysu/minsoc,Verilog,minsoc,5263,2,2024-09-20 08:12:00+00:00,0
3685,94918078,https://github.com/sanmukh/convnet_automation.git,2017-06-20 17:33:46+00:00,,sanmukh/convnet_automation,Verilog,convnet_automation,46,2,2018-10-15 07:21:04+00:00,0
3686,95980092,https://github.com/xinli-git/One-Man-Band_Verilog-DE1Soc.git,2017-07-01 18:05:08+00:00,"Arcade Dance Dance Revolution game on PS2 keyboard, VGA display using NIOSII assembly language",xinli-git/One-Man-Band_Verilog-DE1Soc,Verilog,One-Man-Band_Verilog-DE1Soc,80,2,2019-11-25 12:04:40+00:00,1
3687,96554627,https://github.com/jamesmeijers/Altera-Cyclone-IV-Frequency-Sweeper.git,2017-07-07 16:01:20+00:00,"A system, using Altera Cyclone IV's (and potentially other chips') PLL(s) to produce a variable frequency clock that sweeps a range of 100 MHz - ~500MHz with 1MHz resolution",jamesmeijers/Altera-Cyclone-IV-Frequency-Sweeper,Verilog,Altera-Cyclone-IV-Frequency-Sweeper,21,2,2022-09-09 12:43:03+00:00,1
3688,93152164,https://github.com/noclive32/68030.git,2017-06-02 09:52:09+00:00,,noclive32/68030,Verilog,68030,129,2,2023-11-11 20:40:13+00:00,0
3689,96317217,https://github.com/pseudoincorrect/FPGA_MCU_wifi.git,2017-07-05 12:34:26+00:00,Link between a PC and a FPGA through wifi,pseudoincorrect/FPGA_MCU_wifi,Verilog,FPGA_MCU_wifi,9084,2,2024-05-10 01:12:01+00:00,1
3690,91405966,https://github.com/zakinder/KINTEX_ULTRASCALE_XCKU115_VIVADO_2017.git,2017-05-16 02:38:50+00:00,KINTEX_ULTRASCALE_XCKU115_VIVADO_2017,zakinder/KINTEX_ULTRASCALE_XCKU115_VIVADO_2017,Verilog,KINTEX_ULTRASCALE_XCKU115_VIVADO_2017,368,2,2022-04-27 18:19:46+00:00,0
3691,89654255,https://github.com/drpmma/Computer-Organization.git,2017-04-28 01:14:09+00:00,,drpmma/Computer-Organization,Verilog,Computer-Organization,983,2,2017-09-07 06:01:38+00:00,1
3692,89830508,https://github.com/vlsiengineer/SAT_accelerator.git,2017-04-30 05:04:47+00:00,Verilog HDL for SAT accelerator targeted for Arria 10 platform (University of Utah research project),vlsiengineer/SAT_accelerator,Verilog,SAT_accelerator,6822,2,2019-06-16 21:11:31+00:00,1
3693,89400351,https://github.com/sassoun/Handwritten-Digit-Recognition.git,2017-04-25 19:48:30+00:00,,sassoun/Handwritten-Digit-Recognition,Verilog,Handwritten-Digit-Recognition,2918,2,2020-02-03 02:48:32+00:00,0
3694,94037978,https://github.com/kehribar/ice40-experiments.git,2017-06-11 23:29:12+00:00,,kehribar/ice40-experiments,Verilog,ice40-experiments,36,2,2020-04-11 20:17:46+00:00,0
3695,95240907,https://github.com/gianfrancob/Computer_Engineer_Grade_Thesis.git,2017-06-23 17:17:01+00:00,"This is Gianfranco Barbiani's Computer Engineer Grade Thesis at Facultad de Ciencias Exactas, Fisicas y Naturales [Universidad Nacional de Cordoba] named ""Design and Implementation of GCM-AES for Optical Networks""",gianfrancob/Computer_Engineer_Grade_Thesis,Verilog,Computer_Engineer_Grade_Thesis,214961,2,2020-06-24 12:20:18+00:00,1
3696,94648825,https://github.com/saeedghodsi93/Superscalar_MIPS_Microprocessor.git,2017-06-17 20:57:39+00:00,,saeedghodsi93/Superscalar_MIPS_Microprocessor,Verilog,Superscalar_MIPS_Microprocessor,29,2,2020-12-01 18:21:55+00:00,0
3697,94162150,https://github.com/smartfoxdata/ps2_ascii.git,2017-06-13 02:51:42+00:00,Verilog code for converting PS/2 keyboard serial data to ascii,smartfoxdata/ps2_ascii,Verilog,ps2_ascii,4,2,2023-07-10 03:09:26+00:00,1
3698,93289430,https://github.com/MTSavran/Optical-Communication-Protocol--Verilog--MIT-6.111-Semester-Project.git,2017-06-04 04:10:10+00:00,"A packet-drop resistant TCP-like communication protocol. Written entirely in Verilog from scratch. Project is independent work for MIT's Digital Systems Lab 6.111. Aka ""Digital Death.""",MTSavran/Optical-Communication-Protocol--Verilog--MIT-6.111-Semester-Project,Verilog,Optical-Communication-Protocol--Verilog--MIT-6.111-Semester-Project,3607,2,2021-08-01 04:54:34+00:00,0
3699,90098426,https://github.com/peshwara/Motion-Estimator-ASIC-Verification.git,2017-05-03 02:15:42+00:00,Optimizing the design for Motion Estimator which is a Video compression technique that works by looking for best matched motion vector between two subsequent image frames ,peshwara/Motion-Estimator-ASIC-Verification,Verilog,Motion-Estimator-ASIC-Verification,393,2,2022-07-05 21:12:50+00:00,1
3700,90560103,https://github.com/bobbysikora/mimasv2.git,2017-05-07 20:32:59+00:00,real-time audio processor using MimasV2 FPGA from Numato Lab and AC97 extender board,bobbysikora/mimasv2,Verilog,mimasv2,1713,2,2024-05-07 06:54:11+00:00,0
3701,89841091,https://github.com/Shahmonil1996/Floating-Point-Adder.git,2017-04-30 09:14:53+00:00,IEEE 754 Standard based Verilog coded Floating Point Adder,Shahmonil1996/Floating-Point-Adder,Verilog,Floating-Point-Adder,66,2,2020-09-07 09:36:45+00:00,1
3702,90029618,https://github.com/enhoshen/lpAccel.git,2017-05-02 12:13:18+00:00,low precision CNN accelerator ,enhoshen/lpAccel,Verilog,lpAccel,22972,2,2023-09-15 13:20:49+00:00,0
3703,93012817,https://github.com/ZhongziL/canny-advanced.git,2017-06-01 03:29:55+00:00,canny advanced verilog 1280*720 15fps,ZhongziL/canny-advanced,Verilog,canny-advanced,5604,2,2023-12-27 16:45:57+00:00,1
3704,89287330,https://github.com/Zman94/FPGA_Metroid.git,2017-04-24 21:09:03+00:00,,Zman94/FPGA_Metroid,Verilog,FPGA_Metroid,136033,2,2021-10-05 00:28:29+00:00,0
3705,91012116,https://github.com/JoeRoumy/MipsProcessor.git,2017-05-11 18:38:39+00:00,,JoeRoumy/MipsProcessor,Verilog,MipsProcessor,26,2,2023-03-04 03:26:55+00:00,0
3706,91888155,https://github.com/chingyi071/Basys3_buzzer.git,2017-05-20 12:38:44+00:00,Use verilog to control buzzer,chingyi071/Basys3_buzzer,Verilog,Basys3_buzzer,395,2,2023-11-29 14:04:18+00:00,2
3707,89560440,https://github.com/lidapang/rsa.git,2017-04-27 05:49:00+00:00,RSA cryptosystem implementation in Verilog,lidapang/rsa,Verilog,rsa,136,2,2024-06-24 09:42:42+00:00,0
3708,96125382,https://github.com/cyanmishra92/ProfileHMM-verilog-Implemetation.git,2017-07-03 15:28:36+00:00,"The project is a simple verilog implementation of  a Hidden Markov Model (specifically profile HMM). Profile HMM are most useful in protein search engines. The code is a standalone module and does not read real data. The user can write a wrapper around it for reading real data, converting it to binary form and feeding it to the module. The code is built for specific application and is not for a generic use. This is rather a reference model than a proper solution.",cyanmishra92/ProfileHMM-verilog-Implemetation,Verilog,ProfileHMM-verilog-Implemetation,16,2,2022-05-20 08:18:01+00:00,0
3709,89642357,https://github.com/MileB/cordic.git,2017-04-27 21:37:02+00:00,CMSC-411 (Architecture) Final Project,MileB/cordic,Verilog,cordic,15,2,2023-06-10 03:41:39+00:00,0
3710,90675610,https://github.com/aniprasad/Music-Player-Altera.git,2017-05-08 21:51:20+00:00,A music player implemented on an Altera Max10 FPGA,aniprasad/Music-Player-Altera,Verilog,Music-Player-Altera,2888,2,2019-12-26 05:31:52+00:00,0
3711,95138870,https://github.com/mozanunal/PmodMIC3_Driver.git,2017-06-22 17:13:13+00:00,Repository has driver for PmodMIC3 driver module which is written in Verilog.,mozanunal/PmodMIC3_Driver,Verilog,PmodMIC3_Driver,42,2,2024-07-17 14:15:52+00:00,0
3712,91104694,https://github.com/CvR42/timber-compiler.git,2017-05-12 15:24:26+00:00,A compiler for a high-performance superset of Java,CvR42/timber-compiler,Verilog,timber-compiler,23700,2,2021-01-11 15:03:03+00:00,0
3713,95929275,https://github.com/wgranados/Starflux.git,2017-06-30 22:53:21+00:00,CSCB58 Computer Organization Project on which runs on which runs on an Altera DE1-115 FPGA board,wgranados/Starflux,Verilog,Starflux,117,2,2022-11-08 14:46:03+00:00,1
3714,91368427,https://github.com/mvssarath/32bit-CPU-simulation-and-formality-Verification-verilog-.git,2017-05-15 18:00:01+00:00,,mvssarath/32bit-CPU-simulation-and-formality-Verification-verilog-,Verilog,32bit-CPU-simulation-and-formality-Verification-verilog-,2133,2,2022-05-20 06:50:05+00:00,0
3715,90331782,https://github.com/Gogul09/explore-verilog.git,2017-05-05 03:06:07+00:00, :battery: :electric_plug: This repo contains the basic verilog codes to get started with VLSI.,Gogul09/explore-verilog,Verilog,explore-verilog,14,2,2024-03-01 13:43:16+00:00,3
3716,93848354,https://github.com/altostratous/simpu.git,2017-06-09 10:34:31+00:00,CPU design using Quartus as CA course project. ,altostratous/simpu,Verilog,simpu,618,2,2021-11-26 22:44:37+00:00,1
3717,96222896,https://github.com/Roboy/roboy_fpga.git,2017-07-04 13:49:03+00:00,this repo contains the quartus projects for control of myoMuscles with fpgas de0-nano-soc and de10-nano-soc,Roboy/roboy_fpga,Verilog,roboy_fpga,5788,2,2024-07-12 11:48:33+00:00,0
3718,94122033,https://github.com/jardelufc/CM0XilinxBasys3DesignKit.git,2017-06-12 17:22:58+00:00,,jardelufc/CM0XilinxBasys3DesignKit,Verilog,CM0XilinxBasys3DesignKit,1697,2,2024-10-14 13:52:51+00:00,3
3719,89891825,https://github.com/dsesami/Det.git,2017-05-01 02:33:49+00:00,Verilog module for calculating the determinant of a tri-diagonal matrix in hardware.,dsesami/Det,Verilog,Det,4,2,2023-10-18 18:01:00+00:00,0
3720,96478792,https://github.com/kamiyaa/SpyMangler.git,2017-07-06 23:02:17+00:00,Game written in Verilog for the DE2 board Cyclone IV,kamiyaa/SpyMangler,Verilog,SpyMangler,123,2,2019-01-05 01:45:01+00:00,0
3721,91712433,https://github.com/YanB25/MyCPU.git,2017-05-18 15:57:07+00:00,数电课程期末大项目，verilog实现单周期非流水线CPU,YanB25/MyCPU,Verilog,MyCPU,6021,2,2024-06-16 07:34:32+00:00,0
3722,95144439,https://github.com/kbbuch/Tridiagonal-Matrix-Inversion.git,2017-06-22 18:22:12+00:00,Verilog design of the 10x10 Tridiagonal Matrix Inversion hardware accelerator using synopsys design compiler.,kbbuch/Tridiagonal-Matrix-Inversion,Verilog,Tridiagonal-Matrix-Inversion,107,2,2024-02-28 08:40:57+00:00,3
3723,92937594,https://github.com/AndreiHanu/THGEM-Camera-DAQ.git,2017-05-31 11:05:30+00:00,,AndreiHanu/THGEM-Camera-DAQ,Verilog,THGEM-Camera-DAQ,2453,2,2024-04-24 02:08:45+00:00,0
3724,94374627,https://github.com/MiSTer-devel/Specialist_MiSTer.git,2017-06-14 21:29:05+00:00,,MiSTer-devel/Specialist_MiSTer,Verilog,Specialist_MiSTer,15413,2,2024-05-24 13:08:10+00:00,4
3725,89613709,https://github.com/derhexenmeister/flunkyfive.git,2017-04-27 15:39:38+00:00,Example of a simple RISC V implementation for the Terasic DE0-Nano-SoC board,derhexenmeister/flunkyfive,Verilog,flunkyfive,64,2,2024-03-19 04:02:41+00:00,0
3726,90193296,https://github.com/qytang18/Lenet_ZEDBOARD.git,2017-05-03 21:04:28+00:00,,qytang18/Lenet_ZEDBOARD,Verilog,Lenet_ZEDBOARD,206,2,2019-07-11 14:21:29+00:00,2
3727,91915637,https://github.com/on1arf/vga_bounceball.git,2017-05-20 20:50:45+00:00,"learning verilog: ""hello world"" on a VGA screen: a bouncing ball",on1arf/vga_bounceball,Verilog,vga_bounceball,10,2,2023-02-05 00:22:14+00:00,0
3728,94209992,https://github.com/kralmachine/datapathMips.git,2017-06-13 12:22:19+00:00,,kralmachine/datapathMips,Verilog,datapathMips,951,2,2019-02-10 12:54:38+00:00,0
3729,90225390,https://github.com/JNZhao/FPGA-Football-Shooting-Game.git,2017-05-04 05:35:39+00:00,"-Developed and debugged complex Verilog code for FPGA (DE1-SoC)    -Designed and constructed a sensor network and supporting circuity (VGA, Buzzer, PS/2 Keyboard)    -Prioritized and organized the implementation of essential and nonessential features",JNZhao/FPGA-Football-Shooting-Game,Verilog,FPGA-Football-Shooting-Game,16,2,2024-04-23 09:02:50+00:00,0
3730,89868365,https://github.com/PrakashLuu/mesi_verification.git,2017-04-30 18:13:56+00:00,formal verification of mesi protocol,PrakashLuu/mesi_verification,Verilog,mesi_verification,13709,2,2024-08-16 10:07:31+00:00,2
3731,95485807,https://github.com/arturs-lab/cpld-hello-world.git,2017-06-26 20:17:55+00:00,Blink lights on your altera 7128 CPLD board,arturs-lab/cpld-hello-world,Verilog,cpld-hello-world,18,2,2023-07-01 05:07:07+00:00,0
3732,89776172,https://github.com/flotisable/ResourceAwarePatchGeneration.git,2017-04-29 09:37:06+00:00,for CAD contest 2017,flotisable/ResourceAwarePatchGeneration,Verilog,ResourceAwarePatchGeneration,1411,1,2022-08-25 06:34:25+00:00,0
3733,93231624,https://github.com/aminrashidbeigi/16bit_adder.git,2017-06-03 07:29:03+00:00,Implementation of 16 bits carry look ahead and ripple carry adders,aminrashidbeigi/16bit_adder,Verilog,16bit_adder,1,1,2019-08-30 04:00:46+00:00,0
3734,96068636,https://github.com/satputeaditya/AES.git,2017-07-03 03:56:59+00:00,AES 128 bit implementation for ECB mode,satputeaditya/AES,Verilog,AES,1718,1,2019-12-23 13:09:32+00:00,0
3735,96126106,https://github.com/cyanmishra92/FastFourierTransform-Verilog.git,2017-07-03 15:37:17+00:00,This project is a simple module based verilog implementation of a Fast Fourier Transformation. The repo also includes a testbench file for the user to give inputs and test the result. ,cyanmishra92/FastFourierTransform-Verilog,Verilog,FastFourierTransform-Verilog,19,1,2022-05-20 08:16:15+00:00,0
3736,93323178,https://github.com/lyuyangly/OpenMSP430_SOPC.git,2017-06-04 15:36:58+00:00,,lyuyangly/OpenMSP430_SOPC,Verilog,OpenMSP430_SOPC,6275,1,2019-03-29 06:50:13+00:00,0
3737,95084283,https://github.com/albert18711/DCLab_final_project.git,2017-06-22 06:53:09+00:00,start at 20170622,albert18711/DCLab_final_project,Verilog,DCLab_final_project,3888,1,2017-06-22 06:57:35+00:00,0
3738,90494825,https://github.com/mmenbawy/MIPS.git,2017-05-06 22:29:24+00:00,,mmenbawy/MIPS,Verilog,MIPS,6,1,2023-03-05 08:41:26+00:00,0
3739,90328884,https://github.com/bhaveshghantiwala/fpga-space-invaders.git,2017-05-05 02:26:56+00:00,Space Invaders Game Designed in Verilog for the Digilent Zybo FPGA Board,bhaveshghantiwala/fpga-space-invaders,Verilog,fpga-space-invaders,21,1,2023-12-13 08:26:28+00:00,0
3740,94307027,https://github.com/jkee58/Counting_Fastly_Game.git,2017-06-14 08:18:36+00:00,,jkee58/Counting_Fastly_Game,Verilog,Counting_Fastly_Game,6353,1,2023-01-28 18:32:36+00:00,0
3741,94928931,https://github.com/tino1b2be/YODA_Image_Masking_Accelerator.git,2017-06-20 19:44:46+00:00,,tino1b2be/YODA_Image_Masking_Accelerator,Verilog,YODA_Image_Masking_Accelerator,9036,1,2021-07-16 20:24:27+00:00,0
3742,95046612,https://github.com/nnjens/Verilog-Cramers-Rule.git,2017-06-21 21:12:31+00:00,,nnjens/Verilog-Cramers-Rule,Verilog,Verilog-Cramers-Rule,82,1,2021-02-03 04:33:42+00:00,0
3743,93227236,https://github.com/reacherone/Whac-A-Mole.git,2017-06-03 06:04:39+00:00,Using FPGA development board to implement a Whac-A-Mole game system,reacherone/Whac-A-Mole,Verilog,Whac-A-Mole,5,1,2023-01-28 14:51:53+00:00,0
3744,95247184,https://github.com/AndersonMarco/bufferBetweenARMAndFPGA_simulation.git,2017-06-23 18:44:22+00:00,,AndersonMarco/bufferBetweenARMAndFPGA_simulation,Verilog,bufferBetweenARMAndFPGA_simulation,4450,1,2017-09-13 08:09:19+00:00,0
3745,89198105,https://github.com/ycyang0508/openmsp430.git,2017-04-24 04:35:05+00:00,,ycyang0508/openmsp430,Verilog,openmsp430,153965,1,2022-02-18 01:34:03+00:00,0
3746,90357219,https://github.com/iquitap/MIPS_CPU.git,2017-05-05 08:59:18+00:00,,iquitap/MIPS_CPU,Verilog,MIPS_CPU,3767,1,2019-10-24 12:34:40+00:00,0
3747,89951587,https://github.com/gposluns/MBImager.git,2017-05-01 18:39:25+00:00,,gposluns/MBImager,Verilog,MBImager,292984,1,2021-03-13 06:49:59+00:00,0
3748,90056987,https://github.com/vlsiengineer/SATHardware_multiplevars.git,2017-05-02 16:56:25+00:00,SAT hardware example for handling multiple clauses in parallel,vlsiengineer/SATHardware_multiplevars,Verilog,SATHardware_multiplevars,3067,1,2022-09-12 03:52:01+00:00,0
3749,92408815,https://github.com/BobLee666/computer_architecture_pipelinecpu.git,2017-05-25 13:59:08+00:00,VHDL实现MIPS流水线，解决了数据冒险，控制冒险,BobLee666/computer_architecture_pipelinecpu,Verilog,computer_architecture_pipelinecpu,12,1,2023-12-23 18:37:09+00:00,0
3750,89597737,https://github.com/mangakoji/TM1638_LED_KEY_DRV.git,2017-04-27 12:59:41+00:00,"TM1638 LED KEY board driver and test demo. code complete,doc WIP",mangakoji/TM1638_LED_KEY_DRV,Verilog,TM1638_LED_KEY_DRV,100,1,2023-05-01 21:51:22+00:00,1
3751,93257863,https://github.com/Jackwin/rapidIO.git,2017-06-03 15:45:40+00:00,,Jackwin/rapidIO,Verilog,rapidIO,68,1,2018-01-15 06:03:43+00:00,3
3752,93937826,https://github.com/JuiHsiu/2017-ICCAD-Input-Sequence-Generator-for-SystemVerilog-Assertion-Checking.git,2017-06-10 12:30:49+00:00,2017 ICCAD Input Sequence Generator for SystemVerilog Assertion Checking,JuiHsiu/2017-ICCAD-Input-Sequence-Generator-for-SystemVerilog-Assertion-Checking,Verilog,2017-ICCAD-Input-Sequence-Generator-for-SystemVerilog-Assertion-Checking,4250,1,2022-11-01 15:55:46+00:00,0
3753,94091580,https://github.com/aminrashidbeigi/traffic-light-logic.git,2017-06-12 12:03:59+00:00,Implementation of traffic light logic as Logic Design course final project,aminrashidbeigi/traffic-light-logic,Verilog,traffic-light-logic,311,1,2019-08-30 04:00:35+00:00,0
3754,89187996,https://github.com/vilius-v/Neural.git,2017-04-24 02:08:59+00:00,UCLA EE115C - Neural Spike Detector,vilius-v/Neural,Verilog,Neural,1223,1,2018-06-20 20:21:35+00:00,0
3755,91225943,https://github.com/liuspencersjtu/FIR_Filter_Design.git,2017-05-14 07:01:45+00:00,This repository contains two filters implemented in verilog. One of them use folding to minimize the area while the other uses systolic arrary to enlarge the throughput.,liuspencersjtu/FIR_Filter_Design,Verilog,FIR_Filter_Design,103,1,2022-04-17 22:29:00+00:00,1
3756,94350108,https://github.com/higuoxing/vga-demo.git,2017-06-14 16:12:07+00:00,VGA driver demo in verilog,higuoxing/vga-demo,Verilog,vga-demo,21,1,2019-12-14 11:59:16+00:00,1
3757,94339833,https://github.com/bntmorgan/dumb16.git,2017-06-14 14:27:46+00:00,Dumb16 processor,bntmorgan/dumb16,Verilog,dumb16,596,1,2023-11-16 19:34:41+00:00,0
3758,93643836,https://github.com/Ryoma1129/SVM-Gaussian-Classification-FPGA.git,2017-06-07 14:20:53+00:00,SVM Gaussian Classifier of 30x30 greyscale image on Verilog,Ryoma1129/SVM-Gaussian-Classification-FPGA,Verilog,SVM-Gaussian-Classification-FPGA,904,1,2024-05-16 16:20:50+00:00,11
3759,92094463,https://github.com/kkalavantavanich/SD2017.git,2017-05-22 20:02:55+00:00,SD Card reader (SPI Mode) written in Verilog. Project for 2110265 Digital Design Laboratory (Spring 2017).,kkalavantavanich/SD2017,Verilog,SD2017,47,1,2020-11-27 09:29:52+00:00,1
3760,94534422,https://github.com/mariano2AA3/tfm-de1soc-opencl-cluster.git,2017-06-16 10:40:17+00:00,,mariano2AA3/tfm-de1soc-opencl-cluster,Verilog,tfm-de1soc-opencl-cluster,4549741,1,2019-09-25 14:49:54+00:00,0
3761,89246108,https://github.com/skyroger2/PS2.git,2017-04-24 13:53:31+00:00,PS2 keyboard/mouse controller,skyroger2/PS2,Verilog,PS2,15,1,2022-03-17 05:35:38+00:00,0
3762,96505026,https://github.com/craigjb/gameslab-hw.git,2017-07-07 06:10:07+00:00,,craigjb/gameslab-hw,Verilog,gameslab-hw,49216,1,2020-01-29 19:35:32+00:00,0
3763,91870336,https://github.com/VenkatKS/VeriSnek.git,2017-05-20 06:36:50+00:00,A snake game written in verilog that includes VGA and PS2 capabilities. Designed for the Basys3 board.,VenkatKS/VeriSnek,Verilog,VeriSnek,31,1,2021-05-22 21:21:42+00:00,1
3764,91301658,https://github.com/Alhambra-bits/Lattuino-collection.git,2017-05-15 06:16:35+00:00,Collection of blocks and examples for developing the Latuino core,Alhambra-bits/Lattuino-collection,Verilog,Lattuino-collection,415,1,2017-07-03 08:24:05+00:00,1
3765,92521953,https://github.com/spesnova717/pci_express.git,2017-05-26 15:03:52+00:00,,spesnova717/pci_express,Verilog,pci_express,300,1,2017-08-31 06:54:22+00:00,0
3766,90349637,https://github.com/himingway/Digital_Clock.git,2017-05-05 07:32:26+00:00,"Implementing a digital clock, written in Verilog HDL",himingway/Digital_Clock,Verilog,Digital_Clock,11,1,2021-05-13 22:39:26+00:00,0
3767,95930042,https://github.com/smartbench/hdl.git,2017-06-30 23:11:31+00:00,Smartbench project - FPGA HDL (Verilog),smartbench/hdl,Verilog,hdl,420,1,2018-10-30 22:44:26+00:00,0
3768,91189997,https://github.com/panjingyu/face-detection-on-basys3.git,2017-05-13 17:06:40+00:00,,panjingyu/face-detection-on-basys3,Verilog,face-detection-on-basys3,32,1,2023-01-28 16:19:32+00:00,0
3769,91961330,https://github.com/SmartHypercube/mips_cpu.git,2017-05-21 13:59:32+00:00,只实现了部分指令的五级流水线MIPS CPU,SmartHypercube/mips_cpu,Verilog,mips_cpu,13,1,2023-01-28 08:22:31+00:00,0
3770,91971485,https://github.com/KoreyChen/LidarFrameView_11.0.git,2017-05-21 16:29:42+00:00,创建,KoreyChen/LidarFrameView_11.0,Verilog,LidarFrameView_11.0,17646,1,2023-01-05 03:41:07+00:00,0
3771,92577250,https://github.com/amazingemw/My-Chipper.git,2017-05-27 06:40:48+00:00,A verilog model for CHIPPER router,amazingemw/My-Chipper,Verilog,My-Chipper,308,1,2024-07-30 17:46:43+00:00,1
3772,91417363,https://github.com/tinnnysu/uart16550.git,2017-05-16 05:25:43+00:00,uart16550 from http://opencores.org/ocsvn/uart16550/uart16550,tinnnysu/uart16550,Verilog,uart16550,1249,1,2024-09-20 08:11:54+00:00,0
3773,96478790,https://github.com/andrea-zanetti/ring-oscillator-macro.git,2017-07-06 23:02:15+00:00,Ring oscillator macro tareted at Xilinx Artix FPGA,andrea-zanetti/ring-oscillator-macro,Verilog,ring-oscillator-macro,1,1,2022-01-30 11:45:45+00:00,1
3774,95451164,https://github.com/magicenglish/Low_Power_Contest.git,2017-06-26 13:48:55+00:00,Synthesis and Optimization of Digital Systems course @ Politecnico di Torino,magicenglish/Low_Power_Contest,Verilog,Low_Power_Contest,2101,1,2020-03-29 09:37:26+00:00,0
3775,91684990,https://github.com/PHANTOM-Platform/PHANTOM-FPGA-Linux.git,2017-05-18 11:22:49+00:00,The PHANTOM FPGA Linux software,PHANTOM-Platform/PHANTOM-FPGA-Linux,Verilog,PHANTOM-FPGA-Linux,71094,1,2020-05-13 07:14:25+00:00,1
3776,93349348,https://github.com/imichelle97/Computer-Processor.git,2017-06-05 00:09:48+00:00,"This project was to design a fully functional computer processor and memory. This project allowed me  to explore the complexity of the computer processor and the number of states it takes for a computer to  do a simple arithmetic operation. In order to complete this project, Verilog HDL was used to create a  computer processor and its components.",imichelle97/Computer-Processor,Verilog,Computer-Processor,26,1,2018-11-14 02:34:22+00:00,0
3777,93323304,https://github.com/lyuyangly/PlasmaMIPS_SOPC.git,2017-06-04 15:39:12+00:00,,lyuyangly/PlasmaMIPS_SOPC,Verilog,PlasmaMIPS_SOPC,547,1,2019-08-13 14:32:43+00:00,0
3778,89954189,https://github.com/kmd178/Embedded_Systems_lab4_multiplicator.git,2017-05-01 19:10:57+00:00,Supplementary project of lab4_HW_SW_ACCELERATOR consisting of the custom accelerated IP implementing the vector multiplication function,kmd178/Embedded_Systems_lab4_multiplicator,Verilog,Embedded_Systems_lab4_multiplicator,108,1,2018-12-12 20:08:35+00:00,1
3779,95249514,https://github.com/jardelufc/RISCME.git,2017-06-23 19:19:04+00:00,Reduced Instruction Cortex M Educational,jardelufc/RISCME,Verilog,RISCME,9453,1,2020-05-08 04:49:12+00:00,0
3780,91547417,https://github.com/Arlet/stack-cpu.git,2017-05-17 07:38:31+00:00,"My first verilog project included this stack based CPU, using 4 stacks (only 3 implemented)",Arlet/stack-cpu,Verilog,stack-cpu,3,1,2024-08-22 19:47:32+00:00,0
3781,96166792,https://github.com/kanaaami/cpu.git,2017-07-04 02:21:57+00:00,,kanaaami/cpu,Verilog,cpu,281,1,2017-07-04 06:56:56+00:00,1
3782,93825882,https://github.com/albert18711/CA_final_project.git,2017-06-09 06:21:54+00:00,MIPS pipeline,albert18711/CA_final_project,Verilog,CA_final_project,6920,1,2017-06-11 15:04:56+00:00,0
3783,93989071,https://github.com/zurl/MagicTower.git,2017-06-11 07:33:40+00:00,A Magic Tower Game Written in Verilog,zurl/MagicTower,Verilog,MagicTower,43402,1,2021-04-07 08:20:31+00:00,0
3784,90480753,https://github.com/ovalcode/c64verilog.git,2017-05-06 17:47:55+00:00,,ovalcode/c64verilog,Verilog,c64verilog,103,1,2020-04-10 01:47:37+00:00,0
3785,95165432,https://github.com/Roboy/roboy_fpga_interrupt.git,2017-06-22 23:39:14+00:00,a copy of https://github.com/zhemao/interrupt_example with port to de0-nano-soc,Roboy/roboy_fpga_interrupt,Verilog,roboy_fpga_interrupt,41528,1,2021-05-05 06:40:34+00:00,0
3786,95889049,https://github.com/alter027/notes.git,2017-06-30 13:04:18+00:00,hackmd,alter027/notes,Verilog,notes,1642,1,2019-03-25 14:24:02+00:00,0
3787,89207408,https://github.com/mattwong949/CSM152A-Winter-2017.git,2017-04-24 06:55:04+00:00,UCLA CSM152A-Winter-2017,mattwong949/CSM152A-Winter-2017,Verilog,CSM152A-Winter-2017,15892,1,2021-10-24 06:59:55+00:00,0
3788,90509900,https://github.com/jless97/UCLA-S17-CSM152A-Introductory-Digital-Design-Laboratory.git,2017-05-07 04:58:48+00:00,Digital Design Laboratory,jless97/UCLA-S17-CSM152A-Introductory-Digital-Design-Laboratory,Verilog,UCLA-S17-CSM152A-Introductory-Digital-Design-Laboratory,18151,1,2024-01-26 02:16:02+00:00,4
3789,89946505,https://github.com/eron93br/CANbtl.git,2017-05-01 17:36:21+00:00,CAN decoder & CAN Bit time logic implementation in Verilog HDL,eron93br/CANbtl,Verilog,CANbtl,43,1,2024-09-15 21:12:43+00:00,0
3790,94693118,https://github.com/Shaalan31/ViterbiDecoder.git,2017-06-18 14:41:30+00:00,,Shaalan31/ViterbiDecoder,Verilog,ViterbiDecoder,22,1,2024-05-10 12:23:15+00:00,0
3791,89613983,https://github.com/amaurilopez90/LEGv8-CPU.git,2017-04-27 15:42:39+00:00,Verilog Implementation of an ARM LEGv8 CPU,amaurilopez90/LEGv8-CPU,Verilog,LEGv8-CPU,1230,1,2024-08-22 19:20:55+00:00,2
3792,89287786,https://github.com/KevinUTAT/Verilog.git,2017-04-24 21:15:01+00:00,All my Verilog code,KevinUTAT/Verilog,Verilog,Verilog,213991,1,2019-03-11 20:32:58+00:00,0
3793,91741189,https://github.com/ycoroneos/Floating-DSP.git,2017-05-18 21:59:39+00:00,Floating Point Systolic FIR,ycoroneos/Floating-DSP,Verilog,Floating-DSP,1235175,1,2021-04-30 05:40:32+00:00,2
3794,89810125,https://github.com/primercuervo/stringless_guitar.git,2017-04-29 20:12:51+00:00,Small FPGA implementation of sound synthesizing,primercuervo/stringless_guitar,Verilog,stringless_guitar,5242,1,2019-03-18 09:20:40+00:00,0
3795,90083996,https://github.com/hannahvsawiuk/CPEN-211.git,2017-05-02 22:34:50+00:00,Computer Engineering 211 at the University of British Columbia,hannahvsawiuk/CPEN-211,Verilog,CPEN-211,17305,1,2022-03-23 05:28:38+00:00,0
3796,92442205,https://github.com/hildebrandmw/deductive-sim.git,2017-05-25 20:34:36+00:00,"Final project for eec283, Spring 2017.",hildebrandmw/deductive-sim,Verilog,deductive-sim,3341,1,2018-10-04 16:48:18+00:00,0
3797,92561358,https://github.com/FireFly1566/FPGA_AX301.git,2017-05-27 01:37:22+00:00,FPGA_test,FireFly1566/FPGA_AX301,Verilog,FPGA_AX301,9825,1,2019-08-27 21:10:51+00:00,0
3798,92519654,https://github.com/LogicJake/Computer-Organization.git,2017-05-26 14:38:50+00:00,计算机组成结构课设,LogicJake/Computer-Organization,Verilog,Computer-Organization,4,1,2018-09-10 06:43:33+00:00,0
3799,94538882,https://github.com/michaelengel/awe.git,2017-06-16 11:47:35+00:00,AWE Verilog CPU core,michaelengel/awe,Verilog,awe,5,1,2021-05-02 00:20:41+00:00,1
3800,95494563,https://github.com/jairov4/qsys-usb-hardware.git,2017-06-26 22:24:33+00:00,USB hardware test for Altera Cyclone II FPGA,jairov4/qsys-usb-hardware,Verilog,qsys-usb-hardware,25,1,2022-01-20 14:11:29+00:00,2
3801,96549369,https://github.com/DAmesberger/dcmctrl.git,2017-07-07 15:01:06+00:00,PWM Motor controller,DAmesberger/dcmctrl,Verilog,dcmctrl,24,1,2023-03-23 06:19:01+00:00,0
3802,96238942,https://github.com/blackHatMonkey/ROBO-ESCAPE.git,2017-07-04 17:04:14+00:00,,blackHatMonkey/ROBO-ESCAPE,Verilog,ROBO-ESCAPE,52,1,2017-10-13 01:15:34+00:00,0
3803,95534748,https://github.com/xzjqx/MiniMIPS32_SYS_Code.git,2017-06-27 08:18:46+00:00,,xzjqx/MiniMIPS32_SYS_Code,Verilog,MiniMIPS32_SYS_Code,11446,1,2019-08-04 09:37:28+00:00,0
3804,94250650,https://github.com/homerflander/One-Time-Pad-FPGA.git,2017-06-13 19:39:32+00:00,64-Bits One-Time Pad on FPGA Board (Nexys 4 DDR Artix-7).,homerflander/One-Time-Pad-FPGA,Verilog,One-Time-Pad-FPGA,25432,1,2018-05-03 09:28:57+00:00,1
3805,96159290,https://github.com/Murashko-Denis/SHA2_Pipelined.git,2017-07-04 00:10:01+00:00,,Murashko-Denis/SHA2_Pipelined,Verilog,SHA2_Pipelined,227,1,2019-08-13 21:24:34+00:00,1
3806,94681200,https://github.com/jiaweizzhao/System-Design-Competition-NUAA.git,2017-06-18 10:50:10+00:00,,jiaweizzhao/System-Design-Competition-NUAA,Verilog,System-Design-Competition-NUAA,68,1,2017-06-20 15:40:59+00:00,0
3807,91569770,https://github.com/khrd/verilogHDL_DE0.git,2017-05-17 11:40:41+00:00,,khrd/verilogHDL_DE0,Verilog,verilogHDL_DE0,24622,1,2023-10-10 14:26:47+00:00,2
3808,93413349,https://github.com/GorosVi/NetTester.git,2017-06-05 14:36:10+00:00,,GorosVi/NetTester,Verilog,NetTester,3992,1,2019-02-11 19:58:48+00:00,0
3809,93316915,https://github.com/GustavoOS/ARMAria.git,2017-06-04 13:57:45+00:00,Processor designed to work on a FPGA system: Altera DE2 - 115.,GustavoOS/ARMAria,Verilog,ARMAria,1323,1,2020-12-07 18:26:17+00:00,0
3810,96063954,https://github.com/Perfec-Yu/CPU_homework.git,2017-07-03 02:44:21+00:00,summer assignment for digital processor course,Perfec-Yu/CPU_homework,Verilog,CPU_homework,88,1,2021-09-26 12:51:00+00:00,0
3811,95888822,https://github.com/htuNCSU/MmcCommunicationVerilog.git,2017-06-30 13:01:21+00:00,Verilog source code for MMC communication ,htuNCSU/MmcCommunicationVerilog,Verilog,MmcCommunicationVerilog,2695,1,2022-09-30 07:03:16+00:00,0
3812,96174980,https://github.com/day-dreams/MIPS.git,2017-07-04 04:23:46+00:00,基于MIPS的cpu实现,day-dreams/MIPS,Verilog,MIPS,66,1,2017-09-09 15:57:12+00:00,0
3813,92018771,https://github.com/m13253/sbmips.git,2017-05-22 06:26:24+00:00,Naïve MIPS32-like CPU design with pipeline on a Xilinx FPGA,m13253/sbmips,Verilog,sbmips,37,1,2019-02-20 11:27:37+00:00,0
3814,92528448,https://github.com/formigoni-ufv/OC1_MIPS_Processador.git,2017-05-26 16:18:39+00:00,,formigoni-ufv/OC1_MIPS_Processador,Verilog,OC1_MIPS_Processador,14696,1,2017-08-31 23:43:43+00:00,0
3815,90282337,https://github.com/cindychip/CS250_syn_report.git,2017-05-04 15:55:50+00:00,,cindychip/CS250_syn_report,Verilog,CS250_syn_report,78409,1,2022-01-22 15:01:12+00:00,0
3816,91136793,https://github.com/stffrdhrn/dram_tester.git,2017-05-12 23:31:43+00:00,A testsuite for my dram controller,stffrdhrn/dram_tester,Verilog,dram_tester,9,1,2022-01-29 23:50:07+00:00,0
3817,96237594,https://github.com/Wahat/CSCB58-Final-Project.git,2017-07-04 16:43:49+00:00,Final Project for CSCB58 Summer 2017,Wahat/CSCB58-Final-Project,Verilog,CSCB58-Final-Project,56250,1,2019-06-10 17:57:41+00:00,0
3818,94228923,https://github.com/theekshanadis/RISC-microprocessor-using-Verilog.git,2017-06-13 15:36:04+00:00,,theekshanadis/RISC-microprocessor-using-Verilog,Verilog,RISC-microprocessor-using-Verilog,4,1,2019-03-04 05:51:45+00:00,1
3819,93432340,https://github.com/antoinemadec/test.git,2017-06-05 18:01:16+00:00,Small tests and tutorials.,antoinemadec/test,Verilog,test,11671,1,2024-08-17 21:09:16+00:00,0
3820,90838341,https://github.com/djole995/FBless_2D_GPU.git,2017-05-10 08:12:02+00:00,LPRS2 - projekat,djole995/FBless_2D_GPU,Verilog,FBless_2D_GPU,33836,1,2022-04-05 01:23:55+00:00,1
3821,90113545,https://github.com/AroshikaFernando/Single-Cycle-ARM-processor.git,2017-05-03 05:59:17+00:00,RISC ARM processor,AroshikaFernando/Single-Cycle-ARM-processor,Verilog,Single-Cycle-ARM-processor,14,1,2021-10-02 23:00:02+00:00,0
3822,90706005,https://github.com/CloudyPadmal/Processor.git,2017-05-09 05:31:03+00:00,,CloudyPadmal/Processor,Verilog,Processor,46249,1,2021-06-13 11:40:32+00:00,0
3823,90654624,https://github.com/viktor-prutyanov/vga-uart-fpga.git,2017-05-08 17:27:54+00:00,UART to VGA converter on FPGA Altera Cyclone IV,viktor-prutyanov/vga-uart-fpga,Verilog,vga-uart-fpga,11,1,2022-04-12 21:42:21+00:00,0
3824,92796975,https://github.com/jianjieluo/2017-SYSU-ECOP.git,2017-05-30 04:09:21+00:00,Personal assignments' backup for Computer Organization Practice course@sysu2017.,jianjieluo/2017-SYSU-ECOP,Verilog,2017-SYSU-ECOP,6594,1,2018-07-23 06:13:39+00:00,0
3825,95741054,https://github.com/weixu000/MIPS-CPU.git,2017-06-29 05:15:51+00:00,数逻CPU大作业,weixu000/MIPS-CPU,Verilog,MIPS-CPU,572,1,2023-01-28 19:39:24+00:00,0
3826,91690738,https://github.com/ChengzhiCU/pipeline_MIPScpu.git,2017-05-18 12:28:01+00:00,,ChengzhiCU/pipeline_MIPScpu,Verilog,pipeline_MIPScpu,16,1,2017-05-18 12:33:19+00:00,0
3827,95096668,https://github.com/JerryLife/Float-Add.git,2017-06-22 09:09:40+00:00,Add to float number in IEEE-754,JerryLife/Float-Add,Verilog,Float-Add,79,1,2020-09-07 09:36:50+00:00,0
3828,94090016,https://github.com/jdmansour/kc705-fpga.git,2017-06-12 11:45:51+00:00,Test FPGA code for the CEPC CMOS readout project,jdmansour/kc705-fpga,Verilog,kc705-fpga,15706,1,2017-09-09 20:26:04+00:00,1
3829,90985240,https://github.com/florix/DLX.git,2017-05-11 13:56:33+00:00,This project consist in the design and implementation of an advanced DLX processor.,florix/DLX,Verilog,DLX,7657,1,2023-04-11 13:31:02+00:00,0
3830,91570974,https://github.com/swarna-j/MD5.git,2017-05-17 11:54:22+00:00,,swarna-j/MD5,Verilog,MD5,666,1,2021-05-20 09:07:03+00:00,0
3831,91400744,https://github.com/jdvalera/zybo-wifi.git,2017-05-16 01:33:11+00:00,,jdvalera/zybo-wifi,Verilog,zybo-wifi,13,1,2022-06-10 02:14:32+00:00,0
3832,91967910,https://github.com/mizator/Logterv_Counter.git,2017-05-21 15:36:07+00:00,Counter 16bit with PWM in Verilog,mizator/Logterv_Counter,Verilog,Logterv_Counter,161,1,2018-12-22 08:59:41+00:00,0
3833,92993227,https://github.com/hangryusprime/Zybo_xc7z010_LED_Blinker.git,2017-05-31 22:14:29+00:00,Zybo Zynq-7000 (xc7z010) Demo code for LED Blinker,hangryusprime/Zybo_xc7z010_LED_Blinker,Verilog,Zybo_xc7z010_LED_Blinker,8,1,2018-12-13 23:59:47+00:00,1
3834,93739333,https://github.com/LokiZhangC/VisionerTech_VMG-PROV_FPGA.git,2017-06-08 10:56:35+00:00,This is a Visionertech VMG-PROV FPGA project,LokiZhangC/VisionerTech_VMG-PROV_FPGA,Verilog,VisionerTech_VMG-PROV_FPGA,1661,1,2024-01-21 13:13:37+00:00,11
3835,94508827,https://github.com/jomonkjoy/EthernetTimeSynchronizer.git,2017-06-16 05:36:00+00:00,,jomonkjoy/EthernetTimeSynchronizer,Verilog,EthernetTimeSynchronizer,17,1,2019-05-31 19:37:34+00:00,2
3836,91368662,https://github.com/mvssarath/Synthesis-of-Different-types-of-adders-in-VHDL.git,2017-05-15 18:02:33+00:00,,mvssarath/Synthesis-of-Different-types-of-adders-in-VHDL,Verilog,Synthesis-of-Different-types-of-adders-in-VHDL,4345,1,2022-05-20 06:49:12+00:00,0
3837,91006831,https://github.com/yuri-panchul/2017-novosibirsk.git,2017-05-11 17:36:30+00:00,"Exercises, quizzes and other materials for summer school in Novosibirsk - LSHYUP-2017",yuri-panchul/2017-novosibirsk,Verilog,2017-novosibirsk,1804,1,2021-05-16 22:30:58+00:00,0
3838,94340751,https://github.com/laurabecerrafajardo/MachO2ZE.git,2017-06-14 14:36:17+00:00,,laurabecerrafajardo/MachO2ZE,Verilog,MachO2ZE,4652,1,2021-01-08 03:31:26+00:00,0
3839,95331190,https://github.com/Roboy/powerlink_fpga.git,2017-06-25 01:13:01+00:00,powerlink stack on fpga,Roboy/powerlink_fpga,Verilog,powerlink_fpga,2070,1,2023-04-24 18:24:24+00:00,1
3840,96086433,https://github.com/dakata12345/FPGA_TESTE_IXIA.git,2017-07-03 08:10:35+00:00,,dakata12345/FPGA_TESTE_IXIA,Verilog,FPGA_TESTE_IXIA,1473,1,2017-07-27 07:20:05+00:00,0
3841,95956893,https://github.com/mengjiuxi/FPGA_project.git,2017-07-01 10:13:18+00:00,This is a playground for verilog,mengjiuxi/FPGA_project,Verilog,FPGA_project,14,1,2022-11-19 17:45:43+00:00,0
3842,91993565,https://github.com/dbeatrice353/Vehicle.git,2017-05-21 23:19:46+00:00,Autonomous yield-to-pedestrian behavior implemented in an FPGA and retro-fitted to a toy RC car. ,dbeatrice353/Vehicle,Verilog,Vehicle,11,1,2020-01-13 23:20:36+00:00,0
3843,93080439,https://github.com/jamessafko/Verilog_to_Benchmark.git,2017-06-01 17:02:27+00:00,first,jamessafko/Verilog_to_Benchmark,Verilog,Verilog_to_Benchmark,1723,1,2020-06-15 02:41:48+00:00,1
3844,93980168,https://github.com/timnkwong/MIPS_pipeline_processor.git,2017-06-11 03:49:33+00:00,Superscalar pipeline processor designed to handle MIPS instructions. Utilizes branch predictor and basic cache memory. ,timnkwong/MIPS_pipeline_processor,Verilog,MIPS_pipeline_processor,23,1,2022-06-13 19:25:52+00:00,1
3845,96370186,https://github.com/TomSadan/GuitarBand.git,2017-07-05 23:49:35+00:00,"We want to create a game that is similar to Guitar Hero in the sense that we will display moving blocks down a VGA output or the built in LEDs on the Altera board and the user will need to hit the blocks in a synchronized fashion. User input will initially be given using the Altera board's switches and/or buttons, but later on the goal is to replace those with a clap switch or an alternative means of input for extra fun.",TomSadan/GuitarBand,Verilog,GuitarBand,31,1,2024-08-05 20:37:09+00:00,1
3846,93486429,https://github.com/leviathanch/picorv.git,2017-06-06 06:59:18+00:00,IP block for PicoRV32,leviathanch/picorv,Verilog,picorv,520,1,2024-02-28 17:58:27+00:00,1
3847,90033582,https://github.com/JarryShaw/DigitLock-Verilog.git,2017-05-02 12:57:35+00:00,基於FPGA板且使用Verilog語言編寫的電子密碼鎖程序,JarryShaw/DigitLock-Verilog,Verilog,DigitLock-Verilog,621,1,2023-01-28 18:42:30+00:00,0
3848,95094576,https://github.com/monotone-RK/Nexys4DDR.git,2017-06-22 08:48:32+00:00,,monotone-RK/Nexys4DDR,Verilog,Nexys4DDR,14,1,2018-12-11 19:36:53+00:00,0
3849,92262860,https://github.com/wxShen/Single_Cycle_CPU.git,2017-05-24 07:25:35+00:00,,wxShen/Single_Cycle_CPU,Verilog,Single_Cycle_CPU,149,1,2019-01-11 07:39:59+00:00,0
3850,93322620,https://github.com/lyuyangly/MB_LITE_SOPC.git,2017-06-04 15:27:59+00:00,,lyuyangly/MB_LITE_SOPC,Verilog,MB_LITE_SOPC,96,1,2019-08-13 14:32:33+00:00,0
3851,93659370,https://github.com/Datar93/32-point-Inverse-Fast-Fourier-Transform.git,2017-06-07 17:01:42+00:00,The project is for IFFT module using Decimation in Time in verilog.,Datar93/32-point-Inverse-Fast-Fourier-Transform,Verilog,32-point-Inverse-Fast-Fourier-Transform,9,1,2022-05-20 08:29:56+00:00,0
3852,93189098,https://github.com/jibinbabu/Coding_Project_Verilog_HDl_QAM.git,2017-06-02 17:31:31+00:00,,jibinbabu/Coding_Project_Verilog_HDl_QAM,Verilog,Coding_Project_Verilog_HDl_QAM,656,1,2024-02-23 01:47:29+00:00,0
3853,93128889,https://github.com/beckdac/synthX.git,2017-06-02 05:03:51+00:00,FRPA based synthesizer w/ i2s audio out,beckdac/synthX,Verilog,synthX,34,1,2024-04-24 17:31:01+00:00,0
3854,93794439,https://github.com/jardelufc/ARM7XilinxBasys3DesignKit.git,2017-06-08 21:46:35+00:00,ARM7,jardelufc/ARM7XilinxBasys3DesignKit,Verilog,ARM7XilinxBasys3DesignKit,214,1,2024-10-14 13:52:54+00:00,2
3855,91408874,https://github.com/tinnnysu/ethmac.git,2017-05-16 03:14:35+00:00,ethmac from http://opencores.org/ocsvn/ethmac/ethmac,tinnnysu/ethmac,Verilog,ethmac,947,1,2024-09-20 08:11:56+00:00,0
3856,89727620,https://github.com/snaulh/testbench_filter_system_verilog.git,2017-04-28 17:07:56+00:00,testbench_filter_system_verilog (only for testing on ModelSim),snaulh/testbench_filter_system_verilog,Verilog,testbench_filter_system_verilog,673,1,2017-11-10 03:18:03+00:00,0
3857,89654288,https://github.com/eltinian/i2c-flash-memory-model.git,2017-04-28 01:14:45+00:00,,eltinian/i2c-flash-memory-model,Verilog,i2c-flash-memory-model,7,1,2023-03-30 08:25:02+00:00,0
3858,89798154,https://github.com/victor-lucio/LucioCore-Processor.git,2017-04-29 16:33:44+00:00,CPU designed in Verilog VHDL,victor-lucio/LucioCore-Processor,Verilog,LucioCore-Processor,1805,1,2018-07-04 12:29:00+00:00,0
3859,93514991,https://github.com/LeafyWang/CPU-Design.git,2017-06-06 12:18:43+00:00,VHDL(CPU设计) & VerilogHDL(计组),LeafyWang/CPU-Design,Verilog,CPU-Design,5119,1,2018-08-30 14:59:36+00:00,2
3860,89909365,https://github.com/GreenNeedle/tANS.git,2017-05-01 08:38:30+00:00,,GreenNeedle/tANS,Verilog,tANS,220,1,2024-03-26 05:08:08+00:00,0
3861,90048540,https://github.com/bigbrett/wssha256vivado.git,2017-05-02 15:25:59+00:00,Vivado project incorporating the sha256 accelerator,bigbrett/wssha256vivado,Verilog,wssha256vivado,35499,1,2024-10-01 13:36:43+00:00,0
3862,98553575,https://github.com/SI-RISCV/e200_opensource.git,2017-07-27 15:38:44+00:00,"Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2",SI-RISCV/e200_opensource,Verilog,e200_opensource,94482,2623,2024-10-28 13:54:39+00:00,1011
3863,99241202,https://github.com/MiSTer-devel/ao486_MiSTer.git,2017-08-03 14:24:42+00:00,ao486 port for MiSTer,MiSTer-devel/ao486_MiSTer,Verilog,ao486_MiSTer,116950,265,2024-10-17 21:50:27+00:00,69
3864,96628676,https://github.com/tinyfpga/TinyFPGA-B-Series.git,2017-07-08 15:51:54+00:00,Open source design files for the TinyFPGA B-Series boards.  ,tinyfpga/TinyFPGA-B-Series,Verilog,TinyFPGA-B-Series,366,190,2024-09-18 06:01:18+00:00,35
3865,100756558,https://github.com/ZipCPU/dspfilters.git,2017-08-18 23:13:52+00:00,A collection of demonstration digital filters,ZipCPU/dspfilters,Verilog,dspfilters,526,139,2024-09-26 01:20:57+00:00,37
3866,97828325,https://github.com/WangXuan95/FPGA-NFC.git,2017-07-20 11:37:28+00:00,Build an NFC (RFID) card reader using FPGA and simple circuit instead of RFID-specfic chip. 用FPGA+分立器件电路搭建一个NFC(RFID)读卡器，不需要专门的RFID芯片。,WangXuan95/FPGA-NFC,Verilog,FPGA-NFC,512,108,2024-10-25 03:11:00+00:00,23
3867,99057194,https://github.com/jiaowushuang/fpga_design.git,2017-08-02 01:10:26+00:00,这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统,jiaowushuang/fpga_design,Verilog,fpga_design,298413,76,2024-10-23 15:11:45+00:00,32
3868,100013147,https://github.com/hpb-project/TOE.git,2017-08-11 09:00:22+00:00,TCP Offload Engine ,hpb-project/TOE,Verilog,TOE,473,71,2024-10-10 11:51:25+00:00,30
3869,103257524,https://github.com/sxtyzhangzk/mips-cpu.git,2017-09-12 10:36:35+00:00,A MIPS CPU implemented in Verilog,sxtyzhangzk/mips-cpu,Verilog,mips-cpu,30,63,2024-09-10 10:57:42+00:00,11
3870,100416347,https://github.com/lightcode/8bit-computer.git,2017-08-15 20:22:36+00:00,A simple 8-bit computer build in Verilog.,lightcode/8bit-computer,Verilog,8bit-computer,83,47,2024-10-26 03:46:55+00:00,13
3871,99210736,https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication.git,2017-08-03 08:40:33+00:00,This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.,pontazaricardo/Verilog_Calculator_Matrix_Multiplication,Verilog,Verilog_Calculator_Matrix_Multiplication,3910,46,2024-10-02 04:58:00+00:00,8
3872,99342350,https://github.com/Grootzz/Verilog-FIR.git,2017-08-04 12:50:10+00:00,FIR implemention with Verilog,Grootzz/Verilog-FIR,Verilog,Verilog-FIR,645,44,2024-10-27 20:46:52+00:00,17
3873,103869882,https://github.com/biren15/Design-and-Verification-of-LDPC-Decoder.git,2017-09-17 23:31:25+00:00,- Designed the LDPC decoder in the Matlab using the min-sum approach.  - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix.  - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab.,biren15/Design-and-Verification-of-LDPC-Decoder,Verilog,Design-and-Verification-of-LDPC-Decoder,97,43,2024-08-31 05:56:32+00:00,19
3874,100568653,https://github.com/toothlessco/arty-glitcher.git,2017-08-17 06:19:25+00:00,FPGA-based glitcher for the Digilent Arty FPGA development board.,toothlessco/arty-glitcher,Verilog,arty-glitcher,18,29,2024-03-07 13:01:18+00:00,13
3875,102955443,https://github.com/mmicko/enigmaFPGA.git,2017-09-09 13:06:34+00:00,Enigma in FPGA,mmicko/enigmaFPGA,Verilog,enigmaFPGA,2012,26,2024-09-18 05:18:12+00:00,2
3876,100379399,https://github.com/MatrixAINetwork/SIMD-architecture.git,2017-08-15 13:20:22+00:00,Overall multi-core SIMD microarchitecture,MatrixAINetwork/SIMD-architecture,Verilog,SIMD-architecture,38,25,2024-07-31 02:36:19+00:00,23
3877,99598603,https://github.com/ucdrstdenis/cdsAsync.git,2017-08-07 16:36:50+00:00,cdsAsync: An Asynchronous VLSI Toolset & Schematic Library ,ucdrstdenis/cdsAsync,Verilog,cdsAsync,29065,25,2024-07-22 12:41:00+00:00,7
3878,98660706,https://github.com/mesarcik/DRFM.git,2017-07-28 15:04:09+00:00,"Code for paper entitled ""Low Cost FPGA based Implementation of a DRFM System"" ",mesarcik/DRFM,Verilog,DRFM,100950,22,2024-09-25 07:45:36+00:00,12
3879,98489094,https://github.com/riscveval/Rocket-Chip.git,2017-07-27 03:19:02+00:00,,riscveval/Rocket-Chip,Verilog,Rocket-Chip,48374,21,2024-06-14 21:09:45+00:00,7
3880,97751498,https://github.com/mattzgto/bladerf-dvbs2.git,2017-07-19 19:00:47+00:00,16-APSK DVB-S2 Transmitter for BladeRF,mattzgto/bladerf-dvbs2,Verilog,bladerf-dvbs2,291648,20,2024-09-08 04:31:09+00:00,5
3881,103249793,https://github.com/fquitin/energy_detection_system.git,2017-09-12 09:22:47+00:00,USRP-N210 mixed FPGA/software implementation of an automated spectrum scanner,fquitin/energy_detection_system,Verilog,energy_detection_system,25894,19,2024-05-06 14:01:46+00:00,8
3882,99112520,https://github.com/qiaoxu123/Electronic-competition.git,2017-08-02 12:10:35+00:00,全国大学生电子设计大赛往年赛题--仪器仪表类练习,qiaoxu123/Electronic-competition,Verilog,Electronic-competition,867741,19,2024-02-02 08:15:40+00:00,3
3883,100056388,https://github.com/r4d10n/iCEstick-hacks.git,2017-08-11 17:35:45+00:00,iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter,r4d10n/iCEstick-hacks,Verilog,iCEstick-hacks,3,18,2024-08-29 02:16:56+00:00,1
3884,102978456,https://github.com/syntacore/fpga-sdk-prj.git,2017-09-09 19:03:23+00:00,FPGA-based SDK projects for SCRx cores,syntacore/fpga-sdk-prj,Verilog,fpga-sdk-prj,293,17,2024-07-20 13:45:25+00:00,21
3885,102486364,https://github.com/necst/sdaccel_chisel_integration.git,2017-09-05 13:44:19+00:00,Chisel Project for Integrating RTL code into SDAccel,necst/sdaccel_chisel_integration,Verilog,sdaccel_chisel_integration,5426,17,2024-07-23 12:45:46+00:00,1
3886,98419535,https://github.com/aquaxis/FPGAMAG18.git,2017-07-26 12:19:34+00:00,FPGA Magazine No.18 - RISC-V,aquaxis/FPGAMAG18,Verilog,FPGAMAG18,1555,17,2024-01-21 22:23:53+00:00,6
3887,99649953,https://github.com/ybch14/Single-Cycle-CPU-with-Verilog.git,2017-08-08 04:27:09+00:00,,ybch14/Single-Cycle-CPU-with-Verilog,Verilog,Single-Cycle-CPU-with-Verilog,1239,16,2024-10-05 01:49:50+00:00,4
3888,103017755,https://github.com/RCoeurjoly/Space-Invaders.git,2017-09-10 09:27:52+00:00,Space Invaders in Verilog for the iCE40 H1K,RCoeurjoly/Space-Invaders,Verilog,Space-Invaders,501,16,2024-09-16 23:29:07+00:00,5
3889,103710579,https://github.com/deanm1278/FPGA_SWD.git,2017-09-15 23:51:48+00:00,fpga co-processor for faster SWD programming,deanm1278/FPGA_SWD,Verilog,FPGA_SWD,89,16,2024-08-30 08:20:15+00:00,4
3890,97443914,https://github.com/PulseRain/Mustang.git,2017-07-17 06:47:09+00:00,Top level of PulseRain M10 RTL design,PulseRain/Mustang,Verilog,Mustang,13019,13,2022-09-07 13:54:32+00:00,10
3891,97896480,https://github.com/asicguy/spacex_uart.git,2017-07-21 02:18:24+00:00,Project and presentation for SpaceX Application,asicguy/spacex_uart,Verilog,spacex_uart,2948,13,2024-03-23 07:22:37+00:00,4
3892,101237473,https://github.com/michaelriri/16-bit-risc-processor.git,2017-08-24 00:43:47+00:00,A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.,michaelriri/16-bit-risc-processor,Verilog,16-bit-risc-processor,621,13,2024-10-20 18:26:32+00:00,2
3893,97580244,https://github.com/PulseRain/PulseRain_FP51_MCU.git,2017-07-18 09:31:44+00:00,"PulseRain FP51 MCU, with peripherals",PulseRain/PulseRain_FP51_MCU,Verilog,PulseRain_FP51_MCU,153,13,2024-05-29 08:21:40+00:00,11
3894,101906311,https://github.com/hoglet67/Ice40JupiterAce.git,2017-08-30 16:50:35+00:00,Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce),hoglet67/Ice40JupiterAce,Verilog,Ice40JupiterAce,51,12,2024-03-01 13:47:07+00:00,4
3895,103874046,https://github.com/biren15/Design-and-implementation-of-the-low-pass-digital-filter.git,2017-09-18 00:49:53+00:00,- Implemented 6th order low-pass digital filter for a speech signal sampled at 44KHz in Matlab FDA tool.  - Created quantized RTL(second order filter instanciated thrice) in Verilog with the coefficients represented with 12 bits and maintained SNR of 36.89.  - Analyzed the correlation of the Verilog implementation against the Matlab filter implementation by a self-checking script that compared the output of the Verilog implementation versus the Matlab output of the quantized filter and found the error to be 0%. ,biren15/Design-and-implementation-of-the-low-pass-digital-filter,Verilog,Design-and-implementation-of-the-low-pass-digital-filter,2314,12,2024-06-25 17:03:12+00:00,2
3896,100244301,https://github.com/michaelengel/iCE40HX1K-EVB.git,2017-08-14 08:17:51+00:00,Designs for the Olimex iCE40HX1K-EVB board,michaelengel/iCE40HX1K-EVB,Verilog,iCE40HX1K-EVB,78,12,2024-08-16 08:55:12+00:00,3
3897,102388603,https://github.com/ilyajob05/verilog_modules.git,2017-09-04 18:04:30+00:00,verilog modules,ilyajob05/verilog_modules,Verilog,verilog_modules,28,12,2024-06-21 05:18:51+00:00,1
3898,100258598,https://github.com/chunzhimu/Verilog-HDL.git,2017-08-14 11:06:19+00:00,things about Verilog hardware description language,chunzhimu/Verilog-HDL,Verilog,Verilog-HDL,26762,12,2024-09-16 21:42:58+00:00,6
3899,100153725,https://github.com/rohitk-singh/usb-device.git,2017-08-13 04:26:01+00:00,USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface,rohitk-singh/usb-device,Verilog,usb-device,36,11,2024-10-11 15:46:16+00:00,3
3900,98219992,https://github.com/Roboy/roboy_fpga_code.git,2017-07-24 18:04:32+00:00,This repository contains FPGA code for various projects like Lighthouse Tracking as well as some IP cores. The repository is board-independent and should be used as a submodule for bigger projects.,Roboy/roboy_fpga_code,Verilog,roboy_fpga_code,33107,11,2024-07-17 03:59:02+00:00,2
3901,98836240,https://github.com/Grootzz/SPI.git,2017-07-31 01:33:08+00:00,"Exchange data using spi, the code simulate the master's behavior of send data to slave.",Grootzz/SPI,Verilog,SPI,3,10,2023-06-23 16:36:06+00:00,2
3902,101354354,https://github.com/MorgothCreator/VerilogUtilIP.git,2017-08-25 01:52:35+00:00,Here is a bunch of util IPs,MorgothCreator/VerilogUtilIP,Verilog,VerilogUtilIP,888,10,2023-11-20 09:05:50+00:00,2
3903,100884623,https://github.com/brandonpelfrey/ice40-toys-and-examples.git,2017-08-20 19:42:49+00:00,Some toy stuff I made while learning Verilog/FPGAs/Ice40 Toolchain,brandonpelfrey/ice40-toys-and-examples,Verilog,ice40-toys-and-examples,15,10,2023-10-10 10:52:09+00:00,1
3904,99166351,https://github.com/h1kari/desrtfpga.git,2017-08-02 22:31:24+00:00,DES Rainbow Table FPGA Code,h1kari/desrtfpga,Verilog,desrtfpga,165,10,2024-03-26 13:16:15+00:00,1
3905,102852612,https://github.com/MaorAssayag/Computer-Engineering-Projects.git,2017-09-08 11:05:34+00:00,"Digital computer structure, Hardware Design Lab & Introduction to Computers for computer engineering projects in C, C#, Assembly, Pspice. ",MaorAssayag/Computer-Engineering-Projects,Verilog,Computer-Engineering-Projects,73826,10,2024-08-30 04:53:30+00:00,3
3906,98495486,https://github.com/spike556/HuffmanCode.git,2017-07-27 04:58:44+00:00,hardware implement of huffman coding(written in verilog),spike556/HuffmanCode,Verilog,HuffmanCode,33,10,2024-02-25 11:03:17+00:00,3
3907,100752663,https://github.com/brandonpelfrey/ice40-nes.git,2017-08-18 21:50:04+00:00,NES implementation in a Lattice Ice40 FPGA,brandonpelfrey/ice40-nes,Verilog,ice40-nes,1050,9,2024-06-25 14:52:16+00:00,2
3908,100261183,https://github.com/furrtek/DottoriLog.git,2017-08-14 11:39:47+00:00,Dottori-Kun for FPGA,furrtek/DottoriLog,Verilog,DottoriLog,458,9,2023-08-10 15:13:05+00:00,0
3909,99059547,https://github.com/bohanw/jpeg_comp_verilog.git,2017-08-02 01:42:33+00:00,JPEG Compression RTL implementation,bohanw/jpeg_comp_verilog,Verilog,jpeg_comp_verilog,13211,9,2024-02-07 23:24:20+00:00,1
3910,97879445,https://github.com/LamaNIkesh/MScFPGAStuff.git,2017-07-20 21:24:36+00:00,My MSc Thesis: Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA,LamaNIkesh/MScFPGAStuff,Verilog,MScFPGAStuff,11799,9,2024-10-04 18:04:43+00:00,1
3911,96664564,https://github.com/ortegaalfredo/logic-monsters.git,2017-07-09 05:59:36+00:00,Collection of  malicious logic,ortegaalfredo/logic-monsters,Verilog,logic-monsters,1306,8,2022-05-07 03:50:59+00:00,3
3912,99105047,https://github.com/ZipCPU/debouncer.git,2017-08-02 10:40:02+00:00,Digital logic necessary to debounce buttons,ZipCPU/debouncer,Verilog,debouncer,175,8,2022-11-22 17:46:02+00:00,3
3913,100915455,https://github.com/jm2000/RISCV-FPU.git,2017-08-21 05:24:41+00:00,Basic floating-point components for RISC-V processors,jm2000/RISCV-FPU,Verilog,RISCV-FPU,37,8,2024-04-29 07:51:30+00:00,2
3914,102201362,https://github.com/nimrods8/ntlmv2-cracker.git,2017-09-02 14:16:38+00:00,using the Max10 FPGA as a parallel computing platform with 128 stage pipelining MD4/MD5 to crack NTLMv2,nimrods8/ntlmv2-cracker,Verilog,ntlmv2-cracker,39,7,2024-10-03 22:12:21+00:00,1
3915,103827356,https://github.com/MedicineYeh/verilog-fifo.git,2017-09-17 12:34:09+00:00,pipelined verilog fifo,MedicineYeh/verilog-fifo,Verilog,verilog-fifo,175,6,2024-03-11 09:45:35+00:00,1
3916,100921924,https://github.com/zuvizudar/elvm-cpu.git,2017-08-21 06:52:15+00:00,,zuvizudar/elvm-cpu,Verilog,elvm-cpu,36,6,2021-01-23 05:26:41+00:00,1
3917,101733138,https://github.com/EternalFeather/Single-Cycle-MIPS-CPU.git,2017-08-29 07:34:42+00:00,An Implementation of Single cycle MIPS CPU for Computer Orgnization.,EternalFeather/Single-Cycle-MIPS-CPU,Verilog,Single-Cycle-MIPS-CPU,230,6,2023-05-15 18:10:06+00:00,1
3918,100822769,https://github.com/wannabeOG/CSN-221-Project.git,2017-08-19 21:40:54+00:00,Implementation of a 24 bit RISC processor ,wannabeOG/CSN-221-Project,Verilog,CSN-221-Project,1344,6,2019-12-09 14:24:01+00:00,1
3919,99191002,https://github.com/deepakcu/digital_design.git,2017-08-03 04:34:31+00:00,Collection of digital design interview questions,deepakcu/digital_design,Verilog,digital_design,12,6,2024-04-16 10:30:53+00:00,0
3920,99403454,https://github.com/toothlessco/arty-passthrough.git,2017-08-05 06:15:59+00:00,Passthrough configuration for the Digilent Arty FPGA board,toothlessco/arty-passthrough,Verilog,arty-passthrough,5,6,2023-05-04 08:35:18+00:00,5
3921,103083907,https://github.com/Jackwin/srio_udp.git,2017-09-11 03:07:40+00:00,,Jackwin/srio_udp,Verilog,srio_udp,231,5,2024-05-27 07:44:54+00:00,2
3922,100597706,https://github.com/AUCOHL/dwarfRV32.git,2017-08-17 11:47:11+00:00,A small footprint pipelined implementation of RV32i. ,AUCOHL/dwarfRV32,Verilog,dwarfRV32,21535,5,2024-09-30 09:38:35+00:00,2
3923,98125228,https://github.com/nullpo-head/seccamp-17-Y-track-RS232C.git,2017-07-23 21:03:11+00:00,,nullpo-head/seccamp-17-Y-track-RS232C,Verilog,seccamp-17-Y-track-RS232C,4,5,2023-10-14 09:37:01+00:00,1
3924,101428364,https://github.com/SamuelGong/SingleCycleCPU.git,2017-08-25 17:47:47+00:00,A single cycle CPU running MIPS instructions on Xilinx FPGA,SamuelGong/SingleCycleCPU,Verilog,SingleCycleCPU,118162,5,2021-09-09 06:31:01+00:00,0
3925,101830077,https://github.com/hyerania/ECEN350-Lab.git,2017-08-30 02:48:24+00:00,Lab exercises and reports for Computer Architecture and Design using MIPS,hyerania/ECEN350-Lab,Verilog,ECEN350-Lab,7315,5,2022-07-22 16:00:05+00:00,1
3926,102687673,https://github.com/zjxs1997/Digital-Logic-Design.git,2017-09-07 03:37:23+00:00,solution on labs of Digital Logic Design,zjxs1997/Digital-Logic-Design,Verilog,Digital-Logic-Design,9053,5,2022-10-31 20:56:26+00:00,0
3927,100347023,https://github.com/taltalp/TRSQ8.git,2017-08-15 06:38:27+00:00,TRSQ8 - A Minimal 8-bit CPU for DragonASIC ( https://github.com/DragonASIC/DragonASIC ),taltalp/TRSQ8,Verilog,TRSQ8,110,5,2019-09-29 10:43:45+00:00,1
3928,100237370,https://github.com/MCodez/Verilog-Programming.git,2017-08-14 06:51:53+00:00,This repository will provide you programming examples of various Digital Circuits using Verilog.  ,MCodez/Verilog-Programming,Verilog,Verilog-Programming,217,5,2024-02-01 15:46:42+00:00,4
3929,100100285,https://github.com/cassuto/ramfile.git,2017-08-12 08:43:39+00:00,Generic RAM blocks described in Verilog HDL for FPGA Verification.,cassuto/ramfile,Verilog,ramfile,15,5,2024-06-28 04:27:47+00:00,5
3930,103878964,https://github.com/biren15/Design-and-Implementation-of-a-Cruise-Control-System.git,2017-09-18 01:58:44+00:00,- Designed RTL of cruise control system in Verilog and verified the design using Verilog testbench. - Synthesized the design using Design Vision and performed pre-layout Static Timing Analysis on the design using Synopsys Primetime.  - Performed automatic place and route on the generated netlist using SoC Encounter.,biren15/Design-and-Implementation-of-a-Cruise-Control-System,Verilog,Design-and-Implementation-of-a-Cruise-Control-System,54,5,2024-01-19 04:54:01+00:00,0
3931,101732884,https://github.com/tzechienchu/Implementation-of-Simplified-TCP-using-the-NIOS-II-in-Intel-DE2i-150-FPGA-board..git,2017-08-29 07:31:39+00:00,"Created Qsys system that includes Nios II, Triple-Speed Ethernet IP Core, SGDMA controller and other hardware components for transmit and receive operation. Two Phase-Locked Loop modules are added to the design to generate clocks with different frequencies to make the Triple-Speed Ethernet system (which implements the MAC function) work properly at 10/100/1000 Mbps. After building the hardware system and downloading the circuit onto the FPGA, run an application program written in C language. Based on the inputs from the board it establishes and closes the TCP connection, transmit and receive data frames from the Ethernet port of the board. Ethernet frames are transmitted based on Stop and Wait Protocol and Altera Timer core is added to re-transmit frames after Timeout.",tzechienchu/Implementation-of-Simplified-TCP-using-the-NIOS-II-in-Intel-DE2i-150-FPGA-board.,Verilog,Implementation-of-Simplified-TCP-using-the-NIOS-II-in-Intel-DE2i-150-FPGA-board.,11805,5,2024-10-15 19:27:43+00:00,3
3932,100714273,https://github.com/Ariskumar/Image-Encryption-Verilog.git,2017-08-18 13:24:59+00:00,Image encryption algorithm using verilog.,Ariskumar/Image-Encryption-Verilog,Verilog,Image-Encryption-Verilog,23,5,2024-04-05 06:51:31+00:00,0
3933,103661345,https://github.com/bixiaopeng0/FPGA-image-processing.git,2017-09-15 13:38:39+00:00,Some image algorithm code,bixiaopeng0/FPGA-image-processing,Verilog,FPGA-image-processing,122666,5,2023-11-11 03:45:25+00:00,0
3934,101786773,https://github.com/Obijuan/blackice-examples.git,2017-08-29 17:12:58+00:00,Examples for the mystorm blackice open FPGA board,Obijuan/blackice-examples,Verilog,blackice-examples,6,5,2024-02-27 20:59:25+00:00,0
3935,97859536,https://github.com/HSOgawa/fast-multipliers.git,2017-07-20 17:03:47+00:00,Project repository of DaddaVGen and WallaceVGen frameworks,HSOgawa/fast-multipliers,Verilog,fast-multipliers,195,5,2024-10-21 18:12:21+00:00,2
3936,102189993,https://github.com/nimrods8/Atari-2600.git,2017-09-02 10:47:06+00:00,Atari 2600 for the MAX10 FPGA. Contains 8 games. Continuing development from Daniel Beer's previous work.,nimrods8/Atari-2600,Verilog,Atari-2600,69,5,2021-12-02 08:37:01+00:00,1
3937,97488549,https://github.com/himingway/PIC16C5x.git,2017-07-17 14:56:09+00:00,PIC16C5x,himingway/PIC16C5x,Verilog,PIC16C5x,77,5,2023-12-29 08:10:34+00:00,1
3938,99397341,https://github.com/guolinji/pd_usb.git,2017-08-05 03:49:19+00:00,,guolinji/pd_usb,Verilog,pd_usb,12414,4,2024-01-20 00:10:45+00:00,3
3939,98729405,https://github.com/berlincho/Pacman-FPGA.git,2017-07-29 11:54:33+00:00,Pacman game runs on FPGA (Xilinx Spartan 3E).,berlincho/Pacman-FPGA,Verilog,Pacman-FPGA,7,4,2022-02-14 11:13:57+00:00,2
3940,99273162,https://github.com/nedos/arty-passthrough.git,2017-08-03 20:39:51+00:00,Passthrough configuration for the Digilent Arty FPGA board,nedos/arty-passthrough,Verilog,arty-passthrough,5,4,2019-05-10 13:42:00+00:00,1
3941,100439284,https://github.com/Digilent/Arty-S7-50-XADC.git,2017-08-16 02:31:26+00:00,,Digilent/Arty-S7-50-XADC,Verilog,Arty-S7-50-XADC,22,4,2024-09-14 11:22:16+00:00,0
3942,102786655,https://github.com/Digilent/Zybo-Z7-10-XADC.git,2017-09-07 21:18:27+00:00,,Digilent/Zybo-Z7-10-XADC,Verilog,Zybo-Z7-10-XADC,6270,4,2022-04-14 16:25:00+00:00,0
3943,103819363,https://github.com/zhouxingkong/HuffmanCoding.git,2017-09-17 10:04:06+00:00,对{0~9}数字进行霍夫曼编码（HuffmanCoding）的verilog程序，编码只用9个时钟周期,zhouxingkong/HuffmanCoding,Verilog,HuffmanCoding,11,4,2024-02-25 11:03:32+00:00,2
3944,100808699,https://github.com/yuri-panchul/2017-tomsk-novosibirsk-astana.git,2017-08-19 16:59:51+00:00,"Verilog examples and other materials for seminars in Tomsk, Novosibirsk and Astana",yuri-panchul/2017-tomsk-novosibirsk-astana,Verilog,2017-tomsk-novosibirsk-astana,10940,4,2021-05-16 22:30:02+00:00,1
3945,102870077,https://github.com/RomeoMe5/SystemGenerator-FPGA-Marsohod.org-schoolMIPS.git,2017-09-08 14:27:59+00:00,"CAD for automatically configuring FPGA ""Marsohod""",RomeoMe5/SystemGenerator-FPGA-Marsohod.org-schoolMIPS,Verilog,SystemGenerator-FPGA-Marsohod.org-schoolMIPS,98930,4,2024-06-13 13:50:54+00:00,0
3946,100713236,https://github.com/hkzhugc/Mips-cpu-verilog-version.git,2017-08-18 13:12:13+00:00,5 stage pipeline with BHT(branch history table),hkzhugc/Mips-cpu-verilog-version,Verilog,Mips-cpu-verilog-version,16,3,2023-05-24 11:54:20+00:00,0
3947,101427397,https://github.com/SamuelGong/MultipleCycleCPU.git,2017-08-25 17:33:57+00:00,A multiple cycle CPU running MIPS instructions on Xilinx FPGA,SamuelGong/MultipleCycleCPU,Verilog,MultipleCycleCPU,123759,3,2020-07-03 07:17:30+00:00,0
3948,99014136,https://github.com/andrea4g/low_power_contest.git,2017-08-01 15:07:24+00:00,Master degree project for Synthesis and Optimization of Digital Systems,andrea4g/low_power_contest,Verilog,low_power_contest,89609,3,2024-10-20 11:36:17+00:00,1
3949,102941056,https://github.com/himingway/IC_Lab.git,2017-09-09 08:55:19+00:00,Verilog Lab -- Implement some algorithms using Verilog HDL,himingway/IC_Lab,Verilog,IC_Lab,419,3,2021-05-13 22:39:13+00:00,0
3950,101468463,https://github.com/JustinOng/blake2b.git,2017-08-26 06:48:17+00:00,Partial implementation of the blake2b hashing algorithm in Verilog,JustinOng/blake2b,Verilog,blake2b,4,3,2022-03-05 17:03:26+00:00,0
3951,101384651,https://github.com/mattvenn/fpga-serial-debug.git,2017-08-25 08:42:56+00:00,,mattvenn/fpga-serial-debug,Verilog,fpga-serial-debug,22,3,2023-05-24 06:49:38+00:00,0
3952,103540801,https://github.com/NSEE/SimuCam_Development_NFEE.git,2017-09-14 14:14:10+00:00,SimuCam repository - NFEE version (LESIA/IAA),NSEE/SimuCam_Development_NFEE,Verilog,SimuCam_Development_NFEE,2701873,3,2021-07-16 14:35:38+00:00,3
3953,96754068,https://github.com/ZimpleX/cnn_auto_gen.git,2017-07-10 08:26:49+00:00,,ZimpleX/cnn_auto_gen,Verilog,cnn_auto_gen,438,3,2022-06-29 03:30:40+00:00,2
3954,97045669,https://github.com/NaaS/emu-live.git,2017-07-12 19:40:20+00:00,,NaaS/emu-live,Verilog,emu-live,393,3,2021-06-29 08:16:07+00:00,1
3955,103842408,https://github.com/ben-marshall/riscv-multi-cycle.git,2017-09-17 16:08:38+00:00,"WIP - A multi-cycle implementation of the RISCV rv32ui architecture. *unverified, use PicoRV32 instead!*",ben-marshall/riscv-multi-cycle,Verilog,riscv-multi-cycle,2491,3,2020-10-25 10:11:52+00:00,2
3956,103327682,https://github.com/rimasaviz/adi-bbp.git,2017-09-12 22:45:42+00:00,,rimasaviz/adi-bbp,Verilog,adi-bbp,7613,3,2020-05-29 12:41:36+00:00,0
3957,101793969,https://github.com/MossbauerLab/MessbauerTestEnvironment.git,2017-08-29 18:34:54+00:00,"FPGA Messbauer hardware (generator, emulation of signal from gamma-source registered and amplified ",MossbauerLab/MessbauerTestEnvironment,Verilog,MessbauerTestEnvironment,2973,3,2021-05-29 09:30:02+00:00,1
3958,102524198,https://github.com/xanderdcoleman/Elevator.git,2017-09-05 19:58:16+00:00,simple verilog 4 floor elevator,xanderdcoleman/Elevator,Verilog,Elevator,6,3,2024-10-13 14:29:22+00:00,0
3959,103443092,https://github.com/ConchuOD/Stopwatch.git,2017-09-13 19:42:17+00:00,This repo contains a stopwatch implemented on a nexys4/artix7,ConchuOD/Stopwatch,Verilog,Stopwatch,14,3,2022-05-22 12:29:48+00:00,0
3960,102564818,https://github.com/pxcland/UART.git,2017-09-06 05:04:12+00:00,FPGA Based UART in Verilog,pxcland/UART,Verilog,UART,5,3,2023-01-03 21:39:18+00:00,1
3961,99186799,https://github.com/pxcland/24-Hour-Clock.git,2017-08-03 03:30:42+00:00,24 Hour Clock implemented in Verilog for Artix-7 based Basys 3 board.,pxcland/24-Hour-Clock,Verilog,24-Hour-Clock,5,3,2023-12-28 01:42:34+00:00,1
3962,96631882,https://github.com/lyuyangly/WM8731_WAV.git,2017-07-08 16:51:06+00:00,,lyuyangly/WM8731_WAV,Verilog,WM8731_WAV,841,3,2020-12-24 18:03:48+00:00,0
3963,96654161,https://github.com/har95337/Octopong.git,2017-07-09 01:32:44+00:00,A pong style game played on a Basys3 board written in Verilog,har95337/Octopong,Verilog,Octopong,32468,3,2023-06-12 01:17:41+00:00,0
3964,98722713,https://github.com/linmh0130/SPI_Slave_Model.git,2017-07-29 09:30:34+00:00,A SPI slave model for FPGA in Verilog HDL.,linmh0130/SPI_Slave_Model,Verilog,SPI_Slave_Model,3,3,2023-11-16 08:31:36+00:00,2
3965,97630563,https://github.com/forthy42/b16.git,2017-07-18 18:24:43+00:00,,forthy42/b16,Verilog,b16,309,3,2024-04-02 23:37:51+00:00,1
3966,98455345,https://github.com/tnugent97/Coin-Detection.git,2017-07-26 18:47:55+00:00,"First year end of year project, involving image processing on an FPGA",tnugent97/Coin-Detection,Verilog,Coin-Detection,13869,3,2021-06-22 05:47:08+00:00,0
3967,98629395,https://github.com/yuliya2017/p4-netfpga-camp2017.git,2017-07-28 08:47:18+00:00,,yuliya2017/p4-netfpga-camp2017,Verilog,p4-netfpga-camp2017,17147,2,2017-10-28 04:27:57+00:00,1
3968,98235620,https://github.com/level-two/Modules.git,2017-07-24 21:15:31+00:00,Various verilog modules,level-two/Modules,Verilog,Modules,17,2,2021-02-07 19:58:32+00:00,2
3969,96554627,https://github.com/jamesmeijers/Altera-Cyclone-IV-Frequency-Sweeper.git,2017-07-07 16:01:20+00:00,"A system, using Altera Cyclone IV's (and potentially other chips') PLL(s) to produce a variable frequency clock that sweeps a range of 100 MHz - ~500MHz with 1MHz resolution",jamesmeijers/Altera-Cyclone-IV-Frequency-Sweeper,Verilog,Altera-Cyclone-IV-Frequency-Sweeper,21,2,2022-09-09 12:43:03+00:00,1
3970,101427841,https://github.com/SamuelGong/MicroprogrammingProcessor.git,2017-08-25 17:40:28+00:00,Microgramming technology applied to my multiple cycle CPU,SamuelGong/MicroprogrammingProcessor,Verilog,MicroprogrammingProcessor,124549,2,2023-09-13 02:06:44+00:00,1
3971,101991755,https://github.com/hohaidang/UART_FPGA.git,2017-08-31 11:00:53+00:00,,hohaidang/UART_FPGA,Verilog,UART_FPGA,3,2,2022-04-13 19:15:00+00:00,0
3972,101556578,https://github.com/KamalAlyKamal/8253Timer.git,2017-08-27 14:09:03+00:00,This is a verilog project implementing the functionalities of the 8253/8254 Timer,KamalAlyKamal/8253Timer,Verilog,8253Timer,1892,2,2023-03-09 04:27:54+00:00,0
3973,101775666,https://github.com/atomminer/AtomHardware.git,2017-08-29 15:17:41+00:00,,atomminer/AtomHardware,Verilog,AtomHardware,52,2,2022-07-06 21:11:19+00:00,1
3974,102181604,https://github.com/zhoumumu/CPUs.git,2017-09-02 07:50:16+00:00,小火龙作业,zhoumumu/CPUs,Verilog,CPUs,1264,2,2018-01-06 20:58:50+00:00,0
3975,96691635,https://github.com/dthas/dcpu.git,2017-07-09 15:01:14+00:00,"simulate a tiny 80386 cpu(not all instructions), debugging on fpga",dthas/dcpu,Verilog,dcpu,66517,2,2024-02-16 20:07:01+00:00,0
3976,103286426,https://github.com/SuperABC/Shell.git,2017-09-12 15:12:05+00:00,,SuperABC/Shell,Verilog,Shell,45,2,2022-11-11 02:30:26+00:00,0
3977,97925086,https://github.com/MIAOU-Polytech/DE2_115_CAMERA.git,2017-07-21 08:30:12+00:00,,MIAOU-Polytech/DE2_115_CAMERA,Verilog,DE2_115_CAMERA,2398,2,2018-10-04 18:53:41+00:00,0
3978,102543783,https://github.com/tropical-peach/snes_gamepad.git,2017-09-06 00:36:28+00:00,Verilog module to read SNES gamepad status.,tropical-peach/snes_gamepad,Verilog,snes_gamepad,8,2,2022-08-22 10:58:34+00:00,0
3979,98959706,https://github.com/xbili/fma.git,2017-08-01 04:35:07+00:00,Fused Multiply Add (FMA) operation on Altera DE1-SoC Cyclone V development board.,xbili/fma,Verilog,fma,2931,2,2024-04-18 05:05:49+00:00,0
3980,98756874,https://github.com/namjoshiniks/I2C-Write-Transaction-between-Transmitter-Receiver-using-Verilog..git,2017-07-29 20:21:20+00:00,"Designed logic and state diagram for transmitter and receiver that follows I2C write protocol. It can support burst length of 1, 2, 4, 8, 16, 32, 64 and size of 1,2, 4 in bytes .",namjoshiniks/I2C-Write-Transaction-between-Transmitter-Receiver-using-Verilog.,Verilog,I2C-Write-Transaction-between-Transmitter-Receiver-using-Verilog.,216,2,2023-05-16 14:18:47+00:00,0
3981,104024459,https://github.com/anisaqazi/VLSI1_RSA.git,2017-09-19 03:59:37+00:00,,anisaqazi/VLSI1_RSA,Verilog,VLSI1_RSA,2647,2,2022-03-08 12:58:39+00:00,1
3982,102649740,https://github.com/mishal23/coa.git,2017-09-06 19:29:34+00:00,Assignments pertaining to Course CO200 - Computer Organization and Architecture,mishal23/coa,Verilog,coa,4361,2,2023-03-31 03:14:12+00:00,1
3983,102792090,https://github.com/SLongofono/Senior_Design_Capstone.git,2017-09-07 22:36:34+00:00,Code prepared for my undergraduate capstone project,SLongofono/Senior_Design_Capstone,Verilog,Senior_Design_Capstone,15543,2,2018-11-13 03:26:16+00:00,1
3984,97070179,https://github.com/WanQiyang/multi_cycle_mips_cpu.git,2017-07-13 02:13:57+00:00,UCAS 2017春 计算机组成原理实验3 多周期CPU,WanQiyang/multi_cycle_mips_cpu,Verilog,multi_cycle_mips_cpu,18,2,2021-08-29 04:21:44+00:00,0
3985,103767697,https://github.com/chethan2807/Implementation-of-DTBDM-Decision-Tree-Based-De-noising-Method-on-MAX-10-Nios-II-Embedded-Evaluation.git,2017-09-16 16:42:12+00:00,"This project is aimed at implementation of a decision-tree-based impulse noise detector to detect the noisy pixels, and an edge-preserving ﬁlter to reconstruct the intensity values of noisy pixels (”ieeexplore.ieee.org/iel5/12/6471716/06122015.pdf”) on Max10 soc .",chethan2807/Implementation-of-DTBDM-Decision-Tree-Based-De-noising-Method-on-MAX-10-Nios-II-Embedded-Evaluation,Verilog,Implementation-of-DTBDM-Decision-Tree-Based-De-noising-Method-on-MAX-10-Nios-II-Embedded-Evaluation,4468,2,2022-10-09 18:34:06+00:00,1
3986,99182535,https://github.com/cr88192/bgbtech_bjx1core.git,2017-08-03 02:39:10+00:00,Attempt at a CPU core for the BJX1 ISA.,cr88192/bgbtech_bjx1core,Verilog,bgbtech_bjx1core,17022,2,2021-01-24 09:17:26+00:00,0
3987,103649428,https://github.com/minghust/VendingMachine.git,2017-09-15 11:26:11+00:00,Use Verilog & Artrix-7 FPGA to design a Vending Machine,minghust/VendingMachine,Verilog,VendingMachine,6,2,2022-03-31 18:08:41+00:00,1
3988,103825972,https://github.com/lkwq007/Sokoban-FPGA.git,2017-09-17 12:10:56+00:00,Sokoban and minesweeper implemented in FPGA,lkwq007/Sokoban-FPGA,Verilog,Sokoban-FPGA,13445,2,2024-08-12 19:32:41+00:00,0
3989,101509620,https://github.com/eefer/DE2115_MultiLockins.git,2017-08-26 19:51:59+00:00,,eefer/DE2115_MultiLockins,Verilog,DE2115_MultiLockins,52342,2,2022-02-03 09:47:27+00:00,1
3990,98396278,https://github.com/marsohod4you/DE10_Standard_GHRD_w_FIFO.git,2017-07-26 08:01:02+00:00,Add LoopbackFIFO IP core to DE10-Standard_GHRD FPGA project,marsohod4you/DE10_Standard_GHRD_w_FIFO,Verilog,DE10_Standard_GHRD_w_FIFO,8535,2,2020-04-14 22:38:24+00:00,2
3991,100712986,https://github.com/Ariskumar/Chaotic-Maps-Verilog.git,2017-08-18 13:09:23+00:00,,Ariskumar/Chaotic-Maps-Verilog,Verilog,Chaotic-Maps-Verilog,87,2,2024-06-06 09:27:54+00:00,0
3992,97890484,https://github.com/hoki87/BST.git,2017-07-21 00:54:13+00:00,"Custom Boundary-Scan Testing, using the feature of vitual JTAG IP core in Altera FPGA",hoki87/BST,Verilog,BST,52,2,2024-06-25 01:08:28+00:00,0
3993,98985125,https://github.com/ashan8k/HDL_LAB.git,2017-08-01 09:39:16+00:00,Arm CPU,ashan8k/HDL_LAB,Verilog,HDL_LAB,26880,2,2022-09-15 01:32:46+00:00,0
3994,104169732,https://github.com/z7workbench/MIPS32.git,2017-09-20 05:27:23+00:00,🖥️MIPS32 in Verilog,z7workbench/MIPS32,Verilog,MIPS32,104,2,2022-01-06 06:39:10+00:00,0
3995,102614429,https://github.com/qiankun214/VerilogBasic.git,2017-09-06 13:50:20+00:00,Basic Digital Signal Process buid by Verilog HDL,qiankun214/VerilogBasic,Verilog,VerilogBasic,49413,2,2024-03-21 11:48:10+00:00,0
3996,102039998,https://github.com/DTV96Calibre/sc-mips.git,2017-08-31 20:01:47+00:00,A single cycle MIPS processor implemented with Icarus Verilog,DTV96Calibre/sc-mips,Verilog,sc-mips,38,2,2022-07-26 17:17:24+00:00,1
3997,102490099,https://github.com/nimrods8/MAX10-SDRAM.git,2017-09-05 14:16:28+00:00,MAX10 IS42S16320D SDRAM as Static Random Access Memory (SRAM),nimrods8/MAX10-SDRAM,Verilog,MAX10-SDRAM,24,2,2023-12-26 06:27:10+00:00,1
3998,99138929,https://github.com/fgr1986/ddr_MIG_ctrl_interface.git,2017-08-02 16:32:27+00:00,,fgr1986/ddr_MIG_ctrl_interface,Verilog,ddr_MIG_ctrl_interface,19771,2,2024-04-22 15:13:46+00:00,0
3999,99895382,https://github.com/skatanik/Camera2LCDscreen.git,2017-08-10 07:37:48+00:00,"Reading OV7670 camera data using FPGA. Output on 7"" LCD screen from Olinuxino ",skatanik/Camera2LCDscreen,Verilog,Camera2LCDscreen,16,2,2020-11-19 06:03:03+00:00,0
4000,98038934,https://github.com/estija/Verilog-assignments.git,2017-07-22 15:08:35+00:00,"This repository contains some Verilog files in which DLD concepts like adders, multiplexer, multiplier, flip-flops, encoder etc. have been implemented.",estija/Verilog-assignments,Verilog,Verilog-assignments,22,2,2022-05-23 03:40:46+00:00,0
4001,104164039,https://github.com/garonimo/USB_TypeC_Authentication_Driver.git,2017-09-20 04:06:37+00:00,"This is an authentication driver in Verilog, for a USB type-C device",garonimo/USB_TypeC_Authentication_Driver,Verilog,USB_TypeC_Authentication_Driver,6914,2,2021-04-08 02:17:20+00:00,0
4002,102444842,https://github.com/KLGLUG/Opencores.git,2017-09-05 06:48:44+00:00,Replacement for IP cores,KLGLUG/Opencores,Verilog,Opencores,4436,2,2023-09-20 13:49:37+00:00,1
4003,98795616,https://github.com/mindstation/Famicom_mappers.git,2017-07-30 12:22:47+00:00,It's my implementation a few Famicom/Dendy cartridges.,mindstation/Famicom_mappers,Verilog,Famicom_mappers,4634,2,2024-05-03 17:07:32+00:00,2
4004,97813534,https://github.com/yammouch/clksk2017.git,2017-07-20 08:56:18+00:00,,yammouch/clksk2017,Verilog,clksk2017,3385,2,2019-12-23 09:24:54+00:00,0
4005,102880364,https://github.com/ninevoltz/z3sdram.git,2017-09-08 16:11:15+00:00,Zorro 3 SDRAM card by tnt23,ninevoltz/z3sdram,Verilog,z3sdram,283,2,2022-02-06 21:54:07+00:00,0
4006,102337016,https://github.com/hohaidang/DMA_Arrow-SoCkit.git,2017-09-04 08:23:06+00:00,,hohaidang/DMA_Arrow-SoCkit,Verilog,DMA_Arrow-SoCkit,115894,2,2022-04-13 19:14:48+00:00,0
4007,96903963,https://github.com/atx/mlsdr.git,2017-07-11 14:42:15+00:00,SDR for my TDOA radiolocator,atx/mlsdr,Verilog,mlsdr,4587,2,2024-07-18 10:28:14+00:00,3
4008,101065325,https://github.com/oleh-plotnikov/simple_projects.git,2017-08-22 13:21:50+00:00,Examples of simple modules in Verilog.,oleh-plotnikov/simple_projects,Verilog,simple_projects,1001,2,2024-06-11 06:34:32+00:00,0
4009,103085287,https://github.com/pensono/FpgaPong.git,2017-09-11 03:25:15+00:00,Pong implemented on a Cyclone V FPGA/SoC with VGA output,pensono/FpgaPong,Verilog,FpgaPong,12,2,2018-07-08 05:11:28+00:00,0
4010,102429276,https://github.com/jesse-pan/jpegencode.git,2017-09-05 03:24:18+00:00,jpeg on fpga,jesse-pan/jpegencode,Verilog,jpegencode,166,2,2023-12-12 11:16:12+00:00,0
4011,102943389,https://github.com/AnjanaSenanayake/Processor.git,2017-09-09 09:30:04+00:00,An implementation of a processor with basic components coded in verilog,AnjanaSenanayake/Processor,Verilog,Processor,7,2,2023-05-29 19:02:03+00:00,2
4012,100299852,https://github.com/alifahmed/conquest.git,2017-08-14 18:56:15+00:00,A concolic testing framework for directed test generation at RTL,alifahmed/conquest,Verilog,conquest,53801,2,2023-12-01 17:59:26+00:00,2
4013,99639729,https://github.com/linjin1130/8t8r.git,2017-08-08 02:13:54+00:00,8通道AD/DA接口,linjin1130/8t8r,Verilog,8t8r,57,1,2022-10-12 08:51:41+00:00,0
4014,97891398,https://github.com/hoki87/FFT.git,2017-07-21 01:10:18+00:00,Evaluate FFT IP core from Altera and Xilinx,hoki87/FFT,Verilog,FFT,18088,1,2020-06-30 09:14:57+00:00,0
4015,98047436,https://github.com/VitorCBSB/circuito-genetico.git,2017-07-22 17:32:26+00:00,,VitorCBSB/circuito-genetico,Verilog,circuito-genetico,85816,1,2019-09-06 06:48:58+00:00,0
4016,103253018,https://github.com/DavidYQY/Electronic-design-project.git,2017-09-12 09:50:16+00:00,Small semester in Tsinghua 2017/9/12,DavidYQY/Electronic-design-project,Verilog,Electronic-design-project,4951,1,2017-09-12 11:03:58+00:00,0
4017,101117340,https://github.com/anjianfeng/VerilogMIPS-multicycle-uart.git,2017-08-22 23:46:41+00:00,A multicycle MIPS  processor for teaching.,anjianfeng/VerilogMIPS-multicycle-uart,Verilog,VerilogMIPS-multicycle-uart,1544,1,2023-05-08 17:17:57+00:00,0
4018,103268586,https://github.com/QiaoYiLing/Computer_Architecture.git,2017-09-12 12:36:39+00:00,,QiaoYiLing/Computer_Architecture,Verilog,Computer_Architecture,110,1,2018-12-12 13:01:55+00:00,0
4019,104105643,https://github.com/lcparadaa/Digital-II.git,2017-09-19 17:24:54+00:00,,lcparadaa/Digital-II,Verilog,Digital-II,5194,1,2020-10-15 03:58:17+00:00,0
4020,97677259,https://github.com/satputeaditya/Bidding-logic-arbiter.git,2017-07-19 05:45:25+00:00,Bidding logic arbiter for fairness of Bandwidth allocation,satputeaditya/Bidding-logic-arbiter,Verilog,Bidding-logic-arbiter,11,1,2019-11-27 15:48:05+00:00,0
4021,101126364,https://github.com/youren18/mipscpu.git,2017-08-23 02:03:32+00:00,just try,youren18/mipscpu,Verilog,mipscpu,845,1,2019-02-20 00:29:01+00:00,0
4022,97770355,https://github.com/rosangela-shigenari/RISC-32-bits-Processor.git,2017-07-19 23:39:14+00:00,"processor based in 32-bit MIPS, including 45 instructions.",rosangela-shigenari/RISC-32-bits-Processor,Verilog,RISC-32-bits-Processor,5999,1,2021-10-17 05:57:28+00:00,0
4023,102237849,https://github.com/no131614/CPEN-211-Simple-RISC-Machine.git,2017-09-03 03:08:14+00:00,,no131614/CPEN-211-Simple-RISC-Machine,Verilog,CPEN-211-Simple-RISC-Machine,489,1,2018-10-15 00:50:45+00:00,0
4024,102696540,https://github.com/Juice930/HardwareDescriptionL.git,2017-09-07 05:47:53+00:00,,Juice930/HardwareDescriptionL,Verilog,HardwareDescriptionL,18,1,2022-05-03 23:19:52+00:00,0
4025,102478914,https://github.com/algrodriguezrol/Game.git,2017-09-05 12:32:42+00:00,,algrodriguezrol/Game,Verilog,Game,19946,1,2018-06-29 08:17:14+00:00,0
4026,103681655,https://github.com/bestbeet/Simple_Music_Box_FPGA_Lab.git,2017-09-15 17:05:58+00:00,,bestbeet/Simple_Music_Box_FPGA_Lab,Verilog,Simple_Music_Box_FPGA_Lab,72,1,2018-04-15 19:18:35+00:00,0
4027,103887673,https://github.com/wivill/proyecto_digitales_2.git,2017-09-18 03:36:51+00:00,,wivill/proyecto_digitales_2,Verilog,proyecto_digitales_2,31,1,2017-09-24 19:12:41+00:00,0
4028,102242345,https://github.com/MyWorkShop/risc-vec.git,2017-09-03 05:03:09+00:00,A risc based process unit supporting vector,MyWorkShop/risc-vec,Verilog,risc-vec,17,1,2019-10-10 15:40:00+00:00,1
4029,97626019,https://github.com/ravikiranb1993/AES_Veloce.git,2017-07-18 17:31:49+00:00,,ravikiranb1993/AES_Veloce,Verilog,AES_Veloce,5040,1,2018-07-11 04:29:44+00:00,0
4030,98423564,https://github.com/aalind45/PS2-Keyboard.git,2017-07-26 13:03:53+00:00,Introduction to ps2 protocol,aalind45/PS2-Keyboard,Verilog,PS2-Keyboard,3,1,2023-12-24 08:56:16+00:00,0
4031,102185146,https://github.com/DexterZ7/Flip-Flops.git,2017-09-02 09:04:44+00:00,Source code for syncronous and a-syncronous Flip Flops along with test files.,DexterZ7/Flip-Flops,Verilog,Flip-Flops,9,1,2020-06-18 09:39:26+00:00,0
4032,102444407,https://github.com/jojo23333/Elevator.git,2017-09-05 06:44:08+00:00,,jojo23333/Elevator,Verilog,Elevator,103782,1,2024-10-12 15:29:59+00:00,0
4033,98333912,https://github.com/manishshakya/osnt-sume-camp2017.git,2017-07-25 17:43:42+00:00,,manishshakya/osnt-sume-camp2017,Verilog,osnt-sume-camp2017,29925,1,2019-08-03 23:40:13+00:00,2
4034,101829695,https://github.com/ChoretLonger/c4vga-flir.git,2017-08-30 02:44:04+00:00,flir on cyclone,ChoretLonger/c4vga-flir,Verilog,c4vga-flir,8,1,2018-02-02 11:59:42+00:00,0
4035,99969746,https://github.com/AnuSiriyal/Content-Addressable-Memory-Design-and-Simulation.git,2017-08-10 22:29:58+00:00,Designed and simulated a CAM for storing data in memory and searching for data implemented using LRU replacement method to keep track of locations for new data coming in.,AnuSiriyal/Content-Addressable-Memory-Design-and-Simulation,Verilog,Content-Addressable-Memory-Design-and-Simulation,2,1,2024-09-09 09:35:26+00:00,0
4036,96505026,https://github.com/craigjb/gameslab-hw.git,2017-07-07 06:10:07+00:00,,craigjb/gameslab-hw,Verilog,gameslab-hw,49216,1,2020-01-29 19:35:32+00:00,0
4037,104029892,https://github.com/bestbeet/Digital_Assignment.git,2017-09-19 05:19:56+00:00,,bestbeet/Digital_Assignment,Verilog,Digital_Assignment,533,1,2018-04-15 19:18:18+00:00,0
4038,103660670,https://github.com/karci222/Design-of-digital-systems.git,2017-09-15 13:31:57+00:00,,karci222/Design-of-digital-systems,Verilog,Design-of-digital-systems,1492,1,2017-10-01 15:06:13+00:00,0
4039,98596700,https://github.com/akatla/PDP.git,2017-07-28 01:57:29+00:00,PDP-11,akatla/PDP,Verilog,PDP,218,1,2023-12-09 13:57:16+00:00,0
4040,99676448,https://github.com/symplex/shd.git,2017-08-08 09:39:37+00:00,Symplex Hardware Driver,symplex/shd,Verilog,shd,39297,1,2018-02-10 13:56:20+00:00,1
4041,101258315,https://github.com/victorrenop/MIPS-Single-Cycle-in-Verilog.git,2017-08-24 05:44:02+00:00,A Verilog implementation of a MIPS single cycle processor,victorrenop/MIPS-Single-Cycle-in-Verilog,Verilog,MIPS-Single-Cycle-in-Verilog,9711,1,2022-12-08 23:51:02+00:00,2
4042,97333023,https://github.com/obiwanus/mips-single-cycle.git,2017-07-15 17:55:14+00:00,A single cycle MIPS-like CPU in Verilog,obiwanus/mips-single-cycle,Verilog,mips-single-cycle,885,1,2021-04-17 13:19:22+00:00,1
4043,103352916,https://github.com/judyqiu1996/stick-figure-fighting-game.git,2017-09-13 04:23:49+00:00,,judyqiu1996/stick-figure-fighting-game,Verilog,stick-figure-fighting-game,60162,1,2017-09-14 02:08:35+00:00,0
4044,101280727,https://github.com/Shivankit-Gaind/Computer-Architecture-Lab-Solutions.git,2017-08-24 09:59:33+00:00,This repository contains the solutions to the labsheets of the course Computer Architecture in BITS Pilani. All the codes are written in Verilog.,Shivankit-Gaind/Computer-Architecture-Lab-Solutions,Verilog,Computer-Architecture-Lab-Solutions,1818,1,2023-11-20 16:58:26+00:00,1
4045,100638278,https://github.com/rifam/sistemas.git,2017-08-17 19:30:05+00:00,trabalhos aulas sistemas,rifam/sistemas,Verilog,sistemas,2,1,2023-03-09 04:05:23+00:00,0
4046,100918256,https://github.com/marject/CAN_bus.git,2017-08-21 06:05:09+00:00,,marject/CAN_bus,Verilog,CAN_bus,4870,1,2018-01-13 03:12:50+00:00,0
4047,98973664,https://github.com/miet-riscv-workgroup/urv_core.git,2017-08-01 07:38:31+00:00,,miet-riscv-workgroup/urv_core,Verilog,urv_core,41,1,2017-09-27 04:25:59+00:00,0
4048,103207465,https://github.com/winsonbook/new_393import.git,2017-09-12 01:39:20+00:00,,winsonbook/new_393import,Verilog,new_393import,95740,1,2022-06-14 19:47:41+00:00,0
4049,103195113,https://github.com/JosephMart/ECEN-350.git,2017-09-11 22:38:21+00:00,,JosephMart/ECEN-350,Verilog,ECEN-350,3254,1,2023-01-28 18:23:41+00:00,0
4050,102197798,https://github.com/AbdulRahmanAlHamali/polar-codes-scl-decoding-verilog.git,2017-09-02 13:17:49+00:00,,AbdulRahmanAlHamali/polar-codes-scl-decoding-verilog,Verilog,polar-codes-scl-decoding-verilog,1,1,2023-12-14 09:52:56+00:00,0
4051,99053005,https://github.com/shaddygarg/CSN-221.git,2017-08-01 23:56:38+00:00,,shaddygarg/CSN-221,Verilog,CSN-221,1661,1,2018-02-12 17:17:02+00:00,2
4052,100125373,https://github.com/guolinji/fcp.git,2017-08-12 16:47:00+00:00,,guolinji/fcp,Verilog,fcp,5011,1,2023-01-12 11:32:39+00:00,0
4053,102821975,https://github.com/franderg/CE-4301-Arqui1.git,2017-09-08 05:38:01+00:00,Arquitectura de procesador pipeline y compilador,franderg/CE-4301-Arqui1,Verilog,CE-4301-Arqui1,56857,1,2021-07-02 18:09:24+00:00,0
4054,101236968,https://github.com/harmandersihra/CMPE_140.git,2017-08-24 00:35:42+00:00,CMPE 140 Labs,harmandersihra/CMPE_140,Verilog,CMPE_140,18189,1,2020-02-10 05:03:43+00:00,1
4055,103559617,https://github.com/iExalt/HelloWorld.git,2017-09-14 17:06:57+00:00,"A simple ""Hello, World!"" style Verilog program for the DE0-Nano FPGA",iExalt/HelloWorld,Verilog,HelloWorld,6634,1,2017-12-04 19:54:12+00:00,0
4056,103728620,https://github.com/yuehniu/CNN.CompAcc.git,2017-09-16 05:49:19+00:00,CNN compression and acceleration with algorithms and hardware design,yuehniu/CNN.CompAcc,Verilog,CNN.CompAcc,6394,1,2020-06-20 02:45:58+00:00,0
4057,102120077,https://github.com/guolinji/my_fcp.git,2017-09-01 14:15:49+00:00,fcp,guolinji/my_fcp,Verilog,my_fcp,11373,1,2023-01-12 11:32:37+00:00,1
4058,102394571,https://github.com/paroque28/CoffeeMaker.git,2017-09-04 19:19:55+00:00,XILINX Nexys 3 based CoffeeMaker,paroque28/CoffeeMaker,Verilog,CoffeeMaker,211,1,2022-08-26 22:51:06+00:00,0
4059,104157744,https://github.com/PatIChu/VerilogBasics.git,2017-09-20 02:56:47+00:00,,PatIChu/VerilogBasics,Verilog,VerilogBasics,9,1,2019-10-30 13:23:00+00:00,0
4060,96549369,https://github.com/DAmesberger/dcmctrl.git,2017-07-07 15:01:06+00:00,PWM Motor controller,DAmesberger/dcmctrl,Verilog,dcmctrl,24,1,2023-03-23 06:19:01+00:00,0
4061,97741313,https://github.com/Roboy/roboy_de0_nano_soc.git,2017-07-19 17:02:22+00:00,golden hardware reference design,Roboy/roboy_de0_nano_soc,Verilog,roboy_de0_nano_soc,1034,1,2021-09-22 06:36:26+00:00,0
4062,101028657,https://github.com/d3vnu1l/32-Bit-Verilog-CPU.git,2017-08-22 06:23:47+00:00,A 32-bit CPU with functional ALU. Created using Vivado.,d3vnu1l/32-Bit-Verilog-CPU,Verilog,32-Bit-Verilog-CPU,282,1,2018-03-22 18:07:38+00:00,0
4063,103710942,https://github.com/ShivaSandesh/M152A-Introductory-Digital-Design-Laboratory-.git,2017-09-15 23:59:50+00:00,"Verilog Programming. Four major projects implementing major hardware components using field-programmable gate array (FPGA). Devices implemented includes such as clock dividers, stopwatches, and displys.  We also implemented classic Ping Pong Game, where we used VGA for the display and FPGA for the number crunching and doing all the required calculations for the position of the ball, speed, number of lives and score. There were number of twists added to the game to make it more interesting such as variable increase in the speed depending upon the wall the ball hits. To increase the level of difficulty of the game we increased the number of balls when the score passed 10 in the current life.  Collaborator  : SHIVA SANDESH, JUNYOUNG KIM and BRANDON TAI.  ",ShivaSandesh/M152A-Introductory-Digital-Design-Laboratory-,Verilog,M152A-Introductory-Digital-Design-Laboratory-,3966,1,2018-04-17 14:35:47+00:00,0
4064,99361598,https://github.com/taki-d/fpga-learning.git,2017-08-04 16:34:34+00:00,,taki-d/fpga-learning,Verilog,fpga-learning,11,1,2017-08-06 01:06:43+00:00,0
4065,98490471,https://github.com/riscveval/Ridecore.git,2017-07-27 03:36:11+00:00,,riscveval/Ridecore,Verilog,Ridecore,733,1,2020-06-24 22:45:28+00:00,0
4066,96846681,https://github.com/zzxxddasic/xil_lvds_tx.git,2017-07-11 03:28:03+00:00,,zzxxddasic/xil_lvds_tx,Verilog,xil_lvds_tx,36120,1,2024-08-24 15:03:40+00:00,0
4067,101169946,https://github.com/jpakkane/lm32.git,2017-08-23 10:53:22+00:00,Experiment in compiling lm32 with Meson,jpakkane/lm32,Verilog,lm32,207,1,2024-08-29 06:32:01+00:00,0
4068,98489798,https://github.com/riscveval/ORCA.git,2017-07-27 03:27:43+00:00,,riscveval/ORCA,Verilog,ORCA,893,1,2024-06-14 21:08:51+00:00,1
4069,97294913,https://github.com/tanyuqian/mips_cpu.git,2017-07-15 05:41:58+00:00,,tanyuqian/mips_cpu,Verilog,mips_cpu,893,1,2024-10-21 08:18:06+00:00,0
4070,99092300,https://github.com/jacky821122/CAD2017_D.git,2017-08-02 08:31:59+00:00,Cad contest 2017 Problem D,jacky821122/CAD2017_D,Verilog,CAD2017_D,7454,1,2021-04-14 16:03:13+00:00,0
4071,99259512,https://github.com/dakata12345/CPU.git,2017-08-03 17:41:15+00:00,,dakata12345/CPU,Verilog,CPU,2,1,2017-08-03 17:45:06+00:00,0
4072,97893524,https://github.com/winsonbook/image_open_source.git,2017-07-21 01:39:47+00:00,,winsonbook/image_open_source,Verilog,image_open_source,54290,1,2022-06-14 19:47:53+00:00,0
4073,98620056,https://github.com/hbelatikar/16BitALU.git,2017-07-28 07:09:15+00:00,16 Bit ALU with Reversible Logic Gates,hbelatikar/16BitALU,Verilog,16BitALU,16,1,2020-09-24 06:49:15+00:00,1
4074,101548714,https://github.com/Bilalkhanten/Verilog-Sets.git,2017-08-27 11:46:50+00:00,"Counters , Flip Flops, Adders, Arrays and their behaviroural models plus dataflows,",Bilalkhanten/Verilog-Sets,Verilog,Verilog-Sets,24,1,2017-08-27 11:59:20+00:00,0
4075,98868660,https://github.com/JulianKaeuser/HDLLab.git,2017-07-31 08:52:56+00:00,,JulianKaeuser/HDLLab,Verilog,HDLLab,78316,1,2018-01-15 19:21:07+00:00,1
4076,101678679,https://github.com/RMH286/ECE-3400-fa-2017-Team-2.git,2017-08-28 19:15:25+00:00,,RMH286/ECE-3400-fa-2017-Team-2,Verilog,ECE-3400-fa-2017-Team-2,149958,1,2017-12-04 13:01:00+00:00,0
4077,100554922,https://github.com/FPGA1988/My_RTL_Module.git,2017-08-17 02:56:51+00:00,"This repository is for my own common little core,such as reset clock fifo ram and so on.",FPGA1988/My_RTL_Module,Verilog,My_RTL_Module,15,1,2019-05-06 11:30:17+00:00,1
4078,97453513,https://github.com/1847123212/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS.git,2017-07-17 08:32:18+00:00,,1847123212/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS,Verilog,High-Speed-FPGA-based-Data-Acquisition-System-100MSPS,26160,1,2024-09-14 07:33:34+00:00,15
4079,97670474,https://github.com/DC123456789/BouncyBall.git,2017-07-19 03:51:09+00:00,,DC123456789/BouncyBall,Verilog,BouncyBall,21062,1,2024-08-27 10:49:26+00:00,0
4080,99468692,https://github.com/LebranceBW/FreqMeasure_FPGA.git,2017-08-06 06:30:20+00:00,,LebranceBW/FreqMeasure_FPGA,Verilog,FreqMeasure_FPGA,94,1,2020-06-10 15:21:53+00:00,0
4081,99973910,https://github.com/jamespan0/gameandwatch.git,2017-08-10 23:53:17+00:00,ECE241 Design Project using Verilog HDL. Collection of games similar to the Game and Watch series by Nintendo.,jamespan0/gameandwatch,Verilog,gameandwatch,2197,1,2019-05-30 00:57:48+00:00,2
4082,101532217,https://github.com/jermesLee/ZX0015A-FPGA-icore3-signal-power.git,2017-08-27 05:35:14+00:00,三相方波电源FPGA驱动代码，测试程序,jermesLee/ZX0015A-FPGA-icore3-signal-power,Verilog,ZX0015A-FPGA-icore3-signal-power,8649,1,2019-12-22 04:57:32+00:00,0
4083,97479045,https://github.com/zhujingyang520/LRAHash.git,2017-07-17 13:25:03+00:00,,zhujingyang520/LRAHash,Verilog,LRAHash,106,1,2023-02-18 04:43:46+00:00,0
4084,96648113,https://github.com/pseuuuuu/ADC-Non-linearity-Correction-Engine.git,2017-07-08 22:45:52+00:00,UCLA_EE M216A_FALL 2016_Project,pseuuuuu/ADC-Non-linearity-Correction-Engine,Verilog,ADC-Non-linearity-Correction-Engine,1456,1,2022-05-06 12:26:00+00:00,0
4085,100152754,https://github.com/kamat900/FreeAHB.git,2017-08-13 04:00:05+00:00,AHB Master,kamat900/FreeAHB,Verilog,FreeAHB,1166,1,2024-09-28 05:50:21+00:00,0
4086,104101057,https://github.com/AloriumTechnology/XLR8Quadrature.git,2017-09-19 16:40:48+00:00,,AloriumTechnology/XLR8Quadrature,Verilog,XLR8Quadrature,50,1,2024-10-12 03:36:00+00:00,0
4087,103378511,https://github.com/merlionfire/fractal-fpga.git,2017-09-13 09:10:11+00:00,A Mandelbrot set fractal accelerator implemented on Xilinx Spartan-3AN board with VGA display and zooming in by mouse,merlionfire/fractal-fpga,Verilog,fractal-fpga,2422,1,2023-04-29 03:13:27+00:00,0
4088,97844873,https://github.com/qiusuor/HIT-computer-design-cpu-verilog.git,2017-07-20 14:26:48+00:00,,qiusuor/HIT-computer-design-cpu-verilog,Verilog,HIT-computer-design-cpu-verilog,9,1,2019-07-10 06:55:13+00:00,0
4089,103201525,https://github.com/estelavilasboas/Sistemas-Digitais.git,2017-09-12 00:21:08+00:00,,estelavilasboas/Sistemas-Digitais,Verilog,Sistemas-Digitais,13,1,2019-10-05 20:55:21+00:00,0
4090,96964081,https://github.com/vakstrayed/Processador_Nano_Mips.git,2017-07-12 04:08:09+00:00,Processador Nano Mips - Completo - Verilog,vakstrayed/Processador_Nano_Mips,Verilog,Processador_Nano_Mips,8810,1,2019-06-28 21:42:34+00:00,0
4091,102947356,https://github.com/AnjanaSenanayake/ALU.git,2017-09-09 10:30:12+00:00,4 bit ALU in verilog,AnjanaSenanayake/ALU,Verilog,ALU,2,1,2024-01-05 14:09:40+00:00,0
4092,102009726,https://github.com/105C/IDH-CAN.git,2017-08-31 14:30:42+00:00,"This is a special CAN controller, the feature is to achieve ID hopping in CAN bus",105C/IDH-CAN,Verilog,IDH-CAN,78,1,2021-01-22 16:40:22+00:00,0
4093,96738135,https://github.com/keiyaharada/cpu_6puzzle.git,2017-07-10 05:12:55+00:00,,keiyaharada/cpu_6puzzle,Verilog,cpu_6puzzle,49,1,2018-07-19 11:47:11+00:00,1
4094,103798858,https://github.com/alvaradon2014/Verilog.git,2017-09-17 02:56:58+00:00,Projects and assignments written in Verilog,alvaradon2014/Verilog,Verilog,Verilog,15,1,2022-05-23 00:54:34+00:00,0
4095,102804829,https://github.com/cnshijin/zt20hd_z7pl.git,2017-09-08 01:54:17+00:00,"Z-Turn HDMI output vivado project, based on version 2015.4",cnshijin/zt20hd_z7pl,Verilog,zt20hd_z7pl,1920,1,2017-09-30 01:33:31+00:00,0
4096,100560261,https://github.com/david810113/adaptive-filter.git,2017-08-17 04:08:41+00:00,,david810113/adaptive-filter,Verilog,adaptive-filter,13,1,2022-12-03 07:30:36+00:00,0
4097,98330129,https://github.com/lucasasselli/or1200-onchip-obfuscator.git,2017-07-25 16:58:08+00:00,"This project is a modified verison of the OpenRISC 1200 open-source processor, designed to estimate the feasibility of using an On-Chip Software Obfuscator to reduce the controllability over software activated Hardware Trojans.",lucasasselli/or1200-onchip-obfuscator,Verilog,or1200-onchip-obfuscator,8269,1,2023-11-17 09:30:21+00:00,2
4098,103681433,https://github.com/bestbeet/Keypad_FPGA_Lab.git,2017-09-15 17:03:12+00:00,,bestbeet/Keypad_FPGA_Lab,Verilog,Keypad_FPGA_Lab,67,1,2018-04-15 19:18:42+00:00,0
4099,99328078,https://github.com/aroerina/Stereo_spectol_analyzer.git,2017-08-04 09:36:17+00:00,a,aroerina/Stereo_spectol_analyzer,Verilog,Stereo_spectol_analyzer,3720,1,2019-05-05 06:47:16+00:00,0
4100,100752617,https://github.com/harshaone94/fp_32.git,2017-08-18 21:49:11+00:00,verilog RTL code to add and multiply 32 bit numbers,harshaone94/fp_32,Verilog,fp_32,6,1,2019-12-26 16:24:52+00:00,0
4101,97891657,https://github.com/hoki87/Cordic.git,2017-07-21 01:13:59+00:00,Optimize cordic code from  altera,hoki87/Cordic,Verilog,Cordic,2775,1,2019-08-21 19:20:30+00:00,0
4102,101682490,https://github.com/pereiraoc/lapsi_adv7511_wrapper.git,2017-08-28 19:59:26+00:00,,pereiraoc/lapsi_adv7511_wrapper,Verilog,lapsi_adv7511_wrapper,5,1,2018-05-30 08:35:11+00:00,0
4103,99544345,https://github.com/zhuzhzh/ctba.git,2017-08-07 06:29:14+00:00,"SV gets the config from C, and sends the result to C",zhuzhzh/ctba,Verilog,ctba,5,1,2023-04-08 15:40:22+00:00,0
4104,104053853,https://github.com/BlackDragonF/DigitalCircultCurriculumDesign.git,2017-09-19 09:19:06+00:00,A vending machine controller written in Verilog.,BlackDragonF/DigitalCircultCurriculumDesign,Verilog,DigitalCircultCurriculumDesign,5,1,2018-08-31 01:51:43+00:00,0
4105,103781308,https://github.com/sofifon/PHY-PCIenUSB.git,2017-09-16 20:18:57+00:00,,sofifon/PHY-PCIenUSB,Verilog,PHY-PCIenUSB,1756,1,2022-05-24 09:32:13+00:00,0
4106,101423580,https://github.com/SamuelGong/Klotski.git,2017-08-25 16:45:27+00:00,A Chinese Klotski game played on Xilinx FPGA,SamuelGong/Klotski,Verilog,Klotski,32846,1,2023-11-23 06:21:05+00:00,0
4107,98916810,https://github.com/lnls-dig/infra-cores.git,2017-07-31 18:20:19+00:00,Repository containing infrastructure cores for gateware development,lnls-dig/infra-cores,Verilog,infra-cores,6600,1,2024-08-30 18:42:53+00:00,2
4108,104814568,https://github.com/nvdla/hw.git,2017-09-26 00:08:46+00:00,"RTL, Cmodel, and testbench for NVDLA",nvdla/hw,Verilog,hw,20795,1737,2024-10-29 00:57:12+00:00,568
4109,106536763,https://github.com/ufrisk/pcileech-fpga.git,2017-10-11 09:56:30+00:00,FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software,ufrisk/pcileech-fpga,Verilog,pcileech-fpga,6619,871,2024-10-28 03:21:38+00:00,191
4110,105617762,https://github.com/AniketBadhan/Convolutional-Neural-Network.git,2017-10-03 05:35:20+00:00,Implementation of CNN using Verilog,AniketBadhan/Convolutional-Neural-Network,Verilog,Convolutional-Neural-Network,1393,182,2024-10-15 08:24:27+00:00,77
4111,111393021,https://github.com/taoyilee/clacc.git,2017-11-20 10:03:54+00:00,Deep Learning Accelerator (Convolution Neural Networks),taoyilee/clacc,Verilog,clacc,970,164,2024-10-23 11:42:08+00:00,58
4112,108652538,https://github.com/mhyousefi/MIPS-pipeline-processor.git,2017-10-28 13:44:01+00:00,A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding,mhyousefi/MIPS-pipeline-processor,Verilog,MIPS-pipeline-processor,1612,149,2024-10-21 17:12:39+00:00,33
4113,110644031,https://github.com/z4yx/NaiveMIPS-HDL.git,2017-11-14 05:17:43+00:00,Naïve MIPS32 SoC implementation,z4yx/NaiveMIPS-HDL,Verilog,NaiveMIPS-HDL,311954,113,2024-10-04 13:39:07+00:00,35
4114,112885573,https://github.com/MiSTer-devel/Gameboy_MiSTer.git,2017-12-02 23:34:57+00:00,Gameboy for MiSTer,MiSTer-devel/Gameboy_MiSTer,Verilog,Gameboy_MiSTer,69520,104,2024-10-26 07:47:20+00:00,48
4115,107029137,https://github.com/juanmard/screen-pong.git,2017-10-15 16:30:50+00:00,Pong game in a FPGA.,juanmard/screen-pong,Verilog,screen-pong,57196,94,2024-09-06 19:58:07+00:00,15
4116,105467217,https://github.com/aiminickwong/H264.git,2017-10-01 19:13:04+00:00,H264视频解码verilog实现,aiminickwong/H264,Verilog,H264,557,77,2024-10-13 12:02:14+00:00,38
4117,106330868,https://github.com/trcwm/Speech256.git,2017-10-09 20:16:30+00:00,An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.,trcwm/Speech256,Verilog,Speech256,185,71,2024-09-18 08:14:20+00:00,16
4118,107298309,https://github.com/CoreyChen922/sata3_host_controller.git,2017-10-17 16:53:44+00:00,It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.,CoreyChen922/sata3_host_controller,Verilog,sata3_host_controller,1094,61,2024-09-26 07:32:44+00:00,46
4119,109394014,https://github.com/sergicuen/collection-iPxs.git,2017-11-03 12:40:16+00:00,Icestudio Pixel Stream collection,sergicuen/collection-iPxs,Verilog,collection-iPxs,17390,53,2023-11-17 17:54:05+00:00,3
4120,112176817,https://github.com/manish-kj/Posit-HDL-Arithmetic.git,2017-11-27 09:39:16+00:00,Universal number Posit HDL Arithmetic Architecture generator,manish-kj/Posit-HDL-Arithmetic,Verilog,Posit-HDL-Arithmetic,1085,52,2024-10-28 09:09:03+00:00,12
4121,105240209,https://github.com/www-asics-ws/usb2_dev.git,2017-09-29 06:56:45+00:00,USB 2.0 Device IP Core,www-asics-ws/usb2_dev,Verilog,usb2_dev,203,51,2024-10-26 11:07:57+00:00,25
4122,105269489,https://github.com/ivanvig/2dconv-FPGA.git,2017-09-29 12:25:59+00:00,A 2D convolution hardware implementation written in Verilog,ivanvig/2dconv-FPGA,Verilog,2dconv-FPGA,169217,42,2024-09-24 02:28:02+00:00,16
4123,107828527,https://github.com/MiSTer-devel/MacPlus_MiSTer.git,2017-10-22 01:26:24+00:00,Macintosh Plus for MiSTer,MiSTer-devel/MacPlus_MiSTer,Verilog,MacPlus_MiSTer,13019,40,2024-10-06 11:40:31+00:00,17
4124,110313671,https://github.com/jiaowushuang/fpga_cmos_design.git,2017-11-11 03:09:09+00:00,这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西,jiaowushuang/fpga_cmos_design,Verilog,fpga_cmos_design,74529,31,2024-10-04 02:29:05+00:00,16
4125,105290229,https://github.com/wincle626/HLS_Legup.git,2017-09-29 15:48:35+00:00,,wincle626/HLS_Legup,Verilog,HLS_Legup,111204,26,2024-10-17 11:30:54+00:00,19
4126,107041054,https://github.com/MiSTer-devel/Archie_MiSTer.git,2017-10-15 19:11:56+00:00,Acorn Archimedes for MiSTer,MiSTer-devel/Archie_MiSTer,Verilog,Archie_MiSTer,23221,25,2024-10-02 04:40:04+00:00,16
4127,107944842,https://github.com/kuladeepsaireddy/OpenNoc.git,2017-10-23 07:10:43+00:00,,kuladeepsaireddy/OpenNoc,Verilog,OpenNoc,88228,25,2024-10-19 22:21:31+00:00,7
4128,106167769,https://github.com/MatejGomboc/Verilog-I2S-Transciever.git,2017-10-08 10:28:18+00:00,I2S transciever implemented in Verilog HDL,MatejGomboc/Verilog-I2S-Transciever,Verilog,Verilog-I2S-Transciever,79,25,2024-10-15 23:27:07+00:00,9
4129,111573184,https://github.com/Johnny-Zou/FPGA-Mnist.git,2017-11-21 16:23:18+00:00,Hand written number classification done in hardware (De1-SoC board) using neural networks,Johnny-Zou/FPGA-Mnist,Verilog,FPGA-Mnist,52078,24,2024-07-30 10:34:23+00:00,8
4130,110073365,https://github.com/MiSTer-devel/Arcade-Pacman_MiSTer.git,2017-11-09 05:52:32+00:00,Arcade: Pacman for MiSTer,MiSTer-devel/Arcade-Pacman_MiSTer,Verilog,Arcade-Pacman_MiSTer,21403,23,2024-10-07 04:45:08+00:00,22
4131,110151336,https://github.com/MIPSfpga/digital-design-lab-manual.git,2017-11-09 18:26:21+00:00,Digital Design Labs,MIPSfpga/digital-design-lab-manual,Verilog,digital-design-lab-manual,44928,23,2024-07-15 14:48:19+00:00,18
4132,111291704,https://github.com/daveshah1/up5k-demos.git,2017-11-19 12:11:41+00:00,ice40 UltraPlus demos,daveshah1/up5k-demos,Verilog,up5k-demos,179,23,2023-10-10 07:06:33+00:00,18
4133,108306876,https://github.com/cliffordwolf/bextdep.git,2017-10-25 18:06:32+00:00,Reference Hardware Implementations of Bit Extract/Deposit Instructions,cliffordwolf/bextdep,Verilog,bextdep,34,22,2024-09-16 18:28:24+00:00,5
4134,106209755,https://github.com/TheMozg/spi-amba-simulation.git,2017-10-08 21:02:40+00:00,ITMO SystemC & Verilog assignments - AMBA AHB and SPI,TheMozg/spi-amba-simulation,Verilog,spi-amba-simulation,8330,21,2024-10-26 05:09:33+00:00,9
4135,106319058,https://github.com/cr1901/spi_tb.git,2017-10-09 18:16:16+00:00,"CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys",cr1901/spi_tb,Verilog,spi_tb,173,21,2024-09-10 03:37:57+00:00,1
4136,108698528,https://github.com/hedgeberg/VerilogCommon.git,2017-10-29 02:15:17+00:00,A repo of basic Verilog/SystemVerilog modules useful in other circuits. ,hedgeberg/VerilogCommon,Verilog,VerilogCommon,11,20,2022-09-22 06:56:12+00:00,1
4137,107024205,https://github.com/neogeodev/FusionConverter.git,2017-10-15 15:26:44+00:00,Design files for the open-hardware NeoGeo MVS to AES converter,neogeodev/FusionConverter,Verilog,FusionConverter,813,20,2024-06-26 09:31:41+00:00,8
4138,111805740,https://github.com/siamumar/BIST_PUF_TRNG.git,2017-11-23 12:17:19+00:00,A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators,siamumar/BIST_PUF_TRNG,Verilog,BIST_PUF_TRNG,44244,20,2024-09-06 06:16:12+00:00,7
4139,111042295,https://github.com/hedgeberg/UART2NAND.git,2017-11-17 01:28:39+00:00,Interface for exposing raw NAND i/o over UART to enable pc-side modification.,hedgeberg/UART2NAND,Verilog,UART2NAND,22,20,2021-11-10 15:03:26+00:00,1
4140,111901713,https://github.com/siamumar/tinyAES.git,2017-11-24 09:42:06+00:00,,siamumar/tinyAES,Verilog,tinyAES,798,19,2024-08-18 20:16:45+00:00,8
4141,105239976,https://github.com/www-asics-ws/usb1_device.git,2017-09-29 06:54:06+00:00,USB 1.1 Device IP Core,www-asics-ws/usb1_device,Verilog,usb1_device,48,18,2024-05-07 07:10:13+00:00,10
4142,105179267,https://github.com/pengyuzhang/FreeRider.git,2017-09-28 17:35:27+00:00,,pengyuzhang/FreeRider,Verilog,FreeRider,22977,17,2024-05-11 06:36:11+00:00,4
4143,104667535,https://github.com/tinyfpga/TinyFPGA-SoC.git,2017-09-24 18:42:23+00:00,Opensource building blocks for TinyFPGA microcontrollers and retro computers.,tinyfpga/TinyFPGA-SoC,Verilog,TinyFPGA-SoC,18,17,2024-08-22 19:48:47+00:00,9
4144,104920854,https://github.com/pandeykartikey/RISCY-Processor.git,2017-09-26 18:06:55+00:00,A 32-bit RISC processor implementation in verilog,pandeykartikey/RISCY-Processor,Verilog,RISCY-Processor,259,17,2024-09-29 02:32:04+00:00,5
4145,105381086,https://github.com/nolancon/AES128.git,2017-09-30 15:53:05+00:00,C++ and Verilog to implement AES128 ,nolancon/AES128,Verilog,AES128,111081,16,2023-11-26 08:17:27+00:00,4
4146,105869704,https://github.com/google/bbcpu.git,2017-10-05 09:06:48+00:00,,google/bbcpu,Verilog,bbcpu,37,16,2024-10-25 12:32:40+00:00,11
4147,111812080,https://github.com/ZipCPU/videozip.git,2017-11-23 13:21:40+00:00,A ZipCPU SoC for the Nexys Video board supporting video functionality,ZipCPU/videozip,Verilog,videozip,9760,16,2024-10-07 02:59:57+00:00,1
4148,111804481,https://github.com/dqi/ed25519_fpga.git,2017-11-23 12:02:43+00:00,Exploring the Ed25519 (FPGA) design space.,dqi/ed25519_fpga,Verilog,ed25519_fpga,976,15,2023-11-14 07:17:36+00:00,6
4149,108216748,https://github.com/scluconn/LPN-based_PUF.git,2017-10-25 03:48:07+00:00,FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem. ,scluconn/LPN-based_PUF,Verilog,LPN-based_PUF,115,15,2024-01-29 01:17:13+00:00,10
4150,108328929,https://github.com/MiSTer-devel/PET2001_MiSTer.git,2017-10-25 21:38:26+00:00,Commodore PET for MiSTer,MiSTer-devel/PET2001_MiSTer,Verilog,PET2001_MiSTer,13890,14,2024-10-28 07:08:36+00:00,10
4151,107803116,https://github.com/hatimak/sigma.git,2017-10-21 17:56:06+00:00,,hatimak/sigma,Verilog,sigma,36723,14,2023-12-13 09:40:11+00:00,3
4152,107296998,https://github.com/CoreyChen922/sata_2_host_controller.git,2017-10-17 16:41:51+00:00,Sata 2 Host Controller for FPGA implementation,CoreyChen922/sata_2_host_controller,Verilog,sata_2_host_controller,161,13,2023-09-14 03:12:37+00:00,21
4153,109378024,https://github.com/zhongguanggong/ggz.git,2017-11-03 09:37:22+00:00,使用FPGA实现CNN模型,zhongguanggong/ggz,Verilog,ggz,65,13,2024-09-24 12:58:04+00:00,5
4154,108056120,https://github.com/MiSTer-devel/Arcade-Galaga_MiSTer.git,2017-10-24 00:23:42+00:00,Arcade: Galaga for MiSTer,MiSTer-devel/Arcade-Galaga_MiSTer,Verilog,Arcade-Galaga_MiSTer,17445,13,2024-08-13 02:09:41+00:00,17
4155,108645576,https://github.com/fengyulin1996/Verilog-DSP.git,2017-10-28 12:01:07+00:00,FIR，FFT based on Verilog,fengyulin1996/Verilog-DSP,Verilog,Verilog-DSP,30,13,2024-07-21 15:04:46+00:00,0
4156,111232951,https://github.com/sadeghriazi/MPCircuits.git,2017-11-18 19:28:04+00:00,Optimized Circuit Generation for Secure Multiparty Computation,sadeghriazi/MPCircuits,Verilog,MPCircuits,113942,12,2024-07-02 12:13:31+00:00,2
4157,112967454,https://github.com/bruce311/CSGO-fpga-Edition.git,2017-12-03 22:01:47+00:00,FPGA Verilog HDL design project (DE1-SoC),bruce311/CSGO-fpga-Edition,Verilog,CSGO-fpga-Edition,40937,12,2024-06-29 22:07:23+00:00,1
4158,109234459,https://github.com/vignesh-raghavan/AES128.git,2017-11-02 07:56:53+00:00,Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.,vignesh-raghavan/AES128,Verilog,AES128,168,12,2024-08-09 04:18:17+00:00,3
4159,111080073,https://github.com/YanB25/SingleCycleCPU.git,2017-11-17 08:46:09+00:00,计组实验课单周期CPU，基于MIPS指令集,YanB25/SingleCycleCPU,Verilog,SingleCycleCPU,547,11,2024-05-27 08:48:05+00:00,3
4160,111976815,https://github.com/linfenghuaster/Regex-FPGA.git,2017-11-25 04:39:10+00:00,Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.,linfenghuaster/Regex-FPGA,Verilog,Regex-FPGA,1850,11,2024-07-11 14:33:48+00:00,8
4161,109600679,https://github.com/Danishazmi29/Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code.git,2017-11-05 17:31:00+00:00,A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. There are many other use of FIFO also. FIFO uses a dual port memory and there will be two pointers to point read and write addresses. Here is a generalized block diagram of FIFO.,Danishazmi29/Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code,Verilog,Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code,113,11,2024-09-30 17:11:32+00:00,5
4162,106909244,https://github.com/ash-aldujaili/spatial-filter-hdl.git,2017-10-14 07:52:27+00:00,High Throughput Image Filters on FPGAs,ash-aldujaili/spatial-filter-hdl,Verilog,spatial-filter-hdl,1639,11,2023-11-11 03:34:14+00:00,3
4163,106124445,https://github.com/fusesoc/tiny-cores.git,2017-10-07 19:23:36+00:00,Collection of assorted small cores,fusesoc/tiny-cores,Verilog,tiny-cores,10,11,2024-04-16 08:40:33+00:00,3
4164,104394975,https://github.com/DTV96Calibre/pipelined-mips.git,2017-09-21 20:21:36+00:00,A Verilog implementation of a pipelined MIPS processor,DTV96Calibre/pipelined-mips,Verilog,pipelined-mips,638,10,2024-09-28 14:45:30+00:00,1
4165,105239451,https://github.com/www-asics-ws/wb_conmax.git,2017-09-29 06:48:19+00:00,WISHBONE Interconnect,www-asics-ws/wb_conmax,Verilog,wb_conmax,106,10,2024-09-20 07:42:14+00:00,5
4166,111433415,https://github.com/jjchico/curso-verilog.v.git,2017-11-20 16:12:27+00:00,,jjchico/curso-verilog.v,Verilog,curso-verilog.v,116,10,2023-01-28 20:35:40+00:00,3
4167,107660616,https://github.com/egk696/EDAC_SDRAM_Controller.git,2017-10-20 09:43:09+00:00,Mitigating Single-Event Upsets in COTS SDRAM using an EDAC SDRAM Controller,egk696/EDAC_SDRAM_Controller,Verilog,EDAC_SDRAM_Controller,99017,9,2023-10-06 08:19:44+00:00,2
4168,111499712,https://github.com/jhol/otl-icoboard-pmodoledrgb-demo.git,2017-11-21 04:34:58+00:00,A demo project that uses the IcoBoard to render graphics on a PmodOLEDrgb display,jhol/otl-icoboard-pmodoledrgb-demo,Verilog,otl-icoboard-pmodoledrgb-demo,347,8,2021-02-19 14:45:10+00:00,4
4169,112363962,https://github.com/mohamedel3attar/Mips-Pipeline-Verilog-Design.git,2017-11-28 17:02:00+00:00,,mohamedel3attar/Mips-Pipeline-Verilog-Design,Verilog,Mips-Pipeline-Verilog-Design,3480,8,2023-11-16 08:37:18+00:00,10
4170,111973973,https://github.com/ChrisPVille/VGA-CharGen.git,2017-11-25 03:38:19+00:00,Pipelined VGA text/character generator controller in Verilog,ChrisPVille/VGA-CharGen,Verilog,VGA-CharGen,948,8,2024-01-05 12:42:11+00:00,0
4171,106408053,https://github.com/hoglet67/Papilio_One_OLS.git,2017-10-10 11:26:03+00:00,"Open Bench Logic Sniffer (Demon Core, Verilog) (3.08 with edge triggers)",hoglet67/Papilio_One_OLS,Verilog,Papilio_One_OLS,93,8,2023-10-06 01:26:35+00:00,2
4172,105808202,https://github.com/ZipCPU/autofpga-demo.git,2017-10-04 19:16:03+00:00,A demonstration of how AutoFPGA can compose a design from simple components,ZipCPU/autofpga-demo,Verilog,autofpga-demo,190,8,2024-07-20 04:30:04+00:00,2
4173,105227305,https://github.com/EasonIp/Filter_FPGAwithMATLAB.git,2017-09-29 03:47:16+00:00,Filter_FPGAwithMATLAB,EasonIp/Filter_FPGAwithMATLAB,Verilog,Filter_FPGAwithMATLAB,42992,7,2024-06-13 13:48:34+00:00,1
4174,108421966,https://github.com/ianhan/barconx4.git,2017-10-26 14:23:12+00:00,Community source code (HDL and otherwise) for driving the Barco NX-4 LED Tile Module,ianhan/barconx4,Verilog,barconx4,18,7,2023-08-26 00:39:43+00:00,0
4175,111258339,https://github.com/HoshinoTouko/MonocycleCPU_MIPS.git,2017-11-19 02:37:19+00:00,,HoshinoTouko/MonocycleCPU_MIPS,Verilog,MonocycleCPU_MIPS,4043,6,2020-08-10 00:46:14+00:00,0
4176,110156887,https://github.com/delhatch/Pure_Mandel.git,2017-11-09 19:24:34+00:00,"FPGA paramatized mandelbrot generator. I have tested instantiating 4, 8, and 12 calculating engines. It has a built-in VGA controller (at 640x480) with internal dual-port RAM as the frame buffer. With 4 engines it runs at 100 MHz (5 frames/sec). With 12 engines, at 112 MHz, it hits 20.5 frames/sec.",delhatch/Pure_Mandel,Verilog,Pure_Mandel,40532,6,2023-07-16 23:35:46+00:00,2
4177,110458775,https://github.com/RealDigitalOrg/VivadoIP.git,2017-11-12 18:40:55+00:00,Real Digital Vivado IP Library,RealDigitalOrg/VivadoIP,Verilog,VivadoIP,199,6,2023-12-10 15:56:55+00:00,5
4178,111002506,https://github.com/DOOKNET/Pingpang_RAM.git,2017-11-16 17:38:38+00:00,use RAM(true Dual-RAM) to Pingpang,DOOKNET/Pingpang_RAM,Verilog,Pingpang_RAM,17060,6,2023-12-05 06:17:22+00:00,1
4179,108928559,https://github.com/yuzai/melp_matlab.git,2017-10-31 01:26:38+00:00,melp matlab code,yuzai/melp_matlab,Verilog,melp_matlab,1663,6,2023-10-17 02:20:39+00:00,0
4180,111824850,https://github.com/Goshik92/fsearch.git,2017-11-23 15:25:51+00:00,FastSearch is a project intended to increase the speed of string searching by using the FPGA technology,Goshik92/fsearch,Verilog,fsearch,29379,6,2024-01-05 22:17:31+00:00,3
4181,112690229,https://github.com/kdurant/sata_controller.git,2017-12-01 03:24:10+00:00,try write sata controller,kdurant/sata_controller,Verilog,sata_controller,1809,6,2023-11-17 12:02:19+00:00,3
4182,108891607,https://github.com/yahniukov/FIFO_Verilog.git,2017-10-30 18:27:48+00:00,Async Write/Read FIFO Implementation on the Verilog with custom Depth/Width,yahniukov/FIFO_Verilog,Verilog,FIFO_Verilog,60,6,2022-11-04 03:23:30+00:00,0
4183,109704429,https://github.com/tuura/sync-models.git,2017-11-06 14:17:06+00:00,Tool for creating synchronous models and behavioral specifications for asynchronous circuits,tuura/sync-models,Verilog,sync-models,556,6,2024-08-17 15:23:52+00:00,0
4184,112146921,https://github.com/mattstock/fpgalib.git,2017-11-27 04:25:07+00:00,A common core of Verilog that can be used for multiple projects.,mattstock/fpgalib,Verilog,fpgalib,1243,6,2024-10-11 06:06:37+00:00,1
4185,109144919,https://github.com/ironsteel/sump2-olimex-fpga.git,2017-11-01 14:56:00+00:00,Black Mesa SUMP2 logic analyzer ported to Olimex 8K fpga and synthesized with ICEStorm open toolchain ,ironsteel/sump2-olimex-fpga,Verilog,sump2-olimex-fpga,49,5,2024-05-09 03:09:43+00:00,3
4186,110087596,https://github.com/MiSTer-devel/Arcade-Pooyan_MiSTer.git,2017-11-09 08:25:10+00:00,Arcade: Pooyan for MiSTer,MiSTer-devel/Arcade-Pooyan_MiSTer,Verilog,Arcade-Pooyan_MiSTer,12403,5,2024-06-08 16:59:58+00:00,8
4187,111302527,https://github.com/sveinse/de0-nano-soc.git,2017-11-19 14:29:42+00:00,Framework for compiling FPGA for Terasic DE0-Nano-Soc / Atlas-SoC,sveinse/de0-nano-soc,Verilog,de0-nano-soc,185,5,2023-12-29 19:29:29+00:00,1
4188,110227439,https://github.com/UniversityOfMoratuwa/RISCV.git,2017-11-10 09:16:54+00:00,,UniversityOfMoratuwa/RISCV,Verilog,RISCV,4729,5,2018-12-15 20:19:15+00:00,0
4189,110595049,https://github.com/sbg2133/kidPy.git,2017-11-13 19:57:04+00:00,A Python TUI for ROACH2-based MKID readout,sbg2133/kidPy,Verilog,kidPy,24252,5,2022-08-02 14:21:47+00:00,2
4190,111951821,https://github.com/alexskp/MIPS-Core.git,2017-11-24 20:00:23+00:00,Simple implementation of MIPS core in Verilog ,alexskp/MIPS-Core,Verilog,MIPS-Core,233,5,2024-01-16 22:48:12+00:00,2
4191,105240434,https://github.com/www-asics-ws/aes_128.git,2017-09-29 06:58:57+00:00, AES (Rijndael) IP Core (128 bit version),www-asics-ws/aes_128,Verilog,aes_128,73,5,2022-04-21 03:18:28+00:00,4
4192,107724674,https://github.com/praveenmunagapati/mipscpu.git,2017-10-20 20:43:17+00:00,"Fully pipelined MIPS CPU in Verilog/SystemVerilog with advanced branch prediction, register renaming, and value prediction",praveenmunagapati/mipscpu,Verilog,mipscpu,49,5,2024-08-14 13:37:01+00:00,9
4193,104644997,https://github.com/FISC-Project/FISC-SystemVerilog.git,2017-09-24 13:13:42+00:00,FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64,FISC-Project/FISC-SystemVerilog,Verilog,FISC-SystemVerilog,93,5,2022-06-15 02:03:47+00:00,1
4194,109557153,https://github.com/samuelcomeau6/uart_hub.git,2017-11-05 06:30:37+00:00,Verilog code for the TinyFPGA-B-Series to create a UART hub.,samuelcomeau6/uart_hub,Verilog,uart_hub,29,5,2023-02-28 18:43:19+00:00,0
4195,107882311,https://github.com/MiSTer-devel/Arcade-Phoenix_MiSTer.git,2017-10-22 16:18:36+00:00,Arcade: Phoenix for MiSTer,MiSTer-devel/Arcade-Phoenix_MiSTer,Verilog,Arcade-Phoenix_MiSTer,11887,5,2024-06-02 03:26:28+00:00,11
4196,110823112,https://github.com/IDMIPPM/Functional_ECO.git,2017-11-15 11:09:42+00:00,Python tool for functional ECO patch generation,IDMIPPM/Functional_ECO,Verilog,Functional_ECO,7655,5,2023-06-21 21:16:25+00:00,3
4197,109520499,https://github.com/DOOKNET/FFT_IP_Core.git,2017-11-04 18:37:16+00:00,Fast Fourier Transform v9.0,DOOKNET/FFT_IP_Core,Verilog,FFT_IP_Core,244277,5,2023-10-30 08:24:01+00:00,1
4198,107087629,https://github.com/keqiao2017/AXI_Lite.git,2017-10-16 06:38:42+00:00,This is an Ip design for AXI_Lite including master and slave in Vivado 2016.4,keqiao2017/AXI_Lite,Verilog,AXI_Lite,805,5,2024-10-17 15:30:07+00:00,1
4199,105634406,https://github.com/HandsomeBrotherShuaiLi/CPU54.git,2017-10-03 09:27:27+00:00,mips54 instructions,HandsomeBrotherShuaiLi/CPU54,Verilog,CPU54,19185,5,2023-05-08 17:07:34+00:00,1
4200,112078499,https://github.com/YoussephAhmed/Pipeline-MIPS-Processor.git,2017-11-26 11:53:51+00:00,Implement a Verilog code to simulate the MIPS Processor and using Python GUI assembler.,YoussephAhmed/Pipeline-MIPS-Processor,Verilog,Pipeline-MIPS-Processor,258,5,2022-05-30 14:29:23+00:00,4
4201,110453661,https://github.com/davidkebo/isc2v.git,2017-11-12 17:32:28+00:00,The following program converts file in the ISCAS85 format (.isc) to Verilog format (.v),davidkebo/isc2v,Verilog,isc2v,659,5,2024-09-12 16:33:51+00:00,0
4202,108964530,https://github.com/baislsl/arch.git,2017-10-31 08:09:10+00:00,体系结构实验 ZJU 2017 Fall,baislsl/arch,Verilog,arch,105,4,2023-08-18 00:37:32+00:00,2
4203,110134462,https://github.com/MiSTer-devel/Arcade-Pengo_MiSTer.git,2017-11-09 15:46:00+00:00,Arcade: Pengo for MiSTer,MiSTer-devel/Arcade-Pengo_MiSTer,Verilog,Arcade-Pengo_MiSTer,10488,4,2024-05-31 11:06:44+00:00,9
4204,110672240,https://github.com/zfkuang/YaoPad.git,2017-11-14 09:54:40+00:00,MO Yao,zfkuang/YaoPad,Verilog,YaoPad,65673,4,2023-02-02 20:33:41+00:00,0
4205,111221436,https://github.com/satvik007/Tic-tac-toe.git,2017-11-18 16:38:53+00:00,FPGA based project,satvik007/Tic-tac-toe,Verilog,Tic-tac-toe,1512,4,2023-03-07 13:46:42+00:00,0
4206,110405731,https://github.com/shushantkumar/Encryption-Decryption-Model.git,2017-11-12 04:50:40+00:00,A completely functional encryption decryption model with specially generated Asymmetric key verification,shushantkumar/Encryption-Decryption-Model,Verilog,Encryption-Decryption-Model,570,4,2023-11-06 08:31:36+00:00,4
4207,106105951,https://github.com/stffrdhrn/de0_nano-multicore.git,2017-10-07 14:54:51+00:00,OpenRISC multicore SoC for De0 Nano,stffrdhrn/de0_nano-multicore,Verilog,de0_nano-multicore,43,4,2022-01-29 23:48:41+00:00,3
4208,109576355,https://github.com/EatonL/gaussfilter_FPGA.git,2017-11-05 12:11:31+00:00,verilog实现自适应高斯滤波器。,EatonL/gaussfilter_FPGA,Verilog,gaussfilter_FPGA,10605,4,2024-05-16 08:10:25+00:00,0
4209,108860014,https://github.com/pvgupta24/Von-Neumann-Architecture-CPU.git,2017-10-30 14:11:28+00:00,Implementation of 8-Bit CPU based on Von-Neumann Architechture in HDL ,pvgupta24/Von-Neumann-Architecture-CPU,Verilog,Von-Neumann-Architecture-CPU,209,4,2024-10-17 05:36:29+00:00,1
4210,107900195,https://github.com/bmyerz/minized-examples.git,2017-10-22 20:27:40+00:00,HDL and Application code for the Avnet MiniZed or Digilent Zybo Z7 with Zynq SoC,bmyerz/minized-examples,Verilog,minized-examples,73,4,2021-03-19 09:51:45+00:00,4
4211,109216392,https://github.com/connorjan/cjg_risc.git,2017-11-02 04:06:33+00:00,The final version of my custom 32-bit RISC CPU,connorjan/cjg_risc,Verilog,cjg_risc,12,4,2021-07-26 21:05:06+00:00,0
4212,107892920,https://github.com/mishal23/automatic-door-controller.git,2017-10-22 18:44:36+00:00,Automatic Door Controller built as a part of Mini Project for course CO202 - Design of Digital Systems,mishal23/automatic-door-controller,Verilog,automatic-door-controller,1234,4,2024-01-29 21:52:36+00:00,1
4213,108046598,https://github.com/MiSTer-devel/Arcade-CrazyKong_MiSTer.git,2017-10-23 22:19:19+00:00,Arcade: Crazy Kong for MiSTer,MiSTer-devel/Arcade-CrazyKong_MiSTer,Verilog,Arcade-CrazyKong_MiSTer,8441,4,2024-05-26 17:21:40+00:00,12
4214,110304650,https://github.com/chandrasekharm92/cnn_fpga.git,2017-11-11 00:13:18+00:00,,chandrasekharm92/cnn_fpga,Verilog,cnn_fpga,100,3,2022-01-10 01:41:16+00:00,3
4215,105595887,https://github.com/rbnprdy/MIPSProcessor.git,2017-10-02 23:33:39+00:00,A pipelined datapath designed to work with a subset of the MIPS ISA. Written in Verilog.,rbnprdy/MIPSProcessor,Verilog,MIPSProcessor,391,3,2021-09-24 11:19:28+00:00,0
4216,106133688,https://github.com/stffrdhrn/ompic.git,2017-10-07 22:07:28+00:00,Open Multi-Processor Interrupt Controller - for OpenRISC,stffrdhrn/ompic,Verilog,ompic,3,3,2024-04-11 03:26:41+00:00,7
4217,107379911,https://github.com/anshulbshah/Enhanced-CORDIC.git,2017-10-18 08:28:50+00:00,Verilog implementation of Enhanced Scaling free CORDIC ,anshulbshah/Enhanced-CORDIC,Verilog,Enhanced-CORDIC,7,3,2024-04-20 13:19:40+00:00,0
4218,104842026,https://github.com/GavynDracula/FiveStage-MIPS-CPU.git,2017-09-26 05:57:56+00:00,Complete a 5-stage MIPS CPU with multi-level interrupts and dynamic branch prediction on logisim and verilog,GavynDracula/FiveStage-MIPS-CPU,Verilog,FiveStage-MIPS-CPU,20623,3,2024-06-04 02:54:46+00:00,0
4219,106075292,https://github.com/estija/RISC.git,2017-10-07 06:03:41+00:00,Verilog implementation of the 32-bit RISC processor.,estija/RISC,Verilog,RISC,16,3,2022-05-23 03:40:58+00:00,1
4220,106444132,https://github.com/sdeepaknarayanan/CORDIC-Processor.git,2017-10-10 16:41:19+00:00,CORDIC Processor Implementation (Vanilla),sdeepaknarayanan/CORDIC-Processor,Verilog,CORDIC-Processor,2,3,2023-01-28 19:10:09+00:00,0
4221,112280667,https://github.com/peterpengwei/smem_pipeline.git,2017-11-28 03:27:04+00:00,,peterpengwei/smem_pipeline,Verilog,smem_pipeline,704,3,2019-12-04 21:17:15+00:00,1
4222,109604044,https://github.com/MiSTer-devel/Arcade-TimePilot_MiSTer.git,2017-11-05 18:17:31+00:00,Arcade: Time Pilot for MiSTer,MiSTer-devel/Arcade-TimePilot_MiSTer,Verilog,Arcade-TimePilot_MiSTer,13980,3,2024-05-26 04:24:19+00:00,9
4223,108908995,https://github.com/viktor-prutyanov/fpga-crypto.git,2017-10-30 21:11:30+00:00,GOST 28147-89 (Magma) on FPGA,viktor-prutyanov/fpga-crypto,Verilog,fpga-crypto,17,3,2023-05-14 10:12:47+00:00,1
4224,105616658,https://github.com/AniketBadhan/FPGA-PC-communication-using-UART.git,2017-10-03 05:13:24+00:00,Using UART communication between PC and FPGA to convert a colored image to black and white on FPGA,AniketBadhan/FPGA-PC-communication-using-UART,Verilog,FPGA-PC-communication-using-UART,5,3,2024-05-19 08:36:45+00:00,0
4225,112560088,https://github.com/ikwzm/nli_sha256_test.git,2017-11-30 03:30:32+00:00,Neon Light SHA256 and AXI Master Test Bench,ikwzm/nli_sha256_test,Verilog,nli_sha256_test,88,3,2022-09-02 16:06:58+00:00,0
4226,105276942,https://github.com/EatonL/PING-BAO.git,2017-09-29 13:44:02+00:00,FPGA，锆石的板子，rom实现win7式屏保（coding移过来），下回改成sdram或者ddr3试试,EatonL/PING-BAO,Verilog,PING-BAO,9456,3,2022-05-18 08:22:48+00:00,0
4227,106410509,https://github.com/xianzhez/five-staged_pipelined_mips_design.git,2017-10-10 11:52:38+00:00,,xianzhez/five-staged_pipelined_mips_design,Verilog,five-staged_pipelined_mips_design,8962,3,2018-08-18 14:49:31+00:00,1
4228,106040987,https://github.com/ilyadesign/SPI_SLAVE_Verilog.git,2017-10-06 19:08:27+00:00,SPI_SLAVE using verilog,ilyadesign/SPI_SLAVE_Verilog,Verilog,SPI_SLAVE_Verilog,2,3,2022-11-17 03:34:43+00:00,3
4229,112060699,https://github.com/gousaiyang/SE345-digital-design.git,2017-11-26 06:20:31+00:00,Projects of SE345 course (Digital Logic Design of Computer Components).,gousaiyang/SE345-digital-design,Verilog,SE345-digital-design,3272,3,2022-12-15 03:26:36+00:00,1
4230,109320486,https://github.com/ucb-hls/csp-hls.git,2017-11-02 21:25:23+00:00,,ucb-hls/csp-hls,Verilog,csp-hls,3962,3,2019-08-29 20:59:31+00:00,0
4231,110245490,https://github.com/lab85-ru/sdram_cntrl.git,2017-11-10 12:38:33+00:00,,lab85-ru/sdram_cntrl,Verilog,sdram_cntrl,223,3,2021-11-16 12:26:09+00:00,5
4232,104835162,https://github.com/wesolost/Nvdla-DLA.git,2017-09-26 04:15:22+00:00,,wesolost/Nvdla-DLA,Verilog,Nvdla-DLA,3143,3,2019-05-26 10:16:13+00:00,1
4233,104897887,https://github.com/juanmard/screen-logo.git,2017-09-26 14:47:46+00:00,Test in FPGA with VGA signal. A logo image debouncing in screen.,juanmard/screen-logo,Verilog,screen-logo,1411,3,2022-12-18 19:09:25+00:00,3
4234,111672154,https://github.com/Anprivate/led_fpga_al422.git,2017-11-22 10:50:52+00:00,LED panel controller based on AL422B fifo buffer and MAX3000A CPLD,Anprivate/led_fpga_al422,Verilog,led_fpga_al422,3079,3,2024-01-07 10:55:42+00:00,0
4235,106096484,https://github.com/tc-imba/VE370.git,2017-10-07 12:33:26+00:00,,tc-imba/VE370,Verilog,VE370,143349,3,2024-05-13 03:45:12+00:00,1
4236,109862797,https://github.com/ChuxMan/icestudio-i2c.git,2017-11-07 16:38:17+00:00,Módulo bidireccional I2C,ChuxMan/icestudio-i2c,Verilog,icestudio-i2c,65,3,2022-02-16 12:50:23+00:00,0
4237,108742096,https://github.com/LastWhisperPZW/UVM_SPI_verify.git,2017-10-29 14:37:34+00:00,,LastWhisperPZW/UVM_SPI_verify,Verilog,UVM_SPI_verify,1578,3,2023-10-15 20:18:31+00:00,3
4238,106491748,https://github.com/yuri-panchul/2017-year-end.git,2017-10-11 01:47:07+00:00,"The set of cleaned-up examples based on 2017 trainings in Kiev, Novosibirsk, Tomsk, Novosibirsk and Astana",yuri-panchul/2017-year-end,Verilog,2017-year-end,59,3,2021-05-16 22:30:41+00:00,0
4239,105003587,https://github.com/Project-Bonfire/Reliability-analysis.git,2017-09-27 10:12:57+00:00,,Project-Bonfire/Reliability-analysis,Verilog,Reliability-analysis,7279,3,2022-03-15 21:06:49+00:00,2
4240,107833694,https://github.com/jszheng/chisel3_tutorial.git,2017-10-22 03:14:47+00:00,,jszheng/chisel3_tutorial,Verilog,chisel3_tutorial,810,3,2023-04-11 12:37:43+00:00,0
4241,104547694,https://github.com/htti/mipitest.git,2017-09-23 06:49:27+00:00,mipitest,htti/mipitest,Verilog,mipitest,1037,3,2024-03-11 13:09:23+00:00,1
4242,107116874,https://github.com/kohjingyu/8bitALU.git,2017-10-16 11:12:07+00:00,8-bit ALU on an FPGA.,kohjingyu/8bitALU,Verilog,8bitALU,1971,3,2021-03-30 03:20:20+00:00,1
4243,108033409,https://github.com/MiSTer-devel/Arcade-Bagman_MiSTer.git,2017-10-23 20:05:46+00:00,Arcade: Bagman for MiSTer,MiSTer-devel/Arcade-Bagman_MiSTer,Verilog,Arcade-Bagman_MiSTer,14480,3,2024-05-25 15:22:40+00:00,10
4244,105784418,https://github.com/Torlus/nes-classic-mini-done-right.git,2017-10-04 15:22:43+00:00,Nintendo NES Classic Mini - the way it should have been,Torlus/nes-classic-mini-done-right,Verilog,nes-classic-mini-done-right,104,3,2022-04-15 10:31:09+00:00,0
4245,109653101,https://github.com/marsohod4you/hdmi_leds_seg7.git,2017-11-06 05:49:55+00:00,"FPGA project which implements ""virtual LEDs"" and ""virtual 7-segment indicator"", displaying them on HDMI output of Marsohod3 board.",marsohod4you/hdmi_leds_seg7,Verilog,hdmi_leds_seg7,25,2,2022-06-06 02:15:16+00:00,2
4246,109332572,https://github.com/techjam96/UW-ECE751-SHA256-Hardware-Optimization.git,2017-11-03 00:21:11+00:00,Open Source RTL for a SHA256 accelerator for ECE 751 - Embedded Computing Systems,techjam96/UW-ECE751-SHA256-Hardware-Optimization,Verilog,UW-ECE751-SHA256-Hardware-Optimization,9,2,2024-04-18 14:42:11+00:00,0
4247,107900590,https://github.com/avoroshilov/mips.git,2017-10-22 20:33:30+00:00,Verilog implementation of pipelined MIPS processor,avoroshilov/mips,Verilog,mips,56,2,2019-02-07 15:33:58+00:00,1
4248,104443190,https://github.com/OldChenHAHA/IP-cores.git,2017-09-22 07:07:49+00:00,Yuno Chen FPGA/ASIC IP cores,OldChenHAHA/IP-cores,Verilog,IP-cores,23,2,2022-01-14 12:40:42+00:00,1
4249,110820591,https://github.com/varmil/uart-verilog.git,2017-11-15 10:42:09+00:00,the UART module with Quartus Prime,varmil/uart-verilog,Verilog,uart-verilog,29,2,2022-11-21 12:51:41+00:00,2
4250,109209652,https://github.com/raghavakumar8/stereo-cam-src.git,2017-11-02 02:46:42+00:00,A low-cost stereo vision camera implemented on the DE1-SoC,raghavakumar8/stereo-cam-src,Verilog,stereo-cam-src,59809,2,2024-04-24 02:16:55+00:00,1
4251,111597375,https://github.com/TommyX12/fpga-neuroevolution.git,2017-11-21 20:23:19+00:00,,TommyX12/fpga-neuroevolution,Verilog,fpga-neuroevolution,292,2,2024-06-07 13:34:33+00:00,0
4252,112924952,https://github.com/mipscache/or1200_rtl2gds.git,2017-12-03 12:12:11+00:00,,mipscache/or1200_rtl2gds,Verilog,or1200_rtl2gds,3625,2,2021-07-16 05:06:46+00:00,0
4253,106087322,https://github.com/HuLuHuLuHu/CA_02-5_stage_CPU.git,2017-10-07 09:52:07+00:00,,HuLuHuLuHu/CA_02-5_stage_CPU,Verilog,CA_02-5_stage_CPU,102,2,2023-10-26 05:05:20+00:00,0
4254,112020472,https://github.com/boyoffreedom/FPGA_float_operation.git,2017-11-25 17:06:13+00:00,FPGA流水线浮点运算,boyoffreedom/FPGA_float_operation,Verilog,FPGA_float_operation,50,2,2024-05-09 03:33:10+00:00,1
4255,112009352,https://github.com/laoj2/bicubic-interpolation-fpga.git,2017-11-25 14:22:08+00:00,,laoj2/bicubic-interpolation-fpga,Verilog,bicubic-interpolation-fpga,66263,2,2024-05-24 19:58:28+00:00,2
4256,104900201,https://github.com/Uunicon/Verilog-Exercise.git,2017-09-26 15:05:49+00:00,,Uunicon/Verilog-Exercise,Verilog,Verilog-Exercise,193,2,2024-10-20 02:12:30+00:00,0
4257,104301531,https://github.com/NishadSaraf/Hand-Gesture-Controlled-Robot.git,2017-09-21 04:26:51+00:00,Controlling a two wheeled robot through hand gestures using Xilinx Nexys 4DDR FPGA,NishadSaraf/Hand-Gesture-Controlled-Robot,Verilog,Hand-Gesture-Controlled-Robot,1502,2,2020-03-24 05:52:51+00:00,0
4258,111657613,https://github.com/olofk/reset_test.git,2017-11-22 08:37:16+00:00,Reset demo for blog post,olofk/reset_test,Verilog,reset_test,2,2,2022-01-30 00:11:32+00:00,0
4259,108438462,https://github.com/NegarMirgati/Matrix-Multiplication.git,2017-10-26 16:40:56+00:00,,NegarMirgati/Matrix-Multiplication,Verilog,Matrix-Multiplication,3703,2,2023-11-20 12:05:07+00:00,0
4260,110551499,https://github.com/Jackwin/hdmi.git,2017-11-13 13:26:55+00:00,Based on Stratix-V,Jackwin/hdmi,Verilog,hdmi,21936,2,2020-03-27 10:23:04+00:00,1
4261,110409522,https://github.com/Linglingyu/RISC_SPM.git,2017-11-12 06:07:03+00:00,一个简单的RISC机,Linglingyu/RISC_SPM,Verilog,RISC_SPM,1027,2,2022-04-16 23:45:48+00:00,0
4262,112893591,https://github.com/fttftt1426/ahb_arbiter.git,2017-12-03 02:23:40+00:00,,fttftt1426/ahb_arbiter,Verilog,ahb_arbiter,3,2,2022-08-17 06:33:55+00:00,3
4263,107030572,https://github.com/mishal23/dds-lab.git,2017-10-15 16:49:04+00:00,Codes and simulation of circuits pertaining to software Lab for Course CO204 - Design of Digital Systems,mishal23/dds-lab,Verilog,dds-lab,560,2,2023-03-31 03:15:14+00:00,0
4264,104379610,https://github.com/JordanSekky/Pipelined-CPU.git,2017-09-21 17:42:53+00:00,ManBearPig,JordanSekky/Pipelined-CPU,Verilog,Pipelined-CPU,688,2,2018-08-03 14:07:27+00:00,0
4265,106131162,https://github.com/juanmard/screen-warmboot.git,2017-10-07 21:17:59+00:00,,juanmard/screen-warmboot,Verilog,screen-warmboot,3475,2,2021-05-03 10:23:36+00:00,0
4266,112872197,https://github.com/awygle/spirit.git,2017-12-02 19:51:41+00:00,Formally Verified IP Cores + Infrastructure,awygle/spirit,Verilog,spirit,19,2,2024-03-13 07:20:09+00:00,1
4267,106057892,https://github.com/michaelriri/vga-controller.git,2017-10-06 23:16:54+00:00,Simple pong game designed using Verilog and the Nexys 4 DDR board which uses the Artix-7 FPGA. ,michaelriri/vga-controller,Verilog,vga-controller,4289,2,2024-04-24 17:25:45+00:00,0
4268,106090737,https://github.com/sriyanfernando/16-bit-RISC-processor.git,2017-10-07 10:54:17+00:00,A verilog implementation of a 16-bit RISC processor along with test benches,sriyanfernando/16-bit-RISC-processor,Verilog,16-bit-RISC-processor,51,2,2024-10-20 18:26:53+00:00,0
4269,106629719,https://github.com/merlionfire/degreeone.git,2017-10-12 01:36:11+00:00,A 5-stage pipeline MIPS32 CPU,merlionfire/degreeone,Verilog,degreeone,28,2,2022-04-10 09:22:12+00:00,1
4270,108868867,https://github.com/sofifon/QoS_Module_PCIe.git,2017-10-30 15:17:44+00:00,,sofifon/QoS_Module_PCIe,Verilog,QoS_Module_PCIe,100,2,2022-11-14 12:52:55+00:00,0
4271,111058089,https://github.com/MirariFang/Basys3_Enigma_Machine.git,2017-11-17 04:31:31+00:00,A naive implementation of an enigma machine on Basys3.,MirariFang/Basys3_Enigma_Machine,Verilog,Basys3_Enigma_Machine,24,2,2023-03-09 10:31:12+00:00,1
4272,104169732,https://github.com/z7workbench/MIPS32.git,2017-09-20 05:27:23+00:00,🖥️MIPS32 in Verilog,z7workbench/MIPS32,Verilog,MIPS32,104,2,2022-01-06 06:39:10+00:00,0
4273,109066752,https://github.com/ponniranjan11/SV.git,2017-11-01 00:26:08+00:00,Divider Circuits (Sequential and Computational),ponniranjan11/SV,Verilog,SV,4,2,2021-12-23 01:41:07+00:00,0
4274,109425347,https://github.com/reda-i/digital_timer.git,2017-11-03 17:39:49+00:00,A Quartus prime project that implements a 0 to 99 counter on 7 segment display using Altera DE10-Lite board,reda-i/digital_timer,Verilog,digital_timer,10519,2,2020-07-17 23:45:39+00:00,0
4275,110141128,https://github.com/redfast00/SADFPGA.git,2017-11-09 16:44:39+00:00,SAD but true,redfast00/SADFPGA,Verilog,SADFPGA,2,2,2017-11-15 22:17:38+00:00,1
4276,112023184,https://github.com/AbdallahReda/MIPSProcessor.git,2017-11-25 17:47:20+00:00,Verilog Description for a 32bit MIPS Processor,AbdallahReda/MIPSProcessor,Verilog,MIPSProcessor,9262,2,2024-03-29 23:10:05+00:00,1
4277,108257342,https://github.com/Play-Zone/ourfpa-basic.git,2017-10-25 10:52:09+00:00,,Play-Zone/ourfpa-basic,Verilog,ourfpa-basic,2,2,2022-03-08 04:02:28+00:00,0
4278,104164039,https://github.com/garonimo/USB_TypeC_Authentication_Driver.git,2017-09-20 04:06:37+00:00,"This is an authentication driver in Verilog, for a USB type-C device",garonimo/USB_TypeC_Authentication_Driver,Verilog,USB_TypeC_Authentication_Driver,6914,2,2021-04-08 02:17:20+00:00,0
4279,110264244,https://github.com/fishbaoz/lpc_lattice_sample.git,2017-11-10 15:48:36+00:00,,fishbaoz/lpc_lattice_sample,Verilog,lpc_lattice_sample,18,2,2020-09-17 21:52:06+00:00,0
4280,109276576,https://github.com/ARIES-Embedded/mcv.git,2017-11-02 14:36:43+00:00,FPGA example projects for MCV module (Cyclone V SoC FPGA),ARIES-Embedded/mcv,Verilog,mcv,979,2,2020-01-16 15:23:28+00:00,1
4281,106083822,https://github.com/kingstacker/ram.git,2017-10-07 08:50:59+00:00,use verilog to describe the ram model,kingstacker/ram,Verilog,ram,2,2,2023-08-27 02:21:24+00:00,1
4282,105635751,https://github.com/yoloh3/Ann.git,2017-10-03 09:44:54+00:00,"Artificial neural network project for LSI Design Contest 2018, Japan",yoloh3/Ann,Verilog,Ann,160129,2,2024-04-22 23:24:24+00:00,0
4283,111406810,https://github.com/JamesG321/FPGA-Pixel-Processing-Unit.git,2017-11-20 12:19:24+00:00,,JamesG321/FPGA-Pixel-Processing-Unit,Verilog,FPGA-Pixel-Processing-Unit,148,2,2024-04-19 11:39:26+00:00,1
4284,110113611,https://github.com/dremofly/vending_machine.git,2017-11-09 12:38:29+00:00,,dremofly/vending_machine,Verilog,vending_machine,8,2,2019-09-11 02:33:24+00:00,0
4285,110142635,https://github.com/lab85-ru/ethernet_tx_paket.git,2017-11-09 16:58:15+00:00,,lab85-ru/ethernet_tx_paket,Verilog,ethernet_tx_paket,1498,2,2023-06-20 19:02:26+00:00,1
4286,110439129,https://github.com/kokko-jul07/Basys3-vga.git,2017-11-12 14:27:38+00:00,,kokko-jul07/Basys3-vga,Verilog,Basys3-vga,5,1,2019-03-25 01:10:17+00:00,0
4287,109400221,https://github.com/cetola/ece571-project.git,2017-11-03 13:43:42+00:00,ECE 571 Final Project,cetola/ece571-project,Verilog,ece571-project,26217,1,2019-04-02 20:49:21+00:00,1
4288,109594910,https://github.com/EndlessFork/ice40hx8k_template.git,2017-11-05 16:13:13+00:00,,EndlessFork/ice40hx8k_template,Verilog,ice40hx8k_template,793,1,2018-05-13 04:37:18+00:00,1
4289,108400118,https://github.com/nslmike/useful_stuff.git,2017-10-26 11:03:25+00:00,Some useful modules & code snippets for hardware dev,nslmike/useful_stuff,Verilog,useful_stuff,7,1,2023-11-17 13:10:02+00:00,0
4290,105564910,https://github.com/sasha8313/SingleMaccFilter.git,2017-10-02 17:42:47+00:00,Filter example based on MACC architecture,sasha8313/SingleMaccFilter,Verilog,SingleMaccFilter,4,1,2024-10-27 20:47:23+00:00,0
4291,106383573,https://github.com/archit-p/air-traffic-control.git,2017-10-10 07:31:42+00:00,,archit-p/air-traffic-control,Verilog,air-traffic-control,243,1,2017-11-16 17:50:08+00:00,1
4292,104651346,https://github.com/zhuhd15/CPU-Pipeline.git,2017-09-24 14:43:36+00:00,,zhuhd15/CPU-Pipeline,Verilog,CPU-Pipeline,31,1,2017-09-24 15:33:43+00:00,0
4293,112879835,https://github.com/yoshietao/Hand-Written-Number-Classification-by-Hardware-Neural-Network.git,2017-12-02 21:55:28+00:00,NN model: 1 layer perceptron,yoshietao/Hand-Written-Number-Classification-by-Hardware-Neural-Network,Verilog,Hand-Written-Number-Classification-by-Hardware-Neural-Network,205,1,2019-03-03 13:29:44+00:00,0
4294,108010874,https://github.com/26prajval98/16-BIT-MIPS-PROCESSOR.git,2017-10-23 16:47:37+00:00,16 bit mips processor using logisim and verilog,26prajval98/16-BIT-MIPS-PROCESSOR,Verilog,16-BIT-MIPS-PROCESSOR,621,1,2018-11-28 17:26:47+00:00,0
4295,104655951,https://github.com/shrnik/Comp_arch_project.git,2017-09-24 15:44:23+00:00,,shrnik/Comp_arch_project,Verilog,Comp_arch_project,37,1,2024-08-22 03:15:04+00:00,0
4296,105339630,https://github.com/wgy0831/cpucode.git,2017-09-30 03:45:28+00:00,Beihang University computer organization experiment codes,wgy0831/cpucode,Verilog,cpucode,40,1,2017-12-28 05:40:12+00:00,0
4297,106583614,https://github.com/koxakis/CE430.git,2017-10-11 17:00:28+00:00,Project files for Digital Circuits class,koxakis/CE430,Verilog,CE430,135,1,2021-09-06 10:17:27+00:00,0
4298,111285134,https://github.com/HarborYuan/MIPS-single-cycle-CPU.git,2017-11-19 10:26:31+00:00,,HarborYuan/MIPS-single-cycle-CPU,Verilog,MIPS-single-cycle-CPU,755,1,2019-03-07 15:17:47+00:00,0
4299,112933560,https://github.com/zolution/CA2017_Project.git,2017-12-03 14:13:15+00:00,2017 Fall NTU CSIE - Computer Architecture - Projects,zolution/CA2017_Project,Verilog,CA2017_Project,124,1,2018-03-02 18:06:54+00:00,0
4300,107757225,https://github.com/ianklatzco/fpga-stepmania.git,2017-10-21 06:30:21+00:00,"stepmania on an fpga, for ece385",ianklatzco/fpga-stepmania,Verilog,fpga-stepmania,59976,1,2023-09-21 14:28:10+00:00,0
4301,111135494,https://github.com/mattvenn/memrd-problem.git,2017-11-17 18:08:07+00:00,,mattvenn/memrd-problem,Verilog,memrd-problem,3,1,2022-03-17 00:23:07+00:00,0
4302,112929945,https://github.com/dynamicheart/dld-labs.git,2017-12-03 13:24:34+00:00,,dynamicheart/dld-labs,Verilog,dld-labs,1038,1,2019-11-01 06:55:01+00:00,0
4303,110892043,https://github.com/keremayoz/TheBattleshipGame.git,2017-11-15 22:06:49+00:00,The classic Battleship game that is implemented with System Verilog on the Basys3 also using RGB 8x8 led matrix for the display. ,keremayoz/TheBattleshipGame,Verilog,TheBattleshipGame,2368,1,2021-02-22 06:30:18+00:00,0
4304,108164888,https://github.com/pontazaricardo/Verilog_Modulo_Reduction.git,2017-10-24 18:06:16+00:00,This is a project that shows how to create a reduction in modulo (moduli) function that runs in simulation and can be sintetized (RTL diagram).,pontazaricardo/Verilog_Modulo_Reduction,Verilog,Verilog_Modulo_Reduction,1662,1,2018-06-04 17:59:49+00:00,0
4305,105697723,https://github.com/bomfimmarilene/zybo-M0.git,2017-10-03 20:08:12+00:00,,bomfimmarilene/zybo-M0,Verilog,zybo-M0,6419,1,2018-01-11 04:49:59+00:00,0
4306,107839807,https://github.com/mlherd/navibot.git,2017-10-22 05:23:42+00:00,FPGA Powered Wi-Fi controlled line fallowing robot with a camera,mlherd/navibot,Verilog,navibot,322,1,2024-04-24 02:17:02+00:00,0
4307,112625827,https://github.com/bhimanbaghel/ASIP_MAX_MIN_AVG.git,2017-11-30 15:12:22+00:00,,bhimanbaghel/ASIP_MAX_MIN_AVG,Verilog,ASIP_MAX_MIN_AVG,829,1,2023-12-24 19:57:21+00:00,0
4308,109157219,https://github.com/liamcohen/ProjectedPiano.git,2017-11-01 16:46:01+00:00,6.111 Final Project - Projected Piano,liamcohen/ProjectedPiano,Verilog,ProjectedPiano,38852,1,2023-08-19 16:19:15+00:00,3
4309,110003784,https://github.com/ARC-Lab-UF/HardwareSec.git,2017-11-08 16:49:51+00:00,Repo for development related to hardware security,ARC-Lab-UF/HardwareSec,Verilog,HardwareSec,28,1,2018-10-20 05:34:21+00:00,1
4310,105941953,https://github.com/sanjeevs/learn_formal.git,2017-10-05 21:23:34+00:00,Formal verification test cases,sanjeevs/learn_formal,Verilog,learn_formal,1,1,2022-03-08 17:47:48+00:00,0
4311,107054648,https://github.com/dts12/uart-practice.git,2017-10-15 22:44:33+00:00,,dts12/uart-practice,Verilog,uart-practice,254,1,2020-04-14 21:23:13+00:00,1
4312,112626266,https://github.com/SuperMoudy/MIPS_Processor_Design.git,2017-11-30 15:15:50+00:00,Academic Project based on digital design of MIPS processor as a hardware using verilog as a hardware description language,SuperMoudy/MIPS_Processor_Design,Verilog,MIPS_Processor_Design,327,1,2019-10-09 06:59:07+00:00,1
4313,112691474,https://github.com/derekmulcahy/image_nx4.git,2017-12-01 03:39:26+00:00,,derekmulcahy/image_nx4,Verilog,image_nx4,43,1,2018-06-04 18:05:29+00:00,0
4314,111455282,https://github.com/ChenJianyunp/Unum_32bit_3_multiply_adder.git,2017-11-20 19:44:57+00:00,A hardware multiply-adder of the universal number (Unum) type-III,ChenJianyunp/Unum_32bit_3_multiply_adder,Verilog,Unum_32bit_3_multiply_adder,8612,1,2018-01-23 09:44:59+00:00,1
4315,112160522,https://github.com/mvxe/agc.git,2017-11-27 07:05:48+00:00,,mvxe/agc,Verilog,agc,3450,1,2022-11-14 18:42:43+00:00,0
4316,111239368,https://github.com/timothyhollabaugh/DE0FlippyBit.git,2017-11-18 21:06:27+00:00,Flippy Bit on a DE0 for Intro to Digital final project,timothyhollabaugh/DE0FlippyBit,Verilog,DE0FlippyBit,83,1,2017-11-30 21:47:32+00:00,0
4317,108914006,https://github.com/stephcue/Verilog-Ripple-Carry-Adder.git,2017-10-30 22:10:17+00:00,Verilog Ripple Carry Adder using Full Adder and Half Adder modules,stephcue/Verilog-Ripple-Carry-Adder,Verilog,Verilog-Ripple-Carry-Adder,2,1,2023-11-20 08:30:01+00:00,1
4318,105837632,https://github.com/max2468tw/DE1_SoC.git,2017-10-05 01:31:54+00:00,,max2468tw/DE1_SoC,Verilog,DE1_SoC,86344,1,2018-05-31 12:34:59+00:00,0
4319,111671606,https://github.com/DOOKNET/FIFO_IP_Core.git,2017-11-22 10:45:36+00:00,use FIFO and uart,DOOKNET/FIFO_IP_Core,Verilog,FIFO_IP_Core,17846,1,2022-11-08 09:33:57+00:00,1
4320,106866887,https://github.com/danluu/n2t.git,2017-10-13 19:46:02+00:00,"nand2tetris, verilog",danluu/n2t,Verilog,n2t,28,1,2022-06-16 03:52:55+00:00,1
4321,105948944,https://github.com/alexandresoaresilva/FPGA-based-rover.Verilog.git,2017-10-05 23:03:24+00:00,"semi-autonomous rover for Project Lab I at the Electrical and Computer Engineering Department (Texas Tech University), Summer of 2017. Programmed on the Xilinx Vivado environment for their Basys3 FPGA.",alexandresoaresilva/FPGA-based-rover.Verilog,Verilog,FPGA-based-rover.Verilog,33,1,2021-02-13 12:33:16+00:00,2
4322,105271018,https://github.com/quswarabid/Digital-Systems-Labs.git,2017-09-29 12:43:20+00:00,Fall 2016 EE 460M Digital Systems Using HDL Lab Assignments ,quswarabid/Digital-Systems-Labs,Verilog,Digital-Systems-Labs,18371,1,2024-08-02 15:43:56+00:00,2
4323,107705092,https://github.com/YifanYuan3/compression_and_decompression.git,2017-10-20 17:07:59+00:00,current compression design,YifanYuan3/compression_and_decompression,Verilog,compression_and_decompression,16186,1,2023-02-04 03:13:10+00:00,0
4324,104377821,https://github.com/aksh98md/2016-Logic-Design.git,2017-09-21 17:24:35+00:00,Work for 2016 Fall semester Switching Circuit and Logic Design at National Taiwan University,aksh98md/2016-Logic-Design,Verilog,2016-Logic-Design,50260,1,2022-12-21 05:46:14+00:00,1
4325,105432766,https://github.com/juanmard/screen-numbers.git,2017-10-01 09:49:57+00:00,,juanmard/screen-numbers,Verilog,screen-numbers,1021,1,2018-05-02 23:29:14+00:00,2
4326,107695905,https://github.com/divyat09/CourseWork-IITK.git,2017-10-20 15:39:13+00:00,,divyat09/CourseWork-IITK,Verilog,CourseWork-IITK,49,1,2018-09-24 05:45:31+00:00,0
4327,106029315,https://github.com/Chanartip/32-bit_MIPS_CPU.git,2017-10-06 16:59:41+00:00,,Chanartip/32-bit_MIPS_CPU,Verilog,32-bit_MIPS_CPU,5796,1,2019-02-11 19:12:31+00:00,0
4328,109812182,https://github.com/ckyrkou/AdvancedVerilogTutorial.git,2017-11-07 09:11:55+00:00,These short tutorial includes small tips for hardware design using Verilog HDL ®. The concepts discussed assume that you have some familiarity with Verilog design.,ckyrkou/AdvancedVerilogTutorial,Verilog,AdvancedVerilogTutorial,70,1,2021-11-16 12:44:04+00:00,2
4329,110995685,https://github.com/AbhishekAradhyaP/DES-ALGORITHM.git,2017-11-16 16:32:14+00:00,Standard DES Algorithm(64 bit plain text using 56 bit cipher text.,AbhishekAradhyaP/DES-ALGORITHM,Verilog,DES-ALGORITHM,1000,1,2018-12-08 15:51:31+00:00,0
4330,109042329,https://github.com/26prajval98/Verilog-COA-Assignment.git,2017-10-31 19:21:21+00:00,,26prajval98/Verilog-COA-Assignment,Verilog,Verilog-COA-Assignment,203,1,2018-11-25 11:35:28+00:00,0
4331,109423035,https://github.com/malejaroti/Proyecto_Digital2_Cris.git,2017-11-03 17:16:14+00:00,,malejaroti/Proyecto_Digital2_Cris,Verilog,Proyecto_Digital2_Cris,2519,1,2017-11-07 16:19:11+00:00,0
4332,106230043,https://github.com/yacropolisy/zynq.git,2017-10-09 02:57:03+00:00,ZYBOを用いたzynqの開発,yacropolisy/zynq,Verilog,zynq,2400,1,2019-01-10 18:51:01+00:00,0
4333,104157744,https://github.com/PatIChu/VerilogBasics.git,2017-09-20 02:56:47+00:00,,PatIChu/VerilogBasics,Verilog,VerilogBasics,9,1,2019-10-30 13:23:00+00:00,0
4334,111178795,https://github.com/kmomuphnie/THE_SPACE_ODYSSEY.git,2017-11-18 05:17:29+00:00,The project of a game which is built in Verilog,kmomuphnie/THE_SPACE_ODYSSEY,Verilog,THE_SPACE_ODYSSEY,122218,1,2022-05-02 18:45:30+00:00,0
4335,112582414,https://github.com/andrew-javier/formal-verification.git,2017-11-30 07:56:32+00:00,For use with Dr. Bindal's CMPE 200 and 240 classes,andrew-javier/formal-verification,Verilog,formal-verification,420,1,2022-03-08 17:55:11+00:00,0
4336,112488904,https://github.com/AlexBarker97/FPGA-VHDL-Game.git,2017-11-29 14:57:53+00:00,University project to create a game using a HDL (Verilog).,AlexBarker97/FPGA-VHDL-Game,Verilog,FPGA-VHDL-Game,43,1,2022-02-28 19:10:23+00:00,0
4337,112647667,https://github.com/magnitudespace/beta_modem.git,2017-11-30 18:47:41+00:00,beta modem firmware,magnitudespace/beta_modem,Verilog,beta_modem,302,1,2023-02-08 12:49:15+00:00,0
4338,106196388,https://github.com/estija/Four-Way-Traffic-Control-System.git,2017-10-08 17:39:30+00:00,,estija/Four-Way-Traffic-Control-System,Verilog,Four-Way-Traffic-Control-System,15,1,2022-05-23 03:41:04+00:00,0
4339,106542696,https://github.com/GangaMegha/Computer-Organisation.git,2017-10-11 10:59:25+00:00,Contains verilog codes and other results obtained during the course.,GangaMegha/Computer-Organisation,Verilog,Computer-Organisation,2423,1,2019-01-20 20:14:00+00:00,0
4340,108498683,https://github.com/hyliu1989/SLM_FPGA.git,2017-10-27 04:19:11+00:00,SLM control with DE1-SoC board from Terasic,hyliu1989/SLM_FPGA,Verilog,SLM_FPGA,6007,1,2021-05-21 18:32:43+00:00,1
4341,108493540,https://github.com/artalukd/verilog_snippets.git,2017-10-27 03:11:50+00:00,Code for Computer Architecture Lab ,artalukd/verilog_snippets,Verilog,verilog_snippets,1606,1,2020-11-03 10:28:45+00:00,0
4342,107334648,https://github.com/soareswallace/CANDecoder.git,2017-10-17 23:24:17+00:00,,soareswallace/CANDecoder,Verilog,CANDecoder,76907,1,2023-11-27 01:03:22+00:00,2
4343,108160296,https://github.com/lucasbrasilino/axi_ethernet_bridge.git,2017-10-24 17:23:54+00:00,A bridge IP for interconnecting Xilinx's AXI Ethernet Subsystems (used with EthernetFMC).,lucasbrasilino/axi_ethernet_bridge,Verilog,axi_ethernet_bridge,10,1,2024-02-18 22:41:50+00:00,2
4344,105292676,https://github.com/nd-cse-design/verilog-companion.git,2017-09-29 16:13:39+00:00,Files from CSE20221 Verilog Companion document,nd-cse-design/verilog-companion,Verilog,verilog-companion,307,1,2024-02-20 01:28:19+00:00,0
4345,106281739,https://github.com/davimmorales/bird-whisperer-assembler.git,2017-10-09 12:37:45+00:00,An instructions translator for galetron,davimmorales/bird-whisperer-assembler,Verilog,bird-whisperer-assembler,26619,1,2022-01-06 06:24:39+00:00,0
4346,104689879,https://github.com/AhmedFathiShaban/CO-II-2017.git,2017-09-25 01:29:38+00:00,,AhmedFathiShaban/CO-II-2017,Verilog,CO-II-2017,1823,1,2017-09-25 04:36:14+00:00,0
4347,111244838,https://github.com/TimMagoun/ELE206_SimonProject.git,2017-11-18 22:34:58+00:00,"Short project for ELE 206, Fall 2017",TimMagoun/ELE206_SimonProject,Verilog,ELE206_SimonProject,3044,1,2018-03-30 04:09:04+00:00,0
4348,109076690,https://github.com/Sanjeeet/Processor.git,2017-11-01 02:28:09+00:00,Designed and Implemented a Processor in Verilog using DE1-SoC Board ,Sanjeeet/Processor,Verilog,Processor,473,1,2024-01-19 04:54:38+00:00,0
4349,104620603,https://github.com/wonggwan/Multicycle-CPU.git,2017-09-24 05:14:15+00:00,,wonggwan/Multicycle-CPU,Verilog,Multicycle-CPU,241,1,2023-12-15 14:56:49+00:00,0
4350,109107659,https://github.com/M10512001/DE2-115.git,2017-11-01 08:42:50+00:00,"Quartus Prime 15.1, Verilog HDL, Qsys, Nios II, C",M10512001/DE2-115,Verilog,DE2-115,381886,1,2024-09-30 02:04:29+00:00,0
4351,107203768,https://github.com/david810113/adaptive-filter_16-order.git,2017-10-17 01:45:19+00:00,,david810113/adaptive-filter_16-order,Verilog,adaptive-filter_16-order,10,1,2022-12-03 07:32:51+00:00,0
4352,107357578,https://github.com/Yilong94/8_bit_ALU.git,2017-10-18 04:09:32+00:00,8 bit ALU written in Lucid for Mojo FPGA,Yilong94/8_bit_ALU,Verilog,8_bit_ALU,770,1,2019-03-17 11:28:51+00:00,0
4353,105686034,https://github.com/TBurchfield/AlteraVerilogDrawMiniproject.git,2017-10-03 18:12:28+00:00,Miniproject for logic design - draws to VGA,TBurchfield/AlteraVerilogDrawMiniproject,Verilog,AlteraVerilogDrawMiniproject,3807,1,2018-12-27 06:32:17+00:00,0
4354,104596897,https://github.com/dumontvi/Audio-Visualizer.git,2017-09-23 20:25:40+00:00,An audio-visualizer on an 8x8 LED Matrix done in Verilog,dumontvi/Audio-Visualizer,Verilog,Audio-Visualizer,2002,1,2022-04-05 04:02:48+00:00,0
4355,104300818,https://github.com/NishadSaraf/Bare-Metal-Closed-Loop-Speed-Control-System.git,2017-09-21 04:15:47+00:00,Bare metal (without embedded OS) DC motor speed control system ,NishadSaraf/Bare-Metal-Closed-Loop-Speed-Control-System,Verilog,Bare-Metal-Closed-Loop-Speed-Control-System,781,1,2018-06-04 18:04:08+00:00,0
4356,110365549,https://github.com/harvard-cns/NetFPGA-SUME.git,2017-11-11 17:31:17+00:00,,harvard-cns/NetFPGA-SUME,Verilog,NetFPGA-SUME,12623,1,2022-08-16 03:43:07+00:00,1
4357,111784315,https://github.com/ehsaneam/Advanced-Computer-Architecture.git,2017-11-23 08:39:21+00:00,"simulation of pipe-lined architecture,cache added,super-scalar,branch prediction,...",ehsaneam/Advanced-Computer-Architecture,Verilog,Advanced-Computer-Architecture,21,1,2018-11-25 02:02:34+00:00,1
4358,110003202,https://github.com/lukevolpatti/FPGAEncryption.git,2017-11-08 16:44:46+00:00,Verilog implementation of Tiny Encryption Algorithm and accompanying I/O,lukevolpatti/FPGAEncryption,Verilog,FPGAEncryption,561,1,2018-09-20 03:24:03+00:00,0
4359,112425963,https://github.com/nFal/Verilog.git,2017-11-29 04:21:15+00:00,HDL/HVL codes. Primarily in Verilog or SystemVerilog.,nFal/Verilog,Verilog,Verilog,16,1,2024-02-07 04:23:43+00:00,0
4360,106083359,https://github.com/kingstacker/fifo.git,2017-10-07 08:42:25+00:00,synchronized fifo & asynchronized fifo,kingstacker/fifo,Verilog,fifo,11,1,2024-05-01 11:58:23+00:00,2
4361,105400320,https://github.com/sophiamallaro/Computer-Architecture-Project.git,2017-09-30 20:55:41+00:00,,sophiamallaro/Computer-Architecture-Project,Verilog,Computer-Architecture-Project,1788,1,2020-02-11 04:12:29+00:00,0
4362,112359063,https://github.com/justin-daniel-forman/765_p5.git,2017-11-28 16:17:52+00:00,18765 F17 Project 5,justin-daniel-forman/765_p5,Verilog,765_p5,16921,1,2022-04-29 23:10:06+00:00,0
4363,112861503,https://github.com/wouterdevinck/lamp-fpga.git,2017-12-02 17:19:14+00:00,Verilog code for the iCE40 FPGA in project lamp.,wouterdevinck/lamp-fpga,Verilog,lamp-fpga,62,1,2018-02-16 15:48:16+00:00,0
4364,109457587,https://github.com/jasonmeijianjun/or1200_cpu_verilog.git,2017-11-04 01:29:18+00:00,The book of leisilei's source code,jasonmeijianjun/or1200_cpu_verilog,Verilog,or1200_cpu_verilog,4943,1,2024-05-05 04:52:37+00:00,1
4365,108410192,https://github.com/wangjksjtu/verilog.git,2017-10-26 12:44:07+00:00,Bunch of details in verilog's syntax.,wangjksjtu/verilog,Verilog,verilog,40,1,2021-11-12 07:31:06+00:00,0
4366,108560619,https://github.com/wc2582/Digital-System-Design.git,2017-10-27 15:07:26+00:00,ECE 319 at Lehigh,wc2582/Digital-System-Design,Verilog,Digital-System-Design,9,1,2021-11-15 07:58:50+00:00,2
4367,108542899,https://github.com/andernil/DIC-project.git,2017-10-27 12:23:45+00:00,TFE4152,andernil/DIC-project,Verilog,DIC-project,6457,1,2020-09-28 12:43:22+00:00,0
4368,111323723,https://github.com/MaT1g3R/csc258_final_project.git,2017-11-19 19:06:25+00:00,CSC258 final project,MaT1g3R/csc258_final_project,Verilog,csc258_final_project,503,1,2018-11-01 21:00:08+00:00,0
4369,106041004,https://github.com/ilyadesign/SPI_Receiver.git,2017-10-06 19:08:38+00:00,SPI_receiver demo in verilog,ilyadesign/SPI_Receiver,Verilog,SPI_Receiver,18,1,2023-11-07 09:14:06+00:00,0
4370,110796708,https://github.com/shahin-imtiaz/CSC258.git,2017-11-15 07:02:00+00:00,CSC258,shahin-imtiaz/CSC258,Verilog,CSC258,40401,1,2022-09-14 12:24:15+00:00,3
4371,111928193,https://github.com/ShivamAgarwal345/VLIW_Pipeline.git,2017-11-24 14:41:26+00:00,,ShivamAgarwal345/VLIW_Pipeline,Verilog,VLIW_Pipeline,37,1,2018-03-13 18:55:49+00:00,1
4372,105447144,https://github.com/MamdouhRElNakeeb/MIPS-Processor-with-ALU.git,2017-10-01 14:15:01+00:00,ASU_CSE_3rd_CO,MamdouhRElNakeeb/MIPS-Processor-with-ALU,Verilog,MIPS-Processor-with-ALU,134,1,2018-06-12 08:11:11+00:00,0
4373,105512492,https://github.com/Dodoveloper/two-operands-multiplier.git,2017-10-02 08:23:34+00:00,A multiplier which takes two 4-bit operands in and returns the corresponding 8-bit product.,Dodoveloper/two-operands-multiplier,Verilog,two-operands-multiplier,30,1,2024-01-24 23:46:27+00:00,0
4374,111431150,https://github.com/ss031/Embedded-Final-Project.git,2017-11-20 15:52:33+00:00,Spider project,ss031/Embedded-Final-Project,Verilog,Embedded-Final-Project,114075,1,2017-12-07 17:34:46+00:00,0
4375,111444421,https://github.com/ben-j-c/VGA-Text-Writer.git,2017-11-20 17:57:09+00:00,Write characters to a VGA display in Verilog.,ben-j-c/VGA-Text-Writer,Verilog,VGA-Text-Writer,37,1,2017-12-02 07:30:07+00:00,1
4376,111438085,https://github.com/shreyasnbhat/vliw-architecture.git,2017-11-20 16:54:32+00:00,,shreyasnbhat/vliw-architecture,Verilog,vliw-architecture,61,1,2018-10-22 15:03:24+00:00,0
4377,110425574,https://github.com/abhilashtuse/RISC_CPU.git,2017-11-12 11:06:40+00:00,Five-stage 32-bit pipelined RISC CPU implementation,abhilashtuse/RISC_CPU,Verilog,RISC_CPU,24,1,2018-11-07 05:45:34+00:00,0
4378,111897281,https://github.com/Vignesh-Sairaj/Pipelined-Processor.git,2017-11-24 08:58:15+00:00,A fully pipelined MIPS-inspired 32-bit processor with branch detection and forwarding. Supports 32-bit IEEE-754 floating point instructions.,Vignesh-Sairaj/Pipelined-Processor,Verilog,Pipelined-Processor,1319,1,2018-10-07 06:30:10+00:00,0
4379,106781235,https://github.com/vipinkmenon/objectDetector.git,2017-10-13 05:22:20+00:00,,vipinkmenon/objectDetector,Verilog,objectDetector,2,1,2018-12-21 23:29:41+00:00,0
4380,106501284,https://github.com/Siriussee/Digital-Experiment.git,2017-10-11 03:31:35+00:00,,Siriussee/Digital-Experiment,Verilog,Digital-Experiment,150983,1,2021-10-05 05:27:40+00:00,0
4381,112096712,https://github.com/marsohod4you/m2rpi_first.git,2017-11-26 16:06:29+00:00,"First FPGA project for Marsohod2RPI board, which is connected to Raspberry Pi3 via GPIO socket",marsohod4you/m2rpi_first,Verilog,m2rpi_first,92,1,2019-08-27 21:37:47+00:00,1
4382,108947809,https://github.com/anisaqazi/Verification_MESI.git,2017-10-31 05:05:38+00:00,,anisaqazi/Verification_MESI,Verilog,Verification_MESI,1724,1,2020-05-13 06:28:03+00:00,0
4383,112651945,https://github.com/vamshireddy08/sdram.git,2017-11-30 19:33:57+00:00,verilog code,vamshireddy08/sdram,Verilog,sdram,9,1,2019-01-26 07:42:22+00:00,1
4384,111011444,https://github.com/donghwe90/Calculator.git,2017-11-16 19:10:51+00:00,FPGA verilog,donghwe90/Calculator,Verilog,Calculator,24,1,2020-11-10 10:42:26+00:00,0
4385,111050789,https://github.com/ortizcapetta/SPARC_V8.git,2017-11-17 03:05:10+00:00,Building a SPARC V8 in Verilog for Computer Architecture II,ortizcapetta/SPARC_V8,Verilog,SPARC_V8,11,1,2018-11-10 04:24:09+00:00,0
4386,110006199,https://github.com/joaosoares/montgomery_hw.git,2017-11-08 17:12:12+00:00,KU Leuven DDP - Montgomery hardware project Group 12,joaosoares/montgomery_hw,Verilog,montgomery_hw,3119,1,2023-09-11 07:11:44+00:00,1
4387,109878993,https://github.com/abhimohta/VLIW-Processor.git,2017-11-07 19:10:17+00:00,VLIW Pipelined processor for given set of instructions,abhimohta/VLIW-Processor,Verilog,VLIW-Processor,10,1,2018-04-29 00:21:21+00:00,0
4388,111001236,https://github.com/Jigar29/VLSI_Hardware_for_NN.git,2017-11-16 17:25:49+00:00,The project is an implementation of the Neural Network on the VLSI Chip having fixed weights. ,Jigar29/VLSI_Hardware_for_NN,Verilog,VLSI_Hardware_for_NN,7734,1,2019-12-07 19:49:00+00:00,0
4389,107535891,https://github.com/karthikbnd/ip_repo.git,2017-10-19 11:10:50+00:00,Sample Generator,karthikbnd/ip_repo,Verilog,ip_repo,9,1,2022-04-13 19:10:32+00:00,0
4390,104660645,https://github.com/gcarvajalb/IPD432-reference-modules.git,2017-09-24 16:52:54+00:00,,gcarvajalb/IPD432-reference-modules,Verilog,IPD432-reference-modules,17186,1,2022-11-23 02:28:40+00:00,0
4391,109056935,https://github.com/ybharatu/BitcoinMiner.git,2017-10-31 22:03:32+00:00,,ybharatu/BitcoinMiner,Verilog,BitcoinMiner,6781,1,2019-09-16 11:36:34+00:00,1
4392,107057345,https://github.com/amiller7023/FPGA.git,2017-10-15 23:40:00+00:00,A collection of projects from my class on digital logic design and FPGA synthesis.,amiller7023/FPGA,Verilog,FPGA,5674,1,2023-03-30 13:22:59+00:00,0
4393,105715266,https://github.com/pongtr/led-cube.git,2017-10-03 23:49:17+00:00,EENG 201 LED Cube controlled by FPGA board,pongtr/led-cube,Verilog,led-cube,986,1,2020-09-06 18:31:04+00:00,0
4394,106521233,https://github.com/topic-embedded-products/adi_hdl.git,2017-10-11 07:35:42+00:00,,topic-embedded-products/adi_hdl,Verilog,adi_hdl,7627,1,2023-10-29 02:41:33+00:00,2
4395,112656977,https://github.com/Ma1iciousL0af/instruction_fetch.git,2017-11-30 20:28:11+00:00,Instruction Fetch MIPS processor simulator,Ma1iciousL0af/instruction_fetch,Verilog,instruction_fetch,11,1,2023-01-27 22:28:07+00:00,4
4396,112900296,https://github.com/JamesBond0014/Tuner.git,2017-12-03 04:38:03+00:00,DE1-SOC Board Tuner using verilog,JamesBond0014/Tuner,Verilog,Tuner,45,1,2019-02-07 03:48:06+00:00,1
4397,111478720,https://github.com/djlovell/MiniS08.git,2017-11-21 00:36:30+00:00,From-scratch implementation of an HCS08 Microcontroller,djlovell/MiniS08,Verilog,MiniS08,18800,1,2019-11-02 21:49:17+00:00,1
4398,110660324,https://github.com/KirKur/chipscope_project_generator.git,2017-11-14 08:15:13+00:00,Generates project for Xilinx Chipscope analyzer from Verilog source,KirKur/chipscope_project_generator,Verilog,chipscope_project_generator,46,1,2022-09-08 00:15:20+00:00,0
4399,109384154,https://github.com/greensprin/SCALER.git,2017-11-03 10:42:20+00:00,,greensprin/SCALER,Verilog,SCALER,560,1,2017-11-30 12:09:15+00:00,0
4400,112688301,https://github.com/domen111/Computer-Architecture-Project1.git,2017-12-01 03:02:25+00:00,Group Projects for NTU CSIE Computer Architecture Class,domen111/Computer-Architecture-Project1,Verilog,Computer-Architecture-Project1,95,1,2022-11-02 06:47:42+00:00,0
4401,110387463,https://github.com/sarofim/theremin-hero.git,2017-11-11 23:03:07+00:00,guitar hero style game with theremin as input (light sensor input) ,sarofim/theremin-hero,Verilog,theremin-hero,597,1,2018-05-01 20:49:36+00:00,1
4402,105453499,https://github.com/juanmard/test-icestudio.git,2017-10-01 15:50:45+00:00,Encapsulated VGA controller test for icestudio.,juanmard/test-icestudio,Verilog,test-icestudio,69,1,2017-11-05 14:40:06+00:00,0
4403,109947986,https://github.com/huangxf14/Communication-Experiment.git,2017-11-08 08:26:09+00:00,code for communication experiment,huangxf14/Communication-Experiment,Verilog,Communication-Experiment,3660,1,2018-10-19 11:26:57+00:00,0
4404,109878443,https://github.com/abhimohta/Cache-Design.git,2017-11-07 19:04:57+00:00,"Write Through, FIFO, Way Prediction cache of 512B with associativity 2",abhimohta/Cache-Design,Verilog,Cache-Design,6,1,2018-01-12 05:08:22+00:00,0
4405,111544708,https://github.com/copperdong/anlogic-picorv32.git,2017-11-21 12:12:58+00:00,Optimized picorv32 core for anlogic FPGA,copperdong/anlogic-picorv32,Verilog,anlogic-picorv32,202,1,2023-11-12 07:19:30+00:00,4
4406,108986287,https://github.com/sharanyakamath/Fastest-Finger-First-Project.git,2017-10-31 11:30:11+00:00,Digital Electronics project based on the buzzer rounds of quiz shows.,sharanyakamath/Fastest-Finger-First-Project,Verilog,Fastest-Finger-First-Project,754,1,2024-04-06 03:12:08+00:00,1
4407,118303050,https://github.com/lvyufeng/step_into_mips.git,2018-01-21 04:05:44+00:00,一步一步写MIPS CPU,lvyufeng/step_into_mips,Verilog,step_into_mips,35863,740,2024-10-26 08:46:52+00:00,155
4408,120639044,https://github.com/zephray/VerilogBoy.git,2018-02-07 16:15:08+00:00,A Pi emulating a GameBoy sounds cheap. What about an FPGA?,zephray/VerilogBoy,Verilog,VerilogBoy,15160,464,2024-10-21 21:59:51+00:00,57
4409,117946624,https://github.com/hunterlew/convolution_network_on_FPGA.git,2018-01-18 07:13:48+00:00,CNN acceleration on virtex-7 FPGA with verilog HDL,hunterlew/convolution_network_on_FPGA,Verilog,convolution_network_on_FPGA,1720,402,2024-10-29 07:17:24+00:00,128
4410,113326804,https://github.com/Evensgn/RISC-V-CPU.git,2017-12-06 14:30:29+00:00,"RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.",Evensgn/RISC-V-CPU,Verilog,RISC-V-CPU,5632,228,2024-10-26 09:33:00+00:00,38
4411,115529178,https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS.git,2017-12-27 14:30:42+00:00,通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器,zach0zhang/Single_instruction_cycle_OpenMIPS,Verilog,Single_instruction_cycle_OpenMIPS,3583,187,2024-09-25 09:41:07+00:00,45
4412,115555467,https://github.com/ZipCPU/vgasim.git,2017-12-27 20:33:58+00:00,A Video display simulator,ZipCPU/vgasim,Verilog,vgasim,4045,155,2024-09-21 16:46:21+00:00,18
4413,119828919,https://github.com/1801BM1/vm80a.git,2018-02-01 11:50:44+00:00,"i8080 precise replica in Verilog, based on reverse engineering of real die",1801BM1/vm80a,Verilog,vm80a,15939,152,2024-10-18 02:13:18+00:00,21
4414,113827339,https://github.com/kunalg123/vsdflow.git,2017-12-11 07:34:16+00:00,"VSDFLOW  is  an  automated  solution  to  programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW  is  completely  build  using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic.",kunalg123/vsdflow,Verilog,vsdflow,13711,150,2024-10-10 04:05:01+00:00,55
4415,115606964,https://github.com/dukelec/cdbus.git,2017-12-28 09:22:25+00:00,CDBUS (Controller Distributed Bus) Protocol and IP Core,dukelec/cdbus,Verilog,cdbus,2608,147,2024-10-19 04:08:23+00:00,52
4416,120582043,https://github.com/icebreaker-fpga/icebreaker-verilog-examples.git,2018-02-07 07:53:20+00:00,This repository contains small example designs that can be used with the open source icestorm flow.,icebreaker-fpga/icebreaker-verilog-examples,Verilog,icebreaker-verilog-examples,173,140,2024-10-27 23:56:32+00:00,38
4417,115920613,https://github.com/alangarf/apple-one.git,2018-01-01 13:23:12+00:00,An attempt at a small Verilog implementation of the original Apple 1 on an FPGA,alangarf/apple-one,Verilog,apple-one,6265,136,2024-10-25 09:27:28+00:00,36
4418,115837888,https://github.com/TimRudy/ice-chips-verilog.git,2017-12-31 02:34:34+00:00,IceChips is a library of all common discrete logic devices in Verilog,TimRudy/ice-chips-verilog,Verilog,ice-chips-verilog,1478,133,2024-10-24 17:19:32+00:00,20
4419,112978342,https://github.com/drandyhaas/Haasoscope.git,2017-12-04 01:07:24+00:00,"Docs, design, firmware, and software for the Haasoscope",drandyhaas/Haasoscope,Verilog,Haasoscope,85539,112,2024-09-21 18:06:44+00:00,39
4420,116588652,https://github.com/ataradov/riscv.git,2018-01-07 18:20:46+00:00,Verilog implementation of a RISC-V core,ataradov/riscv,Verilog,riscv,54,101,2024-08-13 09:52:10+00:00,20
4421,113078990,https://github.com/ZipCPU/dpll.git,2017-12-04 18:25:21+00:00,A collection of phase locked loop (PLL) related projects,ZipCPU/dpll,Verilog,dpll,707,99,2024-10-27 12:21:54+00:00,26
4422,117873222,https://github.com/gupta409/Processor-UVM-Verification.git,2018-01-17 18:03:19+00:00,System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment,gupta409/Processor-UVM-Verification,Verilog,Processor-UVM-Verification,363,93,2024-10-22 05:16:22+00:00,33
4423,113839829,https://github.com/lmxyy/Computer-Architecture-Task-2.git,2017-12-11 09:37:47+00:00,Riscv32 CPU Project,lmxyy/Computer-Architecture-Task-2,Verilog,Computer-Architecture-Task-2,150123,82,2024-07-30 17:23:58+00:00,21
4424,120834015,https://github.com/xenowing/xenowing.git,2018-02-09 00:11:50+00:00,"""What comes next? Super Mario 128? Actually, that's what I want to do.""",xenowing/xenowing,Verilog,xenowing,20702,76,2024-03-29 22:36:38+00:00,4
4425,120124970,https://github.com/bakhshalipour/NoC-Verilog.git,2018-02-03 20:01:49+00:00,A verilog implementation for Network-on-Chip,bakhshalipour/NoC-Verilog,Verilog,NoC-Verilog,23,65,2024-10-04 17:55:48+00:00,21
4426,119453325,https://github.com/abnoname/iceZ0mb1e.git,2018-01-29 23:04:32+00:00,FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC,abnoname/iceZ0mb1e,Verilog,iceZ0mb1e,7757,54,2024-08-10 12:51:10+00:00,16
4427,117067945,https://github.com/vpecanins/max1000-tutorial.git,2018-01-11 07:51:08+00:00,Tutorial and example projects for the Arrow MAX1000 FPGA board,vpecanins/max1000-tutorial,Verilog,max1000-tutorial,6450,50,2024-06-27 02:05:43+00:00,21
4428,116168206,https://github.com/marqs85/snes_dejitter.git,2018-01-03 18:20:05+00:00,NES/SNES 240p de-jitter mod,marqs85/snes_dejitter,Verilog,snes_dejitter,6384,45,2024-10-05 14:17:27+00:00,10
4429,116151439,https://github.com/romulus0914/CNN_VGG19_verilog.git,2018-01-03 15:20:05+00:00,Convolution Neural Network of vgg19 model in verilog,romulus0914/CNN_VGG19_verilog,Verilog,CNN_VGG19_verilog,1425,43,2024-09-24 05:41:11+00:00,14
4430,113454857,https://github.com/marceluda/rp_lock-in_pid.git,2017-12-07 13:35:17+00:00,Lock-in and PID application for RedPitaya enviroment,marceluda/rp_lock-in_pid,Verilog,rp_lock-in_pid,79773,41,2024-08-18 08:12:58+00:00,22
4431,116308238,https://github.com/stevenbell/csirx.git,2018-01-04 21:14:33+00:00,Open-source CSI-2 receiver for Xilinx UltraScale parts ,stevenbell/csirx,Verilog,csirx,12186,35,2024-09-10 08:05:26+00:00,14
4432,120944384,https://github.com/sh-vlad/FPGA_rtime_HDR_video.git,2018-02-09 19:05:52+00:00,We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA. ,sh-vlad/FPGA_rtime_HDR_video,Verilog,FPGA_rtime_HDR_video,4142,31,2024-09-16 02:32:21+00:00,15
4433,114498561,https://github.com/rongcuid/riscv-megaproject.git,2017-12-17 00:12:15+00:00,A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones,rongcuid/riscv-megaproject,Verilog,riscv-megaproject,1879,30,2023-02-02 03:17:07+00:00,2
4434,114368294,https://github.com/Elrori/FMCW_Radar.git,2017-12-15 12:27:31+00:00,FMCW Radar verilog project,Elrori/FMCW_Radar,Verilog,FMCW_Radar,107,30,2024-10-21 20:02:01+00:00,10
4435,115722735,https://github.com/YanB25/Tomasulo.git,2017-12-29 12:59:53+00:00,"An out-of-order execution algorithm for pipeline CPU, implemented by verilog",YanB25/Tomasulo,Verilog,Tomasulo,7835,30,2024-10-02 08:29:03+00:00,10
4436,114756795,https://github.com/NingHeChuan/Open-FPGA.git,2017-12-19 11:23:47+00:00,Devotes to open source FPGA,NingHeChuan/Open-FPGA,Verilog,Open-FPGA,44144,28,2023-08-02 07:25:03+00:00,9
4437,119435777,https://github.com/desaster/c64-dodgypla.git,2018-01-29 20:15:14+00:00,Commodore 64 PLA replacement,desaster/c64-dodgypla,Verilog,c64-dodgypla,1082,27,2024-03-22 00:23:32+00:00,17
4438,119874795,https://github.com/gtjennings1/UPDuino-OV7670-Camera.git,2018-02-01 18:17:18+00:00,Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module,gtjennings1/UPDuino-OV7670-Camera,Verilog,UPDuino-OV7670-Camera,5807,21,2024-10-17 16:31:10+00:00,6
4439,117296368,https://github.com/ChrisPVille/jtaglet.git,2018-01-12 23:07:51+00:00,Easy-to-use JTAG TAP and Debug Controller core written in Verilog,ChrisPVille/jtaglet,Verilog,jtaglet,15,21,2024-10-08 15:14:15+00:00,9
4440,113904439,https://github.com/secworks/blake2s.git,2017-12-11 20:20:15+00:00,Verilog implementation of the 32-bit version of the Blake2 hash function,secworks/blake2s,Verilog,blake2s,589,21,2024-10-02 15:31:34+00:00,8
4441,121242393,https://github.com/nqHITSZ/Systolic-Array.git,2018-02-12 12:10:30+00:00,course design,nqHITSZ/Systolic-Array,Verilog,Systolic-Array,7492,20,2024-09-28 18:13:42+00:00,2
4442,119882216,https://github.com/Digilent/Arty-A7-35-XADC.git,2018-02-01 19:23:05+00:00,,Digilent/Arty-A7-35-XADC,Verilog,Arty-A7-35-XADC,61,18,2024-07-01 02:03:40+00:00,4
4443,115755036,https://github.com/zebmehring/Processor-Cache.git,2017-12-29 21:25:32+00:00,A Verilog implementation of a processor cache.,zebmehring/Processor-Cache,Verilog,Processor-Cache,336,18,2024-09-27 02:23:47+00:00,5
4444,113890540,https://github.com/igor-m/UPduino-Mecrisp-Ice-15kB.git,2017-12-11 17:53:19+00:00,Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.,igor-m/UPduino-Mecrisp-Ice-15kB,Verilog,UPduino-Mecrisp-Ice-15kB,710,17,2024-09-10 16:05:38+00:00,3
4445,115100568,https://github.com/alangarf/tm1638-verilog.git,2017-12-22 09:35:27+00:00,A basic verilog driver for the TM1638 LED and key matrix chip,alangarf/tm1638-verilog,Verilog,tm1638-verilog,1370,17,2024-07-31 04:41:26+00:00,1
4446,118027048,https://github.com/azonenberg/protohdl.git,2018-01-18 19:19:29+00:00,Streaming FPGA/ASIC code generator for Google Protocol Buffers.,azonenberg/protohdl,Verilog,protohdl,28,16,2024-05-27 23:44:00+00:00,2
4447,115771353,https://github.com/akzare/HardORB.git,2017-12-30 03:35:45+00:00,TCP/IP and UDP/IP protocol stack off-loading,akzare/HardORB,Verilog,HardORB,61,15,2023-12-04 16:34:34+00:00,2
4448,119151282,https://github.com/ChenJianyunp/Posit32-2-exact-multiply-accumulator.git,2018-01-27 09:37:29+00:00,This is a hardware implementation of exact multiply accumulator for  32-bit posit number with es=2,ChenJianyunp/Posit32-2-exact-multiply-accumulator,Verilog,Posit32-2-exact-multiply-accumulator,12,15,2023-12-26 12:41:31+00:00,4
4449,113804876,https://github.com/delhatch/Red_Tracker.git,2017-12-11 02:54:15+00:00,"Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. See the video. Pure Verilog. (No soft-core processor.)",delhatch/Red_Tracker,Verilog,Red_Tracker,15254,14,2024-04-12 14:12:41+00:00,2
4450,114334639,https://github.com/kzoacn/RISCV-CPU.git,2017-12-15 06:21:51+00:00,SJTU Computer Architecture(1) Hw,kzoacn/RISCV-CPU,Verilog,RISCV-CPU,11813,14,2023-03-10 05:55:43+00:00,0
4451,117032809,https://github.com/aignacio/iir_filter.git,2018-01-11 01:24:32+00:00,IIR Lowpass Filter,aignacio/iir_filter,Verilog,iir_filter,23817,14,2024-10-14 15:23:20+00:00,6
4452,119546745,https://github.com/overlogged/sky-machine.git,2018-01-30 14:24:23+00:00,An untyped lambda calculus machine designed in FPGA.,overlogged/sky-machine,Verilog,sky-machine,118,14,2023-07-27 05:48:13+00:00,1
4453,119107706,https://github.com/OpenBanboo/High-Performance-ALU.git,2018-01-26 21:57:41+00:00,RTL Design and Implementation of High Performance Algorithm Logic Units,OpenBanboo/High-Performance-ALU,Verilog,High-Performance-ALU,1238,13,2023-07-31 02:59:35+00:00,2
4454,116473298,https://github.com/Starrynightzyq/Traffic-lights-ce.git,2018-01-06 10:16:53+00:00,基于FPGA的交通灯,Starrynightzyq/Traffic-lights-ce,Verilog,Traffic-lights-ce,1233,13,2024-05-14 09:49:51+00:00,2
4455,113051235,https://github.com/shrut1996/Cache-Implementation.git,2017-12-04 14:14:50+00:00,Implementation of a cache memory in verilog,shrut1996/Cache-Implementation,Verilog,Cache-Implementation,10,13,2024-09-18 09:30:26+00:00,4
4456,116582430,https://github.com/bryonkucharski/FPGA-ultrasonic-radar.git,2018-01-07 16:50:32+00:00,Verilog implementation of a ultrasonic radar,bryonkucharski/FPGA-ultrasonic-radar,Verilog,FPGA-ultrasonic-radar,537,13,2024-10-13 11:01:01+00:00,2
4457,119753247,https://github.com/westonb/cute-qcw.git,2018-01-31 22:45:44+00:00,A compact qcw tesla coil system,westonb/cute-qcw,Verilog,cute-qcw,2765,12,2023-12-02 20:26:20+00:00,2
4458,112967454,https://github.com/bruce311/CSGO-fpga-Edition.git,2017-12-03 22:01:47+00:00,FPGA Verilog HDL design project (DE1-SoC),bruce311/CSGO-fpga-Edition,Verilog,CSGO-fpga-Edition,40937,12,2024-06-29 22:07:23+00:00,1
4459,117053577,https://github.com/woshiyyya/RISCV-CPU.git,2018-01-11 05:17:36+00:00,Write a CPU from scratch!  (5-stage pipeline & 2-way-cache),woshiyyya/RISCV-CPU,Verilog,RISCV-CPU,1613,11,2024-03-21 13:41:52+00:00,2
4460,116704972,https://github.com/google/yaricv32.git,2018-01-08 17:08:36+00:00,,google/yaricv32,Verilog,yaricv32,32,11,2024-10-25 12:32:17+00:00,10
4461,118765017,https://github.com/pulp-platform/jtag_pulp.git,2018-01-24 12:51:28+00:00,,pulp-platform/jtag_pulp,Verilog,jtag_pulp,34,11,2024-02-02 09:03:20+00:00,11
4462,117900380,https://github.com/akash10295/VLSI-Design-FrontEnd-plus-BackEnd.git,2018-01-17 22:27:24+00:00,,akash10295/VLSI-Design-FrontEnd-plus-BackEnd,Verilog,VLSI-Design-FrontEnd-plus-BackEnd,2909,11,2024-10-12 09:34:17+00:00,0
4463,113330705,https://github.com/jjchico/verilog-examples.git,2017-12-06 15:07:03+00:00,"Various, hopefully useful, Verilog examples.",jjchico/verilog-examples,Verilog,verilog-examples,26,10,2024-10-13 01:58:38+00:00,1
4464,114896735,https://github.com/nickyc975/Y86-PIPE-CPU.git,2017-12-20 14:32:32+00:00,This is an implementation of Y86 instruction set in Verilog HDL.,nickyc975/Y86-PIPE-CPU,Verilog,Y86-PIPE-CPU,491,10,2024-01-20 08:39:06+00:00,3
4465,120905844,https://github.com/hoglet67/Ice40LogicSniffer.git,2018-02-09 12:57:34+00:00,BlackIce port of the Open Bench Logic Sniffer,hoglet67/Ice40LogicSniffer,Verilog,Ice40LogicSniffer,79,10,2023-10-06 01:28:03+00:00,4
4466,114324064,https://github.com/yutxie/cpu-riscv.git,2017-12-15 03:41:01+00:00,ACM Class 2017 Computer Architecture,yutxie/cpu-riscv,Verilog,cpu-riscv,68,10,2023-01-28 16:28:57+00:00,1
4467,116401527,https://github.com/egienvalue/MIPS_R10K_Processor.git,2018-01-05 15:54:12+00:00,2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus,egienvalue/MIPS_R10K_Processor,Verilog,MIPS_R10K_Processor,11288,9,2024-10-13 20:13:09+00:00,4
4468,121021251,https://github.com/mmicko/workshop_badge.git,2018-02-10 14:15:37+00:00,Proposal for FPGA workshop badge for Hackaday Belgrade 2018,mmicko/workshop_badge,Verilog,workshop_badge,576,9,2019-03-20 10:19:44+00:00,2
4469,118480210,https://github.com/mrehkopf/n64rgb-1.git,2018-01-22 16:03:40+00:00,Everything around N64 and RGB,mrehkopf/n64rgb-1,Verilog,n64rgb-1,14452,9,2024-05-04 01:41:53+00:00,17
4470,115950961,https://github.com/daveshah1/pmods.git,2018-01-01 22:00:15+00:00,PMODs primarily for demo usage with icestorm,daveshah1/pmods,Verilog,pmods,283,9,2024-04-04 22:17:22+00:00,4
4471,114091260,https://github.com/TimerChen/CPU_RISC-V.git,2017-12-13 07:56:42+00:00,My simple CPU designed on Basys3 with RISC-V standard.,TimerChen/CPU_RISC-V,Verilog,CPU_RISC-V,12919,9,2024-09-24 05:49:11+00:00,3
4472,114504428,https://github.com/hanchenye/fft-kernel.git,2017-12-17 02:38:39+00:00,64b FFT IP in verilog for FPGA,hanchenye/fft-kernel,Verilog,fft-kernel,17,9,2024-07-01 14:47:44+00:00,2
4473,121078394,https://github.com/0x2fed/FPGA-GroestlCoin-Miner.git,2018-02-11 03:06:00+00:00,An Open Source FPGA GroestlCoin Miner,0x2fed/FPGA-GroestlCoin-Miner,Verilog,FPGA-GroestlCoin-Miner,27,8,2023-07-17 21:55:34+00:00,13
4474,120438608,https://github.com/jatinmandav/Verilog-HDL.git,2018-02-06 10:27:25+00:00,Programs based on Verilog - Hardware Description Language,jatinmandav/Verilog-HDL,Verilog,Verilog-HDL,23,8,2024-10-18 09:29:38+00:00,1
4475,113660309,https://github.com/cudnn/USBtoMIPI.git,2017-12-09 10:15:14+00:00,- Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA,cudnn/USBtoMIPI,Verilog,USBtoMIPI,4374,8,2024-05-25 04:55:12+00:00,10
4476,119126104,https://github.com/WanQiyang/mips-cpu.git,2018-01-27 02:46:15+00:00,UCAS 2017秋 计算机体系结构实验 MIPS流水线CPU,WanQiyang/mips-cpu,Verilog,mips-cpu,4447,8,2024-09-18 09:30:39+00:00,2
4477,120851390,https://github.com/SYZYGYfpga/brain-sample-hdl.git,2018-02-09 03:27:43+00:00,A repository used to store and maintain the HDL for the samples included with the Brain-1,SYZYGYfpga/brain-sample-hdl,Verilog,brain-sample-hdl,51,8,2023-12-03 11:26:15+00:00,4
4478,114811571,https://github.com/dillonhuff/VerilogToCoreIR.git,2017-12-19 21:12:03+00:00,Experimenting with yosys verilog frontend to coreir,dillonhuff/VerilogToCoreIR,Verilog,VerilogToCoreIR,327,7,2024-09-14 03:14:23+00:00,2
4479,117902949,https://github.com/jacketizer/am2900-verilog.git,2018-01-17 22:58:15+00:00,The Am2900 Family IC's implemented in Verilog,jacketizer/am2900-verilog,Verilog,am2900-verilog,7,7,2024-03-22 02:39:31+00:00,1
4480,115752279,https://github.com/MiSTer-devel/Arcade-BurgerTime_MiSTer.git,2017-12-29 20:33:15+00:00,Arcade: Burger Time for MiSTer,MiSTer-devel/Arcade-BurgerTime_MiSTer,Verilog,Arcade-BurgerTime_MiSTer,10904,7,2024-05-26 04:26:13+00:00,14
4481,116954149,https://github.com/alaattinyilmaz/vending-machine.git,2018-01-10 12:21:36+00:00,Vending Machine implementation on FPGA.,alaattinyilmaz/vending-machine,Verilog,vending-machine,202,7,2024-10-22 13:12:10+00:00,0
4482,119582084,https://github.com/TianheYu/SMEM_Fully_Pipelined_Design.git,2018-01-30 19:13:26+00:00,"SMEM++, A Fully Pipelined and Time-Multiplexed SMEM Seeding Accelerator for Genome Sequencing",TianheYu/SMEM_Fully_Pipelined_Design,Verilog,SMEM_Fully_Pipelined_Design,447,7,2024-09-11 17:43:00+00:00,3
4483,118895561,https://github.com/BXYMartin/MIPS-CPU.git,2018-01-25 10:01:08+00:00,Xilinx Project for MIPS CPU,BXYMartin/MIPS-CPU,Verilog,MIPS-CPU,5693,7,2023-05-08 17:14:51+00:00,0
4484,114642856,https://github.com/sanketny8/Processor_32bit_RISC_verilog.git,2017-12-18 13:12:47+00:00,Single cycle processor in verilog.,sanketny8/Processor_32bit_RISC_verilog,Verilog,Processor_32bit_RISC_verilog,762,7,2024-10-02 15:28:05+00:00,3
4485,119326560,https://github.com/bwyogatama/OCR-for-Handwritten-Mathematical-Expressions-Using-FPGA.git,2018-01-29 03:27:17+00:00,,bwyogatama/OCR-for-Handwritten-Mathematical-Expressions-Using-FPGA,Verilog,OCR-for-Handwritten-Mathematical-Expressions-Using-FPGA,265,7,2024-09-12 15:51:53+00:00,5
4486,117263889,https://github.com/SergejShatilov/sdfm.git,2018-01-12 16:31:22+00:00,sigma-delta demodulator (verilog),SergejShatilov/sdfm,Verilog,sdfm,51,7,2024-06-12 16:40:03+00:00,1
4487,115247408,https://github.com/shreytdoshi/tcp-ip.git,2017-12-24 07:32:20+00:00,A simplified version of TCP/IP protocol using Triple Speed Ethernet on NIOS II System over FPGAs,shreytdoshi/tcp-ip,Verilog,tcp-ip,46664,6,2023-09-19 20:47:46+00:00,1
4488,120990588,https://github.com/brandon-t-nguyen/lc3-hw.git,2018-02-10 06:21:50+00:00,Hardware implementation of Yale Patt's LC-3 educational ISA,brandon-t-nguyen/lc3-hw,Verilog,lc3-hw,97,6,2024-08-30 03:26:51+00:00,0
4489,114377610,https://github.com/libertyeagle/fpga_snake.git,2017-12-15 14:10:17+00:00,FPGA Implementation of Snake Game on Nexys3,libertyeagle/fpga_snake,Verilog,fpga_snake,38322,6,2021-12-29 08:05:49+00:00,2
4490,118579912,https://github.com/muweilin/emmc_test.git,2018-01-23 08:20:23+00:00,,muweilin/emmc_test,Verilog,emmc_test,15504,6,2024-03-19 10:15:33+00:00,6
4491,115074071,https://github.com/HoshinoTouko/MultiCycleCPU_MIPS.git,2017-12-22 03:49:05+00:00,,HoshinoTouko/MultiCycleCPU_MIPS,Verilog,MultiCycleCPU_MIPS,3718,6,2024-09-19 11:37:22+00:00,2
4492,117783692,https://github.com/2122aaor/shakti_custom.git,2018-01-17 04:25:29+00:00,testbed for modifications on the family of RISCV processors under the shakti_public bitbucket repository ,2122aaor/shakti_custom,Verilog,shakti_custom,37227,6,2022-06-22 00:06:39+00:00,5
4493,119045582,https://github.com/secworks/cbc.git,2018-01-26 11:45:53+00:00,CBC block cipher mode of operation for AES.,secworks/cbc,Verilog,cbc,35,6,2023-12-05 11:35:27+00:00,4
4494,115162999,https://github.com/RayCiel/RISCV_CPU.git,2017-12-23 01:45:55+00:00,A simple CPU designed on Basys3 with RISC-V standard.,RayCiel/RISCV_CPU,Verilog,RISCV_CPU,967,6,2024-02-11 10:21:14+00:00,0
4495,120129768,https://github.com/ahegazy/HDL.git,2018-02-03 21:07:40+00:00,"This repository contains scripts that I create through my digital design course in Verilog, VHDL, SystemVerilog etc..",ahegazy/HDL,Verilog,HDL,214,6,2023-07-25 08:05:45+00:00,2
4496,117796784,https://github.com/randysuen/heap_sorting.git,2018-01-17 06:49:57+00:00,this is a heap sorting RTL module in verilog,randysuen/heap_sorting,Verilog,heap_sorting,1565,5,2023-12-12 06:46:18+00:00,1
4497,115067157,https://github.com/devKyanon/1G_CML_OpenFlow.git,2017-12-22 02:22:28+00:00,OpenFlow switch for NetFPGA 1G CML,devKyanon/1G_CML_OpenFlow,Verilog,1G_CML_OpenFlow,18721,5,2023-10-31 02:58:48+00:00,6
4498,113344787,https://github.com/alangarf/tm1637-verilog.git,2017-12-06 17:07:56+00:00,A basic verilog driver for the TM1637 LED driver chip,alangarf/tm1637-verilog,Verilog,tm1637-verilog,29,5,2024-06-11 12:14:31+00:00,1
4499,115914109,https://github.com/Anprivate/al422-bam.git,2018-01-01 11:07:51+00:00,Led panel FPGA controller with BAM,Anprivate/al422-bam,Verilog,al422-bam,3586,5,2024-01-07 10:40:31+00:00,0
4500,115495459,https://github.com/Jinglei-Cheng-THU/AES_ASIC.git,2017-12-27 07:40:32+00:00,,Jinglei-Cheng-THU/AES_ASIC,Verilog,AES_ASIC,2595,5,2023-03-10 09:39:03+00:00,2
4501,115232359,https://github.com/kuanwoo/SYMPL64_FloatingPoint_RISC-.git,2017-12-24 01:26:03+00:00," SYMPLYON 64-bit GP-GPU Compute Unit ISA and synthesizable Verilog RTL model for IEEE754-2008 Compute applications.  This is a single floating-point compute unit with four, interleaving threads.  It features FloPoCo-generated floating-point operators.",kuanwoo/SYMPL64_FloatingPoint_RISC-,Verilog,SYMPL64_FloatingPoint_RISC-,1752,5,2022-06-05 08:17:12+00:00,1
4502,116866011,https://github.com/META-DREAMER/Qwik-e-Classifier.git,2018-01-09 20:15:54+00:00,Realtime Object Classification using Custom AI Hardware Accelerator ,META-DREAMER/Qwik-e-Classifier,Verilog,Qwik-e-Classifier,97081,5,2021-07-29 05:23:16+00:00,2
4503,114943225,https://github.com/tom66/fpgascope.git,2017-12-21 00:16:57+00:00,A very basic FPGA oscilloscope for the DE1-SoC Altera FPGA Development Board,tom66/fpgascope,Verilog,fpgascope,215,5,2024-09-05 05:45:44+00:00,5
4504,117186919,https://github.com/ataradov/max10_bb.git,2018-01-12 03:22:34+00:00,Altera MAX 10 Breakout Board,ataradov/max10_bb,Verilog,max10_bb,145,5,2024-08-13 09:52:49+00:00,3
4505,113582216,https://github.com/miRoox/HIT-DigitalElectronicTechnology.git,2017-12-08 14:20:19+00:00,哈工大《数字电子技术基础》+《数字电子技术基础实验》,miRoox/HIT-DigitalElectronicTechnology,Verilog,HIT-DigitalElectronicTechnology,722,5,2024-10-18 11:45:28+00:00,2
4506,113654920,https://github.com/regttycomit/PS2_CXD9731_HDD_ADAPTOR.git,2017-12-09 08:37:14+00:00,Hardware rebuild partial function of the CXD9731 chip,regttycomit/PS2_CXD9731_HDD_ADAPTOR,Verilog,PS2_CXD9731_HDD_ADAPTOR,87,5,2024-04-16 06:00:08+00:00,0
4507,121105561,https://github.com/TeamHarekaze/HarekazeCTF2018-problems.git,2018-02-11 09:07:27+00:00,Harekaze CTF 2018 problems,TeamHarekaze/HarekazeCTF2018-problems,Verilog,HarekazeCTF2018-problems,3031,5,2021-03-25 08:46:25+00:00,2
4508,113449723,https://github.com/kingstacker/second_counter.git,2017-12-07 12:43:23+00:00,数字秒表的FPGA实现,kingstacker/second_counter,Verilog,second_counter,8,4,2024-06-11 01:01:01+00:00,2
4509,117931499,https://github.com/mera-desh-mahan/vedicMultiplier.git,2018-01-18 04:17:39+00:00,This project implements a hardware design of a high speed Multiplier using techniques of Vedic Mathematics that improves the overall performance of any arithmetic unit. ,mera-desh-mahan/vedicMultiplier,Verilog,vedicMultiplier,6,4,2023-12-07 02:10:06+00:00,5
4510,114561667,https://github.com/mattvenn/nco.git,2017-12-17 19:10:50+00:00,numerically controlled oscillator,mattvenn/nco,Verilog,nco,2,4,2023-11-15 16:04:59+00:00,0
4511,118638687,https://github.com/EECS150/fpga_labs_sp18.git,2018-01-23 16:40:34+00:00,"FPGA lab skeleton code for EECS151/251A, Spring 2018",EECS150/fpga_labs_sp18,Verilog,fpga_labs_sp18,4245,4,2023-01-28 13:18:00+00:00,1
4512,119099946,https://github.com/bikerglen/arty-robot-arm-ping-pong-balls.git,2018-01-26 20:29:45+00:00,,bikerglen/arty-robot-arm-ping-pong-balls,Verilog,arty-robot-arm-ping-pong-balls,25,4,2022-04-28 22:45:30+00:00,1
4513,117032454,https://github.com/djrmlrfs/cpu-rsicv.git,2018-01-11 01:20:47+00:00,,djrmlrfs/cpu-rsicv,Verilog,cpu-rsicv,12,4,2023-05-25 07:49:12+00:00,1
4514,117945452,https://github.com/Raamakrishnan/minuteCore.git,2018-01-18 07:01:52+00:00,A basic 5-stage pipelined RV32I core in Verilog,Raamakrishnan/minuteCore,Verilog,minuteCore,85,4,2022-07-24 08:15:51+00:00,0
4515,116478018,https://github.com/pankajk1997/1x3_Router.git,2018-01-06 11:37:26+00:00,A secure 1x3 mini Router designed in Verilog,pankajk1997/1x3_Router,Verilog,1x3_Router,20,4,2024-02-01 07:32:57+00:00,3
4516,115837791,https://github.com/kamat900/puf-1.git,2017-12-31 02:32:15+00:00,Hardware PUF FPGA implementation,kamat900/puf-1,Verilog,puf-1,32787,4,2023-04-23 23:53:02+00:00,2
4517,116844237,https://github.com/poweihuang17/opensparc_riscv.git,2018-01-09 16:55:07+00:00,porting opensparc t2 to risc-v. Change its front end from sparc to rv64.,poweihuang17/opensparc_riscv,Verilog,opensparc_riscv,380,4,2024-03-08 07:27:39+00:00,0
4518,113756623,https://github.com/cerkit/FPGAForFun.git,2017-12-10 14:28:38+00:00,FPGA Projects,cerkit/FPGAForFun,Verilog,FPGAForFun,1361,4,2020-10-22 11:41:05+00:00,3
4519,115818580,https://github.com/leibohan/MIPS-MULTICYCLE.git,2017-12-30 19:30:30+00:00,A Homework to write a simple multicyle CPU for MIPS structure under cerilog language,leibohan/MIPS-MULTICYCLE,Verilog,MIPS-MULTICYCLE,158,3,2019-01-03 12:46:18+00:00,0
4520,118632426,https://github.com/asimahsan1990/Lenet_Accelerator.git,2018-01-23 15:52:00+00:00,,asimahsan1990/Lenet_Accelerator,Verilog,Lenet_Accelerator,115541,3,2023-10-05 10:54:30+00:00,12
4521,114553631,https://github.com/zqzten/Pipelined-MIPS-CPU.git,2017-12-17 17:01:37+00:00,A Verilog implementation of a simplified pipelined MIPS CPU.,zqzten/Pipelined-MIPS-CPU,Verilog,Pipelined-MIPS-CPU,1102,3,2024-02-24 04:19:55+00:00,0
4522,113609096,https://github.com/reedjosh/Bluetooth_Project.git,2017-12-08 19:17:31+00:00,Bluetooth via an HC-05 on the DE0-Nano,reedjosh/Bluetooth_Project,Verilog,Bluetooth_Project,166,3,2024-03-23 04:45:30+00:00,0
4523,118175582,https://github.com/DOOKNET/AM.git,2018-01-19 20:34:13+00:00,AM调制解调的FPGA实现,DOOKNET/AM,Verilog,AM,28065,3,2024-08-05 06:55:35+00:00,0
4524,116493102,https://github.com/ryutakashino/MtxMul8_DigilentLinux_on_ZYBO.git,2018-01-06 15:20:07+00:00,8x8の行列積をFPGAで解く,ryutakashino/MtxMul8_DigilentLinux_on_ZYBO,Verilog,MtxMul8_DigilentLinux_on_ZYBO,832,3,2022-07-26 01:08:47+00:00,0
4525,118471087,https://github.com/sanketny8/Pipelined_Processer_RISC_32_Verilog.git,2018-01-22 14:52:37+00:00,Pipelined version of Single Cycle Processor.,sanketny8/Pipelined_Processer_RISC_32_Verilog,Verilog,Pipelined_Processer_RISC_32_Verilog,788,3,2024-10-20 12:14:32+00:00,0
4526,115177032,https://github.com/JonathanGWesterfield/ECEN350.git,2017-12-23 06:52:08+00:00,,JonathanGWesterfield/ECEN350,Verilog,ECEN350,1221,3,2022-09-21 22:15:49+00:00,4
4527,120100339,https://github.com/tedyapo/TinyFPGA-game-console.git,2018-02-03 14:52:18+00:00,VGA game console for use with TinyFPGA A-series modules,tedyapo/TinyFPGA-game-console,Verilog,TinyFPGA-game-console,125,3,2022-10-29 09:24:39+00:00,0
4528,120483935,https://github.com/matthiasbock/ice40up5k-playground.git,2018-02-06 16:02:00+00:00,Playing around with Lattice iCE40UP5K-B-EVN and iCEstorm,matthiasbock/ice40up5k-playground,Verilog,ice40up5k-playground,20,3,2022-05-16 08:12:35+00:00,0
4529,114856850,https://github.com/Hzfengsy/RISC-V.git,2017-12-20 07:27:07+00:00,,Hzfengsy/RISC-V,Verilog,RISC-V,470,3,2020-02-01 04:01:04+00:00,0
4530,121144112,https://github.com/JoshuaEbenezer/verilog-hdl.git,2018-02-11 16:43:57+00:00,Smorgasbord of HDL codes,JoshuaEbenezer/verilog-hdl,Verilog,verilog-hdl,19,3,2022-02-26 23:18:54+00:00,0
4531,120102608,https://github.com/bakhshalipour/Blokus-on-FPGA.git,2018-02-03 15:20:11+00:00,FPGA-based implementation of Blokus game,bakhshalipour/Blokus-on-FPGA,Verilog,Blokus-on-FPGA,18,3,2022-02-18 00:36:25+00:00,0
4532,121041165,https://github.com/digitalinvitro/EasyComp_PDP-11.git,2018-02-10 18:15:06+00:00,FPGA implementation of PDP-11 computer,digitalinvitro/EasyComp_PDP-11,Verilog,EasyComp_PDP-11,331,3,2023-10-20 12:07:20+00:00,0
4533,117067702,https://github.com/camelop/lr_riscv_cpu.git,2018-01-11 07:48:28+00:00,2017 SJTU SYSTEM project (RISCV-CPU with base inst),camelop/lr_riscv_cpu,Verilog,lr_riscv_cpu,14395,3,2024-04-08 02:49:02+00:00,1
4534,114370065,https://github.com/KurodaKanbei/System-Architecture.git,2017-12-15 12:48:43+00:00,A CPU with Tomasulo Algorithm,KurodaKanbei/System-Architecture,Verilog,System-Architecture,5206,3,2021-01-30 11:59:46+00:00,1
4535,117600929,https://github.com/dillonhuff/CGRA_partial_eval.git,2018-01-15 22:12:58+00:00,,dillonhuff/CGRA_partial_eval,Verilog,CGRA_partial_eval,16292,3,2023-02-04 03:34:43+00:00,0
4536,115232675,https://github.com/bqia0/Laser-Pointer-Paint.git,2017-12-24 01:34:39+00:00,ECE385 Final Project,bqia0/Laser-Pointer-Paint,Verilog,Laser-Pointer-Paint,8970,3,2023-12-17 09:56:21+00:00,0
4537,121321049,https://github.com/nqHITSZ/Systolic_Array_FIR.git,2018-02-13 00:43:43+00:00,Implementation of a FIR filter based on Systolic Array using Verilog,nqHITSZ/Systolic_Array_FIR,Verilog,Systolic_Array_FIR,348,3,2024-09-01 02:16:01+00:00,1
4538,114855717,https://github.com/fords/Design_of_Computer_Systems.git,2017-12-20 07:15:28+00:00,Designing Pipelined RISC Processor,fords/Design_of_Computer_Systems,Verilog,Design_of_Computer_Systems,4793,3,2022-05-23 03:39:24+00:00,0
4539,114865958,https://github.com/EatonL/DIV.git,2017-12-20 09:04:21+00:00,verilog实现定点数（小数）除法器,EatonL/DIV,Verilog,DIV,24,3,2024-07-24 04:38:22+00:00,0
4540,119213113,https://github.com/halfmanhalftaco/ice40svga.git,2018-01-28 00:00:29+00:00,Rudimentary example of generating 800x600 SVGA on a Lattice ICE40HX4K FPGA,halfmanhalftaco/ice40svga,Verilog,ice40svga,14,3,2024-06-25 16:44:08+00:00,0
4541,114135565,https://github.com/miss5plus0/MIPS-pipeline.git,2017-12-13 15:12:36+00:00,a simulation of MIPS-pipeline by using verilog in modelsim,miss5plus0/MIPS-pipeline,Verilog,MIPS-pipeline,1137,3,2022-12-15 03:22:53+00:00,1
4542,115600795,https://github.com/dreamtalen/HEVC_ME.git,2017-12-28 08:09:01+00:00,,dreamtalen/HEVC_ME,Verilog,HEVC_ME,876,3,2020-09-06 08:28:34+00:00,3
4543,120114474,https://github.com/bakhshalipour/Hazard-Detector.git,2018-02-03 17:42:08+00:00,Discovering hazards in combinational logic,bakhshalipour/Hazard-Detector,Verilog,Hazard-Detector,38,3,2022-02-18 00:36:58+00:00,0
4544,114851253,https://github.com/Ariskumar/Lorentz-attractor.git,2017-12-20 06:26:37+00:00,,Ariskumar/Lorentz-attractor,Verilog,Lorentz-attractor,172,2,2023-03-22 07:46:41+00:00,0
4545,121193326,https://github.com/hackerspacesv/LedMatrixDriver.git,2018-02-12 03:04:55+00:00,LED Matrix Driver for the Lattice ICE40 FPGA,hackerspacesv/LedMatrixDriver,Verilog,LedMatrixDriver,297,2,2020-12-10 13:08:24+00:00,1
4546,114664169,https://github.com/ionicsolutions/fecs.git,2017-12-18 16:38:35+00:00, FPGA-based high-resolution pulse sequencer for an ionic quantum network,ionicsolutions/fecs,Verilog,fecs,8,2,2023-12-27 11:45:22+00:00,2
4547,120043621,https://github.com/FSXAC/FPGAMandelbrot.git,2018-02-02 23:49:06+00:00,Mandelbrot set implemented on the DE1-SoC FPGA,FSXAC/FPGAMandelbrot,Verilog,FPGAMandelbrot,351,2,2024-08-02 14:03:24+00:00,1
4548,114062587,https://github.com/taoyilee/mock_ram.git,2017-12-13 02:19:39+00:00,Mocking RAM/ROM Generator,taoyilee/mock_ram,Verilog,mock_ram,373,2,2023-03-05 01:14:57+00:00,1
4549,116408160,https://github.com/oaxelou/ce232.git,2018-01-05 17:06:42+00:00,Computer Organization and Design (2nd year - 3rd semester),oaxelou/ce232,Verilog,ce232,33539,2,2022-03-31 18:00:55+00:00,1
4550,114061103,https://github.com/FPGA-Bot-Yang/Dark_Matter_BE.git,2017-12-13 02:03:34+00:00,,FPGA-Bot-Yang/Dark_Matter_BE,Verilog,Dark_Matter_BE,2064,2,2024-08-05 17:56:39+00:00,1
4551,116992012,https://github.com/hotseklots/ChristmasLights.git,2018-01-10 17:57:03+00:00,,hotseklots/ChristmasLights,Verilog,ChristmasLights,3405,2,2018-07-08 08:55:26+00:00,0
4552,118128601,https://github.com/balmerdx/asm18.git,2018-01-19 13:31:20+00:00,18 bit processor. Designed for Cyclone IV,balmerdx/asm18,Verilog,asm18,170,2,2020-02-24 23:27:44+00:00,1
4553,112924952,https://github.com/mipscache/or1200_rtl2gds.git,2017-12-03 12:12:11+00:00,,mipscache/or1200_rtl2gds,Verilog,or1200_rtl2gds,3625,2,2021-07-16 05:06:46+00:00,0
4554,114421971,https://github.com/SymbiFlow/prjxray-experiments-archive-2017.git,2017-12-16 00:24:56+00:00,These are experiments which we conducted in 2017 as part of Project X-Ray.,SymbiFlow/prjxray-experiments-archive-2017,Verilog,prjxray-experiments-archive-2017,83,2,2023-01-28 21:19:07+00:00,1
4555,118570870,https://github.com/anupkumar-siuc/ROM-Memory-Design-Using-Verilog.git,2018-01-23 06:57:34+00:00,"Designing a ROM block (i.e., a sequential circuit) that can perform different mathematical function.",anupkumar-siuc/ROM-Memory-Design-Using-Verilog,Verilog,ROM-Memory-Design-Using-Verilog,175,2,2022-02-09 16:29:12+00:00,0
4556,121451410,https://github.com/SagarShah77/Implementing-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit.git,2018-02-14 00:00:38+00:00,First verilog project.,SagarShah77/Implementing-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit,Verilog,Implementing-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit,912,2,2022-10-27 23:42:27+00:00,0
4557,115476825,https://github.com/DrCarlLuo/Mips-32-CPU.git,2017-12-27 03:21:13+00:00,A nearly holistic CPU with MIPS architecture implementing 50+ instructions together with cache and TLB.,DrCarlLuo/Mips-32-CPU,Verilog,Mips-32-CPU,99,2,2019-11-26 20:33:11+00:00,1
4558,112893591,https://github.com/fttftt1426/ahb_arbiter.git,2017-12-03 02:23:40+00:00,,fttftt1426/ahb_arbiter,Verilog,ahb_arbiter,3,2,2022-08-17 06:33:55+00:00,3
4559,118835822,https://github.com/dillonhuff/CoreIRBenchmarks.git,2018-01-24 23:35:36+00:00,A collection of larger designs to test coreir with,dillonhuff/CoreIRBenchmarks,Verilog,CoreIRBenchmarks,22,2,2019-12-06 15:16:38+00:00,0
4560,116346235,https://github.com/techcentaur/COL216-Lab-Assignments.git,2018-01-05 05:34:11+00:00,Computer Architecture - COL216 Lab Assigments,techcentaur/COL216-Lab-Assignments,Verilog,COL216-Lab-Assignments,141,2,2018-05-14 12:31:09+00:00,0
4561,115601998,https://github.com/hanliutong/Digital-logic-experiment.git,2017-12-28 08:23:25+00:00,,hanliutong/Digital-logic-experiment,Verilog,Digital-logic-experiment,25030,2,2021-11-24 11:35:16+00:00,0
4562,114777635,https://github.com/jasperzhong/TankWar.git,2017-12-19 14:53:30+00:00,Final project of  Fall 2017 Digital Logic at Tongji Univ.,jasperzhong/TankWar,Verilog,TankWar,1474,2,2021-03-22 03:40:21+00:00,1
4563,115617082,https://github.com/evamgilotra/VLIW.git,2017-12-28 11:32:30+00:00,,evamgilotra/VLIW,Verilog,VLIW,443,2,2019-12-02 08:38:11+00:00,2
4564,115181943,https://github.com/thtitech/Verilog.git,2017-12-23 08:22:44+00:00,verilogでプロセッサー,thtitech/Verilog,Verilog,Verilog,9,2,2018-09-24 12:36:47+00:00,2
4565,115201418,https://github.com/ExperimentalPhysics/I2C.git,2017-12-23 14:40:24+00:00,Custom i2c modules and ip cores,ExperimentalPhysics/I2C,Verilog,I2C,15,2,2019-01-04 19:02:25+00:00,0
4566,115117976,https://github.com/dreamATD/TomRiVer-CPU.git,2017-12-22 13:31:52+00:00,A cpu using Tomasulo‘s algorithm and risc-v instruction set.,dreamATD/TomRiVer-CPU,Verilog,TomRiVer-CPU,143,2,2022-06-06 08:42:40+00:00,0
4567,121218600,https://github.com/0xf3cd/fpga-game.git,2018-02-12 08:13:22+00:00,"a game using SD, MP3, VGA and Sound sensor",0xf3cd/fpga-game,Verilog,fpga-game,165,2,2022-01-03 13:22:39+00:00,0
4568,113780415,https://github.com/pomonam/Rock-Paper-Scissors-Arcade-Machine.git,2017-12-10 20:19:12+00:00,"Arcade game for ""Rock, Paper, Scissor"" in Verilog.",pomonam/Rock-Paper-Scissors-Arcade-Machine,Verilog,Rock-Paper-Scissors-Arcade-Machine,333,2,2024-04-09 17:47:03+00:00,0
4569,114726217,https://github.com/aschwenn/ECEN350-Processor.git,2017-12-19 06:11:31+00:00,Simple ARMv8 processor implemented using Verilog (single cycle and pipelined),aschwenn/ECEN350-Processor,Verilog,ECEN350-Processor,21,2,2024-08-22 19:47:25+00:00,2
4570,114466144,https://github.com/shikhar1729/ADVD-Digital-Project.git,2017-12-16 14:18:59+00:00, Designed a half-adder using Pass-transistor logic style in MicroWind. Also designed a multiplier accumulator unit for a stream of two 8-bit data in Verilog.,shikhar1729/ADVD-Digital-Project,Verilog,ADVD-Digital-Project,1279,2,2022-04-13 12:11:49+00:00,0
4571,120356546,https://github.com/nhasbun/nios_flash_spi_communication.git,2018-02-05 20:17:44+00:00,Smalll library and quartus project for data transaction between Nios II and Flash Memory S25FL256S.,nhasbun/nios_flash_spi_communication,Verilog,nios_flash_spi_communication,2968,2,2022-05-25 06:20:14+00:00,2
4572,121470165,https://github.com/sirius1242/musicbox.git,2018-02-14 04:23:20+00:00,"multi-function musicbox by verilog, based on STEP board, the homework of digital circuit experiment",sirius1242/musicbox,Verilog,musicbox,1992,2,2023-06-27 05:43:48+00:00,0
4573,113830977,https://github.com/pman42/verilog_minesweeper.git,2017-12-11 08:12:43+00:00,"Minesweeper game implemented entirely in verilog, played on a DE1-SoC board. ",pman42/verilog_minesweeper,Verilog,verilog_minesweeper,20,2,2024-05-28 06:49:24+00:00,0
4574,114115421,https://github.com/tabokie/vtracer.git,2017-12-13 11:58:58+00:00,A 3D fps game in verilog on FPGA.,tabokie/vtracer,Verilog,vtracer,2549,2,2022-09-03 13:12:03+00:00,0
4575,119176706,https://github.com/piotr-wiszowaty/phram_1.git,2018-01-27 15:35:21+00:00,,piotr-wiszowaty/phram_1,Verilog,phram_1,1672,2,2018-10-28 23:25:14+00:00,0
4576,115351337,https://github.com/streetdogg/hardware-designs.git,2017-12-25 16:42:19+00:00,Verilog Implementation for various Hardware on Lattice FPGA using the Open-source Yosys toolchain.,streetdogg/hardware-designs,Verilog,hardware-designs,26,2,2024-10-09 22:41:55+00:00,0
4577,115035459,https://github.com/mzandrew/hdl.git,2017-12-21 18:31:29+00:00,hardware description language,mzandrew/hdl,Verilog,hdl,2088,2,2024-10-28 19:30:51+00:00,0
4578,117828293,https://github.com/yaspr/Lattice-iCEBlink40-LP1K.git,2018-01-17 11:39:24+00:00,Examples for the Lattice LP1K ,yaspr/Lattice-iCEBlink40-LP1K,Verilog,Lattice-iCEBlink40-LP1K,6,2,2023-01-02 00:43:55+00:00,0
4579,118881427,https://github.com/TonEnfer/Square-Wave-Generator.git,2018-01-25 07:54:59+00:00,CPLD Square Wave Generator,TonEnfer/Square-Wave-Generator,Verilog,Square-Wave-Generator,25266,2,2023-12-21 05:22:59+00:00,0
4580,119584483,https://github.com/mmicko/terminal.git,2018-01-30 19:34:50+00:00,Verilog terminal and Verilator test,mmicko/terminal,Verilog,terminal,4,2,2022-03-18 00:08:18+00:00,0
4581,121203026,https://github.com/syedalijabir/bellmanford.git,2018-02-12 05:14:10+00:00,Image stitching using Bellman Ford shortest path algorithm,syedalijabir/bellmanford,Verilog,bellmanford,22810,2,2024-10-17 13:07:43+00:00,0
4582,113253827,https://github.com/afqueiruga/fpga-finite-differences.git,2017-12-06 01:38:15+00:00,1D Finite Difference Solver in Verilog,afqueiruga/fpga-finite-differences,Verilog,fpga-finite-differences,5,2,2023-04-18 17:55:52+00:00,1
4583,119754255,https://github.com/AutonomousRobots/locomotion.git,2018-01-31 22:56:42+00:00,code for project 1,AutonomousRobots/locomotion,Verilog,locomotion,117497,2,2018-03-28 16:00:12+00:00,1
4584,115736895,https://github.com/mmsmhh/Piano-using-virtual-keyboard.git,2017-12-29 16:19:04+00:00,,mmsmhh/Piano-using-virtual-keyboard,Verilog,Piano-using-virtual-keyboard,12,1,2017-12-31 21:28:03+00:00,2
4585,114643454,https://github.com/louisja1/CPU-RISCV.git,2017-12-18 13:18:58+00:00,Implement a CPU of riscv by HDL,louisja1/CPU-RISCV,Verilog,CPU-RISCV,6260,1,2022-05-02 21:56:52+00:00,0
4586,116234952,https://github.com/New-bottle/riscv-cpu.git,2018-01-04 08:28:41+00:00,Computer architecture homework for ACM Class,New-bottle/riscv-cpu,Verilog,riscv-cpu,46,1,2021-04-27 12:28:12+00:00,0
4587,120562453,https://github.com/develone/raspbian-pi-gen.git,2018-02-07 04:23:09+00:00,,develone/raspbian-pi-gen,Verilog,raspbian-pi-gen,25934,1,2021-02-04 05:21:20+00:00,0
4588,116813603,https://github.com/XinyueWANG0826/ES.git,2018-01-09 12:31:09+00:00,Software Desing and Implementation,XinyueWANG0826/ES,Verilog,ES,11091,1,2018-05-30 21:00:26+00:00,0
4589,115473567,https://github.com/harrychy8/Verilog-project.git,2017-12-27 02:41:07+00:00,"ECE 241 Final project, we (me and Zoe) made a ""Throwing master"" game by coding with Verilog. The game is basically letting the user select an angle and a strength with the key input on the DE1_SoC board, then response to the user if the target is being hit. ",harrychy8/Verilog-project,Verilog,Verilog-project,12366,1,2024-05-28 07:02:58+00:00,0
4590,118252043,https://github.com/RCoeurjoly/Game-of-Life.git,2018-01-20 14:53:11+00:00,Game of life in Verilog,RCoeurjoly/Game-of-Life,Verilog,Game-of-Life,97,1,2019-02-11 00:23:58+00:00,0
4591,113784208,https://github.com/avchikar97/digital_stopwatch.git,2017-12-10 21:16:31+00:00,,avchikar97/digital_stopwatch,Verilog,digital_stopwatch,22,1,2020-09-27 20:29:06+00:00,0
4592,118127264,https://github.com/M0WUT/FPGA_LCD.git,2018-01-19 13:18:16+00:00,,M0WUT/FPGA_LCD,Verilog,FPGA_LCD,70,1,2022-04-27 18:43:41+00:00,0
4593,117914491,https://github.com/c64cosmin/VerilogCPU.git,2018-01-18 01:26:23+00:00,A simple 16 bit implementation of a CPU in Verilog,c64cosmin/VerilogCPU,Verilog,VerilogCPU,46,1,2020-09-03 02:16:14+00:00,0
4594,118969128,https://github.com/mafouadm/PCI-arbiter.git,2018-01-25 21:21:08+00:00,,mafouadm/PCI-arbiter,Verilog,PCI-arbiter,5,1,2018-01-25 23:31:22+00:00,0
4595,115632823,https://github.com/xihuai18/Stream-multiprocessor-design.git,2017-12-28 14:52:04+00:00,,xihuai18/Stream-multiprocessor-design,Verilog,Stream-multiprocessor-design,59314,1,2023-01-28 20:44:54+00:00,4
4596,116676590,https://github.com/guidoism/escape.git,2018-01-08 12:55:52+00:00,Escape the Local Maxima,guidoism/escape,Verilog,escape,1440,1,2022-05-06 20:30:50+00:00,0
4597,117404798,https://github.com/Laknath1996/UART-Implementation-on-FPGA.git,2018-01-14 05:34:58+00:00,The Universal Asynchronous Receiver -Transmitter (UART) is a hardware device utilized for asynchronous serial communication between electronic devices. It obtains each byte (8 parallel bits) of data and converts it into a series of bits which are transmitted in a sequential manner. The objective was to implement a UART using a Field Programmable Gate Array (FPGA) and achieve half -duplex communication between two such UARTs. The device was tested using the test bench and the timing diagrams were obtained successfully. ,Laknath1996/UART-Implementation-on-FPGA,Verilog,UART-Implementation-on-FPGA,7,1,2023-10-26 18:41:00+00:00,1
4598,118693215,https://github.com/kilianod5150/daq_replacement.git,2018-01-24 01:22:40+00:00,,kilianod5150/daq_replacement,Verilog,daq_replacement,207669,1,2020-04-16 09:18:49+00:00,0
4599,114939391,https://github.com/Pinin25/Hybrid-Clock.git,2017-12-20 23:08:31+00:00,Design a hybrid clock with PicoBlaze on Xilinx Basys 3 board,Pinin25/Hybrid-Clock,Verilog,Hybrid-Clock,680,1,2018-06-05 16:19:59+00:00,0
4600,115860252,https://github.com/aadhil-kh/VerilogExamples.git,2017-12-31 11:53:46+00:00,Basic verilog programs using icarus iverilog and GtkWave,aadhil-kh/VerilogExamples,Verilog,VerilogExamples,10,1,2021-09-30 08:33:16+00:00,0
4601,112933560,https://github.com/zolution/CA2017_Project.git,2017-12-03 14:13:15+00:00,2017 Fall NTU CSIE - Computer Architecture - Projects,zolution/CA2017_Project,Verilog,CA2017_Project,124,1,2018-03-02 18:06:54+00:00,0
4602,114714167,https://github.com/Zclarkwilliams/Drone2_LS_Capstone.git,2017-12-19 03:21:59+00:00,"Drone2 is an evolution of the SoC demonstration platform developed by another team as part of PSU's Capstone for the 2016-2017 school year. This will utilize sensor fusion to increase stabalization, and possibly add more features. This teaming is working closely with Lattice Semiconductor and their MachX03 development board.",Zclarkwilliams/Drone2_LS_Capstone,Verilog,Drone2_LS_Capstone,83724,1,2019-01-21 18:09:00+00:00,1
4603,119245311,https://github.com/shushantkumar/CSE-LAB.git,2018-01-28 09:37:20+00:00,,shushantkumar/CSE-LAB,Verilog,CSE-LAB,2261,1,2018-12-06 19:17:23+00:00,0
4604,118409136,https://github.com/xmhosseini/verilog.git,2018-01-22 05:08:32+00:00,,xmhosseini/verilog,Verilog,verilog,6,1,2019-03-11 20:38:45+00:00,0
4605,118314747,https://github.com/dsshinanju/verilog_number_recognition.git,2018-01-21 07:42:44+00:00,Handwrite number identifier using LTM module and DE2_115,dsshinanju/verilog_number_recognition,Verilog,verilog_number_recognition,2215,1,2020-03-21 17:21:08+00:00,0
4606,118389196,https://github.com/wuyuze/ZYNQ_Puzzle_by_gesture.git,2018-01-22 01:09:42+00:00,The Project ,wuyuze/ZYNQ_Puzzle_by_gesture,Verilog,ZYNQ_Puzzle_by_gesture,25846,1,2018-12-21 20:24:50+00:00,0
4607,117165071,https://github.com/Tennsoku/Taiko-on-FPGA.git,2018-01-11 23:14:43+00:00,ECE241 Project - Rhythm games on Nios2 FPGA,Tennsoku/Taiko-on-FPGA,Verilog,Taiko-on-FPGA,28505,1,2022-05-17 06:07:41+00:00,1
4608,115011686,https://github.com/0x544D/MIPS_Core.git,2017-12-21 14:00:14+00:00,Pipelined MIPS Processor,0x544D/MIPS_Core,Verilog,MIPS_Core,504,1,2018-12-13 08:29:37+00:00,0
4609,113395786,https://github.com/mcfallcl/Chip8.git,2017-12-07 03:03:55+00:00,Chip-8 Emulator in Verilog,mcfallcl/Chip8,Verilog,Chip8,116,1,2022-10-22 05:41:40+00:00,1
4610,115195678,https://github.com/harshthakkar01/pipelined-processor.git,2017-12-23 12:59:24+00:00,"A five stage pipelined processor with is able to execute arithmetic, memory access, jump and logical instructions with data forwarding.",harshthakkar01/pipelined-processor,Verilog,pipelined-processor,34,1,2021-01-08 00:36:55+00:00,0
4611,120554872,https://github.com/JosephPrachar/fpga.git,2018-02-07 02:59:15+00:00,,JosephPrachar/fpga,Verilog,fpga,1150,1,2023-04-13 03:18:57+00:00,0
4612,113509220,https://github.com/zjjzby/gf_mul.git,2017-12-07 23:33:50+00:00,gf_mul,zjjzby/gf_mul,Verilog,gf_mul,9436,1,2018-07-06 00:18:12+00:00,0
4613,114379717,https://github.com/isuckatdrifting/Thor.git,2017-12-15 14:34:45+00:00,"An FPGA based BJT test program, including FPGA RTL programs and MATLAB GUI.",isuckatdrifting/Thor,Verilog,Thor,32189,1,2021-07-23 05:43:23+00:00,0
4614,121502672,https://github.com/neerajv03/Simple-ALU.git,2018-02-14 11:21:52+00:00,Arithmatic Logic Unit using Verilog,neerajv03/Simple-ALU,Verilog,Simple-ALU,2,1,2023-11-22 09:29:22+00:00,0
4615,121102933,https://github.com/S920105123/tau2015_test_generator.git,2018-02-11 08:35:16+00:00,,S920105123/tau2015_test_generator,Verilog,tau2015_test_generator,4202,1,2023-12-28 14:05:42+00:00,0
4616,116233724,https://github.com/liamjg/Verilog-PWM-Fan-Controller.git,2018-01-04 08:16:20+00:00,"Verilog PWM fan controller implementing a 1602 LCD, a temperature sensor, and a potentiometer",liamjg/Verilog-PWM-Fan-Controller,Verilog,Verilog-PWM-Fan-Controller,921,1,2020-11-30 02:38:14+00:00,1
4617,117055119,https://github.com/only-changer/RISCV.git,2018-01-11 05:36:41+00:00,,only-changer/RISCV,Verilog,RISCV,21,1,2020-05-03 03:33:07+00:00,0
4618,120832175,https://github.com/TTULABONE-SP18/Amin_FrequencyCounter.git,2018-02-08 23:46:24+00:00,gettin' freaky with frequency Basys3 Frequency Counter,TTULABONE-SP18/Amin_FrequencyCounter,Verilog,Amin_FrequencyCounter,7,1,2021-01-05 16:06:40+00:00,2
4619,113732442,https://github.com/wwyf/CPU_multi_cycle.git,2017-12-10 07:46:54+00:00,,wwyf/CPU_multi_cycle,Verilog,CPU_multi_cycle,91874,1,2019-11-29 04:14:14+00:00,0
4620,112929945,https://github.com/dynamicheart/dld-labs.git,2017-12-03 13:24:34+00:00,,dynamicheart/dld-labs,Verilog,dld-labs,1038,1,2019-11-01 06:55:01+00:00,0
4621,114380772,https://github.com/isuckatdrifting/Gigantes.git,2017-12-15 14:46:00+00:00,A greedy snake game running on Cyclone IV FPGA. Array LEDs Required.,isuckatdrifting/Gigantes,Verilog,Gigantes,7210,1,2021-05-12 21:05:56+00:00,1
4622,114458126,https://github.com/tom01h/float_test.git,2017-12-16 12:14:50+00:00,,tom01h/float_test,Verilog,float_test,5,1,2017-12-20 06:31:23+00:00,0
4623,115574322,https://github.com/zhxiaoq9/WeChat.git,2017-12-28 02:03:25+00:00,Store The Article For We Chat,zhxiaoq9/WeChat,Verilog,WeChat,2740,1,2022-04-11 19:25:27+00:00,0
4624,114882688,https://github.com/YunFeng0817/myY-86.git,2017-12-20 12:03:15+00:00,"基于Y-86指令集实现一个流水线cpu,计算机系统课的大作业",YunFeng0817/myY-86,Verilog,myY-86,4148,1,2018-02-27 11:08:17+00:00,0
4625,116577600,https://github.com/iiihome/spi_master_verilog.git,2018-01-07 15:41:27+00:00,"SPI master in Verilog. CPOL, CPHA implemented.",iiihome/spi_master_verilog,Verilog,spi_master_verilog,1,1,2021-12-15 23:56:35+00:00,1
4626,114138785,https://github.com/Ideasay/Course-FundamentalsOfDigitalLogic-ImplementCertainFormula.git,2017-12-13 15:42:56+00:00,收录本学期数字逻辑基础课程pj_3(FDU) 使用一个alu完成y = (a + 2) xor (a +b);,Ideasay/Course-FundamentalsOfDigitalLogic-ImplementCertainFormula,Verilog,Course-FundamentalsOfDigitalLogic-ImplementCertainFormula,213,1,2021-07-06 07:13:41+00:00,0
4627,117858561,https://github.com/drom/elastic-dsp.git,2018-01-17 15:58:08+00:00,elastic DSP blocks,drom/elastic-dsp,Verilog,elastic-dsp,2,1,2018-10-11 19:16:04+00:00,0
4628,118629606,https://github.com/S920105123/BattleCatTimer.git,2018-01-23 15:31:08+00:00,,S920105123/BattleCatTimer,Verilog,BattleCatTimer,43184,1,2019-09-04 15:06:26+00:00,0
4629,119861776,https://github.com/yyu226/HDMI_inout.git,2018-02-01 16:25:29+00:00,HDMI project with customized 128/256 bytes EDID,yyu226/HDMI_inout,Verilog,HDMI_inout,25854,1,2020-01-01 10:13:25+00:00,1
4630,119220500,https://github.com/rmborwankar/2-Way-Set-Associative-Cache-Design.git,2018-01-28 02:23:00+00:00,A 2-way set associative cache with eight 32-byte blocks using Verilog on ModelSim.,rmborwankar/2-Way-Set-Associative-Cache-Design,Verilog,2-Way-Set-Associative-Cache-Design,7,1,2021-12-04 12:38:49+00:00,0
4631,118406297,https://github.com/chandu-97/Cordic-Algorithm-in-Verilog.git,2018-01-22 04:30:15+00:00,This cordic algorithm is tested on VCS and DC Shell,chandu-97/Cordic-Algorithm-in-Verilog,Verilog,Cordic-Algorithm-in-Verilog,26,1,2021-05-13 21:51:34+00:00,0
4632,117122598,https://github.com/ken1277725/hardware-accerlation-on-MNIST.git,2018-01-11 16:15:07+00:00,as repository ,ken1277725/hardware-accerlation-on-MNIST,Verilog,hardware-accerlation-on-MNIST,1067,1,2018-03-11 13:30:41+00:00,2
4633,118329966,https://github.com/tinazliu/VSD_finalproject.git,2018-01-21 11:48:56+00:00,,tinazliu/VSD_finalproject,Verilog,VSD_finalproject,79,1,2022-08-02 07:44:11+00:00,0
4634,120142431,https://github.com/edwardwawrzynek/comp16.git,2018-02-04 00:31:28+00:00,"A 16-bit fpga microcomputer - 50 Mhz, 128 kB RAM, text VGA output, serial port, PS/2 Interface, and a RISC-ish design",edwardwawrzynek/comp16,Verilog,comp16,57268,1,2019-10-24 13:56:21+00:00,0
4635,121419483,https://github.com/Riconec/sha256-core.git,2018-02-13 18:26:48+00:00,custom sha256-core for FPGA implementation,Riconec/sha256-core,Verilog,sha256-core,64812,1,2022-12-27 10:09:21+00:00,0
4636,121696983,https://github.com/SagarShah77/Design-of-Altera-Nios-II-Instruction-Subset-Architecture.git,2018-02-15 23:45:12+00:00,"Design of R, I and J type of instructions using verilog. ",SagarShah77/Design-of-Altera-Nios-II-Instruction-Subset-Architecture,Verilog,Design-of-Altera-Nios-II-Instruction-Subset-Architecture,1190,1,2021-05-15 23:08:04+00:00,0
4637,118724554,https://github.com/tabokie/verilog-balance-board.git,2018-01-24 06:46:09+00:00,A balance board game in Verilog.,tabokie/verilog-balance-board,Verilog,verilog-balance-board,8416,1,2019-10-23 02:31:47+00:00,0
4638,115413992,https://github.com/0xa71a5/Minisys-SOC.git,2017-12-26 10:53:30+00:00,This is my Minisys-SOC based on MIPS Instruction Set.,0xa71a5/Minisys-SOC,Verilog,Minisys-SOC,110069,1,2020-12-05 11:36:39+00:00,1
4639,115882982,https://github.com/oreaga/Superscalar-Processor.git,2017-12-31 20:03:30+00:00,Implementation of a superscalar processor that makes use of a simplified Tomasulo's algorithm. Allows for out-of-order execution and ensures dependencies are maintained.,oreaga/Superscalar-Processor,Verilog,Superscalar-Processor,21,1,2018-04-29 03:13:42+00:00,2
4640,113268713,https://github.com/minhnn-tiny/trafficLight.git,2017-12-06 04:27:50+00:00,den giao thong,minhnn-tiny/trafficLight,Verilog,trafficLight,25,1,2024-05-21 19:17:34+00:00,0
4641,119674708,https://github.com/charudatta10/Verilog-Single-Cycle-Processor.git,2018-01-31 10:50:57+00:00,Verilog,charudatta10/Verilog-Single-Cycle-Processor,Verilog,Verilog-Single-Cycle-Processor,14,1,2024-03-26 16:06:05+00:00,10
4642,120513640,https://github.com/mriosrivas/basys3_example.git,2018-02-06 19:37:57+00:00,,mriosrivas/basys3_example,Verilog,basys3_example,3,1,2022-03-30 19:14:00+00:00,0
4643,120717749,https://github.com/bryonkucharski/five-stage-verilog-CPU.git,2018-02-08 05:56:29+00:00,"Unpipelined verilog CPU with support for Load, R-Type, I-Type, and Branch instructions. Pipelined verilog CPU with support for Load, R-Type, and I-Type instructions.",bryonkucharski/five-stage-verilog-CPU,Verilog,five-stage-verilog-CPU,15,1,2018-08-23 17:10:57+00:00,0
4644,113404219,https://github.com/xihuai18/Multi-cycle-CPU.git,2017-12-07 04:50:25+00:00,,xihuai18/Multi-cycle-CPU,Verilog,Multi-cycle-CPU,191797,1,2023-01-28 20:44:54+00:00,0
4645,114227189,https://github.com/Xuzhiqian/Tetris.git,2017-12-14 09:03:23+00:00,Simple Verilog Tetris,Xuzhiqian/Tetris,Verilog,Tetris,13,1,2017-12-29 16:08:37+00:00,0
4646,113036182,https://github.com/saryazdi/Gate_Level_Custom_CPU_32-bit.git,2017-12-04 11:51:21+00:00,Gate level 32 bit CPU design and implementation for custom instructions in Verilog,saryazdi/Gate_Level_Custom_CPU_32-bit,Verilog,Gate_Level_Custom_CPU_32-bit,20,1,2018-06-06 19:45:02+00:00,1
4647,117337560,https://github.com/SvrAdityaReddy/Verilog_HDL.git,2018-01-13 11:18:19+00:00,"Verilog HDL codes of logic gates, sequential and combinational circuits",SvrAdityaReddy/Verilog_HDL,Verilog,Verilog_HDL,855,1,2022-03-31 18:06:33+00:00,0
4648,116578321,https://github.com/iiihome/motion_controller.git,2018-01-07 15:51:23+00:00,"FPGA course project written in Verilog for DigiCube, CEIE, Tongji University",iiihome/motion_controller,Verilog,motion_controller,286,1,2023-02-25 13:17:27+00:00,2
4649,118082957,https://github.com/Naievil/SimplifiedCPU.git,2018-01-19 05:48:46+00:00,"Short and sweet CPU written in Verilog with 4kb on-chip memory, written for NC State University",Naievil/SimplifiedCPU,Verilog,SimplifiedCPU,7,1,2023-02-08 11:19:21+00:00,0
4650,118746809,https://github.com/deepaksrini01/8bit-Risc_cpu.git,2018-01-24 10:00:08+00:00,8bit-Risc_cpu,deepaksrini01/8bit-Risc_cpu,Verilog,8bit-Risc_cpu,21,1,2018-01-24 10:21:02+00:00,0
4651,118955295,https://github.com/botmayank/prog_fpga_elbert2.git,2018-01-25 19:04:37+00:00,Experiments listed in Simon Monk's Programming FPGAs book on Numato Labs Elbert v2 FPGA board,botmayank/prog_fpga_elbert2,Verilog,prog_fpga_elbert2,2203,1,2020-08-08 13:51:10+00:00,0
4652,121340580,https://github.com/wufenglun/PacMan.git,2018-02-13 04:57:19+00:00,A simple PacMan game developed by verilog.,wufenglun/PacMan,Verilog,PacMan,23445,1,2019-03-08 19:24:20+00:00,2
4653,114946212,https://github.com/delhatch/Flipdot_video.git,2017-12-21 01:04:20+00:00,Video streaming from a camera to a 58x24 pixel flipdot display. See the two flipdot_display*.mp4 videos.  All processing in Verilog RTL (no softcore uP).,delhatch/Flipdot_video,Verilog,Flipdot_video,19718,1,2018-12-12 20:07:03+00:00,2
4654,114938569,https://github.com/adriankaisinclair/modified_xps_library_and_base.git,2017-12-20 22:55:07+00:00,Contains the latest modifications to the casper xps base and library,adriankaisinclair/modified_xps_library_and_base,Verilog,modified_xps_library_and_base,8036,1,2022-04-10 12:15:25+00:00,0
4655,119938771,https://github.com/juanjm2/micArray.git,2018-02-02 05:54:38+00:00,Innovation in augmented listening technology,juanjm2/micArray,Verilog,micArray,581070,1,2022-10-06 14:28:14+00:00,0
4656,121181982,https://github.com/bhrigub/16_4-Priority-Encoder.git,2018-02-12 00:31:21+00:00,16_4 Priority Encoder,bhrigub/16_4-Priority-Encoder,Verilog,16_4-Priority-Encoder,222,1,2020-10-27 02:22:37+00:00,0
4657,115544742,https://github.com/henry2423/CO_HW_2017.git,2017-12-27 17:51:11+00:00,Computer Organization HW,henry2423/CO_HW_2017,Verilog,CO_HW_2017,9670,1,2018-07-09 05:30:30+00:00,0
4658,115758297,https://github.com/GuzTech/smash_noc.git,2017-12-29 22:27:29+00:00,Smash NoC,GuzTech/smash_noc,Verilog,smash_noc,8,1,2019-08-30 04:56:47+00:00,0
4659,115754588,https://github.com/zebmehring/Pipelined-Processor.git,2017-12-29 21:17:16+00:00,A Verilog implementation of a 5-stage scalar pipelined processor.,zebmehring/Pipelined-Processor,Verilog,Pipelined-Processor,396,1,2022-06-28 08:26:15+00:00,0
4660,117888741,https://github.com/j-mcavoy/Comp_Arch_Processor.git,2018-01-17 20:25:56+00:00,ARM Processor - Computer Architecture Section 2,j-mcavoy/Comp_Arch_Processor,Verilog,Comp_Arch_Processor,27,1,2023-01-28 21:09:18+00:00,2
4661,119187354,https://github.com/Hoshizora1997/4bitCPU.git,2018-01-27 17:44:02+00:00,FPGAで動作する4bitCPU。,Hoshizora1997/4bitCPU,Verilog,4bitCPU,5,1,2023-01-13 15:57:47+00:00,0
4662,113149274,https://github.com/clemencegoh/MojoLucidWAM.git,2017-12-05 07:39:54+00:00,Whack a mole code for mojo FPGA written in Lucid,clemencegoh/MojoLucidWAM,Verilog,MojoLucidWAM,611,1,2022-01-20 16:10:58+00:00,0
4663,117439411,https://github.com/skrimpon/pacman.git,2018-01-14 14:54:20+00:00,,skrimpon/pacman,Verilog,pacman,12743,1,2020-07-26 04:03:55+00:00,0
4664,120845848,https://github.com/suda-morris/FPGA-Demos.git,2018-02-09 02:30:28+00:00,Getting started with Altera FPGA using Quartus Prime Lite17.1,suda-morris/FPGA-Demos,Verilog,FPGA-Demos,28923,1,2019-10-16 01:42:50+00:00,0
4665,113697492,https://github.com/Mahmoud-Megawer/Piplined-Mips-processor-2017.git,2017-12-09 20:01:35+00:00,this an implementation to a piplined mips procesor using verilog language.,Mahmoud-Megawer/Piplined-Mips-processor-2017,Verilog,Piplined-Mips-processor-2017,1856,1,2024-05-03 14:13:19+00:00,1
4666,114434982,https://github.com/tom01h/yosys_try.git,2017-12-16 05:01:26+00:00,,tom01h/yosys_try,Verilog,yosys_try,16,1,2024-05-30 05:09:16+00:00,0
4667,114712078,https://github.com/danholcomb/supply-chain-security.git,2017-12-19 02:57:32+00:00,public data associated with supply chain security project,danholcomb/supply-chain-security,Verilog,supply-chain-security,20715502,1,2023-05-15 23:28:39+00:00,1
4668,114457808,https://github.com/jennieyang/ultrasound-breast-imaging.git,2017-12-16 12:10:14+00:00,,jennieyang/ultrasound-breast-imaging,Verilog,ultrasound-breast-imaging,84,1,2022-11-20 11:32:40+00:00,0
4669,119198634,https://github.com/austinglaser/led_frontend.git,2018-01-27 20:09:48+00:00,LED frontend HDL for soundpuddle,austinglaser/led_frontend,Verilog,led_frontend,9,1,2018-01-29 10:07:20+00:00,0
4670,119219929,https://github.com/rmborwankar/BIST-Design-and-Implementation.git,2018-01-28 02:11:00+00:00,Test setup using Random Test Socket (RTS) as well as STUMPS BIST architecture was designed to calculate fault coverage for given Netlist. This individual project was carried out on ModelSim.,rmborwankar/BIST-Design-and-Implementation,Verilog,BIST-Design-and-Implementation,79,1,2022-10-13 02:57:01+00:00,1
4671,115993420,https://github.com/l-iberty/Single_Circle_CPU.git,2018-01-02 08:36:23+00:00,单周期CPU设计与实现,l-iberty/Single_Circle_CPU,Verilog,Single_Circle_CPU,1386,1,2020-12-10 03:32:46+00:00,0
4672,117249198,https://github.com/ara-daq-hw/firmware-atri.git,2018-01-12 14:17:31+00:00,Firmware for the ATRI board and its derivatives,ara-daq-hw/firmware-atri,Verilog,firmware-atri,488,1,2018-07-12 14:02:58+00:00,0
4673,115784205,https://github.com/secworks/ubbefpga.git,2017-12-30 08:29:07+00:00,Very simple HW design to test FPGA development using the Terasic DE0-Nano board,secworks/ubbefpga,Verilog,ubbefpga,6,1,2022-01-29 23:23:46+00:00,0
4674,116266634,https://github.com/GTU-Undergraduate-Works/MIPS-Single-Cycle-Processor.git,2018-01-04 14:03:24+00:00,,GTU-Undergraduate-Works/MIPS-Single-Cycle-Processor,Verilog,MIPS-Single-Cycle-Processor,446,1,2021-12-11 14:16:10+00:00,1
4675,113833804,https://github.com/megrxu/lab_pipeline_cpu.git,2017-12-11 08:40:14+00:00,Computer Organization Exp. In verilog.,megrxu/lab_pipeline_cpu,Verilog,lab_pipeline_cpu,22,1,2023-09-11 15:19:02+00:00,0
4676,113419909,https://github.com/karszawa/fpga-tetris.git,2017-12-07 07:51:49+00:00,Tetris implemented on FPGA; Developed as school work,karszawa/fpga-tetris,Verilog,fpga-tetris,64895,1,2022-05-25 05:57:29+00:00,0
4677,117367194,https://github.com/1amna/Marshmallow-Run-Game.git,2018-01-13 18:19:59+00:00,"An interactive, multi-level game where the player helps ""Marshy the Marshmallow"" escape the lava ",1amna/Marshmallow-Run-Game,Verilog,Marshmallow-Run-Game,62,1,2021-09-18 16:39:26+00:00,0
4678,118037359,https://github.com/ChilunC/VLSI-Game-of-Life.git,2018-01-18 20:59:09+00:00,Game of Life Verilog and Magic Files,ChilunC/VLSI-Game-of-Life,Verilog,VLSI-Game-of-Life,1522,1,2022-05-11 20:38:42+00:00,0
4679,117489533,https://github.com/kratz9/RebbleDisplay.git,2018-01-15 02:51:35+00:00,,kratz9/RebbleDisplay,Verilog,RebbleDisplay,6,1,2018-01-24 00:47:26+00:00,0
4680,113723508,https://github.com/CalPlug/Microsemi_SmartFusion2_RISCV_ObjectTracker.git,2017-12-10 04:42:44+00:00,Example RISC-V implementation that tracks objects.  Implemented on a Microsemi SmartFusion2.,CalPlug/Microsemi_SmartFusion2_RISCV_ObjectTracker,Verilog,Microsemi_SmartFusion2_RISCV_ObjectTracker,194193,1,2020-01-24 18:25:49+00:00,0
4681,119288299,https://github.com/ramonn76/cgra.git,2018-01-28 19:00:44+00:00,,ramonn76/cgra,Verilog,cgra,26,1,2020-07-23 03:00:01+00:00,0
4682,115777728,https://github.com/Jamesits/verilog-basic-blocks.git,2017-12-30 06:09:39+00:00,数电作业,Jamesits/verilog-basic-blocks,Verilog,verilog-basic-blocks,123,1,2024-09-29 14:47:18+00:00,1
4683,115868620,https://github.com/hashiting/5-step-CUP-hazard-cache.git,2017-12-31 14:50:50+00:00,,hashiting/5-step-CUP-hazard-cache,Verilog,5-step-CUP-hazard-cache,26,1,2022-03-29 02:50:32+00:00,0
4684,114036219,https://github.com/TimMagoun/ELE206_PUNC.git,2017-12-12 20:31:33+00:00,,TimMagoun/ELE206_PUNC,Verilog,ELE206_PUNC,7097,1,2018-03-30 04:08:59+00:00,0
4685,120554235,https://github.com/Rhyanaj/FrequencyCounter.git,2018-02-07 02:53:03+00:00,,Rhyanaj/FrequencyCounter,Verilog,FrequencyCounter,14,1,2021-01-05 17:00:56+00:00,2
4686,116148801,https://github.com/delkov/FPGA.git,2018-01-03 14:54:48+00:00,,delkov/FPGA,Verilog,FPGA,189963,1,2023-11-23 22:39:54+00:00,1
4687,115752349,https://github.com/MiSTer-devel/Arcade-BurningRubber_MiSTer.git,2017-12-29 20:34:38+00:00,Arcade: Burning Rubber for MiSTer,MiSTer-devel/Arcade-BurningRubber_MiSTer,Verilog,Arcade-BurningRubber_MiSTer,10106,1,2024-05-26 04:26:31+00:00,12
4688,120381681,https://github.com/kobinau/DanceDanceRevolution.git,2018-02-06 00:51:36+00:00,Programmed Dance Dance Revolution using De1-SoC board,kobinau/DanceDanceRevolution,Verilog,DanceDanceRevolution,10,1,2024-05-28 06:45:54+00:00,0
4689,116476954,https://github.com/pankajk1997/RISC_CPU.git,2018-01-06 11:19:56+00:00,Designing 8-bit mini RISC Processor in Verilog,pankajk1997/RISC_CPU,Verilog,RISC_CPU,667,1,2022-04-29 18:11:22+00:00,0
4690,116930544,https://github.com/tinazliu/VSD_HW5.git,2018-01-10 08:33:02+00:00,CSR,tinazliu/VSD_HW5,Verilog,VSD_HW5,24498,1,2022-08-02 07:44:10+00:00,0
4691,118994332,https://github.com/jyoonsong/TIL.git,2018-01-26 02:22:40+00:00,📚 Today I Learned,jyoonsong/TIL,Verilog,TIL,5314,1,2020-09-23 05:08:29+00:00,0
4692,118239483,https://github.com/masiro97/QUARTUSLAB.git,2018-01-20 12:08:30+00:00,,masiro97/QUARTUSLAB,Verilog,QUARTUSLAB,35663,1,2018-08-13 19:56:17+00:00,0
4693,120340475,https://github.com/Digilent/Arty-S7-25-XADC.git,2018-02-05 17:52:48+00:00,,Digilent/Arty-S7-25-XADC,Verilog,Arty-S7-25-XADC,26,1,2023-12-07 15:52:33+00:00,0
4694,119093086,https://github.com/nhasbun/jtag_uart_parameter_control.git,2018-01-26 19:19:05+00:00,Simple module to control internal values used in different projects.,nhasbun/jtag_uart_parameter_control,Verilog,jtag_uart_parameter_control,480,1,2022-05-25 06:20:30+00:00,0
4695,120658913,https://github.com/Rowan-Comp-Arch-S18/CA-2-scrumpelstiltskin.git,2018-02-07 19:07:28+00:00,CA-2-scrumpelstiltskin created by GitHub Classroom,Rowan-Comp-Arch-S18/CA-2-scrumpelstiltskin,Verilog,CA-2-scrumpelstiltskin,202,1,2021-04-11 17:14:34+00:00,0
4696,121023275,https://github.com/rajatsarkari/AMBA-AHB.git,2018-02-10 14:40:37+00:00,,rajatsarkari/AMBA-AHB,Verilog,AMBA-AHB,6,1,2019-06-24 12:31:25+00:00,0
4697,113753423,https://github.com/JarryShaw/Verilog.git,2017-12-10 13:45:39+00:00,Verilog Assignment of DSD (SJTU),JarryShaw/Verilog,Verilog,Verilog,16496,1,2023-01-28 18:42:31+00:00,4
4698,116156286,https://github.com/aneels3/ECEproj.git,2018-01-03 16:07:18+00:00,,aneels3/ECEproj,Verilog,ECEproj,5,1,2018-06-12 17:58:16+00:00,0
4699,116519648,https://github.com/wside/2bit-Computer.git,2018-01-06 22:18:29+00:00,,wside/2bit-Computer,Verilog,2bit-Computer,2220,1,2021-12-06 06:09:13+00:00,0
4700,119715435,https://github.com/jmohta/Linear-Regression-Verilog-.git,2018-01-31 16:49:18+00:00,,jmohta/Linear-Regression-Verilog-,Verilog,Linear-Regression-Verilog-,136,1,2022-03-29 21:50:50+00:00,0
4701,118377935,https://github.com/zachbe/ee180.git,2018-01-21 22:03:46+00:00,,zachbe/ee180,Verilog,ee180,11669,1,2023-11-17 01:10:46+00:00,3
4702,115852809,https://github.com/mmicko/sandbox.git,2017-12-31 08:47:50+00:00,,mmicko/sandbox,Verilog,sandbox,49,1,2022-03-18 00:09:21+00:00,0
4703,118952807,https://github.com/fseidel/PCE-HD.git,2018-01-25 18:41:19+00:00,CMU 18-500 PC Engine on an FPGA,fseidel/PCE-HD,Verilog,PCE-HD,218,1,2019-11-27 08:26:08+00:00,0
4704,119615960,https://github.com/radhenisme/pic16.git,2018-01-31 01:13:36+00:00,PIC Micro Processor 16 Bit,radhenisme/pic16,Verilog,pic16,861,1,2023-12-29 08:13:48+00:00,0
4705,113002755,https://github.com/vic-c137/fpga-asteroids.git,2017-12-04 06:15:14+00:00,Asteroids game on a DE0 FPGA board in Verilog,vic-c137/fpga-asteroids,Verilog,fpga-asteroids,21031,1,2019-11-04 18:54:35+00:00,0
4706,112900296,https://github.com/JamesBond0014/Tuner.git,2017-12-03 04:38:03+00:00,DE1-SOC Board Tuner using verilog,JamesBond0014/Tuner,Verilog,Tuner,45,1,2019-02-07 03:48:06+00:00,1
4707,118216728,https://github.com/dillonhuff/CoreRiscV.git,2018-01-20 06:40:21+00:00,,dillonhuff/CoreRiscV,Verilog,CoreRiscV,461,1,2019-12-06 15:18:03+00:00,0
4708,113608091,https://github.com/xingxuanli/Piano_Bit_by_Bit.git,2017-12-08 19:04:59+00:00,Computation Struncture (1D game),xingxuanli/Piano_Bit_by_Bit,Verilog,Piano_Bit_by_Bit,7058,1,2018-11-12 18:09:26+00:00,0
4709,126160535,https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA.git,2018-03-21 10:15:20+00:00,Verilog Generator of Neural Net Digit Detector for FPGA,ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA,Verilog,Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA,13985,291,2024-09-20 08:57:47+00:00,88
4710,122833793,https://github.com/dukelec/cdpga.git,2018-02-25 12:22:16+00:00,FPGA core boards / evaluation boards based on CDCTL hardware,dukelec/cdpga,Verilog,cdpga,11530,89,2024-09-13 22:39:06+00:00,38
4711,123455675,https://github.com/Z-Y00/Examples-in-book-write-your-own-cpu.git,2018-03-01 15:43:12+00:00,《自己动手写CPU》一书附带的文件  ,Z-Y00/Examples-in-book-write-your-own-cpu,Verilog,Examples-in-book-write-your-own-cpu,43944,72,2024-10-09 08:18:27+00:00,36
4712,123612637,https://github.com/revaldinho/cpc_ram_expansion.git,2018-03-02 18:00:08+00:00,"A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions.",revaldinho/cpc_ram_expansion,Verilog,cpc_ram_expansion,26118,56,2024-08-22 18:46:14+00:00,13
4713,122122299,https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-2.git,2018-02-19 21:23:25+00:00,"Improved design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface ",PR77/A500_ACCEL_RAM_IDE-Rev-2,Verilog,A500_ACCEL_RAM_IDE-Rev-2,6158,50,2024-08-20 03:56:24+00:00,5
4714,123984156,https://github.com/maomran/softmax.git,2018-03-05 21:58:58+00:00,Verilog implementation of Softmax function,maomran/softmax,Verilog,softmax,426,47,2024-10-07 03:03:24+00:00,16
4715,122774145,https://github.com/zephray/vga_to_ascii.git,2018-02-24 19:50:08+00:00,Realtime VGA to ASCII Art converter,zephray/vga_to_ascii,Verilog,vga_to_ascii,366,46,2024-08-25 17:46:49+00:00,3
4716,124642985,https://github.com/raymondrc/FPGA_SM4.git,2018-03-10 09:56:31+00:00,FPGA implementation of Chinese SM4 encryption algorithm.,raymondrc/FPGA_SM4,Verilog,FPGA_SM4,357,45,2024-10-27 04:19:23+00:00,26
4717,125450996,https://github.com/jfoshea/Viterbi-Decoder-in-Verilog.git,2018-03-16 02:11:36+00:00,An efficient implementation of the Viterbi decoding algorithm in Verilog,jfoshea/Viterbi-Decoder-in-Verilog,Verilog,Viterbi-Decoder-in-Verilog,7941,42,2024-10-15 10:32:58+00:00,21
4718,124846744,https://github.com/yztong/LeNet_RTL.git,2018-03-12 06:57:29+00:00,An LeNet RTL implement onto FPGA,yztong/LeNet_RTL,Verilog,LeNet_RTL,12332,38,2024-08-05 05:50:16+00:00,8
4719,126007503,https://github.com/RuiMachado39/TDC.git,2018-03-20 11:32:46+00:00,Verilog implementation of a tapped delay line TDC,RuiMachado39/TDC,Verilog,TDC,63,36,2024-10-08 12:07:23+00:00,11
4720,124300867,https://github.com/jdocampom/JPEG-Decoder.git,2018-03-07 22:13:44+00:00,Verilog Code for a JPEG Decoder,jdocampom/JPEG-Decoder,Verilog,JPEG-Decoder,157,31,2024-04-22 10:59:45+00:00,10
4721,124144351,https://github.com/jonthomasson/Spartan-Mini-NES.git,2018-03-06 22:04:37+00:00,An FPGA based handheld NES system built around the Spartan 6 and the Spartan Mini development board.,jonthomasson/Spartan-Mini-NES,Verilog,Spartan-Mini-NES,2036,30,2024-03-11 15:50:56+00:00,9
4722,124817750,https://github.com/uXeBoy/VGA1306.git,2018-03-12 01:35:09+00:00,VGA1306 (VGA-out for DIY Arduboys implemented on an FPGA!),uXeBoy/VGA1306,Verilog,VGA1306,288,28,2024-05-12 23:30:13+00:00,8
4723,122740090,https://github.com/amungo/nut2nt.git,2018-02-24 12:50:41+00:00,NUT2NT+ hardware and gateware sources,amungo/nut2nt,Verilog,nut2nt,9844,22,2024-10-11 17:43:02+00:00,15
4724,125592111,https://github.com/txstate-pcarch-blue/CPU.git,2018-03-17 03:07:19+00:00,"CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.",txstate-pcarch-blue/CPU,Verilog,CPU,5558,21,2024-09-27 22:51:33+00:00,8
4725,122079025,https://github.com/ZipCPU/arrowzip.git,2018-02-19 15:05:46+00:00,A ZipCPU based demonstration of the MAX1000 FPGA board,ZipCPU/arrowzip,Verilog,arrowzip,1009,21,2024-08-25 22:56:01+00:00,5
4726,126216465,https://github.com/stremovsky/moneroasic.git,2018-03-21 17:28:46+00:00,Cryptonight Monero Verilog code for ASIC,stremovsky/moneroasic,Verilog,moneroasic,135,20,2024-07-15 20:22:27+00:00,20
4727,122271920,https://github.com/go4retro/Nu6509.git,2018-02-20 23:55:20+00:00,Emulate a 6509 with a 6502,go4retro/Nu6509,Verilog,Nu6509,14803,20,2024-03-07 17:27:01+00:00,3
4728,125693639,https://github.com/tomverbeure/upduino.git,2018-03-18 04:53:53+00:00,,tomverbeure/upduino,Verilog,upduino,7,20,2024-10-19 15:56:13+00:00,5
4729,124647558,https://github.com/govindjeevan/Weighted-Round-Robin-Arbiter.git,2018-03-10 11:02:20+00:00,Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components,govindjeevan/Weighted-Round-Robin-Arbiter,Verilog,Weighted-Round-Robin-Arbiter,428,18,2024-07-03 09:26:19+00:00,2
4730,122184933,https://github.com/MightyDevices/DSITx.git,2018-02-20 10:37:56+00:00,FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display,MightyDevices/DSITx,Verilog,DSITx,549,18,2023-07-30 05:37:07+00:00,9
4731,124803629,https://github.com/synxlin/mips-cpu.git,2018-03-11 22:01:50+00:00,The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline),synxlin/mips-cpu,Verilog,mips-cpu,204,18,2024-07-21 09:17:01+00:00,0
4732,123866943,https://github.com/suhasr1991/Convolutional-Neural-Network-hardware-using-Verilog.git,2018-03-05 05:00:20+00:00,"A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. This layer takes input from a memory. A MATLAB script was created to get the floating point inputs and convert it to 7 bit signed binary output. This was done for inputs as well as the weights in these two layers. Sigmoid case statement was also implemented in verilog to get the sigmoid values for intermediate outputs in a layer. This design was simulated and synthesized at 50 MHz on Quartus Prime 17.0. The FPGA family was Cyclone V. Total logic elements used were 724, total bits used 121856(only 50% use of memory). ",suhasr1991/Convolutional-Neural-Network-hardware-using-Verilog,Verilog,Convolutional-Neural-Network-hardware-using-Verilog,291,16,2024-10-17 11:02:48+00:00,6
4733,124071857,https://github.com/watz0n/arty_xjtag.git,2018-03-06 11:57:55+00:00,Xilinx JTAG Toolchain on Digilent Arty board,watz0n/arty_xjtag,Verilog,arty_xjtag,26,16,2024-10-07 03:13:59+00:00,5
4734,122963789,https://github.com/YosysHQ/yosys-tests.git,2018-02-26 12:01:01+00:00,Collection of test cases for Yosys,YosysHQ/yosys-tests,Verilog,yosys-tests,4337,16,2024-10-15 06:41:29+00:00,7
4735,122503496,https://github.com/gtjennings1/JPEG_Encoder.git,2018-02-22 16:21:35+00:00,,gtjennings1/JPEG_Encoder,Verilog,JPEG_Encoder,35089,15,2024-08-04 13:13:04+00:00,6
4736,124729786,https://github.com/zhujingyang520/vlsi_project.git,2018-03-11 06:27:44+00:00,The template for VLSI project,zhujingyang520/vlsi_project,Verilog,vlsi_project,5553,15,2024-05-16 11:54:30+00:00,19
4737,121769335,https://github.com/Shashi18/I2C-Verilog.git,2018-02-16 15:55:53+00:00,Verilog Code for I2C Protocol,Shashi18/I2C-Verilog,Verilog,I2C-Verilog,13,15,2024-10-14 23:08:26+00:00,3
4738,122125962,https://github.com/lab11/uSDR.git,2018-02-19 22:00:49+00:00,"A low-power, low-cost, highly-portable software defined radio platform.",lab11/uSDR,Verilog,uSDR,557326,13,2024-08-01 15:50:33+00:00,4
4739,121993028,https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-1.git,2018-02-18 21:37:19+00:00,"Initial design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface",PR77/A500_ACCEL_RAM_IDE-Rev-1,Verilog,A500_ACCEL_RAM_IDE-Rev-1,5769,12,2024-08-20 03:51:16+00:00,2
4740,124724164,https://github.com/dillonhuff/TinyCPU.git,2018-03-11 04:49:37+00:00,Educational Verilog CPU Implementations of a Tiny Instruction Set,dillonhuff/TinyCPU,Verilog,TinyCPU,216,11,2024-07-13 13:34:25+00:00,2
4741,125732403,https://github.com/wenalan123/LED-light-water.git,2018-03-18 14:19:36+00:00,基于FPGA实现的流水灯项目,wenalan123/LED-light-water,Verilog,LED-light-water,7065,10,2024-07-01 08:07:03+00:00,2
4742,122542301,https://github.com/jinyier/NetA.git,2018-02-22 22:20:44+00:00,,jinyier/NetA,Verilog,NetA,16717,9,2024-04-23 16:06:30+00:00,5
4743,121717246,https://github.com/marco1337/HEVC-DCT.git,2018-02-16 05:14:08+00:00,Code for thesis about DCT and IDCT block of an HEVC decoder and encoder. Done in Verilog using Quartus software from Altera.,marco1337/HEVC-DCT,Verilog,HEVC-DCT,54065,9,2024-10-27 04:02:54+00:00,6
4744,123036818,https://github.com/aleek/mc68851.git,2018-02-26 22:04:33+00:00,Verilog implementation of MC68851 Memory Management Unit,aleek/mc68851,Verilog,mc68851,4,9,2024-06-05 05:40:32+00:00,2
4745,125531440,https://github.com/stargate-team/stargate.git,2018-03-16 15:00:30+00:00,StarGate is a programming and runtime framework for enabing easy and efficient deployment of various accerators.,stargate-team/stargate,Verilog,stargate,13882,9,2019-07-25 02:23:30+00:00,2
4746,122656066,https://github.com/mmicko/s100fpga.git,2018-02-23 18:08:50+00:00,Altair and other S-100 bus machines on FPGA,mmicko/s100fpga,Verilog,s100fpga,2412,9,2024-06-22 06:15:27+00:00,1
4747,122082103,https://github.com/ZipCPU/tinyzip.git,2018-02-19 15:31:09+00:00,A ZipCPU based demonstration for the TinyFPGA BX board,ZipCPU/tinyzip,Verilog,tinyzip,530,8,2024-05-02 08:52:27+00:00,5
4748,124352446,https://github.com/Haleski47/RTL-Implementation-of-Two-Layer-CNN.git,2018-03-08 07:15:36+00:00,"MyDesign.v contains the main design which was designed and then, synthesized.",Haleski47/RTL-Implementation-of-Two-Layer-CNN,Verilog,RTL-Implementation-of-Two-Layer-CNN,6852,7,2024-08-19 22:49:57+00:00,4
4749,124604849,https://github.com/nickschiffer/parallel_unsigned_integer_multiplier.git,2018-03-09 23:41:11+00:00,Xilinx Vivado Project,nickschiffer/parallel_unsigned_integer_multiplier,Verilog,parallel_unsigned_integer_multiplier,2868,7,2024-10-21 05:09:07+00:00,1
4750,126104309,https://github.com/programmerjake/rv32.git,2018-03-21 01:17:48+00:00,RISC-V 32-bit processor that runs a 2.5D maze game; Built for CPTR380 Winter of 2018 at Walla Walla University,programmerjake/rv32,Verilog,rv32,150,6,2024-08-05 14:46:48+00:00,1
4751,126213035,https://github.com/sarthi92/cpu_cisc.git,2018-03-21 17:02:01+00:00,Verilog implementation of 8-bit CISC Processor using 4 phase clocking scheme,sarthi92/cpu_cisc,Verilog,cpu_cisc,74,6,2024-06-01 13:16:14+00:00,1
4752,124535434,https://github.com/chiphackers/AtomFPU.git,2018-03-09 12:04:26+00:00,IEEE-754 Single Precision Floating Point Unit,chiphackers/AtomFPU,Verilog,AtomFPU,14,6,2023-03-30 14:09:30+00:00,2
4753,126644138,https://github.com/fusesoc/wb_altera_ddr_wrapper.git,2018-03-24 22:07:24+00:00,Altera DDR controller wrapper with multiple wishbone slave ports,fusesoc/wb_altera_ddr_wrapper,Verilog,wb_altera_ddr_wrapper,783,6,2024-09-20 07:50:55+00:00,1
4754,124261138,https://github.com/thejokerlol/AXI_APB_Bridge.git,2018-03-07 16:09:59+00:00,Started a new repo for AXI to APB bridge,thejokerlol/AXI_APB_Bridge,Verilog,AXI_APB_Bridge,85,6,2024-08-24 15:00:40+00:00,0
4755,124844461,https://github.com/hdmmY/MIPS-CPU.git,2018-03-12 06:36:35+00:00,MIPS五段流水CPU设计实验 -- 华科组原课设,hdmmY/MIPS-CPU,Verilog,MIPS-CPU,255,5,2023-11-02 07:10:20+00:00,1
4756,125173085,https://github.com/Martins3/MIPS-5.git,2018-03-14 07:31:49+00:00,MIPS 五段流水重定向中断动态分支预测 CPU,Martins3/MIPS-5,Verilog,MIPS-5,37424,5,2024-03-05 16:34:39+00:00,2
4757,124075815,https://github.com/chiphackers/AtomRV32.git,2018-03-06 12:33:11+00:00,AtomRV32 is a 32bit CPU based on RISC-V instruction set architecture.,chiphackers/AtomRV32,Verilog,AtomRV32,87,5,2022-07-30 12:59:27+00:00,0
4758,126098770,https://github.com/yutongshen/ICContest-2012-Preliminary-NANDFlashMemoryController.git,2018-03-21 00:07:57+00:00,,yutongshen/ICContest-2012-Preliminary-NANDFlashMemoryController,Verilog,ICContest-2012-Preliminary-NANDFlashMemoryController,16695,5,2023-11-06 09:37:27+00:00,1
4759,124706126,https://github.com/dmf444/CSCB58-Final_Project.git,2018-03-10 23:08:04+00:00,A (sucessful) attempt at a making guitar hero for a DE2-115 board,dmf444/CSCB58-Final_Project,Verilog,CSCB58-Final_Project,123,5,2024-07-10 01:24:37+00:00,1
4760,123339956,https://github.com/khandelwalkshitij/computer-architecture-lab.git,2018-02-28 20:41:24+00:00,"Lab Work for CS F342 (Computer Architecture) course, BITS Pilani",khandelwalkshitij/computer-architecture-lab,Verilog,computer-architecture-lab,4951,4,2022-08-27 06:56:01+00:00,0
4761,124982712,https://github.com/EKarton/Pacman-on-FPGA.git,2018-03-13 02:49:45+00:00,CSC 258 Final Project: Pacman on an FPGA with Verilog,EKarton/Pacman-on-FPGA,Verilog,Pacman-on-FPGA,51835,4,2022-10-27 14:19:23+00:00,2
4762,124679641,https://github.com/armitag8/ASIC_Notepad--.git,2018-03-10 17:26:02+00:00,An hardware-based text-editor with minimal features and direct VGA output.,armitag8/ASIC_Notepad--,Verilog,ASIC_Notepad--,230,4,2023-05-30 19:19:49+00:00,3
4763,125621740,https://github.com/rwmjones/icestorm-flash-leds.git,2018-03-17 11:17:00+00:00,"""Hello world"" example using iCE40-HX8K FPGA and Project IceStorm",rwmjones/icestorm-flash-leds,Verilog,icestorm-flash-leds,1,4,2021-05-19 09:15:07+00:00,0
4764,124552136,https://github.com/www-asics-ws/mpac.git,2018-03-09 14:39:13+00:00,Multi Protocol Audio Controller ,www-asics-ws/mpac,Verilog,mpac,2846,4,2020-01-08 19:03:43+00:00,4
4765,123184683,https://github.com/mjoldfield/ice40-blinky.git,2018-02-27 20:30:52+00:00,Simple blinkenlights projects for iCE40 FPGA demo boards,mjoldfield/ice40-blinky,Verilog,ice40-blinky,12,4,2024-08-12 05:46:55+00:00,0
4766,122560566,https://github.com/solderneer/artemis.git,2018-02-23 02:01:23+00:00,"An Verilog implementation of a 16 bit processor, codenamed Artemis",solderneer/artemis,Verilog,artemis,1583,3,2021-09-16 10:24:00+00:00,2
4767,122662257,https://github.com/hi-rai/MonoPong.git,2018-02-23 19:11:59+00:00,FPGA based single player game,hi-rai/MonoPong,Verilog,MonoPong,2322,3,2022-12-17 11:05:44+00:00,1
4768,122205050,https://github.com/atomminer/Nist5-hls.git,2018-02-20 13:56:40+00:00,Nist5 Coin Algo for AtomMiner FPGA Miner,atomminer/Nist5-hls,Verilog,Nist5-hls,205,3,2023-12-05 11:31:16+00:00,3
4769,122101052,https://github.com/yzy0704YZY/MIPS32-CPU-with-L1Cache-Design.git,2018-02-19 18:07:02+00:00,,yzy0704YZY/MIPS32-CPU-with-L1Cache-Design,Verilog,MIPS32-CPU-with-L1Cache-Design,198,3,2022-07-23 12:00:40+00:00,1
4770,126038148,https://github.com/raymondtruong/connect-4.git,2018-03-20 15:16:23+00:00,"A recreation of Connect 4, written in Verilog on the Altera Cyclone V FPGA.",raymondtruong/connect-4,Verilog,connect-4,395,3,2024-06-30 18:15:37+00:00,0
4771,124137723,https://github.com/arunimasingh/MicroprocessorFpga.git,2018-03-06 20:58:58+00:00,"Design and implementation of customizable 16- bit microprocessor using , Zybo Zynq-7000 ARM/FPGA SoC Trainer Board",arunimasingh/MicroprocessorFpga,Verilog,MicroprocessorFpga,17,3,2020-06-29 17:05:01+00:00,0
4772,126504619,https://github.com/mattvenn/icestick-multisegment.git,2018-03-23 15:30:41+00:00,,mattvenn/icestick-multisegment,Verilog,icestick-multisegment,1036,3,2022-03-17 00:21:32+00:00,0
4773,123533085,https://github.com/mahershaikh1/Single_Cycle_Datapath_Verilog.git,2018-03-02 05:09:09+00:00,Verilog Implementation of a Single Cycle Datapath ,mahershaikh1/Single_Cycle_Datapath_Verilog,Verilog,Single_Cycle_Datapath_Verilog,6,3,2024-03-13 11:35:42+00:00,0
4774,122688486,https://github.com/BG4RFF/mcHFPro.git,2018-02-24 00:54:07+00:00,Standalone open-source SDR based on DDC/DUC architecture,BG4RFF/mcHFPro,Verilog,mcHFPro,3835,3,2024-07-23 15:04:40+00:00,0
4775,125359448,https://github.com/inkwisit/Microwave_Sensor_FYP2.git,2018-03-15 11:48:24+00:00,"My final year project on subject of microwave sensors for industrial and robotics use. In an attempt to learn practical aspects of microwave theory, high frequency effects on circuit design, miniature radar and antennas we are recreating MIT Lincoln Lab synthetic aperture radar using own modules.",inkwisit/Microwave_Sensor_FYP2,Verilog,Microwave_Sensor_FYP2,236505,3,2024-04-30 16:10:47+00:00,4
4776,124805461,https://github.com/Kasrahmani/DiffuseIt.git,2018-03-11 22:26:23+00:00,An interactive game designed in verilog,Kasrahmani/DiffuseIt,Verilog,DiffuseIt,100,3,2022-05-20 06:58:00+00:00,1
4777,125693702,https://github.com/harishyvs/Polar-codes---Hardware---Decoders-.git,2018-03-18 04:55:05+00:00,,harishyvs/Polar-codes---Hardware---Decoders-,Verilog,Polar-codes---Hardware---Decoders-,5,3,2023-08-10 18:08:00+00:00,2
4778,123711708,https://github.com/sa1f/quickshop.git,2018-03-03 16:48:38+00:00,An automated store inspired by Amazon Go,sa1f/quickshop,Verilog,quickshop,5721,2,2020-11-29 16:24:48+00:00,2
4779,122862244,https://github.com/MMSaiKiran/Major_Project.git,2018-02-25 18:11:13+00:00,Vehicle Motion control Mechanism using FPGA,MMSaiKiran/Major_Project,Verilog,Major_Project,16,2,2023-08-18 08:41:42+00:00,1
4780,125634399,https://github.com/harshitk11/Logic-Encryption.git,2018-03-17 13:57:01+00:00,,harshitk11/Logic-Encryption,Verilog,Logic-Encryption,28565,2,2022-11-01 19:05:43+00:00,0
4781,125946692,https://github.com/arutema47/mips_cpudesign.git,2018-03-20 02:05:08+00:00,designing a mips-like processor in verilog,arutema47/mips_cpudesign,Verilog,mips_cpudesign,6,2,2021-11-14 02:25:52+00:00,0
4782,124180522,https://github.com/ucasfl/mips_cpu.git,2018-03-07 04:46:46+00:00,Mips five stage pipeline CPU,ucasfl/mips_cpu,Verilog,mips_cpu,25,2,2021-10-11 01:09:36+00:00,2
4783,124295057,https://github.com/jdocampom/PWM.git,2018-03-07 21:12:12+00:00,Verilog code for PWM Generator,jdocampom/PWM,Verilog,PWM,781,2,2022-01-03 22:45:38+00:00,1
4784,126462886,https://github.com/evsvikash/audioCard.git,2018-03-23 09:29:44+00:00,USB -> FPGA -> DAC,evsvikash/audioCard,Verilog,audioCard,182,2,2024-01-23 00:49:33+00:00,0
4785,125952971,https://github.com/skyking94/faultCollapsing.git,2018-03-20 03:05:26+00:00,Equivalent Fault Collapsing on Verilog Gate Netlist,skyking94/faultCollapsing,Verilog,faultCollapsing,30,2,2024-05-31 13:07:44+00:00,1
4786,124348004,https://github.com/iwatake2222/ZYBO_Portable_Mandelbrot.git,2018-03-08 06:35:05+00:00,Portable Mandelbrot Set with ZYBO (Zynq),iwatake2222/ZYBO_Portable_Mandelbrot,Verilog,ZYBO_Portable_Mandelbrot,282634,2,2023-04-02 00:53:51+00:00,1
4787,123299865,https://github.com/HarborYuan/MIPS-pipeline-CPU.git,2018-02-28 14:55:54+00:00,It's just a homework.,HarborYuan/MIPS-pipeline-CPU,Verilog,MIPS-pipeline-CPU,2964,2,2019-03-07 15:17:23+00:00,0
4788,123650366,https://github.com/wtfuzz/c5g.git,2018-03-03 02:01:41+00:00,FuseSoC c5g OpenRISC board support,wtfuzz/c5g,Verilog,c5g,28,2,2019-05-25 18:16:23+00:00,0
4789,125571966,https://github.com/demsp/verilog.git,2018-03-16 21:31:17+00:00,,demsp/verilog,Verilog,verilog,741,2,2023-09-18 22:53:55+00:00,1
4790,122438976,https://github.com/priyankag1194/Bubble-Sort.git,2018-02-22 06:21:06+00:00,Bubble sort code in Verilog with datapath components.,priyankag1194/Bubble-Sort,Verilog,Bubble-Sort,5,2,2024-07-28 01:57:24+00:00,0
4791,126259723,https://github.com/hajime725/verilogSPDIFdecorder.git,2018-03-22 01:03:33+00:00,,hajime725/verilogSPDIFdecorder,Verilog,verilogSPDIFdecorder,6,2,2020-01-11 04:46:26+00:00,4
4792,122017079,https://github.com/knosseir/Neural-Net-Morse-Decoder.git,2018-02-19 03:59:51+00:00,Neural net Morse code decoder written for FPGA board to decode Morse pulses and display on LED screen,knosseir/Neural-Net-Morse-Decoder,Verilog,Neural-Net-Morse-Decoder,9359,2,2023-02-15 13:25:35+00:00,0
4793,123746669,https://github.com/agentorange96/OLLAR.git,2018-03-04 01:36:08+00:00,Open-source License Logic & Arithmetic RISC,agentorange96/OLLAR,Verilog,OLLAR,27,2,2018-06-01 21:50:39+00:00,0
4794,124120510,https://github.com/suhasr1991/5-Stage-Pipelined-IEEE-Single-Precision-Floating-Point-Adder-Design.git,2018-03-06 18:23:36+00:00,In this project a 32 bit Floating point adder was designed using Verilog HDL. This design was pipelined to reduce the computations in a single cycle. ,suhasr1991/5-Stage-Pipelined-IEEE-Single-Precision-Floating-Point-Adder-Design,Verilog,5-Stage-Pipelined-IEEE-Single-Precision-Floating-Point-Adder-Design,166,2,2022-02-14 12:31:41+00:00,2
4795,124091149,https://github.com/jeonggunlee/Advanced-Computer-Architecture.git,2018-03-06 14:34:57+00:00,,jeonggunlee/Advanced-Computer-Architecture,Verilog,Advanced-Computer-Architecture,12225,2,2023-03-01 14:23:07+00:00,1
4796,124172428,https://github.com/Aktcob/Biped-Robot-control-system-by-FPGA.git,2018-03-07 03:18:27+00:00,,Aktcob/Biped-Robot-control-system-by-FPGA,Verilog,Biped-Robot-control-system-by-FPGA,64474,2,2021-01-30 02:22:31+00:00,0
4797,125852203,https://github.com/edwardzcl/Systolic-Array-verilog.git,2018-03-19 12:12:17+00:00,,edwardzcl/Systolic-Array-verilog,Verilog,Systolic-Array-verilog,1089,2,2024-07-13 09:29:49+00:00,2
4798,124280994,https://github.com/jjefferson1994/Packet-Inspection-Design.git,2018-03-07 19:00:15+00:00,Deep Packet Inspection Circuit with restrictions in project rubric (Verilog),jjefferson1994/Packet-Inspection-Design,Verilog,Packet-Inspection-Design,341,2,2021-10-25 16:35:46+00:00,0
4799,123453202,https://github.com/orpheeantoniadis/ultrasonic_theremin.git,2018-03-01 15:25:24+00:00,"Project for FPGA, VHDL and SoPC course at hepia",orpheeantoniadis/ultrasonic_theremin,Verilog,ultrasonic_theremin,17207,2,2024-04-11 21:10:17+00:00,0
4800,125722378,https://github.com/geshi001/danmaku-bird-verilog.git,2018-03-18 12:25:30+00:00,A game implemented in Verilog HDL,geshi001/danmaku-bird-verilog,Verilog,danmaku-bird-verilog,15,2,2020-01-10 06:43:37+00:00,1
4801,121989329,https://github.com/zghodsi/TigerMIPS.git,2018-02-18 20:46:55+00:00,Tiger MIPS processor with write-back cache and checkpoint/roll-back hardware support,zghodsi/TigerMIPS,Verilog,TigerMIPS,409,2,2022-07-05 05:51:37+00:00,0
4802,123946714,https://github.com/jquerius/ieee-convert.git,2018-03-05 16:26:06+00:00,A simple routine in Verilog HDL that converts integers into IEEE 754 Floating Point format.,jquerius/ieee-convert,Verilog,ieee-convert,6,2,2024-04-24 18:38:26+00:00,2
4803,126275135,https://github.com/yutongshen/ICContest-2018-Preliminary-HuffmanCoding.git,2018-03-22 03:35:52+00:00,,yutongshen/ICContest-2018-Preliminary-HuffmanCoding,Verilog,ICContest-2018-Preliminary-HuffmanCoding,3868,2,2024-07-18 17:15:12+00:00,1
4804,122524971,https://github.com/fabioafreitas/Processador_Nano_Verilog.git,2018-02-22 19:29:38+00:00,"Processador NANO, semelhante ao processador MIPS, para a disciplina de Circuitos Digitais.",fabioafreitas/Processador_Nano_Verilog,Verilog,Processador_Nano_Verilog,7374,2,2021-06-26 03:48:15+00:00,0
4805,125093500,https://github.com/gebob19/frequency-interpreter.git,2018-03-13 18:00:45+00:00,,gebob19/frequency-interpreter,Verilog,frequency-interpreter,49666,2,2021-01-05 17:05:51+00:00,1
4806,126593540,https://github.com/kmahsi/CA_P2.git,2018-03-24 11:39:21+00:00,,kmahsi/CA_P2,Verilog,CA_P2,55,2,2020-10-31 00:18:55+00:00,0
4807,126164601,https://github.com/turkmavisi/FPGA-Guitar-Hero.git,2018-03-21 10:51:02+00:00,Simple 2-Level Guitar Hero Game implemented with Verilog HDL on FPGA board,turkmavisi/FPGA-Guitar-Hero,Verilog,FPGA-Guitar-Hero,373,2,2020-05-06 11:30:40+00:00,0
4808,125134089,https://github.com/KwonL/Computer-Organization_2018.git,2018-03-14 00:53:27+00:00,2018 computer organization projects,KwonL/Computer-Organization_2018,Verilog,Computer-Organization_2018,8185,2,2024-03-10 12:17:48+00:00,1
4809,122950076,https://github.com/ycv005/Verilog_HDL.git,2018-02-26 10:00:37+00:00,Verilog is a hardware description language used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction,ycv005/Verilog_HDL,Verilog,Verilog_HDL,7,2,2019-03-04 01:13:24+00:00,0
4810,122502591,https://github.com/levisjtu/CPP_Self_learning.git,2018-02-22 16:14:10+00:00,,levisjtu/CPP_Self_learning,Verilog,CPP_Self_learning,4313,2,2018-08-29 21:11:54+00:00,0
4811,125874873,https://github.com/OmarBazaraa/DCNN-Accelerator.git,2018-03-19 14:55:36+00:00,Convolution Neural Network Hardware Accelerator,OmarBazaraa/DCNN-Accelerator,Verilog,DCNN-Accelerator,2975,2,2023-10-20 10:14:18+00:00,2
4812,124631513,https://github.com/vikrantwaje/Programmable_logic_design.git,2018-03-10 07:06:45+00:00,,vikrantwaje/Programmable_logic_design,Verilog,Programmable_logic_design,276006,2,2022-11-11 05:47:49+00:00,0
4813,124979458,https://github.com/kn625/HashforKeyValue_FPGA.git,2018-03-13 02:20:16+00:00,"Achieve a hash function for Key-Value storage, based on FPGA",kn625/HashforKeyValue_FPGA,Verilog,HashforKeyValue_FPGA,41,2,2023-05-16 12:16:02+00:00,0
4814,122588259,https://github.com/dalek-who/ComputerConposeExperiment_code.git,2018-02-23 07:35:04+00:00,code of computer conpose experiment in UCAS,dalek-who/ComputerConposeExperiment_code,Verilog,ComputerConposeExperiment_code,4538,2,2022-03-31 01:13:07+00:00,0
4815,123522072,https://github.com/tung-lethanh6596/PCIe_DE2i-150.git,2018-03-02 02:55:42+00:00,"Verilog HDL, kernel module, driver linux",tung-lethanh6596/PCIe_DE2i-150,Verilog,PCIe_DE2i-150,25130,1,2019-08-09 13:50:24+00:00,2
4816,123373353,https://github.com/joe122139/HEVC.git,2018-03-01 02:52:56+00:00,HEVC Codec,joe122139/HEVC,Verilog,HEVC,152,1,2019-06-24 06:53:44+00:00,1
4817,122303998,https://github.com/DUWTLAB/Git_NumeralSys_LAB.git,2018-02-21 07:16:15+00:00,Numeral System LAB,DUWTLAB/Git_NumeralSys_LAB,Verilog,Git_NumeralSys_LAB,1233,1,2018-03-21 01:32:42+00:00,1
4818,126553136,https://github.com/proxy-hatch/drawing_with_VGA_controller.git,2018-03-24 00:53:18+00:00,Creating a dynamic screen saving of lines and trianges (ENSC350 Lab3),proxy-hatch/drawing_with_VGA_controller,Verilog,drawing_with_VGA_controller,631,1,2022-04-27 23:57:49+00:00,0
4819,122005899,https://github.com/maxislash/8CPU.git,2018-02-19 01:05:51+00:00,8-bit CPU in Verilog,maxislash/8CPU,Verilog,8CPU,325,1,2020-07-14 20:55:17+00:00,2
4820,124936669,https://github.com/MrCaiting/Lab-8.git,2018-03-12 18:56:26+00:00,ECE 385 Lab 8: SOC with USB and VGA Interface in SystemVerilog,MrCaiting/Lab-8,Verilog,Lab-8,2730,1,2024-05-14 13:20:32+00:00,1
4821,123075301,https://github.com/girinaresh/Cordic-Processor.git,2018-02-27 05:01:09+00:00,Cordic-Processor,girinaresh/Cordic-Processor,Verilog,Cordic-Processor,30,1,2023-04-13 16:50:13+00:00,0
4822,124592991,https://github.com/yaolan4/cscb58-final-project.git,2018-03-09 21:03:42+00:00,,yaolan4/cscb58-final-project,Verilog,cscb58-final-project,22381,1,2024-03-27 19:12:15+00:00,0
4823,121886642,https://github.com/AliTaheriNastooh/CPU_MIPS.git,2018-02-17 19:43:46+00:00,Implement CPU MIPS with some MIPS instruction,AliTaheriNastooh/CPU_MIPS,Verilog,CPU_MIPS,2889,1,2019-05-22 11:28:44+00:00,0
4824,124857249,https://github.com/thc10/CPU.git,2018-03-12 08:29:36+00:00,计算机组成原理课程设计,thc10/CPU,Verilog,CPU,205,1,2023-09-19 02:48:21+00:00,0
4825,124988045,https://github.com/AkatsukiCC/MyProject.git,2018-03-13 03:39:31+00:00,Fresh!Just try!,AkatsukiCC/MyProject,Verilog,MyProject,16,1,2019-03-20 10:12:46+00:00,0
4826,125772024,https://github.com/guycalledjeremy/CSC258project.git,2018-03-18 22:07:15+00:00,,guycalledjeremy/CSC258project,Verilog,CSC258project,110,1,2018-05-15 18:01:31+00:00,1
4827,126098815,https://github.com/yutongshen/ICContest-2016-Final-ComponentLabelingEngine.git,2018-03-21 00:08:41+00:00,,yutongshen/ICContest-2016-Final-ComponentLabelingEngine,Verilog,ICContest-2016-Final-ComponentLabelingEngine,3494,1,2022-12-03 07:41:03+00:00,0
4828,125305549,https://github.com/jwildey/ec551.git,2018-03-15 03:09:49+00:00,Repo for EC551,jwildey/ec551,Verilog,ec551,7006,1,2018-04-17 11:51:14+00:00,0
4829,125356879,https://github.com/nikhilbalwani/JPEG_compression.git,2018-03-15 11:24:41+00:00,Hardware Implementation of DCT-based JPEG compression in Verilog.,nikhilbalwani/JPEG_compression,Verilog,JPEG_compression,17756,1,2022-04-19 22:18:26+00:00,2
4830,125520060,https://github.com/hujy23/voj-exercise.git,2018-03-16 13:29:55+00:00,"This is the exercise of ""Verilog Online Judge"". ",hujy23/voj-exercise,Verilog,voj-exercise,252,1,2020-12-27 03:23:07+00:00,0
4831,123318949,https://github.com/plkpiotr/reconfigurable.git,2018-02-28 17:33:33+00:00,Introduction to reconfigurable computing in Verilog [2018],plkpiotr/reconfigurable,Verilog,reconfigurable,31,1,2023-03-13 08:19:12+00:00,1
4832,126252751,https://github.com/RanLuKenny/Verilog_HDL_weekly-practice.git,2018-03-21 23:28:39+00:00,This repository is for saving the Verilog Code files for personal practicing_FSM,RanLuKenny/Verilog_HDL_weekly-practice,Verilog,Verilog_HDL_weekly-practice,11,1,2022-04-29 23:33:27+00:00,0
4833,125172097,https://github.com/quadmbk/RADIX-4SRT-DIVIDER.git,2018-03-14 07:23:57+00:00,,quadmbk/RADIX-4SRT-DIVIDER,Verilog,RADIX-4SRT-DIVIDER,8,1,2022-12-02 01:22:52+00:00,0
4834,124661263,https://github.com/nqHITSZ/Debounce_zedboard.git,2018-03-10 14:03:55+00:00,,nqHITSZ/Debounce_zedboard,Verilog,Debounce_zedboard,1,1,2022-04-11 19:37:28+00:00,0
4835,124393883,https://github.com/NateWang123/MIPS-CPU.git,2018-03-08 13:15:38+00:00,This is a repository for MIPS CPU,NateWang123/MIPS-CPU,Verilog,MIPS-CPU,596,1,2018-03-09 11:36:45+00:00,0
4836,125427514,https://github.com/k-rtik/veripong.git,2018-03-15 21:21:48+00:00,,k-rtik/veripong,Verilog,veripong,114,1,2019-12-18 20:24:00+00:00,0
4837,124761271,https://github.com/taoyilee/LPDDR_model.git,2018-03-11 13:51:03+00:00,LPDDR2 Model,taoyilee/LPDDR_model,Verilog,LPDDR_model,34,1,2023-03-05 01:14:57+00:00,1
4838,124823821,https://github.com/yutongshen/DIC-FrequencyAnalysisSystem.git,2018-03-12 02:38:41+00:00,,yutongshen/DIC-FrequencyAnalysisSystem,Verilog,DIC-FrequencyAnalysisSystem,51522,1,2022-02-04 01:37:54+00:00,2
4839,121785750,https://github.com/yukunchen113/stopwatch.git,2018-02-16 18:30:01+00:00,Stopwatch implemented in Verilog HDL,yukunchen113/stopwatch,Verilog,stopwatch,15,1,2022-06-22 22:17:53+00:00,1
4840,121696983,https://github.com/SagarShah77/Design-of-Altera-Nios-II-Instruction-Subset-Architecture.git,2018-02-15 23:45:12+00:00,"Design of R, I and J type of instructions using verilog. ",SagarShah77/Design-of-Altera-Nios-II-Instruction-Subset-Architecture,Verilog,Design-of-Altera-Nios-II-Instruction-Subset-Architecture,1190,1,2021-05-15 23:08:04+00:00,0
4841,125942896,https://github.com/mombachm/cpu-periferico-arq2.git,2018-03-20 01:28:22+00:00,Async communication using Verilog.,mombachm/cpu-periferico-arq2,Verilog,cpu-periferico-arq2,9,1,2019-03-18 23:37:43+00:00,0
4842,126553407,https://github.com/proxy-hatch/tune_generator.git,2018-03-24 00:58:15+00:00,Generating tune by timed frequencies. Reads tune from ROM (ENSC350 Lab4),proxy-hatch/tune_generator,Verilog,tune_generator,679,1,2022-04-27 23:57:09+00:00,0
4843,122977046,https://github.com/rishabhjain7b/UART.git,2018-02-26 13:54:58+00:00,"Complete UART project with specs(pdf), RTL and Testbench (Verilog)",rishabhjain7b/UART,Verilog,UART,1304,1,2022-01-30 03:36:57+00:00,0
4844,124649928,https://github.com/viktor-prutyanov/fpga-spi.git,2018-03-10 11:36:35+00:00,FPGA SPI master and slave,viktor-prutyanov/fpga-spi,Verilog,fpga-spi,6,1,2022-04-12 21:41:50+00:00,0
4845,122141152,https://github.com/nscamardi97/LEGv8_Processor.git,2018-02-20 01:06:41+00:00,Processor (64 bit),nscamardi97/LEGv8_Processor,Verilog,LEGv8_Processor,2760,1,2020-04-23 03:42:46+00:00,0
4846,123193385,https://github.com/ukalla1/FaultCollapsing-.git,2018-02-27 21:53:56+00:00,This code lets one perform fauly collapsing for a given circuit,ukalla1/FaultCollapsing-,Verilog,FaultCollapsing-,167,1,2024-05-31 13:08:00+00:00,1
4847,125926081,https://github.com/nova0302/frameBuffer.git,2018-03-19 22:03:06+00:00,fpga frame buffer,nova0302/frameBuffer,Verilog,frameBuffer,28,1,2024-09-30 15:00:05+00:00,0
4848,124819028,https://github.com/yutongshen/DIC-ApproximateAverage.git,2018-03-12 01:49:04+00:00,,yutongshen/DIC-ApproximateAverage,Verilog,DIC-ApproximateAverage,5019,1,2022-11-16 05:43:13+00:00,5
4849,123205346,https://github.com/stefansuar/Verilog-1.git,2018-02-28 00:22:23+00:00,,stefansuar/Verilog-1,Verilog,Verilog-1,8,1,2018-02-28 22:37:42+00:00,1
4850,126098873,https://github.com/yutongshen/ICContest-2017-Final-LEDDisplayController.git,2018-03-21 00:09:32+00:00,,yutongshen/ICContest-2017-Final-LEDDisplayController,Verilog,ICContest-2017-Final-LEDDisplayController,11407,1,2021-03-20 04:29:03+00:00,0
4851,124431519,https://github.com/joao4597/ULS-RTL.git,2018-03-08 18:26:15+00:00,,joao4597/ULS-RTL,Verilog,ULS-RTL,132265,1,2020-12-16 12:00:02+00:00,1
4852,125121100,https://github.com/thatseansannitoguy/552_SingleCycle_CS.git,2018-03-13 22:10:36+00:00,,thatseansannitoguy/552_SingleCycle_CS,Verilog,552_SingleCycle_CS,3889,1,2018-05-04 01:00:22+00:00,0
4853,125064258,https://github.com/rex662624/Computer-organization.git,2018-03-13 14:27:17+00:00,,rex662624/Computer-organization,Verilog,Computer-organization,1620,1,2020-02-21 08:45:48+00:00,0
4854,125903687,https://github.com/Eldhose-K-A/VerilogCodes.git,2018-03-19 18:35:32+00:00,,Eldhose-K-A/VerilogCodes,Verilog,VerilogCodes,6,1,2021-09-30 08:27:47+00:00,0
4855,122342562,https://github.com/koxakis/CE333.git,2018-02-21 13:51:35+00:00,Project files for System on Chip class,koxakis/CE333,Verilog,CE333,9367,1,2019-10-15 11:03:30+00:00,0
4856,126069910,https://github.com/JamesNorris/cerebroimagini.git,2018-03-20 19:14:03+00:00,A low-cost fNIR Brain Mapping tool.,JamesNorris/cerebroimagini,Verilog,cerebroimagini,77223,1,2018-04-25 16:39:03+00:00,0
4857,125551497,https://github.com/kzhong130/FPGA.git,2018-03-16 17:53:59+00:00,,kzhong130/FPGA,Verilog,FPGA,29,1,2018-03-17 06:08:41+00:00,0
4858,121750056,https://github.com/IgnacioGoldman/NVDLA.git,2018-02-16 12:47:03+00:00,,IgnacioGoldman/NVDLA,Verilog,NVDLA,46729,1,2021-07-06 15:14:31+00:00,0
4859,123720019,https://github.com/chiphackers/DesignExamples.git,2018-03-03 18:29:38+00:00,This repository contains the design examples mentioned in https://chiphackers.com/lessons/,chiphackers/DesignExamples,Verilog,DesignExamples,9,1,2021-04-08 11:20:07+00:00,0
4860,121872891,https://github.com/jhake/SAR-LOGIC.git,2018-02-17 16:49:21+00:00,SAR LOGIC,jhake/SAR-LOGIC,Verilog,SAR-LOGIC,80,1,2024-05-28 12:48:45+00:00,0
4861,121772683,https://github.com/Shashi18/Finite-State-Machines-.git,2018-02-16 16:24:31+00:00,Finite State Machine in Verilog Iplementation,Shashi18/Finite-State-Machines-,Verilog,Finite-State-Machines-,5,1,2022-11-02 06:25:59+00:00,0
4862,122377352,https://github.com/mike-hale/binarytree.git,2018-02-21 18:40:36+00:00,Number of functions for searching/inserting into binary trees,mike-hale/binarytree,Verilog,binarytree,41,1,2019-10-30 23:44:09+00:00,0
4863,124637949,https://github.com/EAirPeter/Laji-IntelKnightsLanding.git,2018-03-10 08:44:43+00:00,"course project, principles of computer organization",EAirPeter/Laji-IntelKnightsLanding,Verilog,Laji-IntelKnightsLanding,202,1,2018-07-27 11:16:13+00:00,0
4864,125664217,https://github.com/jjchico/verilog-simple-calculator-exercise.git,2018-03-17 19:55:06+00:00,Simple calculator exercise. Implement a simple calculator in a development board.,jjchico/verilog-simple-calculator-exercise,Verilog,verilog-simple-calculator-exercise,19,1,2023-01-28 20:35:40+00:00,0
4865,125890603,https://github.com/songfeil/othello.git,2018-03-19 16:48:06+00:00,,songfeil/othello,Verilog,othello,30123,1,2018-04-03 23:42:56+00:00,0
4866,123722006,https://github.com/abdullahyildiz/extras.git,2018-03-03 18:55:43+00:00,helpful codes that I collected so far,abdullahyildiz/extras,Verilog,extras,6700,1,2024-01-18 10:03:33+00:00,0
4867,125168326,https://github.com/scottljw/Audio-Effects.git,2018-03-14 06:51:03+00:00,A fundamental Digital Design project related to audio effects.,scottljw/Audio-Effects,Verilog,Audio-Effects,1455,1,2024-04-24 17:13:42+00:00,1
4868,126361888,https://github.com/Alexeyzhu/StackCalculator.git,2018-03-22 16:10:43+00:00,,Alexeyzhu/StackCalculator,Verilog,StackCalculator,59,1,2020-03-24 18:58:07+00:00,0
4869,126214681,https://github.com/joycetang10/HW-SW-Optimization.git,2018-03-21 17:14:54+00:00,,joycetang10/HW-SW-Optimization,Verilog,HW-SW-Optimization,479,1,2022-04-29 23:30:26+00:00,0
4870,126220620,https://github.com/shohata/RISC-like-CPU.git,2018-03-21 18:03:38+00:00,,shohata/RISC-like-CPU,Verilog,RISC-like-CPU,40,1,2020-12-06 06:52:46+00:00,2
4871,124269256,https://github.com/ahmedehabessa/PCI-bus-arbiter.git,2018-03-07 17:14:31+00:00,PCI bus arbiter circuit using verilog HDL,ahmedehabessa/PCI-bus-arbiter,Verilog,PCI-bus-arbiter,211,1,2023-05-17 06:17:58+00:00,0
4872,123364769,https://github.com/derekwright29/ECEN2350_Project1.git,2018-03-01 01:28:18+00:00,Digital Logic First Verilog Project,derekwright29/ECEN2350_Project1,Verilog,ECEN2350_Project1,4691,1,2019-04-01 03:18:34+00:00,0
4873,125599060,https://github.com/yukunchen113/SoPC.git,2018-03-17 05:14:14+00:00,Created a system on a programable chip,yukunchen113/SoPC,Verilog,SoPC,12085,1,2022-06-22 22:17:44+00:00,0
4874,125955928,https://github.com/freakin09/Verilog-Runner.git,2018-03-20 03:33:15+00:00,"A game written project in verilog for our CSC258  similar to the popular game ""line runner""",freakin09/Verilog-Runner,Verilog,Verilog-Runner,44,1,2018-11-30 00:03:29+00:00,0
4875,125509517,https://github.com/IrvingW/FPGA_project.git,2018-03-16 11:49:41+00:00,some verilog projects finished during a FPGA design course in SJTU,IrvingW/FPGA_project,Verilog,FPGA_project,595,1,2019-05-21 09:50:53+00:00,0
4876,122693972,https://github.com/DUWTLAB/Git_modelsim_script_LAB.git,2018-02-24 02:16:54+00:00,modelsim_script_LAB,DUWTLAB/Git_modelsim_script_LAB,Verilog,Git_modelsim_script_LAB,34,1,2023-09-10 02:45:33+00:00,1
4877,123008924,https://github.com/mriosrivas/ALU.git,2018-02-26 18:11:17+00:00,,mriosrivas/ALU,Verilog,ALU,4,1,2022-03-24 23:02:10+00:00,1
4878,124732211,https://github.com/Uunicon/small_ball_game.git,2018-03-11 07:06:29+00:00,Term Project of Digital Logic,Uunicon/small_ball_game,Verilog,small_ball_game,2567,1,2020-01-13 15:14:49+00:00,0
4879,125859890,https://github.com/harishyvs/ALU-IMPLEMENTATION_XILIX_zedboard.git,2018-03-19 13:13:40+00:00,,harishyvs/ALU-IMPLEMENTATION_XILIX_zedboard,Verilog,ALU-IMPLEMENTATION_XILIX_zedboard,3401,1,2019-08-23 01:09:25+00:00,0
4880,122492732,https://github.com/Shashi18/I2C_New.git,2018-02-22 14:52:45+00:00,I2C Verilog Code Single Slave,Shashi18/I2C_New,Verilog,I2C_New,18,1,2024-09-04 11:48:15+00:00,3
4881,123786074,https://github.com/kahnchana/fpga_project.git,2018-03-04 12:23:44+00:00,,kahnchana/fpga_project,Verilog,fpga_project,562,1,2020-09-06 21:40:39+00:00,0
4882,126085346,https://github.com/mcmasterg/fuji_iie.git,2018-03-20 21:34:37+00:00,Apple ][e implemented in portable HDL,mcmasterg/fuji_iie,Verilog,fuji_iie,91,1,2021-11-09 05:26:31+00:00,0
4883,125455087,https://github.com/xw2333/ROOT_FPGA.git,2018-03-16 02:54:24+00:00,主要是扫地机器人的fpga模块代码。,xw2333/ROOT_FPGA,Verilog,ROOT_FPGA,21215,1,2023-03-30 01:34:50+00:00,0
4884,123690745,https://github.com/hanayashiki/mips_cpu.git,2018-03-03 12:40:53+00:00,5-level pipeline CPU design with interrupt and IO,hanayashiki/mips_cpu,Verilog,mips_cpu,35,1,2021-01-04 06:25:49+00:00,0
4885,121714980,https://github.com/JiahanLiu/lc86.git,2018-02-16 04:32:40+00:00,,JiahanLiu/lc86,Verilog,lc86,53918,1,2021-03-25 20:57:12+00:00,0
4886,123866559,https://github.com/shivangvsingh5/Pipelined-Floating-Point-Adder.git,2018-03-05 04:55:20+00:00,,shivangvsingh5/Pipelined-Floating-Point-Adder,Verilog,Pipelined-Floating-Point-Adder,2495,1,2023-10-09 00:17:00+00:00,0
4887,124462926,https://github.com/vdtruong/verilog.git,2018-03-09 00:01:55+00:00,Past verilog projects.,vdtruong/verilog,Verilog,verilog,1020,1,2022-03-28 18:27:26+00:00,0
4888,124855890,https://github.com/husterzxh/MIPS_CPU.git,2018-03-12 08:18:16+00:00,,husterzxh/MIPS_CPU,Verilog,MIPS_CPU,12419,1,2019-04-02 14:38:53+00:00,5
4889,125131599,https://github.com/collabchip/benchmark.git,2018-03-14 00:22:13+00:00,,collabchip/benchmark,Verilog,benchmark,16321,1,2018-06-22 16:20:31+00:00,1
4890,125927162,https://github.com/ali-raheem/partsbin.git,2018-03-19 22:14:27+00:00,Verilog tool chest,ali-raheem/partsbin,Verilog,partsbin,5695,1,2024-01-07 19:58:41+00:00,2
4891,122139089,https://github.com/etdel651/ECEN350.git,2018-02-20 00:38:19+00:00,computer architecture labs,etdel651/ECEN350,Verilog,ECEN350,10491,1,2018-04-20 21:26:03+00:00,0
4892,122166940,https://github.com/xmhosseini/ChallengeProject.git,2018-02-20 07:21:36+00:00,,xmhosseini/ChallengeProject,Verilog,ChallengeProject,752,1,2019-03-11 20:39:22+00:00,0
4893,124797488,https://github.com/alexprunel/Wall-Follower-Maze-Solver.git,2018-03-11 20:40:57+00:00,A verilog algorithm to solve a maze.,alexprunel/Wall-Follower-Maze-Solver,Verilog,Wall-Follower-Maze-Solver,136,1,2022-11-05 05:38:58+00:00,1
4894,126513354,https://github.com/cgrundey/DDI_P2.git,2018-03-23 16:45:48+00:00,"Verilog 6-bit counter, BCD-Binary converter, Binary-BCD converter, 12-bit register, transmit/receive system using these parts",cgrundey/DDI_P2,Verilog,DDI_P2,3421,1,2020-06-19 15:50:13+00:00,0
4895,123800017,https://github.com/ScoffM/UART-ortle.git,2018-03-04 15:06:38+00:00,Basys 2 implementation of a UART,ScoffM/UART-ortle,Verilog,UART-ortle,665,1,2018-12-02 19:12:21+00:00,0
4896,123043192,https://github.com/gogolB/EE175_FPGA.git,2018-02-26 23:11:57+00:00,,gogolB/EE175_FPGA,Verilog,EE175_FPGA,17791,1,2022-07-18 19:24:54+00:00,0
4897,123344142,https://github.com/VincentD97/BottleFlip.git,2018-02-28 21:23:24+00:00,"Final project for UCLA CS M152A, Bottle Flip game using Verilog, FPGA board and VGA.",VincentD97/BottleFlip,Verilog,BottleFlip,17194,1,2018-11-17 07:04:42+00:00,0
4898,122804539,https://github.com/ssnyde/opente.git,2018-02-25 04:19:51+00:00,,ssnyde/opente,Verilog,opente,316,1,2023-06-02 04:23:47+00:00,0
4899,125936604,https://github.com/Roboy/roboy_sno.git,2018-03-20 00:11:48+00:00,Altera 10M16SAU169C8G custom fpga board with esp8266-e12,Roboy/roboy_sno,Verilog,roboy_sno,13019,1,2021-09-22 06:34:11+00:00,0
4900,126151175,https://github.com/Rhapso/Full-search-block-matching.git,2018-03-21 09:03:01+00:00,,Rhapso/Full-search-block-matching,Verilog,Full-search-block-matching,215,1,2019-08-06 05:48:04+00:00,1
4901,126303038,https://github.com/vipinkmenon/DiseaseModel.git,2018-03-22 08:23:01+00:00,,vipinkmenon/DiseaseModel,Verilog,DiseaseModel,15,1,2018-12-21 23:29:00+00:00,0
4902,125340427,https://github.com/bha159/Digital-Oscilloscope.git,2018-03-15 09:07:31+00:00,A simple Oscilloscope implemented using Verilog on FPGA Board.,bha159/Digital-Oscilloscope,Verilog,Digital-Oscilloscope,145,1,2024-08-08 06:23:47+00:00,0
4903,129527056,https://github.com/jotego/jtcores.git,2018-04-14 14:58:12+00:00,FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket,jotego/jtcores,Verilog,jtcores,311011,233,2024-10-29 07:51:46+00:00,41
4904,130536678,https://github.com/nxbyte/ARM-LEGv8.git,2018-04-22 04:59:40+00:00,Verilog Implementation of an ARM LEGv8 CPU,nxbyte/ARM-LEGv8,Verilog,ARM-LEGv8,4148,97,2024-10-06 23:59:41+00:00,28
4905,131418067,https://github.com/blackmesalabs/hyperram.git,2018-04-28 14:47:52+00:00,Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC,blackmesalabs/hyperram,Verilog,hyperram,1116,83,2024-10-25 08:35:05+00:00,18
4906,129797190,https://github.com/AleksandarKostovic/Riscy-SoC.git,2018-04-16 19:49:01+00:00,"Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog",AleksandarKostovic/Riscy-SoC,Verilog,Riscy-SoC,215,77,2024-10-21 14:29:50+00:00,12
4907,128659832,https://github.com/adumont/hrm-cpu.git,2018-04-08 16:19:59+00:00,Human Resource Machine - CPU Design #HRM,adumont/hrm-cpu,Verilog,hrm-cpu,7695,72,2024-09-18 09:29:19+00:00,8
4908,129553257,https://github.com/tomverbeure/panologic.git,2018-04-14 20:47:35+00:00,PanoLogic Zero Client G1 reverse engineering info,tomverbeure/panologic,Verilog,panologic,55765,69,2024-07-18 20:29:20+00:00,10
4909,128158218,https://github.com/apuder/TRS-IO.git,2018-04-05 04:17:35+00:00,,apuder/TRS-IO,Verilog,TRS-IO,106687,56,2024-10-29 04:45:53+00:00,25
4910,130996185,https://github.com/cxdzyq1110/posture_recognition_CNN.git,2018-04-25 11:27:46+00:00,"To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different responses to all kinds of human's postures. But the process is very difficult as well, because usually it is very slow and power-consuming, and requires a very large memory space. Here we focus on real-time posture recognition, and try to make the machine ""know"" what posture we make. The posture recognition system is consisted of DE10-Nano SoC FPGA Kit, a camera, and an HDMI monitor. SoC FPGA captures video streams from the camera, recognizes human postures with a CNN model, and finally shows the original video and classification result (standing, walking, waving, etc.) via HDMI interface.",cxdzyq1110/posture_recognition_CNN,Verilog,posture_recognition_CNN,101119,49,2024-10-14 13:40:02+00:00,17
4911,128781882,https://github.com/scluconn/DA_PUF_Library.git,2018-04-09 14:08:00+00:00,Defense/Attack PUF Library (DA PUF Library),scluconn/DA_PUF_Library,Verilog,DA_PUF_Library,25759,45,2024-09-15 03:39:03+00:00,14
4912,128057855,https://github.com/thu-cs-lab/thinpad_top.git,2018-04-04 12:18:32+00:00,Project template for Artix-7 based Thinpad board,thu-cs-lab/thinpad_top,Verilog,thinpad_top,229,45,2024-09-14 12:01:53+00:00,25
4913,130544381,https://github.com/m-labs/VexRiscv-verilog.git,2018-04-22 07:17:02+00:00,Using VexRiscv without installing Scala,m-labs/VexRiscv-verilog,Verilog,VexRiscv-verilog,1665,35,2024-10-14 06:16:10+00:00,39
4914,127601528,https://github.com/ic7x24/verilog-mini-demo.git,2018-04-01 05:53:24+00:00,Verilog极简教程,ic7x24/verilog-mini-demo,Verilog,verilog-mini-demo,12,35,2024-05-26 16:28:41+00:00,14
4915,130836850,https://github.com/thinson/DigitalClock.git,2018-04-24 10:26:46+00:00,基于verilog的数字时钟，数电课程设计,thinson/DigitalClock,Verilog,DigitalClock,47,30,2024-08-27 05:39:31+00:00,5
4916,128929297,https://github.com/buttercutter/riffa2.git,2018-04-10 12:29:43+00:00,Full duplex version of https://github.com/KastnerRG/riffa/issues/30,buttercutter/riffa2,Verilog,riffa2,119314,25,2024-07-10 15:48:02+00:00,11
4917,128564305,https://github.com/tomverbeure/color3.git,2018-04-07 20:11:37+00:00,Information about eeColor Color3 HDMI FPGA board,tomverbeure/color3,Verilog,color3,49395,25,2024-05-08 12:44:17+00:00,2
4918,127371837,https://github.com/praveenkhemalapure/DDR3-controller-verification.git,2018-03-30 02:35:25+00:00,DDR3 function verification environment in UVM,praveenkhemalapure/DDR3-controller-verification,Verilog,DDR3-controller-verification,48,21,2024-06-09 11:42:25+00:00,8
4919,129584237,https://github.com/manjushpv/Design-and-Verification-of-Nand-Flash-Memory-Controller.git,2018-04-15 06:42:27+00:00,"- Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : Controller Reset, Memory Erase, Program Page and Page Read. - Functional Verification of DUT : Test Plan, Environment Setup, Constraint Randomization, Corner test cases covered. - Programming Language : SystemVerilog",manjushpv/Design-and-Verification-of-Nand-Flash-Memory-Controller,Verilog,Design-and-Verification-of-Nand-Flash-Memory-Controller,6489,18,2024-09-18 11:20:52+00:00,2
4920,128135131,https://github.com/YucanLiu/VLSI_SNN.git,2018-04-04 23:36:56+00:00,A Spiking Neuron Network Project in Verilog Implementation,YucanLiu/VLSI_SNN,Verilog,VLSI_SNN,258,16,2024-09-17 15:45:41+00:00,5
4921,130273820,https://github.com/raiyyanfaisal09/AHB_APB-RTL.git,2018-04-19 21:20:43+00:00,AHB-APB Bridge RTL Design,raiyyanfaisal09/AHB_APB-RTL,Verilog,AHB_APB-RTL,7,16,2023-06-21 15:16:26+00:00,2
4922,131500719,https://github.com/juanmard/iPxs-Text.git,2018-04-29 14:20:38+00:00,Text for a iPxs-Collection.,juanmard/iPxs-Text,Verilog,iPxs-Text,21074,15,2022-09-30 08:46:26+00:00,0
4923,126902346,https://github.com/go4retro/CoCoMEMJr.git,2018-03-26 23:36:09+00:00,2MB RAM Expansion for the TANDY Color Computer 1 and 2 and the Dragon computers,go4retro/CoCoMEMJr,Verilog,CoCoMEMJr,582,13,2024-08-03 14:18:04+00:00,1
4924,127572922,https://github.com/tjsparks5/Pipelined-MIPS-Processor.git,2018-03-31 21:30:49+00:00,Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.,tjsparks5/Pipelined-MIPS-Processor,Verilog,Pipelined-MIPS-Processor,283,12,2024-09-17 17:15:07+00:00,5
4925,129050181,https://github.com/kailiuXD/xdcom.git,2018-04-11 07:07:49+00:00,This is a demo for still image compression application,kailiuXD/xdcom,Verilog,xdcom,115515,12,2024-07-30 05:46:07+00:00,3
4926,131216424,https://github.com/ViktorSlavkovic/FPGA_Tetris.git,2018-04-26 22:18:35+00:00,FPGA Tetris written in Verilog,ViktorSlavkovic/FPGA_Tetris,Verilog,FPGA_Tetris,77,11,2024-10-08 12:15:27+00:00,2
4927,131069375,https://github.com/sathibault/computer_architecture_class.git,2018-04-25 22:14:28+00:00,Resources from my class on computer architecture design,sathibault/computer_architecture_class,Verilog,computer_architecture_class,618,10,2022-02-23 08:53:14+00:00,1
4928,126689099,https://github.com/Peefy/modulation_2ASK_QPSK.git,2018-03-25 11:08:04+00:00,❤️ This is a Xilinx_FPGA _Spartan6 project for modulation 2ASK QPSK ADC DAC ROM SCI,Peefy/modulation_2ASK_QPSK,Verilog,modulation_2ASK_QPSK,9220,10,2024-09-06 22:14:41+00:00,9
4929,127683055,https://github.com/shirriff/vga-fpga-fizzbuzz.git,2018-04-02 00:35:53+00:00,"Generate VGA video output for the FizzBuzz problem, using an FPGA",shirriff/vga-fpga-fizzbuzz,Verilog,vga-fpga-fizzbuzz,40,10,2024-05-04 20:30:05+00:00,3
4930,127915572,https://github.com/imjustadog/AE-PCIE-DMA-AXI.git,2018-04-03 13:50:31+00:00,way to use xapp1052 with new version of PCIe IP core（AXI bus）,imjustadog/AE-PCIE-DMA-AXI,Verilog,AE-PCIE-DMA-AXI,9369,9,2024-07-24 03:27:42+00:00,6
4931,127044786,https://github.com/juanmard/collection-Pong.git,2018-03-27 20:54:34+00:00,Icestudio collection for a Pong game.,juanmard/collection-Pong,Verilog,collection-Pong,515,9,2023-03-07 04:35:43+00:00,1
4932,129607899,https://github.com/ProfessorHuang/Basys2-Verilog-E-Piano.git,2018-04-15 12:27:31+00:00,本项目设计一个可以产生21种音阶的电子琴，由PS2键盘完成输入，在Basys2板识别处理后，产生特定频率声音，最后通过Pmod_AMP模块发出。,ProfessorHuang/Basys2-Verilog-E-Piano,Verilog,Basys2-Verilog-E-Piano,13,8,2024-08-03 07:31:16+00:00,4
4933,131589496,https://github.com/gehhilfe/dma_axi_pcie_app_ip.git,2018-04-30 11:50:45+00:00,,gehhilfe/dma_axi_pcie_app_ip,Verilog,dma_axi_pcie_app_ip,59,8,2024-06-24 02:47:44+00:00,4
4934,130035268,https://github.com/Austinsuyoyo/EdgeDetectByVerilog.git,2018-04-18 09:07:24+00:00,Use iverilog(compiler) compile file and get edge detect image(bmp file),Austinsuyoyo/EdgeDetectByVerilog,Verilog,EdgeDetectByVerilog,329,8,2024-04-26 16:20:42+00:00,2
4935,127636227,https://github.com/borisfba/fpga-distance.git,2018-04-01 14:23:31+00:00,Verilog code to connect the HC-SR04 ultrasonic sensor to the DE10-Lite fpga board,borisfba/fpga-distance,Verilog,fpga-distance,2,7,2024-07-19 16:28:24+00:00,6
4936,129032487,https://github.com/adki/BmpHandleVerilog.git,2018-04-11 04:03:53+00:00,BMP file handling Verilog tasks,adki/BmpHandleVerilog,Verilog,BmpHandleVerilog,2550,7,2024-09-18 03:05:20+00:00,3
4937,131108366,https://github.com/tomverbeure/jtag_gpios.git,2018-04-26 06:12:31+00:00,Tutorial on how to integrate custom JTAG functionality into existing tools,tomverbeure/jtag_gpios,Verilog,jtag_gpios,41,6,2024-07-18 21:01:44+00:00,2
4938,127217549,https://github.com/AlexanderKnapik/Amiga-A501-RAM-Expansion.git,2018-03-29 01:09:10+00:00,RAM Expansion card for Amiga 500,AlexanderKnapik/Amiga-A501-RAM-Expansion,Verilog,Amiga-A501-RAM-Expansion,11960,6,2024-03-24 07:03:35+00:00,0
4939,129750547,https://github.com/IdlessChaye/FPGA.git,2018-04-16 13:48:04+00:00,Some buggy FPGA projects written by Verilog.,IdlessChaye/FPGA,Verilog,FPGA,3269,6,2022-02-24 06:53:21+00:00,0
4940,128053291,https://github.com/hustmf/Electric-Piano-with-FPGA.git,2018-04-04 11:35:12+00:00,multi-function electric piano based on Nexys4/Nexys4 DDR,hustmf/Electric-Piano-with-FPGA,Verilog,Electric-Piano-with-FPGA,2825,6,2024-10-14 07:51:58+00:00,2
4941,128828629,https://github.com/apurvn/Verification-Project.git,2018-04-09 20:16:40+00:00,MESI_ISC Cache coherency,apurvn/Verification-Project,Verilog,Verification-Project,11467,6,2024-07-08 09:02:43+00:00,1
4942,126644138,https://github.com/fusesoc/wb_altera_ddr_wrapper.git,2018-03-24 22:07:24+00:00,Altera DDR controller wrapper with multiple wishbone slave ports,fusesoc/wb_altera_ddr_wrapper,Verilog,wb_altera_ddr_wrapper,783,6,2024-09-20 07:50:55+00:00,1
4943,128250531,https://github.com/Digilent/Arty-A7-35-Pmod-I2S2.git,2018-04-05 18:53:02+00:00,,Digilent/Arty-A7-35-Pmod-I2S2,Verilog,Arty-A7-35-Pmod-I2S2,30,6,2024-06-02 18:12:23+00:00,1
4944,129030866,https://github.com/amanmibra/lcd-de2-115.git,2018-04-11 03:45:52+00:00,LCD for Altera DE2-115 board,amanmibra/lcd-de2-115,Verilog,lcd-de2-115,3498,6,2024-10-25 19:55:59+00:00,0
4945,127427736,https://github.com/ANAN030/Vivado_Basic.git,2018-03-30 12:49:19+00:00,Vivado 和 Xilinx SDK 基本操作,ANAN030/Vivado_Basic,Verilog,Vivado_Basic,77053,5,2023-11-18 00:57:29+00:00,0
4946,129658257,https://github.com/maomran/APB-Slave.git,2018-04-15 23:00:25+00:00,A simple implementation to APB stub,maomran/APB-Slave,Verilog,APB-Slave,87,5,2024-08-24 15:00:48+00:00,8
4947,128100618,https://github.com/scott0123/GravSim.git,2018-04-04 18:00:21+00:00,Gravitational simulation of the N-body problem using FPGA hardware acceleration,scott0123/GravSim,Verilog,GravSim,170050,5,2022-06-15 14:25:44+00:00,1
4948,131206039,https://github.com/qwertymodo/gb-mbc.git,2018-04-26 20:16:39+00:00,Verilog implementation of the Nintendo GameBoy memory bank controllers,qwertymodo/gb-mbc,Verilog,gb-mbc,43,5,2024-03-17 10:57:10+00:00,2
4949,129199254,https://github.com/volltin/cod-labs.git,2018-04-12 05:43:29+00:00,Collections of my COD(Computer Organization and Design) lab code,volltin/cod-labs,Verilog,cod-labs,20,5,2020-10-21 23:57:38+00:00,3
4950,127311496,https://github.com/ZJUNIX/ZJUNIX-SoC.git,2018-03-29 15:31:55+00:00,,ZJUNIX/ZJUNIX-SoC,Verilog,ZJUNIX-SoC,2199,5,2023-12-03 14:36:52+00:00,4
4951,130360932,https://github.com/bauman-robotics/FPGA_ping_pong_De2_115.git,2018-04-20 12:45:30+00:00,,bauman-robotics/FPGA_ping_pong_De2_115,Verilog,FPGA_ping_pong_De2_115,33,4,2023-10-24 14:27:32+00:00,0
4952,130080034,https://github.com/MeenakshiSivapriya/Networking-in-VerilogHDL.git,2018-04-18 15:03:24+00:00,Channel coding (Convolutional Encoding and Viterbi Decoding) using FSMs and setting up a server and client to communicate (using Verilog).,MeenakshiSivapriya/Networking-in-VerilogHDL,Verilog,Networking-in-VerilogHDL,6,4,2024-05-14 12:26:31+00:00,1
4953,129309275,https://github.com/StanfordAHA/TestBenchGenerator.git,2018-04-12 20:45:35+00:00,,StanfordAHA/TestBenchGenerator,Verilog,TestBenchGenerator,263,4,2022-04-25 09:37:55+00:00,4
4954,131649200,https://github.com/dillonhuff/CGRA_verilog_mirror.git,2018-04-30 21:37:58+00:00,Mirror of CGRA verilog generation on kiwi,dillonhuff/CGRA_verilog_mirror,Verilog,CGRA_verilog_mirror,212,4,2023-11-20 16:27:41+00:00,1
4955,128361114,https://github.com/wishx97/Computer-Organization-NCTU.git,2018-04-06 07:04:22+00:00,Projects of 李毅郎 Computer Organization Course 2018 at National Chiao Tung University(NCTU),wishx97/Computer-Organization-NCTU,Verilog,Computer-Organization-NCTU,4018,4,2024-02-28 05:24:48+00:00,1
4956,128831777,https://github.com/IamVNIE/V7_ETHERNET.git,2018-04-09 20:46:48+00:00,VC707 ETHERNET Xilinx Project,IamVNIE/V7_ETHERNET,Verilog,V7_ETHERNET,10783,4,2022-11-02 16:21:54+00:00,1
4957,128204663,https://github.com/FPGAwars/toolchain-verilator.git,2018-04-05 12:42:35+00:00,":seedling: Verilator pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS",FPGAwars/toolchain-verilator,Verilog,toolchain-verilator,41,4,2023-01-28 00:57:57+00:00,5
4958,131050285,https://github.com/neelabhro/Basys3-FPGA-FSM-Pattern-Recognition.git,2018-04-25 18:51:46+00:00,Code for FSM for which patterns can be edited and set using Basys3 FPGA by Diligent(Xilinx),neelabhro/Basys3-FPGA-FSM-Pattern-Recognition,Verilog,Basys3-FPGA-FSM-Pattern-Recognition,5,4,2022-06-03 20:41:56+00:00,1
4959,127237152,https://github.com/Xyene/t258-cpu.git,2018-03-29 04:35:13+00:00,"A simple RISC CPU implemented in Verilog, as well as compilation toolchain for it.",Xyene/t258-cpu,Verilog,t258-cpu,28,4,2021-09-10 16:45:13+00:00,0
4960,128497744,https://github.com/nickschiffer/fsm_calculator.git,2018-04-07 04:58:39+00:00,A finite state machine controlled calculator written using Verilog in Xilinx Vivado targeting the Nexys 4 DDR FPGA Board,nickschiffer/fsm_calculator,Verilog,fsm_calculator,8599,4,2022-12-05 11:29:11+00:00,3
4961,131290069,https://github.com/junlinwan/Huffman_encoder.git,2018-04-27 11:52:36+00:00,Huffman encoder realized in Verilog. Used for 0~9 characters.,junlinwan/Huffman_encoder,Verilog,Huffman_encoder,7,3,2024-02-14 11:58:04+00:00,0
4962,128661997,https://github.com/krshrimali/VLSI-Implementation-Of-Deep-Neural-Networks-Using-Stochastic-Computing-.git,2018-04-08 16:46:36+00:00,,krshrimali/VLSI-Implementation-Of-Deep-Neural-Networks-Using-Stochastic-Computing-,Verilog,VLSI-Implementation-Of-Deep-Neural-Networks-Using-Stochastic-Computing-,785,3,2024-07-22 03:34:36+00:00,1
4963,128510369,https://github.com/chinkwo/FPGA_HDMI.git,2018-04-07 08:31:26+00:00,HDMI_CTRL MODULE,chinkwo/FPGA_HDMI,Verilog,FPGA_HDMI,19,3,2023-05-22 09:41:59+00:00,0
4964,130804858,https://github.com/neelabhro/Complex-Adder-with-SSD.git,2018-04-24 06:11:04+00:00,Complex Adder with Seven Segment Display,neelabhro/Complex-Adder-with-SSD,Verilog,Complex-Adder-with-SSD,4,3,2022-06-03 20:43:56+00:00,1
4965,129607091,https://github.com/BlackWild/frequency-meter-verilog.git,2018-04-15 12:17:20+00:00,Verilog code for frequency meter to be implemented on FPGA board,BlackWild/frequency-meter-verilog,Verilog,frequency-meter-verilog,1082,3,2023-12-14 21:25:04+00:00,1
4966,128420034,https://github.com/mmicko/spi_demo.git,2018-04-06 16:37:30+00:00,,mmicko/spi_demo,Verilog,spi_demo,2,3,2022-03-17 23:43:51+00:00,0
4967,129846834,https://github.com/laekov/capiano.git,2018-04-17 04:39:46+00:00,Virtual piano using finger capture through cameras,laekov/capiano,Verilog,capiano,79640,3,2023-08-07 09:47:11+00:00,0
4968,127959218,https://github.com/koopahi/Secure-IJTAG.git,2018-04-03 19:35:19+00:00,,koopahi/Secure-IJTAG,Verilog,Secure-IJTAG,8,3,2023-07-21 08:06:17+00:00,1
4969,128620946,https://github.com/wenalan123/VGA.git,2018-04-08 08:55:32+00:00,,wenalan123/VGA,Verilog,VGA,3857,3,2022-02-06 22:46:38+00:00,0
4970,130914358,https://github.com/samdejong86/Arria-V-ADC-Ethernet.git,2018-04-24 21:12:52+00:00,Transfers data from an ADC to a PC via ethernet,samdejong86/Arria-V-ADC-Ethernet,Verilog,Arria-V-ADC-Ethernet,24797,3,2023-04-13 10:49:19+00:00,2
4971,131436342,https://github.com/alaasal/VSMP.git,2018-04-28 19:00:03+00:00,,alaasal/VSMP,Verilog,VSMP,102,2,2018-06-08 16:35:19+00:00,1
4972,130470998,https://github.com/T7nirvana/pipeline_CPUdesign.git,2018-04-21 12:20:53+00:00,support only for MIPS architecture,T7nirvana/pipeline_CPUdesign,Verilog,pipeline_CPUdesign,14,2,2021-03-16 02:07:11+00:00,0
4973,129584870,https://github.com/sensille/stpcntrl.git,2018-04-15 06:52:51+00:00,Stepper motor step/dir generation in FPGA,sensille/stpcntrl,Verilog,stpcntrl,12,2,2024-03-24 11:03:01+00:00,1
4974,128602030,https://github.com/e173101/OlabCorrelator.git,2018-04-08 05:35:18+00:00,"Correlator use in Dynamic light scattering(DLS), Based on Inter FPGA.",e173101/OlabCorrelator,Verilog,OlabCorrelator,132,2,2023-08-11 13:44:11+00:00,1
4975,129056637,https://github.com/ChandulaNethmal/Implemet-a-UART-link-on-FPGA-with-verilog.git,2018-04-11 07:57:02+00:00,Implement a UART(Universal Asynchronous Receiver Transmitter) link on an Altera (now Intel) DE2 115 development board with cyclone IV FPGA   using verilog HDL.,ChandulaNethmal/Implemet-a-UART-link-on-FPGA-with-verilog,Verilog,Implemet-a-UART-link-on-FPGA-with-verilog,8,2,2024-10-20 11:37:41+00:00,0
4976,126793061,https://github.com/mfro0/deca_mem.git,2018-03-26 07:50:27+00:00,,mfro0/deca_mem,Verilog,deca_mem,11510,2,2021-07-07 07:16:25+00:00,0
4977,129542656,https://github.com/tianjin95/MNOC_3rd.git,2018-04-14 18:14:03+00:00,my 3rd monitoring network on chip verilog code ,tianjin95/MNOC_3rd,Verilog,MNOC_3rd,43852,2,2021-09-16 04:23:54+00:00,0
4978,126950537,https://github.com/dandolbilov/blake512_fpga.git,2018-03-27 08:01:59+00:00,FPGA implementation of BLAKE-512 (cryptographic hash function).,dandolbilov/blake512_fpga,Verilog,blake512_fpga,6,2,2022-02-03 14:38:03+00:00,0
4979,131636425,https://github.com/BU-EC551/FPGAng.git,2018-04-30 19:14:05+00:00,,BU-EC551/FPGAng,Verilog,FPGAng,123391,2,2021-05-16 23:42:21+00:00,2
4980,129892336,https://github.com/marsohod4you/Raspberry-to-FPGA.git,2018-04-17 11:12:06+00:00,,marsohod4you/Raspberry-to-FPGA,Verilog,Raspberry-to-FPGA,18,2,2019-12-20 09:55:22+00:00,3
4981,129146044,https://github.com/marcypm/Viterbi_Implementation.git,2018-04-11 19:49:35+00:00,Viterbi algorithm implemented in Verilog,marcypm/Viterbi_Implementation,Verilog,Viterbi_Implementation,2048,2,2024-02-28 09:49:08+00:00,1
4982,130214303,https://github.com/imewl/spiflash.git,2018-04-19 12:45:33+00:00,Spi host controller for ag3,imewl/spiflash,Verilog,spiflash,49,2,2023-04-14 13:01:04+00:00,0
4983,128765414,https://github.com/AlexeyBurovMoscow/ReedSolomon_coder_decoder.git,2018-04-09 12:04:54+00:00,,AlexeyBurovMoscow/ReedSolomon_coder_decoder,Verilog,ReedSolomon_coder_decoder,5610,2,2018-07-23 12:11:15+00:00,1
4984,129052870,https://github.com/palca2093/CircuitosDigitales2.git,2018-04-11 07:28:14+00:00,Programacion en verilog,palca2093/CircuitosDigitales2,Verilog,CircuitosDigitales2,4330,2,2019-09-20 21:35:07+00:00,0
4985,130260754,https://github.com/jkchawla/Verilog-Simulator.git,2018-04-19 19:08:10+00:00,Designed a ripple carry adder along with a carry lookAhead adder. Designed and implement a 4- bit Magnitude comparator to provide a mechanism for generation of multi bit comparators ,jkchawla/Verilog-Simulator,Verilog,Verilog-Simulator,150,2,2021-05-13 22:11:37+00:00,0
4986,130801955,https://github.com/neelabhro/FSM-Verilog-.git,2018-04-24 05:41:49+00:00,Door Lock with provision to set the password in Real Time,neelabhro/FSM-Verilog-,Verilog,FSM-Verilog-,15,2,2022-06-03 20:43:29+00:00,0
4987,130880059,https://github.com/middleyuan/FPGA_motorPositionCotrol.git,2018-04-24 16:00:43+00:00,,middleyuan/FPGA_motorPositionCotrol,Verilog,FPGA_motorPositionCotrol,62,2,2022-09-02 14:38:31+00:00,1
4988,129279962,https://github.com/ANAN030/Vivado_NewMyIP_NO-Constraint.git,2018-04-12 16:22:40+00:00,建立自己的IP,ANAN030/Vivado_NewMyIP_NO-Constraint,Verilog,Vivado_NewMyIP_NO-Constraint,68157,2,2022-12-11 13:32:47+00:00,0
4989,129867586,https://github.com/letusiji/CCD_Camera.git,2018-04-17 07:53:55+00:00,,letusiji/CCD_Camera,Verilog,CCD_Camera,1164,2,2024-04-24 01:41:53+00:00,0
4990,126593540,https://github.com/kmahsi/CA_P2.git,2018-03-24 11:39:21+00:00,,kmahsi/CA_P2,Verilog,CA_P2,55,2,2020-10-31 00:18:55+00:00,0
4991,126915821,https://github.com/Mahaoqu/y86-processor-verilog.git,2018-03-27 02:17:16+00:00,"A simple implementation of y86-processor (see CSAPP3e, chap4).",Mahaoqu/y86-processor-verilog,Verilog,y86-processor-verilog,7,2,2024-06-12 16:45:59+00:00,0
4992,131491507,https://github.com/MiSTer-devel/Aquarius_MISTer.git,2018-04-29 12:10:56+00:00,Aquarius for MiSTer,MiSTer-devel/Aquarius_MISTer,Verilog,Aquarius_MISTer,8199,2,2024-10-02 04:39:35+00:00,9
4993,127215880,https://github.com/dillonhuff/ncsim_cgra_test.git,2018-03-29 00:48:09+00:00,,dillonhuff/ncsim_cgra_test,Verilog,ncsim_cgra_test,217,2,2023-02-04 03:53:29+00:00,0
4994,127519632,https://github.com/Schummacher/Dianthus.git,2018-03-31 09:46:21+00:00,CPU 4bit Verilog MCU,Schummacher/Dianthus,Verilog,Dianthus,36,2,2018-07-17 07:20:37+00:00,0
4995,130802671,https://github.com/neelabhro/Multiplier-.git,2018-04-24 05:49:22+00:00,,neelabhro/Multiplier-,Verilog,Multiplier-,2,2,2022-06-03 20:43:42+00:00,0
4996,129202399,https://github.com/gg520008/de2-115_uart.git,2018-04-12 06:15:26+00:00,fpga_demo,gg520008/de2-115_uart,Verilog,de2-115_uart,8969,2,2024-04-05 12:22:29+00:00,0
4997,126553136,https://github.com/proxy-hatch/drawing_with_VGA_controller.git,2018-03-24 00:53:18+00:00,Creating a dynamic screen saving of lines and trianges (ENSC350 Lab3),proxy-hatch/drawing_with_VGA_controller,Verilog,drawing_with_VGA_controller,631,1,2022-04-27 23:57:49+00:00,0
4998,129904928,https://github.com/akankshabaranwal/cordic_implementation.git,2018-04-17 12:58:08+00:00,,akankshabaranwal/cordic_implementation,Verilog,cordic_implementation,2894,1,2020-06-29 04:16:55+00:00,1
4999,130300944,https://github.com/christianborao/EE354Project.git,2018-04-20 03:00:25+00:00,Final project for EE354 (Introduction to Digital Circuits) at the University of Southern California. We designed a maze that can be navigated using buttons on the Digilent Nexys3 Board.,christianborao/EE354Project,Verilog,EE354Project,665,1,2022-09-11 23:31:51+00:00,0
5000,131630713,https://github.com/BU-EC551/FPGA-Game-Studio.git,2018-04-30 18:14:43+00:00,,BU-EC551/FPGA-Game-Studio,Verilog,FPGA-Game-Studio,26549,1,2021-05-16 23:41:18+00:00,0
5001,128235565,https://github.com/EEstq/multiplication-matrix.git,2018-04-05 16:45:39+00:00,,EEstq/multiplication-matrix,Verilog,multiplication-matrix,2,1,2023-11-20 12:57:06+00:00,1
5002,126809373,https://github.com/chengzeyi/pipelined_mips.git,2018-03-26 10:01:20+00:00,a pipelined mips cpu designed in verilog,chengzeyi/pipelined_mips,Verilog,pipelined_mips,762,1,2018-05-24 04:00:08+00:00,0
5003,129600832,https://github.com/charmichokshi/8-bit-MIPS.git,2018-04-15 10:49:37+00:00,Hazard free 8-bit MIPS (microcontroller) using Verilog,charmichokshi/8-bit-MIPS,Verilog,8-bit-MIPS,2291,1,2022-01-28 21:03:43+00:00,0
5004,130613012,https://github.com/develone/uart_rxtx.git,2018-04-22 22:28:27+00:00,,develone/uart_rxtx,Verilog,uart_rxtx,4827,1,2021-02-04 05:22:50+00:00,0
5005,131063483,https://github.com/yukunchen113/StepperMotorASIP.git,2018-04-25 21:04:15+00:00,Verilog Code creating an ASIP to control a stepper motor,yukunchen113/StepperMotorASIP,Verilog,StepperMotorASIP,1692,1,2022-06-22 22:16:36+00:00,1
5006,130855189,https://github.com/wenalan123/lcd1602_alarm_FPGA.git,2018-04-24 13:02:17+00:00,,wenalan123/lcd1602_alarm_FPGA,Verilog,lcd1602_alarm_FPGA,7798,1,2021-06-25 10:30:34+00:00,0
5007,129761497,https://github.com/openflow2018/netfpga_1g_httpGET.git,2018-04-16 15:02:32+00:00,,openflow2018/netfpga_1g_httpGET,Verilog,netfpga_1g_httpGET,40116,1,2022-08-17 19:32:44+00:00,2
5008,129320761,https://github.com/Acopum/16bitSingleCycleProcessor.git,2018-04-12 23:08:23+00:00,"Processor mimicking MIPS format, coded in Verilog and built in Quartus Prime Lite 16.1",Acopum/16bitSingleCycleProcessor,Verilog,16bitSingleCycleProcessor,288,1,2018-09-27 20:25:20+00:00,0
5009,129150124,https://github.com/Pol3V4ulter/VLSI_Project.git,2018-04-11 20:26:39+00:00,,Pol3V4ulter/VLSI_Project,Verilog,VLSI_Project,372,1,2021-06-01 19:30:38+00:00,0
5010,127901621,https://github.com/Hadron67/final.git,2018-04-03 12:04:08+00:00,Final thesis,Hadron67/final,Verilog,final,4336,1,2023-01-28 20:30:42+00:00,0
5011,128064843,https://github.com/fjpolo/FPGA_Sim.git,2018-04-04 13:18:50+00:00,Simulations using Verilog HDL,fjpolo/FPGA_Sim,Verilog,FPGA_Sim,116,1,2022-04-10 01:04:21+00:00,0
5012,127313512,https://github.com/AlokD123/ClosedLoop_PowerCvtr_Project.git,2018-03-29 15:47:38+00:00,Power electronics project: closed-loop voltage regulator for an energy storage system,AlokD123/ClosedLoop_PowerCvtr_Project,Verilog,ClosedLoop_PowerCvtr_Project,6357,1,2020-01-02 20:11:28+00:00,0
5013,128066330,https://github.com/fjpolo/MAX1000_NIOSII.git,2018-04-04 13:30:26+00:00,Implementing NIOS II in MAX1000 with Quartus Prime,fjpolo/MAX1000_NIOSII,Verilog,MAX1000_NIOSII,366,1,2022-04-10 01:03:35+00:00,2
5014,131637824,https://github.com/jasperzhong/mips_cpu.git,2018-04-30 19:29:38+00:00,Final Project of Spring 2018 Principle of Computer Composition  at Tongji Univ.,jasperzhong/mips_cpu,Verilog,mips_cpu,30,1,2019-07-08 16:20:28+00:00,1
5015,131232202,https://github.com/BU-EC551/Microfluidic-Flow-Control.git,2018-04-27 02:01:18+00:00,,BU-EC551/Microfluidic-Flow-Control,Verilog,Microfluidic-Flow-Control,70553,1,2018-05-03 02:16:44+00:00,2
5016,130802508,https://github.com/neelabhro/FSM.git,2018-04-24 05:47:33+00:00,,neelabhro/FSM,Verilog,FSM,4,1,2020-09-10 19:52:45+00:00,0
5017,130808168,https://github.com/SongyuanZhao/v6_pcie_test.git,2018-04-24 06:40:48+00:00,,SongyuanZhao/v6_pcie_test,Verilog,v6_pcie_test,9427,1,2021-02-03 03:17:42+00:00,1
5018,129800404,https://github.com/Mariam-Dessouki/PipelinedMipsProcessor.git,2018-04-16 20:18:20+00:00,,Mariam-Dessouki/PipelinedMipsProcessor,Verilog,PipelinedMipsProcessor,40,1,2018-06-15 14:56:15+00:00,0
5019,128490402,https://github.com/maxam2017/Computer-Organization.git,2018-04-07 02:46:50+00:00,NCTU / 計算機組織 / 李毅郎,maxam2017/Computer-Organization,Verilog,Computer-Organization,4189,1,2024-07-18 17:15:09+00:00,0
5020,128497383,https://github.com/cuclaoliu/de2_115_media_computer_13.0.git,2018-04-07 04:50:55+00:00,,cuclaoliu/de2_115_media_computer_13.0,Verilog,de2_115_media_computer_13.0,47402,1,2019-03-21 02:19:34+00:00,0
5021,129239670,https://github.com/mahmoud-gawad/vending-machine-fsm.git,2018-04-12 11:19:50+00:00,A simple vending machine controller for a school project,mahmoud-gawad/vending-machine-fsm,Verilog,vending-machine-fsm,10,1,2023-10-12 21:54:08+00:00,0
5022,130147942,https://github.com/y1sreal/FPGA-Calculator.git,2018-04-19 02:29:05+00:00,FPGA Calculator,y1sreal/FPGA-Calculator,Verilog,FPGA-Calculator,23,1,2023-11-05 13:21:10+00:00,0
5023,130126709,https://github.com/antonpaquin/EC513-project.git,2018-04-18 21:59:53+00:00,,antonpaquin/EC513-project,Verilog,EC513-project,7612,1,2021-05-16 23:40:27+00:00,0
5024,129436309,https://github.com/DOOKNET/Freq_Measure.git,2018-04-13 17:53:31+00:00,等精度测频的FPGA实现,DOOKNET/Freq_Measure,Verilog,Freq_Measure,9675,1,2019-05-10 07:39:00+00:00,0
5025,131565209,https://github.com/sarthi92/cpu_risc.git,2018-04-30 06:59:19+00:00,Verilog implementation of 16-bit RISC Processor with 4-stage pipeline,sarthi92/cpu_risc,Verilog,cpu_risc,53,1,2024-02-24 13:24:31+00:00,1
5026,127587850,https://github.com/praveenkhemalapure/32-point-IFFT.git,2018-04-01 02:03:33+00:00,,praveenkhemalapure/32-point-IFFT,Verilog,32-point-IFFT,38,1,2020-04-29 17:21:57+00:00,0
5027,126553407,https://github.com/proxy-hatch/tune_generator.git,2018-03-24 00:58:15+00:00,Generating tune by timed frequencies. Reads tune from ROM (ENSC350 Lab4),proxy-hatch/tune_generator,Verilog,tune_generator,679,1,2022-04-27 23:57:09+00:00,0
5028,130648892,https://github.com/eldenchang/AES_Accelerator.git,2018-04-23 06:18:49+00:00,An AES accelerator ASIC functional block designed using system verilog,eldenchang/AES_Accelerator,Verilog,AES_Accelerator,10507,1,2023-03-05 04:04:25+00:00,0
5029,130411306,https://github.com/NadaElokaily/ALU-.git,2018-04-20 20:33:45+00:00,verilog ALU ,NadaElokaily/ALU-,Verilog,ALU-,1,1,2020-09-27 21:45:35+00:00,1
5030,128685316,https://github.com/sebastian2696/vga-fpga.git,2018-04-08 21:59:24+00:00,VGA Implementation for FPGA,sebastian2696/vga-fpga,Verilog,vga-fpga,1134,1,2020-04-21 21:23:07+00:00,0
5031,130336834,https://github.com/imjustadog/AE-XILLYBUS.git,2018-04-20 08:56:58+00:00,for master graduate（signal capture section）,imjustadog/AE-XILLYBUS,Verilog,AE-XILLYBUS,19197,1,2019-09-04 06:31:47+00:00,1
5032,127338459,https://github.com/aysteph3/miniMIPS_Test_Program.git,2018-03-29 19:31:32+00:00,,aysteph3/miniMIPS_Test_Program,Verilog,miniMIPS_Test_Program,164534,1,2021-05-04 15:46:26+00:00,0
5033,127356051,https://github.com/YoussephAhmed/PCI_arbiter.git,2018-03-29 23:01:48+00:00,PCI arbiter with verilog ,YoussephAhmed/PCI_arbiter,Verilog,PCI_arbiter,4,1,2023-05-17 04:52:24+00:00,0
5034,127108945,https://github.com/IP-IPA/IPA.git,2018-03-28 08:28:48+00:00,Integrated Programmable Array,IP-IPA/IPA,Verilog,IPA,201,1,2019-09-19 20:08:05+00:00,1
5035,128117771,https://github.com/adumont/CellularAutomaton.git,2018-04-04 20:25:53+00:00,Cellular Automaton (Digital Electronics),adumont/CellularAutomaton,Verilog,CellularAutomaton,2996,1,2020-05-24 19:38:36+00:00,1
5036,131542400,https://github.com/Pol3V4ulter/Autolife.git,2018-04-30 00:51:50+00:00,,Pol3V4ulter/Autolife,Verilog,Autolife,14290,1,2020-10-17 13:26:22+00:00,0
5037,129614348,https://github.com/asp2809/Verilog.git,2018-04-15 13:45:18+00:00,Repository for all the succesfully executed programs with their test benches in Verilog Hardware Descriptive language.,asp2809/Verilog,Verilog,Verilog,8,1,2023-03-09 04:04:17+00:00,0
5038,130358971,https://github.com/4497cv/MIPS_Unicycle_Processor.git,2018-04-20 12:25:35+00:00,Mips Unicycle Processor; coded in verilog.,4497cv/MIPS_Unicycle_Processor,Verilog,MIPS_Unicycle_Processor,25114,1,2021-11-05 14:59:04+00:00,1
5039,129858672,https://github.com/dillonhuff/SpecCircuit.git,2018-04-17 06:43:38+00:00,RTL Simulator with Runtime Circuit Specialization,dillonhuff/SpecCircuit,Verilog,SpecCircuit,15574,1,2019-12-06 14:34:03+00:00,1
5040,127938597,https://github.com/jlee167/FPGA_VideoEncryption.git,2018-04-03 16:43:01+00:00,,jlee167/FPGA_VideoEncryption,Verilog,FPGA_VideoEncryption,42109,1,2018-12-13 11:54:21+00:00,0
5041,127777071,https://github.com/DPankoff/FPGATeach.git,2018-04-02 15:45:26+00:00,Примеры работы с Altera Cyclone 4,DPankoff/FPGATeach,Verilog,FPGATeach,3189,1,2018-05-25 21:11:59+00:00,0
5042,128994245,https://github.com/aytung94/DV_S2QED_RISCV.git,2018-04-10 20:59:06+00:00,Verification of RISC-V Processor Core(s) using S2QED.,aytung94/DV_S2QED_RISCV,Verilog,DV_S2QED_RISCV,12529,1,2020-03-24 21:14:04+00:00,2
5043,129213708,https://github.com/impakho/CPLD_VGA.git,2018-04-12 07:50:11+00:00,CPLD 实现 VGA 显示的例子，使用 Altera EPM570 测试通过,impakho/CPLD_VGA,Verilog,CPLD_VGA,208,1,2020-11-12 00:09:14+00:00,1
5044,127565362,https://github.com/obergog/DigitalLogic_ReationTimer.git,2018-03-31 19:43:41+00:00,Simple verilog project that turns the MAX10 DE-10 Lite into a reaction timer,obergog/DigitalLogic_ReationTimer,Verilog,DigitalLogic_ReationTimer,15,1,2022-08-16 16:19:12+00:00,0
5045,128706408,https://github.com/akfk/cpu_fourcolors.git,2018-04-09 02:58:33+00:00,,akfk/cpu_fourcolors,Verilog,cpu_fourcolors,616,1,2019-03-22 06:02:11+00:00,1
5046,128776956,https://github.com/vipinkmenon/MIPS.git,2018-04-09 13:33:51+00:00,,vipinkmenon/MIPS,Verilog,MIPS,13,1,2018-12-21 23:28:46+00:00,0
5047,127618344,https://github.com/sos1sos2Sixteen/pipelinedProcessor.git,2018-04-01 10:16:11+00:00,组成原理,sos1sos2Sixteen/pipelinedProcessor,Verilog,pipelinedProcessor,197,1,2024-08-07 05:59:31+00:00,0
5048,128503531,https://github.com/honsprogram/FPGA-Mojo.git,2018-04-07 06:41:29+00:00,Getting started with Mojo FPGA,honsprogram/FPGA-Mojo,Verilog,FPGA-Mojo,30,1,2023-10-23 14:08:48+00:00,0
5049,130640737,https://github.com/dfzunigah/Digital_Electronics.git,2018-04-23 04:38:47+00:00,[COURSE] Some projects done in college,dfzunigah/Digital_Electronics,Verilog,Digital_Electronics,439,1,2022-04-16 21:37:46+00:00,0
5050,128039656,https://github.com/cyanjc321/de0_ghrd_w_FIFO.git,2018-04-04 09:27:53+00:00,Project to pair with fpga-dma module from altera's linux-socfpga,cyanjc321/de0_ghrd_w_FIFO,Verilog,de0_ghrd_w_FIFO,42,1,2018-09-05 01:12:18+00:00,0
5051,130619005,https://github.com/hannahvsawiuk/CPEN311.git,2018-04-23 00:17:51+00:00,Digital Systems Design,hannahvsawiuk/CPEN311,Verilog,CPEN311,23076,1,2024-04-04 22:21:34+00:00,3
5052,128477876,https://github.com/aman-goel/verilogbench.git,2018-04-06 22:52:40+00:00,Simple verilog benchmarks,aman-goel/verilogbench,Verilog,verilogbench,12,1,2023-10-03 16:27:55+00:00,0
5053,130098456,https://github.com/sbmpost/6502.git,2018-04-18 17:28:06+00:00,,sbmpost/6502,Verilog,6502,1274,1,2021-07-13 13:08:10+00:00,0
5054,129545413,https://github.com/nathantannar4/VGA-Controller.git,2018-04-14 18:51:56+00:00,A VHDL datapath I implemented to drive a VGA controller to print diagonal lines and triangles from an FPGA,nathantannar4/VGA-Controller,Verilog,VGA-Controller,5926,1,2021-11-01 14:37:26+00:00,1
5055,126873873,https://github.com/revaldinho/cpld_breakout.git,2018-03-26 18:40:29+00:00,Various CPLD Breadboard Friendly Breakout Boards,revaldinho/cpld_breakout,Verilog,cpld_breakout,68,1,2020-12-10 12:01:42+00:00,0
5056,129299045,https://github.com/Mario-Zuniga/UART-Full-Duplex.git,2018-04-12 19:04:49+00:00,Verilog code for a UART Rx & Tx,Mario-Zuniga/UART-Full-Duplex,Verilog,UART-Full-Duplex,5,1,2021-08-27 07:02:05+00:00,0
5057,131473143,https://github.com/Qinka/mojov3-testing.git,2018-04-29 06:59:52+00:00,A testing project of Mojo (v3),Qinka/mojov3-testing,Verilog,mojov3-testing,31,1,2021-01-05 09:45:04+00:00,1
5058,127604141,https://github.com/iuysys/FPGA.git,2018-04-01 06:37:25+00:00,FPGA工程,iuysys/FPGA,Verilog,FPGA,15224,1,2022-10-26 08:02:40+00:00,0
5059,127355828,https://github.com/ayushrath63/VerilogTicTacToe.git,2018-03-29 22:58:32+00:00,Tic Tac Toe game implemented on a Nexys 3 board in verilog,ayushrath63/VerilogTicTacToe,Verilog,VerilogTicTacToe,8577,1,2018-12-13 05:25:16+00:00,0
5060,128051521,https://github.com/Serede/sdnet-filters.git,2018-04-04 11:17:01+00:00,SDNet and HDL Implementation Sources for various Packet Filters.,Serede/sdnet-filters,Verilog,sdnet-filters,14,1,2021-11-22 03:03:04+00:00,0
5061,128094701,https://github.com/Digilent/Arty-A7-100-Pmod-I2S2.git,2018-04-04 17:10:52+00:00,,Digilent/Arty-A7-100-Pmod-I2S2,Verilog,Arty-A7-100-Pmod-I2S2,28,1,2023-09-13 10:20:55+00:00,0
5062,126791278,https://github.com/anantanurag/CSF342-16bit-Proc.git,2018-03-26 07:36:51+00:00,16 Bit RISC Processor,anantanurag/CSF342-16bit-Proc,Verilog,CSF342-16bit-Proc,3175,1,2018-05-29 09:04:02+00:00,0
5063,130105818,https://github.com/matshg/fpga_accelerometer.git,2018-04-18 18:32:23+00:00,ADXL362 Accelerometer xyzt data to 7 segment display,matshg/fpga_accelerometer,Verilog,fpga_accelerometer,1748,1,2023-02-06 07:33:08+00:00,1
5064,131537809,https://github.com/MMSaiKiran/AES_Verilog.git,2018-04-29 23:20:35+00:00,Advanced Encryption Standard (AES) Algorithm in Verilog HDL,MMSaiKiran/AES_Verilog,Verilog,AES_Verilog,8,1,2018-09-13 08:59:30+00:00,0
5065,129492448,https://github.com/Spraveennaik/The-FIFO-Memory.git,2018-04-14 07:22:34+00:00,,Spraveennaik/The-FIFO-Memory,Verilog,The-FIFO-Memory,80,1,2023-11-28 02:55:16+00:00,0
5066,129198239,https://github.com/ChrisBackhaus/32BitDaddaMultiplierVivadoCode.git,2018-04-12 05:31:44+00:00,32Bit Dadda Multiplier in Verilog,ChrisBackhaus/32BitDaddaMultiplierVivadoCode,Verilog,32BitDaddaMultiplierVivadoCode,1521,1,2023-02-23 02:29:56+00:00,0
5067,127483289,https://github.com/sahaj1997/Verilog-CODES.git,2018-03-30 23:55:05+00:00,This a collection of my verilog codes,sahaj1997/Verilog-CODES,Verilog,Verilog-CODES,215,1,2019-04-25 00:28:23+00:00,0
5068,127624139,https://github.com/whqamm/RISC-V_Practice.git,2018-04-01 11:44:03+00:00,A practice for RISC-V,whqamm/RISC-V_Practice,Verilog,RISC-V_Practice,2432,1,2018-04-21 13:12:13+00:00,0
5069,130223767,https://github.com/Nicu1309/dual-potato.git,2018-04-19 13:57:17+00:00,A humble try to get involved into making a dual core from Ariane 6-stage core https://github.com/pulp-platform/ariane without success,Nicu1309/dual-potato,Verilog,dual-potato,51,1,2018-07-01 14:34:02+00:00,0
5070,129137539,https://github.com/ayush210/Processor.git,2018-04-11 18:31:24+00:00,32-Bit Processor Code With 5 stage pipeline   ,ayush210/Processor,Verilog,Processor,4544,1,2019-09-05 18:27:59+00:00,1
5071,128285277,https://github.com/WXLyndon/CSC258-Project-Flappy-Bird-Verilog-.git,2018-04-06 01:51:59+00:00,Flappy bird using verilog on DE1-SOC,WXLyndon/CSC258-Project-Flappy-Bird-Verilog-,Verilog,CSC258-Project-Flappy-Bird-Verilog-,15178,1,2019-06-11 11:22:46+00:00,0
5072,131584919,https://github.com/stdio2016/SwHw_HARD.git,2018-04-30 10:55:10+00:00,軟硬體協同很難,stdio2016/SwHw_HARD,Verilog,SwHw_HARD,2763,1,2018-07-05 16:18:30+00:00,0
5073,126863563,https://github.com/arktur04/alu.git,2018-03-26 17:17:39+00:00,The ALU of a Risc-V Cpu,arktur04/alu,Verilog,alu,424,1,2024-04-21 17:03:58+00:00,0
5074,131358616,https://github.com/beenfhb/Neural-Networks-on-FPGA.git,2018-04-28 01:09:44+00:00,,beenfhb/Neural-Networks-on-FPGA,Verilog,Neural-Networks-on-FPGA,120,1,2023-03-21 10:41:28+00:00,0
5075,130330813,https://github.com/ankitakash2007/COL216_LabAssignments.git,2018-04-20 08:09:13+00:00, Lab assignments from Computer Architecture,ankitakash2007/COL216_LabAssignments,Verilog,COL216_LabAssignments,204,1,2022-03-22 14:26:57+00:00,0
5076,130188694,https://github.com/DingShizhe/simple-riscv-cpus.git,2018-04-19 09:04:52+00:00,An unfinished computer-organization-experiment in summer 2017,DingShizhe/simple-riscv-cpus,Verilog,simple-riscv-cpus,169,1,2018-05-19 01:45:41+00:00,0
5077,126970208,https://github.com/wangdec/Modesim_SPI.git,2018-03-27 10:30:37+00:00,SPI test,wangdec/Modesim_SPI,Verilog,Modesim_SPI,9,1,2018-09-14 14:29:03+00:00,0
5078,128651305,https://github.com/x-tit/ARM9_tiny.git,2018-04-08 14:46:49+00:00,,x-tit/ARM9_tiny,Verilog,ARM9_tiny,17,1,2019-09-20 03:56:45+00:00,1
5079,129313055,https://github.com/belaltaher8/Pipelined-Processor.git,2018-04-12 21:27:33+00:00,"Created pipelined, 32-bit processing core; can fetch, decode, and execute 16 unique instructions; complete with hazard, bypassing, and stall logic.",belaltaher8/Pipelined-Processor,Verilog,Pipelined-Processor,16060,1,2024-01-15 02:07:11+00:00,0
5080,137416811,https://github.com/lnis-uofu/OpenFPGA.git,2018-06-14 22:49:34+00:00,An Open-source FPGA IP Generator,lnis-uofu/OpenFPGA,Verilog,OpenFPGA,93439,827,2024-10-27 11:06:01+00:00,162
5081,136979128,https://github.com/danielholanda/LeFlow.git,2018-06-11 20:46:27+00:00,Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks,danielholanda/LeFlow,Verilog,LeFlow,143857,582,2024-10-24 14:36:39+00:00,101
5082,137738911,https://github.com/QShen3/CNN-FPGA.git,2018-06-18 10:33:52+00:00,使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用,QShen3/CNN-FPGA,Verilog,CNN-FPGA,12,490,2024-10-27 17:35:04+00:00,107
5083,135350124,https://github.com/bluespec/Piccolo.git,2018-05-29 20:35:53+00:00,"RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)",bluespec/Piccolo,Verilog,Piccolo,12489,309,2024-10-28 04:54:11+00:00,49
5084,131836493,https://github.com/KULeuven-COSIC/SCALE-MAMBA.git,2018-05-02 10:40:57+00:00,Repository for the SCALE-MAMBA MPC system,KULeuven-COSIC/SCALE-MAMBA,Verilog,SCALE-MAMBA,189468,247,2024-10-22 02:33:06+00:00,84
5085,140584745,https://github.com/The-OpenROAD-Project/RePlAce.git,2018-07-11 14:11:38+00:00,RePlAce global placement tool,The-OpenROAD-Project/RePlAce,Verilog,RePlAce,97379,213,2024-10-19 13:01:23+00:00,75
5086,139979994,https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga.git,2018-07-06 12:08:08+00:00,This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs,sumanth-kalluri/cnn_hardware_acclerator_for_fpga,Verilog,cnn_hardware_acclerator_for_fpga,33,158,2024-10-24 07:43:22+00:00,52
5087,135820056,https://github.com/MiSTer-devel/Genesis_MiSTer.git,2018-06-02 13:29:46+00:00,Sega Genesis for MiSTer,MiSTer-devel/Genesis_MiSTer,Verilog,Genesis_MiSTer,106834,125,2024-10-26 07:47:25+00:00,63
5088,137416864,https://github.com/lnis-uofu/LSOracle.git,2018-06-14 22:50:19+00:00,IDEA project source files ,lnis-uofu/LSOracle,Verilog,LSOracle,573512,96,2024-10-09 15:55:09+00:00,41
5089,133654031,https://github.com/leo47007/TPU-Tensor-Processing-Unit.git,2018-05-16 11:14:37+00:00,IC implementation of TPU,leo47007/TPU-Tensor-Processing-Unit,Verilog,TPU-Tensor-Processing-Unit,191366,86,2024-09-25 02:49:59+00:00,26
5090,139285952,https://github.com/ilaydayaman/CNN_for_SLR.git,2018-06-30 22:58:59+00:00,A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.,ilaydayaman/CNN_for_SLR,Verilog,CNN_for_SLR,22548,85,2024-09-21 13:13:37+00:00,30
5091,139778074,https://github.com/papcjy/mnist_fpga.git,2018-07-05 00:58:24+00:00,using xilinx xc6slx45 to implement mnist net,papcjy/mnist_fpga,Verilog,mnist_fpga,12331,80,2023-11-15 13:45:55+00:00,31
5092,135932086,https://github.com/hell03end/verilog-uart.git,2018-06-03 19:00:45+00:00,Simple 8-bit UART realization on Verilog HDL.,hell03end/verilog-uart,Verilog,verilog-uart,1429,75,2024-10-20 11:38:18+00:00,17
5093,136205751,https://github.com/mattvenn/fpga-sdft.git,2018-06-05 16:31:58+00:00,"sliding DFT for FPGA, targetting Lattice ICE40 1k",mattvenn/fpga-sdft,Verilog,fpga-sdft,187,72,2024-08-06 10:21:36+00:00,16
5094,135524249,https://github.com/chenhaoc/cnnhwpe.git,2018-05-31 03:01:02+00:00,,chenhaoc/cnnhwpe,Verilog,cnnhwpe,5420,64,2024-09-22 04:38:40+00:00,13
5095,137261528,https://github.com/WillGreen/timetoexplore.git,2018-06-13 19:29:58+00:00,Source code to accompany https://timetoexplore.net,WillGreen/timetoexplore,Verilog,timetoexplore,187,62,2024-10-27 20:58:09+00:00,26
5096,131869929,https://github.com/ashishrana160796/verilog-starter-tutorials.git,2018-05-02 15:23:44+00:00,Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.,ashishrana160796/verilog-starter-tutorials,Verilog,verilog-starter-tutorials,26,54,2024-09-12 01:41:34+00:00,20
5097,138963812,https://github.com/defparam/BAR-Tender.git,2018-06-28 03:53:43+00:00,An FPGA I/O Device which services physical memory reads/writes via UMDF2 driver,defparam/BAR-Tender,Verilog,BAR-Tender,16517,54,2024-10-15 16:19:44+00:00,10
5098,139802991,https://github.com/huaweicloud/huaweicloud-fpga.git,2018-07-05 06:14:37+00:00,The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.,huaweicloud/huaweicloud-fpga,Verilog,huaweicloud-fpga,86850,50,2024-04-29 10:50:14+00:00,25
5099,137558919,https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition.git,2018-06-16 06:27:47+00:00,This is the repository for the IEEE version of the book,Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition,Verilog,Practical-UVM-IEEE-Edition,22003,49,2024-10-22 05:16:59+00:00,36
5100,139917356,https://github.com/sifive/block-nvdla-sifive.git,2018-07-06 01:18:21+00:00,,sifive/block-nvdla-sifive,Verilog,block-nvdla-sifive,2243,42,2024-09-12 14:45:19+00:00,27
5101,133633280,https://github.com/jinwookjungs/datc_robust_design_flow.git,2018-05-16 08:17:21+00:00,DATC Robust Design Flow.,jinwookjungs/datc_robust_design_flow,Verilog,datc_robust_design_flow,99903,37,2024-07-04 14:05:24+00:00,8
5102,135822174,https://github.com/Darkborderman/schoolWorks.git,2018-06-02 13:58:34+00:00,"Repository of NCKU class slides,exams, and homeworks",Darkborderman/schoolWorks,Verilog,schoolWorks,3664808,36,2024-09-28 16:03:45+00:00,22
5103,132103893,https://github.com/EvgenyMuryshkin/QuokkaEvaluation.git,2018-05-04 07:21:02+00:00,Example projects for Quokka FPGA toolkit,EvgenyMuryshkin/QuokkaEvaluation,Verilog,QuokkaEvaluation,5570,36,2024-08-12 19:38:16+00:00,4
5104,137312752,https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels.git,2018-06-14 05:58:04+00:00,"Final Project written in Lucid (verilog) for the Mojo FPGA development board. Reads pixels from HDMI and sends pixel data to 22,000 APA102 LEDs over SPI.",hydronics2/HDMI-to-FPGA-to-APA102-Pixels,Verilog,HDMI-to-FPGA-to-APA102-Pixels,4148,35,2024-09-07 01:57:20+00:00,7
5105,137385139,https://github.com/Buddhimah/System-Bus-Design-Verilog.git,2018-06-14 16:50:12+00:00,This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification ,Buddhimah/System-Bus-Design-Verilog,Verilog,System-Bus-Design-Verilog,11,31,2024-10-24 12:53:37+00:00,17
5106,137625174,https://github.com/rgwan/bapi-rv32i.git,2018-06-17 03:06:35+00:00,A extremely size-optimized RV32I soft processor for FPGA.,rgwan/bapi-rv32i,Verilog,bapi-rv32i,3,27,2024-07-17 17:09:19+00:00,5
5107,136197078,https://github.com/aoeldemann/fluent10g.git,2018-06-05 15:20:33+00:00,Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet,aoeldemann/fluent10g,Verilog,fluent10g,275,26,2024-09-18 09:14:20+00:00,6
5108,139347014,https://github.com/MiSTer-devel/Amstrad_MiSTer.git,2018-07-01 17:10:10+00:00,Amstrad CPC 6128 for MiSTer,MiSTer-devel/Amstrad_MiSTer,Verilog,Amstrad_MiSTer,36878,26,2024-10-02 04:38:07+00:00,15
5109,134867051,https://github.com/alinxalinx/AX301.git,2018-05-25 14:29:58+00:00,AX301,alinxalinx/AX301,Verilog,AX301,205679,26,2024-10-14 17:05:06+00:00,20
5110,132226902,https://github.com/panweitao/riscvv.git,2018-05-05 07:56:05+00:00,an open source uvm verification platform for e200 (riscv),panweitao/riscvv,Verilog,riscvv,13217,26,2024-08-11 05:50:45+00:00,15
5111,131757896,https://github.com/Ams0x57/Digital_Adders_Verilog.git,2018-05-01 20:07:59+00:00,"32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their internal components in Verilog",Ams0x57/Digital_Adders_Verilog,Verilog,Digital_Adders_Verilog,28,23,2024-09-20 23:55:05+00:00,7
5112,139831595,https://github.com/ChenJianyunp/FPGA-Snappy-Decompressor.git,2018-07-05 10:08:57+00:00,A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.,ChenJianyunp/FPGA-Snappy-Decompressor,Verilog,FPGA-Snappy-Decompressor,252,21,2024-07-23 13:28:36+00:00,5
5113,140037388,https://github.com/alice820621/SystemVerilog-Implementation-of-DDR3-Controller.git,2018-07-06 23:15:17+00:00,"The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a predefined DDR3 memory. Successful design verification is achieved via a specialized test bench and connected to provided AHB by a SystemVerilog interface.",alice820621/SystemVerilog-Implementation-of-DDR3-Controller,Verilog,SystemVerilog-Implementation-of-DDR3-Controller,183,21,2024-09-28 22:23:48+00:00,9
5114,132173046,https://github.com/jkiv/shapool-core.git,2018-05-04 18:02:27+00:00,FPGA core for SHA256d mining targeting Lattice iCE40 devices.,jkiv/shapool-core,Verilog,shapool-core,248,20,2023-12-30 18:07:31+00:00,7
5115,132176809,https://github.com/mattvenn/crap-o-scope.git,2018-05-04 18:43:34+00:00,crap-o-scope scope implementation for icestick,mattvenn/crap-o-scope,Verilog,crap-o-scope,2292,20,2024-07-30 20:33:08+00:00,6
5116,136801486,https://github.com/fpgasystems/groundhog.git,2018-06-10 11:04:19+00:00,Groundhog - Serial ATA Host Bus Adapter,fpgasystems/groundhog,Verilog,groundhog,1496,20,2024-09-29 02:45:44+00:00,9
5117,131702519,https://github.com/0x2fed/FPGA-Keccak-Miner.git,2018-05-01 10:49:22+00:00,,0x2fed/FPGA-Keccak-Miner,Verilog,FPGA-Keccak-Miner,1519,18,2023-11-17 14:24:34+00:00,24
5118,134385377,https://github.com/DOOKNET/Digital_Clock.git,2018-05-22 08:35:37+00:00,基于FPGA的数字时钟（Modelsim仿真）,DOOKNET/Digital_Clock,Verilog,Digital_Clock,1369,18,2024-08-23 15:27:53+00:00,5
5119,137592045,https://github.com/EnigmaCurry/SAP.git,2018-06-16 15:50:56+00:00,"A very simple computer written in Verilog, with a Python test bench",EnigmaCurry/SAP,Verilog,SAP,44,18,2024-09-03 09:51:44+00:00,6
5120,133845574,https://github.com/mmicko/mikrobus-upduino.git,2018-05-17 17:14:40+00:00,Dual MikroBUS board for Upduino 2 FPGA,mmicko/mikrobus-upduino,Verilog,mikrobus-upduino,145,17,2022-06-22 16:54:18+00:00,2
5121,136584400,https://github.com/zxc479773533/HUST-Verilog-Labs.git,2018-06-08 07:38:48+00:00,HUST Verilog Labs 2018 and Digital logic labs 2018,zxc479773533/HUST-Verilog-Labs,Verilog,HUST-Verilog-Labs,2266,17,2024-06-09 01:42:58+00:00,3
5122,137862496,https://github.com/ReinForce-II/anlogic_eg4s_sdram_controller.git,2018-06-19 08:28:05+00:00,,ReinForce-II/anlogic_eg4s_sdram_controller,Verilog,anlogic_eg4s_sdram_controller,5,16,2024-06-06 05:52:00+00:00,4
5123,136987476,https://github.com/emard/galaksija.git,2018-06-11 22:25:30+00:00,Galaksija computer for FPGA,emard/galaksija,Verilog,galaksija,137,15,2022-11-08 12:55:26+00:00,3
5124,139176233,https://github.com/guoyijiang/VerilogModule-IIC_Master.git,2018-06-29 17:12:44+00:00,"this repository is a project about iic master, created by gyj in second half of 2017",guoyijiang/VerilogModule-IIC_Master,Verilog,VerilogModule-IIC_Master,6,15,2024-10-22 16:36:24+00:00,5
5125,136982312,https://github.com/nvdla/vp_awsfpga.git,2018-06-11 21:21:13+00:00,Virtual Platform for AWS FPGA support,nvdla/vp_awsfpga,Verilog,vp_awsfpga,215,15,2024-05-26 07:48:24+00:00,6
5126,132172503,https://github.com/hyperpicc/ecc.git,2018-05-04 17:56:34+00:00,Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163),hyperpicc/ecc,Verilog,ecc,54,15,2024-07-22 19:01:55+00:00,3
5127,132499637,https://github.com/RoyanTuscano/-TAGE-based-Predictor-Verilog-Code.git,2018-05-07 18:19:28+00:00,Verilog Implementation of TAGE based predictor by  Andre Seznec and  Pierre Michaud,RoyanTuscano/-TAGE-based-Predictor-Verilog-Code,Verilog,-TAGE-based-Predictor-Verilog-Code,10923,15,2024-10-06 11:36:50+00:00,4
5128,134145994,https://github.com/rcetin/booth_wallace_multiplier.git,2018-05-20 11:49:41+00:00,Booth encoded Wallace tree multiplier,rcetin/booth_wallace_multiplier,Verilog,booth_wallace_multiplier,9,14,2024-09-12 21:57:47+00:00,4
5129,137864111,https://github.com/Hara-Laboratory/subrisc.git,2018-06-19 08:41:51+00:00,SubRISC: Simple Instruction-Set Computer for IoT edge devices,Hara-Laboratory/subrisc,Verilog,subrisc,70,14,2024-06-14 09:36:51+00:00,2
5130,131836293,https://github.com/MiSTer-devel/C16_MiSTer.git,2018-05-02 10:38:50+00:00,Commodore C16 and Plus/4 for MiSTer,MiSTer-devel/C16_MiSTer,Verilog,C16_MiSTer,32612,14,2024-10-02 04:42:25+00:00,11
5131,133161058,https://github.com/srohit0/CORDIC.git,2018-05-12 15:58:27+00:00,CORDIC VLSI-IP for deep learning activation functions,srohit0/CORDIC,Verilog,CORDIC,211,13,2024-09-20 09:19:19+00:00,5
5132,135085004,https://github.com/ChrisZonghaoLi/cnn_conv_accelerator.git,2018-05-27 22:06:26+00:00,A Fix-pointed Rudimentary CNN Convolution Accelerator,ChrisZonghaoLi/cnn_conv_accelerator,Verilog,cnn_conv_accelerator,4677,12,2024-09-17 18:25:22+00:00,3
5133,132259244,https://github.com/AlbertYang0112/DPLL-FPGA.git,2018-05-05 15:16:10+00:00,A digital phase-locked loop implemented on Spartan-6,AlbertYang0112/DPLL-FPGA,Verilog,DPLL-FPGA,70,12,2024-08-08 04:52:13+00:00,4
5134,139121748,https://github.com/apertus-open-source-cinema/axiom-micro-gateware.git,2018-06-29 08:17:25+00:00,"gateware for the main fpga, including a hispi decoder and image processing",apertus-open-source-cinema/axiom-micro-gateware,Verilog,axiom-micro-gateware,15592,12,2024-10-18 02:31:01+00:00,2
5135,133245813,https://github.com/yohanes-erwin/zynq7000.git,2018-05-13 14:44:25+00:00,[Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol,yohanes-erwin/zynq7000,Verilog,zynq7000,24,11,2024-10-18 01:01:40+00:00,10
5136,136908314,https://github.com/xkw168/Digital-recognition.git,2018-06-11 10:03:20+00:00,digital recognition base on FPGA,xkw168/Digital-recognition,Verilog,Digital-recognition,34562,11,2023-05-12 08:13:59+00:00,3
5137,131712122,https://github.com/RoaLogic/vga_lcd.git,2018-05-01 12:46:11+00:00,VGA LCD Core (OpenCores),RoaLogic/vga_lcd,Verilog,vga_lcd,656,11,2024-09-20 08:04:45+00:00,6
5138,139417489,https://github.com/mediaic/VLSI_Lab1.git,2018-07-02 08:58:35+00:00,RTL + Synthesis + APR,mediaic/VLSI_Lab1,Verilog,VLSI_Lab1,6876,11,2024-02-03 10:56:35+00:00,1
5139,137436868,https://github.com/stratoes/FPGA-edge_detect.git,2018-06-15 03:29:03+00:00,Nexys 4 DDR Artix-7,stratoes/FPGA-edge_detect,Verilog,FPGA-edge_detect,9,10,2022-01-03 13:21:54+00:00,5
5140,140018865,https://github.com/alice820621/Verilog-Implementation-of-Facial-Comparison-Image-Matching-with-2-D-256-point-DCT-and-Correlation.git,2018-07-06 18:36:50+00:00,"(Capstone Masters Project) Image Matching utilizing fast 1-D 256-point discrete cosine transform (DCT) running at 100MHz. The 256-point DCT has 16 layers with 128 operations each. Images are processed through the Verilog device in 1-D, transposed using a Python script, and processed through the Verilog device again as 2-D. The result is a correlation between two images via Python.",alice820621/Verilog-Implementation-of-Facial-Comparison-Image-Matching-with-2-D-256-point-DCT-and-Correlation,Verilog,Verilog-Implementation-of-Facial-Comparison-Image-Matching-with-2-D-256-point-DCT-and-Correlation,128,10,2024-03-12 00:43:59+00:00,3
5141,138964247,https://github.com/Toodyao/8086-CPU.git,2018-06-28 03:59:41+00:00,A simple 8086-CPU simulator using Verilog and Quartus II,Toodyao/8086-CPU,Verilog,8086-CPU,115,10,2024-08-30 07:10:02+00:00,0
5142,131702495,https://github.com/debjyoti0891/arche.git,2018-05-01 10:49:09+00:00,"Arche is a Greek word with primary senses ""beginning"". The repository defines a framework for technology mapping of emerging technologies, with primary focus on ReRAMs.",debjyoti0891/arche,Verilog,arche,36050,10,2024-09-28 07:57:09+00:00,7
5143,134116546,https://github.com/go4retro/TurboCPU.git,2018-05-20 03:27:28+00:00,,go4retro/TurboCPU,Verilog,TurboCPU,189,10,2023-09-14 09:07:44+00:00,0
5144,132157042,https://github.com/shinyblink/sled-fpga-hub75.git,2018-05-04 15:23:01+00:00,"Verilog code to let an iCE40 FPGA drive a HUB75, yet still getting pixel data from sled.",shinyblink/sled-fpga-hub75,Verilog,sled-fpga-hub75,14,9,2023-03-06 20:14:16+00:00,1
5145,139593419,https://github.com/qiaosiyi/progASICp4SWITCH.git,2018-07-03 14:13:25+00:00,progASICp4SWITCH,qiaosiyi/progASICp4SWITCH,Verilog,progASICp4SWITCH,127,9,2024-08-06 06:37:34+00:00,6
5146,135432522,https://github.com/thejokerlol/AXI_Slave_Interface.git,2018-05-30 11:24:08+00:00,A Slave interface for DRAM,thejokerlol/AXI_Slave_Interface,Verilog,AXI_Slave_Interface,15294,9,2024-06-28 06:25:17+00:00,3
5147,137665149,https://github.com/ricerodriguez/ttu-lab1-code-examples.git,2018-06-17 15:23:35+00:00,Example code for Project Lab 1,ricerodriguez/ttu-lab1-code-examples,Verilog,ttu-lab1-code-examples,32,8,2023-02-07 20:08:17+00:00,4
5148,132480659,https://github.com/Obijuan/CTIF-Madrid-2018-FPGAs-Libres.git,2018-05-07 15:28:27+00:00,"Material del curso de DISEÑO DE SISTEMAS DIGITALES EN VERILOG USANDO FPGAS LIBRES. Centro: CTIF Madrid-capital, 2018",Obijuan/CTIF-Madrid-2018-FPGAs-Libres,Verilog,CTIF-Madrid-2018-FPGAs-Libres,7922,8,2023-12-05 11:23:25+00:00,4
5149,139228007,https://github.com/olofk/de0_nano.git,2018-06-30 07:16:10+00:00,,olofk/de0_nano,Verilog,de0_nano,27,8,2024-03-02 10:27:50+00:00,4
5150,137712472,https://github.com/go4retro/Nu8500.git,2018-06-18 05:13:57+00:00,65(c)02 to 8502 converter,go4retro/Nu8500,Verilog,Nu8500,260,8,2022-03-14 18:55:30+00:00,4
5151,133767353,https://github.com/tomverbeure/rv32soc.git,2018-05-17 06:14:18+00:00,,tomverbeure/rv32soc,Verilog,rv32soc,3525,8,2024-06-24 11:14:15+00:00,0
5152,131589496,https://github.com/gehhilfe/dma_axi_pcie_app_ip.git,2018-04-30 11:50:45+00:00,,gehhilfe/dma_axi_pcie_app_ip,Verilog,dma_axi_pcie_app_ip,59,8,2024-06-24 02:47:44+00:00,4
5153,133376016,https://github.com/farbius/demosaicing.git,2018-05-14 14:42:46+00:00,,farbius/demosaicing,Verilog,demosaicing,259,8,2024-05-07 11:42:30+00:00,1
5154,132536890,https://github.com/FluorineDog/Pipelined-CPU-Generator.git,2018-05-08 01:33:07+00:00,,FluorineDog/Pipelined-CPU-Generator,Verilog,Pipelined-CPU-Generator,6,8,2022-03-04 05:20:55+00:00,1
5155,133480136,https://github.com/secworks/poly1305.git,2018-05-15 07:51:45+00:00,Hardware implementation of the poly1305 message authentication function.,secworks/poly1305,Verilog,poly1305,274,8,2024-01-10 04:37:11+00:00,3
5156,134669056,https://github.com/go4retro/CoPro09.git,2018-05-24 06:09:06+00:00,6X09 Coprocessor system for the Commodore 64/128,go4retro/CoPro09,Verilog,CoPro09,123,8,2023-09-14 09:07:53+00:00,0
5157,133822300,https://github.com/yangjy0826/BCH-63-56-.git,2018-05-17 14:06:21+00:00,,yangjy0826/BCH-63-56-,Verilog,BCH-63-56-,37,7,2024-03-27 02:26:57+00:00,4
5158,140139606,https://github.com/YangYunLong1988/w5500.git,2018-07-08 05:17:17+00:00,,YangYunLong1988/w5500,Verilog,w5500,12,7,2024-02-03 02:03:59+00:00,1
5159,138117681,https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Kintex7.git,2018-06-21 04:06:08+00:00,SiTCP Library (ngc file and EDIF file) for Xilinx Kintex7.,BeeBeansTechnologies/SiTCP_Netlist_for_Kintex7,Verilog,SiTCP_Netlist_for_Kintex7,950,7,2024-08-02 05:29:03+00:00,4
5160,137523983,https://github.com/victoresque/DSD.git,2018-06-15 19:19:42+00:00,"Digital System Design (DSD, 2018 Spring) @ National Taiwan University",victoresque/DSD,Verilog,DSD,25482,7,2024-01-27 10:46:31+00:00,1
5161,137195936,https://github.com/k0nze/ultrazed_acp_example.git,2018-06-13 09:48:41+00:00,Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC,k0nze/ultrazed_acp_example,Verilog,ultrazed_acp_example,58,7,2023-12-28 09:36:27+00:00,3
5162,137631489,https://github.com/rahulagnisys/ahb_vip.git,2018-06-17 05:34:27+00:00,,rahulagnisys/ahb_vip,Verilog,ahb_vip,2549,7,2024-01-31 08:38:12+00:00,1
5163,137021402,https://github.com/ram-srivathsa/BTB.git,2018-06-12 05:28:23+00:00,Implementation of Branch Target Buffer in Bluespec,ram-srivathsa/BTB,Verilog,BTB,61,7,2024-02-12 12:50:42+00:00,0
5164,138002150,https://github.com/BilyZ98/singlecycleCPU.git,2018-06-20 08:22:55+00:00,单周期CPU，造福后人,BilyZ98/singlecycleCPU,Verilog,singlecycleCPU,18275,7,2024-10-17 11:32:50+00:00,0
5165,135290766,https://github.com/pbzweihander/Microprocessor.git,2018-05-29 12:11:32+00:00,"Microprocessor implemented with Verilog, for Logic Design Lab Final Project.",pbzweihander/Microprocessor,Verilog,Microprocessor,19,6,2024-01-14 14:30:16+00:00,0
5166,133241911,https://github.com/chinkwo/Sobel.git,2018-05-13 13:58:04+00:00,基于FPGA的Sobel边沿检测,chinkwo/Sobel,Verilog,Sobel,212,6,2024-03-20 16:50:09+00:00,2
5167,134223598,https://github.com/feng1368003611/xilinx-AXI4-full-bfm.git,2018-05-21 05:45:41+00:00,xilinx AXI4 full bfm,feng1368003611/xilinx-AXI4-full-bfm,Verilog,xilinx-AXI4-full-bfm,133,6,2023-08-09 05:08:16+00:00,2
5168,140036478,https://github.com/alice820621/Verilog-Implementation-of-a-32-point-IFFT-Circuit.git,2018-07-06 22:56:43+00:00,"A FIFO structure is implemented to hold input and output data. There are 32 pairs of real and imaginary inputs, consisting of 4-bit integer and 24-bit decimal values each. The 32-point IFFT has 5 layers with 32 butterflies each. The device operates with a speed of 200MHz.",alice820621/Verilog-Implementation-of-a-32-point-IFFT-Circuit,Verilog,Verilog-Implementation-of-a-32-point-IFFT-Circuit,36,6,2023-12-02 11:18:41+00:00,0
5169,131918953,https://github.com/adumont/fpga-font.git,2018-05-03 00:10:49+00:00,,adumont/fpga-font,Verilog,fpga-font,2508,6,2022-07-04 12:27:49+00:00,2
5170,134390818,https://github.com/roo16kie/FFT_verilog.git,2018-05-22 09:19:26+00:00,using verilog to implement Fast Fourier Transform,roo16kie/FFT_verilog,Verilog,FFT_verilog,1059,6,2024-03-07 10:16:18+00:00,0
5171,133778407,https://github.com/hanxiao2017/verilog-32-bit-fp-mul.git,2018-05-17 07:49:22+00:00,"Verilog implementation of a 32-bit floating point multiplier, and a SystemVerilog/Python testbench.",hanxiao2017/verilog-32-bit-fp-mul,Verilog,verilog-32-bit-fp-mul,3770,6,2024-06-22 16:39:37+00:00,1
5172,138822630,https://github.com/go4retro/Fake6523.git,2018-06-27 03:02:30+00:00,MOS 6523 TPI (Tri Port Interface) CPLD replacement,go4retro/Fake6523,Verilog,Fake6523,1601,6,2024-05-27 22:35:33+00:00,2
5173,138514313,https://github.com/OniDaito/FPGAMetaBalls.git,2018-06-24 20:48:28+00:00,Metaballs on an FPGA,OniDaito/FPGAMetaBalls,Verilog,FPGAMetaBalls,188,5,2022-05-28 22:44:55+00:00,1
5174,134113487,https://github.com/xwy27/CPU-Verilog.git,2018-05-20 02:28:19+00:00,SYSU-CPU,xwy27/CPU-Verilog,Verilog,CPU-Verilog,22786,5,2023-01-28 16:30:42+00:00,0
5175,138950334,https://github.com/626zdysdq/MultiCPU.git,2018-06-28 01:19:42+00:00,多周期CPU设计,626zdysdq/MultiCPU,Verilog,MultiCPU,7542,5,2024-07-13 12:24:06+00:00,1
5176,133964143,https://github.com/imjustadog/AE-PCIE-DMA.git,2018-05-18 14:19:40+00:00,way to use xapp1052 with old version of PCIe IP core,imjustadog/AE-PCIE-DMA,Verilog,AE-PCIE-DMA,16123,5,2024-03-20 13:53:02+00:00,3
5177,132373343,https://github.com/go4retro/VIC-MIDI.git,2018-05-06 20:25:29+00:00,Commodore VIC-20 MIDI/RS232/RAM/FLASH cartridge,go4retro/VIC-MIDI,Verilog,VIC-MIDI,2303,5,2023-01-04 13:25:35+00:00,0
5178,137045072,https://github.com/huanghongxun/MIPS-CPU.git,2018-06-12 09:00:00+00:00,,huanghongxun/MIPS-CPU,Verilog,MIPS-CPU,159,5,2023-01-28 15:09:01+00:00,3
5179,140034980,https://github.com/alice820621/Verilog-Implementation-of-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit.git,2018-07-06 22:27:17+00:00,"There are no explicit arithmetic operators used in the design (i.e: +,-). The design is built upon instantiation of a 2-bit adder to achieve 32-bit operation. The 64-bit sequential multiplier and divider share the 32-bit adder when in use.",alice820621/Verilog-Implementation-of-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit,Verilog,Verilog-Implementation-of-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit,22,5,2022-10-27 23:45:50+00:00,1
5180,133809163,https://github.com/IceNature/sram_controller.git,2018-05-17 12:18:53+00:00,Simple controller for SRAM IS61WV12816BLL-10BLI,IceNature/sram_controller,Verilog,sram_controller,3,5,2023-09-26 03:33:10+00:00,0
5181,140572461,https://github.com/desaster/verilog-6502-ledblink.git,2018-07-11 12:32:28+00:00,A template/sample project for using a 6502 core in a SoC type fashion.,desaster/verilog-6502-ledblink,Verilog,verilog-6502-ledblink,16,5,2024-08-22 19:52:47+00:00,0
5182,135963372,https://github.com/coldnew-examples/DE2-115-Led-Blink.git,2018-06-04 02:58:44+00:00,Simple LED blink example for DE2-115,coldnew-examples/DE2-115-Led-Blink,Verilog,DE2-115-Led-Blink,4,5,2024-03-29 15:08:36+00:00,0
5183,138504411,https://github.com/sykwer/ut_computer_architecture.git,2018-06-24 18:05:13+00:00,CPU by verilog and Assembler by C++,sykwer/ut_computer_architecture,Verilog,ut_computer_architecture,13,4,2024-03-11 14:46:32+00:00,0
5184,134057391,https://github.com/makehackvoid/fpga-sig.git,2018-05-19 11:52:47+00:00,FPGA Special Interest Group,makehackvoid/fpga-sig,Verilog,fpga-sig,96167,4,2024-03-14 22:25:20+00:00,1
5185,139887636,https://github.com/aneels3/AES-128.git,2018-07-05 18:39:10+00:00,Single pipeline AES 128 bit encryption using S-box as Look up table.,aneels3/AES-128,Verilog,AES-128,32,4,2023-06-12 16:05:27+00:00,3
5186,137424833,https://github.com/hongzicong/MultipleCycleCPU-Verilog.git,2018-06-15 01:06:30+00:00,,hongzicong/MultipleCycleCPU-Verilog,Verilog,MultipleCycleCPU-Verilog,140,4,2018-12-23 05:02:39+00:00,1
5187,134483906,https://github.com/lstolcman/bachelor-thesis.git,2018-05-22 22:47:14+00:00,"Thesis covers research on digital signal processing with software defined radio techniques applied in FPGA environment. It is written entirely in Polish language, except english abstract",lstolcman/bachelor-thesis,Verilog,bachelor-thesis,239431,4,2022-06-08 17:11:06+00:00,1
5188,134165589,https://github.com/scliubit/ElementaryFPGA.git,2018-05-20 16:06:15+00:00,xc7a35tcsg324-1 Digital Clock,scliubit/ElementaryFPGA,Verilog,ElementaryFPGA,4,4,2022-11-22 03:25:05+00:00,1
5189,134757352,https://github.com/emroch/Mojo-FPGA.git,2018-05-24 19:01:25+00:00,Sketchbook repository for various projects for the Mojo FPGA.,emroch/Mojo-FPGA,Verilog,Mojo-FPGA,3457,4,2023-10-23 14:12:54+00:00,1
5190,131649200,https://github.com/dillonhuff/CGRA_verilog_mirror.git,2018-04-30 21:37:58+00:00,Mirror of CGRA verilog generation on kiwi,dillonhuff/CGRA_verilog_mirror,Verilog,CGRA_verilog_mirror,212,4,2023-11-20 16:27:41+00:00,1
5191,138737357,https://github.com/hangryusprime/BIST.git,2018-06-26 12:49:29+00:00,,hangryusprime/BIST,Verilog,BIST,2,4,2024-06-19 05:00:50+00:00,0
5192,139502445,https://github.com/keatenstokke/DICE.git,2018-07-02 22:49:59+00:00,Converting the DICe software from C++ to Verilog-based HDL to accelerate image correlation and analysis via FPGA.,keatenstokke/DICE,Verilog,DICE,216311,4,2024-09-20 10:48:45+00:00,2
5193,134629786,https://github.com/jbp261/VGA-Timing-Controller.git,2018-05-23 21:59:22+00:00,Implementation of a circuit that generates a video signal for a specific display format.,jbp261/VGA-Timing-Controller,Verilog,VGA-Timing-Controller,129,4,2021-09-30 23:08:48+00:00,0
5194,134839690,https://github.com/ekuznetsov139/fpga.git,2018-05-25 10:09:54+00:00,Test FPGA designs,ekuznetsov139/fpga,Verilog,fpga,111,4,2023-07-10 19:34:11+00:00,0
5195,136627069,https://github.com/lucasmsa/cl2.git,2018-06-08 14:07:44+00:00,"࿋ Realização feita em grupo: -Lucas Moreira, Renan Goes, Sanny Alves",lucasmsa/cl2,Verilog,cl2,3906,4,2023-02-08 23:53:01+00:00,0
5196,132542610,https://github.com/byuccl/ipassurance.git,2018-05-08 02:29:24+00:00,,byuccl/ipassurance,Verilog,ipassurance,3384831,4,2024-06-12 09:29:33+00:00,3
5197,136161380,https://github.com/periata/cpus.git,2018-06-05 10:33:36+00:00,,periata/cpus,Verilog,cpus,2774,4,2021-11-05 10:22:20+00:00,0
5198,132039962,https://github.com/andykarpov/rk86-zxuno.git,2018-05-03 19:21:44+00:00,,andykarpov/rk86-zxuno,Verilog,rk86-zxuno,246,4,2022-10-06 13:42:25+00:00,1
5199,135041541,https://github.com/SonyaKochemasova/an-fpga-implementation-of-low-latency-noc-based-mpsoc.git,2018-05-27 11:49:47+00:00,,SonyaKochemasova/an-fpga-implementation-of-low-latency-noc-based-mpsoc,Verilog,an-fpga-implementation-of-low-latency-noc-based-mpsoc,12997,4,2023-04-17 07:09:02+00:00,1
5200,135461313,https://github.com/RahulMarathe94/FreeRTOS-Closed-Loop-PID-Controller-Nexsys-4-DDR-Microblaze.git,2018-05-30 15:16:05+00:00,,RahulMarathe94/FreeRTOS-Closed-Loop-PID-Controller-Nexsys-4-DDR-Microblaze,Verilog,FreeRTOS-Closed-Loop-PID-Controller-Nexsys-4-DDR-Microblaze,92,4,2024-05-15 10:12:48+00:00,0
5201,133195347,https://github.com/Jagannaths3/async_fifo.git,2018-05-13 01:07:25+00:00,synthesizable asynchronous fifo verilog code,Jagannaths3/async_fifo,Verilog,async_fifo,17,4,2024-08-02 15:57:09+00:00,1
5202,134848504,https://github.com/osafune/clfg_component.git,2018-05-25 11:40:27+00:00,Simple CameraLink frame-grabber,osafune/clfg_component,Verilog,clfg_component,16,4,2022-04-28 15:26:23+00:00,2
5203,136582613,https://github.com/TUT-ASI/Machine_Learning_Fault_Code_Coverage.git,2018-06-08 07:24:12+00:00,"Tara, Rene and Sia are working on this machine learning to find a metric to determine the relationship between fault coverage of an assertion and code coverage of an assertion",TUT-ASI/Machine_Learning_Fault_Code_Coverage,Verilog,Machine_Learning_Fault_Code_Coverage,8664,4,2023-04-21 05:12:59+00:00,0
5204,135770146,https://github.com/Digilent/Cmod-S7-25-OOB.git,2018-06-01 22:54:06+00:00,,Digilent/Cmod-S7-25-OOB,Verilog,Cmod-S7-25-OOB,13,4,2023-12-19 15:52:57+00:00,4
5205,138637787,https://github.com/angmouzakitis/student_xohw18-187.git,2018-06-25 19:00:59+00:00,"This open NoC Firewall framework is joint work with M.D.Grammatikakis, V.Piperaki and A.Mouzakitis, in context of Xilinx Open Hardware 2018 at TEI of Crete http://aise.cs.teicrete.gr/en/ This work was selected as one of the competition finalists: http://www.openhw.eu/2018-finalists.html (The complete framework has also been used to develop SystemC and hardware testbenches for a co-simulation framework proposed by TEI of Crete, see more details in aki and A.Mouzakitis, in context of Xilinx Open Hardware 2018 at TEI of Crete http://aise.cs.teicrete.gr/en/ This work was selected as one of the competition finalists: https://sourceforge.net/projects/sc-cosim)",angmouzakitis/student_xohw18-187,Verilog,student_xohw18-187,62652,4,2020-11-12 08:05:43+00:00,1
5206,139237345,https://github.com/smonson78/st-shifter-verilog.git,2018-06-30 09:39:59+00:00,,smonson78/st-shifter-verilog,Verilog,st-shifter-verilog,10,4,2021-12-21 20:03:02+00:00,0
5207,139462185,https://github.com/atrosinenko/composite-video-generator.git,2018-07-02 15:37:32+00:00,Example of composite video generation with Chisel (B/W for now),atrosinenko/composite-video-generator,Verilog,composite-video-generator,93,4,2023-02-26 13:32:09+00:00,0
5208,133366969,https://github.com/yyong119/EI332-SourceCode.git,2018-05-14 13:44:17+00:00,Verilog&latex source code for computer architecture lab,yyong119/EI332-SourceCode,Verilog,EI332-SourceCode,40184,3,2023-02-17 07:05:17+00:00,3
5209,134968740,https://github.com/kentang-mit/MIPS32_PipelineCPU.git,2018-05-26 14:32:36+00:00,A MIPS32 CPU project with five-stage pipeline.(EI332 Course Project 3),kentang-mit/MIPS32_PipelineCPU,Verilog,MIPS32_PipelineCPU,375,3,2024-01-12 15:57:57+00:00,1
5210,140400391,https://github.com/nganinho/Camera-OV7670.git,2018-07-10 08:19:40+00:00,Camera interface with FPGA board,nganinho/Camera-OV7670,Verilog,Camera-OV7670,18,3,2024-05-07 09:25:22+00:00,1
5211,137883923,https://github.com/pradyuishere/TPU.git,2018-06-19 11:44:06+00:00,,pradyuishere/TPU,Verilog,TPU,59,3,2022-02-22 13:14:36+00:00,1
5212,135953861,https://github.com/cheimu/FPGA-Based-Streaming-Image-Recognition-System.git,2018-06-04 01:07:13+00:00,,cheimu/FPGA-Based-Streaming-Image-Recognition-System,Verilog,FPGA-Based-Streaming-Image-Recognition-System,56467,3,2022-04-23 11:42:15+00:00,0
5213,134123908,https://github.com/akhil-123/Integrated-Bit-Error-Ratio-Tester.git,2018-05-20 05:56:43+00:00,,akhil-123/Integrated-Bit-Error-Ratio-Tester,Verilog,Integrated-Bit-Error-Ratio-Tester,5281,3,2023-09-25 01:10:05+00:00,1
5214,138822878,https://github.com/ctf-challenges/defconctf-2018.git,2018-06-27 03:04:56+00:00,,ctf-challenges/defconctf-2018,Verilog,defconctf-2018,64164,3,2019-09-26 09:42:33+00:00,1
5215,134756311,https://github.com/Digilent/Cora-Z7-07S-Basic-IO.git,2018-05-24 18:50:55+00:00,,Digilent/Cora-Z7-07S-Basic-IO,Verilog,Cora-Z7-07S-Basic-IO,12,3,2024-01-24 20:36:36+00:00,0
5216,135907965,https://github.com/Uunicon/CPU54_MIPS.git,2018-06-03 13:46:56+00:00,Computer Organization,Uunicon/CPU54_MIPS,Verilog,CPU54_MIPS,220,3,2020-06-30 07:05:31+00:00,0
5217,136464236,https://github.com/MiSTer-devel/Arcade-CrazyClimber_MiSTer.git,2018-06-07 10:57:45+00:00,Arcade: Crazy Climber for MiSTer,MiSTer-devel/Arcade-CrazyClimber_MiSTer,Verilog,Arcade-CrazyClimber_MiSTer,6346,3,2024-05-26 17:21:26+00:00,8
5218,136264160,https://github.com/roo16kie/SoC_project_verilog.git,2018-06-06 03:03:18+00:00,To combine FFT and MAC to a system on a chip .,roo16kie/SoC_project_verilog,Verilog,SoC_project_verilog,1252,3,2023-12-09 13:48:32+00:00,0
5219,138119339,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_GMII.git,2018-06-21 04:31:14+00:00,This is the SiTCP sample source code (GMII version) for KC705 communication confirmation.,BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_GMII,Verilog,SiTCP_Sample_Code_for_KC705_GMII,807,3,2024-08-02 05:31:14+00:00,2
5220,136684498,https://github.com/HarborYuan/MIPS-PipePlus.git,2018-06-09 02:37:10+00:00,It's a MIPS pipeline CPU with Interrupts and exceptions.,HarborYuan/MIPS-PipePlus,Verilog,MIPS-PipePlus,11,3,2021-01-20 07:36:33+00:00,1
5221,139158355,https://github.com/0xf3cd/CPU54.git,2018-06-29 14:21:55+00:00,MIPS架构CPU，IMEM模块使用ip核,0xf3cd/CPU54,Verilog,CPU54,2820,3,2023-05-24 04:39:22+00:00,0
5222,136056083,https://github.com/alexanderepstein/ARM-LP.git,2018-06-04 16:51:29+00:00,ARM Like Processor written in Verilog,alexanderepstein/ARM-LP,Verilog,ARM-LP,116,3,2022-10-26 10:27:46+00:00,0
5223,132901810,https://github.com/BoHauHuang/Single-Cycle-CPU.git,2018-05-10 13:07:55+00:00,CPU Labs,BoHauHuang/Single-Cycle-CPU,Verilog,Single-Cycle-CPU,2487,3,2023-01-26 11:18:03+00:00,0
5224,140885118,https://github.com/kgkougkoulias/A-Floating-point-FPGA-Overlay-Architecture-for-Xilinx-FPGAs.git,2018-07-13 19:22:21+00:00,,kgkougkoulias/A-Floating-point-FPGA-Overlay-Architecture-for-Xilinx-FPGAs,Verilog,A-Floating-point-FPGA-Overlay-Architecture-for-Xilinx-FPGAs,916,3,2019-07-17 01:28:27+00:00,0
5225,136610640,https://github.com/PhilipChalkiopoulos/DE1_SOC_PedestrianDetection.git,2018-06-08 11:33:44+00:00,"FPGA Design for pedestrian detection system, implemented on Terasic De1-SoC development board and D8M Camera Kit",PhilipChalkiopoulos/DE1_SOC_PedestrianDetection,Verilog,DE1_SOC_PedestrianDetection,174075,3,2024-04-24 02:16:34+00:00,0
5226,138276059,https://github.com/RW9UAO/spectrum-xilinx-sram1Mb.git,2018-06-22 08:22:55+00:00,zx spectrum128 fpga xilinx,RW9UAO/spectrum-xilinx-sram1Mb,Verilog,spectrum-xilinx-sram1Mb,18139,3,2023-11-17 15:39:21+00:00,2
5227,136530416,https://github.com/fred6502/Apple-II-Gate-Level-Xilinx-ISE-14.7-Schematic-Entry.git,2018-06-07 20:59:13+00:00,Creating a functional gate level Apple II from Apple II schematic. Using Xilinx 14.7 Schematic Entry. Making small test benches of module. Also manually entering 74series chips(gate level schemtic).,fred6502/Apple-II-Gate-Level-Xilinx-ISE-14.7-Schematic-Entry,Verilog,Apple-II-Gate-Level-Xilinx-ISE-14.7-Schematic-Entry,72,3,2022-10-26 07:30:21+00:00,0
5228,132664439,https://github.com/AloriumTechnology/XLR8HardwareSerial.git,2018-05-08 20:59:57+00:00,,AloriumTechnology/XLR8HardwareSerial,Verilog,XLR8HardwareSerial,35,2,2023-04-03 02:09:11+00:00,0
5229,138044348,https://github.com/nedzib/Binary-counter-MOJO-V3-VHDL.git,2018-06-20 14:30:11+00:00,,nedzib/Binary-counter-MOJO-V3-VHDL,Verilog,Binary-counter-MOJO-V3-VHDL,16,2,2022-08-20 18:52:40+00:00,0
5230,140859851,https://github.com/willh99/ASIC-VLSI.git,2018-07-13 14:53:23+00:00,Verilog and Synthesis Files from ASIC VLSI projects,willh99/ASIC-VLSI,Verilog,ASIC-VLSI,5930,2,2022-06-23 19:21:17+00:00,1
5231,135295301,https://github.com/HSA-on-FPGA/Tapasco.git,2018-05-29 12:49:35+00:00,,HSA-on-FPGA/Tapasco,Verilog,Tapasco,1471,2,2023-01-28 19:11:09+00:00,0
5232,139299103,https://github.com/JoshuaQYH/SingleOrMulti-Cycle_CPU.git,2018-07-01 04:03:27+00:00,使用vivado和verilogHDL实现的CPU,JoshuaQYH/SingleOrMulti-Cycle_CPU,Verilog,SingleOrMulti-Cycle_CPU,6543,2,2024-06-14 11:00:46+00:00,0
5233,132013053,https://github.com/Xiryl/univr.git,2018-05-03 15:12:22+00:00,A collection of files made @ University of Verona,Xiryl/univr,Verilog,univr,71888,2,2024-04-04 09:04:06+00:00,0
5234,133190547,https://github.com/ayushgupta98/Ascii-to-Binary-Converter.git,2018-05-12 23:25:03+00:00,ASCII to Binary Converter,ayushgupta98/Ascii-to-Binary-Converter,Verilog,Ascii-to-Binary-Converter,130,2,2022-02-19 04:45:07+00:00,0
5235,138339849,https://github.com/isurunuwanthilaka/Image-Down-Sampling-Custom-Processor.git,2018-06-22 19:16:32+00:00,This implementation is for down sampling a image using sparton 6 FPGA. This is a custom processor with custom ISA.,isurunuwanthilaka/Image-Down-Sampling-Custom-Processor,Verilog,Image-Down-Sampling-Custom-Processor,1366,2,2022-07-04 13:47:16+00:00,1
5236,139848936,https://github.com/darthsider/8-bit-RISC-CPU.git,2018-07-05 12:50:37+00:00,A simple 8-bit RISC processor in verilog,darthsider/8-bit-RISC-CPU,Verilog,8-bit-RISC-CPU,86,2,2024-10-17 05:36:37+00:00,5
5237,140442971,https://github.com/chyyuu/openmips.git,2018-07-10 14:17:54+00:00,,chyyuu/openmips,Verilog,openmips,26,2,2018-07-11 06:57:00+00:00,0
5238,137237927,https://github.com/Hunterhuan/pipeline_cpu.git,2018-06-13 15:53:35+00:00,a program to realize a pipline_cpu by verilog,Hunterhuan/pipeline_cpu,Verilog,pipeline_cpu,18321,2,2022-08-05 03:10:59+00:00,0
5239,132607286,https://github.com/Yang-J-LIN/DigitalCalendarAndCLock.git,2018-05-08 12:41:43+00:00,A verilog HDL implementation odd digital calendar and clock.,Yang-J-LIN/DigitalCalendarAndCLock,Verilog,DigitalCalendarAndCLock,8,2,2020-04-21 14:38:29+00:00,0
5240,137454634,https://github.com/zheruiqiu/4-storey-Elevator-Controller.git,2018-06-15 07:20:31+00:00,Elevator Control,zheruiqiu/4-storey-Elevator-Controller,Verilog,4-storey-Elevator-Controller,3084,2,2024-10-13 16:08:12+00:00,0
5241,134966966,https://github.com/Reenforcements/FPGAComputer.git,2018-05-26 14:10:44+00:00,An FPGA computer I'm building as my research project for the Undergraduate Summer Scholarship at Miami University.,Reenforcements/FPGAComputer,Verilog,FPGAComputer,386183,2,2024-10-20 11:43:35+00:00,0
5242,134933583,https://github.com/rattboi/ice-spi.git,2018-05-26 05:54:17+00:00,Test repo for developing SPI interface on ice40 iceStick (for use in future projects),rattboi/ice-spi,Verilog,ice-spi,3,2,2020-04-08 06:14:26+00:00,0
5243,139333699,https://github.com/AndreaTosti/MMU.git,2018-07-01 13:59:53+00:00,MMU simulata in Verilog,AndreaTosti/MMU,Verilog,MMU,638,2,2022-07-25 05:58:22+00:00,2
5244,133819542,https://github.com/tch0/toy_cpu.git,2018-05-17 13:43:53+00:00,A MIPS32-like five-stage pipeline soft-core toy cpu.  ,tch0/toy_cpu,Verilog,toy_cpu,1390,2,2024-02-02 07:29:19+00:00,3
5245,139809328,https://github.com/armleo/sdram_controller.git,2018-07-05 07:10:33+00:00,"SDR SDRAM Controller with Avalon-MM bus; [Bugged, deprecated]",armleo/sdram_controller,Verilog,sdram_controller,1421,2,2024-09-01 16:17:00+00:00,0
5246,135186481,https://github.com/jackmaxg/TCSPC_UROP.git,2018-05-28 16:43:53+00:00,Time Correlated Single Photon Counting Module,jackmaxg/TCSPC_UROP,Verilog,TCSPC_UROP,8060,2,2024-09-19 12:31:31+00:00,0
5247,138230876,https://github.com/scampeggio/Smart-meter---Innovate-FPGA-Contest-EMEA-2018.git,2018-06-21 23:09:54+00:00,A smart management system to optimize renewable energy distribution ,scampeggio/Smart-meter---Innovate-FPGA-Contest-EMEA-2018,Verilog,Smart-meter---Innovate-FPGA-Contest-EMEA-2018,89007,2,2024-06-10 07:46:40+00:00,0
5248,133402294,https://github.com/varung2/FPGA-Tank-Wars.git,2018-05-14 18:05:33+00:00,Created Tank Wars using System Verilog for ECE385,varung2/FPGA-Tank-Wars,Verilog,FPGA-Tank-Wars,56966,2,2023-03-25 16:24:28+00:00,0
5249,135553364,https://github.com/farbius/resize.git,2018-05-31 08:13:21+00:00,,farbius/resize,Verilog,resize,177,2,2023-04-13 09:40:35+00:00,0
5250,135825054,https://github.com/qiaoyifan/mips.git,2018-06-02 14:35:29+00:00,计组实验程序，实现20条指令的极简mipsCPU,qiaoyifan/mips,Verilog,mips,40,2,2021-12-25 02:05:10+00:00,0
5251,134627911,https://github.com/jbp261/Digital-and-Analog-Clock-using-FPGA.git,2018-05-23 21:34:46+00:00,Display of various animated digital and analog clock using VGA control in FPGA,jbp261/Digital-and-Analog-Clock-using-FPGA,Verilog,Digital-and-Analog-Clock-using-FPGA,432,2,2023-02-24 12:13:24+00:00,0
5252,139992822,https://github.com/specialpointcentral/MIPS-cpu.git,2018-07-06 14:06:39+00:00,,specialpointcentral/MIPS-cpu,Verilog,MIPS-cpu,14,2,2019-04-04 11:25:54+00:00,0
5253,139675010,https://github.com/IrisLi17/MIPS_CPU.git,2018-07-04 05:58:19+00:00,,IrisLi17/MIPS_CPU,Verilog,MIPS_CPU,17392,2,2024-05-14 13:06:50+00:00,2
5254,136510661,https://github.com/davidh-/sp18_fpga_labs.git,2018-06-07 17:34:00+00:00,"FPGA lab code for EECS151/251A, Spring 2018",davidh-/sp18_fpga_labs,Verilog,sp18_fpga_labs,13425,2,2023-08-19 11:59:01+00:00,1
5255,138660386,https://github.com/eeportillo/Snake-Game-using-Nexys4.git,2018-06-25 23:29:56+00:00,"Using Nexys4 FPGA board, implemented a Snake game using keyboard, VGA, and PWM modules.",eeportillo/Snake-Game-using-Nexys4,Verilog,Snake-Game-using-Nexys4,634,2,2022-11-08 18:06:54+00:00,0
5256,136039216,https://github.com/kawasin73/computer-architecture-3s.git,2018-06-04 14:42:01+00:00,東京大学工学部電子情報学科のコンピュータアーキテクチャの課題。CPUとアセンブラを作ります。,kawasin73/computer-architecture-3s,Verilog,computer-architecture-3s,729,2,2020-04-18 07:11:15+00:00,0
5257,140106958,https://github.com/kiliczsh/CSE4117-Microprocessors.git,2018-07-07 18:08:03+00:00,,kiliczsh/CSE4117-Microprocessors,Verilog,CSE4117-Microprocessors,160,2,2024-01-28 04:07:14+00:00,0
5258,131636425,https://github.com/BU-EC551/FPGAng.git,2018-04-30 19:14:05+00:00,,BU-EC551/FPGAng,Verilog,FPGAng,123391,2,2021-05-16 23:42:21+00:00,2
5259,133060065,https://github.com/AloriumTechnology/XLR8Wire.git,2018-05-11 15:56:57+00:00,,AloriumTechnology/XLR8Wire,Verilog,XLR8Wire,40,2,2021-03-02 11:55:26+00:00,0
5260,135915923,https://github.com/patrick22414/convplex.git,2018-06-03 15:24:00+00:00,Verilog implementation of a convolution complex.,patrick22414/convplex,Verilog,convplex,41146,2,2021-05-13 22:37:47+00:00,2
5261,132377858,https://github.com/lambdalainen/transconv-fpga.git,2018-05-06 21:35:40+00:00,Transposed Convolution implemented on FPGA with Verilog,lambdalainen/transconv-fpga,Verilog,transconv-fpga,249,2,2024-04-10 10:11:11+00:00,0
5262,136398979,https://github.com/mert137/An-FPGA-Based-Oscilloscope.git,2018-06-07 00:07:14+00:00,This hobby project is designed as an FPGA based oscilloscope for the purpose of running on my Intel Altera's DE1-SoC board.,mert137/An-FPGA-Based-Oscilloscope,Verilog,An-FPGA-Based-Oscilloscope,176,2,2024-10-13 03:22:11+00:00,0
5263,131680102,https://github.com/OrionInnov/fpga-test.git,2018-05-01 05:34:53+00:00,Simple test code for verifying FPGA PCB designs.,OrionInnov/fpga-test,Verilog,fpga-test,18,2,2018-06-06 02:25:01+00:00,0
5264,138103352,https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Artix7.git,2018-06-21 01:19:09+00:00,SiTCP Library (ngc file and EDIF file) for Xilinx Artix7.,BeeBeansTechnologies/SiTCP_Netlist_for_Artix7,Verilog,SiTCP_Netlist_for_Artix7,952,2,2024-08-02 05:29:16+00:00,0
5265,138119166,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_AC701_RGMII.git,2018-06-21 04:28:20+00:00,This is the SiTCP sample source code (RGMII version) for AC701 communication confirmation.,BeeBeansTechnologies/SiTCP_Sample_Code_for_AC701_RGMII,Verilog,SiTCP_Sample_Code_for_AC701_RGMII,696,2,2024-08-02 05:32:00+00:00,1
5266,138738664,https://github.com/hangryusprime/AES_securescan.git,2018-06-26 13:00:10+00:00,,hangryusprime/AES_securescan,Verilog,AES_securescan,19,2,2022-02-20 17:33:27+00:00,2
5267,133020234,https://github.com/yskab/ov7670.git,2018-05-11 09:34:35+00:00,Verilog Implementation to capture a frame from ov7670 camera module,yskab/ov7670,Verilog,ov7670,53,2,2023-02-07 16:55:09+00:00,2
5268,134026204,https://github.com/yueluohub/counter.git,2018-05-19 03:29:28+00:00,,yueluohub/counter,Verilog,counter,373,2,2020-10-16 07:02:25+00:00,0
5269,136179444,https://github.com/ahmedosama9777/Serial-Peripheral-Interface.git,2018-06-05 13:11:40+00:00,Master/Slave communication protocol,ahmedosama9777/Serial-Peripheral-Interface,Verilog,Serial-Peripheral-Interface,19,2,2022-09-28 02:34:52+00:00,0
5270,134855126,https://github.com/roo16kie/MUX_verilog.git,2018-05-25 12:46:26+00:00,Using verilog to implement Mux_2_to_1 and Mux_4_to_1 . Verifying them by testbench .,roo16kie/MUX_verilog,Verilog,MUX_verilog,69,2,2021-05-21 13:40:50+00:00,1
5271,137703492,https://github.com/DevanshRajoria/Verilog-Arbiter.git,2018-06-18 02:39:52+00:00,"An arbiter is bus control. The arbiter lets only one unit to control the bus at a time. Example : When there are multiple CPU which wants the control of bus, the arbiter lets them but only one CPU at a time.",DevanshRajoria/Verilog-Arbiter,Verilog,Verilog-Arbiter,7,2,2021-09-08 13:50:19+00:00,0
5272,137813716,https://github.com/arnab100395/LDPC-Decoder.git,2018-06-18 22:35:43+00:00,Design and RTL implementation of an LDPC decoder.,arnab100395/LDPC-Decoder,Verilog,LDPC-Decoder,737,2,2024-08-05 09:29:40+00:00,2
5273,140157152,https://github.com/piotr-wiszowaty/atari_bus_recorder.git,2018-07-08 10:13:31+00:00,,piotr-wiszowaty/atari_bus_recorder,Verilog,atari_bus_recorder,65,2,2021-06-03 16:09:01+00:00,0
5274,140274608,https://github.com/zc-zhai/FPGA-Lab.git,2018-07-09 11:15:34+00:00,Some development examples in FPGA.,zc-zhai/FPGA-Lab,Verilog,FPGA-Lab,2532,2,2020-05-14 09:55:15+00:00,0
5275,140270396,https://github.com/hadisfr/Binary-Search-verilog.git,2018-07-09 10:34:11+00:00,a project for Digital Logic Design Lab S96 at University of Tehran - mirror of https://gitlab.com/hadi_sfr/Binary-Search-verilog,hadisfr/Binary-Search-verilog,Verilog,Binary-Search-verilog,477,2,2023-01-28 20:13:20+00:00,0
5276,133777798,https://github.com/alefais/rtt-18-fpga.git,2018-05-17 07:44:09+00:00,Verilog project of the Networks and Technologies for Telecommunications course of the Computer Science and Networking Master's Degree @ University of Pisa,alefais/rtt-18-fpga,Verilog,rtt-18-fpga,12,2,2022-04-21 01:20:18+00:00,0
5277,135282606,https://github.com/sedhossein/verilog-bcd-counter-jk-flip-flop.git,2018-05-29 10:55:10+00:00,this source is  Commercial bcd counter that built with Jk flip-flop in verilog ,sedhossein/verilog-bcd-counter-jk-flip-flop,Verilog,verilog-bcd-counter-jk-flip-flop,253,2,2022-12-13 02:45:44+00:00,0
5278,140718822,https://github.com/karanam1997/Dnnweaver-Zed-board-.git,2018-07-12 13:45:02+00:00,This is an adaptation of DNNweaver,karanam1997/Dnnweaver-Zed-board-,Verilog,Dnnweaver-Zed-board-,553,2,2024-03-26 03:46:21+00:00,2
5279,138119453,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_SGMII.git,2018-06-21 04:33:04+00:00,This is the SiTCP sample source code (SGMII version) for KC705 communication confirmation.,BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_SGMII,Verilog,SiTCP_Sample_Code_for_KC705_SGMII,2360,2,2024-08-02 05:30:18+00:00,0
5280,134582842,https://github.com/hypernyan/uart_hdl.git,2018-05-23 14:36:44+00:00,A Verilog implementation of UART,hypernyan/uart_hdl,Verilog,uart_hdl,13,2,2022-02-17 21:49:07+00:00,1
5281,133553289,https://github.com/kiliczsh/CSE338-Project2.git,2018-05-15 17:53:36+00:00,,kiliczsh/CSE338-Project2,Verilog,CSE338-Project2,135,2,2024-01-28 04:07:27+00:00,0
5282,132574683,https://github.com/gsoosk/MIPS-SingleCycle.git,2018-05-08 07:58:19+00:00,MIPS single cycle implemention,gsoosk/MIPS-SingleCycle,Verilog,MIPS-SingleCycle,389,2,2020-07-03 08:13:51+00:00,0
5283,132593961,https://github.com/leslievan/verilog.git,2018-05-08 10:37:30+00:00,计算机组成原理实验,leslievan/verilog,Verilog,verilog,14251,2,2023-01-28 13:44:12+00:00,1
5284,138713719,https://github.com/lujialiang/ntsc-mojo.git,2018-06-26 09:13:04+00:00,NTSC Shield for the Mojo V3,lujialiang/ntsc-mojo,Verilog,ntsc-mojo,32,2,2023-08-17 21:03:53+00:00,3
5285,134980077,https://github.com/ericwu13/dcnn_fpga.git,2018-05-26 17:06:38+00:00,Speech recognition on FGPA using DCNN,ericwu13/dcnn_fpga,Verilog,dcnn_fpga,59108,2,2020-01-03 02:39:57+00:00,0
5286,132504767,https://github.com/XsarfrazX/designofsinecosine.git,2018-05-07 19:05:21+00:00,Design of Sine & Cosine Using Look up table(LUT) & COordinate Rotation DIgital Computer(CORDIC) method using Verilog,XsarfrazX/designofsinecosine,Verilog,designofsinecosine,7286,2,2023-04-05 09:16:59+00:00,1
5287,132025528,https://github.com/mankeli/verilator-example.git,2018-05-03 17:00:42+00:00,Small example on how to use Verilator,mankeli/verilator-example,Verilog,verilator-example,1,2,2021-11-16 06:52:38+00:00,1
5288,135849273,https://github.com/NancyAr/Serial-Peripheral-Interface.git,2018-06-02 20:16:19+00:00,Master/Slave communication protocol,NancyAr/Serial-Peripheral-Interface,Verilog,Serial-Peripheral-Interface,19,2,2022-09-28 02:54:19+00:00,2
5289,137802459,https://github.com/arnab100395/IIR--filter.git,2018-06-18 20:22:39+00:00,ASIC Implementation of fixed and floating point versions of a 6th order IIR filter.,arnab100395/IIR--filter,Verilog,IIR--filter,2977,2,2022-04-16 22:05:42+00:00,0
5290,135622446,https://github.com/drandyhaas/dist_board.git,2018-05-31 18:42:04+00:00,A distribution board for mq signals and hvs for a module,drandyhaas/dist_board,Verilog,dist_board,34362,2,2021-11-10 19:37:29+00:00,4
5291,134900228,https://github.com/Chana030102/PDP8_FP.git,2018-05-25 20:08:56+00:00,Implementing the PDP-8 with IEEE 754 Floating Point operations,Chana030102/PDP8_FP,Verilog,PDP8_FP,1123,2,2024-04-09 13:08:12+00:00,0
5292,140656399,https://github.com/chen-hao-chao/Matrix-Multiplication.git,2018-07-12 03:30:36+00:00,MM machine,chen-hao-chao/Matrix-Multiplication,Verilog,Matrix-Multiplication,98,1,2019-09-08 03:27:55+00:00,0
5293,133213562,https://github.com/FluorineDog/Laji-IntelKnightsLanding.git,2018-05-13 07:02:38+00:00,"course project, principles of computer organization",FluorineDog/Laji-IntelKnightsLanding,Verilog,Laji-IntelKnightsLanding,202,1,2020-09-02 18:22:37+00:00,0
5294,131630713,https://github.com/BU-EC551/FPGA-Game-Studio.git,2018-04-30 18:14:43+00:00,,BU-EC551/FPGA-Game-Studio,Verilog,FPGA-Game-Studio,26549,1,2021-05-16 23:41:18+00:00,0
5295,139724900,https://github.com/riscv-and-rust-and-decaf/riscv32i-cpu.git,2018-07-04 13:19:50+00:00,,riscv-and-rust-and-decaf/riscv32i-cpu,Verilog,riscv32i-cpu,211,1,2021-08-02 09:39:50+00:00,2
5296,137152990,https://github.com/ymaquarium/ComputerArchitecture.git,2018-06-13 02:39:39+00:00,,ymaquarium/ComputerArchitecture,Verilog,ComputerArchitecture,30,1,2018-07-12 02:27:37+00:00,1
5297,132198105,https://github.com/kkrizka/endeavour_firmware.git,2018-05-04 23:27:48+00:00,Testbench for playing with the Endeavour protocol used by AMACv2.,kkrizka/endeavour_firmware,Verilog,endeavour_firmware,28,1,2022-06-21 20:43:10+00:00,0
5298,139585527,https://github.com/lnexenl/32-bit-MIPS-CPU.git,2018-07-03 13:12:59+00:00,,lnexenl/32-bit-MIPS-CPU,Verilog,32-bit-MIPS-CPU,921,1,2021-10-19 06:55:16+00:00,0
5299,140156097,https://github.com/0x544D/MIPS_Processors.git,2018-07-08 09:56:21+00:00,"Implementation of the three datapath concepts: singlecycle, multicycle and pipeline. Processors were implemented alongside ""Computer Organisation and Design"" lecture of TU Berlin. Processor designs are based on book contents of ""Computer Organisation and Design"" by D. Patterson and J. Hennessy",0x544D/MIPS_Processors,Verilog,MIPS_Processors,6392,1,2022-01-03 00:44:00+00:00,0
5300,135346363,https://github.com/SaraSaffari/CA_P4.git,2018-05-29 19:56:40+00:00,,SaraSaffari/CA_P4,Verilog,CA_P4,22,1,2018-06-09 19:41:12+00:00,1
5301,133197608,https://github.com/abhipatil123/ARM-verilog-project.git,2018-05-13 01:55:42+00:00,Reverse Engineered 32-bit ARM processor with 8-bit data bus and decoding multiple ISAs,abhipatil123/ARM-verilog-project,Verilog,ARM-verilog-project,357,1,2021-08-15 15:51:28+00:00,0
5302,133553031,https://github.com/luiserox/Noname.git,2018-05-15 17:50:48+00:00,A 32 bits Microcontroller based on RISC-V RV32I ISA,luiserox/Noname,Verilog,Noname,42,1,2024-10-13 09:14:36+00:00,4
5303,137595793,https://github.com/gnalexandridis/FIFO_HUA-MCA-2016-2017.git,2018-06-16 16:47:19+00:00,This is a simple FIFO queue implementation in Verilog for the Modern Computer Architectures course (2016-2017) of Harokopio University.,gnalexandridis/FIFO_HUA-MCA-2016-2017,Verilog,FIFO_HUA-MCA-2016-2017,591,1,2022-10-13 11:26:51+00:00,0
5304,132143437,https://github.com/sharuijinfriend/Stopwatch-Based-On-FPGA.git,2018-05-04 13:25:36+00:00,西交VHDL与FPGA小组作业-数字跑表，verilog，异步电路,sharuijinfriend/Stopwatch-Based-On-FPGA,Verilog,Stopwatch-Based-On-FPGA,3,1,2020-06-17 15:02:48+00:00,1
5305,132117894,https://github.com/Martoni/TapTempoASIC.git,2018-05-04 09:17:37+00:00,Faire un composant en silicium pour TapTempo,Martoni/TapTempoASIC,Verilog,TapTempoASIC,79,1,2023-07-04 07:53:43+00:00,1
5306,132279662,https://github.com/SaraSaffari/CA_P3.git,2018-05-05 19:50:18+00:00,,SaraSaffari/CA_P3,Verilog,CA_P3,32,1,2018-05-31 09:44:45+00:00,0
5307,133410183,https://github.com/adumont/uartrx-fifo.git,2018-05-14 19:17:26+00:00,Simple UART RX that fills a FIFO queue. Pop the FIFO to LEDs by pressing the button,adumont/uartrx-fifo,Verilog,uartrx-fifo,18,1,2018-06-11 19:43:51+00:00,0
5308,133862535,https://github.com/chi-wei-fu-vi/xilinx_ip.git,2018-05-17 20:00:59+00:00,,chi-wei-fu-vi/xilinx_ip,Verilog,xilinx_ip,276,1,2020-12-12 17:51:57+00:00,0
5309,138734100,https://github.com/hangryusprime/PicoBlaze_sample.git,2018-06-26 12:22:03+00:00,,hangryusprime/PicoBlaze_sample,Verilog,PicoBlaze_sample,43,1,2018-12-14 00:00:27+00:00,0
5310,136360418,https://github.com/Sunmxt/FPGA2048Game.git,2018-06-06 17:04:12+00:00,The 2048 Game Implement in FPGA,Sunmxt/FPGA2048Game,Verilog,FPGA2048Game,13,1,2019-12-05 03:16:34+00:00,0
5311,138208056,https://github.com/alexvonduar/lattice_embedded_vision.git,2018-06-21 18:31:01+00:00,Demo code and reference documents for Lattice Embedded Vision Development Kit,alexvonduar/lattice_embedded_vision,Verilog,lattice_embedded_vision,73198,1,2018-12-21 22:12:31+00:00,1
5312,140651978,https://github.com/robertying/cpu.git,2018-07-12 02:45:29+00:00,MIPS 32 CPU,robertying/cpu,Verilog,cpu,1673,1,2023-01-28 07:53:49+00:00,1
5313,139295630,https://github.com/Fuhongshuai/fuhs_CPU_MIPS.git,2018-07-01 02:49:36+00:00,CPU_OPENMIPS指令编写,Fuhongshuai/fuhs_CPU_MIPS,Verilog,fuhs_CPU_MIPS,11,1,2018-07-01 03:17:57+00:00,0
5314,131637824,https://github.com/jasperzhong/mips_cpu.git,2018-04-30 19:29:38+00:00,Final Project of Spring 2018 Principle of Computer Composition  at Tongji Univ.,jasperzhong/mips_cpu,Verilog,mips_cpu,30,1,2019-07-08 16:20:28+00:00,1
5315,132224623,https://github.com/openflow2018/netfpga_10g_GET.git,2018-05-05 07:21:20+00:00,,openflow2018/netfpga_10g_GET,Verilog,netfpga_10g_GET,103181,1,2018-11-30 05:55:50+00:00,4
5316,132535602,https://github.com/tiff-cat/Dino-Runner.git,2018-05-08 01:19:38+00:00,A Verilog recreation of the Chrome T-Rex Runner game.,tiff-cat/Dino-Runner,Verilog,Dino-Runner,12,1,2023-03-16 07:12:16+00:00,1
5317,135456850,https://github.com/pubuduudara/4bit-ALU.git,2018-05-30 14:43:52+00:00,4bit arithmetic and logic unit implementation using verilog,pubuduudara/4bit-ALU,Verilog,4bit-ALU,336,1,2020-07-07 03:59:44+00:00,0
5318,136684942,https://github.com/uniqueufo/Pipeline_MIPS_CPU.git,2018-06-09 02:44:57+00:00,A Verliog project that achieve a Pipeline_MIPS_CPU which supports 50 MIPS instructions!,uniqueufo/Pipeline_MIPS_CPU,Verilog,Pipeline_MIPS_CPU,90,1,2022-05-06 15:59:54+00:00,0
5319,134041384,https://github.com/snehashis1997/4-bit-full-adder-using-half-adder.git,2018-05-19 07:45:32+00:00,Here half adders also design in behaviral model.,snehashis1997/4-bit-full-adder-using-half-adder,Verilog,4-bit-full-adder-using-half-adder,2,1,2024-04-15 04:59:21+00:00,0
5320,138732703,https://github.com/hangryusprime/ARM_sample.git,2018-06-26 12:09:32+00:00,,hangryusprime/ARM_sample,Verilog,ARM_sample,9,1,2024-08-22 19:21:05+00:00,0
5321,136343442,https://github.com/RadhikaChawla/TurboEncoder.git,2018-06-06 14:49:14+00:00,,RadhikaChawla/TurboEncoder,Verilog,TurboEncoder,2,1,2020-05-15 01:50:23+00:00,0
5322,139592988,https://github.com/hi631/VTL_on_FPGA.git,2018-07-03 14:10:04+00:00,,hi631/VTL_on_FPGA,Verilog,VTL_on_FPGA,539,1,2022-05-26 02:14:25+00:00,0
5323,137254145,https://github.com/SuhailB/Dr.Bobda_LAB.git,2018-06-13 18:17:56+00:00,,SuhailB/Dr.Bobda_LAB,Verilog,Dr.Bobda_LAB,317969,1,2018-08-13 19:04:42+00:00,1
5324,131565209,https://github.com/sarthi92/cpu_risc.git,2018-04-30 06:59:19+00:00,Verilog implementation of 16-bit RISC Processor with 4-stage pipeline,sarthi92/cpu_risc,Verilog,cpu_risc,53,1,2024-02-24 13:24:31+00:00,1
5325,133371258,https://github.com/farbius/gamma_correction.git,2018-05-14 14:12:44+00:00,,farbius/gamma_correction,Verilog,gamma_correction,173,1,2024-09-26 06:16:32+00:00,1
5326,134532460,https://github.com/zzzDavid/5-Level-Piplined-Processor.git,2018-05-23 07:41:51+00:00,"Coursework from: Digital Integrated Circuit Design, Sun Yat-sen University.",zzzDavid/5-Level-Piplined-Processor,Verilog,5-Level-Piplined-Processor,1644,1,2018-11-20 13:45:45+00:00,0
5327,132323429,https://github.com/yutongshen/ICContest-2012-Final-MultiBankFilter.git,2018-05-06 09:15:06+00:00,,yutongshen/ICContest-2012-Final-MultiBankFilter,Verilog,ICContest-2012-Final-MultiBankFilter,38206,1,2020-02-14 03:26:56+00:00,0
5328,133432137,https://github.com/analogist/WTFPGA-Teardown.git,2018-05-14 23:15:55+00:00,Verilog code during @securelyfitz WTFpga course during Teardown 2018,analogist/WTFPGA-Teardown,Verilog,WTFPGA-Teardown,2,1,2018-10-18 01:02:35+00:00,0
5329,135481609,https://github.com/sancus-tee/soteria-core.git,2018-05-30 18:21:25+00:00,Offline Software Protection within Low-cost Embedded Devices,sancus-tee/soteria-core,Verilog,soteria-core,13910,1,2020-02-08 14:50:23+00:00,0
5330,135711612,https://github.com/wyxwyx46941930/ECOP.git,2018-06-01 11:52:03+00:00,计算机组成原理实验课,wyxwyx46941930/ECOP,Verilog,ECOP,13864,1,2022-05-18 09:35:11+00:00,0
5331,139211902,https://github.com/brycexu/DigitalDesign.git,2018-06-30 02:08:28+00:00,,brycexu/DigitalDesign,Verilog,DigitalDesign,18,1,2018-10-05 14:13:31+00:00,0
5332,134871193,https://github.com/roo16kie/Sort_verilog.git,2018-05-25 15:05:14+00:00,Using verilog to implement positive number sorting problem by 3 different way .  ,roo16kie/Sort_verilog,Verilog,Sort_verilog,6,1,2018-12-13 22:52:39+00:00,0
5333,134925232,https://github.com/soccermitchy/icedmx.git,2018-05-26 03:16:23+00:00,iCEstick-based USB to DMX interface.,soccermitchy/icedmx,Verilog,icedmx,159,1,2023-06-19 04:32:31+00:00,0
5334,136509221,https://github.com/Gongzq5/SYSU-Computer-Organization-And-Design.git,2018-06-07 17:19:21+00:00,计组以及计组实验的一些代码,Gongzq5/SYSU-Computer-Organization-And-Design,Verilog,SYSU-Computer-Organization-And-Design,4380,1,2019-08-27 03:02:34+00:00,0
5335,139263126,https://github.com/hadisfr/MIPS-Pipeline-Processor.git,2018-06-30 16:23:16+00:00,University of Tehran Computer Architecture Lab F96 - mirror of https://gitlab.com/hadi_sfr/UT_CA_Lab,hadisfr/MIPS-Pipeline-Processor,Verilog,MIPS-Pipeline-Processor,3208,1,2024-04-19 13:00:27+00:00,0
5336,131791374,https://github.com/jbrzusto/usrp_marine_radar.git,2018-05-02 03:08:25+00:00,Firmware build for use of ettus.com's USRP-1 as a digitizer for pulsed marine radar,jbrzusto/usrp_marine_radar,Verilog,usrp_marine_radar,6616,1,2024-04-30 16:10:45+00:00,3
5337,139808871,https://github.com/mahmut-aksakalli/Verilog.git,2018-07-05 07:06:47+00:00,This repo contains studies about EE342 Digital system design course. It covers basics of digital systems and verilog.,mahmut-aksakalli/Verilog,Verilog,Verilog,2621,1,2024-08-17 04:24:28+00:00,0
5338,132613794,https://github.com/zhuangzi926/MIPS-pipeline-CPU.git,2018-05-08 13:34:11+00:00,MIPS pipeline CPU for experiment of computer organization and design,zhuangzi926/MIPS-pipeline-CPU,Verilog,MIPS-pipeline-CPU,16,1,2018-09-28 12:26:09+00:00,0
5339,133935997,https://github.com/qosch/FpgaServoDrive.git,2018-05-18 09:50:45+00:00,,qosch/FpgaServoDrive,Verilog,FpgaServoDrive,1012,1,2023-03-12 04:52:52+00:00,1
5340,134840807,https://github.com/gabrielsm0405/SD-Project-2.git,2018-05-25 10:20:53+00:00,Projeto de somador e subtrator controlado remotamente,gabrielsm0405/SD-Project-2,Verilog,SD-Project-2,14507,1,2018-08-25 13:34:38+00:00,1
5341,133827500,https://github.com/develone/07118catzip.git,2018-05-17 14:45:00+00:00,A ZipCPU demonstration port for the catboard based on icozip both Lattice HX8K FPGA ,develone/07118catzip,Verilog,07118catzip,15914,1,2021-09-20 00:52:14+00:00,0
5342,136371172,https://github.com/msadegh97/EdgeDetection.git,2018-06-06 18:38:05+00:00,Image Edge Detection based on FPGA ,msadegh97/EdgeDetection,Verilog,EdgeDetection,7,1,2020-03-16 10:27:00+00:00,1
5343,136302371,https://github.com/Hunterhuan/single_period_cpu.git,2018-06-06 09:04:40+00:00,a program to realize a single_period_cpu by verilog,Hunterhuan/single_period_cpu,Verilog,single_period_cpu,18169,1,2021-05-17 23:50:01+00:00,0
5344,139210837,https://github.com/guoyijiang/VerilogModule-DDS.git,2018-06-30 01:47:01+00:00,"this repository is a project about dds(Direct Digital Synthesizer), created by gyj in first half of 2017",guoyijiang/VerilogModule-DDS,Verilog,VerilogModule-DDS,507,1,2024-01-12 02:00:33+00:00,1
5345,131542400,https://github.com/Pol3V4ulter/Autolife.git,2018-04-30 00:51:50+00:00,,Pol3V4ulter/Autolife,Verilog,Autolife,14290,1,2020-10-17 13:26:22+00:00,0
5346,134144658,https://github.com/Nathees/Neural_processor.git,2018-05-20 11:29:43+00:00,,Nathees/Neural_processor,Verilog,Neural_processor,3487,1,2019-09-16 15:07:06+00:00,3
5347,133101559,https://github.com/ausbin/lc3datapath.git,2018-05-12 00:45:39+00:00,LC-3 datapath in verilog,ausbin/lc3datapath,Verilog,lc3datapath,15,1,2018-05-18 21:41:10+00:00,0
5348,137680030,https://github.com/Ksld154/Computer-Organization.git,2018-06-17 19:11:28+00:00, 2018 Spring - Computer Organization homework,Ksld154/Computer-Organization,Verilog,Computer-Organization,14772,1,2019-05-12 10:28:27+00:00,1
5349,138018227,https://github.com/krishnasree45/Computer-Organization-lab-codes.git,2018-06-20 10:38:39+00:00,"This consists of the codes for carry lookahead adder, floating point multiplication, floating point addition, leftshift, and memory with cache, and wallace tree multiplier",krishnasree45/Computer-Organization-lab-codes,Verilog,Computer-Organization-lab-codes,1388,1,2019-06-03 09:22:15+00:00,0
5350,139729848,https://github.com/Roboy/roboy_darkroom_tracker.git,2018-07-04 14:02:51+00:00,custom pcb for darkroom tracking,Roboy/roboy_darkroom_tracker,Verilog,roboy_darkroom_tracker,6,1,2021-09-22 06:36:02+00:00,0
5351,140488479,https://github.com/JoshuaDiaz/CV-with-FPGA.git,2018-07-10 21:21:55+00:00,Using an inexpensive camera interfaced with an FPGA to detect basic colors and shapes.,JoshuaDiaz/CV-with-FPGA,Verilog,CV-with-FPGA,18809,1,2024-03-28 08:44:25+00:00,1
5352,132463012,https://github.com/Ming90tj/gw300.git,2018-05-07 13:15:42+00:00,Used xilinx zc702 and AD9361 to drive SX1301,Ming90tj/gw300,Verilog,gw300,39,1,2020-11-09 12:36:45+00:00,0
5353,135347609,https://github.com/GurenMarkV/Embedded-Systems-Design.git,2018-05-29 20:09:23+00:00,Projects,GurenMarkV/Embedded-Systems-Design,Verilog,Embedded-Systems-Design,16297,1,2022-05-20 06:47:17+00:00,0
5354,135844253,https://github.com/alaattinyilmaz/hardware-description-languages.git,2018-06-02 18:56:47+00:00,Coding lab assignments of Hardware Description Languages course in Verilog and VHDL programming languages.,alaattinyilmaz/hardware-description-languages,Verilog,hardware-description-languages,703,1,2022-06-16 04:16:54+00:00,0
5355,136219447,https://github.com/MatheusGSantos/Projeto-CL2.git,2018-06-05 18:37:21+00:00,Washing Machine,MatheusGSantos/Projeto-CL2,Verilog,Projeto-CL2,204,1,2023-01-30 13:59:29+00:00,0
5356,137333170,https://github.com/vincentchu12/MotherboardSampleProject.git,2018-06-14 08:59:51+00:00,,vincentchu12/MotherboardSampleProject,Verilog,MotherboardSampleProject,4018,1,2023-04-01 14:25:16+00:00,2
5357,138044306,https://github.com/chenf99/Multi_Cycle_CPU.git,2018-06-20 14:29:51+00:00,多周期CPU，未采用流水线,chenf99/Multi_Cycle_CPU,Verilog,Multi_Cycle_CPU,2156,1,2020-08-28 16:13:47+00:00,0
5358,139036123,https://github.com/caoyuzheng/FPGA_Huffman.git,2018-06-28 15:21:57+00:00,The implement of Huffman coding by FPGA.,caoyuzheng/FPGA_Huffman,Verilog,FPGA_Huffman,28121,1,2022-11-15 05:00:55+00:00,0
5359,139225418,https://github.com/haykp/AXI_Lite.git,2018-06-30 06:33:24+00:00,AXI Lite module RTL,haykp/AXI_Lite,Verilog,AXI_Lite,43,1,2019-03-13 04:32:23+00:00,1
5360,133976382,https://github.com/lucasbrasilino/lbverilog-sm.git,2018-05-18 16:03:03+00:00,Collection of handy small modules in Verilog,lucasbrasilino/lbverilog-sm,Verilog,lbverilog-sm,14,1,2019-11-11 23:17:16+00:00,0
5361,131675135,https://github.com/antonpaquin/ec513-p2.git,2018-05-01 04:09:10+00:00,,antonpaquin/ec513-p2,Verilog,ec513-p2,95,1,2021-05-16 23:39:56+00:00,0
5362,133043770,https://github.com/gusc/fpga_synth.git,2018-05-11 13:34:23+00:00,Finals work for digital device design course.,gusc/fpga_synth,Verilog,fpga_synth,221,1,2018-06-20 20:16:50+00:00,0
5363,138473269,https://github.com/ParsaHejabi/ComputerArchitecture-ManoCPU-Project.git,2018-06-24 10:36:53+00:00,A mano cpu with Verilog HDL,ParsaHejabi/ComputerArchitecture-ManoCPU-Project,Verilog,ComputerArchitecture-ManoCPU-Project,222,1,2019-06-18 11:38:49+00:00,0
5364,134039772,https://github.com/rikitoro/CDECsv_with_monitor.git,2018-05-19 07:20:57+00:00,SystemVerilog version of CDECv,rikitoro/CDECsv_with_monitor,Verilog,CDECsv_with_monitor,48386,1,2019-09-28 16:32:15+00:00,0
5365,134867890,https://github.com/roo16kie/ALU_verilog.git,2018-05-25 14:37:17+00:00,Using verilog to implement ALU (Arithmetic Logic Unit) . Verifying it by testbench .,roo16kie/ALU_verilog,Verilog,ALU_verilog,957,1,2018-12-13 22:52:40+00:00,0
5366,135180949,https://github.com/Nanoblender/iceSN76849.git,2018-05-28 15:47:49+00:00,Implementation of the programable sound generator chip SN76849 in verilog,Nanoblender/iceSN76849,Verilog,iceSN76849,78,1,2023-08-01 05:48:52+00:00,0
5367,135109538,https://github.com/ellisgl/addressable-debouncer-verilog.git,2018-05-28 04:30:45+00:00,Addressable 8 SPDT debouncer in Verilog,ellisgl/addressable-debouncer-verilog,Verilog,addressable-debouncer-verilog,16,1,2019-09-14 06:05:17+00:00,0
5368,135532481,https://github.com/jeongukjae/microprocessor-assignments.git,2018-05-31 04:42:27+00:00,마이크로프로세서 과제,jeongukjae/microprocessor-assignments,Verilog,microprocessor-assignments,14,1,2023-01-28 16:46:30+00:00,0
5369,140518949,https://github.com/SDsupun/ipcore.git,2018-07-11 03:54:07+00:00,"40G Ethernet Stack, Final Year Project, BSc. Engineering, Department of Electronics and Telecommunication, University of Moratuwa, Sri Lanka, 2018",SDsupun/ipcore,Verilog,ipcore,6,1,2023-12-26 08:35:02+00:00,1
5370,133863514,https://github.com/asrdav/CS226_Verilog-and-Logisim.git,2018-05-17 20:11:06+00:00,Switching Theory's Lab(CS226) containing Logisim and Verilog assignments,asrdav/CS226_Verilog-and-Logisim,Verilog,CS226_Verilog-and-Logisim,241,1,2024-07-27 12:53:36+00:00,0
5371,139041979,https://github.com/Yuandi-Sherry/multiCycleCPU.git,2018-06-28 16:14:45+00:00,,Yuandi-Sherry/multiCycleCPU,Verilog,multiCycleCPU,7311,1,2018-06-29 08:16:24+00:00,0
5372,133846468,https://github.com/IgnacioGoldman/NVDLA_repo.git,2018-05-17 17:23:04+00:00,,IgnacioGoldman/NVDLA_repo,Verilog,NVDLA_repo,243505,1,2021-07-06 15:12:09+00:00,1
5373,136773916,https://github.com/chenf99/CPU_single.git,2018-06-10 02:43:10+00:00,单周期CPU实验,chenf99/CPU_single,Verilog,CPU_single,2205,1,2019-05-16 08:18:16+00:00,0
5374,137195912,https://github.com/yzt000000/scr1_sp_tcm.git,2018-06-13 09:48:28+00:00,,yzt000000/scr1_sp_tcm,Verilog,scr1_sp_tcm,1538,1,2022-04-14 05:06:40+00:00,2
5375,132045371,https://github.com/AnasSaqib/MIPS-Implementation.git,2018-05-03 20:20:50+00:00,"Digital Computer Architecture. Assign3_mips.v - Verilog implementation of a given MIPS design; single clock cycle implementation, no pipelining. Details in ""MIPS Implementation.pdf""",AnasSaqib/MIPS-Implementation,Verilog,MIPS-Implementation,70,1,2021-05-17 20:34:41+00:00,0
5376,131883530,https://github.com/ryanmjacobs/stopwatch.git,2018-05-02 17:21:44+00:00,"CS M152A, Lab 3",ryanmjacobs/stopwatch,Verilog,stopwatch,4914,1,2021-04-06 01:14:12+00:00,0
5377,131744744,https://github.com/BU-EC551/BRISC_Bros.git,2018-05-01 17:53:24+00:00,,BU-EC551/BRISC_Bros,Verilog,BRISC_Bros,790,1,2021-05-16 23:42:41+00:00,1
5378,132375929,https://github.com/b01inch/CVSD18-LMFE.git,2018-05-06 21:05:08+00:00,Local Median Filter Engine,b01inch/CVSD18-LMFE,Verilog,CVSD18-LMFE,11,1,2020-12-02 08:20:49+00:00,0
5379,132510556,https://github.com/lmpizarroTestB/verilogTest.git,2018-05-07 20:01:58+00:00,learning to program verilog,lmpizarroTestB/verilogTest,Verilog,verilogTest,792,1,2020-02-15 04:55:16+00:00,1
5380,135099330,https://github.com/RahulMarathe94/L1-Cache-SImulator-using-MESI-Protocol.git,2018-05-28 02:18:22+00:00,,RahulMarathe94/L1-Cache-SImulator-using-MESI-Protocol,Verilog,L1-Cache-SImulator-using-MESI-Protocol,10,1,2023-07-06 05:34:44+00:00,0
5381,135251704,https://github.com/jubayer0175/RSA.git,2018-05-29 06:34:02+00:00,64 bit RSA With URAT module,jubayer0175/RSA,Verilog,RSA,8,1,2021-05-09 20:51:27+00:00,1
5382,137641080,https://github.com/chensm9/MultiCycleCPU.git,2018-06-17 08:51:44+00:00,计组项目——实现多周期CPU,chensm9/MultiCycleCPU,Verilog,MultiCycleCPU,12,1,2020-08-28 15:50:45+00:00,0
5383,138736143,https://github.com/hangryusprime/DES_implementation.git,2018-06-26 12:39:39+00:00,,hangryusprime/DES_implementation,Verilog,DES_implementation,9,1,2018-12-14 00:00:47+00:00,0
5384,137031933,https://github.com/christian-krieg/argon2.git,2018-06-12 07:12:50+00:00, VHDL implementation of Argon2 memory-hard function for password hashing and other applications,christian-krieg/argon2,Verilog,argon2,1603,1,2018-08-06 15:04:58+00:00,1
5385,132486588,https://github.com/xenomachina/tf530.git,2018-05-07 16:18:01+00:00,tf530,xenomachina/tf530,Verilog,tf530,8536,1,2023-08-24 15:55:35+00:00,8
5386,137317945,https://github.com/zhouqilin1993/MipsCPU.git,2018-06-14 06:48:37+00:00,,zhouqilin1993/MipsCPU,Verilog,MipsCPU,340,1,2018-08-30 11:37:15+00:00,0
5387,133259152,https://github.com/shehan1995/Downsampling-Processor.git,2018-05-13 17:25:23+00:00,Image downsampling processor with FPGA Verilog,shehan1995/Downsampling-Processor,Verilog,Downsampling-Processor,4,1,2019-07-29 18:16:11+00:00,0
5388,134587348,https://github.com/MDSummer2018/SHA3.git,2018-05-23 15:10:09+00:00,Implementation of SHA3 Hash,MDSummer2018/SHA3,Verilog,SHA3,3222,1,2021-05-25 08:21:55+00:00,1
5389,135109817,https://github.com/chensm9/SimgleCycleCPU.git,2018-05-28 04:35:27+00:00,计组项目——基于Verilog实现的单周期CPU,chensm9/SimgleCycleCPU,Verilog,SimgleCycleCPU,13,1,2024-06-18 08:32:03+00:00,0
5390,139430567,https://github.com/itsMorteza/FIR-Filter-Design-Verilog.git,2018-07-02 10:52:15+00:00,,itsMorteza/FIR-Filter-Design-Verilog,Verilog,FIR-Filter-Design-Verilog,11550,1,2024-10-27 20:50:57+00:00,0
5391,138735138,https://github.com/hangryusprime/Basic_ALU.git,2018-06-26 12:30:39+00:00,,hangryusprime/Basic_ALU,Verilog,Basic_ALU,1,1,2018-12-14 00:00:37+00:00,0
5392,138672007,https://github.com/tiger-yu7/FPGA-Stacker-Game.git,2018-06-26 02:06:03+00:00,"The popular arcade game ""Stacker"" made for the Altera DE1-SoC board. This is made to interface with an 8x8 mono-color LED matrix using the GPIO pins on the board. Everything, including the control, datapath, and driver for the LED Matrix were created by myself from scratch using Verilog HDL.",tiger-yu7/FPGA-Stacker-Game,Verilog,FPGA-Stacker-Game,4,1,2020-03-03 06:53:55+00:00,0
5393,136855442,https://github.com/willianzocolau/cpu-raiden.git,2018-06-11 00:26:29+00:00,,willianzocolau/cpu-raiden,Verilog,cpu-raiden,23451,1,2022-09-07 10:59:25+00:00,0
5394,137508520,https://github.com/ZhenlyChen/CPU.git,2018-06-15 16:14:13+00:00,A Single cycle CPU and a multi cycle CPU implement by Vivado 2018,ZhenlyChen/CPU,Verilog,CPU,14,1,2020-05-02 04:24:09+00:00,0
5395,133676491,https://github.com/jh01010011/MULTIPLY_ACCUMULATORS-MAC.git,2018-05-16 14:17:15+00:00,  Design multiply-accumulators (MAC) using combinational and sequential logic,jh01010011/MULTIPLY_ACCUMULATORS-MAC,Verilog,MULTIPLY_ACCUMULATORS-MAC,563,1,2018-08-07 08:10:16+00:00,0
5396,132293742,https://github.com/river-li/pipelinedcpu.git,2018-05-06 00:08:52+00:00,,river-li/pipelinedcpu,Verilog,pipelinedcpu,8,1,2018-12-27 15:11:54+00:00,0
5397,132575094,https://github.com/helloAg/fir64.git,2018-05-08 08:01:35+00:00,a 64tap fir filter and matlab scripts,helloAg/fir64,Verilog,fir64,71,1,2019-08-31 23:27:04+00:00,0
5398,132909424,https://github.com/chinkwo/uart_frame.git,2018-05-10 14:09:57+00:00,UART帧协议实现,chinkwo/uart_frame,Verilog,uart_frame,48,1,2018-05-17 00:57:34+00:00,2
5399,133518995,https://github.com/snehashis1997/4-bit-carry-skip-adder.git,2018-05-15 13:18:55+00:00,,snehashis1997/4-bit-carry-skip-adder,Verilog,4-bit-carry-skip-adder,1,1,2024-07-21 17:23:18+00:00,0
5400,136657595,https://github.com/Edragon/fpga_max10.git,2018-06-08 19:18:54+00:00,,Edragon/fpga_max10,Verilog,fpga_max10,56254,1,2019-12-26 04:31:39+00:00,1
5401,136476128,https://github.com/JianYiheng/Ultrasonic-Intelligent-Vehicle.git,2018-06-07 12:45:28+00:00,The code of FPGA Project,JianYiheng/Ultrasonic-Intelligent-Vehicle,Verilog,Ultrasonic-Intelligent-Vehicle,12439,1,2023-08-03 17:39:44+00:00,0
5402,135871218,https://github.com/VitorCBSB/TestesCircuitosEvoluidos.git,2018-06-03 03:44:06+00:00,,VitorCBSB/TestesCircuitosEvoluidos,Verilog,TestesCircuitosEvoluidos,12,1,2019-09-06 06:49:02+00:00,0
5403,140023530,https://github.com/jmpham/Adaptive-NVMe-CPLD.git,2018-07-06 19:40:34+00:00,,jmpham/Adaptive-NVMe-CPLD,Verilog,Adaptive-NVMe-CPLD,30,1,2023-09-27 05:53:13+00:00,0
5404,134987412,https://github.com/HuangDave/MIPS.git,2018-05-26 18:58:10+00:00,Single-Cycle and 5-stage Pipelined SoC,HuangDave/MIPS,Verilog,MIPS,46431,1,2022-06-21 10:44:33+00:00,0
5405,136877543,https://github.com/CircuitosLogicos2/CL2-2017.2-PegaLadrao.git,2018-06-11 05:15:20+00:00,Eis.,CircuitosLogicos2/CL2-2017.2-PegaLadrao,Verilog,CL2-2017.2-PegaLadrao,4014,1,2018-06-11 16:54:22+00:00,1
5406,138961980,https://github.com/powlib/hdl.git,2018-06-28 03:31:42+00:00,This repository contains the actual verilog sources that define the powlib library.,powlib/hdl,Verilog,hdl,102,1,2019-08-12 12:03:41+00:00,0
5407,139881681,https://github.com/ref-humbold/SoundMixer.git,2018-07-05 17:37:03+00:00,A little sound mixer on Cyclone V FPGA board.,ref-humbold/SoundMixer,Verilog,SoundMixer,105789,1,2022-05-25 01:00:04+00:00,0
5408,140270414,https://github.com/hadisfr/VGA-Controller-verilog.git,2018-07-09 10:34:22+00:00,a project for Digital Logic Design Lab S96 at University of Tehran - mirror of https://gitlab.com/hadi_sfr/VGA-Controller-verilog,hadisfr/VGA-Controller-verilog,Verilog,VGA-Controller-verilog,859,1,2023-09-21 18:24:52+00:00,0
5409,140270272,https://github.com/hadisfr/Digital-Oscilloscope-verilog.git,2018-07-09 10:33:08+00:00,a project for Digital Logic Design Lab S96 at University of Tehran - mirror of https://gitlab.com/hadi_sfr/Digital-Oscilloscope-verilog,hadisfr/Digital-Oscilloscope-verilog,Verilog,Digital-Oscilloscope-verilog,756,1,2023-09-26 18:16:48+00:00,0
5410,134264785,https://github.com/CarolSum/SingleCPU.git,2018-05-21 12:14:46+00:00,计组实验设计,CarolSum/SingleCPU,Verilog,SingleCPU,314,1,2021-03-22 10:46:01+00:00,0
5411,135022321,https://github.com/hongzicong/SingleCycleCPU-Verilog.git,2018-05-27 06:44:25+00:00,,hongzicong/SingleCycleCPU-Verilog,Verilog,SingleCycleCPU-Verilog,235,1,2018-06-15 09:16:08+00:00,0
5412,131584919,https://github.com/stdio2016/SwHw_HARD.git,2018-04-30 10:55:10+00:00,軟硬體協同很難,stdio2016/SwHw_HARD,Verilog,SwHw_HARD,2763,1,2018-07-05 16:18:30+00:00,0
5413,139476920,https://github.com/gbraad/tf328.git,2018-07-02 17:57:56+00:00,The TF328 CD32 Ram + IDE Board,gbraad/tf328,Verilog,tf328,991,1,2022-11-28 16:03:27+00:00,3
5414,140679836,https://github.com/varaste/Logical-Circuits-And-Digital-Design-Lab.git,2018-07-12 07:47:21+00:00,🚦 🔁 ✔ | Logical-Circuits-And-Digital-Design-Lab,varaste/Logical-Circuits-And-Digital-Design-Lab,Verilog,Logical-Circuits-And-Digital-Design-Lab,9218,1,2019-08-24 15:58:34+00:00,0
5415,140881685,https://github.com/ortegaalfredo/tesis-optocrypt.git,2018-07-13 18:41:25+00:00,Digital design in FPGA of an encryption scheme for asymmetric optical channels.,ortegaalfredo/tesis-optocrypt,Verilog,tesis-optocrypt,221,1,2018-08-07 02:56:29+00:00,1
5416,136603341,https://github.com/kuangpanda/FPGA-game.git,2018-06-08 10:16:34+00:00,Electronic Course Design FPGA Game,kuangpanda/FPGA-game,Verilog,FPGA-game,21226,1,2021-04-11 13:27:40+00:00,0
5417,136942784,https://github.com/ljgibbslf/common_repo.git,2018-06-11 15:06:36+00:00,,ljgibbslf/common_repo,Verilog,common_repo,9,1,2022-01-25 02:31:41+00:00,0
5418,131745797,https://github.com/antonpaquin/ec513-demo.git,2018-05-01 18:03:41+00:00,,antonpaquin/ec513-demo,Verilog,ec513-demo,52,1,2021-05-16 23:40:10+00:00,0
5419,131831582,https://github.com/Alamin02/verilog-exercise.git,2018-05-02 09:54:13+00:00,"Exercise Verilog programs- ADDER, COUNTER, MULTIPLEXER with test bench",Alamin02/verilog-exercise,Verilog,verilog-exercise,3,1,2022-05-23 03:48:13+00:00,0
5420,137921039,https://github.com/emorain3/Verilog-Egg-Timer.git,2018-06-19 17:02:14+00:00,,emorain3/Verilog-Egg-Timer,Verilog,Verilog-Egg-Timer,790,1,2019-01-14 20:01:32+00:00,0
5421,139003111,https://github.com/Bucknalla/chip_8_hdl.git,2018-06-28 10:25:28+00:00,Chip 8 Architecture in Verilog,Bucknalla/chip_8_hdl,Verilog,chip_8_hdl,20,1,2019-01-26 13:14:32+00:00,0
5422,139914524,https://github.com/nmarcopo/alteraLaser.git,2018-07-06 00:37:34+00:00,"A variant on the classic ""Breakout"" video game, but the ball cuts through the bricks - like a laser!",nmarcopo/alteraLaser,Verilog,alteraLaser,10481,1,2018-12-27 10:18:59+00:00,0
5423,134760055,https://github.com/FooJiaYin/verilog.git,2018-05-24 19:29:44+00:00,,FooJiaYin/verilog,Verilog,verilog,33045,1,2022-07-05 18:03:35+00:00,0
5424,133757971,https://github.com/thiagohenrique1/CPU.git,2018-05-17 04:17:30+00:00,RISC CPU written in Verilog,thiagohenrique1/CPU,Verilog,CPU,231,1,2020-08-27 13:00:31+00:00,0
5425,136393653,https://github.com/brunopasseti/PegaLadrao.git,2018-06-06 22:41:01+00:00,Jogo Pega Ladrão em verilog.,brunopasseti/PegaLadrao,Verilog,PegaLadrao,528,1,2018-06-06 22:49:15+00:00,0
5426,136060242,https://github.com/aht360/Clappy-Bird-Agr-vai.git,2018-06-04 17:29:56+00:00,Projeto da disciplina Interface hardware-software.,aht360/Clappy-Bird-Agr-vai,Verilog,Clappy-Bird-Agr-vai,124745,1,2023-03-08 23:23:42+00:00,0
5427,135729876,https://github.com/mattvenn/6-bit-vga.git,2018-06-01 14:47:25+00:00,demo FPGA for 6 bit VGA board,mattvenn/6-bit-vga,Verilog,6-bit-vga,12,1,2022-03-17 00:21:34+00:00,1
5428,137547257,https://github.com/JamesCipparrone/RowanMIPS16bit.git,2018-06-16 02:25:16+00:00,"Customized 16-bit MIPS processor (no pipelining) for Rowan U., Summer 2018",JamesCipparrone/RowanMIPS16bit,Verilog,RowanMIPS16bit,2715,1,2018-06-28 03:19:28+00:00,0
5429,132649308,https://github.com/wcycw/ALD-RFFT.git,2018-05-08 18:32:14+00:00,,wcycw/ALD-RFFT,Verilog,ALD-RFFT,19814,1,2023-09-18 07:06:01+00:00,1
5430,132768554,https://github.com/RagingFlames/ARMv8.git,2018-05-09 14:25:24+00:00,ARMv8 Processor,RagingFlames/ARMv8,Verilog,ARMv8,42,1,2019-04-22 03:06:17+00:00,0
5431,138118731,https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Spartan6.git,2018-06-21 04:22:20+00:00,SiTCP Library (ngc file) for Xilinx Spartan 6.,BeeBeansTechnologies/SiTCP_Netlist_for_Spartan6,Verilog,SiTCP_Netlist_for_Spartan6,543,1,2024-09-02 07:15:26+00:00,0
5432,145329615,https://github.com/darklife/darkriscv.git,2018-08-19 18:55:50+00:00,opensouce RISC-V cpu core implemented in Verilog from scratch in one night!,darklife/darkriscv,Verilog,darkriscv,2698,2112,2024-10-29 06:48:23+00:00,285
5433,142810315,https://github.com/alexforencich/verilog-axi.git,2018-07-30 01:36:26+00:00,Verilog AXI components for FPGA implementation,alexforencich/verilog-axi,Verilog,verilog-axi,558,1489,2024-10-28 02:11:35+00:00,447
5434,143584361,https://github.com/cxdzyq1110/NPU_on_FPGA.git,2018-08-05 04:54:01+00:00,在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。,cxdzyq1110/NPU_on_FPGA,Verilog,NPU_on_FPGA,1884,188,2024-10-28 22:11:31+00:00,39
5435,144523507,https://github.com/Lichee-Pi/Tang_E203_Mini.git,2018-08-13 03:12:11+00:00,LicheeTang 蜂鸟E203 Core,Lichee-Pi/Tang_E203_Mini,Verilog,Tang_E203_Mini,1861,185,2024-10-20 11:54:28+00:00,62
5436,142320126,https://github.com/lsils/benchmarks.git,2018-07-25 15:35:45+00:00,EPFL logic synthesis benchmarks,lsils/benchmarks,Verilog,benchmarks,133462,163,2024-10-22 03:07:13+00:00,36
5437,144522384,https://github.com/Lichee-Pi/Tang_FPGA_Examples.git,2018-08-13 02:59:12+00:00,LicheeTang FPGA Examples,Lichee-Pi/Tang_FPGA_Examples,Verilog,Tang_FPGA_Examples,1397,119,2024-07-03 19:30:11+00:00,46
5438,142568915,https://github.com/vidor-libraries/VidorFPGA.git,2018-07-27 11:27:33+00:00,repository for Vidor FPGA IP blocks and projects,vidor-libraries/VidorFPGA,Verilog,VidorFPGA,72,90,2024-08-02 03:49:39+00:00,34
5439,142844950,https://github.com/scarv/xcrypto.git,2018-07-30 08:06:34+00:00,XCrypto: a cryptographic ISE for RISC-V,scarv/xcrypto,Verilog,xcrypto,2133,90,2024-09-16 02:12:52+00:00,10
5440,149706522,https://github.com/tomverbeure/rt.git,2018-09-21 03:46:28+00:00,A Full Hardware Real-Time Ray-Tracer,tomverbeure/rt,Verilog,rt,1556,90,2024-10-12 12:46:54+00:00,13
5441,148012776,https://github.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16.git,2018-09-09 09:55:31+00:00,FPGA/AES/LeNet/VGG16,zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16,Verilog,FPGA-Accelerator-for-AES-LeNet-VGG16,1339,88,2024-09-24 03:40:30+00:00,22
5442,146170212,https://github.com/SymbioticEDA/MARLANN.git,2018-08-26 10:11:36+00:00,Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks,SymbioticEDA/MARLANN,Verilog,MARLANN,1633,83,2024-08-22 19:47:43+00:00,16
5443,147233787,https://github.com/matt-kimball/toygpu.git,2018-09-03 17:17:09+00:00,A simple GPU on a TinyFPGA BX,matt-kimball/toygpu,Verilog,toygpu,71,80,2024-09-11 03:39:13+00:00,14
5444,147078127,https://github.com/furrtek/VirtualTap.git,2018-09-02 11:13:04+00:00,Mod kit for the Virtual Boy to make it output VGA or RGB video,furrtek/VirtualTap,Verilog,VirtualTap,2887,61,2024-10-26 08:59:17+00:00,11
5445,144030292,https://github.com/gtjennings1/HyperBUS.git,2018-08-08 15:04:33+00:00,A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs,gtjennings1/HyperBUS,Verilog,HyperBUS,420,58,2024-08-06 09:00:28+00:00,13
5446,147547667,https://github.com/gundambox/DIY_OpenMIPS.git,2018-09-05 16:25:55+00:00,實作《自己動手寫CPU》書上的程式碼,gundambox/DIY_OpenMIPS,Verilog,DIY_OpenMIPS,1074,57,2024-09-14 03:23:12+00:00,17
5447,147546333,https://github.com/smunaut/iua.git,2018-09-05 16:15:28+00:00,ice40 USB Analyzer,smunaut/iua,Verilog,iua,24,57,2024-05-19 04:10:59+00:00,8
5448,143575767,https://github.com/raymondrc/FPGA-SM3-HASH.git,2018-08-05 01:53:46+00:00,Description of Chinese SM3 Hash algorithm with Verilog HDL,raymondrc/FPGA-SM3-HASH,Verilog,FPGA-SM3-HASH,462,45,2024-08-10 04:08:31+00:00,18
5449,141625023,https://github.com/ZipCPU/fftdemo.git,2018-07-19 19:57:38+00:00,A demonstration showing how several components can be compsed to build a simulated spectrogram,ZipCPU/fftdemo,Verilog,fftdemo,670,39,2024-09-12 02:03:40+00:00,9
5450,142230901,https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB.git,2018-07-25 01:26:39+00:00,"Solution to COA LAB Assgn, IIT Kharagpur",vedic-partap/Computer-Organization-and-Architecture-LAB,Verilog,Computer-Organization-and-Architecture-LAB,1869,35,2024-05-31 10:09:25+00:00,9
5451,149848590,https://github.com/ustb-owl/Uranus.git,2018-09-22 05:32:28+00:00,Uranus MIPS processor by MaxXing & USTB NSCSCC team,ustb-owl/Uranus,Verilog,Uranus,8808,35,2023-11-13 04:47:35+00:00,11
5452,142539352,https://github.com/pcie-bench/pciebench-netfpga.git,2018-07-27 06:52:22+00:00, pcie-bench code for NetFPGA/VCU709 cards ,pcie-bench/pciebench-netfpga,Verilog,pciebench-netfpga,196,33,2024-08-26 20:36:46+00:00,15
5453,146221089,https://github.com/wd5gnr/verifla.git,2018-08-26 22:28:47+00:00,Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm,wd5gnr/verifla,Verilog,verifla,1069,32,2024-09-21 07:03:56+00:00,5
5454,146917214,https://github.com/mattvenn/ws2812-core.git,2018-08-31 16:30:28+00:00,verilog core for ws2812 leds,mattvenn/ws2812-core,Verilog,ws2812-core,742,31,2024-10-24 00:56:20+00:00,2
5455,147086086,https://github.com/KorotkiyEugene/digital_lab.git,2018-09-02 13:10:12+00:00,"Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Electronics faculty",KorotkiyEugene/digital_lab,Verilog,digital_lab,15093,30,2024-10-01 08:13:41+00:00,15
5456,149825777,https://github.com/hkhajanchi/fpga-pid.git,2018-09-21 22:41:54+00:00,Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA,hkhajanchi/fpga-pid,Verilog,fpga-pid,10,29,2024-08-01 14:28:47+00:00,10
5457,150048982,https://github.com/kgpai94/ECC-Encryption-System.git,2018-09-24 03:20:18+00:00,This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Elliptic Curve Cryptography. This project was implemented using a spartan 3 FPGA kit.,kgpai94/ECC-Encryption-System,Verilog,ECC-Encryption-System,7,29,2024-09-05 07:52:26+00:00,10
5458,140976142,https://github.com/chasep255/Nexys-4-DDR-Ethernet-Mac.git,2018-07-14 20:32:40+00:00,Ethernet MAC for the Digilent Nexys 4 DDR FPGA.,chasep255/Nexys-4-DDR-Ethernet-Mac,Verilog,Nexys-4-DDR-Ethernet-Mac,83,28,2024-08-07 00:59:13+00:00,6
5459,147656480,https://github.com/JoshuaEbenezer/FFT-cordic-HDL.git,2018-09-06 10:19:20+00:00,FFT implementation using CORDIC algorithm written in Verilog.,JoshuaEbenezer/FFT-cordic-HDL,Verilog,FFT-cordic-HDL,523,27,2024-09-20 09:19:17+00:00,9
5460,147974511,https://github.com/ahegazy/aes.git,2018-09-08 22:30:12+00:00,Advanced encryption standard implementation in verilog.,ahegazy/aes,Verilog,aes,1027,26,2024-10-21 08:59:48+00:00,9
5461,149493290,https://github.com/sevvalmehder/32-bit-MIPS-Processor.git,2018-09-19 18:15:11+00:00,A 32-bit MIPS processor used Altera Quartus II with Verilog.,sevvalmehder/32-bit-MIPS-Processor,Verilog,32-bit-MIPS-Processor,568,25,2024-08-22 19:52:43+00:00,11
5462,143126743,https://github.com/HeerAmbavi/RSAonVerilog.git,2018-08-01 08:27:23+00:00,Implementation of RSA algorithm on FPGA using Verilog,HeerAmbavi/RSAonVerilog,Verilog,RSAonVerilog,863,25,2024-07-17 05:16:28+00:00,5
5463,146150611,https://github.com/zhangkunming0216/FIFO_-asynchronous.git,2018-08-26 04:15:00+00:00,异步FIFO的内部实现,zhangkunming0216/FIFO_-asynchronous,Verilog,FIFO_-asynchronous,421,24,2024-09-19 11:13:15+00:00,10
5464,143203040,https://github.com/lawrie/tinyfpga_examples.git,2018-08-01 20:02:25+00:00,Verilog example programs for TinyFPGA,lawrie/tinyfpga_examples,Verilog,tinyfpga_examples,24,24,2024-03-22 14:33:10+00:00,9
5465,148265828,https://github.com/quzard/FPGA_Vending_Machine.git,2018-09-11 05:36:50+00:00,东南大学信息学院大三短学期FPGA课程设计——售货机,quzard/FPGA_Vending_Machine,Verilog,FPGA_Vending_Machine,26518,22,2024-10-17 08:04:51+00:00,6
5466,149091836,https://github.com/siorpaes/BareBonesCortexM0.git,2018-09-17 08:17:30+00:00,Extremely basic CortexM0 SoC based on ARM DesignStart Eval,siorpaes/BareBonesCortexM0,Verilog,BareBonesCortexM0,109,22,2024-06-27 05:22:51+00:00,9
5467,148265382,https://github.com/gundy/tinyfpga-bx-game-soc.git,2018-09-11 05:31:39+00:00,A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games,gundy/tinyfpga-bx-game-soc,Verilog,tinyfpga-bx-game-soc,1803,22,2024-07-12 09:17:19+00:00,7
5468,141596082,https://github.com/matrix-io/matrix-voice-fpga.git,2018-07-19 15:08:01+00:00,HDL code for the MATRIX Voice's Spartan 6 FPGA http://voice.matrix.one,matrix-io/matrix-voice-fpga,Verilog,matrix-voice-fpga,4912,21,2024-08-07 01:18:54+00:00,15
5469,141205337,https://github.com/parimalp/Advanced-Embedded-System-Design-Flow-on-Zynq.git,2018-07-16 23:24:43+00:00,,parimalp/Advanced-Embedded-System-Design-Flow-on-Zynq,Verilog,Advanced-Embedded-System-Design-Flow-on-Zynq,4852,18,2024-09-30 02:45:08+00:00,36
5470,150499967,https://github.com/salcanmor/SRAM-tester-for-Cmod-A7-35T.git,2018-09-26 23:04:06+00:00,Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T,salcanmor/SRAM-tester-for-Cmod-A7-35T,Verilog,SRAM-tester-for-Cmod-A7-35T,68,18,2024-03-25 14:53:38+00:00,4
5471,147690299,https://github.com/zhelnio/ddec.git,2018-09-06 14:55:59+00:00,Digital Design Express Course,zhelnio/ddec,Verilog,ddec,24819,17,2024-06-18 21:04:35+00:00,7
5472,145751017,https://github.com/Fabien-Chouteau/Ada-PicoRV32-example.git,2018-08-22 19:03:18+00:00,Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA,Fabien-Chouteau/Ada-PicoRV32-example,Verilog,Ada-PicoRV32-example,34,15,2024-08-26 10:29:09+00:00,3
5473,144591027,https://github.com/02stevenyang850527/CVSD.git,2018-08-13 14:27:36+00:00,"Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring",02stevenyang850527/CVSD,Verilog,CVSD,9458,15,2024-04-01 13:03:51+00:00,2
5474,149792552,https://github.com/attie/led_matrix_tinyfpga_a2.git,2018-09-21 16:56:18+00:00,Driving an LED Matrix with a TinyFPGA,attie/led_matrix_tinyfpga_a2,Verilog,led_matrix_tinyfpga_a2,2723,15,2024-04-08 22:23:51+00:00,3
5475,145471244,https://github.com/ikanoano/arty-videocap.git,2018-08-20 21:14:27+00:00,Repeat and capture the video signal with Digilent Arty-A7 and a video extender board.,ikanoano/arty-videocap,Verilog,arty-videocap,993,15,2023-11-10 04:50:31+00:00,1
5476,140927679,https://github.com/jpt13653903/FUI-Audio-DAC.git,2018-07-14 07:55:43+00:00,FPGA-Based USB-Input Audio Digital to Analogue Converter,jpt13653903/FUI-Audio-DAC,Verilog,FUI-Audio-DAC,21244,14,2024-07-27 11:04:33+00:00,5
5477,142318344,https://github.com/aionnetwork/aion_epic_fpgaminer.git,2018-07-25 15:20:58+00:00,FPGA referrence implementation for aion equihash 2109,aionnetwork/aion_epic_fpgaminer,Verilog,aion_epic_fpgaminer,2087,14,2024-01-22 15:31:28+00:00,18
5478,142997451,https://github.com/j40903272/CA2017.git,2018-07-31 10:11:11+00:00,NTU CSIE Computer Architecture,j40903272/CA2017,Verilog,CA2017,662,13,2024-07-08 17:47:41+00:00,0
5479,147687933,https://github.com/MinatsuT/CYC1000_SDRAM.git,2018-09-06 14:39:57+00:00,A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board),MinatsuT/CYC1000_SDRAM,Verilog,CYC1000_SDRAM,567,13,2024-07-16 17:20:21+00:00,1
5480,141361672,https://github.com/JonnyLe/mipsCPU.git,2018-07-18 00:51:24+00:00,利用verilog硬件描述语言实现mips五级流水线CPU设计，并实现20条基本指令和其他高级指令，,JonnyLe/mipsCPU,Verilog,mipsCPU,986,13,2023-12-23 14:04:40+00:00,3
5481,147106839,https://github.com/odedyo/Median-filter-verilog-.git,2018-09-02 17:27:37+00:00,Design a median filter for a Generic RGB image.,odedyo/Median-filter-verilog-,Verilog,Median-filter-verilog-,1140,12,2024-09-11 02:47:02+00:00,4
5482,145002628,https://github.com/zephray/CSTroN.git,2018-08-16 14:55:06+00:00,FPGA-based CSTN monitor,zephray/CSTroN,Verilog,CSTroN,532,12,2024-08-29 17:00:08+00:00,2
5483,149087497,https://github.com/lawrie/tiny_soc.git,2018-09-17 07:40:57+00:00,"Picorv32 SoC on the TinyFPGA BX,  for games etc.",lawrie/tiny_soc,Verilog,tiny_soc,627,12,2023-09-08 17:45:08+00:00,3
5484,141490569,https://github.com/SYZYGYfpga/xem7320-syzygy-samples.git,2018-07-18 21:10:12+00:00,HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.,SYZYGYfpga/xem7320-syzygy-samples,Verilog,xem7320-syzygy-samples,65,11,2024-07-07 13:35:34+00:00,2
5485,143453443,https://github.com/andy-west/fpga-pong.git,2018-08-03 17:06:52+00:00,Simple table tennis game implemented in Verilog for the DE0-Nano,andy-west/fpga-pong,Verilog,fpga-pong,8413,11,2023-12-07 20:27:22+00:00,2
5486,148489956,https://github.com/aryarenj/Convolutional-Neutral-Network-on-FPGA.git,2018-09-12 14:03:43+00:00,CNN on Artix-7 FPGA to perform pattern detection from a pool of objects,aryarenj/Convolutional-Neutral-Network-on-FPGA,Verilog,Convolutional-Neutral-Network-on-FPGA,713,10,2024-06-01 16:06:16+00:00,6
5487,146575392,https://github.com/MiSTer-devel/ZX81_MiSTer.git,2018-08-29 09:15:55+00:00,ZX81 for MiSTer,MiSTer-devel/ZX81_MiSTer,Verilog,ZX81_MiSTer,13031,10,2024-10-02 04:53:10+00:00,16
5488,148223215,https://github.com/AdityaChavan/Digital-Design-with-Verilog.git,2018-09-10 21:47:02+00:00,Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generation.,AdityaChavan/Digital-Design-with-Verilog,Verilog,Digital-Design-with-Verilog,16519,10,2024-01-17 07:45:20+00:00,2
5489,150133337,https://github.com/ZixuanJiang/dnnweaver.git,2018-09-24 16:27:29+00:00,fork from bitbucket.org/hsharma35/dnnweaver.public,ZixuanJiang/dnnweaver,Verilog,dnnweaver,82500,8,2023-07-19 08:04:01+00:00,4
5490,141582589,https://github.com/forschumi/LROTS.git,2018-07-19 13:20:25+00:00,A Novel Low-cost FPGA-based Real-time Object Tracking System,forschumi/LROTS,Verilog,LROTS,4322,8,2024-09-22 14:35:50+00:00,2
5491,143577563,https://github.com/276921237/pcie_rgmii.git,2018-08-05 02:32:06+00:00,PCIE网卡项目，实现网口数据精确时间戳上报,276921237/pcie_rgmii,Verilog,pcie_rgmii,46,7,2024-06-24 02:34:17+00:00,8
5492,142479373,https://github.com/juanmard/screen-pacman.git,2018-07-26 18:30:33+00:00,Clon game of Pac-Man with free tools on a FPGA.,juanmard/screen-pacman,Verilog,screen-pacman,14935,7,2023-09-30 15:44:17+00:00,2
5493,147368098,https://github.com/zhanxn87/awgn_boxmuller.git,2018-09-04 15:31:15+00:00,AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.,zhanxn87/awgn_boxmuller,Verilog,awgn_boxmuller,2530,7,2024-08-05 12:19:30+00:00,5
5494,149079484,https://github.com/hushon/Tiny-RISCV-CPU.git,2018-09-17 06:33:58+00:00,Mini RISC-V CPU,hushon/Tiny-RISCV-CPU,Verilog,Tiny-RISCV-CPU,146,7,2024-10-03 03:34:49+00:00,3
5495,141662410,https://github.com/alexandresoaresilva/QAM.git,2018-07-20 04:11:15+00:00,"16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.",alexandresoaresilva/QAM,Verilog,QAM,25160,7,2024-06-12 08:09:26+00:00,2
5496,149121841,https://github.com/louisliuwei/Xilinx-OpenHW-Contest.git,2018-09-17 12:28:31+00:00,Xilinx OpenHW Contest Source Code,louisliuwei/Xilinx-OpenHW-Contest,Verilog,Xilinx-OpenHW-Contest,23250,6,2023-01-31 15:20:07+00:00,3
5497,149016165,https://github.com/CreeperLin/Arch2018.git,2018-09-16 16:54:01+00:00,Project resources for System(I) 2018 Fall,CreeperLin/Arch2018,Verilog,Arch2018,436,6,2019-10-19 03:44:06+00:00,3
5498,144464869,https://github.com/AlbertYang0112/AZProcessor.git,2018-08-12 12:29:14+00:00,An implementation of the AZ processor,AlbertYang0112/AZProcessor,Verilog,AZProcessor,998,6,2024-07-23 09:40:12+00:00,4
5499,145537295,https://github.com/AmeerAbdelhadi/Cell-Based_Mixed-Timing_FIFO.Synopsys_Flow.git,2018-08-21 09:05:32+00:00,This package includes a complete design framework based on Synopsys tools for mixed asp* asynchronous and clocked synchronous cell-based FIFOs,AmeerAbdelhadi/Cell-Based_Mixed-Timing_FIFO.Synopsys_Flow,Verilog,Cell-Based_Mixed-Timing_FIFO.Synopsys_Flow,61,6,2021-12-20 20:22:15+00:00,4
5500,145389341,https://github.com/jinyub/ddr2_write_read.git,2018-08-20 08:33:09+00:00,ddr2 write and read simulation,jinyub/ddr2_write_read,Verilog,ddr2_write_read,33,6,2021-05-08 10:24:06+00:00,0
5501,145507457,https://github.com/horaceyoung/NTU-Computer-Science-Coursework-Lecture-Notes-Tutorial-And-Mindmaps.git,2018-08-21 04:43:25+00:00,"This repository is to share the course materials that I have collected over the time, including lecture notes, tutorials, and well-organized mindmaps generated with Xmind",horaceyoung/NTU-Computer-Science-Coursework-Lecture-Notes-Tutorial-And-Mindmaps,Verilog,NTU-Computer-Science-Coursework-Lecture-Notes-Tutorial-And-Mindmaps,196888,6,2024-08-10 05:30:22+00:00,1
5502,144902498,https://github.com/Time0o/z80-verilog.git,2018-08-15 20:55:06+00:00,A Thoroughly Tested Verilog Implementation of a Z80 Compatible Processor Architecture,Time0o/z80-verilog,Verilog,z80-verilog,28665,6,2024-07-30 22:51:22+00:00,0
5503,141175658,https://github.com/AndyTQ/Snake-FPGA.git,2018-07-16 18:12:13+00:00,A remastered Nokia-style SNAKE on the Altera DE1-SoC board. This project is implemented using Verilog HDL through Intel Quartus Prime. The youtube demo video will be up before the year 2100.,AndyTQ/Snake-FPGA,Verilog,Snake-FPGA,8821,6,2022-07-31 11:48:40+00:00,2
5504,141060642,https://github.com/joshjiejie/HitGraph.git,2018-07-15 21:47:06+00:00,Graph processing acceleration ,joshjiejie/HitGraph,Verilog,HitGraph,20,5,2020-12-08 11:25:20+00:00,5
5505,147960688,https://github.com/mattvenn/ds2604-sram-driver.git,2018-09-08 18:47:15+00:00,verilog and testbench for ds2604 8k x 8bit SRAM driver,mattvenn/ds2604-sram-driver,Verilog,ds2604-sram-driver,2310,5,2024-05-27 09:20:55+00:00,1
5506,144334019,https://github.com/gonultasbu/PicoTETRIS.git,2018-08-10 21:32:06+00:00,"Tetris game written for PicoBlaze softprocessor that runs on a Spartan 3E FPGA, VGA interface written with Verilog.",gonultasbu/PicoTETRIS,Verilog,PicoTETRIS,1916,5,2024-05-07 20:23:03+00:00,1
5507,149326127,https://github.com/yskab/vga_cam.git,2018-09-18 17:21:07+00:00,A verilog Implementation to capture a 640x480 image frame from the OV7670 camera module.,yskab/vga_cam,Verilog,vga_cam,10,5,2024-09-04 18:57:53+00:00,0
5508,149486914,https://github.com/upscale-project/case-studies.git,2018-09-19 17:23:24+00:00,Case studies,upscale-project/case-studies,Verilog,case-studies,35,5,2021-10-27 14:59:13+00:00,2
5509,148982201,https://github.com/marqs85/pulpino_qsys_test.git,2018-09-16 09:46:04+00:00,,marqs85/pulpino_qsys_test,Verilog,pulpino_qsys_test,19,5,2024-03-30 13:57:22+00:00,2
5510,149630991,https://github.com/rmoral45/PCS_100GbE.git,2018-09-20 15:28:45+00:00,,rmoral45/PCS_100GbE,Verilog,PCS_100GbE,101740,5,2024-07-01 06:34:24+00:00,0
5511,142021455,https://github.com/amahzoon/PolyCleaner.git,2018-07-23 13:54:44+00:00,,amahzoon/PolyCleaner,Verilog,PolyCleaner,40157,5,2024-07-15 13:22:15+00:00,0
5512,142662130,https://github.com/mattvenn/ADS7883-pmod.git,2018-07-28 08:52:08+00:00,pmod breakout for 2 x ADS7883 ADC,mattvenn/ADS7883-pmod,Verilog,ADS7883-pmod,459,4,2024-06-28 23:34:22+00:00,0
5513,144305329,https://github.com/conangit/fpga_ax309.git,2018-08-10 15:46:55+00:00,基于黑金AX309开发板的教程实验,conangit/fpga_ax309,Verilog,fpga_ax309,995,4,2024-05-12 07:55:37+00:00,2
5514,141613737,https://github.com/OscarLGH/ZCU104-verilog-beginner.git,2018-07-19 17:54:22+00:00,A simple verilog program for Xilinx ZCU104 beginners.,OscarLGH/ZCU104-verilog-beginner,Verilog,ZCU104-verilog-beginner,1,4,2024-02-26 13:03:21+00:00,1
5515,149658407,https://github.com/f6fvy/fpga_vga_demo.git,2018-09-20 19:15:41+00:00,VGA demo on a low-cost Chinese FPGA Cyclone IV dvpt board A-C4E6E10 ,f6fvy/fpga_vga_demo,Verilog,fpga_vga_demo,77,4,2024-04-23 10:40:46+00:00,0
5516,143934408,https://github.com/Emilylulu/Memory-transfer-implementation-by-Verilog.git,2018-08-07 22:48:58+00:00,,Emilylulu/Memory-transfer-implementation-by-Verilog,Verilog,Memory-transfer-implementation-by-Verilog,128,4,2019-12-02 08:43:40+00:00,1
5517,145734996,https://github.com/RickyTino/MangoMIPS_2018.git,2018-08-22 16:27:18+00:00,A simple 5-stage pipelined MIPS CPU.,RickyTino/MangoMIPS_2018,Verilog,MangoMIPS_2018,70,4,2023-08-14 07:54:16+00:00,0
5518,148271115,https://github.com/ovpanait/fpga-zynq.git,2018-09-11 06:30:45+00:00,HDL + Linux on Arty Z7-20,ovpanait/fpga-zynq,Verilog,fpga-zynq,325,4,2022-06-14 23:44:50+00:00,0
5519,142390412,https://github.com/congeal/verilog_parser.git,2018-07-26 04:55:04+00:00,Verilog Parser using Lark,congeal/verilog_parser,Verilog,verilog_parser,23,4,2024-04-10 07:48:51+00:00,1
5520,147520230,https://github.com/418-teapot/Immunity-M0.git,2018-09-05 13:14:14+00:00,A MIPS32 Release 1 CPU (only for test),418-teapot/Immunity-M0,Verilog,Immunity-M0,78,4,2023-01-28 06:34:48+00:00,0
5521,144435414,https://github.com/hhping/i2c_code.git,2018-08-12 03:40:43+00:00,这套I2C代码已经经过板上验证。在九州探测器版验证过通过。,hhping/i2c_code,Verilog,i2c_code,12,4,2024-04-08 14:19:30+00:00,2
5522,143344034,https://github.com/truhlikfredy/neopixel-hw-controller-hardware.git,2018-08-02 20:54:27+00:00,Hardware verilog peripheral to drive neopixel LEDs using hw implementation of the protocol,truhlikfredy/neopixel-hw-controller-hardware,Verilog,neopixel-hw-controller-hardware,667,4,2022-08-25 22:31:16+00:00,0
5523,149145174,https://github.com/hattonl/computer_architecture.git,2018-09-17 15:16:37+00:00,,hattonl/computer_architecture,Verilog,computer_architecture,52,3,2023-12-18 09:41:07+00:00,0
5524,141770060,https://github.com/kammce/Motherboard.git,2018-07-21 00:54:06+00:00,,kammce/Motherboard,Verilog,Motherboard,77,3,2022-12-08 23:51:40+00:00,6
5525,148974511,https://github.com/Lyp02/Microsemi-SmartFusion2-SoC-FPGA-.git,2018-09-16 07:46:53+00:00,ARM C & VerilogHDL,Lyp02/Microsemi-SmartFusion2-SoC-FPGA-,Verilog,Microsemi-SmartFusion2-SoC-FPGA-,29474,3,2024-07-30 07:40:22+00:00,0
5526,142467893,https://github.com/rliston/life-soup.git,2018-07-26 16:40:12+00:00,life soup search using Xilinx eval kit,rliston/life-soup,Verilog,life-soup,845,3,2020-09-27 19:11:33+00:00,1
5527,144488878,https://github.com/shanwadnaveen/apb2ic.git,2018-08-12 17:55:32+00:00,APB to I2C converter Design & TB,shanwadnaveen/apb2ic,Verilog,apb2ic,434,3,2023-09-15 09:58:31+00:00,1
5528,145448602,https://github.com/ayushc13/32-bit-RISC-processor-using-HDL-Verilog.git,2018-08-20 17:19:41+00:00,"The proposed processor is designed using HDL Verilog having separate instruction and data memory. The salient feature of proposed processor is pipelining, used for improving performance, such that on every clock cycle one instruction will be executed. Another important feature is that instruction set contains 14 instructions, which is very simple, easy to learn and compact. The proposed processor has 32-bit ALU, Thirty two 32-bit general-purpose registers, no flag register and memory word size of 32 bits. Another advantage of the proposed processor is that it can execute programs with as many instructions with very few addressing modes like register, immediate, register indexed etc. such that any practical programs can be fitted into it. The proposed processor is physically verified on Xilinx Spartan 6 FPGA board having chipset XC6SLX9 with 50MHz clock cycle. HDL Verilog is quite different from Implementation in sequential languages mainly because of the parallel nature of the HDLs, where sequential language code is executed by a digital core step by step, HDL code describes the functioning of a digital hardware, it is taken by synthesis tools that try to find a digital hardware implementation of the description, thus there is no step by step execution of the statement of HDL, and each statement is a smaller circuit in itself.",ayushc13/32-bit-RISC-processor-using-HDL-Verilog,Verilog,32-bit-RISC-processor-using-HDL-Verilog,4,3,2024-05-30 19:49:24+00:00,2
5529,145115186,https://github.com/shinesunnysom/Biofeedback-Game-System.git,2018-08-17 11:59:22+00:00,CECS 490A/490B Course; Senior Project Design,shinesunnysom/Biofeedback-Game-System,Verilog,Biofeedback-Game-System,760,3,2024-10-09 18:42:24+00:00,0
5530,145433878,https://github.com/ayushc13/Implementation-of-Brick-Smasher-game-using-HDL-verilog-on-FPGA.git,2018-08-20 15:12:24+00:00,"A virtual/video game is simulation of a real world sport/game or a scenario, traditionally implemented on a digital systems such as a computer or a dedicated hardware gaming console, generally using traditional sequential programming languages, mainly C/C++. In this project we implement the electronic BRICK SMASHER game which is based on real world BRICK SMASHER game on FPGA (Field Programmable Gate Array) using Verilog HDL. Implementation in HDL (Hardware Description Language) is quite different from Implementation in sequential languages mainly because of the parallel nature of the HDLs, where sequential language code is executed by a digital core step by step, HDL code describes the functioning of a digital hardware, it is taken by synthesis tools that try to find a digital hardware implementation of the description, thus there is no step by step execution of the statement of HDL, and each statement is a smaller circuit in itself. The system is implemented on FPGA, which are modern programmable logic devices, i.e. we can program almost any digital function in it. Newer FPGA are capable of holding complete systems on them. They are called field programmable as they can be reprogrammed after manufacturing when they are in the field. They are sometimes called ‘sea of gates’, as that is what they exactly are, they consist of millions CLB (Complex Logic Blocks) arranged in a matrix interconnected by a network of programmable fuses. Each CLB is capable of implementing 3-4 input logic functions through LUTs (Look-up Table) and Flip Flops, exact capabilities of the CLBs depend on the Architecture of particular FPGA family.",ayushc13/Implementation-of-Brick-Smasher-game-using-HDL-verilog-on-FPGA,Verilog,Implementation-of-Brick-Smasher-game-using-HDL-verilog-on-FPGA,35,3,2021-05-13 22:52:02+00:00,0
5531,145232830,https://github.com/KeitetsuWorks/SDSoC-PYNQ-Z1.git,2018-08-18 15:52:06+00:00,"PYNQ-Z1 SDSoC Platform created for SDx 2017.4.1, Vivado 2017.4.1, and PetaLinux 2017.4.",KeitetsuWorks/SDSoC-PYNQ-Z1,Verilog,SDSoC-PYNQ-Z1,12,3,2019-10-17 15:05:01+00:00,0
5532,142990562,https://github.com/DavisLiao/Kryon.git,2018-07-31 09:10:57+00:00,"FPGA,Verilog,Python",DavisLiao/Kryon,Verilog,Kryon,13884,3,2024-09-20 08:35:33+00:00,83
5533,144069984,https://github.com/opalkelly-opensource/frontpanel-hls.git,2018-08-08 21:36:15+00:00,Simple project demonstrating a method of interfacing the Opal Kelly FrontPanel interface with a Vivado HLS module.,opalkelly-opensource/frontpanel-hls,Verilog,frontpanel-hls,7740,3,2023-01-28 03:48:36+00:00,0
5534,140992088,https://github.com/JiaminMa/AMBA_study.git,2018-07-15 02:20:15+00:00,,JiaminMa/AMBA_study,Verilog,AMBA_study,3853,3,2023-05-23 06:32:09+00:00,0
5535,147749100,https://github.com/MiSTer-devel/Jupiter_MiSTer.git,2018-09-07 00:32:45+00:00,Jupiter Ace for MiSTer,MiSTer-devel/Jupiter_MiSTer,Verilog,Jupiter_MiSTer,6838,3,2023-03-01 17:17:46+00:00,8
5536,143832309,https://github.com/kodera2t/FPGA_samples.git,2018-08-07 06:52:29+00:00,,kodera2t/FPGA_samples,Verilog,FPGA_samples,11,3,2021-02-04 16:59:49+00:00,0
5537,142494766,https://github.com/prateek22sri/Glowing-led.git,2018-07-26 21:14:52+00:00,Implementation of Pulse Wave Modulation in verilog on Pynq-Z1 board (Zynq 7020 chip),prateek22sri/Glowing-led,Verilog,Glowing-led,6,3,2022-04-04 19:38:59+00:00,0
5538,141280135,https://github.com/miamirobin/2018Spring_CVSD.git,2018-07-17 11:31:00+00:00,The programming assignment of Computer-aided Vlsi System Design at NTUEE,miamirobin/2018Spring_CVSD,Verilog,2018Spring_CVSD,13349,3,2024-05-01 12:53:10+00:00,0
5539,140885118,https://github.com/kgkougkoulias/A-Floating-point-FPGA-Overlay-Architecture-for-Xilinx-FPGAs.git,2018-07-13 19:22:21+00:00,,kgkougkoulias/A-Floating-point-FPGA-Overlay-Architecture-for-Xilinx-FPGAs,Verilog,A-Floating-point-FPGA-Overlay-Architecture-for-Xilinx-FPGAs,916,3,2019-07-17 01:28:27+00:00,0
5540,141783229,https://github.com/BlazeCode2/ABRUTECH_processor_automatic.git,2018-07-21 05:14:11+00:00,FPGA based custom matrix manipulation processor implementation. This is the automatic version,BlazeCode2/ABRUTECH_processor_automatic,Verilog,ABRUTECH_processor_automatic,40937,3,2023-04-25 08:09:00+00:00,3
5541,141993368,https://github.com/DeepPurohit/Verilog_Projects.git,2018-07-23 09:37:45+00:00,Repo for my Verilog Projects,DeepPurohit/Verilog_Projects,Verilog,Verilog_Projects,33,3,2024-01-14 10:18:41+00:00,1
5542,146273127,https://github.com/m-okada/CPU2908.git,2018-08-27 09:01:43+00:00,,m-okada/CPU2908,Verilog,CPU2908,14910,3,2021-02-20 13:25:05+00:00,0
5543,141617598,https://github.com/OscarLGH/Oscar-RVO3-Processor.git,2018-07-19 18:34:31+00:00,Oscar RISC-V Out Of Order Processor,OscarLGH/Oscar-RVO3-Processor,Verilog,Oscar-RVO3-Processor,25,3,2024-06-11 03:44:35+00:00,1
5544,148742372,https://github.com/monsij/hardware_modelling.git,2018-09-14 05:58:40+00:00,A repository with common digital circuit models made with System Verilog.,monsij/hardware_modelling,Verilog,hardware_modelling,9,2,2019-09-04 06:34:45+00:00,0
5545,146056290,https://github.com/bansheng/Composition_principle.git,2018-08-25 01:59:13+00:00,MIPS_CPU 实现动态分支预测与FPGA上板,bansheng/Composition_principle,Verilog,Composition_principle,251,2,2019-02-24 13:06:17+00:00,0
5546,140998581,https://github.com/zjxxyy/microuart.git,2018-07-15 04:38:58+00:00,apb-uart,zjxxyy/microuart,Verilog,microuart,258,2,2023-07-22 02:29:24+00:00,3
5547,140859851,https://github.com/willh99/ASIC-VLSI.git,2018-07-13 14:53:23+00:00,Verilog and Synthesis Files from ASIC VLSI projects,willh99/ASIC-VLSI,Verilog,ASIC-VLSI,5930,2,2022-06-23 19:21:17+00:00,1
5548,141038711,https://github.com/zjxxyy/APB-examples.git,2018-07-15 15:35:52+00:00,APB,zjxxyy/APB-examples,Verilog,APB-examples,436,2,2023-04-22 09:05:47+00:00,3
5549,143286506,https://github.com/ja7namako/eeic2018riscv.git,2018-08-02 11:35:59+00:00,Make RISCV CPU with EEIC2018,ja7namako/eeic2018riscv,Verilog,eeic2018riscv,8,2,2018-12-15 20:37:00+00:00,0
5550,145797400,https://github.com/marklin23/Intel-FPGA-IP.git,2018-08-23 03:53:54+00:00,,marklin23/Intel-FPGA-IP,Verilog,Intel-FPGA-IP,50756,2,2024-06-02 05:10:07+00:00,0
5551,149175642,https://github.com/AIChipx/Pixels-Machine.git,2018-09-17 19:15:45+00:00,,AIChipx/Pixels-Machine,Verilog,Pixels-Machine,146,2,2023-04-24 12:08:13+00:00,1
5552,144631800,https://github.com/ywassef/HydraProcessor.git,2018-08-13 20:43:37+00:00,C- minus compiler for the Hydra microprocessor architecture,ywassef/HydraProcessor,Verilog,HydraProcessor,132,2,2023-03-25 16:25:03+00:00,0
5553,142140233,https://github.com/siddharth7997/vlsi.git,2018-07-24 10:02:51+00:00,,siddharth7997/vlsi,Verilog,vlsi,211,2,2018-09-11 10:12:10+00:00,1
5554,148167637,https://github.com/chengli1949/I2C-demo.git,2018-09-10 14:25:24+00:00,A open core ip and some DIY,chengli1949/I2C-demo,Verilog,I2C-demo,2789,2,2023-11-26 09:20:22+00:00,1
5555,141685677,https://github.com/Misaka11/JiZu.git,2018-07-20 08:30:18+00:00,大二计组的代码,Misaka11/JiZu,Verilog,JiZu,1946,2,2021-01-28 14:55:26+00:00,0
5556,145639364,https://github.com/rchoudhary/lc3bpv.git,2018-08-22 01:30:57+00:00,Pipelined LC3-B processor implemented in Verilog,rchoudhary/lc3bpv,Verilog,lc3bpv,44,2,2024-08-09 17:56:57+00:00,0
5557,146170685,https://github.com/Patryk-Komar/SystemyWbudowane-Verilog-AlteraLabs.git,2018-08-26 10:19:32+00:00,"Systemy wbudowane, młodsze roczniki PB, korzystajcie",Patryk-Komar/SystemyWbudowane-Verilog-AlteraLabs,Verilog,SystemyWbudowane-Verilog-AlteraLabs,9152,2,2022-03-30 20:48:01+00:00,3
5558,142293496,https://github.com/leungyukshing/CPU.git,2018-07-25 11:57:04+00:00,计组CPU实验代码,leungyukshing/CPU,Verilog,CPU,3566,2,2023-12-05 07:26:16+00:00,0
5559,145639690,https://github.com/isisgo/verilog_examples.git,2018-08-22 01:34:02+00:00,Verilog files and correspondent tests.,isisgo/verilog_examples,Verilog,verilog_examples,16885,2,2021-09-30 08:37:13+00:00,1
5560,145386071,https://github.com/quan3969/DigitalFrequencyMeter.git,2018-08-20 08:05:08+00:00,基于 FPGA 的数字频率计,quan3969/DigitalFrequencyMeter,Verilog,DigitalFrequencyMeter,144,2,2023-07-12 05:59:49+00:00,2
5561,143423202,https://github.com/NEO-JAMMA/Altair8800_Mister.git,2018-08-03 12:12:52+00:00,Altair8800_Mister,NEO-JAMMA/Altair8800_Mister,Verilog,Altair8800_Mister,7995,2,2020-12-08 12:48:26+00:00,10
5562,148315627,https://github.com/Srambler/verilog_WAV_decode.git,2018-09-11 12:43:53+00:00,verilog_WAV音频解码(WM8731芯片),Srambler/verilog_WAV_decode,Verilog,verilog_WAV_decode,17751,2,2024-03-21 15:43:21+00:00,0
5563,149206874,https://github.com/AntonioRodCas/ClockDivider.git,2018-09-18 00:46:49+00:00,,AntonioRodCas/ClockDivider,Verilog,ClockDivider,2,2,2023-02-01 15:11:20+00:00,0
5564,145086965,https://github.com/lawrie/Risc16.git,2018-08-17 07:25:11+00:00,,lawrie/Risc16,Verilog,Risc16,9,2,2022-07-18 18:34:42+00:00,1
5565,150482260,https://github.com/DarkAce65/verilog.git,2018-09-26 19:53:12+00:00,,DarkAce65/verilog,Verilog,verilog,10,2,2022-04-12 20:56:41+00:00,0
5566,144211260,https://github.com/Emilylulu/Implementation-of-SDRAM-interface-with-a-parallel-bus-in-Verilog.git,2018-08-09 22:56:43+00:00,,Emilylulu/Implementation-of-SDRAM-interface-with-a-parallel-bus-in-Verilog,Verilog,Implementation-of-SDRAM-interface-with-a-parallel-bus-in-Verilog,14,2,2018-12-30 03:33:26+00:00,1
5567,142496060,https://github.com/prateek22sri/Blinking-leds.git,2018-07-26 21:31:30+00:00,blinking led and simple pulse wave modulation on Pynq-Z1 board,prateek22sri/Blinking-leds,Verilog,Blinking-leds,5,2,2022-04-04 19:39:49+00:00,1
5568,144891719,https://github.com/EECS150/fpga_labs_fa18.git,2018-08-15 18:55:03+00:00,FPGA labs for Fall 2018 semester,EECS150/fpga_labs_fa18,Verilog,fpga_labs_fa18,27798,2,2023-01-28 13:17:58+00:00,0
5569,148197019,https://github.com/dvc94ch/migen-testcases.git,2018-09-10 18:01:06+00:00,migen testcases,dvc94ch/migen-testcases,Verilog,migen-testcases,4,2,2020-05-05 00:02:15+00:00,0
5570,143900334,https://github.com/CGUSystemCourses/Comp_Org-2018.git,2018-08-07 16:30:54+00:00,,CGUSystemCourses/Comp_Org-2018,Verilog,Comp_Org-2018,14752,2,2022-08-18 08:27:03+00:00,5
5571,148336102,https://github.com/CompArchFA18/HW2.git,2018-09-11 15:07:35+00:00,HW 0b010: Verilog Building Blocks,CompArchFA18/HW2,Verilog,HW2,3,2,2023-08-21 18:02:46+00:00,19
5572,142460685,https://github.com/hal00alex/VerilogReview.git,2018-07-26 15:35:35+00:00,Simple Verilog Programs Designed to Refresh my memory in case of job/role changes,hal00alex/VerilogReview,Verilog,VerilogReview,5,2,2023-03-05 05:08:44+00:00,0
5573,141013595,https://github.com/motagiyash/3x1-Router-Verilog.git,2018-07-15 09:15:51+00:00,,motagiyash/3x1-Router-Verilog,Verilog,3x1-Router-Verilog,8,2,2022-03-15 19:24:41+00:00,1
5574,141924340,https://github.com/lim142857/-SNAKE-in-Verilog.git,2018-07-22 19:24:08+00:00,famous game “snake” written in Verilog,lim142857/-SNAKE-in-Verilog,Verilog,-SNAKE-in-Verilog,109,2,2020-05-17 03:22:19+00:00,0
5575,147420323,https://github.com/xyzxinyizhang/16-bit-Half-Precision-Accelerator-Design-for-Convolution-Neural-Network.git,2018-09-04 21:14:06+00:00,,xyzxinyizhang/16-bit-Half-Precision-Accelerator-Design-for-Convolution-Neural-Network,Verilog,16-bit-Half-Precision-Accelerator-Design-for-Convolution-Neural-Network,741,2,2021-10-21 11:54:18+00:00,1
5576,143145651,https://github.com/zhangshuai-neu/ea-mpu_riscv.git,2018-08-01 11:15:10+00:00,Develop ea-mpu based on risc-v core(open-source),zhangshuai-neu/ea-mpu_riscv,Verilog,ea-mpu_riscv,109588,2,2018-09-01 11:11:04+00:00,1
5577,144908866,https://github.com/MiSTer-devel/TSConf_MiSTer.git,2018-08-15 22:17:51+00:00,TSConf for MiSTer,MiSTer-devel/TSConf_MiSTer,Verilog,TSConf_MiSTer,23932,2,2024-10-02 04:50:53+00:00,6
5578,146146736,https://github.com/abhidronavalli/CNN-Solver-using-Verilog.git,2018-08-26 02:57:50+00:00,Hardware Implementation of CNN Solver in Verilog,abhidronavalli/CNN-Solver-using-Verilog,Verilog,CNN-Solver-using-Verilog,2891,2,2023-04-21 16:21:50+00:00,1
5579,146218004,https://github.com/mauriciomc/GIT_FPGA_TESTER.git,2018-08-26 21:32:55+00:00,FPGA-based ATE to automate testing the LibTest samples for evaluating library cells,mauriciomc/GIT_FPGA_TESTER,Verilog,GIT_FPGA_TESTER,7,2,2024-05-21 09:26:20+00:00,0
5580,142208290,https://github.com/tomarus/midirouter.git,2018-07-24 20:15:01+00:00,CMOD-A7 FPGA MIDI Merger/Router/Switch.,tomarus/midirouter,Verilog,midirouter,37882,2,2023-10-11 20:04:23+00:00,0
5581,144352301,https://github.com/zywszr/ppu.git,2018-08-11 03:28:49+00:00,,zywszr/ppu,Verilog,ppu,9,2,2022-05-07 18:49:42+00:00,0
5582,150113910,https://github.com/Navash914/Verilog-HDL.git,2018-09-24 14:17:44+00:00,,Navash914/Verilog-HDL,Verilog,Verilog-HDL,7380,1,2023-04-10 20:11:53+00:00,1
5583,148774373,https://github.com/Angeladadd/MIPS_Pipeline_CPU.git,2018-09-14 10:35:12+00:00,一个简单的类MIPS流水线CPU的实现，ISE平台，Verilog语言逻辑实现，Virtex II Pro 实验板,Angeladadd/MIPS_Pipeline_CPU,Verilog,MIPS_Pipeline_CPU,8,1,2019-11-11 19:55:44+00:00,1
5584,144436955,https://github.com/hhping/uart_code.git,2018-08-12 04:12:58+00:00,UARTx协议FPGA代码,hhping/uart_code,Verilog,uart_code,24,1,2019-03-03 17:16:06+00:00,1
5585,141223748,https://github.com/HuakunShen/verilog-ping-pong-project.git,2018-07-17 03:03:52+00:00,,HuakunShen/verilog-ping-pong-project,Verilog,verilog-ping-pong-project,14361,1,2022-10-07 15:57:19+00:00,1
5586,143380638,https://github.com/dante150/Nexys4_DDR.git,2018-08-03 05:12:05+00:00,DVS Nexys4 DDR2 project,dante150/Nexys4_DDR,Verilog,Nexys4_DDR,19,1,2019-07-22 02:16:18+00:00,0
5587,142927055,https://github.com/berkayyildi/VerySimpleCPU.git,2018-07-30 20:53:05+00:00,VerySimpleCPU,berkayyildi/VerySimpleCPU,Verilog,VerySimpleCPU,2,1,2018-12-20 19:01:48+00:00,0
5588,142375356,https://github.com/duchungk7/Verilog-Design-for-FPGA.git,2018-07-26 02:04:29+00:00,Tự Học Lập Trình Verilog Cơ Bản Đến Nâng Cao,duchungk7/Verilog-Design-for-FPGA,Verilog,Verilog-Design-for-FPGA,36,1,2020-12-30 04:33:51+00:00,0
5589,148705965,https://github.com/RonaldLopes/Bip-2.git,2018-09-13 22:38:47+00:00,Simulação da arquitetura Bip 2 utilizando a linguagem de descrição de hardware Verilog para posteriormente ser aplicado em um FPGA,RonaldLopes/Bip-2,Verilog,Bip-2,2038,1,2021-10-29 06:18:39+00:00,0
5590,142119011,https://github.com/tejasatreya/FSK-Mod-Demod.git,2018-07-24 07:08:36+00:00,Transmitting and receiving a bit stream using Frequency Shift Keying.,tejasatreya/FSK-Mod-Demod,Verilog,FSK-Mod-Demod,434,1,2019-05-06 09:23:24+00:00,0
5591,142304568,https://github.com/Nevertorlate/Digital-logic-Homework.git,2018-07-25 13:34:30+00:00,No description,Nevertorlate/Digital-logic-Homework,Verilog,Digital-logic-Homework,71,1,2022-11-19 09:47:04+00:00,0
5592,143446457,https://github.com/wunianchen/Verilog-Interview.git,2018-08-03 15:52:03+00:00,Frequently asked questions for Verilog Interview,wunianchen/Verilog-Interview,Verilog,Verilog-Interview,20,1,2019-08-06 17:53:02+00:00,0
5593,143300009,https://github.com/grkem1/WarGame.git,2018-08-02 13:40:52+00:00,A simple FPGA game,grkem1/WarGame,Verilog,WarGame,342,1,2018-12-03 11:06:52+00:00,0
5594,141578247,https://github.com/forschumi/BachelorThesis.git,2018-07-19 12:44:35+00:00,"My Bachelor Thesis ""Design and Implementation on Navigation Calculating Circuit of Rotor Aircraft Flight Control Chip""",forschumi/BachelorThesis,Verilog,BachelorThesis,11890,1,2021-11-28 15:41:14+00:00,0
5595,149042503,https://github.com/jaskeeratbrar/verilog.git,2018-09-16 22:53:20+00:00,Finite State Machines and TDD development,jaskeeratbrar/verilog,Verilog,verilog,4,1,2019-03-11 18:12:24+00:00,0
5596,148558845,https://github.com/paroque28/SimpleARMPipelinedWithCamera.git,2018-09-13 00:28:33+00:00,"Image Processing Hist, Average, Thinning",paroque28/SimpleARMPipelinedWithCamera,Verilog,SimpleARMPipelinedWithCamera,564,1,2022-11-16 05:51:39+00:00,1
5597,146836405,https://github.com/hossamfadeel/256-Point_Parallel_FFT_DIF.git,2018-08-31 03:21:28+00:00,,hossamfadeel/256-Point_Parallel_FFT_DIF,Verilog,256-Point_Parallel_FFT_DIF,8,1,2019-11-29 06:06:45+00:00,1
5598,144631594,https://github.com/PEP9-vlog/pep9Verilog.git,2018-08-13 20:41:54+00:00,PEP9 Verilog,PEP9-vlog/pep9Verilog,Verilog,pep9Verilog,35928,1,2024-02-14 07:33:27+00:00,1
5599,141890466,https://github.com/RossiLuca/DualVth.git,2018-07-22 11:36:00+00:00,DualVth script - low power contest Synthesis and optimization of digital circuit course,RossiLuca/DualVth,Verilog,DualVth,46,1,2018-12-13 23:05:36+00:00,0
5600,143436175,https://github.com/vaseegoo/AXI3_VIP.git,2018-08-03 14:18:13+00:00,Xillinx AXI Verification IP VLNV:axi_vip1.1@Vivado 2017.4,vaseegoo/AXI3_VIP,Verilog,AXI3_VIP,200,1,2020-11-09 07:42:58+00:00,1
5601,144724679,https://github.com/KeitetsuWorks/SDSoC-Zybo.git,2018-08-14 13:33:11+00:00,"Zybo Zynq-7000 SDSoC Platform created for SDx 2017.4.1, Vivado 2017.4.1, and PetaLinux 2017.4.",KeitetsuWorks/SDSoC-Zybo,Verilog,SDSoC-Zybo,10,1,2018-11-30 00:27:30+00:00,0
5602,145056811,https://github.com/RobertoAF/Computer-Architecture--Building-a-Microprocessor.git,2018-08-17 01:31:06+00:00,"Low-level implementations in Verilog, Assembly and machine code to build a simple microprocessor ",RobertoAF/Computer-Architecture--Building-a-Microprocessor,Verilog,Computer-Architecture--Building-a-Microprocessor,8,1,2019-02-14 16:23:55+00:00,0
5603,148253897,https://github.com/yohanes-erwin/verilog.git,2018-09-11 03:18:06+00:00,,yohanes-erwin/verilog,Verilog,verilog,1,1,2023-03-08 02:48:52+00:00,0
5604,147716776,https://github.com/Mikevin/fpga-practice.git,2018-09-06 18:31:29+00:00,Playing around with Xilinx Webpack and a Mojo v3,Mikevin/fpga-practice,Verilog,fpga-practice,27,1,2023-02-10 11:33:50+00:00,0
5605,143035770,https://github.com/rodrigofrancisquini/processador.git,2018-07-31 15:51:19+00:00,,rodrigofrancisquini/processador,Verilog,processador,680,1,2020-08-26 16:10:56+00:00,0
5606,145241907,https://github.com/kaofishy/MAX1000-QSPI-Flash.git,2018-08-18 18:03:44+00:00,Quartus-II and C++ project demonstrating the use of the QSPI flash on MAX1000 FPGA board,kaofishy/MAX1000-QSPI-Flash,Verilog,MAX1000-QSPI-Flash,496,1,2024-03-24 05:10:04+00:00,1
5607,147005975,https://github.com/micky960/darpa_modules.git,2018-09-01 14:39:03+00:00,,micky960/darpa_modules,Verilog,darpa_modules,90639,1,2023-05-25 19:16:12+00:00,1
5608,147182089,https://github.com/rjlv2/Max_lloyd.git,2018-09-03 09:26:24+00:00,"Tests and simulations on running the Max_Lloyd algorithm on an FPGA, using verilog",rjlv2/Max_lloyd,Verilog,Max_lloyd,680,1,2023-10-11 07:44:15+00:00,0
5609,148339492,https://github.com/odedyo/Carry_select_adder.git,2018-09-11 15:32:45+00:00,16 bit adder,odedyo/Carry_select_adder,Verilog,Carry_select_adder,763,1,2022-06-16 05:42:43+00:00,0
5610,146261002,https://github.com/hasanunlu/simple_cpu.git,2018-08-27 07:17:38+00:00,Simple 2 stage pipeline CPU with example assembler,hasanunlu/simple_cpu,Verilog,simple_cpu,12,1,2020-06-23 06:20:33+00:00,0
5611,145957743,https://github.com/tamapochi1/DigitalViolin.git,2018-08-24 07:25:32+00:00,,tamapochi1/DigitalViolin,Verilog,DigitalViolin,700162,1,2022-10-12 16:14:14+00:00,2
5612,146204236,https://github.com/mauriciomc/GIT_CHARRUA.git,2018-08-26 18:03:21+00:00,16-Bit CPU Charrua,mauriciomc/GIT_CHARRUA,Verilog,GIT_CHARRUA,1981,1,2021-04-08 08:01:56+00:00,0
5613,142467286,https://github.com/dharni24/Palindrome-detector.git,2018-07-26 16:34:18+00:00,A simple palindrome detector circuit whose HDL code is attached here.,dharni24/Palindrome-detector,Verilog,Palindrome-detector,1,1,2022-07-19 20:58:03+00:00,0
5614,141676077,https://github.com/CreeperLin/fpganes.git,2018-07-20 07:03:37+00:00,NES on FPGA template project,CreeperLin/fpganes,Verilog,fpganes,1068,1,2018-12-29 15:40:49+00:00,6
5615,150027837,https://github.com/NeilVeira/directed_debugging.git,2018-09-23 21:39:35+00:00,,NeilVeira/directed_debugging,Verilog,directed_debugging,141770,1,2019-05-15 18:13:39+00:00,0
5616,150181968,https://github.com/reisdev/INF251.git,2018-09-24 23:42:39+00:00,Repositório para INF251 - Organização de computadores,reisdev/INF251,Verilog,INF251,340,1,2020-07-05 02:05:11+00:00,0
5617,144376711,https://github.com/zhanyl12/time-triggered-network.git,2018-08-11 10:36:05+00:00,,zhanyl12/time-triggered-network,Verilog,time-triggered-network,11889,1,2020-05-22 03:50:59+00:00,0
5618,145647212,https://github.com/C-Elegans/ddr2_controller.git,2018-08-22 02:50:03+00:00,,C-Elegans/ddr2_controller,Verilog,ddr2_controller,9255,1,2018-08-27 20:22:32+00:00,0
5619,148932798,https://github.com/rxg161230/4x4-RAM-design.git,2018-09-15 19:21:40+00:00,A very low power-dissipated RAM design utilizing less than 30% of hardware resources on the SPARTAN-6 FPGA,rxg161230/4x4-RAM-design,Verilog,4x4-RAM-design,2,1,2021-04-19 23:35:04+00:00,1
5620,149808123,https://github.com/Sammed98/CORDIC-Processor.git,2018-09-21 19:24:47+00:00,,Sammed98/CORDIC-Processor,Verilog,CORDIC-Processor,2,1,2018-09-22 09:01:23+00:00,0
5621,140915125,https://github.com/abishek-sundar/brick-breaker.git,2018-07-14 04:13:48+00:00,"Brick breaker game written in Verilog, tested on Altera De1-soc.",abishek-sundar/brick-breaker,Verilog,brick-breaker,402,1,2024-05-28 06:34:37+00:00,0
5622,148194515,https://github.com/zexalistic/figure-configuration-based-on-FPGA.git,2018-09-10 17:40:35+00:00,a course homework using Verilog,zexalistic/figure-configuration-based-on-FPGA,Verilog,figure-configuration-based-on-FPGA,8,1,2020-09-30 05:55:36+00:00,0
5623,145999428,https://github.com/C-Elegans/yoshi-demo.git,2018-08-24 14:08:26+00:00,,C-Elegans/yoshi-demo,Verilog,yoshi-demo,3,1,2019-01-08 10:55:32+00:00,0
5624,144822199,https://github.com/ywtseng/Computer-Aided-VLSI-System-Design.git,2018-08-15 07:45:37+00:00,,ywtseng/Computer-Aided-VLSI-System-Design,Verilog,Computer-Aided-VLSI-System-Design,149640,1,2022-05-23 01:38:39+00:00,0
5625,145089703,https://github.com/NhanNgocThien/digital-system-mini-project.git,2018-08-17 07:50:41+00:00,Topic 3: Creating a traffic light logic digital system,NhanNgocThien/digital-system-mini-project,Verilog,digital-system-mini-project,4328,1,2022-04-28 19:10:58+00:00,2
5626,149996360,https://github.com/xenonymdotcom/xrc.git,2018-09-23 15:16:18+00:00,Experimental reconfigurable computer for mojo and scarrab spartan 6 boards,xenonymdotcom/xrc,Verilog,xrc,29,1,2021-01-05 08:51:30+00:00,1
5627,140950950,https://github.com/Verdvana/Stopwatch.git,2018-07-14 14:07:07+00:00,基于FPGA的带暂停和清零的秒表，显示在数码管上,Verdvana/Stopwatch,Verilog,Stopwatch,8328,1,2023-04-12 16:14:58+00:00,2
5628,141754044,https://github.com/liDavidM21/DinoProject.git,2018-07-20 20:17:31+00:00,The final project for CSC258,liDavidM21/DinoProject,Verilog,DinoProject,35821,1,2018-12-05 18:42:01+00:00,0
5629,141804109,https://github.com/nitikshamodi/Electronic-Voting-Machine.git,2018-07-21 10:52:19+00:00,A verilog based project. EVM with a verification system.,nitikshamodi/Electronic-Voting-Machine,Verilog,Electronic-Voting-Machine,7,1,2021-11-10 13:28:15+00:00,0
5630,140906385,https://github.com/RyQcan/MIPS32_bank_queue.git,2018-07-14 01:28:02+00:00,基于MIPS CPU的银行排队器的汇编代码实现,RyQcan/MIPS32_bank_queue,Verilog,MIPS32_bank_queue,4766,1,2023-04-02 12:47:01+00:00,0
5631,143842048,https://github.com/buwanmei/Opensoc.git,2018-08-07 08:18:11+00:00,opensoc secend code,buwanmei/Opensoc,Verilog,Opensoc,6030,1,2020-09-23 08:19:00+00:00,0
5632,148506323,https://github.com/aryarenj/Full-Sequential-ATPG.git,2018-09-12 16:02:11+00:00,ATPG to detect stuck-at faults in Verilog netlist with TetraMAX tcl commands,aryarenj/Full-Sequential-ATPG,Verilog,Full-Sequential-ATPG,4830,1,2022-09-19 08:29:55+00:00,1
5633,146801915,https://github.com/jnlarrain/lab-digitales.git,2018-08-30 20:14:48+00:00,laboratorio de sistemas digitales en verilog,jnlarrain/lab-digitales,Verilog,lab-digitales,12580,1,2021-01-05 13:46:08+00:00,1
5634,146786960,https://github.com/jgramsch/Laboratorio-digitales.git,2018-08-30 17:59:26+00:00,Repo para archivos del lab de digitales,jgramsch/Laboratorio-digitales,Verilog,Laboratorio-digitales,13431,1,2018-11-01 02:17:21+00:00,0
5635,147284952,https://github.com/nikita-sh/CSC258.git,2018-09-04 03:44:55+00:00,Projects and code for CSC258,nikita-sh/CSC258,Verilog,CSC258,34720,1,2018-11-01 19:32:53+00:00,0
5636,142635242,https://github.com/haris860/FPGA.git,2018-07-28 00:50:40+00:00,JPEG Huffman Decoder,haris860/FPGA,Verilog,FPGA,2546,1,2023-11-20 08:38:12+00:00,1
5637,142013716,https://github.com/XinluHuang/Digital-frequency-meter.git,2018-07-23 12:50:37+00:00,数字频率计Digital frequency meter FPGA Verilog,XinluHuang/Digital-frequency-meter,Verilog,Digital-frequency-meter,1769,1,2024-04-05 04:00:25+00:00,2
5638,147257706,https://github.com/ShengruiZhang/DigLogic.git,2018-09-03 22:04:38+00:00,Digital Logic,ShengruiZhang/DigLogic,Verilog,DigLogic,30145,1,2018-12-03 18:39:01+00:00,0
5639,143760145,https://github.com/kimchoyoung/FPGA-Doorlock.git,2018-08-06 17:19:41+00:00,Doorlock,kimchoyoung/FPGA-Doorlock,Verilog,FPGA-Doorlock,44,1,2018-10-17 10:44:06+00:00,0
5640,144295106,https://github.com/hhping/SencondPCIEfibercard_PCIE20_V6.git,2018-08-10 14:17:57+00:00,"this project have modules of PCIE2.0,DDR3,GTX.",hhping/SencondPCIEfibercard_PCIE20_V6,Verilog,SencondPCIEfibercard_PCIE20_V6,67428,1,2019-03-03 17:16:05+00:00,0
5641,145539669,https://github.com/brockboe/VHDL_Combination_Lock.git,2018-08-21 09:21:22+00:00,"A simple combination ""lock"" written in VHDL intended for an FPGA",brockboe/VHDL_Combination_Lock,Verilog,VHDL_Combination_Lock,1,1,2024-04-03 13:46:25+00:00,0
5642,142522705,https://github.com/targasonic/FPGA_Verilog.git,2018-07-27 03:24:23+00:00,Verilog modules,targasonic/FPGA_Verilog,Verilog,FPGA_Verilog,66,1,2019-02-12 18:21:09+00:00,0
5643,145179248,https://github.com/jrg94/EECS301.git,2018-08-18 01:07:07+00:00,CWRU's Logic Lab,jrg94/EECS301,Verilog,EECS301,33,1,2023-01-28 15:03:06+00:00,0
5644,148553645,https://github.com/AntonioRodCas/bin2BCD.git,2018-09-12 23:19:53+00:00,,AntonioRodCas/bin2BCD,Verilog,bin2BCD,13,1,2021-08-27 06:16:11+00:00,0
5645,149769583,https://github.com/Yayi98/BDD_Accelerator.git,2018-09-21 13:47:20+00:00,,Yayi98/BDD_Accelerator,Verilog,BDD_Accelerator,225,1,2022-03-17 23:53:54+00:00,1
5646,145078130,https://github.com/vishnu-g97/Router1X_3.git,2018-08-17 05:57:24+00:00,prototype of a router ( physical device used in network layer of TCP/IP stack ) which can route from one source to three destinations,vishnu-g97/Router1X_3,Verilog,Router1X_3,3,1,2019-11-14 11:16:10+00:00,0
5647,144079771,https://github.com/vdtruong/single_block_sdc.git,2018-08-08 23:58:55+00:00,For troubleshooting single block write.,vdtruong/single_block_sdc,Verilog,single_block_sdc,524,1,2022-03-28 18:26:27+00:00,0
5648,147292189,https://github.com/arcred/AES.git,2018-09-04 05:22:29+00:00,,arcred/AES,Verilog,AES,843,1,2020-10-25 03:38:48+00:00,1
5649,147097517,https://github.com/gafusss/MIPT-FPGA-Labs.git,2018-09-02 15:24:25+00:00,,gafusss/MIPT-FPGA-Labs,Verilog,MIPT-FPGA-Labs,119,1,2018-10-09 20:26:48+00:00,0
5650,147863680,https://github.com/saunak1994/HybridDSPCore.git,2018-09-07 19:01:44+00:00,,saunak1994/HybridDSPCore,Verilog,HybridDSPCore,372,1,2019-09-16 14:16:08+00:00,1
5651,147357367,https://github.com/BlackSpade741/snek.git,2018-09-04 14:15:48+00:00,The classic snake game in Verilog!,BlackSpade741/snek,Verilog,snek,8,1,2018-09-11 00:22:30+00:00,1
5652,143034363,https://github.com/junzhengca/space-enemies.git,2018-07-31 15:39:35+00:00,"Rip off of space invaders coded in Verilog with VGA output support, intended for DE2-115 FPGA board. Final project for CSCB58.",junzhengca/space-enemies,Verilog,space-enemies,310,1,2022-07-10 14:41:48+00:00,0
5653,145695895,https://github.com/KaiqiJinWow/CS145-SJTU.git,2018-08-22 10:51:30+00:00,,KaiqiJinWow/CS145-SJTU,Verilog,CS145-SJTU,590,1,2018-08-26 05:12:16+00:00,0
5654,141886503,https://github.com/RossiLuca/DLX.git,2018-07-22 10:33:21+00:00,"DLX processor design, simulation and synthesis ",RossiLuca/DLX,Verilog,DLX,9569,1,2018-12-13 23:05:37+00:00,0
5655,143569170,https://github.com/bentomo/NinPortable.git,2018-08-04 23:15:36+00:00,"Source code for logic, board files, and 3D models needed to create a portable Nintendo console",bentomo/NinPortable,Verilog,NinPortable,2561,1,2019-11-16 00:32:03+00:00,0
5656,149687349,https://github.com/Akatsukis/HUST-Digital-Circuit-Design.git,2018-09-21 00:32:29+00:00,,Akatsukis/HUST-Digital-Circuit-Design,Verilog,HUST-Digital-Circuit-Design,2,1,2019-06-05 11:38:56+00:00,0
5657,144811196,https://github.com/sharebook-kr/book-verilog.git,2018-08-15 05:49:46+00:00,,sharebook-kr/book-verilog,Verilog,book-verilog,1,1,2021-07-21 12:06:51+00:00,0
5658,146090896,https://github.com/hhping/nios_lear.git,2018-08-25 11:46:56+00:00,nios学习及工作对应的工程文件,hhping/nios_lear,Verilog,nios_lear,115626,1,2019-03-03 17:16:03+00:00,0
5659,146162425,https://github.com/hhping/FIFO_design.git,2018-08-26 08:01:23+00:00,,hhping/FIFO_design,Verilog,FIFO_design,7800,1,2019-03-03 17:16:01+00:00,0
5660,147776222,https://github.com/LopezChris/Digital-Design-Projects.git,2018-09-07 05:43:54+00:00,Small Verilog applications written for Digital Design Course,LopezChris/Digital-Design-Projects,Verilog,Digital-Design-Projects,5055,1,2019-03-26 04:28:48+00:00,0
5661,149579039,https://github.com/conangit/fpga_timing.git,2018-09-20 08:45:17+00:00,基于《Verilog那些事-时序篇》的仿真练习,conangit/fpga_timing,Verilog,fpga_timing,44093,1,2023-08-12 04:20:45+00:00,3
5662,147710887,https://github.com/sammy17/riscv_vivado.git,2018-09-06 17:42:27+00:00,,sammy17/riscv_vivado,Verilog,riscv_vivado,929,1,2018-12-13 22:59:55+00:00,0
5663,143772218,https://github.com/NischalaRajaShekar/Design-of-Sequential-Logic-and-Memory-Transfer.git,2018-08-06 19:15:49+00:00,"The objective of this project is to design a sequential logic and memory transfer circuit using the hardware design language, Verilog. The data path is designed using sequential logic blocks such as counters, memory, registers, flip-flop, Arithmetic Logic Unit (ALU), multiplexers and a controller. The flow of data through the data path from one block to another is described using timing diagrams. The timing diagram of each module is analyzed to check for the associativity of same data movements. The controller controls the flow of data generated at regular clock intervals which results in different sets of output.",NischalaRajaShekar/Design-of-Sequential-Logic-and-Memory-Transfer,Verilog,Design-of-Sequential-Logic-and-Memory-Transfer,96,1,2019-01-13 07:23:29+00:00,0
5664,143196933,https://github.com/rrsmitto/FloatingPointALU.git,2018-08-01 19:03:59+00:00,,rrsmitto/FloatingPointALU,Verilog,FloatingPointALU,12,1,2024-07-29 19:27:22+00:00,0
5665,146260239,https://github.com/zhangkunming0216/Odd_Fre.git,2018-08-27 07:10:57+00:00,奇数50%占空比分频,zhangkunming0216/Odd_Fre,Verilog,Odd_Fre,0,1,2018-11-25 13:06:54+00:00,1
5666,147073815,https://github.com/enihplased/bram_fifo.git,2018-09-02 10:00:47+00:00,,enihplased/bram_fifo,Verilog,bram_fifo,12,1,2023-08-08 01:49:42+00:00,0
5667,148399037,https://github.com/ashfanvahora/Boolean-Function-using-Verilog-HDL.git,2018-09-12 00:47:30+00:00,Verilog code for boolean function y = a'b'+c',ashfanvahora/Boolean-Function-using-Verilog-HDL,Verilog,Boolean-Function-using-Verilog-HDL,205,1,2019-02-24 20:45:20+00:00,0
5668,150449375,https://github.com/conangit/fpga_lcmxo3lf.git,2018-09-26 15:33:03+00:00,基于LCMXO3LF-6900C-S-EVN,conangit/fpga_lcmxo3lf,Verilog,fpga_lcmxo3lf,14304,1,2021-11-23 08:31:35+00:00,0
5669,150365893,https://github.com/softminus/xpdr.git,2018-09-26 03:54:43+00:00,,softminus/xpdr,Verilog,xpdr,270,1,2021-05-06 06:05:51+00:00,1
5670,146941890,https://github.com/mohan-sharan/ZYBO-Zynq-Board.git,2018-08-31 21:01:26+00:00,FPGA Programming,mohan-sharan/ZYBO-Zynq-Board,Verilog,ZYBO-Zynq-Board,74,1,2018-12-21 21:06:44+00:00,0
5671,149520219,https://github.com/ewyuan/tiktaktoe.git,2018-09-19 22:40:24+00:00,A Tic-Tac-Toe-like game implemented in Verilog,ewyuan/tiktaktoe,Verilog,tiktaktoe,32,1,2018-09-20 21:00:42+00:00,0
5672,144364772,https://github.com/ritikchanna/Verilog-Practice.git,2018-08-11 07:26:00+00:00,,ritikchanna/Verilog-Practice,Verilog,Verilog-Practice,5,1,2022-05-23 20:47:49+00:00,0
5673,145067821,https://github.com/RichlyElks/Reaction-Timer.git,2018-08-17 03:34:56+00:00,Synthesized a game which measured the user's reaction time in Verilog on an FPGA.,RichlyElks/Reaction-Timer,Verilog,Reaction-Timer,5322,1,2023-03-05 09:10:48+00:00,0
5674,143902517,https://github.com/chintadinesh/pipeline_IITB_RISC.git,2018-08-07 16:52:38+00:00,The project is 5 stage pipline CPU design of custom RISC ISA.,chintadinesh/pipeline_IITB_RISC,Verilog,pipeline_IITB_RISC,18,1,2022-05-08 09:31:12+00:00,0
5675,148865665,https://github.com/Panmani/Flappy-Bird-on-FPGA.git,2018-09-15 03:26:37+00:00,,Panmani/Flappy-Bird-on-FPGA,Verilog,Flappy-Bird-on-FPGA,23,1,2022-05-07 13:34:47+00:00,1
5676,149320509,https://github.com/MarzhanBekbolat/HBlast.git,2018-09-18 16:39:47+00:00,,MarzhanBekbolat/HBlast,Verilog,HBlast,8684,1,2020-07-09 03:39:03+00:00,1
5677,150329835,https://github.com/rudyghill/arithmetic-logic-unit.git,2018-09-25 21:11:25+00:00,An ALU written in Verilog.,rudyghill/arithmetic-logic-unit,Verilog,arithmetic-logic-unit,21,1,2023-04-07 16:59:38+00:00,1
5678,150108241,https://github.com/f6fvy/fpga_bouncing_balls.git,2018-09-24 13:37:56+00:00,Up to 4 balls bouncing in a VGA 640 x 480 screen running on a low-cost Chinese FPGA Cyclone IV dvpt board A-C4E6E10 ,f6fvy/fpga_bouncing_balls,Verilog,fpga_bouncing_balls,93,1,2023-12-28 13:40:16+00:00,0
5679,150252223,https://github.com/secworks/ocb.git,2018-09-25 11:08:59+00:00,Verilog implementation of the OCB authenticated encryption mode.,secworks/ocb,Verilog,ocb,12,1,2022-01-29 23:26:53+00:00,1
5680,144562271,https://github.com/crazyalpha/CORDIC.git,2018-08-13 10:07:22+00:00,parameterized CORDIC algorithm,crazyalpha/CORDIC,Verilog,CORDIC,4,1,2021-09-21 23:46:33+00:00,0
5681,143325930,https://github.com/796F/pcie.git,2018-08-02 17:31:50+00:00,,796F/pcie,Verilog,pcie,57,1,2022-04-28 23:13:04+00:00,0
5682,142185187,https://github.com/lizhihao6/Oscilloscope.git,2018-07-24 16:29:16+00:00,频率计的FPGA实现,lizhihao6/Oscilloscope,Verilog,Oscilloscope,9,1,2023-03-22 11:20:52+00:00,2
5683,143533535,https://github.com/zyldgd/16Channel.git,2018-08-04 14:00:48+00:00,,zyldgd/16Channel,Verilog,16Channel,18180,1,2022-04-22 08:07:09+00:00,0
5684,143105643,https://github.com/buwanmei/FPGA-Control-SDRAM.git,2018-08-01 04:54:58+00:00,Opensoc first: FPGA control SDRAM,buwanmei/FPGA-Control-SDRAM,Verilog,FPGA-Control-SDRAM,18670,1,2022-02-11 12:18:58+00:00,0
5685,141753280,https://github.com/jeffreylu1/Basys3.git,2018-07-20 20:07:45+00:00,,jeffreylu1/Basys3,Verilog,Basys3,25,1,2021-01-05 15:42:43+00:00,1
5686,140952912,https://github.com/Verdvana/3_8_Decoder.git,2018-07-14 14:35:20+00:00,基于FPGA的3_8译码器,Verdvana/3_8_Decoder,Verilog,3_8_Decoder,222,1,2022-03-25 08:30:12+00:00,0
5687,150193440,https://github.com/sgosiaco/eec180b.git,2018-09-25 01:59:46+00:00,,sgosiaco/eec180b,Verilog,eec180b,31801,1,2022-09-27 13:55:51+00:00,0
5688,143638862,https://github.com/reed-foster/u8.git,2018-08-05 18:43:04+00:00,8-bit CPU with sdram controller and advanced peripherals,reed-foster/u8,Verilog,u8,25,1,2019-08-30 02:21:30+00:00,0
5689,145864912,https://github.com/amitabhyadav/verilog_code_repo.git,2018-08-23 14:26:33+00:00,A storage for generally used verilog codes,amitabhyadav/verilog_code_repo,Verilog,verilog_code_repo,9,1,2023-03-05 03:59:53+00:00,0
5690,140941041,https://github.com/skatanik/LCD-OLinuXino-7-framebuffer-linux-driver.git,2018-07-14 11:35:41+00:00,,skatanik/LCD-OLinuXino-7-framebuffer-linux-driver,Verilog,LCD-OLinuXino-7-framebuffer-linux-driver,8,1,2024-02-14 14:11:07+00:00,0
5691,146237232,https://github.com/GitCHES/AES_TIs.git,2018-08-27 02:32:40+00:00,Smaller and Faster First-Order DPA Resistant AES Implementations with Less or No Fresh Randomness,GitCHES/AES_TIs,Verilog,AES_TIs,48,1,2024-03-27 08:43:27+00:00,3
5692,149541073,https://github.com/ielecer/Linear_Block_Coding_Encoder.git,2018-09-20 02:40:51+00:00,,ielecer/Linear_Block_Coding_Encoder,Verilog,Linear_Block_Coding_Encoder,38,1,2021-03-05 01:59:43+00:00,0
5693,147864782,https://github.com/saunak1994/LinearRegressionModule.git,2018-09-07 19:13:36+00:00,,saunak1994/LinearRegressionModule,Verilog,LinearRegressionModule,3725,1,2019-10-19 21:37:46+00:00,0
5694,141001989,https://github.com/hanliutong/cpu.git,2018-07-15 05:52:02+00:00,"A 16-bit CPU similar to Intel 8086 (without pipeline), as course design of principles of computer organization.",hanliutong/cpu,Verilog,cpu,13277,1,2021-04-07 10:48:30+00:00,0
5695,141319022,https://github.com/chen-hao-chao/IIR-Filter.git,2018-07-17 16:58:33+00:00,The mechanism to filter noises in musics.,chen-hao-chao/IIR-Filter,Verilog,IIR-Filter,41,1,2022-11-11 03:07:05+00:00,0
5696,140881685,https://github.com/ortegaalfredo/tesis-optocrypt.git,2018-07-13 18:41:25+00:00,Digital design in FPGA of an encryption scheme for asymmetric optical channels.,ortegaalfredo/tesis-optocrypt,Verilog,tesis-optocrypt,221,1,2018-08-07 02:56:29+00:00,1
5697,141059322,https://github.com/joshjiejie/SGDMF.git,2018-07-15 21:22:24+00:00,Accelerating SGD MF on FPGA,joshjiejie/SGDMF,Verilog,SGDMF,16,1,2024-02-19 15:11:37+00:00,0
5698,142819216,https://github.com/peterpengwei/formalverify-machsuite.git,2018-07-30 03:18:17+00:00,,peterpengwei/formalverify-machsuite,Verilog,formalverify-machsuite,121,1,2024-06-21 05:25:46+00:00,0
5699,142117440,https://github.com/tejasatreya/Forensic-Speech-Processor.git,2018-07-24 06:54:23+00:00,Extracting MFC coefficients from speech samples and build a training model to recognize respective speakers,tejasatreya/Forensic-Speech-Processor,Verilog,Forensic-Speech-Processor,5,1,2021-08-03 08:07:56+00:00,0
5700,146235429,https://github.com/jakeh12/verilog.git,2018-08-27 02:13:06+00:00,,jakeh12/verilog,Verilog,verilog,35,1,2019-03-24 17:40:00+00:00,0
5701,148791523,https://github.com/Harrypotterrrr/Digital-design-course.git,2018-09-14 13:20:58+00:00,codes for my juniors majored in computer science in Tongji University,Harrypotterrrr/Digital-design-course,Verilog,Digital-design-course,35912,1,2018-11-27 03:11:29+00:00,0
5702,148080132,https://github.com/McLemoreT/ARM_LEGv8.git,2018-09-10 00:59:04+00:00,ARM Processor,McLemoreT/ARM_LEGv8,Verilog,ARM_LEGv8,126,1,2018-09-11 02:46:48+00:00,0
5703,145488959,https://github.com/kameron138/MIPS-ALU.git,2018-08-21 01:23:44+00:00,Functioning MIPS ALU coded in Verilog,kameron138/MIPS-ALU,Verilog,MIPS-ALU,60,1,2024-08-21 20:14:49+00:00,0
5704,155514739,https://github.com/olofk/serv.git,2018-10-31 07:15:00+00:00,SERV - The SErial RISC-V CPU,olofk/serv,Verilog,serv,12917,1424,2024-10-29 01:34:28+00:00,188
5705,154589900,https://github.com/efabless/raven-picorv32.git,2018-10-25 01:06:23+00:00,Silicon-validated SoC implementation of the PicoSoc/PicoRV32,efabless/raven-picorv32,Verilog,raven-picorv32,3680,258,2024-10-28 20:58:50+00:00,65
5706,153868970,https://github.com/soDLA-publishment/soDLA.git,2018-10-20 04:18:07+00:00,"Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated",soDLA-publishment/soDLA,Verilog,soDLA,59584,221,2024-10-29 00:56:06+00:00,48
5707,155564755,https://github.com/zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial.git,2018-10-31 13:46:33+00:00,"Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the functions. The instruction code, including the opcode, will be 18-bit.",zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial,Verilog,Basic-SIMD-Processor-Verilog-Tutorial,1579,121,2024-10-04 15:21:08+00:00,33
5708,152972347,https://github.com/risclite/ARM9-compatible-soft-CPU-core.git,2018-10-14 12:39:18+00:00,"This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz.  It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file.  This IP core is very compact. It is one .v file and has only less 1800 lines.",risclite/ARM9-compatible-soft-CPU-core,Verilog,ARM9-compatible-soft-CPU-core,105850,74,2024-10-17 01:30:15+00:00,32
5709,153287529,https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018.git,2018-10-16 13:11:24+00:00,,SpinalHDL/VexRiscvSoftcoreContest2018,Verilog,VexRiscvSoftcoreContest2018,3422,63,2023-12-23 13:54:05+00:00,16
5710,153775588,https://github.com/micro-FPGA/engine-V.git,2018-10-19 11:55:20+00:00,SoftCPU/SoC engine-V,micro-FPGA/engine-V,Verilog,engine-V,15333,54,2024-05-08 08:31:19+00:00,7
5711,151644574,https://github.com/aswaterman/trainwreck.git,2018-10-04 22:40:06+00:00,Original RISC-V 1.0 implementation.  Not supported.,aswaterman/trainwreck,Verilog,trainwreck,941,40,2024-04-28 10:04:30+00:00,14
5712,153412736,https://github.com/RickyTino/MangoMIPS32.git,2018-10-17 07:18:40+00:00,A softcore microprocessor of MIPS32 architecture.,RickyTino/MangoMIPS32,Verilog,MangoMIPS32,428,39,2023-11-30 18:28:19+00:00,10
5713,150881851,https://github.com/psnjk/SimpleCache.git,2018-09-29 16:18:12+00:00,Simple cache design implementation in verilog,psnjk/SimpleCache,Verilog,SimpleCache,6318,38,2024-09-22 14:22:49+00:00,13
5714,154804826,https://github.com/vladostan/comparchitecture.git,2018-10-26 08:48:11+00:00,Verilog and MIPS simple programs,vladostan/comparchitecture,Verilog,comparchitecture,234,37,2023-06-19 07:27:43+00:00,0
5715,152129081,https://github.com/altASIC/Open-CryptoNight-ASIC.git,2018-10-08 18:43:48+00:00,Open source hardware implementation of classic CryptoNight,altASIC/Open-CryptoNight-ASIC,Verilog,Open-CryptoNight-ASIC,55,35,2024-02-01 23:07:19+00:00,18
5716,153564416,https://github.com/matt-alencar/fpga-uart-tx-rx.git,2018-10-18 04:39:40+00:00,Basic UART TX/RX module for FPGA,matt-alencar/fpga-uart-tx-rx,Verilog,fpga-uart-tx-rx,56,29,2024-10-20 11:38:21+00:00,7
5717,154626592,https://github.com/1801BM1/k1801.git,2018-10-25 07:15:33+00:00,1801 series ULA reverse engineering,1801BM1/k1801,Verilog,k1801,23880,28,2024-10-18 02:12:35+00:00,10
5718,152986713,https://github.com/sehugg/fpga-examples.git,2018-10-14 15:08:01+00:00,FPGA examples for 8bitworkshop.com,sehugg/fpga-examples,Verilog,fpga-examples,30,27,2024-03-10 01:27:10+00:00,8
5719,153652242,https://github.com/nckubugman/NetFPGA-SUME-High-Frequency-Trading-Machine.git,2018-10-18 16:11:26+00:00,Use NetFPGA SUME to implement HFT Machine based on TWSE Stock Server,nckubugman/NetFPGA-SUME-High-Frequency-Trading-Machine,Verilog,NetFPGA-SUME-High-Frequency-Trading-Machine,1069,25,2024-08-20 08:01:39+00:00,6
5720,151738573,https://github.com/coole198669/viterbi_decoder.git,2018-10-05 15:07:18+00:00,Hardware Viterbi Decoder in verilog,coole198669/viterbi_decoder,Verilog,viterbi_decoder,10565,22,2024-10-25 02:30:04+00:00,4
5721,154446712,https://github.com/coreylammie/TCAS-STDP.git,2018-10-24 05:56:45+00:00,IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures,coreylammie/TCAS-STDP,Verilog,TCAS-STDP,22,22,2024-05-20 12:43:30+00:00,7
5722,152917342,https://github.com/ikotler/pinky8bitcpu.git,2018-10-13 21:49:47+00:00,Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3,ikotler/pinky8bitcpu,Verilog,pinky8bitcpu,13,20,2024-10-17 05:36:34+00:00,2
5723,151863926,https://github.com/Obs01ete/tof-driver.git,2018-10-06 17:21:34+00:00,Small FPGA project to connect a TOF camera to Blackfin,Obs01ete/tof-driver,Verilog,tof-driver,113,19,2024-10-09 23:46:22+00:00,3
5724,150499967,https://github.com/salcanmor/SRAM-tester-for-Cmod-A7-35T.git,2018-09-26 23:04:06+00:00,Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T,salcanmor/SRAM-tester-for-Cmod-A7-35T,Verilog,SRAM-tester-for-Cmod-A7-35T,68,18,2024-03-25 14:53:38+00:00,4
5725,153213837,https://github.com/kole-huang/picorv32_soc.git,2018-10-16 02:59:14+00:00,"picorv32_soc, simulation env, FPGA, boot code, RTOS",kole-huang/picorv32_soc,Verilog,picorv32_soc,251,15,2024-10-08 14:28:41+00:00,4
5726,152022444,https://github.com/jeremytregunna/ksa.git,2018-10-08 05:21:30+00:00,Kogge-Stone Adder in Verilog,jeremytregunna/ksa,Verilog,ksa,39,14,2023-10-30 10:33:14+00:00,8
5727,153598329,https://github.com/djzenma/RV32IC-CPU.git,2018-10-18 09:27:26+00:00,Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.,djzenma/RV32IC-CPU,Verilog,RV32IC-CPU,3348,14,2024-09-10 03:29:14+00:00,2
5728,153221935,https://github.com/JeremyV2014/VerilogSHA256Miner.git,2018-10-16 04:20:02+00:00,Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.,JeremyV2014/VerilogSHA256Miner,Verilog,VerilogSHA256Miner,2142,14,2024-05-19 08:31:40+00:00,2
5729,155651743,https://github.com/addisonElliott/SCIC.git,2018-11-01 02:38:30+00:00,Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.,addisonElliott/SCIC,Verilog,SCIC,3691,14,2024-07-22 12:40:51+00:00,1
5730,152142712,https://github.com/mcleod-ideafix/fpga_tv.git,2018-10-08 20:31:12+00:00,Some crazy experiments about using a FPGA to transmit a TV signal old-style,mcleod-ideafix/fpga_tv,Verilog,fpga_tv,619,13,2020-05-24 21:38:09+00:00,0
5731,155301950,https://github.com/alinxalinx/AX4010.git,2018-10-30 00:52:09+00:00,,alinxalinx/AX4010,Verilog,AX4010,203885,13,2023-12-20 07:22:57+00:00,8
5732,154591626,https://github.com/Icenowy/ice-risc.git,2018-10-25 01:25:16+00:00,RISC CPU by Icenowy,Icenowy/ice-risc,Verilog,ice-risc,100259,12,2023-03-30 11:30:57+00:00,0
5733,155308290,https://github.com/redchenjs/neopixel_led_controller_max10.git,2018-10-30 01:54:42+00:00,NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器,redchenjs/neopixel_led_controller_max10,Verilog,neopixel_led_controller_max10,1426,12,2024-03-16 06:56:47+00:00,3
5734,154128030,https://github.com/lawrie/tiny_ram_soc.git,2018-10-22 10:54:47+00:00,"Picorv32 SoC that uses only BRAM, not flash memory",lawrie/tiny_ram_soc,Verilog,tiny_ram_soc,714,12,2023-11-12 12:51:47+00:00,4
5735,154668575,https://github.com/powerplayer9/Voice-Based-Motor-Control.git,2018-10-25 12:40:28+00:00,A verilog HDL based project to control a servomotor with voice commands from an android phone.,powerplayer9/Voice-Based-Motor-Control,Verilog,Voice-Based-Motor-Control,560,11,2024-05-01 17:00:41+00:00,2
5736,153842824,https://github.com/daveshah1/ulx3s.git,2018-10-19 21:17:13+00:00,,daveshah1/ulx3s,Verilog,ulx3s,359,10,2023-12-30 09:51:16+00:00,1
5737,153960117,https://github.com/bmartini/cnn-coprocessor.git,2018-10-21 00:25:51+00:00,Convolutional Neural Networks Coprocessor,bmartini/cnn-coprocessor,Verilog,cnn-coprocessor,226,10,2024-01-17 03:09:45+00:00,3
5738,155786437,https://github.com/Digilent/Nexys-A7-100T-Keyboard.git,2018-11-01 23:04:50+00:00,,Digilent/Nexys-A7-100T-Keyboard,Verilog,Nexys-A7-100T-Keyboard,11,9,2024-05-17 07:41:30+00:00,11
5739,154223629,https://github.com/OpenVGS/OPSG.git,2018-10-22 22:06:15+00:00,A verilog implementation of different variants of the PSG/SN76489 sound generator,OpenVGS/OPSG,Verilog,OPSG,31,9,2024-10-27 12:36:23+00:00,2
5740,150972078,https://github.com/FlyGinger/MIPS-pipeline-CPU.git,2018-09-30 13:59:48+00:00,,FlyGinger/MIPS-pipeline-CPU,Verilog,MIPS-pipeline-CPU,62,8,2022-07-31 11:30:21+00:00,1
5741,151838621,https://github.com/ji1udd/SDR-3.git,2018-10-06 12:39:37+00:00,,ji1udd/SDR-3,Verilog,SDR-3,47868,8,2024-03-03 16:24:01+00:00,4
5742,155064391,https://github.com/pwmarcz/fpga-tools.git,2018-10-28 11:36:38+00:00,FPGA shared code for my projects,pwmarcz/fpga-tools,Verilog,fpga-tools,7185,8,2024-09-26 03:40:54+00:00,4
5743,151506392,https://github.com/danilo-bc/edge-detect.git,2018-10-04 02:02:30+00:00,Studies on basic hardware and software edge detection algorithms for future Stochastic Computing applications,danilo-bc/edge-detect,Verilog,edge-detect,548,7,2024-07-08 08:00:19+00:00,3
5744,155786444,https://github.com/Digilent/Nexys-A7-100T-XADC.git,2018-11-01 23:04:53+00:00,,Digilent/Nexys-A7-100T-XADC,Verilog,Nexys-A7-100T-XADC,16,7,2024-09-22 19:43:40+00:00,1
5745,151971755,https://github.com/ConchuOD/fpga_adpll.git,2018-10-07 18:21:47+00:00,FPGA based ADPLL Network in Verilog - Elec&Comp Eng Masters Project 2019,ConchuOD/fpga_adpll,Verilog,fpga_adpll,67996,7,2024-09-25 23:23:55+00:00,2
5746,151745998,https://github.com/RJ722/serial-adder-verilog.git,2018-10-05 16:03:00+00:00,Verilog HDL code for Serial Adder,RJ722/serial-adder-verilog,Verilog,serial-adder-verilog,7,7,2024-05-10 17:07:38+00:00,2
5747,152262661,https://github.com/wd5gnr/DensePackDecimal.git,2018-10-09 14:10:40+00:00,Need to fit 3 decimal digits in 10 bits with no multiplying or dividing? Here you go...,wd5gnr/DensePackDecimal,Verilog,DensePackDecimal,2,6,2023-11-17 22:19:04+00:00,1
5748,154047208,https://github.com/technocrat13/32bit-MAC-Unit.git,2018-10-21 20:01:19+00:00,"32 bit Vedic Multiplier, using the Urdhava Triyagbhayam Sutra Criss Cross method, coded in Verilog",technocrat13/32bit-MAC-Unit,Verilog,32bit-MAC-Unit,815,6,2024-06-25 13:36:53+00:00,6
5749,153866423,https://github.com/IdlessChaye/magicalcubeImageProcess.git,2018-10-20 03:34:56+00:00,FPGA project based on Xilinx FPGA EGO1 xc7a35tcsg324,IdlessChaye/magicalcubeImageProcess,Verilog,magicalcubeImageProcess,13746,6,2023-12-07 14:44:09+00:00,2
5750,150506450,https://github.com/DGP1997/MVB.git,2018-09-27 00:35:32+00:00,multiple functions vehicle bus,DGP1997/MVB,Verilog,MVB,53,6,2022-11-27 15:48:22+00:00,10
5751,152490359,https://github.com/shubhamsingh5/ece552-project.git,2018-10-10 21:10:10+00:00,,shubhamsingh5/ece552-project,Verilog,ece552-project,1608,6,2024-09-26 00:36:54+00:00,2
5752,152978451,https://github.com/BOSUKE/fpga_x_cryptocurrency.git,2018-10-14 13:46:16+00:00,同人誌 「FPGA×仮想通貨」関連ソースコード ,BOSUKE/fpga_x_cryptocurrency,Verilog,fpga_x_cryptocurrency,1332,6,2023-12-05 11:32:09+00:00,1
5753,153957568,https://github.com/jgobi/fewcore.git,2018-10-20 23:33:46+00:00,FEWcore é um core RISC-V que segue as especificações RV32E com algumas leves modificações. Este projeto é o trabalho prático da disciplina Organizações de Computadores 2 no semestre 2018/2 da UFMG.,jgobi/fewcore,Verilog,fewcore,2327,6,2024-07-06 08:44:30+00:00,1
5754,154590168,https://github.com/nanamake/avr_cpu.git,2018-10-25 01:09:31+00:00,AVR CPU Core Implementation in Verilog HDL.,nanamake/avr_cpu,Verilog,avr_cpu,244,5,2024-01-04 02:09:54+00:00,1
5755,152455180,https://github.com/aabotaleb/CU-FPGA-Satellite-images-streaming-on-ZYNQ-XC7Z020.git,2018-10-10 16:29:59+00:00,,aabotaleb/CU-FPGA-Satellite-images-streaming-on-ZYNQ-XC7Z020,Verilog,CU-FPGA-Satellite-images-streaming-on-ZYNQ-XC7Z020,44,5,2024-03-27 12:41:12+00:00,2
5756,152128439,https://github.com/mcleod-ideafix/spi_master.git,2018-10-08 18:38:51+00:00,A SPI master interface core for CPLD/FPGA,mcleod-ideafix/spi_master,Verilog,spi_master,21,5,2023-05-12 06:23:58+00:00,0
5757,153660675,https://github.com/jiin995/ASE.git,2018-10-18 17:19:11+00:00,,jiin995/ASE,Verilog,ASE,65491,5,2023-06-30 12:57:19+00:00,1
5758,151920433,https://github.com/jiegec/learn-licheetang.git,2018-10-07 08:24:04+00:00,,jiegec/learn-licheetang,Verilog,learn-licheetang,8,5,2024-01-07 10:43:31+00:00,0
5759,155640326,https://github.com/eanchlia/256_point_FFT.git,2018-11-01 00:31:45+00:00,256 Point FFT with adders 4 two input butterfly operators,eanchlia/256_point_FFT,Verilog,256_point_FFT,76,5,2024-01-11 08:34:27+00:00,1
5760,154849798,https://github.com/tymur-l/SnakeGame_FPGA.git,2018-10-26 14:46:41+00:00,A snake game implemented in Verilog to run on FPGA,tymur-l/SnakeGame_FPGA,Verilog,SnakeGame_FPGA,34731,5,2024-09-21 08:18:20+00:00,3
5761,151904248,https://github.com/fluorine21/Triple-Buffer.git,2018-10-07 03:57:27+00:00,A General Purpose Triple Frame Buffer,fluorine21/Triple-Buffer,Verilog,Triple-Buffer,19066,5,2024-09-28 03:49:10+00:00,2
5762,155713836,https://github.com/GT-CHIPS/Interface-Protocol.git,2018-11-01 12:46:41+00:00,Simple Interface Protocol RTL implementation,GT-CHIPS/Interface-Protocol,Verilog,Interface-Protocol,138,5,2023-03-27 03:21:14+00:00,2
5763,154201499,https://github.com/arx-research/cryptech.git,2018-10-22 19:14:37+00:00,Collection of CrypTech repos to making cloning easier.,arx-research/cryptech,Verilog,cryptech,26243,5,2023-09-10 02:59:36+00:00,6
5764,151911238,https://github.com/ztsorojev/Number-Classification.git,2018-10-07 06:05:11+00:00,Implemented a Single Layer of Neural Network in Verilog which recognizes a hand written number from an image.,ztsorojev/Number-Classification,Verilog,Number-Classification,119,5,2022-04-29 12:52:56+00:00,1
5765,154358161,https://github.com/nwputian/Multicycle-CPU-of-MIPS-by-Verilog.git,2018-10-23 16:05:18+00:00,A simple multicycle CPU of MIPS written in verilog. Project of computer archetecture lesson.,nwputian/Multicycle-CPU-of-MIPS-by-Verilog,Verilog,Multicycle-CPU-of-MIPS-by-Verilog,539,4,2023-12-28 17:51:36+00:00,0
5766,153755802,https://github.com/fluffyfreak/tf328.git,2018-10-19 09:04:30+00:00,The TF328 CD32 Ram + IDE Board,fluffyfreak/tf328,Verilog,tf328,991,4,2024-03-01 11:58:40+00:00,6
5767,155709825,https://github.com/LJSthu/SingleCycleCPU.git,2018-11-01 12:12:41+00:00,32 bit Single Cycle CPU——Tsinghua computer principle homework,LJSthu/SingleCycleCPU,Verilog,SingleCycleCPU,1828,4,2020-10-26 02:33:30+00:00,0
5768,153943043,https://github.com/rsarwar87/altera-soc-rootfs.git,2018-10-20 19:55:37+00:00,Condensation of scripts to build ubuntu distribution for Altera SoC,rsarwar87/altera-soc-rootfs,Verilog,altera-soc-rootfs,1606786,4,2024-05-28 16:44:15+00:00,2
5769,152666281,https://github.com/GabrielTofvesson/FreeCPU.git,2018-10-11 23:08:09+00:00,A CPU described in HDL for the Cyclone IV EP4CE6E22C8N,GabrielTofvesson/FreeCPU,Verilog,FreeCPU,55,3,2018-12-14 10:28:24+00:00,2
5770,153651240,https://github.com/frederickjboyd/ece253.git,2018-10-18 16:03:22+00:00,Digital and Computer Systems (Fall 2018),frederickjboyd/ece253,Verilog,ece253,736,3,2021-10-26 21:44:04+00:00,1
5771,153055282,https://github.com/GaryLMS/cordic.git,2018-10-15 04:57:34+00:00,cordic simulation and verilog implementation,GaryLMS/cordic,Verilog,cordic,4,3,2023-12-27 10:34:29+00:00,0
5772,152471409,https://github.com/University-Archive-BS/LC-AUT.git,2018-10-10 18:33:32+00:00,Logical Circuits Course @ AUT,University-Archive-BS/LC-AUT,Verilog,LC-AUT,449249,3,2023-01-28 17:18:33+00:00,0
5773,151788244,https://github.com/awlevin/WiscArchitecture.git,2018-10-05 23:29:45+00:00,A fully functional processor with a proprietary instruction set architecture.,awlevin/WiscArchitecture,Verilog,WiscArchitecture,2706,3,2023-03-07 16:47:39+00:00,0
5774,150787630,https://github.com/TeemoKill/50002-Full-Adder-Tester-with-Mojo-IO-Shield.git,2018-09-28 19:45:57+00:00,"yes, it is",TeemoKill/50002-Full-Adder-Tester-with-Mojo-IO-Shield,Verilog,50002-Full-Adder-Tester-with-Mojo-IO-Shield,667,3,2018-10-01 06:45:57+00:00,1
5775,154430733,https://github.com/yurerocha/FPGAAudioEqualizer.git,2018-10-24 03:06:01+00:00,,yurerocha/FPGAAudioEqualizer,Verilog,FPGAAudioEqualizer,158,3,2024-03-26 10:30:48+00:00,0
5776,153158100,https://github.com/mattvenn/icebreaker-pll.git,2018-10-15 17:56:22+00:00,,mattvenn/icebreaker-pll,Verilog,icebreaker-pll,1,3,2023-08-08 01:40:29+00:00,0
5777,151649414,https://github.com/mithro/litex-buildenv-arty-yosys-xilinx.git,2018-10-04 23:45:56+00:00,Attempt to use Yosys for synthesis with Vivado for place and route on a SoC generated by LiteX for the Digilent Arty board.,mithro/litex-buildenv-arty-yosys-xilinx,Verilog,litex-buildenv-arty-yosys-xilinx,18209,3,2022-05-05 06:31:41+00:00,1
5778,154500552,https://github.com/mass584/lattice-env.git,2018-10-24 12:51:18+00:00,,mass584/lattice-env,Verilog,lattice-env,14,3,2019-11-02 16:54:02+00:00,0
5779,155173391,https://github.com/shamim-hussain/fpga_fft_spectrum_analyzer.git,2018-10-29 08:00:01+00:00,This project implements the fft algorithm on the Spartan 3E FPGA (Papillio One Platform) which in turn is used as a spectrum analyzer with some added hardware (e.g. ADC).,shamim-hussain/fpga_fft_spectrum_analyzer,Verilog,fpga_fft_spectrum_analyzer,662,3,2024-10-23 02:06:19+00:00,3
5780,155338046,https://github.com/Emrys-Hong/SUTD-16-bit-alu.git,2018-10-30 06:50:04+00:00,"A 16 bit adder using lucid language programming on FPGA, can achieve alu functions and auto testing",Emrys-Hong/SUTD-16-bit-alu,Verilog,SUTD-16-bit-alu,13660,3,2021-03-21 16:38:37+00:00,2
5781,153280877,https://github.com/k1rill-fedoseev/calculator.git,2018-10-16 12:22:27+00:00,CA project,k1rill-fedoseev/calculator,Verilog,calculator,51,3,2024-01-07 15:36:23+00:00,1
5782,153966328,https://github.com/tocache/STEP-Lattice-MachXO2-FPGA.git,2018-10-21 02:25:09+00:00,"A repository of my Lattice MachXO2 FPGA, using a STEP MaxhXO2 development board v2.2",tocache/STEP-Lattice-MachXO2-FPGA,Verilog,STEP-Lattice-MachXO2-FPGA,11920,3,2022-04-16 21:36:57+00:00,1
5783,155933088,https://github.com/CasperN/syst01ic.git,2018-11-02 23:50:09+00:00,Systolic array matrix multiply,CasperN/syst01ic,Verilog,syst01ic,6,3,2023-08-03 09:51:42+00:00,2
5784,151548608,https://github.com/chiseng/full-bit-adder.git,2018-10-04 09:34:41+00:00,,chiseng/full-bit-adder,Verilog,full-bit-adder,25025,3,2019-01-08 13:43:21+00:00,0
5785,152848112,https://github.com/deekshithkrishnegowda/EE287-256-Input-radix2-FFT.git,2018-10-13 07:44:27+00:00,EE287 Final project,deekshithkrishnegowda/EE287-256-Input-radix2-FFT,Verilog,EE287-256-Input-radix2-FFT,11190,2,2022-02-18 02:22:34+00:00,0
5786,150991699,https://github.com/FPGA-Bot-Yang/MD_RangeLimited_HDL_S10.git,2018-09-30 17:57:56+00:00,MD Range Limited HDL Code on Stratix 10 Board,FPGA-Bot-Yang/MD_RangeLimited_HDL_S10,Verilog,MD_RangeLimited_HDL_S10,79074,2,2019-09-13 15:29:38+00:00,2
5787,152976819,https://github.com/ArthurYZY/YCY_CPU.git,2018-10-14 13:29:39+00:00,the homework of Computer Organization course,ArthurYZY/YCY_CPU,Verilog,YCY_CPU,11,2,2018-11-01 15:30:00+00:00,0
5788,155656868,https://github.com/streetdogg/mips-cpu.git,2018-11-01 03:27:26+00:00,"Verilog implementation of a subset of MIPS 32 Bit Processor Instructions, ISA design, Assembler Design and Compiler design",streetdogg/mips-cpu,Verilog,mips-cpu,101,2,2024-02-27 03:54:28+00:00,1
5789,152864975,https://github.com/chiraggarg1/image_processing_filters_using_fpga.git,2018-10-13 11:22:59+00:00,,chiraggarg1/image_processing_filters_using_fpga,Verilog,image_processing_filters_using_fpga,10,2,2020-02-23 12:45:36+00:00,0
5790,154917198,https://github.com/akhilwadhwa22/4-and-8-Point-FFT-using-Verilog.git,2018-10-27 02:38:17+00:00,Implemented the butterfly diagram of 4-point and 8-point DIT (Discrete in Time) Fast Fourier Transform (FFT) using Verilog,akhilwadhwa22/4-and-8-Point-FFT-using-Verilog,Verilog,4-and-8-Point-FFT-using-Verilog,90,2,2024-04-04 04:52:43+00:00,0
5791,153972841,https://github.com/jeff916121/CVSD.git,2018-10-21 04:19:34+00:00,,jeff916121/CVSD,Verilog,CVSD,47788,2,2023-08-17 11:49:55+00:00,0
5792,155104197,https://github.com/CarlRaymond/DE0-Nano.git,2018-10-28 18:50:08+00:00,Experiments with Terasic DE0-Nano development board for Altera / Intel Cyclone IV FPGA,CarlRaymond/DE0-Nano,Verilog,DE0-Nano,70,2,2020-09-21 12:57:29+00:00,0
5793,152271286,https://github.com/AaronTYin/O-HDL-OTM.git,2018-10-09 15:01:08+00:00,原码二位乘法器的FPGA实现,AaronTYin/O-HDL-OTM,Verilog,O-HDL-OTM,595,2,2022-06-23 20:27:08+00:00,1
5794,155081084,https://github.com/conangit/fpga_integration.git,2018-10-28 14:39:56+00:00,基于黑金AX309,conangit/fpga_integration,Verilog,fpga_integration,55327,2,2023-12-08 04:14:45+00:00,2
5795,154457039,https://github.com/gxbzig/MIPS.git,2018-10-24 07:24:05+00:00,,gxbzig/MIPS,Verilog,MIPS,414,2,2021-07-23 18:52:10+00:00,0
5796,150482260,https://github.com/DarkAce65/verilog.git,2018-09-26 19:53:12+00:00,,DarkAce65/verilog,Verilog,verilog,10,2,2022-04-12 20:56:41+00:00,0
5797,155638904,https://github.com/eanchlia/MIPS-.git,2018-11-01 00:11:18+00:00,MIPS Proccessor with Hazard Control and Foward Chaining,eanchlia/MIPS-,Verilog,MIPS-,873,2,2021-07-27 02:31:40+00:00,0
5798,155534310,https://github.com/RathoreDevansh08/Garbage_Management_MiniProject.git,2018-10-31 09:51:17+00:00,Mini project (Digital design Lab (Semester 3)),RathoreDevansh08/Garbage_Management_MiniProject,Verilog,Garbage_Management_MiniProject,492,2,2022-12-03 06:44:37+00:00,0
5799,151397658,https://github.com/eeshan9815/SingleCycleCPU.git,2018-10-03 10:46:39+00:00,Verilog,eeshan9815/SingleCycleCPU,Verilog,SingleCycleCPU,202,2,2019-10-01 17:56:37+00:00,0
5800,154366352,https://github.com/fgoulding/HEVC-subpixel-interpolation.git,2018-10-23 17:04:57+00:00,,fgoulding/HEVC-subpixel-interpolation,Verilog,HEVC-subpixel-interpolation,3876,2,2019-05-12 18:06:48+00:00,2
5801,155639225,https://github.com/eanchlia/Floating_Point_IEEE_574.git,2018-11-01 00:16:10+00:00,5-state IEEE single precision (SP) floating point (FP) adder (Unpipelined and Pipelined),eanchlia/Floating_Point_IEEE_574,Verilog,Floating_Point_IEEE_574,362,2,2021-07-27 02:31:44+00:00,0
5802,152298463,https://github.com/mreza-kiani/CA-lab.git,2018-10-09 18:08:55+00:00,This repo is to hold our code in ca lab.,mreza-kiani/CA-lab,Verilog,CA-lab,12100,2,2019-05-27 10:19:28+00:00,0
5803,152183157,https://github.com/AaronTYin/O-HDL-IC_CurriculumDesign.git,2018-10-09 03:38:00+00:00,IC_CurriculumDesign,AaronTYin/O-HDL-IC_CurriculumDesign,Verilog,O-HDL-IC_CurriculumDesign,2828,2,2022-06-23 20:27:18+00:00,0
5804,151257012,https://github.com/MaxwellSiyuan/Mobile-Charger.git,2018-10-02 13:14:40+00:00,Mobile Charger project using Verilog in Xilinx Vivado targeting the Basys3 FPGA Board,MaxwellSiyuan/Mobile-Charger,Verilog,Mobile-Charger,1130,2,2021-11-17 08:40:34+00:00,0
5805,155669861,https://github.com/sumit-2020/FPGA.git,2018-11-01 06:12:30+00:00,Verilog implementation of a simple CLB based FPGA inspired from Xilinx XC2018,sumit-2020/FPGA,Verilog,FPGA,34,2,2019-08-13 01:38:09+00:00,0
5806,151809410,https://github.com/nqHITSZ/AdderTreeGenerateScript.git,2018-10-06 05:53:14+00:00,A python script for generating Parameterizable AdderTree(unsigned) verilog module.,nqHITSZ/AdderTreeGenerateScript,Verilog,AdderTreeGenerateScript,9,2,2024-10-01 22:52:47+00:00,0
5807,153146093,https://github.com/riusupov/rebecca.git,2018-10-15 16:26:03+00:00,Masked hardware verifier,riusupov/rebecca,Verilog,rebecca,88,2,2024-10-22 00:31:32+00:00,3
5808,154906171,https://github.com/powlib/proj_buscross.git,2018-10-26 23:50:53+00:00,A Vivado 2017.4 project that consists of a build to test the powlib crossbar on the Nexys DDR 4 board.,powlib/proj_buscross,Verilog,proj_buscross,5421,2,2020-07-10 16:07:40+00:00,0
5809,152590460,https://github.com/mczero80/tf530.git,2018-10-11 12:46:09+00:00,tf530,mczero80/tf530,Verilog,tf530,8536,2,2022-03-05 23:54:14+00:00,12
5810,155386670,https://github.com/JinBean/16bitALU.git,2018-10-30 13:04:41+00:00,Building a 16 bit Arithmetic Logic Unit using the Mojo v3 FPGA and Lucid,JinBean/16bitALU,Verilog,16bitALU,43,2,2021-03-21 16:38:53+00:00,1
5811,155001754,https://github.com/BaoAdrian/32bit-processor.git,2018-10-27 19:32:37+00:00,32-bit processor with Datapath and Controller designed to support various operations.,BaoAdrian/32bit-processor,Verilog,32bit-processor,7960,2,2024-07-09 03:00:34+00:00,0
5812,152998100,https://github.com/Anselmo95/DLX.git,2018-10-14 17:05:33+00:00,Building a functional model of the DLX processor with VHDL,Anselmo95/DLX,Verilog,DLX,38497,1,2021-04-05 23:06:55+00:00,0
5813,153563792,https://github.com/jakeh12/subleq-verilog.git,2018-10-18 04:30:31+00:00,,jakeh12/subleq-verilog,Verilog,subleq-verilog,2,1,2020-07-01 22:17:21+00:00,0
5814,154412777,https://github.com/junjihashimoto/blockchain-hs.git,2018-10-24 00:07:36+00:00,,junjihashimoto/blockchain-hs,Verilog,blockchain-hs,26,1,2018-10-31 00:34:25+00:00,0
5815,155786433,https://github.com/Digilent/Nexys-A7-50T-XADC.git,2018-11-01 23:04:47+00:00,,Digilent/Nexys-A7-50T-XADC,Verilog,Nexys-A7-50T-XADC,14,1,2020-09-14 17:16:53+00:00,1
5816,151986457,https://github.com/alecamaracm/Verilog-Game-Engine-with-PowerPoint-designer.git,2018-10-07 21:20:53+00:00,,alecamaracm/Verilog-Game-Engine-with-PowerPoint-designer,Verilog,Verilog-Game-Engine-with-PowerPoint-designer,255135,1,2022-01-07 21:49:18+00:00,0
5817,150947952,https://github.com/ClusterFights/star-crunch-cereal.git,2018-09-30 08:30:16+00:00,Made with real FPGA clusters!,ClusterFights/star-crunch-cereal,Verilog,star-crunch-cereal,7077,1,2019-04-22 16:44:26+00:00,1
5818,151839065,https://github.com/LimSean/Full-Adder-Checker.git,2018-10-06 12:45:36+00:00,Checks the input of the Combinational Logic of full adder either Automatically or Manually,LimSean/Full-Adder-Checker,Verilog,Full-Adder-Checker,405,1,2018-10-29 03:43:56+00:00,0
5819,150851600,https://github.com/Emrys-Hong/SUTD-Minihardware-project.git,2018-09-29 10:04:23+00:00,"1D minihard-ware project FPGA part, using lucid to programe FPGA to test whether ""full adder"" is functional. ",Emrys-Hong/SUTD-Minihardware-project,Verilog,SUTD-Minihardware-project,738,1,2020-05-25 07:53:06+00:00,0
5820,154463319,https://github.com/zeanfa/jtag.git,2018-10-24 08:11:16+00:00,,zeanfa/jtag,Verilog,jtag,3278,1,2021-03-29 02:57:31+00:00,1
5821,152931379,https://github.com/Kevinm23347/Project2_ELEC326.git,2018-10-14 02:12:29+00:00,,Kevinm23347/Project2_ELEC326,Verilog,Project2_ELEC326,36,1,2018-10-18 21:50:40+00:00,0
5822,154270732,https://github.com/wd5gnr/bootcamp5-uart.git,2018-10-23 06:00:00+00:00,UART for FPGA Bootcamp #5,wd5gnr/bootcamp5-uart,Verilog,bootcamp5-uart,6,1,2022-04-19 23:27:36+00:00,0
5823,150505636,https://github.com/luciana-t/INF-251.git,2018-09-27 00:24:25+00:00,Arquivos do Trabalho 2 - INF251,luciana-t/INF-251,Verilog,INF-251,25,1,2021-04-06 01:22:07+00:00,0
5824,152835126,https://github.com/deekshithkrishnegowda/EE271--Traffic-signal-controller.git,2018-10-13 04:30:53+00:00,EE271 Optional project. FPGA implementation.,deekshithkrishnegowda/EE271--Traffic-signal-controller,Verilog,EE271--Traffic-signal-controller,1842,1,2023-09-07 07:04:24+00:00,0
5825,152249767,https://github.com/zhangshuai-neu/picorv32_security_component.git,2018-10-09 12:47:18+00:00,modify picorv32 core and add some secutiry components,zhangshuai-neu/picorv32_security_component,Verilog,picorv32_security_component,25895,1,2019-01-07 10:58:59+00:00,1
5826,153877566,https://github.com/shubhankar87/B.Tech_Projects.git,2018-10-20 06:45:36+00:00,Undergraduate Projects which are done under my guidance at various national importance institute will be available here.,shubhankar87/B.Tech_Projects,Verilog,B.Tech_Projects,4,1,2023-10-24 16:45:12+00:00,0
5827,154774354,https://github.com/LBL-BIDS/peripheral-drivers.git,2018-10-26 03:51:20+00:00,,LBL-BIDS/peripheral-drivers,Verilog,peripheral-drivers,68,1,2021-12-07 12:44:09+00:00,2
5828,154774540,https://github.com/LBL-BIDS/fpga-family.git,2018-10-26 03:53:22+00:00,,LBL-BIDS/fpga-family,Verilog,fpga-family,44,1,2018-12-19 16:51:37+00:00,1
5829,154448000,https://github.com/pkashyap95/SHA256.git,2018-10-24 06:09:36+00:00,Physical implementaion of SHA 265 in hardware. The core is limited to a message length of 55 characters.,pkashyap95/SHA256,Verilog,SHA256,12,1,2019-05-13 01:56:02+00:00,0
5830,154415381,https://github.com/dadecker/Computer_Systems_Design.git,2018-10-24 00:40:20+00:00,,dadecker/Computer_Systems_Design,Verilog,Computer_Systems_Design,1960,1,2023-08-09 19:13:49+00:00,2
5831,153610446,https://github.com/ahlee-shawn/Computer-Organization-2018-spring-NCTU.git,2018-10-18 11:07:08+00:00,The homework of the course lectured by 李毅郎 in 2018 spring in NCTU.,ahlee-shawn/Computer-Organization-2018-spring-NCTU,Verilog,Computer-Organization-2018-spring-NCTU,3661,1,2024-07-18 17:15:06+00:00,0
5832,153653574,https://github.com/athulp01/mips-16bit.git,2018-10-18 16:21:21+00:00,Implementation of a single cycle 16-bit MIPS architecture in Verilog ,athulp01/mips-16bit,Verilog,mips-16bit,1368,1,2024-05-28 16:05:51+00:00,0
5833,151416048,https://github.com/rjw57/fpga-computer.git,2018-10-03 13:21:36+00:00,,rjw57/fpga-computer,Verilog,fpga-computer,230,1,2019-01-03 08:08:10+00:00,1
5834,153385718,https://github.com/manchii/Proyecto_VF.git,2018-10-17 02:46:41+00:00,,manchii/Proyecto_VF,Verilog,Proyecto_VF,3359,1,2018-11-25 23:09:00+00:00,2
5835,152834869,https://github.com/deekshithkrishnegowda/EE271--Implementation-and-Analyzing-64-bit-Conditional-Sum-and-Carry-Select-Adders.git,2018-10-13 04:26:26+00:00,EE271 Final project,deekshithkrishnegowda/EE271--Implementation-and-Analyzing-64-bit-Conditional-Sum-and-Carry-Select-Adders,Verilog,EE271--Implementation-and-Analyzing-64-bit-Conditional-Sum-and-Carry-Select-Adders,1199,1,2023-09-15 11:42:56+00:00,0
5836,155631141,https://github.com/MuradAkh/fpga-lightbike.git,2018-10-31 22:27:46+00:00,,MuradAkh/fpga-lightbike,Verilog,fpga-lightbike,137861,1,2021-03-06 21:14:50+00:00,0
5837,155922787,https://github.com/ITBA-E3-2018/tpf-team-6.git,2018-11-02 21:21:42+00:00,tpf-team-6 created by GitHub Classroom,ITBA-E3-2018/tpf-team-6,Verilog,tpf-team-6,11105,1,2018-11-30 05:39:42+00:00,0
5838,154456056,https://github.com/FrancoisRem/SpaceInvadersElec.git,2018-10-24 07:16:53+00:00,Projet d'Electronique Mines 2018,FrancoisRem/SpaceInvadersElec,Verilog,SpaceInvadersElec,76,1,2019-06-28 08:07:42+00:00,2
5839,155234938,https://github.com/MNourbakhsh75/cad_ca1.git,2018-10-29 15:25:02+00:00,Computer-Aided Design Course Assignment - Spring 2018 - University of Tehran,MNourbakhsh75/cad_ca1,Verilog,cad_ca1,17,1,2024-04-01 13:19:52+00:00,0
5840,155035214,https://github.com/AntonioRodCas/UART.git,2018-10-28 04:28:36+00:00,,AntonioRodCas/UART,Verilog,UART,15,1,2021-08-27 06:16:05+00:00,0
5841,150588622,https://github.com/gasanchez10/ARQUI.git,2018-09-27 13:09:11+00:00,PROYECTO 1 ARQUI,gasanchez10/ARQUI,Verilog,ARQUI,2913,1,2018-09-28 02:17:58+00:00,0
5842,152092347,https://github.com/AntonioRodCas/RegisterFile.git,2018-10-08 14:18:50+00:00,,AntonioRodCas/RegisterFile,Verilog,RegisterFile,3,1,2021-08-27 06:16:08+00:00,0
5843,152932821,https://github.com/SWUSTlzp/FPGA-.git,2018-10-14 02:37:29+00:00,Just another repository,SWUSTlzp/FPGA-,Verilog,FPGA-,26051,1,2021-12-13 12:55:48+00:00,0
5844,154152970,https://github.com/ericwu13/chisel_project.git,2018-10-22 13:53:55+00:00,Aim to design an accelerator using Chisel,ericwu13/chisel_project,Verilog,chisel_project,1397,1,2019-07-29 12:50:42+00:00,0
5845,154160608,https://github.com/roo16kie/Dividor_Verilog.git,2018-10-22 14:41:56+00:00,Implement a dividor without the '/' built in Verilog .,roo16kie/Dividor_Verilog,Verilog,Dividor_Verilog,674,1,2018-12-13 22:50:34+00:00,0
5846,153073138,https://github.com/ZhipengLi-98/Simple-ALU.git,2018-10-15 07:48:06+00:00,THU Computer Organization Course Experiment,ZhipengLi-98/Simple-ALU,Verilog,Simple-ALU,6593,1,2023-09-26 08:14:12+00:00,0
5847,153609498,https://github.com/cwchenwang/THCOMIPS32e.git,2018-10-18 10:58:47+00:00,Yet another implementation of THCO MIPS32e,cwchenwang/THCOMIPS32e,Verilog,THCOMIPS32e,4071,1,2018-12-20 09:14:35+00:00,0
5848,151476622,https://github.com/AntonioRodCas/Sequential_Multiplier.git,2018-10-03 20:32:13+00:00,,AntonioRodCas/Sequential_Multiplier,Verilog,Sequential_Multiplier,5,1,2021-08-27 06:15:47+00:00,0
5849,150585901,https://github.com/jievince/NSCSCC2-CPU.git,2018-09-27 12:48:31+00:00,5-stages MIPS CPU,jievince/NSCSCC2-CPU,Verilog,NSCSCC2-CPU,33,1,2021-04-08 11:41:27+00:00,1
5850,155186414,https://github.com/fenrir300/Intel-Cyclone-10GX-helloworld.git,2018-10-29 09:37:40+00:00,Hello World with Intel Cyclone 10 GX,fenrir300/Intel-Cyclone-10GX-helloworld,Verilog,Intel-Cyclone-10GX-helloworld,1076,1,2022-05-02 19:09:09+00:00,2
5851,155406237,https://github.com/succulentxb/decoder_encoder.git,2018-10-30 15:10:46+00:00,"3-8 decoder, 4-2 encoder",succulentxb/decoder_encoder,Verilog,decoder_encoder,1,1,2019-02-01 06:29:45+00:00,0
5852,151614001,https://github.com/oaxelou/FPGAs.git,2018-10-04 17:58:16+00:00,Hardware - Verilog,oaxelou/FPGAs,Verilog,FPGAs,6439,1,2022-03-31 18:00:27+00:00,0
5853,154253601,https://github.com/PaulKMandal/PingPong.git,2018-10-23 03:05:59+00:00,A PingPong game coded in Verilog,PaulKMandal/PingPong,Verilog,PingPong,3,1,2023-04-06 18:00:12+00:00,0
5854,155820905,https://github.com/sff1019/verilog-kenpuro.git,2018-11-02 06:00:16+00:00,Github page for tokyo tech's kenpro assignment,sff1019/verilog-kenpuro,Verilog,verilog-kenpuro,21597,1,2018-11-15 06:56:44+00:00,0
5855,152129793,https://github.com/mcleod-ideafix/fpga_training_modules.git,2018-10-08 18:49:24+00:00,"A collection of Verilog modules that adds a number of useful indicators on screen, similar to leds, switches and displays that most trainers have",mcleod-ideafix/fpga_training_modules,Verilog,fpga_training_modules,126,1,2019-12-11 21:08:52+00:00,1
5856,150543216,https://github.com/140591x/FYP.git,2018-09-27 06:59:45+00:00,,140591x/FYP,Verilog,FYP,5821,1,2018-11-29 20:04:43+00:00,0
5857,150725993,https://github.com/hust-nj/vendor-design.git,2018-09-28 10:46:22+00:00,,hust-nj/vendor-design,Verilog,vendor-design,4348,1,2018-09-28 13:24:20+00:00,0
5858,154769004,https://github.com/QCheng5453/Ring_NoC.git,2018-10-26 02:58:36+00:00,CPUs over 4-node ring NoC,QCheng5453/Ring_NoC,Verilog,Ring_NoC,11,1,2023-03-28 13:28:35+00:00,0
5859,155631219,https://github.com/eanchlia/carry_sum_adder.git,2018-10-31 22:28:39+00:00,64-bit Carry Sum Adder,eanchlia/carry_sum_adder,Verilog,carry_sum_adder,737,1,2021-07-27 02:31:42+00:00,0
5860,152340628,https://github.com/rammiah/logical-circuit-design.git,2018-10-10 00:47:41+00:00,数字逻辑课程设计,rammiah/logical-circuit-design,Verilog,logical-circuit-design,12,1,2023-12-24 02:25:34+00:00,0
5861,151965464,https://github.com/ChrisPVille/raisin64-cpu.git,2018-10-07 17:09:57+00:00,,ChrisPVille/raisin64-cpu,Verilog,raisin64-cpu,119,1,2022-01-14 18:29:30+00:00,1
5862,152318200,https://github.com/Falanke21/csc-computer-organization.git,2018-10-09 20:40:43+00:00,My implementation of this course. Not to be plagiarized. ,Falanke21/csc-computer-organization,Verilog,csc-computer-organization,50587,1,2018-12-08 23:42:36+00:00,0
5863,151504108,https://github.com/SunLibo33/FPGA-QQ-Video-Lesson.git,2018-10-04 01:35:06+00:00,FPGA入门到实战-录播课-上海V3学院,SunLibo33/FPGA-QQ-Video-Lesson,Verilog,FPGA-QQ-Video-Lesson,111252,1,2021-06-01 22:32:18+00:00,0
5864,152114294,https://github.com/BrunoSalesCI/Washing-Machine-with-coin.git,2018-10-08 16:48:53+00:00,"Code in verilog of a washing machine for the final project of the discipline of Logical Circuits II, MIT, UFPB",BrunoSalesCI/Washing-Machine-with-coin,Verilog,Washing-Machine-with-coin,9,1,2018-11-01 21:02:34+00:00,0
5865,152573907,https://github.com/cloudcalvin/oss-c-rtl.git,2018-10-11 10:31:00+00:00,C/C++ to RTL Equivalence Checking Formal Verification Free for open source projects,cloudcalvin/oss-c-rtl,Verilog,oss-c-rtl,76,1,2022-03-08 18:15:45+00:00,0
5866,152080177,https://github.com/danni-popova/Y3-VHDL.git,2018-10-08 12:57:32+00:00,Problem based coursework task: Digital Modulation System written in VHDL,danni-popova/Y3-VHDL,Verilog,Y3-VHDL,12836,1,2019-08-24 00:09:19+00:00,0
5867,151789934,https://github.com/wchen329/ece552-project.git,2018-10-06 00:02:44+00:00,ECE 552 Class Project,wchen329/ece552-project,Verilog,ece552-project,906,1,2019-02-04 09:14:57+00:00,1
5868,154804262,https://github.com/nirosed/Serial-port-data-transmit.git,2018-10-26 08:44:05+00:00,Serial port data transmit implemented by verilog,nirosed/Serial-port-data-transmit,Verilog,Serial-port-data-transmit,15,1,2019-05-17 13:29:11+00:00,0
5869,154738735,https://github.com/Digilent/Arty-S7-25-Pmod-I2S2.git,2018-10-25 21:17:00+00:00,,Digilent/Arty-S7-25-Pmod-I2S2,Verilog,Arty-S7-25-Pmod-I2S2,14,1,2023-09-18 13:13:22+00:00,0
5870,153812445,https://github.com/Jesusiteso/Anguiano_Valadez_Practica_2.git,2018-10-19 16:34:16+00:00,Practica 2 de Arquitectura computacional,Jesusiteso/Anguiano_Valadez_Practica_2,Verilog,Anguiano_Valadez_Practica_2,82,1,2019-09-12 13:00:24+00:00,0
5871,153754913,https://github.com/nqHITSZ/Graduation.git,2018-10-19 08:57:52+00:00,,nqHITSZ/Graduation,Verilog,Graduation,14922,1,2022-04-11 19:36:20+00:00,0
5872,150694105,https://github.com/jeongukjae/electrical-and-computer-design-laboratory-2-assignments.git,2018-09-28 06:15:00+00:00,전자전기컴퓨터설계실험II 자료,jeongukjae/electrical-and-computer-design-laboratory-2-assignments,Verilog,electrical-and-computer-design-laboratory-2-assignments,51792,1,2023-01-28 16:46:30+00:00,0
5873,153468805,https://github.com/COMEXP2018/COMEXP.git,2018-10-17 14:14:12+00:00,THUEE《通信原理实验》2018代码仓库,COMEXP2018/COMEXP,Verilog,COMEXP,4609,1,2022-10-20 12:59:16+00:00,2
5874,152547449,https://github.com/earthloong/VCU1525_Mining.git,2018-10-11 07:11:45+00:00,,earthloong/VCU1525_Mining,Verilog,VCU1525_Mining,158,1,2021-01-27 07:51:18+00:00,7
5875,155432401,https://github.com/PengShanshan99/ALU16bitFPGA.git,2018-10-30 17:58:05+00:00,For Computation Structure 1d Project.,PengShanshan99/ALU16bitFPGA,Verilog,ALU16bitFPGA,1408,1,2018-11-25 08:30:54+00:00,0
5876,152876427,https://github.com/neoH/power_sim_lab.git,2018-10-13 13:47:29+00:00,a lab for power simulation and upf grammer,neoH/power_sim_lab,Verilog,power_sim_lab,9,1,2024-05-27 15:29:07+00:00,0
5877,153027238,https://github.com/harshalmittal4/24-bit-RISC-Processor.git,2018-10-14 23:10:19+00:00,Computer Architecture-MIPS Processor simulation in verilog with self developed ISA,harshalmittal4/24-bit-RISC-Processor,Verilog,24-bit-RISC-Processor,729,1,2023-01-09 00:34:31+00:00,0
5878,150449375,https://github.com/conangit/fpga_lcmxo3lf.git,2018-09-26 15:33:03+00:00,基于LCMXO3LF-6900C-S-EVN,conangit/fpga_lcmxo3lf,Verilog,fpga_lcmxo3lf,14304,1,2021-11-23 08:31:35+00:00,0
5879,150365893,https://github.com/softminus/xpdr.git,2018-09-26 03:54:43+00:00,,softminus/xpdr,Verilog,xpdr,270,1,2021-05-06 06:05:51+00:00,1
5880,150849976,https://github.com/dizhenhuoshan/Arch_2018.git,2018-09-29 09:44:57+00:00,This is for the RISC_V CPU Task in Arch_2018,dizhenhuoshan/Arch_2018,Verilog,Arch_2018,58371,1,2019-11-01 13:18:19+00:00,1
5881,150556370,https://github.com/nipunbharti/VLSI.git,2018-09-27 08:45:28+00:00,Verilog codes for VLSI Lab,nipunbharti/VLSI,Verilog,VLSI,293,1,2018-11-15 14:20:37+00:00,0
5882,151254427,https://github.com/MaxwellSiyuan/Calculator-with-music.git,2018-10-02 12:56:19+00:00,Calculator with music project written using Verilog in Xilinx Vivado targeting the Basys3 FPGA Board,MaxwellSiyuan/Calculator-with-music,Verilog,Calculator-with-music,4272,1,2021-07-20 01:15:51+00:00,0
5883,154008303,https://github.com/cpu2018-1/core.git,2018-10-21 12:56:25+00:00,,cpu2018-1/core,Verilog,core,32,1,2018-11-20 00:58:13+00:00,0
5884,154449543,https://github.com/Yidien/aes128-verilog.git,2018-10-24 06:23:03+00:00,,Yidien/aes128-verilog,Verilog,aes128-verilog,1413,1,2020-05-21 08:52:36+00:00,0
5885,152956667,https://github.com/ynskog/bv5k_fpga.git,2018-10-14 09:06:09+00:00,FPGA firmware for automotive radar and thermal imager,ynskog/bv5k_fpga,Verilog,bv5k_fpga,141,1,2023-12-27 09:53:01+00:00,0
5886,155739909,https://github.com/ZacharyZampa/ECE287_Project.git,2018-11-01 15:57:25+00:00,,ZacharyZampa/ECE287_Project,Verilog,ECE287_Project,1165,1,2024-09-25 22:23:53+00:00,0
5887,154350027,https://github.com/2php/tcpiptoy.git,2018-10-23 15:12:57+00:00,a gigabit tcpip (udp tx/rx) toy based 88E1111 phy,2php/tcpiptoy,Verilog,tcpiptoy,1369,1,2024-08-22 14:40:36+00:00,1
5888,151793837,https://github.com/Shefali-Pandey/uart-communication.git,2018-10-06 01:18:46+00:00,uart,Shefali-Pandey/uart-communication,Verilog,uart-communication,7,1,2021-02-02 15:06:46+00:00,1
5889,150642927,https://github.com/KasparMatas/MLontoFPGAs.git,2018-09-27 20:18:07+00:00,Undergraduate final year project,KasparMatas/MLontoFPGAs,Verilog,MLontoFPGAs,578,1,2022-06-01 06:06:05+00:00,1
5890,151958185,https://github.com/AaronTYin/O-HDL-5HighPassFirFilter.git,2018-10-07 15:55:16+00:00,5HighPassFirFilter,AaronTYin/O-HDL-5HighPassFirFilter,Verilog,O-HDL-5HighPassFirFilter,3901,1,2022-06-23 20:27:24+00:00,0
5891,152638895,https://github.com/FelipeNasci/urna_Eletronica.git,2018-10-11 18:40:12+00:00,Projeto final da disciplina de Circuitos Lógicos 2,FelipeNasci/urna_Eletronica,Verilog,urna_Eletronica,4714,1,2018-11-08 03:54:41+00:00,0
5892,152456508,https://github.com/krishnasree45/Computer-architecture-lab-codes.git,2018-10-10 16:39:33+00:00,"Codes for floating point addition, subtraction, and multiplication using wallace tree multiplication. Associative cache. load and store architecture. Utitlizing these developed a processor.",krishnasree45/Computer-architecture-lab-codes,Verilog,Computer-architecture-lab-codes,1438,1,2019-06-03 09:22:02+00:00,0
5893,150900802,https://github.com/NavyashreeChandraiah/Advanced-Digital-System-Design.git,2018-09-29 20:31:26+00:00,,NavyashreeChandraiah/Advanced-Digital-System-Design,Verilog,Advanced-Digital-System-Design,6,1,2019-01-02 16:23:39+00:00,0
5894,150552626,https://github.com/Abdelrahmanhm23/GP-Work.git,2018-09-27 08:16:04+00:00,"Includes all my contributions to in my graduation projects : APB Interconnect , Specific LIN SW driver , some modified files from PULPino (https://github.com/pulp-platform/pulpino) , Survey about open source microprocessors",Abdelrahmanhm23/GP-Work,Verilog,GP-Work,519,1,2020-09-11 15:18:40+00:00,1
5895,153724672,https://github.com/Causodes/Electrical-Engineering-M16-Computer-Science-M51A---UCLA.git,2018-10-19 04:01:44+00:00,"These are my solutions to the homework, assignments, and projects from the Spring 2018 EE M16 Digital Design course.",Causodes/Electrical-Engineering-M16-Computer-Science-M51A---UCLA,Verilog,Electrical-Engineering-M16-Computer-Science-M51A---UCLA,11274,1,2024-07-25 08:48:32+00:00,0
5896,152216761,https://github.com/mksoc/ISA-filter-design.git,2018-10-09 08:37:41+00:00,,mksoc/ISA-filter-design,Verilog,ISA-filter-design,41828,1,2019-03-21 10:12:42+00:00,0
5897,155033238,https://github.com/tai/fpga2i-max-chargen-fifo.git,2018-10-28 03:54:56+00:00,Sample character generator for MAX10 FPGA on FPGA2I board,tai/fpga2i-max-chargen-fifo,Verilog,fpga2i-max-chargen-fifo,34,1,2019-12-26 04:33:52+00:00,0
5898,154221288,https://github.com/michoemad/Digital-Piano.git,2018-10-22 21:42:55+00:00,,michoemad/Digital-Piano,Verilog,Digital-Piano,9,1,2022-05-20 08:41:04+00:00,0
5899,152919393,https://github.com/profchi/RAM-BIST.git,2018-10-13 22:22:42+00:00,Built in self test for a RAM with redundant address for automatically re routing data intended for a defective address,profchi/RAM-BIST,Verilog,RAM-BIST,8,1,2019-01-23 01:20:16+00:00,0
5900,151941846,https://github.com/Nevertorlate/vivado-Projects.git,2018-10-07 13:00:59+00:00,大二下vivado项目,Nevertorlate/vivado-Projects,Verilog,vivado-Projects,11940,1,2020-05-07 16:02:41+00:00,0
5901,155664310,https://github.com/gsoosk/DecompressorCircuit.git,2018-11-01 05:03:20+00:00,,gsoosk/DecompressorCircuit,Verilog,DecompressorCircuit,64718,1,2020-11-01 06:27:54+00:00,0
5902,153378251,https://github.com/AntonioRodCas/P2_MRC.git,2018-10-17 01:36:41+00:00,,AntonioRodCas/P2_MRC,Verilog,P2_MRC,20,1,2021-08-27 06:16:06+00:00,0
5903,154553572,https://github.com/AbdulRahmanAlHamali/vnlp.git,2018-10-24 18:58:43+00:00,"Vector Norm List Processor in Verilog, Digital Design II Project",AbdulRahmanAlHamali/vnlp,Verilog,vnlp,1072,1,2022-06-30 19:30:04+00:00,1
5904,153147290,https://github.com/S3rg7o/dma_controller.git,2018-10-15 16:35:20+00:00,DMA controller for Sancus architecture,S3rg7o/dma_controller,Verilog,dma_controller,51,1,2018-11-30 13:02:25+00:00,1
5905,152365329,https://github.com/Deepansh1992/Single_Precision_Floating_point_adder-.git,2018-10-10 04:57:32+00:00,This is a five staged pipe lined Floating point adder. The project was implemented so as to improve the efficienmcy of the flaoting point unit as whole. ,Deepansh1992/Single_Precision_Floating_point_adder-,Verilog,Single_Precision_Floating_point_adder-,9,1,2019-09-23 23:17:01+00:00,0
5906,152938078,https://github.com/lincw6666/Introduction_to_HW-SW_Codesign.git,2018-10-14 04:07:59+00:00,2018 Spring - Course - NCTU Introduction to HW-SW Codesign,lincw6666/Introduction_to_HW-SW_Codesign,Verilog,Introduction_to_HW-SW_Codesign,377,1,2020-03-17 03:50:21+00:00,0
5907,151040746,https://github.com/thotypous/wscad2018-demo.git,2018-10-01 05:31:29+00:00,Demo for WCH / WSCAD2018,thotypous/wscad2018-demo,Verilog,wscad2018-demo,21,1,2018-10-05 18:41:31+00:00,0
5908,155604622,https://github.com/DefUs3r/GCD-in-hardware.git,2018-10-31 18:21:38+00:00,Implementing a GCD program in iverilog which offers notable speedup compared to high level language implementations because of parallelization,DefUs3r/GCD-in-hardware,Verilog,GCD-in-hardware,995,1,2018-11-04 17:36:08+00:00,0
5909,155604266,https://github.com/DefUs3r/Adder-in-hardware.git,2018-10-31 18:18:37+00:00,Adders made using iverilog and synthesised using Vivado,DefUs3r/Adder-in-hardware,Verilog,Adder-in-hardware,547,1,2018-11-04 17:36:10+00:00,0
5910,151749497,https://github.com/KamelAbdelouahab/stochcomp.git,2018-10-05 16:33:11+00:00,stochastic computing,KamelAbdelouahab/stochcomp,Verilog,stochcomp,5,1,2024-01-07 11:20:43+00:00,0
5911,152883307,https://github.com/Austinsuyoyo/DE1SoC_Voltage_Control.git,2018-10-13 15:01:51+00:00,using DE1-SoC track voltage and current with PID algorithm,Austinsuyoyo/DE1SoC_Voltage_Control,Verilog,DE1SoC_Voltage_Control,302,1,2024-10-25 11:42:39+00:00,0
5912,151686546,https://github.com/roo16kie/Image_Display_Control_Verilog.git,2018-10-05 07:38:17+00:00,Design a Image Display Controller implemented with Verilog,roo16kie/Image_Display_Control_Verilog,Verilog,Image_Display_Control_Verilog,245,1,2018-12-13 22:51:50+00:00,0
5913,155308229,https://github.com/hmmo-O/simulation-of-radix-2-fast-fourier-transform-using-Verilog.git,2018-10-30 01:54:03+00:00,,hmmo-O/simulation-of-radix-2-fast-fourier-transform-using-Verilog,Verilog,simulation-of-radix-2-fast-fourier-transform-using-Verilog,5,1,2022-05-20 08:25:57+00:00,0
5914,153806190,https://github.com/roo16kie/FPGA_RGB_Verilog.git,2018-10-19 15:42:45+00:00,Practicing to use the  RGB port on the FPGA .,roo16kie/FPGA_RGB_Verilog,Verilog,FPGA_RGB_Verilog,18955,1,2018-12-13 22:50:37+00:00,0
5915,155115723,https://github.com/wd5gnr/bootcamp6-uartrx.git,2018-10-28 21:07:15+00:00,Uart for FPGA Bootcamp #6,wd5gnr/bootcamp6-uartrx,Verilog,bootcamp6-uartrx,7,1,2022-04-19 23:27:12+00:00,0
5916,154774100,https://github.com/LBL-BIDS/common-hdl.git,2018-10-26 03:48:37+00:00,,LBL-BIDS/common-hdl,Verilog,common-hdl,124,1,2018-12-07 06:30:35+00:00,2
5917,155786428,https://github.com/Digilent/Nexys-A7-50T-Keyboard.git,2018-11-01 23:04:44+00:00,,Digilent/Nexys-A7-50T-Keyboard,Verilog,Nexys-A7-50T-Keyboard,11,1,2020-09-14 17:16:56+00:00,1
5918,153289695,https://github.com/VivadoProjectLab/thinpad_project_2.git,2018-10-16 13:26:19+00:00,,VivadoProjectLab/thinpad_project_2,Verilog,thinpad_project_2,1421,1,2023-10-08 03:18:13+00:00,0
5919,156425967,https://github.com/lastweek/fpga_readings.git,2018-11-06 18:03:47+00:00,Recipe for FPGA cooking,lastweek/fpga_readings,Verilog,fpga_readings,54284,289,2024-10-24 13:57:48+00:00,64
5920,156652856,https://github.com/geohot/twitchcore.git,2018-11-08 05:05:01+00:00,It's a core. Made on Twitch.,geohot/twitchcore,Verilog,twitchcore,170,251,2024-10-21 08:06:01+00:00,27
5921,160424330,https://github.com/pwmarcz/fpga-chip8.git,2018-12-04 22:00:12+00:00,CHIP-8 console on FPGA,pwmarcz/fpga-chip8,Verilog,fpga-chip8,288,188,2024-10-15 06:12:29+00:00,12
5922,158920810,https://github.com/1801BM1/cpu11.git,2018-11-24 09:23:28+00:00,"Revengineered ancient PDP-11 CPUs, originals and clones",1801BM1/cpu11,Verilog,cpu11,30941,154,2024-10-25 17:49:58+00:00,25
5923,160108509,https://github.com/tomverbeure/panologic-g2.git,2018-12-02 23:58:10+00:00,Pano Logic G2 Reverse Engineering Project,tomverbeure/panologic-g2,Verilog,panologic-g2,21509,137,2024-10-09 20:49:16+00:00,21
5924,158824477,https://github.com/PulseRain/Reindeer.git,2018-11-23 11:34:32+00:00,PulseRain Reindeer - RISCV RV32I[M] Soft CPU,PulseRain/Reindeer,Verilog,Reindeer,92939,121,2024-10-12 02:11:52+00:00,30
5925,158776833,https://github.com/ZipCPU/qspiflash.git,2018-11-23 03:32:54+00:00,A set of Wishbone Controlled SPI Flash Controllers,ZipCPU/qspiflash,Verilog,qspiflash,324,73,2024-09-20 07:41:20+00:00,24
5926,157689455,https://github.com/ac-optimus/Convolution-using-systolic-arrays.git,2018-11-15 09:57:01+00:00,,ac-optimus/Convolution-using-systolic-arrays,Verilog,Convolution-using-systolic-arrays,2404,59,2024-10-04 18:03:26+00:00,16
5927,161033261,https://github.com/Grootzz/AD9361_TX_MSK.git,2018-12-09 11:42:58+00:00,A project demonstrate how to config ad9361 to TX mode and how to transmit MSK,Grootzz/AD9361_TX_MSK,Verilog,AD9361_TX_MSK,125787,51,2024-10-27 21:12:52+00:00,15
5928,156350768,https://github.com/lawrie/tiny_usb_examples.git,2018-11-06 08:26:59+00:00,Using the TinyFPGA BX USB code in user designs,lawrie/tiny_usb_examples,Verilog,tiny_usb_examples,84,49,2024-07-09 20:07:31+00:00,9
5929,156966470,https://github.com/jotego/jt49.git,2018-11-10 09:28:16+00:00,Verilog clone of YM2149,jotego/jt49,Verilog,jt49,2673,41,2024-08-22 19:53:43+00:00,9
5930,156539908,https://github.com/kbob/icebreaker-candy.git,2018-11-07 11:59:19+00:00,Eye candy from an iCEBreaker FPGA and a 64×64 LED panel,kbob/icebreaker-candy,Verilog,icebreaker-candy,3290,40,2024-07-30 19:46:07+00:00,5
5931,156068349,https://github.com/piotr-go/Lichee-Tang.git,2018-11-04 09:51:39+00:00,Lichee Tang FPGA board examples,piotr-go/Lichee-Tang,Verilog,Lichee-Tang,536,32,2024-01-10 18:06:52+00:00,6
5932,158376381,https://github.com/WarwickEPR/RePLIA.git,2018-11-20 11:07:59+00:00,FPGA Based lock in amplifier,WarwickEPR/RePLIA,Verilog,RePLIA,29133,30,2024-10-04 00:48:44+00:00,12
5933,156383354,https://github.com/funannoka/SoC-Design-DDR3-Controller.git,2018-11-06 12:52:45+00:00,DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog,funannoka/SoC-Design-DDR3-Controller,Verilog,SoC-Design-DDR3-Controller,32451,29,2024-10-08 17:14:04+00:00,15
5934,159630621,https://github.com/lulinchen/face_detect_open.git,2018-11-29 08:12:08+00:00,A Voila-Jones face detector hardware implementation,lulinchen/face_detect_open,Verilog,face_detect_open,6894,29,2023-11-06 11:38:50+00:00,14
5935,158608551,https://github.com/amamory-verification/uvm-basics.git,2018-11-21 21:32:00+00:00,my UVM training projects,amamory-verification/uvm-basics,Verilog,uvm-basics,1155,27,2024-08-31 11:27:33+00:00,10
5936,158723370,https://github.com/blackmesalabs/s7_mini_fpga.git,2018-11-22 16:08:00+00:00,"Example designs for the Spartan7 ""S7 Mini"" FPGA board",blackmesalabs/s7_mini_fpga,Verilog,s7_mini_fpga,7101,27,2024-06-04 16:56:42+00:00,11
5937,158006463,https://github.com/howardlau1999/flapga-mario.git,2018-11-17 17:08:17+00:00,FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3,howardlau1999/flapga-mario,Verilog,flapga-mario,282,26,2024-09-04 10:28:34+00:00,4
5938,159891569,https://github.com/aselker/gameboy-sound-chip.git,2018-12-01 00:00:53+00:00,,aselker/gameboy-sound-chip,Verilog,gameboy-sound-chip,2336,26,2024-09-19 03:37:31+00:00,1
5939,160230241,https://github.com/navidadelpour/ARM-CPU.git,2018-12-03 17:41:15+00:00,ARM-CPU implemented verilog,navidadelpour/ARM-CPU,Verilog,ARM-CPU,35,25,2024-10-03 21:38:00+00:00,3
5940,157644093,https://github.com/BlusLiu/Flappy-Bird.git,2018-11-15 03:03:12+00:00,FPGA program :VGA-GAME,BlusLiu/Flappy-Bird,Verilog,Flappy-Bird,7050,24,2023-12-24 22:09:09+00:00,5
5941,160187567,https://github.com/TaihouDaisuki/Tongji-Computer_Organization.git,2018-12-03 12:28:56+00:00,2017秋季学期计组实验，含54条单周期CPU,TaihouDaisuki/Tongji-Computer_Organization,Verilog,Tongji-Computer_Organization,159163,24,2024-09-23 23:49:42+00:00,3
5942,159312910,https://github.com/ThalesGroup/TMR.git,2018-11-27 09:51:20+00:00,Triple Modular Redundancy ,ThalesGroup/TMR,Verilog,TMR,1321,23,2024-08-22 05:58:52+00:00,7
5943,157769001,https://github.com/isuckatdrifting/Zeus.git,2018-11-15 20:31:56+00:00,NVDLA small config implementation on Zynq ZCU104 (evaluation),isuckatdrifting/Zeus,Verilog,Zeus,182987,23,2024-10-07 01:42:23+00:00,12
5944,158224596,https://github.com/lucasbrasilino/net2axis.git,2018-11-19 13:08:02+00:00,Verilog network module. Models network traffic from pcap to AXI-Stream,lucasbrasilino/net2axis,Verilog,net2axis,253,23,2024-07-01 01:39:06+00:00,10
5945,157005262,https://github.com/pwmarcz/fpga-tutorial.git,2018-11-10 17:37:05+00:00,FPGA tutorial,pwmarcz/fpga-tutorial,Verilog,fpga-tutorial,5561,21,2024-09-04 06:11:53+00:00,9
5946,158077025,https://github.com/wubinyi/Convolutional-Neural-Network-Accelerator.git,2018-11-18 11:33:23+00:00,Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).,wubinyi/Convolutional-Neural-Network-Accelerator,Verilog,Convolutional-Neural-Network-Accelerator,6329,20,2024-07-22 06:40:58+00:00,0
5947,160848247,https://github.com/yusanshi/Greedy-Snake-Verilog.git,2018-12-07 16:25:32+00:00,Greedy Snake game on Nexys 4 DDR with Verilog.,yusanshi/Greedy-Snake-Verilog,Verilog,Greedy-Snake-Verilog,29453,19,2024-07-07 18:11:27+00:00,9
5948,158431973,https://github.com/aniketnk/circular-queue-verilog.git,2018-11-20 18:09:48+00:00,Implementation of a circular queue in hardware using verilog.,aniketnk/circular-queue-verilog,Verilog,circular-queue-verilog,147,16,2024-08-06 15:23:25+00:00,1
5949,156538673,https://github.com/freemso/cpu-verilog.git,2018-11-07 11:48:52+00:00,Digital Component Design course project.,freemso/cpu-verilog,Verilog,cpu-verilog,1106,16,2024-10-01 15:08:00+00:00,1
5950,159751413,https://github.com/linkuri267/cnn_accelerator.git,2018-11-30 01:35:07+00:00,CNN accelerator using NoC architecture,linkuri267/cnn_accelerator,Verilog,cnn_accelerator,3377,15,2023-09-15 13:30:27+00:00,1
5951,159897054,https://github.com/DoctorWkt/ULX3S-Blinky.git,2018-12-01 01:26:30+00:00,A blinky project for the ULX3S v3.0.3 FPGA board,DoctorWkt/ULX3S-Blinky,Verilog,ULX3S-Blinky,602,15,2024-09-04 07:16:50+00:00,6
5952,156895980,https://github.com/KurohaneNioko/MIPS-Architecture-CPU-design.git,2018-11-09 17:32:40+00:00,BUAA SCSE - Computer Organization - Pipeline CPU design,KurohaneNioko/MIPS-Architecture-CPU-design,Verilog,MIPS-Architecture-CPU-design,20706,15,2023-08-26 01:45:58+00:00,4
5953,159244411,https://github.com/fredrequin/JiVe.git,2018-11-26 23:01:54+00:00,Small micro-coded RISC-V softcore,fredrequin/JiVe,Verilog,JiVe,1318,14,2024-06-20 12:43:17+00:00,2
5954,157954866,https://github.com/NorbertZheng/PH-Experiment.git,2018-11-17 05:45:22+00:00,大二上学期--计算机组成与设计(PH)--实验,NorbertZheng/PH-Experiment,Verilog,PH-Experiment,3989,14,2023-07-01 04:09:50+00:00,2
5955,159574618,https://github.com/UCLA-VAST/HT-Deflate-FPGA.git,2018-11-28 22:38:02+00:00,,UCLA-VAST/HT-Deflate-FPGA,Verilog,HT-Deflate-FPGA,2620,14,2024-09-16 22:33:30+00:00,5
5956,158779762,https://github.com/ronak66/Direct-Mapped-Cache.git,2018-11-23 04:12:15+00:00,"Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line",ronak66/Direct-Mapped-Cache,Verilog,Direct-Mapped-Cache,3560,13,2024-10-17 01:56:22+00:00,5
5957,157015910,https://github.com/q3k/ulx3s-foss-blinky.git,2018-11-10 19:50:09+00:00,A template project for the ULX3S ECP5 FPGA board using only Open Source Software,q3k/ulx3s-foss-blinky,Verilog,ulx3s-foss-blinky,491,13,2022-08-02 02:04:27+00:00,0
5958,158984095,https://github.com/KshitijLakhani/VLSI_Verilog_Projects.git,2018-11-25 00:08:17+00:00,"RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions, Control circuits like State Machines, and DSP applications like FFT. ",KshitijLakhani/VLSI_Verilog_Projects,Verilog,VLSI_Verilog_Projects,4354,12,2024-06-18 20:47:37+00:00,4
5959,157161259,https://github.com/nxthuan512/FPGA-based-JPEG-codec-accelerator.git,2018-11-12 05:32:31+00:00,High-performance FPGA-based JPEG codec accelerator,nxthuan512/FPGA-based-JPEG-codec-accelerator,Verilog,FPGA-based-JPEG-codec-accelerator,2297,12,2024-09-11 00:18:32+00:00,2
5960,157306551,https://github.com/albaEDA/Nirah.git,2018-11-13 02:15:01+00:00,"Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verification of verilog systems.",albaEDA/Nirah,Verilog,Nirah,172,12,2024-08-06 02:39:42+00:00,1
5961,159001251,https://github.com/miya4649/mini16_cpu.git,2018-11-25 05:34:54+00:00,Very small and high performance CPU,miya4649/mini16_cpu,Verilog,mini16_cpu,61,11,2024-07-16 21:49:40+00:00,3
5962,160991228,https://github.com/gsneha26/Darwin-WGA.git,2018-12-09 00:37:38+00:00,Co-processor for whole genome alignment,gsneha26/Darwin-WGA,Verilog,Darwin-WGA,64732,11,2024-10-29 07:06:17+00:00,6
5963,156789137,https://github.com/cccbook/co.git,2018-11-09 00:53:26+00:00,計算機結構 -- 從 nand2tetris 入門,cccbook/co,Verilog,co,41026,11,2023-01-23 05:07:17+00:00,20
5964,159970601,https://github.com/mmicko/anlogic_yosys.git,2018-12-01 17:39:09+00:00,Anlogic examples with Yosys,mmicko/anlogic_yosys,Verilog,anlogic_yosys,16,10,2023-11-14 11:54:31+00:00,1
5965,159602349,https://github.com/sarthi92/vector_processor.git,2018-11-29 03:31:35+00:00,Design of Banked Memory Access Unit for Load Store Instructions of a 32-bit Vector Processor,sarthi92/vector_processor,Verilog,vector_processor,6,10,2024-08-08 03:16:06+00:00,3
5966,156644145,https://github.com/kura197/riscv-fpga.git,2018-11-08 03:20:27+00:00,RISCV implementation on FPGA,kura197/riscv-fpga,Verilog,riscv-fpga,188,10,2024-09-14 01:58:07+00:00,3
5967,158838644,https://github.com/massimodong/fgba.git,2018-11-23 13:48:43+00:00,A Gameboy Advance (gba) emulator on fpga,massimodong/fgba,Verilog,fgba,21679,10,2024-10-07 00:21:14+00:00,2
5968,159386890,https://github.com/mattvenn/spi_client.git,2018-11-27 19:18:17+00:00,"SPI client core in verilog, tested with raspberry pi SPI master",mattvenn/spi_client,Verilog,spi_client,8,9,2024-01-16 15:57:43+00:00,1
5969,160366963,https://github.com/mcleod-ideafix/simple_sdram_controller.git,2018-12-04 14:05:55+00:00,A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric,mcleod-ideafix/simple_sdram_controller,Verilog,simple_sdram_controller,18,9,2024-05-31 20:41:55+00:00,2
5970,159593581,https://github.com/vivienyuwenchen/DSP.git,2018-11-29 02:10:42+00:00,CompArch Final Project: DSP Architecture,vivienyuwenchen/DSP,Verilog,DSP,6217,8,2024-10-26 02:33:13+00:00,4
5971,160475979,https://github.com/nekomona/picorv32-tang.git,2018-12-05 07:09:05+00:00,A port of picorv32 to Lichee Tang,nekomona/picorv32-tang,Verilog,picorv32-tang,200,7,2024-07-03 19:59:12+00:00,3
5972,156333403,https://github.com/leepoly/chisel-pobu-cache.git,2018-11-06 05:58:33+00:00,,leepoly/chisel-pobu-cache,Verilog,chisel-pobu-cache,726,7,2023-11-03 01:04:50+00:00,0
5973,157085540,https://github.com/Maneesh3/Morse_Code_Encoder_Basys3.git,2018-11-11 14:06:22+00:00,"Morse Code Encoder on Basys 3 [Artix-7, part: xc7a35tcpg236-1]",Maneesh3/Morse_Code_Encoder_Basys3,Verilog,Morse_Code_Encoder_Basys3,1643,7,2024-06-05 13:24:47+00:00,2
5974,159247586,https://github.com/DoctorWkt/Verilog_tic-tac-toe.git,2018-11-26 23:39:06+00:00,"An implementation of ""Tic Tac Toe"" in Verilog. FPGA versus user, FPGA knows how to win!",DoctorWkt/Verilog_tic-tac-toe,Verilog,Verilog_tic-tac-toe,81,7,2024-09-04 07:16:17+00:00,1
5975,160782598,https://github.com/Kusumithavv/AXIPROTOCOL-THROUGH-FIFO.git,2018-12-07 06:42:31+00:00,"This Project aims to design the working of AMBA Bus Architechture, considering the AXI protocol. AXI protocol defined for high-frequency, high-bandwidth systems for data communication.",Kusumithavv/AXIPROTOCOL-THROUGH-FIFO,Verilog,AXIPROTOCOL-THROUGH-FIFO,8949,7,2024-10-21 13:12:13+00:00,1
5976,156599150,https://github.com/lawrie/atari_tia_soc.git,2018-11-07 19:41:57+00:00,TinyFPGA BX RAM PicoSoc emulating Atari 2600 TIA,lawrie/atari_tia_soc,Verilog,atari_tia_soc,98,6,2022-10-29 09:23:38+00:00,5
5977,160924877,https://github.com/whutddk/verilogRisc.git,2018-12-08 09:41:50+00:00,基于蜂鸟E203的魔改,whutddk/verilogRisc,Verilog,verilogRisc,49541,6,2023-10-23 13:43:12+00:00,3
5978,160443508,https://github.com/quangdaovu/arty_pulpino.git,2018-12-05 01:44:17+00:00,PULPino port that works as standalone version on Arty board.,quangdaovu/arty_pulpino,Verilog,arty_pulpino,8071,6,2023-06-02 12:00:47+00:00,5
5979,159023324,https://github.com/EisernSchild/MC6845.git,2018-11-25 11:12:03+00:00,Work In Progress,EisernSchild/MC6845,Verilog,MC6845,2228,6,2023-03-10 12:02:06+00:00,1
5980,159347262,https://github.com/RunTimeError2/CNN_Nios.git,2018-11-27 14:22:38+00:00,A small-scale CNN built for Nios on FPGA used for hand-written number recognition,RunTimeError2/CNN_Nios,Verilog,CNN_Nios,46455,6,2021-08-15 09:16:20+00:00,3
5981,160794640,https://github.com/jrrk/sysver2ver.git,2018-12-07 08:28:52+00:00,Converting System Verilog to plain Verilog using .xml dump from Verilator,jrrk/sysver2ver,Verilog,sysver2ver,446,6,2020-12-14 14:50:22+00:00,1
5982,159425166,https://github.com/zhangxin6/iverilog_testbench.git,2018-11-28 01:33:50+00:00,see this blog for how to use.,zhangxin6/iverilog_testbench,Verilog,iverilog_testbench,46099,6,2024-04-13 07:27:57+00:00,3
5983,158347359,https://github.com/DoctorWkt/ZipTutorials.git,2018-11-20 07:21:21+00:00,Toy projects I've created as exercises for the ZipCPU tutorials,DoctorWkt/ZipTutorials,Verilog,ZipTutorials,50,6,2021-03-31 04:35:55+00:00,0
5984,157983550,https://github.com/hany606/Real-time-edge-detection-on-FPGA.git,2018-11-17 12:42:46+00:00,"Computer Architecture course's project Fall 2018, Innopolis University.",hany606/Real-time-edge-detection-on-FPGA,Verilog,Real-time-edge-detection-on-FPGA,5632,6,2024-02-21 19:58:45+00:00,6
5985,160818605,https://github.com/wemblykj/FPGA_System86.git,2018-12-07 12:04:23+00:00,Investigation into an FPGA implementation of the Namco System 86 arcade board,wemblykj/FPGA_System86,Verilog,FPGA_System86,56439,6,2022-12-14 22:55:42+00:00,0
5986,157425088,https://github.com/StukaNya/EmbeddedProjects.git,2018-11-13 18:13:53+00:00,Image processing projects on Verilog lang (on FPGA),StukaNya/EmbeddedProjects,Verilog,EmbeddedProjects,91,5,2024-08-25 01:47:02+00:00,0
5987,157979234,https://github.com/varungupta3009/PES-University.git,2018-11-17 11:46:59+00:00,"An archive of all my, *ahem*, great work at PES University.",varungupta3009/PES-University,Verilog,PES-University,21528,5,2020-11-17 07:14:33+00:00,3
5988,160004307,https://github.com/mateuspinto/FPGA_Verilog_Ballot_Box-TP2-ISL-UFV.git,2018-12-02 01:49:58+00:00,"Hardware description of a complete Ballot Box made in Verilog with implementation in FPGA-Altera-DE-2-155, made in Verilog with Quartus Prime in discipline ISL for computer science graduation.",mateuspinto/FPGA_Verilog_Ballot_Box-TP2-ISL-UFV,Verilog,FPGA_Verilog_Ballot_Box-TP2-ISL-UFV,10548,5,2023-03-25 16:18:48+00:00,1
5989,159777279,https://github.com/jayscoder/FSKProject.git,2018-11-30 06:15:26+00:00,Demanded by a laboratory course in THU EE,jayscoder/FSKProject,Verilog,FSKProject,5435,5,2023-11-06 08:37:45+00:00,1
5990,160863775,https://github.com/rab-ferrari/ssc0741-fpga-digits-recognition.git,2018-12-07 18:56:21+00:00,,rab-ferrari/ssc0741-fpga-digits-recognition,Verilog,ssc0741-fpga-digits-recognition,39954,5,2022-06-17 14:13:40+00:00,3
5991,159029085,https://github.com/revaldinho/z80tube.git,2018-11-25 12:26:04+00:00,Card to allow an Amstrad CPC computer to connect to an Acorn Tube or other 6502 bus devices,revaldinho/z80tube,Verilog,z80tube,332,5,2023-10-08 21:58:59+00:00,0
5992,159068970,https://github.com/hotwolf/N1.git,2018-11-25 19:56:57+00:00,A small stack machine.,hotwolf/N1,Verilog,N1,6397,5,2023-02-27 15:29:56+00:00,1
5993,156600739,https://github.com/brabect1/zr-soc.git,2018-11-07 19:55:56+00:00,RISC-V SoC featuring zero-riscy core.,brabect1/zr-soc,Verilog,zr-soc,1672,5,2024-08-02 01:48:10+00:00,1
5994,160671529,https://github.com/MohamedEshmawy/PCI-Project.git,2018-12-06 12:26:38+00:00,,MohamedEshmawy/PCI-Project,Verilog,PCI-Project,18009,5,2023-05-17 03:53:55+00:00,2
5995,157922101,https://github.com/secworks/hmac.git,2018-11-16 21:15:22+00:00,HMAC-SHA-256 in Verilog 2001,secworks/hmac,Verilog,hmac,19,4,2024-05-16 06:08:05+00:00,2
5996,159298303,https://github.com/andy-west/2600-cheat-device.git,2018-11-27 08:04:21+00:00,"Tools, Verilog, and UI code for an FPGA-based Atari 2600 cheat device",andy-west/2600-cheat-device,Verilog,2600-cheat-device,4806,4,2024-07-15 22:13:15+00:00,0
5997,159165649,https://github.com/Gacaar/CircuitoGeneticoSerial.git,2018-11-26 12:25:18+00:00,Projeto do Quartus em Verilog. Evolui circuitos digitais usando algoritmo genético com passagem de dados seriais.,Gacaar/CircuitoGeneticoSerial,Verilog,CircuitoGeneticoSerial,3559,4,2024-10-09 18:47:20+00:00,2
5998,159167310,https://github.com/RFyutian/axi_lcd.git,2018-11-26 12:38:44+00:00,zynq vdma & usrfifo & lcd driver verilog,RFyutian/axi_lcd,Verilog,axi_lcd,685,4,2023-09-20 23:41:44+00:00,1
5999,156982692,https://github.com/kokjo/microcoded_riscv.git,2018-11-10 13:15:35+00:00,Very slow implementation of riscv. Made for the lulz.,kokjo/microcoded_riscv,Verilog,microcoded_riscv,13,4,2024-07-26 10:56:35+00:00,0
6000,158606829,https://github.com/EisernSchild/FAMI.git,2018-11-21 21:13:44+00:00,FPGA Arcade Machine Instauration,EisernSchild/FAMI,Verilog,FAMI,23949,4,2023-03-10 12:02:04+00:00,0
6001,157937625,https://github.com/glitchcore/usbproxy.git,2018-11-17 00:55:28+00:00,FPGA (verilog) implementation of zero-delay usb proxy. Tested on DE10-lite,glitchcore/usbproxy,Verilog,usbproxy,34,4,2024-07-19 19:48:16+00:00,2
6002,159363968,https://github.com/nielseneli/shenzhen-io.git,2018-11-27 16:15:30+00:00,Computer Architecture final project,nielseneli/shenzhen-io,Verilog,shenzhen-io,359,4,2024-10-23 19:52:58+00:00,1
6003,159124900,https://github.com/llaill19950530/facedetection-fpga-zynq7035.git,2018-11-26 07:00:21+00:00,,llaill19950530/facedetection-fpga-zynq7035,Verilog,facedetection-fpga-zynq7035,1454,4,2023-07-02 12:20:45+00:00,0
6004,159910987,https://github.com/LHesperus/Fractional-Order-FIR-Lagrange.git,2018-12-01 05:06:06+00:00,UESTC-分数阶时延FIR滤波器,LHesperus/Fractional-Order-FIR-Lagrange,Verilog,Fractional-Order-FIR-Lagrange,11601,4,2023-12-12 12:53:50+00:00,1
6005,160727185,https://github.com/wuhoward/VLSI_Design_Final.git,2018-12-06 20:18:53+00:00,Final Project for VLSI System Design and Implementation,wuhoward/VLSI_Design_Final,Verilog,VLSI_Design_Final,4011,4,2024-07-25 02:34:21+00:00,3
6006,159393318,https://github.com/Ali-Moayed/ARM_CPU.git,2018-11-27 20:13:01+00:00,implementation of ARM with Verilog,Ali-Moayed/ARM_CPU,Verilog,ARM_CPU,24,4,2023-12-15 04:20:25+00:00,2
6007,160462860,https://github.com/go4retro/CoCoSDCExt.git,2018-12-05 04:55:32+00:00,Additional functionality for the Color Computer CoCoSDC cartridge,go4retro/CoCoSDCExt,Verilog,CoCoSDCExt,426,4,2024-03-02 01:20:00+00:00,0
6008,158775033,https://github.com/alinxalinx/AC616.git,2018-11-23 03:11:46+00:00,,alinxalinx/AC616,Verilog,AC616,97271,4,2024-05-01 13:37:46+00:00,2
6009,160990629,https://github.com/lottefang/w5500_src.git,2018-12-09 00:24:58+00:00,communication with w5500 mudule using FPGA,lottefang/w5500_src,Verilog,w5500_src,670,4,2024-05-22 09:40:43+00:00,2
6010,156214539,https://github.com/kokjo/yarv.git,2018-11-05 12:29:17+00:00,Yet another RISCV.,kokjo/yarv,Verilog,yarv,97,4,2020-04-30 05:00:22+00:00,0
6011,156965362,https://github.com/login256/Computer-Organization-Project.git,2018-11-10 09:13:28+00:00,Computer Organization Project,login256/Computer-Organization-Project,Verilog,Computer-Organization-Project,42821,3,2023-01-30 10:51:51+00:00,0
6012,157490365,https://github.com/parthvshah/verilog-stack.git,2018-11-14 04:24:55+00:00,Implementation of a stack using Verilog hardware definitions.,parthvshah/verilog-stack,Verilog,verilog-stack,190,3,2020-06-22 10:38:33+00:00,1
6013,159954591,https://github.com/kingyoPiyo/FPGA_FM-Transmitter.git,2018-12-01 14:50:19+00:00,MAX10 FPGA based FM Transmitter,kingyoPiyo/FPGA_FM-Transmitter,Verilog,FPGA_FM-Transmitter,131,3,2022-09-28 02:32:14+00:00,0
6014,160024456,https://github.com/alokmenghrajani/adventofcode2018.git,2018-12-02 07:37:10+00:00,Advent of Code 2018. Solutions using Verilog + icestick fpga! ☃️🎄🎁🦌🎅,alokmenghrajani/adventofcode2018,Verilog,adventofcode2018,19780,3,2024-04-01 05:50:11+00:00,0
6015,158573550,https://github.com/SEETHAMRAJU/Direct-Mapped-Cache.git,2018-11-21 16:02:51+00:00,This is a basic implementation of direct mapped cache in verilog which was done as a part of our Computer-Architecture course.,SEETHAMRAJU/Direct-Mapped-Cache,Verilog,Direct-Mapped-Cache,4270,3,2024-07-31 14:09:37+00:00,5
6016,157049472,https://github.com/krantikiran68/KGP-RISC.git,2018-11-11 05:11:13+00:00,A single cycle RISC processor developed using Verilog to be run on spartan3 FPGA.,krantikiran68/KGP-RISC,Verilog,KGP-RISC,454,3,2021-11-04 05:34:34+00:00,0
6017,157783913,https://github.com/refaay/Adders-and-Array-Multiplier.git,2018-11-15 23:08:00+00:00,"The modules are: • n-bit Ripple Carry Adder (RCA) [parameter: n] • n-bit Carry Look-ahead Adder (CLA); n=2, 3, 4 [parameter: n] • n-bit Carry Select Adder [parameters: n (multiple of k), block size (k), and block type (CLA or RCA)] • nxm unsigned array multiplier [parameters: n and m; each should be a power of 2 number].",refaay/Adders-and-Array-Multiplier,Verilog,Adders-and-Array-Multiplier,304,3,2021-03-15 12:07:12+00:00,1
6018,157628286,https://github.com/SpencerMcMurray/VGA-Pong.git,2018-11-15 00:16:03+00:00,The classic Pong game built with the VGA in Verilog,SpencerMcMurray/VGA-Pong,Verilog,VGA-Pong,17082,3,2024-09-04 13:17:43+00:00,0
6019,159084280,https://github.com/jmaldon1/Crypto_wallet.git,2018-11-25 23:24:50+00:00,Crypto-Wallet is the hardware for the FPGA (DE-0 Nano) device that integrates with Crypto-Wallet Web.,jmaldon1/Crypto_wallet,Verilog,Crypto_wallet,256419,3,2022-06-16 10:35:34+00:00,0
6020,157667710,https://github.com/raminrzdh/MScProject.git,2018-11-15 07:08:48+00:00,MSc project: Improving Trustability of RTL IP Cores,raminrzdh/MScProject,Verilog,MScProject,1697,3,2023-06-15 01:28:44+00:00,0
6021,160449074,https://github.com/hrinn/PID-Controller.git,2018-12-05 02:35:16+00:00,Implemented in Verilog,hrinn/PID-Controller,Verilog,PID-Controller,3,3,2024-06-18 03:16:17+00:00,1
6022,159879785,https://github.com/ngiambla/qvmi.git,2018-11-30 21:19:26+00:00,Quick Verilog Module Isolator - Isolates a design for testing.,ngiambla/qvmi,Verilog,qvmi,239,3,2019-12-17 23:25:42+00:00,0
6023,156087637,https://github.com/Mahdi89/Pregel-Go.git,2018-11-04 13:57:05+00:00,A Pregel API in Go for graph processing,Mahdi89/Pregel-Go,Verilog,Pregel-Go,453,3,2024-04-13 12:14:50+00:00,0
6024,160408009,https://github.com/antmicro/avalanche.git,2018-12-04 19:26:13+00:00,,antmicro/avalanche,Verilog,avalanche,5651,3,2023-11-27 06:08:52+00:00,0
6025,159809990,https://github.com/KayChou/DPLL.git,2018-11-30 10:50:58+00:00, Digital phase-locked loop written in verilog,KayChou/DPLL,Verilog,DPLL,5,3,2024-05-15 10:29:40+00:00,1
6026,155933088,https://github.com/CasperN/syst01ic.git,2018-11-02 23:50:09+00:00,Systolic array matrix multiply,CasperN/syst01ic,Verilog,syst01ic,6,3,2023-08-03 09:51:42+00:00,2
6027,159016511,https://github.com/wangk2017/krv_m0.git,2018-11-25 09:34:18+00:00,A RISC-V based processor,wangk2017/krv_m0,Verilog,krv_m0,13273,3,2019-09-09 02:53:00+00:00,2
6028,160874816,https://github.com/rongcuid/ice40-library.git,2018-12-07 20:58:33+00:00,A library of iCE40 parts which are formally verified using Yosys and simulated using Verilator,rongcuid/ice40-library,Verilog,ice40-library,6,3,2023-06-21 08:59:23+00:00,1
6029,156775232,https://github.com/Jamboii/verilog-assignments.git,2018-11-08 22:07:04+00:00,Source code for various Verilog-based projects and assignments ,Jamboii/verilog-assignments,Verilog,verilog-assignments,1309,2,2022-05-23 04:17:26+00:00,0
6030,158482107,https://github.com/exploitthesystem/Audio-Synthesizer.git,2018-11-21 02:54:48+00:00,Chip for a sound synthesizer,exploitthesystem/Audio-Synthesizer,Verilog,Audio-Synthesizer,785,2,2019-03-18 09:13:54+00:00,0
6031,157287159,https://github.com/guozhen-dev/CTF.git,2018-11-12 22:39:24+00:00,Capture The Flag,guozhen-dev/CTF,Verilog,CTF,6,2,2023-11-19 22:32:03+00:00,0
6032,157175483,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_VCU118_SGMII.git,2018-11-12 07:48:47+00:00,This is the SiTCP sample source code (SGMII version) for VCU118 communication confirmation.,BeeBeansTechnologies/SiTCP_Sample_Code_for_VCU118_SGMII,Verilog,SiTCP_Sample_Code_for_VCU118_SGMII,922,2,2024-08-02 05:35:38+00:00,0
6033,156723071,https://github.com/CNLHC/DigiC2018.git,2018-11-08 14:56:41+00:00,<2018-数字电路设计>-HDL课程设计,CNLHC/DigiC2018,Verilog,DigiC2018,11642,2,2022-12-09 04:09:26+00:00,0
6034,158096953,https://github.com/wubinyi/Z80.git,2018-11-18 15:17:05+00:00,Implementation of CPU-Z80,wubinyi/Z80,Verilog,Z80,1377,2,2022-04-30 21:17:15+00:00,1
6035,156867693,https://github.com/kdsuneraavinash/nanoprocessor.git,2018-11-09 13:44:39+00:00,Nanoprocessor Project for 17-S2-CS2052 Computer Architecture,kdsuneraavinash/nanoprocessor,Verilog,nanoprocessor,3211,2,2023-01-28 19:07:47+00:00,0
6036,157842910,https://github.com/BenShen98/VERI.git,2018-11-16 09:19:11+00:00,"config FPGA using Verilog, 2018",BenShen98/VERI,Verilog,VERI,195319,2,2019-06-27 14:50:43+00:00,1
6037,161029703,https://github.com/Denfome-Chan/CDF.git,2018-12-09 10:53:51+00:00,,Denfome-Chan/CDF,Verilog,CDF,37781,2,2021-12-23 05:01:02+00:00,0
6038,158000493,https://github.com/MetalheadKen/OpenMIPS-CPU.git,2018-11-17 15:59:32+00:00,Implement a 32-bit MIPS CPU in Verilog,MetalheadKen/OpenMIPS-CPU,Verilog,OpenMIPS-CPU,15752,2,2024-08-14 16:57:08+00:00,0
6039,160858992,https://github.com/MossbauerLab/Sm2201.git,2018-12-07 18:07:01+00:00,An restoration of parts of SM2201 software and hardware,MossbauerLab/Sm2201,Verilog,Sm2201,101054,2,2021-12-24 18:02:23+00:00,0
6040,157973246,https://github.com/sarthi92/boron_codesign.git,2018-11-17 10:19:50+00:00,ZYNQ7 FPGA Co-design of BORON Cipher,sarthi92/boron_codesign,Verilog,boron_codesign,43,2,2022-12-08 23:51:56+00:00,1
6041,156551516,https://github.com/Silverster98/single_cycle.git,2018-11-07 13:36:09+00:00,mips32 单周期 个别指令简单实现,Silverster98/single_cycle,Verilog,single_cycle,253,2,2023-05-26 04:38:56+00:00,0
6042,157239993,https://github.com/Lahari-5139/MIPS_Non-Pipelining.git,2018-11-12 16:06:10+00:00,comp arch project,Lahari-5139/MIPS_Non-Pipelining,Verilog,MIPS_Non-Pipelining,119,2,2019-01-10 16:25:22+00:00,1
6043,159160189,https://github.com/YuChangWan/vending-machine-verilog-.git,2018-11-26 11:40:55+00:00,this is vending machine circuit programed with verilog ,YuChangWan/vending-machine-verilog-,Verilog,vending-machine-verilog-,194,2,2024-07-18 18:14:13+00:00,2
6044,156494765,https://github.com/akhileshsreedharan/5-stage-piplined-RISC-V-processor.git,2018-11-07 05:30:04+00:00,5-stage Pipelined RISC-V Processor,akhileshsreedharan/5-stage-piplined-RISC-V-processor,Verilog,5-stage-piplined-RISC-V-processor,3326,2,2024-10-10 21:26:54+00:00,0
6045,160066183,https://github.com/EeeUnS/self_made_short_code.git,2018-12-02 16:21:30+00:00,혼자 만들었지만 프로젝트는 아닌것들,EeeUnS/self_made_short_code,Verilog,self_made_short_code,6146,2,2021-11-13 18:36:10+00:00,0
6046,157918926,https://github.com/clin99/vp.git,2018-11-16 20:39:45+00:00,,clin99/vp,Verilog,vp,5902,2,2018-12-01 00:44:54+00:00,1
6047,156721532,https://github.com/AliAbyaneh/Full-duplex-configurable-UART.git,2018-11-08 14:46:13+00:00,"Full duplex configurable UART for transmitting noisy voice from PC to FPGA and filtering voice using FIR filter on Altera DE2 board,",AliAbyaneh/Full-duplex-configurable-UART,Verilog,Full-duplex-configurable-UART,736,2,2024-01-12 13:10:57+00:00,0
6048,160637460,https://github.com/JinBean/ColourRunner.git,2018-12-06 07:38:49+00:00,Mini game built using the Mojo v3 FPGA and an Arithmetic Logic Unit,JinBean/ColourRunner,Verilog,ColourRunner,889,2,2021-01-05 09:45:11+00:00,3
6049,159235737,https://github.com/ElectronAsh/Arkanoid_MiSTer.git,2018-11-26 21:33:44+00:00,,ElectronAsh/Arkanoid_MiSTer,Verilog,Arkanoid_MiSTer,1219,2,2022-04-12 07:18:00+00:00,0
6050,160783446,https://github.com/woolninesun/ntu-ca-2018-fall-projects.git,2018-12-07 06:50:27+00:00,Computer Architecture 2018 Fall Project1,woolninesun/ntu-ca-2018-fall-projects,Verilog,ntu-ca-2018-fall-projects,4231,2,2024-06-15 11:38:29+00:00,0
6051,159388514,https://github.com/mmicko/e203mini.git,2018-11-27 19:32:01+00:00,E203 Anlogic with Yosys,mmicko/e203mini,Verilog,e203mini,468,2,2022-03-17 23:35:46+00:00,0
6052,156408272,https://github.com/QingmuDeng/MIPS_FPU.git,2018-11-06 15:52:10+00:00,A MIPS single cycle CPU that supports IEEE-754 floating point addition and subtraction.,QingmuDeng/MIPS_FPU,Verilog,MIPS_FPU,2877,2,2023-08-22 06:16:51+00:00,0
6053,160573273,https://github.com/ayushgupta98/ALU.git,2018-12-05 20:17:38+00:00,An efficient multiplier and Accumulator (MAC) unit to do operations like multiplication & addition on numbers stored in  RAM unit attached to it. ,ayushgupta98/ALU,Verilog,ALU,129,2,2023-09-07 06:38:29+00:00,0
6054,158829208,https://github.com/tienshaoku/IC-Design-Adaptive-Threshold-Engine.git,2018-11-23 12:21:29+00:00,Verilog code of a adaptive threshold engine,tienshaoku/IC-Design-Adaptive-Threshold-Engine,Verilog,IC-Design-Adaptive-Threshold-Engine,1248,2,2023-05-22 19:05:59+00:00,0
6055,159257016,https://github.com/mfidaali/Pipeline-ALU.git,2018-11-27 01:27:40+00:00,Basic ALU with pipeline,mfidaali/Pipeline-ALU,Verilog,Pipeline-ALU,6663,2,2024-07-13 07:33:09+00:00,1
6056,159902111,https://github.com/tinatiansjz/CPU_experiments.git,2018-12-01 02:42:26+00:00,labs for 'Computer Organization and Design' course (Sophomore),tinatiansjz/CPU_experiments,Verilog,CPU_experiments,6129,2,2021-01-04 20:36:49+00:00,0
6057,157874743,https://github.com/Belief997/Verilog_HDL.git,2018-11-16 13:58:56+00:00,This is a repository about verilog hdl added on 11/16/2018,Belief997/Verilog_HDL,Verilog,Verilog_HDL,200652,2,2021-05-29 20:09:20+00:00,0
6058,158017158,https://github.com/acoimbramendes/ukf_hardware_accelerator.git,2018-11-17 19:22:23+00:00,"UKF Hardware Accelerator project, using SoC FPGA. Co-processor RTL",acoimbramendes/ukf_hardware_accelerator,Verilog,ukf_hardware_accelerator,47768,2,2024-04-18 14:27:42+00:00,1
6059,156657560,https://github.com/gorold/mojo-full-adder.git,2018-11-08 06:00:36+00:00,Code for Mojo FPGA board in Lucid HDL. Full Adder unit with automated and manual testing circuit. Done for ISTD 50.002 Computation Structures.,gorold/mojo-full-adder,Verilog,mojo-full-adder,494,2,2022-07-10 13:46:03+00:00,0
6060,156253052,https://github.com/AWoLnik/ALUDemo.git,2018-11-05 17:04:38+00:00,"Demonstration of a Verilog ALU and supporting modules, taken from another project. The AXI and FIFO modules allow the ALU to run as custom logic on an Amazon EC2 F1 instance.",AWoLnik/ALUDemo,Verilog,ALUDemo,71,2,2019-06-17 01:58:11+00:00,0
6061,157160016,https://github.com/lpc0503/verilog.git,2018-11-12 05:16:46+00:00,,lpc0503/verilog,Verilog,verilog,26,2,2020-10-09 03:39:03+00:00,1
6062,159166357,https://github.com/rongcuid/funRV32.git,2018-11-26 12:30:55+00:00,,rongcuid/funRV32,Verilog,funRV32,54,2,2023-01-28 11:09:09+00:00,0
6063,156973945,https://github.com/bottos-project/HardwareAcceleration.git,2018-11-10 11:18:37+00:00,Accelerate sign algorithm through FGPA,bottos-project/HardwareAcceleration,Verilog,HardwareAcceleration,18504,2,2020-06-20 02:46:02+00:00,3
6064,158908787,https://github.com/gorold/mojo-game-destroy-the-reactor-core.git,2018-11-24 06:23:54+00:00,ISTD 50.002 FPGA Programming Project,gorold/mojo-game-destroy-the-reactor-core,Verilog,mojo-game-destroy-the-reactor-core,1707,2,2022-07-10 13:45:57+00:00,0
6065,159786276,https://github.com/roo16kie/ATE_Verilog.git,2018-11-30 07:37:50+00:00,Design an Adaptive Threshold Engine (ATE).  the  function of the ATE circuit is used to separate a grayscale image from the foreground image.,roo16kie/ATE_Verilog,Verilog,ATE_Verilog,2363,2,2023-05-22 19:04:58+00:00,0
6066,156920239,https://github.com/Joon-June/ECE241_Project.git,2018-11-09 21:31:24+00:00,,Joon-June/ECE241_Project,Verilog,ECE241_Project,226710,2,2021-08-11 04:25:56+00:00,0
6067,160984058,https://github.com/Neurodyne/yosys_lec.git,2018-12-08 22:29:15+00:00,,Neurodyne/yosys_lec,Verilog,yosys_lec,19,2,2021-04-17 16:44:52+00:00,0
6068,161049548,https://github.com/huanghongxun/Multiple-Cycle-MIPS-CPU.git,2018-12-09 14:47:53+00:00,"Homework of Computer Organization Principle at Software Engineering, Sun Yat-sen University.",huanghongxun/Multiple-Cycle-MIPS-CPU,Verilog,Multiple-Cycle-MIPS-CPU,6351,2,2023-02-27 07:41:19+00:00,0
6069,158216287,https://github.com/bxbhhh/computer.git,2018-11-19 12:09:24+00:00,A_PAD,bxbhhh/computer,Verilog,computer,17661,2,2024-04-27 07:02:25+00:00,1
6070,157032637,https://github.com/efeslab/optimus-opae-sdk.git,2018-11-11 00:01:48+00:00,"Forked from OPAE/opae-sdk, modified to serve guest virtual machine in Optimus FPGA Hypervisor",efeslab/optimus-opae-sdk,Verilog,optimus-opae-sdk,4951,2,2021-07-09 06:44:44+00:00,0
6071,160545595,https://github.com/dattngo/Dynamic-FFT-Algorithm.git,2018-12-05 16:17:41+00:00,VLSI Reconfiguration Architecture of Radix-2 FFT  on 130nm Technology. ,dattngo/Dynamic-FFT-Algorithm,Verilog,Dynamic-FFT-Algorithm,857,2,2023-03-20 11:52:10+00:00,0
6072,159049679,https://github.com/Apingis/fpga-sha256crypt.git,2018-11-25 16:07:11+00:00,This is based on JohnTheRipper/src/ztex/fpga-sha256crypt/. Using different clocking.,Apingis/fpga-sha256crypt,Verilog,fpga-sha256crypt,1520,2,2022-02-14 05:55:05+00:00,0
6073,157264232,https://github.com/abhineet99/Puzzle-Gadget-FPGA.git,2018-11-12 19:22:33+00:00,"The idea is two implement windows game, puzzle gadget on FPGA using Vivado as design suite.",abhineet99/Puzzle-Gadget-FPGA,Verilog,Puzzle-Gadget-FPGA,3311,2,2019-03-08 17:36:14+00:00,0
6074,157162889,https://github.com/nxthuan512/FPGA-based-face-detection-system.git,2018-11-12 05:50:26+00:00,Face detection system implemented in a Stratix II FPGA,nxthuan512/FPGA-based-face-detection-system,Verilog,FPGA-based-face-detection-system,2920,2,2021-06-15 06:54:30+00:00,1
6075,158002002,https://github.com/MetalheadKen/NCUT-SOC-Course.git,2018-11-17 16:15:20+00:00,This is System On Chip course in NCUT,MetalheadKen/NCUT-SOC-Course,Verilog,NCUT-SOC-Course,10,2,2024-08-14 16:57:07+00:00,0
6076,156463370,https://github.com/DashBlacK/mic12_hardware_image_decompressor.git,2018-11-06 23:41:07+00:00,Project for COMP ENG 3DQ5 at McMaster University. Hardware Implementation of mic12 Image Decompressor.,DashBlacK/mic12_hardware_image_decompressor,Verilog,mic12_hardware_image_decompressor,2195,1,2022-11-21 20:18:08+00:00,0
6077,160119864,https://github.com/mylekiller/VLSITPU.git,2018-12-03 02:16:03+00:00,Repo for CSE40462 Final Project Simple Matrix Multiply Unit,mylekiller/VLSITPU,Verilog,VLSITPU,47,1,2019-12-20 06:37:15+00:00,0
6078,157114816,https://github.com/SolraBizna/friedice.git,2018-11-11 19:47:06+00:00,A facile RV32I implementation,SolraBizna/friedice,Verilog,friedice,20,1,2021-01-19 10:32:17+00:00,0
6079,157696844,https://github.com/howardlau1999/single-cycle-mips-cpu.git,2018-11-15 10:57:12+00:00,,howardlau1999/single-cycle-mips-cpu,Verilog,single-cycle-mips-cpu,8593,1,2023-10-12 02:03:35+00:00,0
6080,157015001,https://github.com/wzab/general_cores.git,2018-11-10 19:38:25+00:00,Copy of OHWR general_cores,wzab/general_cores,Verilog,general_cores,10125,1,2023-10-07 12:08:56+00:00,0
6081,156880503,https://github.com/mattvenn/formal-training.git,2018-11-09 15:25:01+00:00,,mattvenn/formal-training,Verilog,formal-training,48,1,2022-03-17 00:21:20+00:00,0
6082,156704178,https://github.com/HugoARA/utzvisor-cfi_dfi.git,2018-11-08 12:32:09+00:00,,HugoARA/utzvisor-cfi_dfi,Verilog,utzvisor-cfi_dfi,59,1,2024-07-13 07:53:11+00:00,1
6083,158178295,https://github.com/trouble3/anlogic_licheetang.git,2018-11-19 07:18:16+00:00,荔枝糖FPGA板例程,trouble3/anlogic_licheetang,Verilog,anlogic_licheetang,1,1,2018-11-19 07:20:30+00:00,0
6084,156118544,https://github.com/sv116/ECE552Project.git,2018-11-04 19:47:23+00:00,Extending 1 wide processor into 2 wide with 2 bit branch predictor,sv116/ECE552Project,Verilog,ECE552Project,4310,1,2018-11-27 19:48:22+00:00,1
6085,160757319,https://github.com/SunicYosen/vcs-vpi.git,2018-12-07 02:04:40+00:00,,SunicYosen/vcs-vpi,Verilog,vcs-vpi,12,1,2019-05-19 00:22:17+00:00,0
6086,158575417,https://github.com/Pritchy96/edge-detector-fpga.git,2018-11-21 16:17:05+00:00,"A Sobel Edge Detector, written in Verilog for synthesis on to an FPGA. Written as part of my third year course COMP32211 - Implementing System-on-Chip Designs (The University Of Manchester)",Pritchy96/edge-detector-fpga,Verilog,edge-detector-fpga,46,1,2024-02-29 06:41:00+00:00,0
6087,157713471,https://github.com/TheZoq2/monocular.git,2018-11-15 13:11:09+00:00,,TheZoq2/monocular,Verilog,monocular,115,1,2018-12-27 23:06:59+00:00,0
6088,160619379,https://github.com/mmxsrup/TinyRisc-V.git,2018-12-06 04:37:49+00:00,Risc-V (RV32I) CPU,mmxsrup/TinyRisc-V,Verilog,TinyRisc-V,62,1,2022-02-17 22:49:44+00:00,1
6089,159438722,https://github.com/HiItsRolo/176elevatorcontroller.git,2018-11-28 03:34:36+00:00,,HiItsRolo/176elevatorcontroller,Verilog,176elevatorcontroller,1512,1,2018-12-12 16:50:18+00:00,1
6090,158957432,https://github.com/apoorvegupta/Barrel-Shifter-with-SLT.git,2018-11-24 17:11:17+00:00,"A barrel shifter is simply a bit-rotating shift register. The bits shifted out the MSB end of the register are shifted back into the LSB end of the register. In a barrel shifter, the bits are shifted the desired number of bit positions in a single clock cycle. For example, an eight-bit barrel shifter could shift the data by three positions in a single clock cycle. If the original data was 11110000, one clock cycle later the result will be 10000111.  Several microprocessors include barrel-shifters as part of their ALUs to provide fast shift or rotate open.",apoorvegupta/Barrel-Shifter-with-SLT,Verilog,Barrel-Shifter-with-SLT,119,1,2022-01-13 09:52:54+00:00,0
6091,159276987,https://github.com/myosotix/e200_opensource.git,2018-11-27 04:39:48+00:00,,myosotix/e200_opensource,Verilog,e200_opensource,66365,1,2019-05-24 12:20:11+00:00,0
6092,158968491,https://github.com/soumilshah1995/sequence_detector_verilog_5_bit.git,2018-11-24 19:47:45+00:00,sequence_detector_verilog_5_bit 01101,soumilshah1995/sequence_detector_verilog_5_bit,Verilog,sequence_detector_verilog_5_bit,337,1,2021-08-28 07:17:40+00:00,2
6093,159352712,https://github.com/laonahongchen/RISC-V.git,2018-11-27 14:59:30+00:00,a RISC-V CPU in HDL,laonahongchen/RISC-V,Verilog,RISC-V,1031,1,2019-12-30 13:45:02+00:00,0
6094,158088754,https://github.com/TheSharpOwl/switching-generator.git,2018-11-18 13:52:07+00:00,First Semester Computer Architecture Project (Khaled and Mohamad),TheSharpOwl/switching-generator,Verilog,switching-generator,8,1,2023-07-08 21:37:09+00:00,0
6095,158267804,https://github.com/Aozavyalov/PGNoC.git,2018-11-19 17:51:41+00:00,,Aozavyalov/PGNoC,Verilog,PGNoC,160,1,2019-09-13 08:38:28+00:00,1
6096,160911965,https://github.com/shahbaazlokh/UART_Artix7_FPGA_Verilog_RTL.git,2018-12-08 06:41:36+00:00,"This is project is intended to send ""hello"" from fpga to host, uart core module runs at 50MHz, with the baudrate of 9600, ",shahbaazlokh/UART_Artix7_FPGA_Verilog_RTL,Verilog,UART_Artix7_FPGA_Verilog_RTL,37,1,2024-10-16 22:55:14+00:00,0
6097,156417892,https://github.com/alifarazz/mips-verilog.git,2018-11-06 17:00:50+00:00,:crystal_ball: A MIPS CPU Implementation in Verilog,alifarazz/mips-verilog,Verilog,mips-verilog,100,1,2024-10-07 00:19:17+00:00,0
6098,158353119,https://github.com/RPG-NJU/NJU-Experiments_in_Digital_Logical_Circuits.git,2018-11-20 08:09:05+00:00,NJU计算机课程，数电实验，相关实验以及文件,RPG-NJU/NJU-Experiments_in_Digital_Logical_Circuits,Verilog,NJU-Experiments_in_Digital_Logical_Circuits,8061,1,2021-02-03 16:35:24+00:00,0
6099,157950261,https://github.com/tymcgrew/MIPS-Processor-Verilog.git,2018-11-17 04:22:32+00:00,"A processor which implements a subset of the MIPS Instruction Set Architecture, written in Verilog for an Altera FPGA",tymcgrew/MIPS-Processor-Verilog,Verilog,MIPS-Processor-Verilog,86767,1,2020-03-17 20:48:28+00:00,0
6100,158415842,https://github.com/p76061425/DIC_Ripple-Carry-Adder.git,2018-11-20 16:01:11+00:00,,p76061425/DIC_Ripple-Carry-Adder,Verilog,DIC_Ripple-Carry-Adder,244,1,2022-08-02 07:54:28+00:00,0
6101,155922787,https://github.com/ITBA-E3-2018/tpf-team-6.git,2018-11-02 21:21:42+00:00,tpf-team-6 created by GitHub Classroom,ITBA-E3-2018/tpf-team-6,Verilog,tpf-team-6,11105,1,2018-11-30 05:39:42+00:00,0
6102,159007192,https://github.com/G-H-Y/MIPS32_CPU.git,2018-11-25 07:11:20+00:00,computer organization and architecture project,G-H-Y/MIPS32_CPU,Verilog,MIPS32_CPU,26,1,2019-02-18 16:25:13+00:00,0
6103,157269747,https://github.com/alirahman17/VNES.git,2018-11-12 20:06:02+00:00,Verilog NES designed for ECE-311 (Hardware Design),alirahman17/VNES,Verilog,VNES,51,1,2018-12-23 01:14:24+00:00,1
6104,159294003,https://github.com/C-H-Chien/mat_sqrt.git,2018-11-27 07:30:05+00:00,square root of a matrix,C-H-Chien/mat_sqrt,Verilog,mat_sqrt,170,1,2024-05-06 03:48:22+00:00,0
6105,159003819,https://github.com/vinusankars/SMApproxLib.git,2018-11-25 06:17:05+00:00,,vinusankars/SMApproxLib,Verilog,SMApproxLib,21,1,2020-05-29 19:27:51+00:00,1
6106,159131005,https://github.com/jingnanshi/fpga-vga-digit-display.git,2018-11-26 07:52:53+00:00,FPGA-based driver to display numbers on a VGA display,jingnanshi/fpga-vga-digit-display,Verilog,fpga-vga-digit-display,60,1,2023-03-05 04:59:55+00:00,0
6107,157015531,https://github.com/anontruck/TheVendingMachine.git,2018-11-10 19:45:33+00:00,SJSU EE271 Fall 2018 Project - Vending machine,anontruck/TheVendingMachine,Verilog,TheVendingMachine,25185,1,2018-12-14 04:21:01+00:00,0
6108,159519377,https://github.com/Petersoj/4BitProcessor.git,2018-11-28 15:01:12+00:00,A 4 Bit Processor using Verilog for implementation on an FPGA board.,Petersoj/4BitProcessor,Verilog,4BitProcessor,656,1,2022-04-28 04:47:01+00:00,0
6109,159607774,https://github.com/louchenyao/calculator-verilog.git,2018-11-29 04:31:41+00:00,,louchenyao/calculator-verilog,Verilog,calculator-verilog,2,1,2020-03-08 12:33:56+00:00,0
6110,160567838,https://github.com/cadensanders49/Verilog-Matrix-Math-Unit-CPU-and-Memory-Example.git,2018-12-05 19:27:10+00:00,Verilog ecosystem of modules that models basic computer architecture.,cadensanders49/Verilog-Matrix-Math-Unit-CPU-and-Memory-Example,Verilog,Verilog-Matrix-Math-Unit-CPU-and-Memory-Example,8096,1,2021-06-12 06:40:22+00:00,1
6111,158821588,https://github.com/nalexopo/LCD-16x2-Controller.git,2018-11-23 11:08:06+00:00,A simple LCD 16x2 Controller with UART interface.,nalexopo/LCD-16x2-Controller,Verilog,LCD-16x2-Controller,11,1,2022-04-02 23:12:06+00:00,0
6112,158733712,https://github.com/becamorin20/MidtermProject.git,2018-11-22 17:46:28+00:00,,becamorin20/MidtermProject,Verilog,MidtermProject,25,1,2018-11-24 06:24:03+00:00,0
6113,157587577,https://github.com/ExperimentalPhysics/FpgaCourse.git,2018-11-14 17:42:49+00:00,Курс по программированию ПЛИС с примерами,ExperimentalPhysics/FpgaCourse,Verilog,FpgaCourse,14134,1,2022-02-27 11:14:18+00:00,0
6114,158022360,https://github.com/dajoariando/NMR_PCBvBASE_HDLv1_2019_Quartus.git,2018-11-17 20:33:30+00:00,"The NMR board FPGA code. Was created after too many version are embedded inside the program to preserve history. Now it becomes too complicated to manage different PCB versions. So it was decided to remove multiple board support in a single repo, and instead using different repos for different board version.",dajoariando/NMR_PCBvBASE_HDLv1_2019_Quartus,Verilog,NMR_PCBvBASE_HDLv1_2019_Quartus,47213,1,2024-09-11 14:07:18+00:00,0
6115,157628247,https://github.com/canesche/ComputerArchitecture.git,2018-11-15 00:15:28+00:00,Codes and material made by me for to learn Architecture Computer at UFV,canesche/ComputerArchitecture,Verilog,ComputerArchitecture,116,1,2023-05-01 02:07:51+00:00,0
6116,159035425,https://github.com/freechensq/Verilog.git,2018-11-25 13:39:33+00:00,Verilog_SPI ,freechensq/Verilog,Verilog,Verilog,8,1,2020-11-27 09:30:06+00:00,0
6117,159602918,https://github.com/dermarkr/ECE241-Lab6.git,2018-11-29 03:37:25+00:00,,dermarkr/ECE241-Lab6,Verilog,ECE241-Lab6,16398,1,2023-10-15 21:01:36+00:00,0
6118,160230405,https://github.com/dermarkr/ECE241-Lab2.git,2018-12-03 17:42:27+00:00,,dermarkr/ECE241-Lab2,Verilog,ECE241-Lab2,11962,1,2023-10-15 21:00:52+00:00,0
6119,160510184,https://github.com/Jordi-Jaspers/ArmV8_Single_Cycle.git,2018-12-05 11:46:28+00:00,An Arm V8 Single Cycle processor made with the instructions of the ARM-Edition book written by David A. Patterson & John L. Hennesey,Jordi-Jaspers/ArmV8_Single_Cycle,Verilog,ArmV8_Single_Cycle,22,1,2022-01-09 09:08:39+00:00,0
6120,160908645,https://github.com/map0te/papilio-cpu8bit.git,2018-12-08 05:51:26+00:00,8 bit cpu with custom isa,map0te/papilio-cpu8bit,Verilog,papilio-cpu8bit,10,1,2022-09-28 05:52:24+00:00,0
6121,158082955,https://github.com/ZJUNlict/Firmware_for_Core_Board.git,2018-11-18 12:46:17+00:00, ZJUNlict Core Board's Firmware for the RoboCup Soccer Small-Size League https://zjunlict.cn/,ZJUNlict/Firmware_for_Core_Board,Verilog,Firmware_for_Core_Board,76873,1,2019-01-13 08:10:00+00:00,2
6122,157808715,https://github.com/AntonioRodCas/MIPS.git,2018-11-16 03:40:13+00:00,,AntonioRodCas/MIPS,Verilog,MIPS,24,1,2021-08-27 06:16:01+00:00,0
6123,156129873,https://github.com/Billijk/THCO-Computer.git,2018-11-04 22:08:32+00:00,计算机组成原理大实验：THCO-MIPS指令集上的指令流水计算机。Computer Organization Course Project: Instruction Pipeline Computer on THCO-MIPS Instruction Set.,Billijk/THCO-Computer,Verilog,THCO-Computer,61,1,2024-01-22 08:20:33+00:00,0
6124,155820905,https://github.com/sff1019/verilog-kenpuro.git,2018-11-02 06:00:16+00:00,Github page for tokyo tech's kenpro assignment,sff1019/verilog-kenpuro,Verilog,verilog-kenpuro,21597,1,2018-11-15 06:56:44+00:00,0
6125,160694409,https://github.com/NIanBeIx/50.002-Flappy-Bird-Game-Design.git,2018-12-06 15:30:26+00:00,Mojo FPGA Flappy Bird in Lucid,NIanBeIx/50.002-Flappy-Bird-Game-Design,Verilog,50.002-Flappy-Bird-Game-Design,846,1,2021-01-05 13:22:16+00:00,1
6126,160659007,https://github.com/Mohamedrredaa/Digitial-Design-.git,2018-12-06 10:32:32+00:00,design some chips or universal buses using verilog,Mohamedrredaa/Digitial-Design-,Verilog,Digitial-Design-,234,1,2018-12-06 14:06:16+00:00,0
6127,160206735,https://github.com/biubiubiu12138/smart_home.git,2018-12-03 14:48:37+00:00,no,biubiubiu12138/smart_home,Verilog,smart_home,825,1,2018-12-03 15:15:28+00:00,0
6128,158416096,https://github.com/p76061425/DIC_Booth-Algorithm.git,2018-11-20 16:03:01+00:00,,p76061425/DIC_Booth-Algorithm,Verilog,DIC_Booth-Algorithm,218,1,2022-09-21 08:37:01+00:00,0
6129,158417022,https://github.com/p76061425/DIC_Color-Transform-Engine.git,2018-11-20 16:09:40+00:00,,p76061425/DIC_Color-Transform-Engine,Verilog,DIC_Color-Transform-Engine,559,1,2022-08-02 07:54:30+00:00,0
6130,159019280,https://github.com/cmpark0126/MIPS_32bits.git,2018-11-25 10:14:56+00:00,Implements 32bits MIPS with verilog. (18.11.25 ~ 18.12.),cmpark0126/MIPS_32bits,Verilog,MIPS_32bits,13706,1,2019-04-11 11:26:40+00:00,1
6131,160247190,https://github.com/uXeBoy/NTSC-FPGA.git,2018-12-03 20:06:43+00:00,,uXeBoy/NTSC-FPGA,Verilog,NTSC-FPGA,5,1,2019-05-03 18:05:44+00:00,1
6132,157175910,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_AC701_SFP.git,2018-11-12 07:52:16+00:00,This is the SiTCP sample source code (SFP version) for AC701 communication confirmation.,BeeBeansTechnologies/SiTCP_Sample_Code_for_AC701_SFP,Verilog,SiTCP_Sample_Code_for_AC701_SFP,919,1,2024-08-02 05:31:48+00:00,2
6133,160539221,https://github.com/wuhoward/PicoRV32_Assignment.git,2018-12-05 15:31:37+00:00,Final Project for Digital System Design at National Tsing Hua University,wuhoward/PicoRV32_Assignment,Verilog,PicoRV32_Assignment,29772,1,2019-03-07 08:24:02+00:00,0
6134,156744876,https://github.com/alivanz/verilog-vlsi-ann.git,2018-11-08 17:36:39+00:00,,alivanz/verilog-vlsi-ann,Verilog,verilog-vlsi-ann,6,1,2023-01-28 18:52:24+00:00,0
6135,158922207,https://github.com/dbaeka/Pipelined-CPU.git,2018-11-24 09:42:58+00:00,Unconventional MIPS Architecture CPU with Pipeline structure with fewer stalls and advanced units to ensure smallest possible CPI. Designed in Verilog and contains simulation and implementation for Xilinx Basys 3 board,dbaeka/Pipelined-CPU,Verilog,Pipelined-CPU,479,1,2023-09-01 23:14:58+00:00,0
6136,158750652,https://github.com/Globson/Urna-Maquina-Estados-TP3_ISL.git,2018-11-22 21:14:38+00:00,Trabalho prático II de Introdução aos Sistemas Lógicos e Digitais UFV 2018.2,Globson/Urna-Maquina-Estados-TP3_ISL,Verilog,Urna-Maquina-Estados-TP3_ISL,21752,1,2018-12-06 22:07:15+00:00,0
6137,157358253,https://github.com/Arthuresm/mesi-cache-coherence.git,2018-11-13 09:57:50+00:00,Project about cache coherence using the MESI protocol. It is for the Computer Organization and Architecture II subject on CEFET-MG.,Arthuresm/mesi-cache-coherence,Verilog,mesi-cache-coherence,4790,1,2020-07-24 16:32:05+00:00,0
6138,157806104,https://github.com/yuxuanyao/FPGA-Trumpet-Practice-Tool.git,2018-11-16 03:13:41+00:00,Trumpet practice tool implemented in Verilog HDL on the DE1 SoC ,yuxuanyao/FPGA-Trumpet-Practice-Tool,Verilog,FPGA-Trumpet-Practice-Tool,226048,1,2019-05-23 01:05:34+00:00,1
6139,159945432,https://github.com/arundhatigupta/single_cycle_mips_verilog.git,2018-12-01 13:05:53+00:00,This repository contains implementation of the following instructions for 32-bit Single Cycle MIPS processor in Verilog.,arundhatigupta/single_cycle_mips_verilog,Verilog,single_cycle_mips_verilog,76,1,2021-03-31 15:25:05+00:00,1
6140,157994462,https://github.com/hsweif/THUCS_ThinPad.git,2018-11-17 14:52:54+00:00,奋斗三星期，造台计算机,hsweif/THUCS_ThinPad,Verilog,THUCS_ThinPad,2709,1,2020-03-28 07:49:37+00:00,1
6141,156671869,https://github.com/AliAbyaneh/MIPS.git,2018-11-08 08:07:44+00:00,,AliAbyaneh/MIPS,Verilog,MIPS,1092,1,2019-12-20 22:42:17+00:00,0
6142,159133515,https://github.com/F9Uf/final_project_elevator.git,2018-11-26 08:13:21+00:00,elevator with verilog,F9Uf/final_project_elevator,Verilog,final_project_elevator,39,1,2024-05-02 18:28:37+00:00,0
6143,156625671,https://github.com/andrewlaugit/Escape-the-Maze.git,2018-11-08 00:14:30+00:00,Multi-level maze game written in Verilog for the Altera De1-SoC board,andrewlaugit/Escape-the-Maze,Verilog,Escape-the-Maze,129060,1,2024-05-28 06:50:15+00:00,0
6144,157953884,https://github.com/cpu2018-1/core3rd.git,2018-11-17 05:28:33+00:00,,cpu2018-1/core3rd,Verilog,core3rd,185,1,2018-12-14 02:20:19+00:00,0
6145,159036836,https://github.com/nishant3101/Q-function-on-Zybo-SOC-.git,2018-11-25 13:54:24+00:00,Implemented a mathematical function coded in Verilog and System C  on Zybo-SOC FPGA and output was verified using UART console on XIlinx Vivado SDK.,nishant3101/Q-function-on-Zybo-SOC-,Verilog,Q-function-on-Zybo-SOC-,3,1,2019-02-24 20:38:32+00:00,0
6146,158307942,https://github.com/pelsterz/design-project-f2018.git,2018-11-20 00:30:43+00:00,The .sv files for the ECE 271 Design Project for Fall 2018,pelsterz/design-project-f2018,Verilog,design-project-f2018,16,1,2018-11-30 01:00:09+00:00,2
6147,159688472,https://github.com/marsohod4you/light-music.git,2018-11-29 15:36:03+00:00,,marsohod4you/light-music,Verilog,light-music,823,1,2019-08-27 21:39:24+00:00,1
6148,157013298,https://github.com/anontruck/TheTrafficLight.git,2018-11-10 19:16:05+00:00,EE71 Fall 2018 Project - Traffic Light,anontruck/TheTrafficLight,Verilog,TheTrafficLight,31,1,2018-12-16 22:08:52+00:00,0
6149,158842467,https://github.com/sanggeul/my_project.git,2018-11-23 14:24:50+00:00,workplace,sanggeul/my_project,Verilog,my_project,52517,1,2021-11-27 12:42:13+00:00,0
6150,160625962,https://github.com/zsylov/TDMA_1shift.git,2018-12-06 05:54:35+00:00,时分复用、每次1比特移动的电路,zsylov/TDMA_1shift,Verilog,TDMA_1shift,1,1,2024-04-01 07:18:17+00:00,0
6151,159035926,https://github.com/raghavrastogi/PROTON_RV32I.git,2018-11-25 13:44:53+00:00,PROTON RV_32 microprocessor,raghavrastogi/PROTON_RV32I,Verilog,PROTON_RV32I,14,1,2024-05-28 06:40:42+00:00,0
6152,156601434,https://github.com/Martinhinnerson/TSEA44.git,2018-11-07 20:02:49+00:00,"Repo for the course TSEA44 - Computer Hardware, a System on a Chip ",Martinhinnerson/TSEA44,Verilog,TSEA44,3491,1,2019-10-09 10:07:23+00:00,0
6153,157454982,https://github.com/tba109/verilib.git,2018-11-13 22:21:23+00:00,My personal library of odds and ends Verilog functions I find useful. ,tba109/verilib,Verilog,verilib,35757,1,2022-04-28 20:21:09+00:00,0
6154,158530647,https://github.com/Ram-is-me/MIPS_Processor.git,2018-11-21 10:26:14+00:00,This is a Hardware Description in Verilog of a non-pipelined MIPS processor with instructions to perform a 2x2 Matrix Multiplication,Ram-is-me/MIPS_Processor,Verilog,MIPS_Processor,132,1,2020-01-01 16:17:30+00:00,2
6155,158860488,https://github.com/pfnsec/display-surface.git,2018-11-23 17:20:07+00:00,An HDMI Transceiver & Framebuffer for FPGAs,pfnsec/display-surface,Verilog,display-surface,7,1,2021-03-21 13:53:00+00:00,1
6156,159165450,https://github.com/roneissu/rv32pipe3.git,2018-11-26 12:23:47+00:00,,roneissu/rv32pipe3,Verilog,rv32pipe3,22,1,2019-05-01 06:57:50+00:00,0
6157,160443071,https://github.com/DavidTraina/AntiDepression.git,2018-12-05 01:40:47+00:00,"Click on the sad faces to make them disappear, don't hurt the happy faces! Created with partner for Computer Organization and Logic course. Designed to run on Cyclone V DE1-SoC circuit board. ",DavidTraina/AntiDepression,Verilog,AntiDepression,32,1,2021-09-10 04:51:58+00:00,0
6158,160725565,https://github.com/rserov/EC311-Project.git,2018-12-06 20:04:02+00:00,,rserov/EC311-Project,Verilog,EC311-Project,44,1,2018-12-12 04:03:48+00:00,1
6159,157247567,https://github.com/shetritr/Digital-Logic-Design-and-Synthesis.git,2018-11-12 17:03:15+00:00,,shetritr/Digital-Logic-Design-and-Synthesis,Verilog,Digital-Logic-Design-and-Synthesis,52458,1,2019-01-15 16:51:55+00:00,1
6160,160230936,https://github.com/dermarkr/ECE241-Project.git,2018-12-03 17:46:52+00:00,Verilog reaction time game with VGA output and GPIO input/output,dermarkr/ECE241-Project,Verilog,ECE241-Project,21942,1,2023-10-15 21:00:56+00:00,0
6161,159823067,https://github.com/omercevik/CSE-331.git,2018-11-30 12:51:29+00:00,Computer Organization,omercevik/CSE-331,Verilog,CSE-331,9299,1,2021-01-18 21:56:04+00:00,0
6162,160264138,https://github.com/cetola/Nexys-4-DDR-Audio-Effects.git,2018-12-03 22:49:31+00:00,the audio effects all glued together,cetola/Nexys-4-DDR-Audio-Effects,Verilog,Nexys-4-DDR-Audio-Effects,38041,1,2024-04-24 17:24:26+00:00,0
6163,156375886,https://github.com/nqHITSZ/Graduation_Rectify.git,2018-11-06 11:50:38+00:00,,nqHITSZ/Graduation_Rectify,Verilog,Graduation_Rectify,227754,1,2022-04-11 19:35:51+00:00,0
6164,158738543,https://github.com/Falanke21/snakes-verilog.git,2018-11-22 18:39:05+00:00,,Falanke21/snakes-verilog,Verilog,snakes-verilog,741,1,2019-10-19 14:30:46+00:00,0
6165,158772007,https://github.com/gap97/Verilog.git,2018-11-23 02:39:05+00:00,,gap97/Verilog,Verilog,Verilog,34,1,2018-11-23 12:19:28+00:00,0
6166,159002856,https://github.com/func2b/DES_Encryption.git,2018-11-25 05:59:55+00:00,DES Encryption Verilog,func2b/DES_Encryption,Verilog,DES_Encryption,16,1,2021-04-09 02:40:13+00:00,0
6167,159508949,https://github.com/mahsa-mokhtare/ALU_64Bits.git,2018-11-28 13:46:50+00:00,Implementation 64bit ALU in verilog,mahsa-mokhtare/ALU_64Bits,Verilog,ALU_64Bits,11,1,2021-10-28 11:28:38+00:00,0
6168,159912620,https://github.com/RabbitG29/Inha_COA.git,2018-12-01 05:34:24+00:00,Verilog for Design CPU,RabbitG29/Inha_COA,Verilog,Inha_COA,335,1,2018-12-06 15:05:57+00:00,1
6169,158901867,https://github.com/KobeHV/ise_cpu.git,2018-11-24 04:19:47+00:00,,KobeHV/ise_cpu,Verilog,ise_cpu,12,1,2018-12-12 08:10:10+00:00,0
6170,160376059,https://github.com/Mafiosi/All-Digital-FM-Modulator.git,2018-12-04 15:10:28+00:00,An All-Digital FM Modulator for the subject of PSDI,Mafiosi/All-Digital-FM-Modulator,Verilog,All-Digital-FM-Modulator,784970,1,2022-03-10 13:23:35+00:00,1
6171,156650213,https://github.com/ahiguti/gmii_mirror_xgmii.git,2018-11-08 04:29:27+00:00,,ahiguti/gmii_mirror_xgmii,Verilog,gmii_mirror_xgmii,376,1,2024-07-04 14:05:31+00:00,0
6172,160974320,https://github.com/mfidaali/Noise-FIR-Filter.git,2018-12-08 20:04:08+00:00,DSP application to filter out noise from a microphone before outputting to a speaker,mfidaali/Noise-FIR-Filter,Verilog,Noise-FIR-Filter,1330,1,2019-04-03 07:42:07+00:00,1
6173,160975614,https://github.com/mattvenn/simple-arbiter.git,2018-12-08 20:22:54+00:00,,mattvenn/simple-arbiter,Verilog,simple-arbiter,18,1,2022-03-17 00:21:23+00:00,0
6174,157031902,https://github.com/totonunez/FPGAVerilog.git,2018-11-10 23:48:05+00:00,En este Github Subiremos todos los códigos con respecto a Verilog y sus caracteristicas ,totonunez/FPGAVerilog,Verilog,FPGAVerilog,40,1,2018-12-12 01:21:31+00:00,1
6175,156635401,https://github.com/AntonioRodCas/FIFO.git,2018-11-08 01:58:08+00:00,,AntonioRodCas/FIFO,Verilog,FIFO,6,1,2021-08-27 06:16:03+00:00,0
6176,156326964,https://github.com/BA3CE/OAI_All_In_One_for_BA3CE.git,2018-11-06 04:42:20+00:00,,BA3CE/OAI_All_In_One_for_BA3CE,Verilog,OAI_All_In_One_for_BA3CE,83713,1,2020-02-05 20:52:35+00:00,1
6177,156400580,https://github.com/Fysek/Elevator.git,2018-11-06 14:59:29+00:00,Master thesis presents the elevator control algorithm and its implementation as an application-specific integrated circuit in the top-down technique. ,Fysek/Elevator,Verilog,Elevator,33835,1,2022-04-08 12:40:48+00:00,0
6178,157277485,https://github.com/nlpark/simon.git,2018-11-12 21:12:36+00:00,Ele Lab 5,nlpark/simon,Verilog,simon,7,1,2018-11-12 22:07:00+00:00,0
6179,157400636,https://github.com/tba109/de0_pulse_gen.git,2018-11-13 15:18:10+00:00,A poisson pulse generator based on the DE0 CV Cyclone V Board from Terasic,tba109/de0_pulse_gen,Verilog,de0_pulse_gen,164501,1,2023-03-22 03:06:58+00:00,0
6180,158404509,https://github.com/Babu12345/Microprocessor_Design.git,2018-11-20 14:43:11+00:00,,Babu12345/Microprocessor_Design,Verilog,Microprocessor_Design,30464,1,2022-06-30 23:04:37+00:00,1
6181,158416776,https://github.com/p76061425/DIC_Edge-Based-Line-Average-interpolation.git,2018-11-20 16:07:54+00:00,,p76061425/DIC_Edge-Based-Line-Average-interpolation,Verilog,DIC_Edge-Based-Line-Average-interpolation,473,1,2022-08-02 07:54:30+00:00,1
6182,158416526,https://github.com/p76061425/DIC_Approximate-Average.git,2018-11-20 16:06:05+00:00,,p76061425/DIC_Approximate-Average,Verilog,DIC_Approximate-Average,466,1,2022-08-02 07:54:32+00:00,0
6183,158950807,https://github.com/shreyasmav/DDCO-Project.git,2018-11-24 15:48:49+00:00,ALU Operations,shreyasmav/DDCO-Project,Verilog,DDCO-Project,2039,1,2020-06-13 07:13:00+00:00,0
6184,158955908,https://github.com/armap99/Procesador-MIPS.git,2018-11-24 16:51:28+00:00,Códigos de componentes de un procesador MIPS en verilog,armap99/Procesador-MIPS,Verilog,Procesador-MIPS,6,1,2021-07-17 06:09:27+00:00,0
6185,160627176,https://github.com/leledeyuan00/SMC_Controller_Verilog.git,2018-12-06 06:06:27+00:00,Verilog Controller with One Encoder for SEA,leledeyuan00/SMC_Controller_Verilog,Verilog,SMC_Controller_Verilog,8,1,2023-08-02 03:49:28+00:00,0
6186,161010134,https://github.com/Espade/Single-cycle-Mips-cpu-54.git,2018-12-09 06:08:03+00:00,This is a simulation of MIPS cpu which contains 54 instructions.,Espade/Single-cycle-Mips-cpu-54,Verilog,Single-cycle-Mips-cpu-54,4016,1,2019-06-05 09:07:51+00:00,0
6187,160788788,https://github.com/dongshunyao/Mips-VerilogHDL.git,2018-12-07 07:37:16+00:00,单周期MIPS处理器仿真,dongshunyao/Mips-VerilogHDL,Verilog,Mips-VerilogHDL,1730,1,2023-05-31 11:27:34+00:00,1
6188,159603073,https://github.com/dermarkr/ECE241-Lab7.git,2018-11-29 03:39:11+00:00,,dermarkr/ECE241-Lab7,Verilog,ECE241-Lab7,58454,1,2023-10-15 21:01:33+00:00,0
6189,159670112,https://github.com/quino0627/arm-system-module.git,2018-11-29 13:24:22+00:00,,quino0627/arm-system-module,Verilog,arm-system-module,12731,1,2020-06-17 02:56:58+00:00,1
6190,157253481,https://github.com/grahamsider/photonic-harp.git,2018-11-12 17:51:56+00:00,ECE241 Final Project - A photonic harp written in Verilog using the Altera Audio Core on a DE1-SoC FPGA board,grahamsider/photonic-harp,Verilog,photonic-harp,1102,1,2024-01-25 18:11:53+00:00,2
6191,157436936,https://github.com/hiyouga/digiC-experiment.git,2018-11-13 19:47:33+00:00,BUAA CST Autumn 2018 Digital Circuit Experiment,hiyouga/digiC-experiment,Verilog,digiC-experiment,4206,1,2023-05-23 13:07:02+00:00,0
6192,157681425,https://github.com/Robosid/KG-Door-Handle-HIL-Sim.git,2018-11-15 08:58:09+00:00,A cost effective solution for the real time simulation of Mercedes Benz's Keyless-Go system's Door Handle on a Hardware-in-the-Loop [HIL] platform,Robosid/KG-Door-Handle-HIL-Sim,Verilog,KG-Door-Handle-HIL-Sim,69585,1,2019-07-28 03:45:22+00:00,0
6193,157588658,https://github.com/shinyblink/ledstream.git,2018-11-14 17:51:48+00:00,,shinyblink/ledstream,Verilog,ledstream,278,1,2019-02-22 12:51:14+00:00,0
6194,157780838,https://github.com/refaay/Pipelined-MIPS-Processor.git,2018-11-15 22:30:27+00:00,"Pipelined RISC Architecture MIPS Processor using Verilog. Full pipelined with forwarding, stalling, and branch control hazard unit (minor errors with race conditions and sw forwarding, no jump). Spring 17.",refaay/Pipelined-MIPS-Processor,Verilog,Pipelined-MIPS-Processor,608,1,2019-02-01 17:47:52+00:00,0
6195,160708806,https://github.com/Moaren/push-the-box.git,2018-12-06 17:28:54+00:00,50.002 1D Project Team 2-9 Push The Box,Moaren/push-the-box,Verilog,push-the-box,2168,1,2019-04-28 14:51:10+00:00,0
6196,160564357,https://github.com/stfurkan/16-bit-floating-point-arithmetic-logic-unit.git,2018-12-05 18:55:52+00:00,,stfurkan/16-bit-floating-point-arithmetic-logic-unit,Verilog,16-bit-floating-point-arithmetic-logic-unit,9,1,2019-11-20 12:17:14+00:00,0
6197,160880736,https://github.com/shawqy/PCI-Project.git,2018-12-07 22:12:46+00:00,,shawqy/PCI-Project,Verilog,PCI-Project,8489,1,2023-05-17 05:08:00+00:00,1
6198,158774102,https://github.com/AntonioRodCas/ExamenDSD_ARC.git,2018-11-23 03:01:02+00:00,,AntonioRodCas/ExamenDSD_ARC,Verilog,ExamenDSD_ARC,4,1,2021-08-27 06:16:02+00:00,0
6199,159564852,https://github.com/haosun86/MCU-Based-on-Verilog.git,2018-11-28 21:06:09+00:00,Using RISC-V instruction set,haosun86/MCU-Based-on-Verilog,Verilog,MCU-Based-on-Verilog,60,1,2023-05-26 01:58:12+00:00,0
6200,158190858,https://github.com/atomiechen/yummy.git,2018-11-19 08:57:09+00:00,yummy cpu. Yummy!,atomiechen/yummy,Verilog,yummy,169,1,2021-12-28 13:12:47+00:00,0
6201,158653328,https://github.com/jtcomp/ControlsResearch.git,2018-11-22 06:37:12+00:00,Control system using the AMDC and PicoZed,jtcomp/ControlsResearch,Verilog,ControlsResearch,1106,1,2020-01-16 14:21:19+00:00,0
6202,156461502,https://github.com/funannoka/256-POINT-FFT-DIT-SoC-DESIGN.git,2018-11-06 23:18:20+00:00,256 point FFT Design and synthesis using verilog,funannoka/256-POINT-FFT-DIT-SoC-DESIGN,Verilog,256-POINT-FFT-DIT-SoC-DESIGN,2996,1,2020-11-03 02:25:04+00:00,0
6203,156415315,https://github.com/erdemuysalx/fpga_applications.git,2018-11-06 16:41:18+00:00,"Several applications of FPGA, on Digilent BASYS2 board with using Verilog hardware description language.",erdemuysalx/fpga_applications,Verilog,fpga_applications,29,1,2022-09-22 21:39:43+00:00,0
6204,157608247,https://github.com/CathyLuo/vlsi-cpu.git,2018-11-14 20:41:03+00:00,,CathyLuo/vlsi-cpu,Verilog,vlsi-cpu,13768,1,2018-12-18 18:50:34+00:00,0
6205,158087011,https://github.com/bnyorukoglu/-ALU-with-Structural-Verilog-32bit.git,2018-11-18 13:32:23+00:00, ALU with Structural Verilog 32bit,bnyorukoglu/-ALU-with-Structural-Verilog-32bit,Verilog,-ALU-with-Structural-Verilog-32bit,799,1,2019-11-03 17:28:49+00:00,0
6206,158701523,https://github.com/Emrys-Hong/lights-on.git,2018-11-22 13:13:23+00:00,Game Lights-on using mojo for Computation Structure 1D at SUTD ISTD term4.,Emrys-Hong/lights-on,Verilog,lights-on,18031,1,2020-03-28 21:19:32+00:00,0
6207,158107803,https://github.com/dvarkeyg/SIngle-Cycle-MIPS-Processor.git,2018-11-18 17:15:50+00:00,A model of a Single Cycle MIPS Pipeline written in Verilog,dvarkeyg/SIngle-Cycle-MIPS-Processor,Verilog,SIngle-Cycle-MIPS-Processor,15,1,2022-07-05 18:48:11+00:00,0
6208,159726902,https://github.com/AkramElganiny/PPI.git,2018-11-29 21:01:55+00:00,Modeling intel 8255 chip with verilog,AkramElganiny/PPI,Verilog,PPI,346,1,2021-05-23 06:56:57+00:00,0
6209,161024645,https://github.com/roo16kie/CIC2011_Verilog.git,2018-12-09 09:38:54+00:00,CIC競賽 cell-based design組 2011年考古題,roo16kie/CIC2011_Verilog,Verilog,CIC2011_Verilog,3972,1,2019-04-07 05:42:36+00:00,0
6210,158038708,https://github.com/andrewStich/5-Stage-Pipelined-Datapath.git,2018-11-18 01:06:43+00:00,,andrewStich/5-Stage-Pipelined-Datapath,Verilog,5-Stage-Pipelined-Datapath,1268,1,2020-01-29 05:42:11+00:00,0
6211,158927906,https://github.com/xz5116/Verilog-HDL-a-SPI-module-.git,2018-11-24 11:05:27+00:00,,xz5116/Verilog-HDL-a-SPI-module-,Verilog,Verilog-HDL-a-SPI-module-,1,1,2019-08-13 11:40:48+00:00,0
6212,161032364,https://github.com/parsaTohidi/DigitalLab.git,2018-12-09 11:31:35+00:00,,parsaTohidi/DigitalLab,Verilog,DigitalLab,24,1,2018-12-30 07:58:45+00:00,0
6213,157979719,https://github.com/tienshaoku/IC-Desgin-Dividor.git,2018-11-17 11:53:04+00:00,Verilog Code of a dividor without clock signal,tienshaoku/IC-Desgin-Dividor,Verilog,IC-Desgin-Dividor,1065,1,2022-06-04 18:54:31+00:00,2
6214,156704621,https://github.com/Brook1711/VerilogHDL_demos.git,2018-11-08 12:35:55+00:00,VerilogHDL_demos,Brook1711/VerilogHDL_demos,Verilog,VerilogHDL_demos,48,1,2023-08-10 02:34:20+00:00,0
6215,164569208,https://github.com/alexforencich/verilog-pcie.git,2019-01-08 05:28:51+00:00,Verilog PCI express components,alexforencich/verilog-pcie,Verilog,verilog-pcie,1944,1125,2024-10-28 06:57:34+00:00,298
6216,162818173,https://github.com/nandland/nandland.git,2018-12-22 14:33:23+00:00,All code found on nandland is here.  underconstruction.gif,nandland/nandland,Verilog,nandland,340,308,2024-10-23 10:53:12+00:00,71
6217,161706166,https://github.com/hrvach/fpg1.git,2018-12-13 23:18:45+00:00,"FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console.",hrvach/fpg1,Verilog,fpg1,4756,188,2024-08-01 16:45:56+00:00,16
6218,164218252,https://github.com/Trinkle23897/mips32-cpu.git,2019-01-05 13:39:26+00:00,奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）,Trinkle23897/mips32-cpu,Verilog,mips32-cpu,871,126,2024-09-27 22:51:41+00:00,33
6219,163508085,https://github.com/icebreaker-fpga/icebreaker-workshop.git,2018-12-29 12:08:04+00:00,iCEBreaker Workshop,icebreaker-fpga/icebreaker-workshop,Verilog,icebreaker-workshop,1932,121,2024-10-22 18:44:27+00:00,27
6220,162672365,https://github.com/neelkshah/MIPS-Processor.git,2018-12-21 05:58:31+00:00,5-stage pipelined 32-bit MIPS microprocessor in Verilog,neelkshah/MIPS-Processor,Verilog,MIPS-Processor,141,118,2024-10-26 00:18:28+00:00,13
6221,165844818,https://github.com/esa-tu-darmstadt/tapasco.git,2019-01-15 12:10:16+00:00,The Task Parallel System Composer (TaPaSCo),esa-tu-darmstadt/tapasco,Verilog,tapasco,111825,106,2024-10-14 09:37:48+00:00,25
6222,164126589,https://github.com/OpenTimer/Parser-Verilog.git,2019-01-04 15:55:32+00:00,A Standalone Structural Verilog Parser,OpenTimer/Parser-Verilog,Verilog,Parser-Verilog,6593,81,2024-10-26 12:31:29+00:00,33
6223,161929784,https://github.com/osresearch/up5k.git,2018-12-15 17:46:31+00:00,Upduino v2 with the ice40 up5k FPGA demos,osresearch/up5k,Verilog,up5k,973,78,2024-09-16 00:41:14+00:00,17
6224,161908835,https://github.com/tomtor/HDL-deflate.git,2018-12-15 13:43:40+00:00,FPGA implementation of deflate (de)compress RFC 1950/1951,tomtor/HDL-deflate,Verilog,HDL-deflate,487,56,2024-10-21 02:28:25+00:00,6
6225,161275071,https://github.com/furrtek/Neogeo_MiSTer_old.git,2018-12-11 04:01:46+00:00,SNK NeoGeo core for the MiSTer platform,furrtek/Neogeo_MiSTer_old,Verilog,Neogeo_MiSTer_old,4087,52,2023-07-21 08:11:32+00:00,6
6226,161033261,https://github.com/Grootzz/AD9361_TX_MSK.git,2018-12-09 11:42:58+00:00,A project demonstrate how to config ad9361 to TX mode and how to transmit MSK,Grootzz/AD9361_TX_MSK,Verilog,AD9361_TX_MSK,125787,51,2024-10-27 21:12:52+00:00,15
6227,162571337,https://github.com/ehw-fit/evoapproxlib.git,2018-12-20 11:37:22+00:00,Library of approximate arithmetic circuits,ehw-fit/evoapproxlib,Verilog,evoapproxlib,60659,49,2024-10-20 10:43:51+00:00,16
6228,164482394,https://github.com/jzkmath/MIDI-Stepper-Synth-V2.git,2019-01-07 19:34:06+00:00,Virginia Tech AMP Lab Version of the MIDI Stepper Synth. Uses FPGA and 32 Stepper Motors.,jzkmath/MIDI-Stepper-Synth-V2,Verilog,MIDI-Stepper-Synth-V2,57775,42,2024-09-02 20:50:01+00:00,10
6229,163895643,https://github.com/thunderclap-io/thunderclap-fpga-arria10.git,2019-01-02 22:21:08+00:00,Thunderclap hardware for Intel Arria 10 FPGA,thunderclap-io/thunderclap-fpga-arria10,Verilog,thunderclap-fpga-arria10,351,31,2024-05-29 23:13:03+00:00,5
6230,165663914,https://github.com/qrp73/ali_trx.git,2019-01-14 13:12:32+00:00,Building your own SDR DDC/DUC transceiver with DIY modules from aliexpress,qrp73/ali_trx,Verilog,ali_trx,2307,25,2024-10-26 01:47:21+00:00,3
6231,161609900,https://github.com/Parimala6/Floating-point-MAC-verilog.git,2018-12-13 08:47:24+00:00,32 - bit floating point Multiplier Accumulator Unit (MAC),Parimala6/Floating-point-MAC-verilog,Verilog,Floating-point-MAC-verilog,158,23,2024-10-24 03:23:30+00:00,5
6232,163670715,https://github.com/Arlet/cpld-6502.git,2018-12-31 13:20:51+00:00,6502 CPU in 4 small CPLDs,Arlet/cpld-6502,Verilog,cpld-6502,335,21,2024-08-22 19:47:33+00:00,3
6233,161555509,https://github.com/hyoukjun/microswitch-noc.git,2018-12-12 22:58:14+00:00,,hyoukjun/microswitch-noc,Verilog,microswitch-noc,181,21,2024-07-18 03:30:06+00:00,8
6234,162856122,https://github.com/rzhang2285/Coppelia.git,2018-12-23 02:20:23+00:00,Code repository for Coppelia tool,rzhang2285/Coppelia,Verilog,Coppelia,224,20,2024-09-03 18:16:07+00:00,9
6235,161931498,https://github.com/2cc2ic/DMA-S2MM-and-MM2S.git,2018-12-15 18:08:07+00:00,"Build an open source, extremely simple DMA.",2cc2ic/DMA-S2MM-and-MM2S,Verilog,DMA-S2MM-and-MM2S,172555,19,2024-08-19 09:44:20+00:00,5
6236,162642967,https://github.com/MiSTer-devel/PDP1_MiSTer.git,2018-12-20 23:47:45+00:00,PDP-1 for MiSTer,MiSTer-devel/PDP1_MiSTer,Verilog,PDP1_MiSTer,4755,19,2024-10-02 04:47:43+00:00,5
6237,162398520,https://github.com/sandy2008/CNN-FPGA.git,2018-12-19 07:22:20+00:00,,sandy2008/CNN-FPGA,Verilog,CNN-FPGA,11939,17,2024-04-19 16:22:32+00:00,10
6238,164284485,https://github.com/AdityaGovardhan/FPGA-SVPWM-implementation.git,2019-01-06 07:17:45+00:00,Hardware implementation of control algorithm for three phase voltage inverters. Implemented using Verilog and MATLAB. Tested with an implemented power circuit.,AdityaGovardhan/FPGA-SVPWM-implementation,Verilog,FPGA-SVPWM-implementation,4480,16,2024-06-08 12:36:14+00:00,13
6239,163496805,https://github.com/Verdvana/Oscilloscope.git,2018-12-29 09:17:47+00:00,基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。,Verdvana/Oscilloscope,Verilog,Oscilloscope,3,16,2024-10-14 07:55:28+00:00,7
6240,163759920,https://github.com/damdoy/simple_riscv_cpu.git,2019-01-01 19:07:14+00:00,Verilog implementation of a simple riscv cpu,damdoy/simple_riscv_cpu,Verilog,simple_riscv_cpu,24,15,2024-05-06 05:51:44+00:00,3
6241,164670067,https://github.com/f-secure-foundry/jobun.git,2019-01-08 14:48:32+00:00,"FPGA board with integrated 802.3u PHY for Ethernet ""soft"" MAC experimentation",f-secure-foundry/jobun,Verilog,jobun,226,13,2024-09-14 10:25:10+00:00,6
6242,164207906,https://github.com/laszloC/Thesis_SGM_FPGA.git,2019-01-05 11:16:30+00:00,"FPGA implementation of Semi Global Matching algorithm, using High Level Synthesis",laszloC/Thesis_SGM_FPGA,Verilog,Thesis_SGM_FPGA,76681,13,2024-10-08 01:51:05+00:00,2
6243,164030625,https://github.com/Akhil-Yada/Adaptive-Filter.git,2019-01-03 22:46:35+00:00,"An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the Delayed Least Mean Squared Algorithm. Concepts of VLSI and Digital Design such as Carry Save Addition, Fixed Point Arithmetic, Offset Binary Coding, Distributed Arithmetic and Low power optimization techniques were incorporated. Three models were proposed which excel in particular aspects such as throughput, delay, area and power. Better throughput was achieved compared to an existing design for an Order-4 Filter. The architecture required to store the pre computed values of weight combinations in a Look Up Table was greatly reduced due to the implementation of Offset Binary Coding. Proposed design was coded and verified in Verilog HDL.",Akhil-Yada/Adaptive-Filter,Verilog,Adaptive-Filter,30,12,2024-08-07 03:22:21+00:00,2
6244,162517368,https://github.com/simonace/deep-learning-fpga.git,2018-12-20 02:44:59+00:00,Source code for Final Year Thesis on implementations of deep learning accelerators on FPGAs.,simonace/deep-learning-fpga,Verilog,deep-learning-fpga,207107,11,2024-08-15 12:28:11+00:00,3
6245,163662747,https://github.com/Nancy-Chauhan/HDMI-data-streams-Spartan-6.git,2018-12-31 11:15:20+00:00,Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of  High-Definition Multimedia Interface (HDMI) and Digital Visual Interface (DVI) data streams to HDMI and DVI capable monitors . Monitor displays the colored pattern,Nancy-Chauhan/HDMI-data-streams-Spartan-6,Verilog,HDMI-data-streams-Spartan-6,7196,11,2022-12-26 18:52:23+00:00,5
6246,165400973,https://github.com/NayanaBannur/8-bit-RISC-Processor.git,2019-01-12 15:07:13+00:00,A Verilog RTL model of a simple 8-bit RISC processor,NayanaBannur/8-bit-RISC-Processor,Verilog,8-bit-RISC-Processor,149,11,2024-09-05 03:23:54+00:00,3
6247,160991228,https://github.com/gsneha26/Darwin-WGA.git,2018-12-09 00:37:38+00:00,Co-processor for whole genome alignment,gsneha26/Darwin-WGA,Verilog,Darwin-WGA,64732,11,2024-10-29 07:06:17+00:00,6
6248,163481941,https://github.com/charkster/spi_slave_verilog.git,2018-12-29 06:12:38+00:00,SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs,charkster/spi_slave_verilog,Verilog,spi_slave_verilog,31,11,2023-08-20 12:01:47+00:00,10
6249,165217789,https://github.com/isuckatdrifting/FusionAccel.git,2019-01-11 09:35:27+00:00,RTL-level Convolutional Network Accelerator Implementation on Xilinx Spartan 6. Evaluation for scalability.,isuckatdrifting/FusionAccel,Verilog,FusionAccel,196145,11,2024-04-03 09:31:17+00:00,10
6250,163620870,https://github.com/Arkowski24/sdram-controller.git,2018-12-30 22:08:12+00:00,Simple SDRAM Controller for DE10-Lite.,Arkowski24/sdram-controller,Verilog,sdram-controller,73,11,2024-09-16 13:45:51+00:00,3
6251,164319248,https://github.com/CountingLogic/ECG-Verilog-FPGA.git,2019-01-06 15:18:50+00:00,"An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog. ",CountingLogic/ECG-Verilog-FPGA,Verilog,ECG-Verilog-FPGA,266,10,2023-12-14 01:39:08+00:00,2
6252,164876227,https://github.com/Keytoyze/FPGA-SuperMario.git,2019-01-09 14:18:01+00:00,Super mario running on FPGA,Keytoyze/FPGA-SuperMario,Verilog,FPGA-SuperMario,24074,10,2024-10-06 04:29:43+00:00,0
6253,161824641,https://github.com/MiSTer-devel/Arcade-Robotron_MiSTer.git,2018-12-14 18:21:59+00:00,Arcade Robotron for MiSTer,MiSTer-devel/Arcade-Robotron_MiSTer,Verilog,Arcade-Robotron_MiSTer,13146,10,2024-06-18 21:44:51+00:00,16
6254,162607766,https://github.com/makaimann/ride-core-demo.git,2018-12-20 16:57:14+00:00,"A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core",makaimann/ride-core-demo,Verilog,ride-core-demo,2567,10,2024-03-13 03:19:06+00:00,0
6255,162076101,https://github.com/yuri-panchul/2019-examples.git,2018-12-17 04:49:53+00:00,,yuri-panchul/2019-examples,Verilog,2019-examples,991,10,2024-05-18 12:10:22+00:00,4
6256,163687806,https://github.com/lawrie/hdmi_examples.git,2018-12-31 17:49:30+00:00,Ice40 open source HDMI examples on BlackIce II,lawrie/hdmi_examples,Verilog,hdmi_examples,18,10,2024-04-03 08:55:25+00:00,1
6257,162106151,https://github.com/oscourse-tsinghua/undergraduate-zwpu2019.git,2018-12-17 09:29:03+00:00,http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019,oscourse-tsinghua/undergraduate-zwpu2019,Verilog,undergraduate-zwpu2019,155016,10,2024-09-26 17:54:48+00:00,2
6258,163832361,https://github.com/im-tomu/fomu-tests.git,2019-01-02 11:27:07+00:00,Test cases and scripts for Fomu,im-tomu/fomu-tests,Verilog,fomu-tests,64,9,2024-07-21 19:06:30+00:00,6
6259,161329976,https://github.com/ahesse93/RedPitaya_LockInAmplifier.git,2018-12-11 12:23:27+00:00,A lock in amplifier running on the RedPitaya's FPGA,ahesse93/RedPitaya_LockInAmplifier,Verilog,RedPitaya_LockInAmplifier,347,9,2024-05-02 02:19:06+00:00,3
6260,163728837,https://github.com/dormando/verilog-raycaster.git,2019-01-01 10:26:43+00:00,FPGA raycaster engine written in verilog,dormando/verilog-raycaster,Verilog,verilog-raycaster,831,9,2024-07-24 12:21:43+00:00,0
6261,165160692,https://github.com/IvanaXu/MyLearn.git,2019-01-11 01:51:45+00:00,"❄️❄️❄️ Where There Is A Will, There Is A Way.",IvanaXu/MyLearn,Verilog,MyLearn,132757,7,2022-04-02 06:22:25+00:00,3
6262,163213196,https://github.com/Shilong1210/Adaptive-Filter.git,2018-12-26 19:57:01+00:00,Adaptive Filter for ECG Signal Processing,Shilong1210/Adaptive-Filter,Verilog,Adaptive-Filter,39,7,2024-02-27 09:06:54+00:00,0
6263,165697764,https://github.com/ahesse93/PyRPL-Modification.git,2019-01-14 16:47:14+00:00,"Modifies the FPGA for a RedPitaya of PyRPL, so that the built in lock in amplifier can output a sinusoidally frequency modulated oscillation",ahesse93/PyRPL-Modification,Verilog,PyRPL-Modification,2044,7,2024-04-07 14:50:00+00:00,1
6264,162114359,https://github.com/luk3Sky/Building-A-Processor---Project.git,2018-12-17 10:35:05+00:00,"Design of a simulated 8-bit single-cycle processor using Verilog HDL, which includes an ALU, a register file and other control logic",luk3Sky/Building-A-Processor---Project,Verilog,Building-A-Processor---Project,901,7,2024-10-14 15:51:35+00:00,1
6265,162777284,https://github.com/qxdn/Taxi-fare.git,2018-12-22 03:07:19+00:00,一个基于FPGA的出租车计价，武汉理工数电课设，用FPGA偷偷懒,qxdn/Taxi-fare,Verilog,Taxi-fare,11271,7,2024-10-21 01:23:26+00:00,0
6266,164248026,https://github.com/stffrdhrn/mor1kx-generic.git,2019-01-05 20:17:46+00:00,mor1kx OpenRISC generic test harness support verilator and iverilog,stffrdhrn/mor1kx-generic,Verilog,mor1kx-generic,31,7,2024-10-22 10:23:39+00:00,7
6267,165490876,https://github.com/nicolacimmino/FunctionGenerator.git,2019-01-13 10:09:58+00:00,"A function generator employing DDS, with FSK, PSK, ASK capabilities.",nicolacimmino/FunctionGenerator,Verilog,FunctionGenerator,1167,6,2024-10-10 07:04:52+00:00,1
6268,163900272,https://github.com/emard/prjtrellis-picorv32.git,2019-01-02 23:31:18+00:00,attempt to get picorv32 running,emard/prjtrellis-picorv32,Verilog,prjtrellis-picorv32,81,6,2020-12-15 05:53:12+00:00,6
6269,165846232,https://github.com/styczynski/fpga-verilog.git,2019-01-15 12:21:19+00:00,Collection of my projects that was made as a part of Warsaw University FPGA course,styczynski/fpga-verilog,Verilog,fpga-verilog,452,6,2024-03-20 15:51:54+00:00,0
6270,163682220,https://github.com/MiSTer-devel/Orao_MiSTer.git,2018-12-31 16:15:33+00:00,Orao FPGA core implementation for MiSTer,MiSTer-devel/Orao_MiSTer,Verilog,Orao_MiSTer,5116,6,2024-10-02 04:45:48+00:00,5
6271,165247543,https://github.com/EmreKumas/Processor_Design.git,2019-01-11 13:23:41+00:00,This is an implementation of a simple CPU in Logisim and Verilog.,EmreKumas/Processor_Design,Verilog,Processor_Design,175,5,2023-09-02 03:57:18+00:00,0
6272,161763973,https://github.com/sabolfazlgh/R4MDC.git,2018-12-14 09:43:50+00:00,16 point FFT (R4MDC),sabolfazlgh/R4MDC,Verilog,R4MDC,12,5,2024-08-14 12:07:32+00:00,2
6273,164785393,https://github.com/LEAUQEAAN/e203_Four-stageToFive-stage.git,2019-01-09 04:07:53+00:00,e203_Four-stageToFive-stage,LEAUQEAAN/e203_Four-stageToFive-stage,Verilog,e203_Four-stageToFive-stage,1128,5,2024-09-17 17:48:19+00:00,0
6274,162644945,https://github.com/salcanmor/SDRAM-tester-for-Papilio-Pro.git,2018-12-21 00:20:35+00:00,Tester for MT48LC4M16A2 SDRAM in Papilio Pro,salcanmor/SDRAM-tester-for-Papilio-Pro,Verilog,SDRAM-tester-for-Papilio-Pro,111,5,2024-07-03 00:42:50+00:00,4
6275,163119564,https://github.com/alpha1027/jpeg_ls.git,2018-12-26 00:28:18+00:00,JPEG_LS Verilog Code,alpha1027/jpeg_ls,Verilog,jpeg_ls,43,5,2024-07-30 05:48:25+00:00,1
6276,161446925,https://github.com/Compiler-sim/RTL-Testbench.git,2018-12-12 07:06:03+00:00,,Compiler-sim/RTL-Testbench,Verilog,RTL-Testbench,631,5,2022-11-29 02:19:17+00:00,3
6277,163273736,https://github.com/doowzs/BuggyOS.git,2018-12-27 09:17:55+00:00,A simple and buggy OS with single-clock MIPS CPU to run on FPGA.,doowzs/BuggyOS,Verilog,BuggyOS,4196,5,2023-07-18 03:22:28+00:00,3
6278,163446452,https://github.com/gsoosk/MIPS-MultiCycle.git,2018-12-28 20:20:41+00:00,A multi cycle design of MIPS ,gsoosk/MIPS-MultiCycle,Verilog,MIPS-MultiCycle,9,4,2023-05-01 03:59:14+00:00,0
6279,164182648,https://github.com/saunak1994/CyNAPSE.git,2019-01-05 04:45:39+00:00,A Low-Power Neural Processing Engine for reconfigurable spiking competitive networks,saunak1994/CyNAPSE,Verilog,CyNAPSE,1874,4,2024-06-21 11:49:29+00:00,3
6280,162924824,https://github.com/mcleod-ideafix/pano_logic.git,2018-12-23 21:24:16+00:00,Various cores and experiments for Pano Logic Zero Client G1 and G2,mcleod-ideafix/pano_logic,Verilog,pano_logic,2772,4,2023-01-11 04:41:29+00:00,2
6281,164160953,https://github.com/ThunderMikey/poets_digital_circuit_simulator.git,2019-01-04 22:29:12+00:00,,ThunderMikey/poets_digital_circuit_simulator,Verilog,poets_digital_circuit_simulator,3241,4,2019-06-23 15:57:43+00:00,0
6282,162227627,https://github.com/cibomahto/upduino.git,2018-12-18 03:59:25+00:00,,cibomahto/upduino,Verilog,upduino,2583,4,2022-07-15 19:00:29+00:00,0
6283,164484080,https://github.com/semahawk/icarium.git,2019-01-07 19:44:57+00:00,Trying to implement a soft core SoC,semahawk/icarium,Verilog,icarium,572,4,2022-10-26 10:16:46+00:00,0
6284,163446101,https://github.com/Jordi-Jaspers/ARMv8_Pipeline.git,2018-12-28 20:14:56+00:00,An Arm V8 processor with pipelining made via the instructions of the ARM-Edition book written by David A. Patterson & John L. Hennesey,Jordi-Jaspers/ARMv8_Pipeline,Verilog,ARMv8_Pipeline,18,4,2023-10-10 02:45:29+00:00,5
6285,163058769,https://github.com/marsohod4you/Led-control-WS2812B.git,2018-12-25 07:37:18+00:00,FPGA controls tape of intellectual LEDs based on WS2812B chip,marsohod4you/Led-control-WS2812B,Verilog,Led-control-WS2812B,25,4,2023-10-17 11:10:53+00:00,0
6286,162857407,https://github.com/Phomu/MutliCycleCPU.git,2018-12-23 02:49:24+00:00,多周期CPU设计与实现,Phomu/MutliCycleCPU,Verilog,MutliCycleCPU,81385,4,2024-07-13 11:58:17+00:00,12
6287,165873996,https://github.com/abbati-simone/Yoshis-Nightmare-Altera.git,2019-01-15 15:21:07+00:00,Yoshi's Nightmare porting for Altera FPGA (EP4CE6E22C8N on Zr-Tech WXEDA board),abbati-simone/Yoshis-Nightmare-Altera,Verilog,Yoshis-Nightmare-Altera,41264,4,2022-06-25 03:31:27+00:00,0
6288,163580464,https://github.com/AndrewCapon/Ultra96FanControl.git,2018-12-30 10:54:08+00:00,Fan Control IP,AndrewCapon/Ultra96FanControl,Verilog,Ultra96FanControl,29,4,2022-09-05 08:56:21+00:00,3
6289,162693505,https://github.com/achjqz/SingleCPU.git,2018-12-21 09:20:32+00:00,cs assignment,achjqz/SingleCPU,Verilog,SingleCPU,66,4,2024-04-22 01:32:51+00:00,2
6290,160990629,https://github.com/lottefang/w5500_src.git,2018-12-09 00:24:58+00:00,communication with w5500 mudule using FPGA,lottefang/w5500_src,Verilog,w5500_src,670,4,2024-05-22 09:40:43+00:00,2
6291,161343106,https://github.com/PaParaZz1/CPU_MIPS.git,2018-12-11 14:06:11+00:00,Verilog CPU design for MIPS instructions,PaParaZz1/CPU_MIPS,Verilog,CPU_MIPS,2676,4,2021-01-19 18:28:14+00:00,0
6292,163664771,https://github.com/Elrori/DES_verilog.git,2018-12-31 11:48:58+00:00,DES verilog ,Elrori/DES_verilog,Verilog,DES_verilog,3069,3,2024-08-01 14:07:07+00:00,1
6293,162765475,https://github.com/esden/icebreaker-temp.git,2018-12-21 23:10:14+00:00,,esden/icebreaker-temp,Verilog,icebreaker-temp,469,3,2022-03-17 22:58:38+00:00,0
6294,162993406,https://github.com/DTennant/fpga_final.git,2018-12-24 13:29:03+00:00,,DTennant/fpga_final,Verilog,fpga_final,48,3,2020-05-07 16:35:32+00:00,0
6295,163111341,https://github.com/Jaina-96/5stage-pipeline-architecture.git,2018-12-25 21:03:16+00:00,Design and Implementation of 5 stage pipeline architecture using verilog,Jaina-96/5stage-pipeline-architecture,Verilog,5stage-pipeline-architecture,11,3,2023-03-25 16:26:40+00:00,0
6296,165596681,https://github.com/Elrori/WM8731_IIS_AVALON_DMA.git,2019-01-14 04:45:27+00:00,WM8731_IIS avalon with DMA (verilog),Elrori/WM8731_IIS_AVALON_DMA,Verilog,WM8731_IIS_AVALON_DMA,21,3,2024-08-01 14:10:06+00:00,4
6297,162874044,https://github.com/BooooL/FPGA-HDMI-Image-Overlay.git,2018-12-23 08:20:45+00:00,This is a student project based on the DE-10 Nano development board to process a HDMI video signal and overlay and image.,BooooL/FPGA-HDMI-Image-Overlay,Verilog,FPGA-HDMI-Image-Overlay,54560,3,2024-03-14 08:56:17+00:00,1
6298,165347681,https://github.com/gwatcha/dnn_accelerator.git,2019-01-12 04:49:53+00:00,A deep neural network accelerator usable through a memory mapped interface.,gwatcha/dnn_accelerator,Verilog,dnn_accelerator,6263,3,2024-05-23 12:05:38+00:00,2
6299,163048020,https://github.com/KBurst/MIPS_Pro_32.git,2018-12-25 05:12:38+00:00,,KBurst/MIPS_Pro_32,Verilog,MIPS_Pro_32,10,3,2023-11-26 10:56:27+00:00,0
6300,163701644,https://github.com/AkshayXPatil/MSDAP.git,2018-12-31 22:53:55+00:00,Complete design of a Mini Stereo Digital Audio Processor,AkshayXPatil/MSDAP,Verilog,MSDAP,5543,3,2023-11-30 11:18:46+00:00,4
6301,164808288,https://github.com/LEAUQEAAN/e203_Two-stageToThree-stage.git,2019-01-09 07:07:22+00:00,e203_Two-stageToThree-stage,LEAUQEAAN/e203_Two-stageToThree-stage,Verilog,e203_Two-stageToThree-stage,1230,3,2023-04-19 08:06:08+00:00,1
6302,161992961,https://github.com/kishanpatelec/Distance-measurement.git,2018-12-16 11:09:11+00:00,The proposed project is to measure the distance through Ultrasonic sensor which is interfaced with FPGA board.,kishanpatelec/Distance-measurement,Verilog,Distance-measurement,11,3,2023-02-24 12:12:02+00:00,0
6303,164249081,https://github.com/stffrdhrn/de0_nano.git,2019-01-05 20:34:14+00:00,OpenRISC SOC for the De0 Nano FPGA dev board,stffrdhrn/de0_nano,Verilog,de0_nano,40,3,2022-01-29 23:49:14+00:00,3
6304,164036740,https://github.com/C-Elegans/ddr3_controller.git,2019-01-04 00:21:19+00:00,,C-Elegans/ddr3_controller,Verilog,ddr3_controller,184,3,2021-04-19 09:33:37+00:00,2
6305,163110397,https://github.com/dooly107/ASIC-Design.git,2018-12-25 20:42:49+00:00,CAN-AHB Lite Bus Transfer Project,dooly107/ASIC-Design,Verilog,ASIC-Design,2542,3,2023-09-07 14:13:54+00:00,2
6306,161578762,https://github.com/Icenowy/picorv32-wb-test.git,2018-12-13 03:27:18+00:00,"Trying to assemble a simple SoC with PicoRV32 w/ Wishbone interface, simulating and synthesising on Lichee Tang",Icenowy/picorv32-wb-test,Verilog,picorv32-wb-test,314,3,2021-11-18 23:49:09+00:00,0
6307,163801281,https://github.com/jacky141283/UVM_10GbE_MAC.git,2019-01-02 06:09:57+00:00,,jacky141283/UVM_10GbE_MAC,Verilog,UVM_10GbE_MAC,51,3,2023-04-24 14:39:42+00:00,1
6308,165088352,https://github.com/HenryLittle/FPGA-LifeGame.git,2019-01-10 15:56:32+00:00,An implementation of Conway's Game of Life on a Xilinx FPGA board with Verilog HDL,HenryLittle/FPGA-LifeGame,Verilog,FPGA-LifeGame,6356,3,2022-12-20 15:44:25+00:00,0
6309,165700611,https://github.com/Allen-Wu/EECS470.git,2019-01-14 17:04:08+00:00,EECS470 Computer Architecture @UMich,Allen-Wu/EECS470,Verilog,EECS470,2747,3,2024-04-05 08:11:02+00:00,3
6310,165772917,https://github.com/AnthonyAllwood/ARMLEGv8Processor.git,2019-01-15 02:45:01+00:00,"This project involves the creation of a detailed design and layout of an ARM LEGv8 processor. Given a set of unique instructions for the processor to perform, the data path of each class of instruction as well as the overall datapath of the processor was constructed. Efficient control logic was developed in order support each given instruction, along with a precise and detailed functional table that makes control implementable in a field-programmable gate array (FPGA). In order to perform these specific instructions for the ARM LEGv8 processor, a Register File and an Arithmetic Logic Unit (ALU) along with a variety of other components must be incorporated within the processor and datapath. A detailed layout of the register file and a detailed design of an ALU were also established. All designs and complex layouts mentioned above were carefully constructed using the Altera Quartus II 15.0 (64-Bit) programmable logic device design software program.",AnthonyAllwood/ARMLEGv8Processor,Verilog,ARMLEGv8Processor,1006,3,2024-02-22 00:00:25+00:00,1
6311,162928820,https://github.com/AirWSW/FPGA-Signal-Generator.git,2018-12-23 22:40:32+00:00,FPGA Signal Generator Using Basys 2,AirWSW/FPGA-Signal-Generator,Verilog,FPGA-Signal-Generator,1999,3,2023-03-27 08:45:39+00:00,0
6312,161981426,https://github.com/viktorcseppento/Platformer.git,2018-12-16 08:20:39+00:00,,viktorcseppento/Platformer,Verilog,Platformer,756,3,2020-04-16 09:33:42+00:00,0
6313,165659134,https://github.com/pwiecha/yas_router.git,2019-01-14 12:39:00+00:00,Yet Another Simple Router - a COCOTB verification of the Verilog RTL model example,pwiecha/yas_router,Verilog,yas_router,70,3,2024-07-21 03:30:32+00:00,2
6314,161175084,https://github.com/zero469/mips-pipeline-cpu.git,2018-12-10 12:55:50+00:00,,zero469/mips-pipeline-cpu,Verilog,mips-pipeline-cpu,38,3,2019-12-27 12:48:53+00:00,1
6315,163239860,https://github.com/Inorman500/Verilog-MIDI-Receiver.git,2018-12-27 02:56:30+00:00,,Inorman500/Verilog-MIDI-Receiver,Verilog,Verilog-MIDI-Receiver,8,2,2021-05-24 07:08:14+00:00,0
6316,163659789,https://github.com/fyc1007261/Naive_FPGA_img_processing.git,2018-12-31 10:24:27+00:00,Naive_FPGA_img_processing,fyc1007261/Naive_FPGA_img_processing,Verilog,Naive_FPGA_img_processing,24797,2,2019-04-01 14:51:36+00:00,0
6317,162072146,https://github.com/mike-hale/TensorLog.git,2018-12-17 03:57:25+00:00,Verilog Fixed Point Neural Net,mike-hale/TensorLog,Verilog,TensorLog,105,2,2024-05-11 13:45:45+00:00,0
6318,161959690,https://github.com/Verdvana/UART_tx.git,2018-12-16 02:03:50+00:00,基于Verilog的波特率可调的串口发送程序,Verdvana/UART_tx,Verilog,UART_tx,3,2,2023-08-03 15:40:39+00:00,2
6319,164248244,https://github.com/stffrdhrn/micron-cores.git,2019-01-05 20:21:10+00:00,FuseSOC cores for micron verilog models,stffrdhrn/micron-cores,Verilog,micron-cores,17,2,2022-01-29 23:49:24+00:00,1
6320,162659820,https://github.com/NewbieOrange/DigitalDesign-AlarmClock.git,2018-12-21 03:16:28+00:00,The project repository of SUSTech Digital Design Course,NewbieOrange/DigitalDesign-AlarmClock,Verilog,DigitalDesign-AlarmClock,618,2,2023-01-28 08:16:14+00:00,0
6321,161029703,https://github.com/Denfome-Chan/CDF.git,2018-12-09 10:53:51+00:00,,Denfome-Chan/CDF,Verilog,CDF,37781,2,2021-12-23 05:01:02+00:00,0
6322,162722320,https://github.com/tienshaoku/IC-Design-Image-Display-Control.git,2018-12-21 14:19:12+00:00,Verilog code of the implementation of Image Display Control,tienshaoku/IC-Design-Image-Display-Control,Verilog,IC-Design-Image-Display-Control,2544,2,2022-06-07 11:19:43+00:00,0
6323,164500576,https://github.com/zwang79/SPI.git,2019-01-07 21:40:12+00:00,"Implement full SPI (serial peripheral interface) function, including sampling of slow clock signal in order to control data transmission, read and write operations of register array. RTL implementation is based on Verilog and synthesized with Synopsys tool. Placement and routing are conducted with ICC tools and power analysis is also included.",zwang79/SPI,Verilog,SPI,635,2,2022-08-30 16:28:42+00:00,0
6324,163134624,https://github.com/jerrylususu/CS207_Digital_Clock.git,2018-12-26 04:05:11+00:00,CS207 Fall 2018 Digital Clock,jerrylususu/CS207_Digital_Clock,Verilog,CS207_Digital_Clock,16454,2,2023-11-19 22:11:58+00:00,0
6325,164719849,https://github.com/stevefarra/fpga-ipod.git,2019-01-08 19:38:13+00:00,Simple music player implemented on a DE1-SoC,stevefarra/fpga-ipod,Verilog,fpga-ipod,350777,2,2024-06-14 17:20:33+00:00,0
6326,162344596,https://github.com/greerviau/Reaction-Timer.git,2018-12-18 20:59:25+00:00,Verilog circuit to test reaction time,greerviau/Reaction-Timer,Verilog,Reaction-Timer,21,2,2022-01-04 08:04:56+00:00,0
6327,164500024,https://github.com/zwang79/Cordic-Algorithm.git,2019-01-07 21:36:01+00:00,"Verilog implementation of a Cordic Algorithm ASIC chip based on SMIC 180nm standard digital technology. Fulfill the conversion from Rectangular to Polar Coordinates for arbitrary coordinate on RTL level. Angle approximation is accomplished by pseudo-rotation, computational precision is optimized by additional bits and quantization. Synthesis steps are also included.",zwang79/Cordic-Algorithm,Verilog,Cordic-Algorithm,454,2,2023-04-14 01:55:37+00:00,0
6328,162878461,https://github.com/2php/downsampling_processor_fpga.git,2018-12-23 09:36:54+00:00,"[2018] A custom processor, ISA and implement an algorithm to filter and downsample a given image and implement it on an Altera de2-115. Additional credit is given for implementation of a cache memory and DSP functionalities.",2php/downsampling_processor_fpga,Verilog,downsampling_processor_fpga,69169,2,2024-07-18 07:10:56+00:00,2
6329,163752736,https://github.com/AkshayXPatil/Physical-Layout-Design.git,2019-01-01 17:06:36+00:00,Complete design of USART interface with baud rate selection,AkshayXPatil/Physical-Layout-Design,Verilog,Physical-Layout-Design,1742,2,2022-08-24 04:46:00+00:00,2
6330,164102137,https://github.com/Arlet/ttl-6502.git,2019-01-04 12:00:02+00:00,6502 implemented in basic gates,Arlet/ttl-6502,Verilog,ttl-6502,208,2,2022-03-25 00:36:24+00:00,0
6331,161880665,https://github.com/Verdvana/IP_Digital_Tube_Controller.git,2018-12-15 07:21:38+00:00,适用于DE1-SoC开发板的数码管IP核（Platform Designer）,Verdvana/IP_Digital_Tube_Controller,Verilog,IP_Digital_Tube_Controller,9,2,2019-05-26 01:48:48+00:00,1
6332,161458259,https://github.com/avina5hkr/fingerprint_authentication.git,2018-12-12 08:43:19+00:00,Implementation of fingerprint authentication system in FPGA,avina5hkr/fingerprint_authentication,Verilog,fingerprint_authentication,1612,2,2024-04-29 09:21:07+00:00,0
6333,162761356,https://github.com/sseryani/Verilog-Snake.git,2018-12-21 22:02:39+00:00,A fully-functional Snake game written on Verilog for the purposes of an Intel FPGA Altera DE2 board.,sseryani/Verilog-Snake,Verilog,Verilog-Snake,1002,2,2020-12-22 12:53:59+00:00,1
6334,162389384,https://github.com/RPG-NJU/NJU-MyClock.git,2018-12-19 05:54:08+00:00,使用Verilog编写的数电大实验，模拟时钟,RPG-NJU/NJU-MyClock,Verilog,NJU-MyClock,15841,2,2021-06-21 07:47:27+00:00,0
6335,165822529,https://github.com/Afshari9978/verilog-vending.git,2019-01-15 09:27:44+00:00,,Afshari9978/verilog-vending,Verilog,verilog-vending,1,2,2021-10-10 05:07:08+00:00,0
6336,165818018,https://github.com/jiacaiyuan/sell_machine_FPGA.git,2019-01-15 08:58:10+00:00,FPGA about vending machine,jiacaiyuan/sell_machine_FPGA,Verilog,sell_machine_FPGA,102047,2,2020-12-13 15:35:56+00:00,0
6337,163081541,https://github.com/Abubakar26/RISC-V_Processor.git,2018-12-25 12:38:28+00:00,32-bit softcore processor for FPGA 💻,Abubakar26/RISC-V_Processor,Verilog,RISC-V_Processor,233,2,2020-12-23 03:05:27+00:00,0
6338,161566396,https://github.com/ImArcangel/ALU.git,2018-12-13 01:24:14+00:00,Arithmetic Logic Unit for FPGA Spartan 3,ImArcangel/ALU,Verilog,ALU,8,2,2021-07-25 19:49:30+00:00,0
6339,162442806,https://github.com/MiSTer-devel/Arcade-ZigZag_MiSTer.git,2018-12-19 13:39:54+00:00,Arcade ZigZag for MiSTer,MiSTer-devel/Arcade-ZigZag_MiSTer,Verilog,Arcade-ZigZag_MiSTer,6076,2,2024-05-25 15:22:52+00:00,9
6340,163448350,https://github.com/gsoosk/MIPS-PipeLine.git,2018-12-28 20:49:05+00:00,an implementation of mips in pipe line,gsoosk/MIPS-PipeLine,Verilog,MIPS-PipeLine,9,2,2020-09-28 14:35:13+00:00,0
6341,162746265,https://github.com/goktug97/Experimenting-with-Picoblaze.git,2018-12-21 18:34:08+00:00,Experimenting with Picoblaze,goktug97/Experimenting-with-Picoblaze,Verilog,Experimenting-with-Picoblaze,243,2,2020-12-24 18:26:15+00:00,0
6342,163889005,https://github.com/circute-learning/verilog.git,2019-01-02 21:00:15+00:00,"Basics in Verilog HDL, the description levels and some famous modules in digital design.",circute-learning/verilog,Verilog,verilog,82,2,2022-11-05 07:25:57+00:00,2
6343,164251444,https://github.com/rail-posh/rail12.git,2019-01-05 21:10:38+00:00,"verilog, dspf",rail-posh/rail12,Verilog,rail12,488,2,2021-09-08 16:37:41+00:00,1
6344,161714265,https://github.com/masonparrish/DE2-115-Synthesizer.git,2018-12-14 01:15:57+00:00,,masonparrish/DE2-115-Synthesizer,Verilog,DE2-115-Synthesizer,60,2,2021-12-10 01:54:54+00:00,0
6345,163577355,https://github.com/overengineer/AsyncStreamCipherLFSR.git,2018-12-30 09:56:00+00:00,EHB326 Final Project - 2019 Fall,overengineer/AsyncStreamCipherLFSR,Verilog,AsyncStreamCipherLFSR,94,2,2021-10-10 13:19:32+00:00,0
6346,164808899,https://github.com/LEAUQEAAN/e203_Three-stageToFour-stage.git,2019-01-09 07:11:08+00:00,e203_Three-stageToFour-stage,LEAUQEAAN/e203_Three-stageToFour-stage,Verilog,e203_Three-stageToFour-stage,1197,2,2023-04-19 08:06:10+00:00,1
6347,164047132,https://github.com/janbbeck/Butterfly-DFT.git,2019-01-04 02:26:29+00:00,This is a butterfly discrete Fourier transform in Verilog,janbbeck/Butterfly-DFT,Verilog,Butterfly-DFT,6,2,2024-01-25 09:13:12+00:00,0
6348,163455268,https://github.com/LBL-ICS/A-Scalable-Image-Video-Processing-Platform-with-Open-Source-Design-and-Verification-Environment.git,2018-12-28 22:41:07+00:00,"This project presents an image/video processing platform, enabling to capture frames of images by interfacing a low-cost OV7670 camera and in real time display both the original images and the results of processed images on a VGA-interfaced monitor. Specifically we presents our framework able to simultaneously display up to four 320x240 images in a 640x480 window, capable of showing the in-process images, the final results of the images, as well as the original images through the VGA interface. As a case study, we design a simple color to binary converter with two submodules - color to grayscale converter and then grayscale to binary converter. We demonstrate the validity of showing all the original color images captured from the OV7670 camera, the inter-process grayscale images, and the final binary images in different regions via the VGA master. The Design-Under-Test (DUT) was written by Verilog HDL and tested on the Nexys 4 FPGA, and the verification environment can be automatically run on ModelSim Simulator. ",LBL-ICS/A-Scalable-Image-Video-Processing-Platform-with-Open-Source-Design-and-Verification-Environment,Verilog,A-Scalable-Image-Video-Processing-Platform-with-Open-Source-Design-and-Verification-Environment,10291,2,2024-05-25 07:18:20+00:00,1
6349,164647034,https://github.com/imere/TLC5620_DA.git,2019-01-08 12:44:53+00:00,Digital to analog conversion,imere/TLC5620_DA,Verilog,TLC5620_DA,31,2,2021-05-18 04:50:38+00:00,0
6350,161049548,https://github.com/huanghongxun/Multiple-Cycle-MIPS-CPU.git,2018-12-09 14:47:53+00:00,"Homework of Computer Organization Principle at Software Engineering, Sun Yat-sen University.",huanghongxun/Multiple-Cycle-MIPS-CPU,Verilog,Multiple-Cycle-MIPS-CPU,6351,2,2023-02-27 07:41:19+00:00,0
6351,163053603,https://github.com/Icenowy/ice-risc-v2.git,2018-12-25 06:35:32+00:00,Rewritten ice-risc,Icenowy/ice-risc-v2,Verilog,ice-risc-v2,3,2,2020-08-25 13:57:22+00:00,0
6352,162566547,https://github.com/Redleaf23477/HardwareDesign-FinalProj.git,2018-12-20 10:52:39+00:00,Hardware Design final project,Redleaf23477/HardwareDesign-FinalProj,Verilog,HardwareDesign-FinalProj,6457,2,2020-02-05 13:21:53+00:00,0
6353,161733181,https://github.com/Verdvana/VGA_Color.git,2018-12-14 04:52:37+00:00,基于FPGA的VGA彩色条纹输出控制器,Verdvana/VGA_Color,Verilog,VGA_Color,3,2,2023-11-13 01:26:41+00:00,0
6354,162239050,https://github.com/gusghrlrl101/ComputerArchitecture.git,2018-12-18 06:10:08+00:00,Triangle Collision Detection CPU Implement With Verilog,gusghrlrl101/ComputerArchitecture,Verilog,ComputerArchitecture,2949,2,2024-02-27 16:34:29+00:00,0
6355,161225638,https://github.com/ReinForce-II/simple-rv32i-core.git,2018-12-10 19:25:49+00:00,,ReinForce-II/simple-rv32i-core,Verilog,simple-rv32i-core,3,2,2022-03-17 23:42:27+00:00,0
6356,162508685,https://github.com/Adamdad/Mips32-Pipline-CPU.git,2018-12-20 01:11:56+00:00,A Mips32 CPU with 57+1 instructions and a pipelines structure,Adamdad/Mips32-Pipline-CPU,Verilog,Mips32-Pipline-CPU,5,1,2019-02-25 13:16:14+00:00,0
6357,161551875,https://github.com/irixs/veritop.git,2018-12-12 22:14:48+00:00,Repositório para o projeto da segunda unidade de Sistemas Digitais 2018.2,irixs/veritop,Verilog,veritop,473,1,2023-04-09 00:46:03+00:00,1
6358,161579749,https://github.com/WeirenYo/Huffman.git,2018-12-13 03:38:04+00:00,Huffman Coding,WeirenYo/Huffman,Verilog,Huffman,542,1,2024-02-14 06:58:21+00:00,0
6359,164394202,https://github.com/sammykib/Simple-RISC-Machine.git,2019-01-07 07:26:49+00:00,Turing complete RISC machine,sammykib/Simple-RISC-Machine,Verilog,Simple-RISC-Machine,940,1,2019-01-07 20:12:52+00:00,0
6360,165910964,https://github.com/siddvader333/ECE241FinalProject.git,2019-01-15 19:31:24+00:00,ECE241 Final Project - Pong with Wii-Style I/O,siddvader333/ECE241FinalProject,Verilog,ECE241FinalProject,31987,1,2021-06-08 00:40:01+00:00,0
6361,165214056,https://github.com/alannair/Ripple-Counter-4-bit-.git,2019-01-11 09:11:14+00:00,,alannair/Ripple-Counter-4-bit-,Verilog,Ripple-Counter-4-bit-,2,1,2022-03-09 16:21:56+00:00,0
6362,161445532,https://github.com/Vlad51/ISCAS.git,2018-12-12 06:53:34+00:00,Тестовые схемы,Vlad51/ISCAS,Verilog,ISCAS,1790,1,2019-02-26 08:37:56+00:00,0
6363,161328329,https://github.com/masoudgithub/RTLCorrection.git,2018-12-11 12:08:55+00:00,,masoudgithub/RTLCorrection,Verilog,RTLCorrection,19792,1,2020-03-31 05:06:43+00:00,1
6364,161323054,https://github.com/Milky2018/SRAM-like-CPU.git,2018-12-11 11:21:09+00:00,,Milky2018/SRAM-like-CPU,Verilog,SRAM-like-CPU,28,1,2022-03-28 07:58:14+00:00,0
6365,165545666,https://github.com/C-Elegans/ethernet.git,2019-01-13 19:31:57+00:00,ethernet experiments on the ECP5-versa,C-Elegans/ethernet,Verilog,ethernet,45,1,2023-01-06 05:23:04+00:00,0
6366,165341133,https://github.com/ChenLiu-1996/Bucknell2016_AlarmClock.git,2019-01-12 03:20:14+00:00,Digital System Design Final Project,ChenLiu-1996/Bucknell2016_AlarmClock,Verilog,Bucknell2016_AlarmClock,29,1,2023-05-05 21:49:23+00:00,0
6367,165503874,https://github.com/dekisa/13m041vs_projekat.git,2019-01-13 12:42:50+00:00,Paralelizacija računanja prostiranja toplote,dekisa/13m041vs_projekat,Verilog,13m041vs_projekat,370155,1,2023-04-01 01:06:00+00:00,0
6368,162870564,https://github.com/tomdiudiu/VerilogLearning.git,2018-12-23 07:20:17+00:00,,tomdiudiu/VerilogLearning,Verilog,VerilogLearning,6,1,2019-07-18 06:56:47+00:00,0
6369,162703825,https://github.com/zxhero/HCPF-pro.git,2018-12-21 10:59:22+00:00,A MMIO peripheral for rocket chip,zxhero/HCPF-pro,Verilog,HCPF-pro,12382,1,2021-09-17 11:16:06+00:00,0
6370,164246975,https://github.com/stffrdhrn/intgen.git,2019-01-05 20:01:19+00:00,An verilog core for testing CPU interrupts,stffrdhrn/intgen,Verilog,intgen,2,1,2023-06-24 10:49:18+00:00,4
6371,163990885,https://github.com/Luffbee/MIPS-C.git,2019-01-03 15:34:40+00:00,Singlecycle and multicycle cpu with MIPS-C instruction set.,Luffbee/MIPS-C,Verilog,MIPS-C,4575,1,2019-02-24 20:48:24+00:00,0
6372,162410570,https://github.com/stromberger/nandland-icestorm-template.git,2018-12-19 09:00:32+00:00,A Makefile based project template for developing applications with the Nandland Go Board and the Icestorm toolchain,stromberger/nandland-icestorm-template,Verilog,nandland-icestorm-template,5,1,2024-06-20 20:23:13+00:00,0
6373,161973397,https://github.com/dzuberi/verilog.git,2018-12-16 06:12:40+00:00,verilog practice stuff,dzuberi/verilog,Verilog,verilog,38,1,2022-04-17 22:02:22+00:00,0
6374,163561602,https://github.com/thanvietduc1997/MIPS.git,2018-12-30 04:32:37+00:00,Microprocessor without Interlocked Pipeline Stages,thanvietduc1997/MIPS,Verilog,MIPS,1669,1,2019-02-20 03:28:05+00:00,0
6375,164028434,https://github.com/Helenlxy/Computer-Organization.git,2019-01-03 22:16:08+00:00,This is a course. Course code: 258.,Helenlxy/Computer-Organization,Verilog,Computer-Organization,8873,1,2019-01-13 01:12:44+00:00,0
6376,161580079,https://github.com/WeirenYo/CLE.git,2018-12-13 03:41:47+00:00,Component Labeling Engine,WeirenYo/CLE,Verilog,CLE,889,1,2024-04-18 16:31:41+00:00,0
6377,164175212,https://github.com/kumarswamy12/ROUTER-DESIGN--RTL.git,2019-01-05 02:40:28+00:00,Designing of  basic router 1*3 ,kumarswamy12/ROUTER-DESIGN--RTL,Verilog,ROUTER-DESIGN--RTL,10,1,2019-05-04 17:04:19+00:00,1
6378,164317457,https://github.com/CountingLogic/Electronics.git,2019-01-06 14:58:06+00:00,Verilog Codes for various projects developed during the course of Advanced Electronics Laboratory ,CountingLogic/Electronics,Verilog,Electronics,59,1,2019-03-11 16:43:33+00:00,0
6379,163804790,https://github.com/phamquandung/FIFO.git,2019-01-02 06:48:47+00:00,,phamquandung/FIFO,Verilog,FIFO,2,1,2019-01-17 03:15:18+00:00,0
6380,161149008,https://github.com/al45tair/pipistrello-TOSlink.git,2018-12-10 09:21:17+00:00,TOSLink fibre data capture for Pipistrello (Xilinx SPARTAN 6),al45tair/pipistrello-TOSlink,Verilog,pipistrello-TOSlink,219,1,2019-02-18 16:04:01+00:00,1
6381,165172910,https://github.com/ysc0327/VGA_controller.git,2019-01-11 03:28:43+00:00,image size 640x480,ysc0327/VGA_controller,Verilog,VGA_controller,9,1,2021-12-30 15:42:29+00:00,0
6382,161094420,https://github.com/diegopedroso/NetFPGA-RC-OMF.git,2018-12-10 00:20:26+00:00,RC - NETFPGA 1G,diegopedroso/NetFPGA-RC-OMF,Verilog,NetFPGA-RC-OMF,15467,1,2019-03-18 03:48:27+00:00,0
6383,161994357,https://github.com/NuamSkunk1/Implementing-Arm-cpu.git,2018-12-16 11:29:00+00:00,,NuamSkunk1/Implementing-Arm-cpu,Verilog,Implementing-Arm-cpu,37,1,2018-12-30 11:02:56+00:00,0
6384,165388517,https://github.com/aquaxis/ultra96_dp.git,2019-01-12 13:04:32+00:00,,aquaxis/ultra96_dp,Verilog,ultra96_dp,7685,1,2022-02-18 20:07:13+00:00,0
6385,161393120,https://github.com/smelvinsky/fsm-verilog.git,2018-12-11 21:00:40+00:00,Basic FSM examples,smelvinsky/fsm-verilog,Verilog,fsm-verilog,6,1,2021-09-30 08:38:33+00:00,0
6386,161473991,https://github.com/libkoi/CS207_project.git,2018-12-12 10:47:31+00:00,"Digital Design project, automatic bell ring system",libkoi/CS207_project,Verilog,CS207_project,6034,1,2022-11-17 22:52:41+00:00,0
6387,165126488,https://github.com/GurenMarkV/fpgapong.git,2019-01-10 20:30:15+00:00,Testing out fpga tutorial,GurenMarkV/fpgapong,Verilog,fpgapong,23,1,2022-05-20 06:45:26+00:00,0
6388,165147161,https://github.com/EECS150/fpga_labs_sp19.git,2019-01-10 23:36:31+00:00,"FPGA labs for EECS151/251A, Spring 2019",EECS150/fpga_labs_sp19,Verilog,fpga_labs_sp19,7950,1,2023-01-28 13:17:59+00:00,1
6389,163534413,https://github.com/Zekrom64/RP2CPU.git,2018-12-29 19:02:35+00:00,Redpower 2 CPU & peripherals implemented in Verilog for FPGAs,Zekrom64/RP2CPU,Verilog,RP2CPU,276,1,2020-04-10 03:47:54+00:00,0
6390,162835822,https://github.com/aliamaim/PCI.git,2018-12-22 18:58:14+00:00,,aliamaim/PCI,Verilog,PCI,11,1,2023-05-17 04:52:11+00:00,0
6391,163299173,https://github.com/pikamonvvs/MIG_ExternalMemoryInterface.git,2018-12-27 13:42:41+00:00,for testing Vivado's Memory Interface Generator,pikamonvvs/MIG_ExternalMemoryInterface,Verilog,MIG_ExternalMemoryInterface,17,1,2023-05-01 10:07:50+00:00,0
6392,162400762,https://github.com/JunnanLi/USG-unified-security-gateway-.git,2018-12-19 07:41:54+00:00,unified security gateway,JunnanLi/USG-unified-security-gateway-,Verilog,USG-unified-security-gateway-,48,1,2021-11-28 20:18:48+00:00,1
6393,162745591,https://github.com/AhmedNasr7/PCI.git,2018-12-21 18:25:35+00:00,Peripheral Component Interconnect ,AhmedNasr7/PCI,Verilog,PCI,309,1,2023-05-17 04:52:12+00:00,1
6394,164783892,https://github.com/meiwenzi/Image-processing.git,2019-01-09 03:55:49+00:00,FPGA,meiwenzi/Image-processing,Verilog,Image-processing,103973,1,2024-02-09 09:13:49+00:00,1
6395,163011126,https://github.com/mostafaahmedemam/pci.git,2018-12-24 17:19:49+00:00,pci,mostafaahmedemam/pci,Verilog,pci,3,1,2023-05-17 04:01:49+00:00,0
6396,164817913,https://github.com/PoryaNoorzadeh/MIPS_pipeline.git,2019-01-09 08:08:22+00:00,MIPS Pipeline Verilog Code For Altera DE2 Board,PoryaNoorzadeh/MIPS_pipeline,Verilog,MIPS_pipeline,13,1,2019-11-26 05:50:13+00:00,0
6397,162396942,https://github.com/JunkaiZhan/SCCB.git,2018-12-19 07:08:14+00:00,,JunkaiZhan/SCCB,Verilog,SCCB,46,1,2019-02-25 03:23:08+00:00,0
6398,164572517,https://github.com/Mkishore7/CS226-Switching-Theory-Lab-Guide.git,2019-01-08 05:49:19+00:00,Solutions to CS226 (Switching Theory Laboratory Assignments),Mkishore7/CS226-Switching-Theory-Lab-Guide,Verilog,CS226-Switching-Theory-Lab-Guide,3589,1,2021-03-24 09:17:42+00:00,13
6399,163602545,https://github.com/RomeoMe5/NoCSimp.git,2018-12-30 16:46:00+00:00,,RomeoMe5/NoCSimp,Verilog,NoCSimp,770,1,2023-09-10 20:22:45+00:00,0
6400,163331548,https://github.com/sungho2578/Logic-Design.git,2018-12-27 20:00:00+00:00,Verilog Programming using ISE,sungho2578/Logic-Design,Verilog,Logic-Design,1549,1,2020-06-24 22:08:58+00:00,0
6401,164035223,https://github.com/mnathalie/ECE412-Candy-Snack-Dispense.git,2019-01-03 23:55:36+00:00,Using existing Lattice’s MachXO3-9400 Development Board/XO3LF Starter Kit we will create a simple Candy/Snack dispenser machine to demonstrate the Motor control capability of the FPGA,mnathalie/ECE412-Candy-Snack-Dispense,Verilog,ECE412-Candy-Snack-Dispense,18748,1,2019-08-10 03:13:26+00:00,2
6402,163016412,https://github.com/WRansohoff/iCE40_tests.git,2018-12-24 18:46:17+00:00,A couple of simple test programs for iCE40 FPGAs.,WRansohoff/iCE40_tests,Verilog,iCE40_tests,3,1,2019-03-03 04:21:18+00:00,1
6403,163059924,https://github.com/g478227411/chisel-lenet.git,2018-12-25 07:50:53+00:00,,g478227411/chisel-lenet,Verilog,chisel-lenet,78,1,2019-10-17 05:19:18+00:00,1
6404,162236881,https://github.com/Icenowy/yosys-anlogic-test-suite.git,2018-12-18 05:51:21+00:00,A simple test suite to find missing features for Yosys for Anlogic FPGAs,Icenowy/yosys-anlogic-test-suite,Verilog,yosys-anlogic-test-suite,3,1,2019-03-06 05:16:24+00:00,0
6405,164518093,https://github.com/tkddn204/hanbat-alarm-clock.git,2019-01-08 00:09:54+00:00,FPGA CLOCK,tkddn204/hanbat-alarm-clock,Verilog,hanbat-alarm-clock,26396,1,2023-03-08 15:26:03+00:00,0
6406,164432739,https://github.com/yousefmaw/autograding-script.git,2019-01-07 12:56:36+00:00,,yousefmaw/autograding-script,Verilog,autograding-script,1579,1,2023-08-03 10:28:46+00:00,0
6407,164756964,https://github.com/pranshumalik14/ece241-labs.git,2019-01-09 00:40:43+00:00,ECE241 (Digital Systems) labs,pranshumalik14/ece241-labs,Verilog,ece241-labs,6221,1,2023-03-26 20:37:49+00:00,1
6408,165902606,https://github.com/Mauricio-xx/ASIC_2019.git,2019-01-15 18:30:44+00:00,My files from summer school. Temuco 2019,Mauricio-xx/ASIC_2019,Verilog,ASIC_2019,17227,1,2019-07-11 19:25:56+00:00,1
6409,162829316,https://github.com/alinasr/ANFIS_FPGA_Verilog.git,2018-12-22 17:13:27+00:00,Adaptive Neuro-Fuzzy Inference system pipeline and parallel Verilog code,alinasr/ANFIS_FPGA_Verilog,Verilog,ANFIS_FPGA_Verilog,4,1,2024-07-15 10:13:30+00:00,0
6410,161716564,https://github.com/Tlattice/TinyRISCV.git,2018-12-14 01:41:23+00:00,,Tlattice/TinyRISCV,Verilog,TinyRISCV,14,1,2024-07-29 06:07:59+00:00,0
6411,164242399,https://github.com/shreyk5/Hardware-Lab.git,2019-01-05 18:50:43+00:00,,shreyk5/Hardware-Lab,Verilog,Hardware-Lab,30,1,2019-06-25 07:49:15+00:00,0
6412,163617594,https://github.com/oynxchidori/Displaying-color-squares.git,2018-12-30 21:06:30+00:00,Displaying color squares on VGA adapter,oynxchidori/Displaying-color-squares,Verilog,Displaying-color-squares,15,1,2019-01-04 16:24:52+00:00,1
6413,164248511,https://github.com/stffrdhrn/wiredelay.git,2019-01-05 20:25:01+00:00,A wire delay simulation verilog core,stffrdhrn/wiredelay,Verilog,wiredelay,1,1,2022-01-29 23:49:13+00:00,0
6414,161738027,https://github.com/Verdvana/VGA_Picture.git,2018-12-14 05:53:12+00:00,基于FPGA的VGA图片输出控制器,Verdvana/VGA_Picture,Verilog,VGA_Picture,735,1,2018-12-15 14:15:05+00:00,0
6415,163059174,https://github.com/LDawns/-_-TypingGame.git,2018-12-25 07:41:54+00:00,verilog语言编写，DE10STANDARD开发板，Quartus 17编译环境， 有随机出现的bug， 功能有。。。很多,LDawns/-_-TypingGame,Verilog,-_-TypingGame,45857,1,2021-06-02 11:46:22+00:00,0
6416,164869200,https://github.com/bjornbaverfjord/Pmod-SSD.git,2019-01-09 13:35:25+00:00, Digilent Pmod SSD seven-segment display Verilog module,bjornbaverfjord/Pmod-SSD,Verilog,Pmod-SSD,5,1,2022-10-10 12:08:42+00:00,0
6417,163403390,https://github.com/SaEED-ABB/Multi-Cycle-MIPS-Processor.git,2018-12-28 11:34:26+00:00,,SaEED-ABB/Multi-Cycle-MIPS-Processor,Verilog,Multi-Cycle-MIPS-Processor,7,1,2019-05-24 11:34:03+00:00,0
6418,161905812,https://github.com/Verdvana/BIN2BCD.git,2018-12-15 13:07:08+00:00,基于Verilog的二进制码-BCD码转换器,Verdvana/BIN2BCD,Verilog,BIN2BCD,1,1,2018-12-15 14:15:01+00:00,0
6419,161894020,https://github.com/dzuberi/adder.git,2018-12-15 10:27:47+00:00,verilog CLA adder,dzuberi/adder,Verilog,adder,3,1,2022-04-17 22:02:34+00:00,0
6420,163597205,https://github.com/vishalraj3112/MIPS-32.git,2018-12-30 15:24:13+00:00,Verilog code for MIPS 32 pipelined architecture,vishalraj3112/MIPS-32,Verilog,MIPS-32,1,1,2019-11-26 05:50:21+00:00,0
6421,163727605,https://github.com/amanchadha/calibratable-angle-resolver-in-verilog.git,2019-01-01 09:59:44+00:00,Calibratable Angle Resolver | Verilog,amanchadha/calibratable-angle-resolver-in-verilog,Verilog,calibratable-angle-resolver-in-verilog,2141,1,2022-05-30 20:56:30+00:00,1
6422,162689544,https://github.com/c515799575/CSEE-W4823-Final-Project.git,2018-12-21 08:45:00+00:00,neural network,c515799575/CSEE-W4823-Final-Project,Verilog,CSEE-W4823-Final-Project,37,1,2019-03-03 13:28:49+00:00,0
6423,162485442,https://github.com/tarekkhaled/PCI-CSE.git,2018-12-19 20:08:11+00:00,,tarekkhaled/PCI-CSE,Verilog,PCI-CSE,2470,1,2023-05-17 05:05:42+00:00,1
6424,163171584,https://github.com/MostafaHamedAbdelmasoud/PCI.git,2018-12-26 11:16:43+00:00,,MostafaHamedAbdelmasoud/PCI,Verilog,PCI,507,1,2023-05-17 04:01:46+00:00,0
6425,165372061,https://github.com/r3glisss/Shadow-Stack.git,2019-01-12 09:53:03+00:00,An open secure micro-processor to thwart return oriented oriented programming attacks using a shadow stack,r3glisss/Shadow-Stack,Verilog,Shadow-Stack,2399,1,2022-11-17 07:57:46+00:00,0
6426,165353057,https://github.com/omarahmed1111/pci-bus-device-control.git,2019-01-12 06:02:10+00:00,pci bus device control circuit code (verilog),omarahmed1111/pci-bus-device-control,Verilog,pci-bus-device-control,5,1,2023-05-17 06:11:55+00:00,0
6427,163840441,https://github.com/overengineer/SpecialPurposeProcessor.git,2019-01-02 12:49:44+00:00,FPGA implementation of a special purpose processor that performs single operation using custom ALU. You can take look at the [related blog post] (https://overengineer.github.io/SpecialPurposeProcessor) for further details.,overengineer/SpecialPurposeProcessor,Verilog,SpecialPurposeProcessor,162,1,2019-09-05 09:04:44+00:00,0
6428,161133854,https://github.com/Emethteme/CNN_chip.git,2018-12-10 07:21:08+00:00,,Emethteme/CNN_chip,Verilog,CNN_chip,46365,1,2019-03-03 19:33:16+00:00,0
6429,162706977,https://github.com/BruceLeeBuaa/Computer-Organization-of-BUAA.git,2018-12-21 11:35:11+00:00,has the code of the single_cpu and the pipeline_cpu ,BruceLeeBuaa/Computer-Organization-of-BUAA,Verilog,Computer-Organization-of-BUAA,36,1,2019-10-21 15:32:52+00:00,0
6430,161010134,https://github.com/Espade/Single-cycle-Mips-cpu-54.git,2018-12-09 06:08:03+00:00,This is a simulation of MIPS cpu which contains 54 instructions.,Espade/Single-cycle-Mips-cpu-54,Verilog,Single-cycle-Mips-cpu-54,4016,1,2019-06-05 09:07:51+00:00,0
6431,164279399,https://github.com/jyasir/CRC-Verilog.git,2019-01-06 05:49:03+00:00,CRC Module,jyasir/CRC-Verilog,Verilog,CRC-Verilog,1,1,2019-05-11 06:22:40+00:00,0
6432,164611796,https://github.com/tux3/bubbly.git,2019-01-08 09:21:49+00:00,Writing a 64-bit RISC-V CPU for fun =),tux3/bubbly,Verilog,bubbly,1753,1,2024-07-02 17:54:43+00:00,0
6433,163329334,https://github.com/invent-box/Learn-FPGA.git,2018-12-27 19:28:43+00:00,This repo contains files used in the Learn FPGA tutorial series.,invent-box/Learn-FPGA,Verilog,Learn-FPGA,14,1,2020-05-04 20:35:45+00:00,0
6434,165919865,https://github.com/legitYosal/verilog-ATM.git,2019-01-15 20:37:24+00:00,fsm model of ATM machine writed in verilog hardware language,legitYosal/verilog-ATM,Verilog,verilog-ATM,91,1,2020-08-03 14:02:23+00:00,0
6435,165901145,https://github.com/alimoezzi/Sequnce-counter.git,2019-01-15 18:19:31+00:00,A sequence detector which counts the number of occurrence  ,alimoezzi/Sequnce-counter,Verilog,Sequnce-counter,8,1,2020-05-15 12:03:59+00:00,1
6436,163756095,https://github.com/tallenintegsys/16SegmentScrollingMarque.git,2019-01-01 18:02:50+00:00,This Verilog is used with a Lattice MachXO3 and 16 segment displays,tallenintegsys/16SegmentScrollingMarque,Verilog,16SegmentScrollingMarque,10284,1,2021-09-19 01:12:38+00:00,0
6437,162324436,https://github.com/omarshafik/PCI.git,2018-12-18 17:37:34+00:00,PCI Master Interface using Verilog,omarshafik/PCI,Verilog,PCI,2731,1,2023-05-17 04:01:50+00:00,1
6438,161861581,https://github.com/thangpx1706/12x12_BoothRecodedMultiplier_verilog.git,2018-12-15 02:22:08+00:00,,thangpx1706/12x12_BoothRecodedMultiplier_verilog,Verilog,12x12_BoothRecodedMultiplier_verilog,10,1,2022-01-14 05:19:07+00:00,0
6439,162094695,https://github.com/supervisoredis/Verilog.git,2018-12-17 07:57:56+00:00,SJTU Verilog,supervisoredis/Verilog,Verilog,Verilog,8086,1,2019-02-25 13:21:11+00:00,0
6440,164506745,https://github.com/phthinh/ORB-Feature-Description.git,2019-01-07 22:26:48+00:00,An Implementation of High-Throughput and Area-Optimized Architecture for rBRIEF Feature Extraction,phthinh/ORB-Feature-Description,Verilog,ORB-Feature-Description,8836,1,2024-10-18 06:53:55+00:00,0
6441,162832478,https://github.com/Marukohe/music_player.git,2018-12-22 18:02:46+00:00,Final project for Experiments in Digital Logical Circuits ,Marukohe/music_player,Verilog,music_player,84513,1,2020-12-10 20:29:07+00:00,0
6442,161093606,https://github.com/vatanks/compArchLab4.git,2018-12-10 00:07:24+00:00,verilog code for team project creating mips CPU,vatanks/compArchLab4,Verilog,compArchLab4,46,1,2024-07-26 09:09:30+00:00,3
6443,161775611,https://github.com/University-Archive-BS/Elevator.git,2018-12-14 11:28:08+00:00,,University-Archive-BS/Elevator,Verilog,Elevator,15656,1,2024-07-27 12:19:55+00:00,0
6444,163954962,https://github.com/ttw225/Tetris.git,2019-01-03 09:57:15+00:00,Final Project - Tetris on FPGA,ttw225/Tetris,Verilog,Tetris,6895,1,2024-09-27 04:57:43+00:00,1
6445,161024645,https://github.com/roo16kie/CIC2011_Verilog.git,2018-12-09 09:38:54+00:00,CIC競賽 cell-based design組 2011年考古題,roo16kie/CIC2011_Verilog,Verilog,CIC2011_Verilog,3972,1,2019-04-07 05:42:36+00:00,0
6446,163528855,https://github.com/himanshushkl691/HARDWARE_LAB.git,2018-12-29 17:28:48+00:00,,himanshushkl691/HARDWARE_LAB,Verilog,HARDWARE_LAB,584,1,2019-01-07 14:50:42+00:00,1
6447,161032364,https://github.com/parsaTohidi/DigitalLab.git,2018-12-09 11:31:35+00:00,,parsaTohidi/DigitalLab,Verilog,DigitalLab,24,1,2018-12-30 07:58:45+00:00,0
6448,161316267,https://github.com/zhijuyingfeng/MultiCycleCPU.git,2018-12-11 10:22:26+00:00,,zhijuyingfeng/MultiCycleCPU,Verilog,MultiCycleCPU,11,1,2024-05-12 05:13:07+00:00,0
6449,167263918,https://github.com/damdoy/ice40_ultraplus_examples.git,2019-01-23 22:27:56+00:00,"Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation",damdoy/ice40_ultraplus_examples,Verilog,ice40_ultraplus_examples,73,248,2024-10-24 11:49:52+00:00,44
6450,168199734,https://github.com/smunaut/ice40-playground.git,2019-01-29 17:46:22+00:00,Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker),smunaut/ice40-playground,Verilog,ice40-playground,6402,240,2024-10-06 18:14:53+00:00,47
6451,166614783,https://github.com/liuqdev/8-bits-RISC-CPU-Verilog.git,2019-01-20 02:20:17+00:00,Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。,liuqdev/8-bits-RISC-CPU-Verilog,Verilog,8-bits-RISC-CPU-Verilog,7421,132,2024-10-20 12:41:26+00:00,42
6452,166556094,https://github.com/davidthings/tinyfpga_bx_usbserial.git,2019-01-19 14:34:20+00:00,USB Serial on the TinyFPGA BX,davidthings/tinyfpga_bx_usbserial,Verilog,tinyfpga_bx_usbserial,5725,131,2024-09-15 13:26:40+00:00,36
6453,165844818,https://github.com/esa-tu-darmstadt/tapasco.git,2019-01-15 12:10:16+00:00,The Task Parallel System Composer (TaPaSCo),esa-tu-darmstadt/tapasco,Verilog,tapasco,111825,106,2024-10-14 09:37:48+00:00,25
6454,168395472,https://github.com/viktor-prutyanov/drec-fpga-intro.git,2019-01-30 18:43:44+00:00,"Материалы для курсов ""Введение в проектирование на языке Verilog"" (2024+), ""Введение в FPGA и Verilog"" (2018-2019)",viktor-prutyanov/drec-fpga-intro,Verilog,drec-fpga-intro,15762,91,2024-10-28 18:24:10+00:00,28
6455,167665918,https://github.com/Jed-Z/computer-organization-lab.git,2019-01-26 08:17:21+00:00,中山大学计算机组成原理实验 (2018 秋)：用 Verilog 设计并实现的简易单周期和多周期 CPU,Jed-Z/computer-organization-lab,Verilog,computer-organization-lab,14470,79,2024-10-24 10:10:21+00:00,25
6456,168614956,https://github.com/intel/aib-phy-hardware.git,2019-01-31 23:52:38+00:00,,intel/aib-phy-hardware,Verilog,aib-phy-hardware,16760,65,2024-05-15 02:48:35+00:00,17
6457,167394500,https://github.com/cwfletcher/buffets.git,2019-01-24 15:56:28+00:00,"Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.",cwfletcher/buffets,Verilog,buffets,25,63,2024-10-21 01:17:17+00:00,17
6458,169155753,https://github.com/chriz2600/time-sleuth.git,2019-02-04 21:53:25+00:00,Time Sleuth - Open Source Lag Tester,chriz2600/time-sleuth,Verilog,time-sleuth,4461,41,2024-09-16 01:35:20+00:00,3
6459,169225814,https://github.com/momalab/CoPHEE.git,2019-02-05 10:50:24+00:00,CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.,momalab/CoPHEE,Verilog,CoPHEE,9098,27,2024-10-28 00:14:29+00:00,4
6460,167442955,https://github.com/fredrequin/fpga_1943.git,2019-01-24 21:47:11+00:00,Verilog re-implementation of the famous CAPCOM arcade game,fredrequin/fpga_1943,Verilog,fpga_1943,467,26,2023-10-21 04:35:11+00:00,1
6461,171279647,https://github.com/mcjtag/bitonic_sorter.git,2019-02-18 12:23:34+00:00,Bitonic sorter (Batcher's sorting network) written in Verilog.,mcjtag/bitonic_sorter,Verilog,bitonic_sorter,372,25,2024-10-23 13:52:51+00:00,6
6462,169615268,https://github.com/gsomlo/yoloRISC.git,2019-02-07 17:49:00+00:00,A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga,gsomlo/yoloRISC,Verilog,yoloRISC,27,24,2024-07-11 13:47:52+00:00,6
6463,165968719,https://github.com/chrisneuf/Deep-Neural-Network-Hardware-Accelerator.git,2019-01-16 03:43:11+00:00,"My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket",chrisneuf/Deep-Neural-Network-Hardware-Accelerator,Verilog,Deep-Neural-Network-Hardware-Accelerator,4929,21,2024-10-02 17:44:18+00:00,4
6464,168167383,https://github.com/Chockichoc/FPGAGameBoy.git,2019-01-29 14:22:50+00:00,an implementation of the GameBoy in Verilog,Chockichoc/FPGAGameBoy,Verilog,FPGAGameBoy,66,20,2024-04-28 14:44:26+00:00,1
6465,171913655,https://github.com/visky2096/AHB-to-I2C.git,2019-02-21 17:17:27+00:00,"Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C master and I2c slave. The RTL and all the test benches are written in [VERILOG]",visky2096/AHB-to-I2C,Verilog,AHB-to-I2C,6,20,2024-07-29 09:00:36+00:00,3
6466,167518838,https://github.com/NukaCola-Quantum/MBIST-verilog.git,2019-01-25 09:11:42+00:00,"A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated ",NukaCola-Quantum/MBIST-verilog,Verilog,MBIST-verilog,23,18,2024-10-13 15:13:52+00:00,8
6467,171232693,https://github.com/DeamonYang/FPGA_SDR.git,2019-02-18 07:07:58+00:00,软件无线电，使用FPGA进行正交解调。,DeamonYang/FPGA_SDR,Verilog,FPGA_SDR,2419,17,2024-08-20 06:29:06+00:00,3
6468,168801004,https://github.com/hitohira/yokyo.git,2019-02-02 06:12:26+00:00,,hitohira/yokyo,Verilog,yokyo,235,16,2023-12-27 22:51:46+00:00,2
6469,171756809,https://github.com/dpiegdon/verilog-buildingblocks.git,2019-02-20 22:07:27+00:00,Library of generic verilog buildingblocks,dpiegdon/verilog-buildingblocks,Verilog,verilog-buildingblocks,91,16,2024-05-13 13:18:20+00:00,6
6470,169266176,https://github.com/ishe/plus4.git,2019-02-05 15:47:19+00:00,FPGATED based plus4 implementation using Papilio Pro platform,ishe/plus4,Verilog,plus4,313,15,2024-01-01 07:20:09+00:00,1
6471,169966644,https://github.com/uXeBoy/GBA.git,2019-02-10 10:33:47+00:00,Experimental FPGA implementation of a GBA cart!,uXeBoy/GBA,Verilog,GBA,3746,15,2024-10-24 20:48:52+00:00,2
6472,168151398,https://github.com/lulinchen/jpeg2000_open.git,2019-01-29 12:30:47+00:00,A simple JPEG2000 hardware encoder,lulinchen/jpeg2000_open,Verilog,jpeg2000_open,57,15,2024-09-11 00:18:23+00:00,4
6473,167113772,https://github.com/Mionger/mp3-player.git,2019-01-23 03:54:40+00:00,MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR),Mionger/mp3-player,Verilog,mp3-player,499,15,2024-05-19 09:12:38+00:00,8
6474,170382028,https://github.com/alchitry/Au-Base-Project.git,2019-02-12 19:57:13+00:00,,alchitry/Au-Base-Project,Verilog,Au-Base-Project,5,15,2024-08-12 12:34:41+00:00,6
6475,169981825,https://github.com/gym487/FMCW_Radar.git,2019-02-10 13:36:21+00:00,A simple FMCW radar works on 5.8GHz,gym487/FMCW_Radar,Verilog,FMCW_Radar,1818,14,2024-10-01 15:18:15+00:00,9
6476,166622587,https://github.com/MiSTer-devel/Arcade-GnG_MiSTer.git,2019-01-20 04:21:50+00:00,Arcade Ghosts'n Goblins for MiSTer,MiSTer-devel/Arcade-GnG_MiSTer,Verilog,Arcade-GnG_MiSTer,7068,14,2023-10-24 20:03:36+00:00,10
6477,168846058,https://github.com/liolok/HDU_CO_Guide.git,2019-02-02 15:31:34+00:00,HDU Computer Organization Course Design Beginner Guide - 杭电计组课设新手指南,liolok/HDU_CO_Guide,Verilog,HDU_CO_Guide,33279,14,2024-09-29 14:47:36+00:00,1
6478,169771062,https://github.com/daveshah1/hilotof.git,2019-02-08 17:16:05+00:00,HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs,daveshah1/hilotof,Verilog,hilotof,20,12,2023-06-13 01:41:51+00:00,3
6479,167580717,https://github.com/davewoo999/Virtual-Console.git,2019-01-25 16:48:39+00:00,work in progress of a xterm-256color terminal,davewoo999/Virtual-Console,Verilog,Virtual-Console,4621,12,2022-12-31 21:20:54+00:00,0
6480,169220768,https://github.com/Lyncien/MIPS-V.git,2019-02-05 10:08:21+00:00,组成原理课程实验：MIPS 流水线CPU，实现36条指令，转发，冒险检测,Lyncien/MIPS-V,Verilog,MIPS-V,9734,12,2024-07-08 15:43:09+00:00,3
6481,168985078,https://github.com/FarisHijazi/LZ4-Decompressor-Verilog.git,2019-02-03 19:37:07+00:00,Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language,FarisHijazi/LZ4-Decompressor-Verilog,Verilog,LZ4-Decompressor-Verilog,3035,12,2024-08-28 07:18:59+00:00,4
6482,170082041,https://github.com/SokolovRV/ModbusRTU.git,2019-02-11 06:55:18+00:00,Modbus block on FPGA,SokolovRV/ModbusRTU,Verilog,ModbusRTU,11765,11,2023-12-13 11:24:13+00:00,4
6483,171585728,https://github.com/C-H-Chien/FPGA_SIFT-LES.git,2019-02-20 02:24:19+00:00,Integration of SIFT and LES Algorithms,C-H-Chien/FPGA_SIFT-LES,Verilog,FPGA_SIFT-LES,57,11,2024-07-14 16:45:57+00:00,4
6484,169597129,https://github.com/langyo/AZ-Processor.git,2019-02-07 15:50:24+00:00,A simple CPU for study.,langyo/AZ-Processor,Verilog,AZ-Processor,78,11,2024-07-23 09:32:29+00:00,3
6485,166085290,https://github.com/Icenowy/bfcpu.git,2019-01-16 17:52:57+00:00,A simple CPU that runs Br**nf*ck code.,Icenowy/bfcpu,Verilog,bfcpu,49,11,2019-12-20 14:04:48+00:00,2
6486,171248900,https://github.com/DeamonYang/FPGA_FFT.git,2019-02-18 08:58:51+00:00,基于FPGA的FFT,DeamonYang/FPGA_FFT,Verilog,FPGA_FFT,2657,11,2024-07-01 14:44:48+00:00,1
6487,171141065,https://github.com/roo16kie/MAC_Verilog.git,2019-02-17 15:56:58+00:00,Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .,roo16kie/MAC_Verilog,Verilog,MAC_Verilog,461,10,2024-09-02 07:23:54+00:00,5
6488,169876678,https://github.com/Wren6991/HyperRam.git,2019-02-09 14:45:50+00:00,simple hyperram controller,Wren6991/HyperRam,Verilog,HyperRam,1264,10,2024-10-17 06:10:14+00:00,6
6489,167424617,https://github.com/bespoke-silicon-group/bsg_pipeclean_suite.git,2019-01-24 19:30:22+00:00,,bespoke-silicon-group/bsg_pipeclean_suite,Verilog,bsg_pipeclean_suite,1324,10,2024-08-22 19:49:24+00:00,1
6490,170078559,https://github.com/aekanshd/booths-multiplier-using-verilog.git,2019-02-11 06:23:18+00:00,,aekanshd/booths-multiplier-using-verilog,Verilog,booths-multiplier-using-verilog,2159,10,2024-10-19 08:24:15+00:00,6
6491,169870504,https://github.com/leedowthwaite/HelloIce.git,2019-02-09 13:36:44+00:00,HelloIce is a set of small Verilog programs to check your Lattice IceStick FPGA  hardware and toolchain are configured correctly.,leedowthwaite/HelloIce,Verilog,HelloIce,5,9,2022-03-03 21:31:24+00:00,2
6492,169258653,https://github.com/zhongyuchen/mips-32bit.git,2019-02-05 14:59:29+00:00,"Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board",zhongyuchen/mips-32bit,Verilog,mips-32bit,167896,9,2024-10-28 23:08:26+00:00,5
6493,167350368,https://github.com/miya4649/mini16_manycore.git,2019-01-24 10:38:23+00:00,FPGA Many-core Processor Implementation,miya4649/mini16_manycore,Verilog,mini16_manycore,212,9,2024-08-17 13:41:03+00:00,2
6494,167809809,https://github.com/Elrori/cmos2gram2vga.git,2019-01-27 13:06:57+00:00,ov7670->sdram->vga,Elrori/cmos2gram2vga,Verilog,cmos2gram2vga,52,8,2024-08-01 14:09:56+00:00,4
6495,166558975,https://github.com/zzemu-cn/LASER310_FPGA.git,2019-01-19 15:02:15+00:00,LASER310 FPGA VZ200 VZ300 DE0 DE1 DE2 MC6847,zzemu-cn/LASER310_FPGA,Verilog,LASER310_FPGA,24845,8,2024-03-17 15:11:43+00:00,5
6496,170013753,https://github.com/barrettotte/Subarashii-CPU.git,2019-02-10 18:53:41+00:00,A 16-bit RISC CPU inspired by MIPS. I designed this to learn more about computer architecture/organization.,barrettotte/Subarashii-CPU,Verilog,Subarashii-CPU,11022,8,2024-07-18 00:44:35+00:00,1
6497,166504218,https://github.com/haykp/UDEMY_AXI_InfrastructureBasedonXilinx.git,2019-01-19 04:01:21+00:00,Udemy Lectures Materials,haykp/UDEMY_AXI_InfrastructureBasedonXilinx,Verilog,UDEMY_AXI_InfrastructureBasedonXilinx,93,8,2024-01-21 09:03:49+00:00,3
6498,171472006,https://github.com/Yongxiang-Guo/Verilog_uart_dac902.git,2019-02-19 12:44:18+00:00,适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号,Yongxiang-Guo/Verilog_uart_dac902,Verilog,Verilog_uart_dac902,1217,7,2024-01-02 09:28:28+00:00,1
6499,166524459,https://github.com/LutingWang/FPGA.git,2019-01-19 08:29:17+00:00,BUAA Computer Organization Project8 FPGA,LutingWang/FPGA,Verilog,FPGA,10903,7,2024-07-02 19:32:54+00:00,1
6500,166004881,https://github.com/hxfycy/1024-point-fft.git,2019-01-16 08:40:09+00:00,Radix-4 1024 point fft in verilog,hxfycy/1024-point-fft,Verilog,1024-point-fft,2241,7,2024-07-15 09:05:13+00:00,1
6501,168421918,https://github.com/hjain28/TAGE_BranchPredictor.git,2019-01-30 21:58:09+00:00,,hjain28/TAGE_BranchPredictor,Verilog,TAGE_BranchPredictor,11192,7,2024-09-20 12:06:26+00:00,1
6502,166981199,https://github.com/eupn/siphash-verilog.git,2019-01-22 11:18:04+00:00,Verilog implementation of pipelined 64-bit SipHash2-4 hash function,eupn/siphash-verilog,Verilog,siphash-verilog,819,7,2024-08-05 06:06:58+00:00,5
6503,166740576,https://github.com/chhss17/Accelator_conv.git,2019-01-21 03:10:19+00:00,Accelator for conv on FPGA,chhss17/Accelator_conv,Verilog,Accelator_conv,39462,6,2023-10-17 09:18:31+00:00,2
6504,165846232,https://github.com/styczynski/fpga-verilog.git,2019-01-15 12:21:19+00:00,Collection of my projects that was made as a part of Warsaw University FPGA course,styczynski/fpga-verilog,Verilog,fpga-verilog,452,6,2024-03-20 15:51:54+00:00,0
6505,165967345,https://github.com/ahn-github/dnnbp.git,2019-01-16 03:31:48+00:00,Deep Neural Network with back propagation implemented in Verilog.,ahn-github/dnnbp,Verilog,dnnbp,333,6,2024-08-19 22:50:07+00:00,9
6506,166253634,https://github.com/hbdeng/FreeModbus_Verilog.git,2019-01-17 16:01:37+00:00,Verilog implementation for FreeModbus|Free Modbus的Verilog实现(working),hbdeng/FreeModbus_Verilog,Verilog,FreeModbus_Verilog,24,6,2024-01-18 07:10:03+00:00,3
6507,166845810,https://github.com/gongfna/npu.git,2019-01-21 16:31:31+00:00,npu,gongfna/npu,Verilog,npu,30543,6,2024-09-12 09:46:45+00:00,2
6508,171181362,https://github.com/stephenkung/broad_band_equalizer.git,2019-02-17 22:47:44+00:00,a broad band equalizer implementing GAL-NLMS algorithm and running on Zynq-7020 SOC,stephenkung/broad_band_equalizer,Verilog,broad_band_equalizer,1866,6,2024-08-08 08:38:31+00:00,1
6509,169714222,https://github.com/darwinbeing/qspiflash.git,2019-02-08 09:53:41+00:00,,darwinbeing/qspiflash,Verilog,qspiflash,1496,5,2024-06-02 04:19:04+00:00,1
6510,170388893,https://github.com/alchitry/Cu-Base-Project.git,2019-02-12 20:47:28+00:00,,alchitry/Cu-Base-Project,Verilog,Cu-Base-Project,3,5,2024-10-15 14:27:30+00:00,3
6511,169382915,https://github.com/scarv/xcrypto-ref.git,2019-02-06 09:41:56+00:00,XCrypto: a cryptographic ISE for RISC-V,scarv/xcrypto-ref,Verilog,xcrypto-ref,1609,5,2024-07-06 08:44:32+00:00,1
6512,169294490,https://github.com/PiMaker/MCPC-Hardware.git,2019-02-05 18:56:40+00:00,Hardware design of the MCPC Open Source CPU Architecture.,PiMaker/MCPC-Hardware,Verilog,MCPC-Hardware,91054,5,2023-12-11 12:01:22+00:00,1
6513,169166692,https://github.com/akshaykrishna1998/Vending-Machine.git,2019-02-04 23:38:11+00:00,Programmed FPGA development board using Verilog HDL for implementing functions of Vending Machine,akshaykrishna1998/Vending-Machine,Verilog,Vending-Machine,4,5,2024-07-08 05:03:02+00:00,0
6514,170186425,https://github.com/anujsaxena28/RTL-Level-Power-Reduction-.git,2019-02-11 19:15:13+00:00,Implementation of Clock Gating at the RTL Level,anujsaxena28/RTL-Level-Power-Reduction-,Verilog,RTL-Level-Power-Reduction-,174,5,2023-10-30 13:16:27+00:00,0
6515,166492247,https://github.com/meerstern/HDMI_BearkOut.git,2019-01-19 01:10:43+00:00,Breakout board of TFP410,meerstern/HDMI_BearkOut,Verilog,HDMI_BearkOut,1181,5,2023-12-11 12:58:25+00:00,0
6516,169555681,https://github.com/programmable-logic-tools/altera-max7000-db.git,2019-02-07 10:40:18+00:00,Third-party bitstream documentation for Altera MAX7000 CPLDs,programmable-logic-tools/altera-max7000-db,Verilog,altera-max7000-db,261,5,2024-09-09 06:33:18+00:00,0
6517,169051296,https://github.com/sxpert/hp-saturn.git,2019-02-04 08:57:57+00:00,,sxpert/hp-saturn,Verilog,hp-saturn,2072,5,2022-08-06 19:32:53+00:00,0
6518,166637279,https://github.com/GoogleFellow/ADC128S022.git,2019-01-20 08:02:16+00:00,ADC128S022器件是一款低功耗，8通道CMOS 12位模数转换器，转换吞吐速率为50 ksps至200 ksps。该转换器基于具有内部采样保持电路的逐次逼近寄存器架构。它可以配置为在输入IN0至IN7接受最多八个输入信号。  输出串行数据是直接二进制，并与多种标准兼容，如SPI，QSPI，MICROWIRE和许多常见的DSP串行接口。  ADC128S022可以使用独立的模拟和数字电源工作。模拟电源（V 甲）的范围可以从2.7 V至5.25 V，和数字电源（V d）的范围可以从2.7 V至V 甲。使用3 V或5 V电源的正常功耗分别为1.2 mW和7.5 mW。省电功能使用3 V电源将功耗降至0.06μW，使用5 V电源则降至0.25μW。  ADC128S022采用16引脚TSSOP封装。可确保在-40°C至+ 105°C的扩展工业温度范围内工作。,GoogleFellow/ADC128S022,Verilog,ADC128S022,6,5,2024-09-10 10:18:39+00:00,2
6519,170046889,https://github.com/MerelyLogical/arithmetic-testbench.git,2019-02-11 01:07:56+00:00,FYP,MerelyLogical/arithmetic-testbench,Verilog,arithmetic-testbench,90993,4,2020-05-29 20:37:13+00:00,0
6520,167829513,https://github.com/wvangansbeke/Smart-Card-RSA.git,2019-01-27 16:19:02+00:00,RSA alogrithm with hardware/software co-design,wvangansbeke/Smart-Card-RSA,Verilog,Smart-Card-RSA,18,4,2022-03-08 12:58:33+00:00,1
6521,171405980,https://github.com/danlomeli/axi-stream-arbiter.git,2019-02-19 04:38:30+00:00,,danlomeli/axi-stream-arbiter,Verilog,axi-stream-arbiter,20,4,2024-04-15 05:58:57+00:00,1
6522,166661632,https://github.com/ComradeProgrammer/Verilog_MIPS_CPU_BUAA.git,2019-01-20 12:59:37+00:00,BUAA Computer_Organizations Projects,ComradeProgrammer/Verilog_MIPS_CPU_BUAA,Verilog,Verilog_MIPS_CPU_BUAA,7385,4,2024-10-28 20:55:38+00:00,1
6523,167636576,https://github.com/Grabulosaure/C2650_MiSTer.git,2019-01-26 01:30:04+00:00,MiSTer FPGA. Game consoles based on Signetics 2650 CPU,Grabulosaure/C2650_MiSTer,Verilog,C2650_MiSTer,945,4,2023-08-06 10:06:36+00:00,0
6524,166945863,https://github.com/shuaitq/MIPS-CPU.git,2019-01-22 07:12:06+00:00,A MIPS32 CPU written in Verilog,shuaitq/MIPS-CPU,Verilog,MIPS-CPU,33,4,2019-12-11 09:58:38+00:00,1
6525,169954114,https://github.com/zhehaoli1999/LC3-FPGA.git,2019-02-10 07:36:35+00:00,"Using Verilog and Xlinx Nexys 4 DDR to implement the ISA of LC3 in book ""Introducion to Computer Systems""",zhehaoli1999/LC3-FPGA,Verilog,LC3-FPGA,3083,4,2022-11-25 09:12:19+00:00,0
6526,169380436,https://github.com/AlexYzhov/GTKWaveGen.git,2019-02-06 09:20:44+00:00,字符波形生成器，生成特定字符的字模，以供在Verilog端口产生对应字符样式的时序激励。,AlexYzhov/GTKWaveGen,Verilog,GTKWaveGen,89,4,2024-06-19 02:05:03+00:00,1
6527,166602028,https://github.com/shijingz/2-core-MIPS-R10K-processor.git,2019-01-19 22:53:41+00:00,2-core MIPS R10K style OoO Processor with Snooping MSI and Pipeline Bus,shijingz/2-core-MIPS-R10K-processor,Verilog,2-core-MIPS-R10K-processor,10892,4,2024-02-18 02:03:54+00:00,2
6528,171213211,https://github.com/codieboomboom/ce2003-Digital-Systems-Design.git,2019-02-18 04:14:40+00:00,A repo showcasing lab projects done in CE2003 modules in NTU,codieboomboom/ce2003-Digital-Systems-Design,Verilog,ce2003-Digital-Systems-Design,279,4,2024-01-23 16:08:26+00:00,0
6529,168278132,https://github.com/glaba/hardware-rasterizer.git,2019-01-30 04:16:26+00:00,An FPGA rasterizer implemented purely in SystemVerilog that outputs a 640x480 VGA signal,glaba/hardware-rasterizer,Verilog,hardware-rasterizer,511,4,2024-02-17 08:07:18+00:00,1
6530,170739250,https://github.com/AmulyaPandey/AES-Crypto-core.git,2019-02-14 18:33:33+00:00,"AES 128 verilog implementation of SISO, MIMO and N-slowed verrsions",AmulyaPandey/AES-Crypto-core,Verilog,AES-Crypto-core,4971,4,2024-04-28 11:34:32+00:00,0
6531,171785341,https://github.com/junganghu/rgmii_ethernet.git,2019-02-21 02:26:37+00:00,,junganghu/rgmii_ethernet,Verilog,rgmii_ethernet,98,4,2024-01-21 14:25:57+00:00,2
6532,169639758,https://github.com/YosysHQ/nextpnr-tests.git,2019-02-07 20:44:47+00:00,,YosysHQ/nextpnr-tests,Verilog,nextpnr-tests,1918,4,2024-09-20 11:44:22+00:00,5
6533,171234039,https://github.com/ver217/MIPS-CPU-TOY.git,2019-02-18 07:17:10+00:00,HUST course design,ver217/MIPS-CPU-TOY,Verilog,MIPS-CPU-TOY,11257,4,2021-01-19 18:28:07+00:00,0
6534,165873996,https://github.com/abbati-simone/Yoshis-Nightmare-Altera.git,2019-01-15 15:21:07+00:00,Yoshi's Nightmare porting for Altera FPGA (EP4CE6E22C8N on Zr-Tech WXEDA board),abbati-simone/Yoshis-Nightmare-Altera,Verilog,Yoshis-Nightmare-Altera,41264,4,2022-06-25 03:31:27+00:00,0
6535,167298454,https://github.com/ShubhankarKapoor/Snake-Game-DE2-115-Altera-Board.git,2019-01-24 03:44:31+00:00,Snake game implemented on the altera board De2-115 using verilog,ShubhankarKapoor/Snake-Game-DE2-115-Altera-Board,Verilog,Snake-Game-DE2-115-Altera-Board,295,4,2024-07-25 06:34:23+00:00,1
6536,171720620,https://github.com/zxc479773533/MIPS-CPU.git,2019-02-20 17:41:35+00:00,Implement a MIPS CPU from both software and hardware perspectives. [Get 100/100],zxc479773533/MIPS-CPU,Verilog,MIPS-CPU,3007,4,2023-03-06 16:07:31+00:00,0
6537,166282012,https://github.com/billswartz7/utd-SystemVerilog.git,2019-01-17 19:15:52+00:00,,billswartz7/utd-SystemVerilog,Verilog,utd-SystemVerilog,9900,4,2019-06-22 22:34:14+00:00,0
6538,168042247,https://github.com/Ananya2/-Approximate-Computing-Techniques-for-Deep-Neural-Networks-.git,2019-01-28 21:41:42+00:00,Approximate computing technique is very much useful for improving efficiency (approx double) and reducing energy consumption.  We will be using different adders and multipliers for this purpose and comparing their energy consumption and accuracy. And we have implemented it on Field Programmable Gate Array (FPGA) and ZEDBoard.,Ananya2/-Approximate-Computing-Techniques-for-Deep-Neural-Networks-,Verilog,-Approximate-Computing-Techniques-for-Deep-Neural-Networks-,9,4,2023-03-21 10:33:09+00:00,4
6539,169745151,https://github.com/alaasal/MIT6.004BetaArchitectureInVerilog.git,2019-02-08 14:15:22+00:00,MIT6.004 Beta Architecture InVerilog,alaasal/MIT6.004BetaArchitectureInVerilog,Verilog,MIT6.004BetaArchitectureInVerilog,11,3,2023-05-09 16:02:27+00:00,1
6540,169526487,https://github.com/world-of-open-source/MyHDL-Collections.git,2019-02-07 06:01:07+00:00,Your one-stop shop for all fpga programs- in your favourite language-->Python,world-of-open-source/MyHDL-Collections,Verilog,MyHDL-Collections,14,3,2022-01-19 05:09:58+00:00,0
6541,167313940,https://github.com/roo16kie/CIC2015_Verilog.git,2019-01-24 06:16:09+00:00,CIC競賽 cell-based design組 2015年考古題 simulation tool : NCVerilog synthesis tool : Design Compiler,roo16kie/CIC2015_Verilog,Verilog,CIC2015_Verilog,1577,3,2022-08-02 07:45:50+00:00,1
6542,171379792,https://github.com/umich-cadre/sv2v.git,2019-02-19 00:57:55+00:00,System Verilog to Verilog,umich-cadre/sv2v,Verilog,sv2v,83,3,2024-07-04 07:19:28+00:00,1
6543,166236953,https://github.com/LutingWang/CPU_monocycle.git,2019-01-17 14:13:41+00:00,BUAA Computer Organization Project4 CPU monocycle,LutingWang/CPU_monocycle,Verilog,CPU_monocycle,46,3,2023-05-15 14:46:46+00:00,0
6544,170505908,https://github.com/gorbak25/FPGA-raytracing.git,2019-02-13 12:40:06+00:00,Real time raytracing on virtex5 FPGA,gorbak25/FPGA-raytracing,Verilog,FPGA-raytracing,132463,3,2022-04-27 14:40:57+00:00,0
6545,166742984,https://github.com/go4retro/CoCoLink.git,2019-01-21 03:32:01+00:00,,go4retro/CoCoLink,Verilog,CoCoLink,116,3,2024-10-02 12:37:34+00:00,0
6546,169834421,https://github.com/reostat/usb_displ.git,2019-02-09 05:13:51+00:00,Toy project for SSD1331 PMOD display connected to Lattice ICEstick board,reostat/usb_displ,Verilog,usb_displ,17,3,2020-08-01 16:04:20+00:00,0
6547,166779799,https://github.com/siddu1998/sem6_labs.git,2019-01-21 08:52:14+00:00,Labs,siddu1998/sem6_labs,Verilog,sem6_labs,44,3,2019-05-06 08:49:11+00:00,1
6548,170725795,https://github.com/MiSTer-devel/Arcade-1942_MiSTer.git,2019-02-14 16:53:30+00:00,Arcade 1942 for MiSTer,MiSTer-devel/Arcade-1942_MiSTer,Verilog,Arcade-1942_MiSTer,3269,3,2021-03-23 13:27:05+00:00,8
6549,169684014,https://github.com/OscarSR27/Controlador-de-servomotor-en-una-FPGA.git,2019-02-08 04:22:31+00:00,"Implementación de un sistema de control digital para un servomotor de corriente directa CI-23004. La implementación se hizo utilizando el lenguaje de descripción de hardware Verilog, la FPGA Spartan 6 XC6SLX16-CSG324C y el programa ISE Design Suite14.7 de Xilinx. El propósito del sistema es controlar con precisión la posición angular del servomotor.",OscarSR27/Controlador-de-servomotor-en-una-FPGA,Verilog,Controlador-de-servomotor-en-una-FPGA,34,3,2022-05-06 13:48:19+00:00,0
6550,169998579,https://github.com/nikhilbalwani/MIPS-Processor-8bit.git,2019-02-10 16:24:56+00:00,8-bit processor in Verilog Hardware Definition Language. The architecture is MIPS (Microprocessor without Interlocked Pipeline Stages). ,nikhilbalwani/MIPS-Processor-8bit,Verilog,MIPS-Processor-8bit,21,3,2024-09-01 14:37:45+00:00,1
6551,169682138,https://github.com/zephray/s3e_mig_lpddr.git,2019-02-08 03:58:43+00:00,Modified version of Spartan 3E MIG to work with LPDDR memory,zephray/s3e_mig_lpddr,Verilog,s3e_mig_lpddr,101,3,2022-05-26 02:31:29+00:00,0
6552,170333393,https://github.com/Mionger/OLED.git,2019-02-12 14:36:57+00:00,Waveshare 65K 0.96inch OLED drived by SSD1331,Mionger/OLED,Verilog,OLED,44,3,2021-12-18 08:28:16+00:00,0
6553,168941872,https://github.com/abbati-simone/Midi-Altera.git,2019-02-03 12:17:15+00:00,Quartus project to play MIDI files on Altera FPGA (EP4CE6E22C8N on Zr-Tech WXEDA board),abbati-simone/Midi-Altera,Verilog,Midi-Altera,23185,3,2023-05-16 18:06:35+00:00,0
6554,165772917,https://github.com/AnthonyAllwood/ARMLEGv8Processor.git,2019-01-15 02:45:01+00:00,"This project involves the creation of a detailed design and layout of an ARM LEGv8 processor. Given a set of unique instructions for the processor to perform, the data path of each class of instruction as well as the overall datapath of the processor was constructed. Efficient control logic was developed in order support each given instruction, along with a precise and detailed functional table that makes control implementable in a field-programmable gate array (FPGA). In order to perform these specific instructions for the ARM LEGv8 processor, a Register File and an Arithmetic Logic Unit (ALU) along with a variety of other components must be incorporated within the processor and datapath. A detailed layout of the register file and a detailed design of an ALU were also established. All designs and complex layouts mentioned above were carefully constructed using the Altera Quartus II 15.0 (64-Bit) programmable logic device design software program.",AnthonyAllwood/ARMLEGv8Processor,Verilog,ARMLEGv8Processor,1006,3,2024-02-22 00:00:25+00:00,1
6555,168012596,https://github.com/lambdaconcept/minerva-verilog.git,2019-01-28 18:21:51+00:00,,lambdaconcept/minerva-verilog,Verilog,minerva-verilog,52,3,2022-08-18 02:39:41+00:00,0
6556,171696973,https://github.com/jasonlin316/GoodTestbench.git,2019-02-20 15:20:51+00:00,"Make Verilog great again, hopefully.",jasonlin316/GoodTestbench,Verilog,GoodTestbench,935,3,2022-12-04 16:31:52+00:00,3
6557,171768476,https://github.com/upscale-project/ridecore-si-checking.git,2019-02-21 00:03:02+00:00,Single instruction checking for RIDECORE,upscale-project/ridecore-si-checking,Verilog,ridecore-si-checking,173,3,2023-08-31 01:04:35+00:00,1
6558,171221731,https://github.com/raleighlittles/Basys3CountdownClock.git,2019-02-18 05:41:40+00:00,Extremely basic countdown clock project for the Basys 3 FPGA development board.,raleighlittles/Basys3CountdownClock,Verilog,Basys3CountdownClock,6,3,2023-04-29 06:40:00+00:00,1
6559,168750777,https://github.com/RodSernaPerez/RecursiveLeastSquares-Verilog.git,2019-02-01 19:38:19+00:00,Verilog implementation of Recursive Least Squares (RLS),RodSernaPerez/RecursiveLeastSquares-Verilog,Verilog,RecursiveLeastSquares-Verilog,28,3,2024-01-25 14:43:20+00:00,1
6560,171543003,https://github.com/ththanhbui/P4-NetFPGA.git,2019-02-19 20:17:50+00:00,A sandbox of https://github.com/NetFPGA/P4-NetFPGA-live/ for Part II Individual Project.,ththanhbui/P4-NetFPGA,Verilog,P4-NetFPGA,11162,3,2024-04-20 17:24:55+00:00,3
6561,167138499,https://github.com/alihmedatDV/AXIAMBA.git,2019-01-23 07:33:21+00:00,AXI protocol deign and testbench,alihmedatDV/AXIAMBA,Verilog,AXIAMBA,8,3,2024-09-23 10:44:00+00:00,0
6562,169537897,https://github.com/SeyedAlirezaFatemi/TheSafe.git,2019-02-07 08:03:55+00:00,A Digital Safe Written in Verilog.,SeyedAlirezaFatemi/TheSafe,Verilog,TheSafe,4,3,2023-05-31 17:13:04+00:00,0
6563,168860439,https://github.com/TwTravel/DigitalDesign.git,2019-02-02 17:55:45+00:00,,TwTravel/DigitalDesign,Verilog,DigitalDesign,3639746,3,2024-01-07 15:15:43+00:00,1
6564,166694275,https://github.com/bianca-ionescu/IDEA-encryption.git,2019-01-20 18:22:40+00:00,"Encryprion in Verilog and C file for Microblaze, using Vivado software",bianca-ionescu/IDEA-encryption,Verilog,IDEA-encryption,355,2,2023-04-26 22:54:44+00:00,1
6565,168764762,https://github.com/abhijithneilabraham/FPGA-hardware.git,2019-02-01 21:50:32+00:00,FPGA (Field programmable gate arrays) and its programs in VHDL or verilog. ,abhijithneilabraham/FPGA-hardware,Verilog,FPGA-hardware,164,2,2019-07-04 18:15:24+00:00,0
6566,171428383,https://github.com/SolitaryThinker/needleman-wunsch.git,2019-02-19 07:41:08+00:00,needleman-wunsch fpga accelerator,SolitaryThinker/needleman-wunsch,Verilog,needleman-wunsch,63,2,2019-11-18 17:41:49+00:00,1
6567,166935263,https://github.com/Elrori/sdram_core.git,2019-01-22 05:51:54+00:00,A simple SDRAM controller in page burst mode,Elrori/sdram_core,Verilog,sdram_core,187,2,2024-08-01 14:09:37+00:00,3
6568,167670222,https://github.com/leepoly/l2cache_testbench.git,2019-01-26 09:11:10+00:00,An independent emulation environment for testing l2cache with TileLink interface,leepoly/l2cache_testbench,Verilog,l2cache_testbench,478,2,2023-06-20 16:11:47+00:00,2
6569,166115772,https://github.com/joe-legg/Calcu-16.git,2019-01-16 21:35:57+00:00,A small verilog processor.,joe-legg/Calcu-16,Verilog,Calcu-16,4975,2,2019-12-08 19:14:40+00:00,0
6570,167856740,https://github.com/MACVTi/riscvsoc.git,2019-01-27 20:45:18+00:00,A RV32EC based SoC.,MACVTi/riscvsoc,Verilog,riscvsoc,155850,2,2022-08-02 10:15:57+00:00,1
6571,167467922,https://github.com/maharshi66/Computer-System-Design.git,2019-01-25 01:56:19+00:00,"Finite State Machine on Anvyl Spartan-6 FPGA: The purpose of this project is to learn and practice synthesizable FSM construction to be tested on a FPGA board in Verilog. Design an FSM for use as a controller for a vending machine. The system has five (5) inputs: quarter, nickel, dime, soda, and diet. Further details in the project description.",maharshi66/Computer-System-Design,Verilog,Computer-System-Design,108,2,2023-11-07 21:45:14+00:00,0
6572,169373084,https://github.com/MossbauerLab/RomChipReader.git,2019-02-06 08:08:29+00:00,A tool for manual read memory written in IP3604 (К556РТ5) and IP3601 (К556РТ4) using RZ EazyFPGA board,MossbauerLab/RomChipReader,Verilog,RomChipReader,3651,2,2021-06-24 07:54:48+00:00,0
6573,168234415,https://github.com/nickschiffer/CMPE-140.git,2019-01-29 21:46:50+00:00,,nickschiffer/CMPE-140,Verilog,CMPE-140,15934,2,2021-11-15 21:39:31+00:00,1
6574,168690253,https://github.com/umolac/mos_gpu.git,2019-02-01 11:51:11+00:00,Modern Open Source Graphical Processing Unit,umolac/mos_gpu,Verilog,mos_gpu,3,2,2022-05-11 10:03:31+00:00,0
6575,171760617,https://github.com/SkyeSweeney/VerilogModules.git,2019-02-20 22:41:27+00:00,Various Verilog modules for a Xilinx Mojo V3.0 FPGA,SkyeSweeney/VerilogModules,Verilog,VerilogModules,13,2,2023-10-23 14:06:59+00:00,0
6576,168529579,https://github.com/ppkpatrick/max10_packet_gen.git,2019-01-31 13:28:02+00:00,Gigabit network packet generator implemented on an Intel MAX 10 FPGA ,ppkpatrick/max10_packet_gen,Verilog,max10_packet_gen,152186,2,2021-06-24 19:12:03+00:00,0
6577,167746421,https://github.com/zachbe/ee272_cgra.git,2019-01-26 22:35:03+00:00,ee272 cgra vectorized PE project,zachbe/ee272_cgra,Verilog,ee272_cgra,1347,2,2023-02-04 04:54:15+00:00,1
6578,167778416,https://github.com/adityasangawar2007/5-stage-pipelined-IEEE-single-precision-SP-floating-point-FP-adder-.git,2019-01-27 06:30:06+00:00,"5-stage pipelined IEEE single-precision (SP) floating-point (FP) adder,  The design has two parts: Part A Designed an un-pipelined SP FP adder, with results in the form of value and waveforms for certain test cases.  Part B Modified the design to the 5-stage pipelined FP adder. This design takes 12 cycles to output all 8 cases. Stage 1: Compares the exponents and determine the amount of shifts required to align the mantissa to make the exponents equal (alignment-1). Stage 2: Right-shift the mantissa of the smaller exponent by the required amount (alignment-2). Stage 3: Compares the two aligned mantissas and determine which is the smaller of the two. This is followed by takeing 2’s complement of the smaller mantissa if the signs of the two numbers are different (addition). Stage 4: Add the two mantissas. Then, determine the amount of shifts required and the corresponding direction to normalize the result (normalization-1). Stage 5: Shift the mantissa to the required direction by the required amount. Adjust the exponent accordingly and check for any exceptional condition (normalization-2).",adityasangawar2007/5-stage-pipelined-IEEE-single-precision-SP-floating-point-FP-adder-,Verilog,5-stage-pipelined-IEEE-single-precision-SP-floating-point-FP-adder-,556,2,2022-02-28 20:44:41+00:00,1
6579,171172248,https://github.com/cs-ece-552/assigns-eschirtz.git,2019-02-17 21:03:44+00:00,assigns-eschirtz created by GitHub Classroom,cs-ece-552/assigns-eschirtz,Verilog,assigns-eschirtz,7790,2,2019-03-05 19:35:00+00:00,0
6580,170177027,https://github.com/SamanwaySadhu/VLSI_Lab_EC39004_IITKGP.git,2019-02-11 18:10:03+00:00,,SamanwaySadhu/VLSI_Lab_EC39004_IITKGP,Verilog,VLSI_Lab_EC39004_IITKGP,39,2,2021-02-15 10:19:48+00:00,0
6581,171930001,https://github.com/Detegr/ulx3s-projects.git,2019-02-21 19:14:46+00:00,My projects for ULX3S FPGA,Detegr/ulx3s-projects,Verilog,ulx3s-projects,38,2,2019-11-13 08:08:18+00:00,0
6582,168758571,https://github.com/TwTravel/Altera-DE2-DigitalPiano.git,2019-02-01 20:50:48+00:00,A digital piano based on the DE2-115 FPGA,TwTravel/Altera-DE2-DigitalPiano,Verilog,Altera-DE2-DigitalPiano,4694,2,2023-10-31 20:52:49+00:00,2
6583,167555831,https://github.com/cornell-ece5745/ece5745-S01-front-end.git,2019-01-25 13:57:43+00:00,Section 01: ASIC Flow Front-End,cornell-ece5745/ece5745-S01-front-end,Verilog,ece5745-S01-front-end,8051,2,2023-07-15 19:14:52+00:00,3
6584,167188543,https://github.com/developfpga/teng_phy_xilinx.git,2019-01-23 13:32:10+00:00,extreme low latency mac+phy for xilinx gth,developfpga/teng_phy_xilinx,Verilog,teng_phy_xilinx,27464,2,2023-07-05 02:15:34+00:00,1
6585,166877888,https://github.com/hpaneli1/BNN.git,2019-01-21 20:42:56+00:00,Binarized Neural Network for wearable devices,hpaneli1/BNN,Verilog,BNN,7,2,2022-11-10 06:13:17+00:00,0
6586,165822529,https://github.com/Afshari9978/verilog-vending.git,2019-01-15 09:27:44+00:00,,Afshari9978/verilog-vending,Verilog,verilog-vending,1,2,2021-10-10 05:07:08+00:00,0
6587,165818018,https://github.com/jiacaiyuan/sell_machine_FPGA.git,2019-01-15 08:58:10+00:00,FPGA about vending machine,jiacaiyuan/sell_machine_FPGA,Verilog,sell_machine_FPGA,102047,2,2020-12-13 15:35:56+00:00,0
6588,169062364,https://github.com/vkolhekar/optical-communication-framework.git,2019-02-04 10:33:30+00:00,"Under the guidance of scientists at Tata Institute of Technology, we created an Optical communication framework for FPGAs ",vkolhekar/optical-communication-framework,Verilog,optical-communication-framework,3,2,2024-07-03 11:39:13+00:00,1
6589,166512884,https://github.com/LutingWang/CPU_pipeline.git,2019-01-19 06:09:23+00:00,BUAA Computer Organization Project5 CPU pipeline,LutingWang/CPU_pipeline,Verilog,CPU_pipeline,543,2,2023-03-25 16:25:00+00:00,1
6590,170248153,https://github.com/lowkin18/spectrum_oscilloscope_fpga.git,2019-02-12 03:53:18+00:00,Creating an oscilloscope and spectrum analyzer and hopefully a logic analyzer with an FPGA board with a dual core ARM 9 processor.,lowkin18/spectrum_oscilloscope_fpga,Verilog,spectrum_oscilloscope_fpga,33804,2,2024-05-09 03:18:09+00:00,0
6591,167458554,https://github.com/PhillipIwanow/4Bit-verilog-Adder.git,2019-01-25 00:25:01+00:00,A four bit adder that displays in Binary Coded Decimal ,PhillipIwanow/4Bit-verilog-Adder,Verilog,4Bit-verilog-Adder,6,2,2019-02-11 19:00:40+00:00,0
6592,166516199,https://github.com/LutingWang/CPU_pipeplus.git,2019-01-19 06:52:21+00:00,BUAA Computer Organization Project7 CPU pipeplus,LutingWang/CPU_pipeplus,Verilog,CPU_pipeplus,1124,2,2024-03-21 12:21:11+00:00,0
6593,167529298,https://github.com/elf2flash/space_wire.git,2019-01-25 10:24:01+00:00,Verilog SpaceWire with testbech,elf2flash/space_wire,Verilog,space_wire,57,2,2024-09-03 11:25:12+00:00,1
6594,168456532,https://github.com/RogerQi/FPGA_Pong.git,2019-01-31 03:29:25+00:00,Verilog Implementation of simplified Arcade Pong game.,RogerQi/FPGA_Pong,Verilog,FPGA_Pong,29,2,2019-03-15 22:41:04+00:00,1
6595,171271756,https://github.com/mertKelkit/Digital-Logic-Design-Project.git,2019-02-18 11:28:09+00:00,"University of Marmara, CSE3015 2018 Fall Project",mertKelkit/Digital-Logic-Design-Project,Verilog,Digital-Logic-Design-Project,1086,2,2021-12-25 12:59:07+00:00,1
6596,169680585,https://github.com/AkshaY2039/Computer-Architecture.git,2019-02-08 03:38:35+00:00,Computer Architecture [COM307P] Sem 06,AkshaY2039/Computer-Architecture,Verilog,Computer-Architecture,4626,2,2019-04-03 05:48:19+00:00,0
6597,168715858,https://github.com/RodSernaPerez/verilog-utils.git,2019-02-01 15:13:37+00:00,Some verilog modules that could be useful for different projects,RodSernaPerez/verilog-utils,Verilog,verilog-utils,131,2,2024-07-07 04:46:40+00:00,0
6598,170402453,https://github.com/EterniaLogic/EterniaVerilogLib.git,2019-02-12 22:40:35+00:00,Small library of Verilog code (GNU GPL-3),EterniaLogic/EterniaVerilogLib,Verilog,EterniaVerilogLib,84,2,2020-09-04 23:17:49+00:00,1
6599,166014265,https://github.com/IchiroKawashima/LSI-Design-Contest-2019.git,2019-01-16 09:42:37+00:00,,IchiroKawashima/LSI-Design-Contest-2019,Verilog,LSI-Design-Contest-2019,2700,2,2020-05-07 07:17:07+00:00,0
6600,168453867,https://github.com/zzemu-cn/LASER310_FPGA_BASE.git,2019-01-31 03:06:41+00:00,LASER310 FPGA VZ300 VZ200 DE0 DE1 DE2 MC6847,zzemu-cn/LASER310_FPGA_BASE,Verilog,LASER310_FPGA_BASE,378,2,2023-08-06 10:06:38+00:00,0
6601,169839280,https://github.com/davidhalladay/IC-design.git,2019-02-09 06:34:32+00:00,NTUEE IC design project,davidhalladay/IC-design,Verilog,IC-design,5073,2,2023-06-02 15:35:53+00:00,0
6602,171400664,https://github.com/cornell-brg/bsg_manycore.git,2019-02-19 03:46:16+00:00,Our clone of https://bitbucket.org/taylor-bsg/bsg_manycore,cornell-brg/bsg_manycore,Verilog,bsg_manycore,12069,2,2023-05-09 06:21:35+00:00,1
6603,169107782,https://github.com/trash4299/Pipelined-Multiplier.git,2019-02-04 16:19:24+00:00,Verilog code for a pipelined multiplier that produces a result every clock cycle,trash4299/Pipelined-Multiplier,Verilog,Pipelined-Multiplier,3,2,2024-05-24 11:46:18+00:00,0
6604,168569848,https://github.com/dhruvpatelgeek/RISC-Procressor.git,2019-01-31 17:52:04+00:00,Simple RISC Procressor,dhruvpatelgeek/RISC-Procressor,Verilog,RISC-Procressor,180,1,2020-03-22 05:00:26+00:00,0
6605,168835668,https://github.com/secworks/robber_language.git,2019-02-02 13:41:28+00:00,Hardware implementation of a decoder/encoder for the Robber language,secworks/robber_language,Verilog,robber_language,22,1,2022-01-29 23:26:33+00:00,1
6606,169495889,https://github.com/YUHANMA2019/Design-of-a-Multiprocessor.git,2019-02-07 00:02:08+00:00,Design of a Multiprocessor using a synthesizable RTL style of Verilog,YUHANMA2019/Design-of-a-Multiprocessor,Verilog,Design-of-a-Multiprocessor,16,1,2021-07-20 05:41:34+00:00,0
6607,169381061,https://github.com/sfox14/template_sv.git,2019-02-06 09:26:07+00:00,Template for new verilog projects,sfox14/template_sv,Verilog,template_sv,2,1,2019-11-28 05:01:32+00:00,0
6608,167111778,https://github.com/bernardgonzales/MIPS-Single-Cycle-Processor.git,2019-01-23 03:37:58+00:00,Single Cycle Processor designed in Verilog HDL programming language  ,bernardgonzales/MIPS-Single-Cycle-Processor,Verilog,MIPS-Single-Cycle-Processor,42,1,2019-02-26 02:31:10+00:00,0
6609,165981904,https://github.com/diecaptain/Traffic_Control.git,2019-01-16 05:49:55+00:00,A simple traffic light control system,diecaptain/Traffic_Control,Verilog,Traffic_Control,10,1,2019-08-30 05:17:59+00:00,0
6610,168655477,https://github.com/mysoreanoop/chisel_axi.git,2019-02-01 06:53:21+00:00,AXI Full Master and Slave interfaces with BRAM,mysoreanoop/chisel_axi,Verilog,chisel_axi,1688,1,2024-03-23 04:06:27+00:00,0
6611,165910964,https://github.com/siddvader333/ECE241FinalProject.git,2019-01-15 19:31:24+00:00,ECE241 Final Project - Pong with Wii-Style I/O,siddvader333/ECE241FinalProject,Verilog,ECE241FinalProject,31987,1,2021-06-08 00:40:01+00:00,0
6612,167290699,https://github.com/Nurymka/CS-M152A.git,2019-01-24 02:43:02+00:00,These are our solutions for CS M152A (Introductory Digital Design Laboratory) taken in Spring 2019 at UCLA. Feel free to look into the source code for inspiration!,Nurymka/CS-M152A,Verilog,CS-M152A,4157,1,2020-08-15 04:22:55+00:00,0
6613,166409014,https://github.com/MuhammadAhmed123/ma04007_CS330.git,2019-01-18 13:25:58+00:00,This repository is the hub of all my uploads for Computer Architecture labs.,MuhammadAhmed123/ma04007_CS330,Verilog,ma04007_CS330,45,1,2019-04-26 13:10:33+00:00,0
6614,167576678,https://github.com/dancek/fpga-learning.git,2019-01-25 16:18:59+00:00,random experiments with an UPduino v2 FPGA dev board,dancek/fpga-learning,Verilog,fpga-learning,7,1,2019-08-14 15:40:28+00:00,0
6615,167660041,https://github.com/RajParikh16/-FIFO-Memory-Design-using-Verilog.git,2019-01-26 06:59:57+00:00,"Four deep FIFO Design with 8 bit data width is divided into different sub modules.A FIFO module is divided into memory array, read module, write module and signal status.Technologies used: Verilog(for Design module and Testbench), Synopsys VCS, EDA playground",RajParikh16/-FIFO-Memory-Design-using-Verilog,Verilog,-FIFO-Memory-Design-using-Verilog,197,1,2022-02-09 16:30:39+00:00,0
6616,168043721,https://github.com/redfast00/RCPU_FPGA.git,2019-01-28 21:53:02+00:00,An actual hardware CPU: Verilog implementation of RCPU on a Lattice iCE40 FPGA using only opensource tools,redfast00/RCPU_FPGA,Verilog,RCPU_FPGA,129,1,2022-07-29 13:34:02+00:00,1
6617,168603397,https://github.com/ElPrg/FPGA.git,2019-01-31 21:58:08+00:00,RTL Project Cyclone IV for FT601,ElPrg/FPGA,Verilog,FPGA,544,1,2024-06-08 11:41:50+00:00,1
6618,166023910,https://github.com/ehw-fit/evoapprox8b.git,2019-01-16 10:50:13+00:00,First version of approximate library,ehw-fit/evoapprox8b,Verilog,evoapprox8b,4247,1,2024-10-14 09:24:38+00:00,4
6619,169784652,https://github.com/Anirudh-Iruvanti/RISC-V-Processor.git,2019-02-08 19:03:19+00:00,5 Staged Pipelined RISC V Processor,Anirudh-Iruvanti/RISC-V-Processor,Verilog,RISC-V-Processor,2659,1,2022-10-03 16:37:29+00:00,0
6620,168024898,https://github.com/igrpgroup92019/FPGA-Servo-Control.git,2019-01-28 19:42:39+00:00,,igrpgroup92019/FPGA-Servo-Control,Verilog,FPGA-Servo-Control,2446,1,2021-02-26 13:45:18+00:00,1
6621,170044063,https://github.com/hoseok-lee/verilog-battleship.git,2019-02-11 00:29:20+00:00,A verilog implementation of the classic board game Battleship.,hoseok-lee/verilog-battleship,Verilog,verilog-battleship,42,1,2021-12-16 09:15:40+00:00,0
6622,166310583,https://github.com/sarofim/smps.git,2019-01-17 23:12:41+00:00,ece533 power electronics course project. switch mode power supply with altera de2 board.,sarofim/smps,Verilog,smps,41,1,2020-06-21 21:12:36+00:00,0
6623,166320107,https://github.com/redrob1n/SeniorDesign.git,2019-01-18 01:00:08+00:00,,redrob1n/SeniorDesign,Verilog,SeniorDesign,1484169,1,2019-04-16 22:07:56+00:00,0
6624,169280551,https://github.com/XinyuZeng/Projects-of-Computer-Organization-BUAA.git,2019-02-05 17:19:47+00:00,5-stage pipeline CPU based on MIPS with more than 50 instructions,XinyuZeng/Projects-of-Computer-Organization-BUAA,Verilog,Projects-of-Computer-Organization-BUAA,18,1,2024-05-15 15:29:07+00:00,0
6625,168189509,https://github.com/bou4/fpga-dsp.git,2019-01-29 16:39:35+00:00,,bou4/fpga-dsp,Verilog,fpga-dsp,4320,1,2022-09-08 13:24:25+00:00,1
6626,170086548,https://github.com/SokolovRV/fpga_serial.git,2019-02-11 07:33:06+00:00,fpga serial interface,SokolovRV/fpga_serial,Verilog,fpga_serial,20775,1,2023-05-27 00:37:33+00:00,0
6627,167313086,https://github.com/roo16kie/CIC2017_Verilog.git,2019-01-24 06:08:37+00:00,CIC競賽 cell-based design組 2017年考古題,roo16kie/CIC2017_Verilog,Verilog,CIC2017_Verilog,2634,1,2019-04-07 05:41:42+00:00,0
6628,169095273,https://github.com/mjafri118/cs141.git,2019-02-04 15:00:11+00:00,,mjafri118/cs141,Verilog,cs141,64567,1,2021-02-16 03:18:00+00:00,0
6629,169170291,https://github.com/alarrazolo/Seven_Segment_Verilog.git,2019-02-05 00:20:17+00:00,Creating stop watch using FPGA that will either count up or count down. Count will be done in both decimal and binary using the Mojo development board along with the IO shield running on a Spartan-6 FPGA.,alarrazolo/Seven_Segment_Verilog,Verilog,Seven_Segment_Verilog,51,1,2021-01-05 08:52:55+00:00,1
6630,169930446,https://github.com/clbx/FPGA.git,2019-02-10 00:57:17+00:00,Programs for Basys3 FPGA,clbx/FPGA,Verilog,FPGA,27153,1,2021-01-05 15:41:04+00:00,0
6631,168787290,https://github.com/HectorMontillo/Procesador-ARMv8-Segmentado.git,2019-02-02 02:50:01+00:00,Proyecto final Arquitectura de Computadores,HectorMontillo/Procesador-ARMv8-Segmentado,Verilog,Procesador-ARMv8-Segmentado,28,1,2021-04-13 03:17:08+00:00,0
6632,168841465,https://github.com/Verdvana/Sort_Paralell.git,2019-02-02 14:44:25+00:00,基于FPGA的并行排序算法,Verdvana/Sort_Paralell,Verilog,Sort_Paralell,2,1,2023-05-06 07:43:48+00:00,0
6633,169273023,https://github.com/gtu-homeworks-and-projects/CSE-331-Computer-Organizations-2018-Fall.git,2019-02-05 16:29:38+00:00,,gtu-homeworks-and-projects/CSE-331-Computer-Organizations-2018-Fall,Verilog,CSE-331-Computer-Organizations-2018-Fall,7665,1,2021-01-12 16:30:19+00:00,1
6634,170761578,https://github.com/remusbompa/Multi-Port-Memory.git,2019-02-14 21:38:33+00:00,Implemented a multi-port memory in Verilog.,remusbompa/Multi-Port-Memory,Verilog,Multi-Port-Memory,88,1,2022-05-18 07:47:48+00:00,0
6635,171164594,https://github.com/deepak1824/FPGA_Traffic_Light_Controller.git,2019-02-17 19:46:57+00:00,,deepak1824/FPGA_Traffic_Light_Controller,Verilog,FPGA_Traffic_Light_Controller,1229,1,2020-10-10 13:44:41+00:00,1
6636,169903930,https://github.com/roachadam/Sequence-Detector.git,2019-02-09 19:18:50+00:00,Verilog sequence detector implemented using a finite state machine.,roachadam/Sequence-Detector,Verilog,Sequence-Detector,3,1,2024-07-13 21:36:30+00:00,0
6637,167232876,https://github.com/khobatha/miaes.git,2019-01-23 18:28:27+00:00,,khobatha/miaes,Verilog,miaes,19382,1,2021-03-24 22:37:15+00:00,1
6638,169487115,https://github.com/rishikrish02/8-Bit-microcontroller-using-Verilog.git,2019-02-06 22:32:42+00:00,Designed a 8 bit Microprocessor -verilog HDL  in Modesim                                                                                                                                                                        ,rishikrish02/8-Bit-microcontroller-using-Verilog,Verilog,8-Bit-microcontroller-using-Verilog,4,1,2022-01-09 22:37:13+00:00,1
6639,170731945,https://github.com/bendl/vmicro16.git,2019-02-14 17:38:04+00:00,Multi-core RISC System-on-chip - Verified with 96 cores,bendl/vmicro16,Verilog,vmicro16,39054,1,2023-01-28 17:22:10+00:00,0
6640,171507262,https://github.com/JakeMullett/turbo_encoder.git,2019-02-19 16:17:55+00:00,,JakeMullett/turbo_encoder,Verilog,turbo_encoder,74768,1,2020-05-15 01:49:59+00:00,0
6641,171237832,https://github.com/smdsbz/yarimasune-mipscpu.git,2019-02-18 07:45:47+00:00,YA RI MA SU NE !,smdsbz/yarimasune-mipscpu,Verilog,yarimasune-mipscpu,204,1,2020-01-03 04:48:14+00:00,0
6642,169973225,https://github.com/yasirfaizahmed/Verilog-repository.git,2019-02-10 11:58:23+00:00,my verilog codes for 8_bit computer,yasirfaizahmed/Verilog-repository,Verilog,Verilog-repository,8,1,2020-12-08 11:08:59+00:00,0
6643,170996347,https://github.com/karginbilgehan/MIPS32_Single_Cycle_Processor.git,2019-02-16 11:30:45+00:00,MIPS-32 single cycle processor with R type instruction. Programmed via Verilog. ,karginbilgehan/MIPS32_Single_Cycle_Processor,Verilog,MIPS32_Single_Cycle_Processor,21,1,2023-06-17 19:34:44+00:00,0
6644,168052989,https://github.com/hjain28/Cache_System.git,2019-01-28 23:08:33+00:00,,hjain28/Cache_System,Verilog,Cache_System,437,1,2019-01-29 21:31:07+00:00,0
6645,169103494,https://github.com/trash4299/Carry-Look-ahead-Adder.git,2019-02-04 15:52:46+00:00,Verilog code for a four bit CLA adder,trash4299/Carry-Look-ahead-Adder,Verilog,Carry-Look-ahead-Adder,1,1,2019-07-18 13:12:57+00:00,0
6646,168355971,https://github.com/scvott/FPGA_elevator.git,2019-01-30 14:25:55+00:00,simple_elevator_verilog,scvott/FPGA_elevator,Verilog,FPGA_elevator,17,1,2022-12-07 17:10:46+00:00,0
6647,167498333,https://github.com/echoztoronto/2048.git,2019-01-25 06:41:45+00:00,a 2048 game built on DE1-SoC board,echoztoronto/2048,Verilog,2048,24293,1,2024-05-28 06:38:36+00:00,0
6648,169097801,https://github.com/ilbersh/bilinear.git,2019-02-04 15:16:16+00:00,Bilinear interpolation,ilbersh/bilinear,Verilog,bilinear,243,1,2021-09-28 03:31:55+00:00,0
6649,170359985,https://github.com/prajnag/Verilog-Prefix-Adder.git,2019-02-12 17:23:12+00:00,Prefix Adder and Subtractor using Verilog,prajnag/Verilog-Prefix-Adder,Verilog,Verilog-Prefix-Adder,3,1,2022-01-20 13:51:45+00:00,0
6650,168305905,https://github.com/zxgao2/mips_cpu.git,2019-01-30 08:21:58+00:00,multiple cycles pipeline,zxgao2/mips_cpu,Verilog,mips_cpu,44,1,2019-09-04 09:27:17+00:00,0
6651,169651259,https://github.com/Atlas213/Component-Code.git,2019-02-07 22:15:41+00:00,64 bit Arm processor written in verilog,Atlas213/Component-Code,Verilog,Component-Code,48,1,2020-01-31 04:03:45+00:00,0
6652,169738435,https://github.com/marcellodash/NeoGeoFPGA-Xilinx.git,2019-02-08 13:23:28+00:00,,marcellodash/NeoGeoFPGA-Xilinx,Verilog,NeoGeoFPGA-Xilinx,224,1,2019-08-07 12:39:53+00:00,1
6653,165902606,https://github.com/Mauricio-xx/ASIC_2019.git,2019-01-15 18:30:44+00:00,My files from summer school. Temuco 2019,Mauricio-xx/ASIC_2019,Verilog,ASIC_2019,17227,1,2019-07-11 19:25:56+00:00,1
6654,166538131,https://github.com/BA3CE/UHD-3.13.1.0_BA3CE.git,2019-01-19 11:16:28+00:00,,BA3CE/UHD-3.13.1.0_BA3CE,Verilog,UHD-3.13.1.0_BA3CE,41816,1,2019-10-28 05:28:46+00:00,0
6655,167661644,https://github.com/RajParikh16/FSM-based-Traffic-Light-controller.git,2019-01-26 07:21:36+00:00,"Project Description: Includes design module with four state FSM that runs on three different time delays to control the flow of traffic. The design is implemented on Basys 2 development board.                        Technologies: Verilog(Design module), Xilinx ISE (for Structural modelling, Place & Route), EDA wave(Simulation)",RajParikh16/FSM-based-Traffic-Light-controller,Verilog,FSM-based-Traffic-Light-controller,11,1,2021-01-19 23:38:48+00:00,0
6656,168449831,https://github.com/anujsaxena28/32bit-Pipelined-CPU-.git,2019-01-31 02:32:07+00:00,32-bit Pipelined CPU design with New ALU Architecture,anujsaxena28/32bit-Pipelined-CPU-,Verilog,32bit-Pipelined-CPU-,120,1,2019-06-10 17:51:35+00:00,1
6657,169106585,https://github.com/trash4299/Multiplier.git,2019-02-04 16:12:01+00:00,Verilog code to multiply an 8 bit number by a 4 bit number with pre and post processing steps,trash4299/Multiplier,Verilog,Multiplier,3,1,2019-07-18 13:12:50+00:00,0
6658,168981958,https://github.com/vsilchuk/Binary_angle_modulation.git,2019-02-03 19:05:00+00:00,BAM (Binary angle modulation) module for a single-cycle MIPS processor in Verilog HDL.,vsilchuk/Binary_angle_modulation,Verilog,Binary_angle_modulation,8,1,2022-04-06 01:02:07+00:00,0
6659,167409654,https://github.com/anthonyneedles/FPGA-Sprite-Graphics-VGA-Video-Game.git,2019-01-24 17:41:16+00:00,"This is an implementation of a video game via sprite graphics meant to run on an LCD with control by keyboard. The game is essentially the popular game ""Frogger"". Created for Xilinx Artix-7 on Digilent Nexys 4.",anthonyneedles/FPGA-Sprite-Graphics-VGA-Video-Game,Verilog,FPGA-Sprite-Graphics-VGA-Video-Game,13,1,2022-04-29 20:03:19+00:00,0
6660,168069956,https://github.com/Bhanditz/Spread-Spectrum-Correlator.git,2019-01-29 01:50:28+00:00,"It consists of thirty two (32) correlators, each with a 32 bit DDS sin frequency generator. The design block will correlate these samples to a pseudo random number (PRN) generator. The generator provides a phase reversal of a sin wave as modulation.",Bhanditz/Spread-Spectrum-Correlator,Verilog,Spread-Spectrum-Correlator,32,1,2021-01-13 00:35:56+00:00,1
6661,169801665,https://github.com/vachanukb04/16-Bit_CPU_Design.git,2019-02-08 21:31:08+00:00,"Designed, Simulated and Synthesized a 16-Bit CPU in Verilog HDL. The design involved RTL coding for counter, ALU, CPU controller, Instruction register and data memory.",vachanukb04/16-Bit_CPU_Design,Verilog,16-Bit_CPU_Design,1437,1,2022-02-09 16:52:05+00:00,0
6662,167771318,https://github.com/RajParikh16/-Design-of-Vending-Machine-using-Verilog-HDL-.git,2019-01-27 05:01:54+00:00,"It accepts coins of 3 denominations-nickel, dime & quarter and returns the change back to the user. The design module includes 6 states and registers to show their status and is design is passed through the testbench.                        Technologies: Verilog, Xilinx ISE",RajParikh16/-Design-of-Vending-Machine-using-Verilog-HDL-,Verilog,-Design-of-Vending-Machine-using-Verilog-HDL-,3,1,2021-07-28 06:39:18+00:00,0
6663,169993165,https://github.com/nikhilbalwani/Arithmetic-Logic-Unit.git,2019-02-10 15:32:24+00:00,Implementation of a 4-bit ALU in Verilog.,nikhilbalwani/Arithmetic-Logic-Unit,Verilog,Arithmetic-Logic-Unit,693,1,2022-04-19 22:20:46+00:00,0
6664,171396413,https://github.com/asheagren/Comp-Arch-Org-Project.git,2019-02-19 03:12:36+00:00,Computer Architecture and Organization Verilog Project.,asheagren/Comp-Arch-Org-Project,Verilog,Comp-Arch-Org-Project,22743,1,2020-04-26 20:13:17+00:00,0
6665,168756649,https://github.com/TheRobotCarlson/Advanced-Computer-Architecture.git,2019-02-01 20:32:53+00:00,"Work for EE480, Advanced Computer Architecture, at UKY",TheRobotCarlson/Advanced-Computer-Architecture,Verilog,Advanced-Computer-Architecture,929,1,2024-09-05 20:40:41+00:00,0
6666,167663462,https://github.com/RajParikh16/Uart-protocol.git,2019-01-26 07:45:30+00:00,": Designed and developed in Verilog using FSM of idle, start, data, stop and clear bits.                        Technologies: EDA playground & Aldec Riviera Pro for design module and test bench, debugging and simulation.",RajParikh16/Uart-protocol,Verilog,Uart-protocol,305,1,2023-04-27 01:04:24+00:00,0
6667,167775715,https://github.com/adityasangawar2007/256-Point-FFT.git,2019-01-27 05:54:37+00:00,"The inputs are 20 bits of real, and 20 bits imaginary data. The binary point is 18 bits from the right. The inputs are ranged between -1 and +1. The interface has a start signal, with the first input data point. This is followed by 255 samples of complex data. An FFT and IFFT require a scaling factor. This is traditionally placed on the IFFT. This project places the scaling (/256) on the FFT output. This implies that the range of the output will also be between -1 and +  The design calculation completes in 256 clocks to complete one FFT. The FFT has 8 layers of 128 butterfly operations. This is 1024 butterfly operations. To complete in time, there are 4 butterfly operations happening concurrently. Each butterfly operation requires a complex multiply. The complex multiply requires 4 actual multiplies.  Design Limit - 4 butterfly operations of 4 multipliers each. The total design (outer level, and all included hierarchies) does not have more than 16 multiplies. The design synthesizes and runs at the gate level at 300 MHz. (3.3ns cycle time)",adityasangawar2007/256-Point-FFT,Verilog,256-Point-FFT,8649,1,2019-09-30 05:10:34+00:00,0
6668,166227883,https://github.com/xhran2010/MIPS_CPU.git,2019-01-17 13:11:07+00:00,MIPS CPU by verilog,xhran2010/MIPS_CPU,Verilog,MIPS_CPU,6,1,2022-03-08 08:03:11+00:00,0
6669,169101512,https://github.com/trash4299/Ripple-Carry-Adder.git,2019-02-04 15:39:15+00:00,Verilog code for a four bit ripple carry adder,trash4299/Ripple-Carry-Adder,Verilog,Ripple-Carry-Adder,1,1,2019-07-18 13:13:14+00:00,0
6670,170427782,https://github.com/caverar/SoC.git,2019-02-13 02:41:49+00:00,,caverar/SoC,Verilog,SoC,234804,1,2019-03-18 07:44:54+00:00,0
6671,167432294,https://github.com/vj-sananda/fpga.git,2019-01-24 20:25:48+00:00,,vj-sananda/fpga,Verilog,fpga,35374,1,2019-08-07 08:56:35+00:00,0
6672,168978669,https://github.com/mustafapasli/MipsSingleCycle.git,2019-02-03 18:32:13+00:00,,mustafapasli/MipsSingleCycle,Verilog,MipsSingleCycle,28,1,2019-02-05 18:48:12+00:00,0
6673,171164338,https://github.com/deepak1824/FPGA_VendingMAchine.git,2019-02-17 19:44:32+00:00,Digital Design for a commercial vending machine using verilog on altera Cyclone II.,deepak1824/FPGA_VendingMAchine,Verilog,FPGA_VendingMAchine,758,1,2022-04-17 02:44:14+00:00,0
6674,170461080,https://github.com/simmubhangu/vlsi_design.git,2019-02-13 07:25:38+00:00,VLSI design course assignments in IITB,simmubhangu/vlsi_design,Verilog,vlsi_design,1695,1,2019-07-10 08:49:43+00:00,0
6675,171164795,https://github.com/deepak1824/Automated_Parking_Ticket_Generator_IoT.git,2019-02-17 19:49:09+00:00,Automated Parking Ticket Generator using altera cyclone II FPGA,deepak1824/Automated_Parking_Ticket_Generator_IoT,Verilog,Automated_Parking_Ticket_Generator_IoT,1070,1,2024-02-02 15:16:49+00:00,0
6676,171569608,https://github.com/cetola/ECE581-Final.git,2019-02-19 23:59:57+00:00,,cetola/ECE581-Final,Verilog,ECE581-Final,1677,1,2021-03-29 02:26:52+00:00,2
6677,170770311,https://github.com/travisaubrey76/FPGA-VGA-Image-Filter.git,2019-02-14 23:04:53+00:00,FPGA VGA Image Filter,travisaubrey76/FPGA-VGA-Image-Filter,Verilog,FPGA-VGA-Image-Filter,205,1,2023-09-15 01:11:02+00:00,0
6678,166677041,https://github.com/Sustrak/RISC-V.git,2019-01-20 15:30:46+00:00,Educational implementaion of a RISC-V architecture,Sustrak/RISC-V,Verilog,RISC-V,1067,1,2020-02-19 05:53:42+00:00,0
6679,165919865,https://github.com/legitYosal/verilog-ATM.git,2019-01-15 20:37:24+00:00,fsm model of ATM machine writed in verilog hardware language,legitYosal/verilog-ATM,Verilog,verilog-ATM,91,1,2020-08-03 14:02:23+00:00,0
6680,165901145,https://github.com/alimoezzi/Sequnce-counter.git,2019-01-15 18:19:31+00:00,A sequence detector which counts the number of occurrence  ,alimoezzi/Sequnce-counter,Verilog,Sequnce-counter,8,1,2020-05-15 12:03:59+00:00,1
6681,170122951,https://github.com/omar907/UART-Project.git,2019-02-11 12:12:05+00:00,UART Communication protocol implementation using verillog (pipe-line logic),omar907/UART-Project,Verilog,UART-Project,1558,1,2019-07-14 09:59:44+00:00,0
6682,169848838,https://github.com/zzemu-cn/Z80_TB.git,2019-02-09 08:57:57+00:00,Z80 testbench TV80 NEXTZ80,zzemu-cn/Z80_TB,Verilog,Z80_TB,75,1,2019-12-02 07:17:13+00:00,0
6683,167892748,https://github.com/kkasra12/mano_cpu.git,2019-01-28 03:25:54+00:00,a simulation of Mano CPU in verilog,kkasra12/mano_cpu,Verilog,mano_cpu,38,1,2020-12-26 11:26:23+00:00,0
6684,166118210,https://github.com/tanvirshahriar/dice-game-verilog.git,2019-01-16 21:56:15+00:00,"Modified implementation of the South Asian board game - Ludo, for Altera Cyclone V FPGAs.",tanvirshahriar/dice-game-verilog,Verilog,dice-game-verilog,92,1,2019-01-19 07:44:21+00:00,0
6685,170749391,https://github.com/weikleda/cs456lab2.git,2019-02-14 19:53:39+00:00,Berkeley lab2 adder,weikleda/cs456lab2,Verilog,cs456lab2,3490,1,2024-03-13 05:34:06+00:00,3
6686,166185331,https://github.com/pikamonvvs/USART-Verilog.git,2019-01-17 08:01:04+00:00,,pikamonvvs/USART-Verilog,Verilog,USART-Verilog,12,1,2024-03-30 16:21:23+00:00,0
6687,166423383,https://github.com/estineali/RISC_V_Simulation.git,2019-01-18 15:13:10+00:00,Repository for Lab work for the spring 2019 offering of CS330 Computer Architecture ,estineali/RISC_V_Simulation,Verilog,RISC_V_Simulation,70,1,2020-02-20 10:10:58+00:00,0
6688,168805812,https://github.com/saurabhlabde29/Hardware-Accelerator-ASIC-for-Simplified-Convolutional-Neural-Network.git,2019-02-02 07:16:11+00:00,,saurabhlabde29/Hardware-Accelerator-ASIC-for-Simplified-Convolutional-Neural-Network,Verilog,Hardware-Accelerator-ASIC-for-Simplified-Convolutional-Neural-Network,4276,1,2023-07-16 07:08:34+00:00,2
6689,169104596,https://github.com/trash4299/Arithmetic-Logic-Unit.git,2019-02-04 15:59:21+00:00,Verilog code for an ALU,trash4299/Arithmetic-Logic-Unit,Verilog,Arithmetic-Logic-Unit,1,1,2019-07-18 13:13:12+00:00,0
6690,170339562,https://github.com/donegaci/Digital_Systems_Design.git,2019-02-12 15:14:51+00:00,3rd year college course on FPGA prototyping using Verilog HDL,donegaci/Digital_Systems_Design,Verilog,Digital_Systems_Design,49,1,2021-11-10 20:36:20+00:00,1
6691,170606366,https://github.com/daybyter/zpura.git,2019-02-14 01:28:40+00:00,Verilog implementation of the Zylin cpu,daybyter/zpura,Verilog,zpura,2957,1,2019-02-19 20:47:56+00:00,0
6692,169967783,https://github.com/emersonsl/microarchitecture3.git,2019-02-10 10:48:41+00:00,,emersonsl/microarchitecture3,Verilog,microarchitecture3,32786,1,2019-08-06 20:34:15+00:00,0
6693,166345693,https://github.com/roo16kie/LBP_Verilog.git,2019-01-18 04:50:28+00:00,Using verilog to implement LBP (Local Binary Pattern),roo16kie/LBP_Verilog,Verilog,LBP_Verilog,1346,1,2019-04-07 05:41:39+00:00,0
6694,167839182,https://github.com/lzambella/Verilog_CPU.git,2019-01-27 17:49:40+00:00,Basic 5-stage CPU utilizing the ARM instruction set,lzambella/Verilog_CPU,Verilog,Verilog_CPU,96,1,2020-05-11 09:24:39+00:00,0
6695,169362341,https://github.com/vijaykumarshankar/VerilogProject.git,2019-02-06 06:03:31+00:00,,vijaykumarshankar/VerilogProject,Verilog,VerilogProject,4,1,2019-11-24 21:54:04+00:00,0
6696,169712590,https://github.com/drmeerkat/BUAA-Computer-Organization-Experiments.git,2019-02-08 09:39:59+00:00,Including all the Verilog codes for experiments. (5-stage pipline processor support up to 50 different mips instructions with high scalability),drmeerkat/BUAA-Computer-Organization-Experiments,Verilog,BUAA-Computer-Organization-Experiments,8659,1,2019-09-27 02:22:26+00:00,0
6697,170083387,https://github.com/mitshine/Switch-Arbiter-Project-Verification.git,2019-02-11 07:07:29+00:00,Developing a verification environment for Switch Arbiter using UVM Methodology,mitshine/Switch-Arbiter-Project-Verification,Verilog,Switch-Arbiter-Project-Verification,10,1,2023-09-09 09:12:57+00:00,1
6698,171909263,https://github.com/mmicko/ulx3s-examples.git,2019-02-21 16:47:41+00:00,,mmicko/ulx3s-examples,Verilog,ulx3s-examples,0,1,2022-03-17 23:34:54+00:00,1
6699,170693225,https://github.com/ElliottSeer/multi-channel-ADC-with-ACM9226.git,2019-02-14 13:12:01+00:00,"This small project implementation uses FPGA (Development Board Model: AC606) and high-speed ADC module to achieve multi-channel ADC data sampling and output data using parallel port. I will then upload a project that receives data and processes it on the Raspberry Pi 3B+. This is my first FPGA project for individuals to collect data during the experiment, and there are still many imperfections in the code.",ElliottSeer/multi-channel-ADC-with-ACM9226,Verilog,multi-channel-ADC-with-ACM9226,264,1,2020-01-15 09:57:53+00:00,1
6700,171141435,https://github.com/roo16kie/CIC2014_Verilog.git,2019-02-17 16:00:19+00:00,CIC競賽 2014年 Cell-Based Design組題目,roo16kie/CIC2014_Verilog,Verilog,CIC2014_Verilog,1349,1,2019-04-07 05:41:43+00:00,0
6701,173054887,https://github.com/xiaop1/Verilog-Practice.git,2019-02-28 06:29:50+00:00,HDLBits website practices & solutions,xiaop1/Verilog-Practice,Verilog,Verilog-Practice,73,685,2024-10-24 11:31:13+00:00,178
6702,174593531,https://github.com/opencomputeproject/Project-Zipline.git,2019-03-08 19:05:02+00:00,"Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm.",opencomputeproject/Project-Zipline,Verilog,Project-Zipline,35992,281,2024-10-21 13:04:36+00:00,47
6703,172201645,https://github.com/hamsternz/DisplayPort_Verilog.git,2019-02-23 10:33:24+00:00,A Verilog implementation of DisplayPort protocol for FPGAs,hamsternz/DisplayPort_Verilog,Verilog,DisplayPort_Verilog,137,231,2024-10-15 09:18:36+00:00,45
6704,173150157,https://github.com/projf/display_controller.git,2019-02-28 16:48:16+00:00,"FPGA display controller with support for VGA, DVI, and HDMI.",projf/display_controller,Verilog,display_controller,539,216,2024-10-24 02:26:10+00:00,32
6705,174749554,https://github.com/nandland/spi-slave.git,2019-03-09 21:44:17+00:00,SPI Slave for FPGA in Verilog and VHDL,nandland/spi-slave,Verilog,spi-slave,13,180,2024-10-24 21:28:52+00:00,68
6706,177825352,https://github.com/bluespec/Toooba.git,2019-03-26 16:14:02+00:00,"RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT",bluespec/Toooba,Verilog,Toooba,29815,161,2024-10-28 04:54:34+00:00,36
6707,175122930,https://github.com/denandz/lpc_sniffer_tpm.git,2019-03-12 02:50:12+00:00,A low pin count sniffer for ICEStick - targeting TPM chips,denandz/lpc_sniffer_tpm,Verilog,lpc_sniffer_tpm,30,156,2024-10-10 20:01:27+00:00,28
6708,172999098,https://github.com/cameronshinn/tiny-tpu.git,2019-02-27 22:17:35+00:00,Small-scale Tensor Processing Unit built on an FPGA,cameronshinn/tiny-tpu,Verilog,tiny-tpu,2022,119,2024-10-25 14:33:57+00:00,18
6709,175998038,https://github.com/ultraembedded/riscv_soc.git,2019-03-16 16:44:58+00:00,Basic RISC-V Test SoC,ultraembedded/riscv_soc,Verilog,riscv_soc,6401,102,2024-10-26 08:47:25+00:00,28
6710,173204308,https://github.com/SukkoPera/OpenAmiga500FastRamExpansion.git,2019-02-28 23:42:42+00:00,4/8 MB Fast RAM Expansion for the Commodore Amiga 500,SukkoPera/OpenAmiga500FastRamExpansion,Verilog,OpenAmiga500FastRamExpansion,8744,78,2024-05-30 10:10:46+00:00,11
6711,173545728,https://github.com/ulx3s/fpga-odysseus.git,2019-03-03 07:46:42+00:00, FPGA Odysseus with ULX3S,ulx3s/fpga-odysseus,Verilog,fpga-odysseus,5056,64,2024-08-03 17:53:09+00:00,12
6712,175261487,https://github.com/emeb/up5k_basic.git,2019-03-12 17:12:20+00:00,A small 6502 system with MS BASIC in ROM,emeb/up5k_basic,Verilog,up5k_basic,1056,55,2024-09-12 05:00:53+00:00,10
6713,177458743,https://github.com/pablomarx/rodinia.git,2019-03-24 19:21:55+00:00,AGM bitstream utilities and decoded files from Supra,pablomarx/rodinia,Verilog,rodinia,172591,39,2024-05-26 09:59:45+00:00,12
6714,175100691,https://github.com/bradgrantham/alice5.git,2019-03-11 23:40:52+00:00,SPIR-V fragment shader GPU core based on RISC-V,bradgrantham/alice5,Verilog,alice5,9294,36,2024-08-25 10:21:39+00:00,11
6715,175780824,https://github.com/Summer-Summer/ComputerArchitectureLab.git,2019-03-15 08:38:12+00:00,This repository is used to release the Labs of Computer Architecture Course from USTC,Summer-Summer/ComputerArchitectureLab,Verilog,ComputerArchitectureLab,29678,35,2024-08-09 14:59:44+00:00,14
6716,175797694,https://github.com/DejavuAlex/2FSK-2PSK-2DPSK-QPSK-code-and-decode.git,2019-03-15 10:18:37+00:00,"用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调",DejavuAlex/2FSK-2PSK-2DPSK-QPSK-code-and-decode,Verilog,2FSK-2PSK-2DPSK-QPSK-code-and-decode,95951,34,2024-09-11 02:12:55+00:00,22
6717,172854356,https://github.com/mihir8181/VerilogHDL-Codes.git,2019-02-27 06:08:46+00:00,"Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results. ",mihir8181/VerilogHDL-Codes,Verilog,VerilogHDL-Codes,3617,34,2024-06-02 11:41:59+00:00,6
6718,177913199,https://github.com/neogeodev/NeoChips.git,2019-03-27 03:42:09+00:00,"Replacement ""chips"" for NeoGeo systems",neogeodev/NeoChips,Verilog,NeoChips,1010,33,2024-09-30 19:46:11+00:00,9
6719,174155074,https://github.com/JeffDeCola/my-verilog-examples.git,2019-03-06 13:56:10+00:00,A place to keep my synthesizable verilog examples.,JeffDeCola/my-verilog-examples,Verilog,my-verilog-examples,13783,30,2024-07-12 09:38:20+00:00,8
6720,174257631,https://github.com/M-HHH/HDLBits_Practice_verilog.git,2019-03-07 02:35:34+00:00,This is a practice of verilog coding ,M-HHH/HDLBits_Practice_verilog,Verilog,HDLBits_Practice_verilog,224,30,2024-10-24 08:29:50+00:00,8
6721,172617905,https://github.com/DeamonYang/FPGA_SYNC_ASYNC_FIFO.git,2019-02-26 01:55:45+00:00,FPGA 同步FIFO与异步FIFO,DeamonYang/FPGA_SYNC_ASYNC_FIFO,Verilog,FPGA_SYNC_ASYNC_FIFO,620,28,2024-06-21 06:31:24+00:00,9
6722,173540909,https://github.com/toivoh/gameduino-fpga-mods.git,2019-03-03 06:46:02+00:00,Mods of the FPGA code from @jamesbowman's Gameduino file repository,toivoh/gameduino-fpga-mods,Verilog,gameduino-fpga-mods,139,26,2024-10-12 09:51:16+00:00,2
6723,172011068,https://github.com/PulseRain/Reindeer_Step.git,2019-02-22 06:57:15+00:00,Reindeer Soft CPU for Step CYC10 FPGA board,PulseRain/Reindeer_Step,Verilog,Reindeer_Step,4629,26,2024-09-26 15:19:56+00:00,13
6724,174510456,https://github.com/supratimdas/NoobsCpu-8bit.git,2019-03-08 09:44:19+00:00,A simple 8bit CPU.,supratimdas/NoobsCpu-8bit,Verilog,NoobsCpu-8bit,7720,25,2024-09-29 06:08:25+00:00,1
6725,178438213,https://github.com/PrincetonUniversity/OPDB.git,2019-03-29 16:13:19+00:00,OpenPiton Design Benchmark,PrincetonUniversity/OPDB,Verilog,OPDB,49191,22,2024-10-17 14:32:52+00:00,6
6726,172802240,https://github.com/ranzbak/fpga-workshop.git,2019-02-26 22:42:21+00:00,Workshop that is going to be given together with the UPduino dev board,ranzbak/fpga-workshop,Verilog,fpga-workshop,8532,20,2024-10-17 16:31:36+00:00,10
6727,177555271,https://github.com/gongxunwu/sm4-verilog.git,2019-03-25 09:31:14+00:00,,gongxunwu/sm4-verilog,Verilog,sm4-verilog,353,20,2024-10-25 11:08:51+00:00,11
6728,171913655,https://github.com/visky2096/AHB-to-I2C.git,2019-02-21 17:17:27+00:00,"Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C master and I2c slave. The RTL and all the test benches are written in [VERILOG]",visky2096/AHB-to-I2C,Verilog,AHB-to-I2C,6,20,2024-07-29 09:00:36+00:00,3
6729,173066592,https://github.com/junglehust/CurriculumDesign-PrinciplesOfComputerOrganization.git,2019-02-28 07:50:46+00:00,华中科技大学计算机15级计算机组成原理课程设计，分别用logisim和Verilog实现简单CPU,junglehust/CurriculumDesign-PrinciplesOfComputerOrganization,Verilog,CurriculumDesign-PrinciplesOfComputerOrganization,23631,20,2024-09-07 13:08:55+00:00,16
6730,174365291,https://github.com/n24bass/ice40_8bitworkshop.git,2019-03-07 14:56:39+00:00," ""Designing Video Game Hardware in Verilog"" in  iCE40HX8K Breakout Board.",n24bass/ice40_8bitworkshop,Verilog,ice40_8bitworkshop,46,18,2023-06-19 14:02:48+00:00,2
6731,171969950,https://github.com/Kitrinx/Atari7800_MiSTer.git,2019-02-22 01:02:39+00:00,Atari 7800 for MiSTer,Kitrinx/Atari7800_MiSTer,Verilog,Atari7800_MiSTer,10284,17,2024-10-26 22:08:27+00:00,22
6732,175154573,https://github.com/fox6666/RISC_V-multicycle.git,2019-03-12 07:08:41+00:00,基于RISC_V指令集架构实现的一个多周期CPU,fox6666/RISC_V-multicycle,Verilog,RISC_V-multicycle,1157,17,2024-05-25 03:43:10+00:00,5
6733,178106827,https://github.com/open-dv/dma_axi.git,2019-03-28 02:01:47+00:00,,open-dv/dma_axi,Verilog,dma_axi,111,16,2024-06-17 13:13:28+00:00,2
6734,177353332,https://github.com/bootsector/smd-sixbutton-encoder.git,2019-03-24 00:16:05+00:00,Sega Genesis/Mega Drive controller encoder in Verilog,bootsector/smd-sixbutton-encoder,Verilog,smd-sixbutton-encoder,97,15,2024-09-24 03:57:11+00:00,1
6735,176071986,https://github.com/fox6666/RISC_V-pipeline.git,2019-03-17 07:55:14+00:00,基于RISC_V32I指令集架构的五级流水CPU,fox6666/RISC_V-pipeline,Verilog,RISC_V-pipeline,22,14,2024-01-20 08:37:17+00:00,1
6736,176623539,https://github.com/ZipCPU/zipversa.git,2019-03-20 00:55:33+00:00,A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure,ZipCPU/zipversa,Verilog,zipversa,1496,13,2023-08-16 14:10:13+00:00,3
6737,177055812,https://github.com/vfinotti/ahb3lite_wb_bridge.git,2019-03-22 02:11:07+00:00,AHB3-Lite to Wishbone Bridge,vfinotti/ahb3lite_wb_bridge,Verilog,ahb3lite_wb_bridge,6,12,2024-09-20 07:49:45+00:00,1
6738,174704591,https://github.com/suda-morris/blog.git,2019-03-09 14:30:19+00:00,Personal Blog based on VuePress,suda-morris/blog,Verilog,blog,111985,12,2024-04-20 15:29:06+00:00,5
6739,173724907,https://github.com/Verdvana/OV5640_SDRAM.git,2019-03-04 10:35:57+00:00,OV5640摄像头驱动及TFT屏幕显示,Verdvana/OV5640_SDRAM,Verilog,OV5640_SDRAM,50403,11,2024-09-16 16:57:07+00:00,3
6740,173432308,https://github.com/Fede997/RISCV-PROCESSOR.git,2019-03-02 10:08:22+00:00,Verilog description of the Risc-V processor,Fede997/RISCV-PROCESSOR,Verilog,RISCV-PROCESSOR,1094,10,2024-10-09 21:11:06+00:00,6
6741,173989969,https://github.com/BradMcDanel/multiplication-free-dnn.git,2019-03-05 17:21:57+00:00,,BradMcDanel/multiplication-free-dnn,Verilog,multiplication-free-dnn,270,10,2023-03-22 13:29:26+00:00,1
6742,177715876,https://github.com/mdhardenburgh/deltaSigmaADC.git,2019-03-26 04:39:28+00:00,,mdhardenburgh/deltaSigmaADC,Verilog,deltaSigmaADC,132629,10,2023-11-08 09:36:49+00:00,2
6743,172012380,https://github.com/DeamonYang/FPGA_100M_ETH.git,2019-02-22 07:05:39+00:00,FPGA 百兆以太网,DeamonYang/FPGA_100M_ETH,Verilog,FPGA_100M_ETH,41245,10,2024-04-23 07:30:02+00:00,4
6744,173362503,https://github.com/rongcuid/MSCC.git,2019-03-01 20:16:54+00:00,科学狂人Carl的RISC-V核心 | Mad Scientist Carl's Core (RISC-V),rongcuid/MSCC,Verilog,MSCC,166,10,2024-03-30 02:22:37+00:00,0
6745,173943530,https://github.com/MiSTer-devel/Arcade-1943_MiSTer.git,2019-03-05 12:35:59+00:00,CAPCOM's 1943 arcade clone. (port of JT1943 core),MiSTer-devel/Arcade-1943_MiSTer,Verilog,Arcade-1943_MiSTer,2632,9,2020-01-08 08:29:32+00:00,3
6746,174008594,https://github.com/emeb/up5k_6502.git,2019-03-05 19:34:29+00:00,A simple 6502 system built on a Lattice Ultra Plus 5k FPGA,emeb/up5k_6502,Verilog,up5k_6502,434,9,2024-04-30 21:00:21+00:00,7
6747,175144457,https://github.com/s311354/ARM_M3_design.git,2019-03-12 05:53:09+00:00,personal practice,s311354/ARM_M3_design,Verilog,ARM_M3_design,15511,9,2024-06-25 03:56:04+00:00,16
6748,177504006,https://github.com/madamalarevanth/32-bit-processor-.git,2019-03-25 02:58:25+00:00,as part of our curriculum i have developed a 32 bit processor in verilog code for Computer Architecture course ,madamalarevanth/32-bit-processor-,Verilog,32-bit-processor-,694,9,2024-06-13 09:33:33+00:00,2
6749,172766276,https://github.com/bandvig/or1k_marocchino.git,2019-02-26 18:25:59+00:00,OpenRISC processor IP core based on Tomasulo algorithm,bandvig/or1k_marocchino,Verilog,or1k_marocchino,358,9,2024-10-21 07:24:26+00:00,14
6750,178610858,https://github.com/imaoca/dl166.git,2019-03-30 21:00:15+00:00,4 BIT Original CPU,imaoca/dl166,Verilog,dl166,2173,8,2023-12-20 14:48:19+00:00,0
6751,176575678,https://github.com/RomeoMe5/De10-Lite_HDL_GPS.git,2019-03-19 18:33:07+00:00, Simple verilog project with ability to connect to GPS module using UART and parse NMEA coordinates using finite state machine,RomeoMe5/De10-Lite_HDL_GPS,Verilog,De10-Lite_HDL_GPS,2300,8,2024-02-26 13:54:38+00:00,7
6752,178008574,https://github.com/devantech/iceFUN.git,2019-03-27 14:13:39+00:00,,devantech/iceFUN,Verilog,iceFUN,13,8,2024-10-07 11:34:12+00:00,6
6753,176350174,https://github.com/erdemtuna/verilog-quartus-tutorials.git,2019-03-18 18:51:22+00:00,This repository contains introductory verilog and quartus schematic modules.,erdemtuna/verilog-quartus-tutorials,Verilog,verilog-quartus-tutorials,316,8,2022-07-27 00:28:21+00:00,4
6754,177431604,https://github.com/doggyguang/SVD_CHIP.git,2019-03-24 15:15:47+00:00,"An ASIC designed under cell-based design flow. Developed by MATLAB for algorithm specification, by Verilog for RTL work, by Synopsys Design Compiler for logic synthesis, by Innovus for Place & Route, and taped out by CIC. ",doggyguang/SVD_CHIP,Verilog,SVD_CHIP,2434,7,2024-04-06 11:46:46+00:00,1
6755,172442274,https://github.com/raleighlittles/Applied_Digital_Logic_Exercises_Using_FPGAs.git,2019-02-25 05:48:32+00:00,"Selected projects from ""Applied Digital Logic Exercises using FPGAs"", by Kurt Wick. ",raleighlittles/Applied_Digital_Logic_Exercises_Using_FPGAs,Verilog,Applied_Digital_Logic_Exercises_Using_FPGAs,13830,7,2024-07-23 03:58:46+00:00,1
6756,177555812,https://github.com/gongxunwu/sm3-verilog.git,2019-03-25 09:34:43+00:00,,gongxunwu/sm3-verilog,Verilog,sm3-verilog,462,7,2023-05-19 08:17:18+00:00,3
6757,174480917,https://github.com/li-chengkun/The-car-base-on-FPGA.git,2019-03-08 06:23:09+00:00,利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。,li-chengkun/The-car-base-on-FPGA,Verilog,The-car-base-on-FPGA,361,7,2024-07-12 12:36:01+00:00,1
6758,176056603,https://github.com/Dmitriy0111/wrapper_for_8bitworkshop.git,2019-03-17 04:35:58+00:00,Wrappers for 8bitworkshop examples (VGA graphic games),Dmitriy0111/wrapper_for_8bitworkshop,Verilog,wrapper_for_8bitworkshop,3989,6,2024-01-25 09:13:34+00:00,1
6759,175931063,https://github.com/kairavkkp/Microprocessor-Without-Interlocked-Pipeline-Stages-8-bit-.git,2019-03-16 05:38:34+00:00,"This project was aiming to design and code a Microprocessor block by block and then run it on a Field Programmable Gate Array (FPGA) Board. 8-bit Microprocessor was designed which consisted of Arithmetic Logical Unit (ALU) which can do all necessary mathematical operations. Moreover, measures to prevent hazards and problems were kept in mind.",kairavkkp/Microprocessor-Without-Interlocked-Pipeline-Stages-8-bit-,Verilog,Microprocessor-Without-Interlocked-Pipeline-Stages-8-bit-,46,6,2024-02-15 06:13:42+00:00,0
6760,178374195,https://github.com/zvict/CODLab.git,2019-03-29 09:25:12+00:00,计算机组成原理实验,zvict/CODLab,Verilog,CODLab,13914,6,2022-06-21 04:31:11+00:00,1
6761,175857824,https://github.com/StanfordAHA/PowerDomainDesign.git,2019-03-15 16:44:09+00:00,,StanfordAHA/PowerDomainDesign,Verilog,PowerDomainDesign,112,6,2024-09-02 05:56:27+00:00,4
6762,175348351,https://github.com/5seunghoon/VerilogVendingMachine.git,2019-03-13 04:49:39+00:00,Vending machine which written by verilog,5seunghoon/VerilogVendingMachine,Verilog,VerilogVendingMachine,99,6,2024-09-04 03:02:13+00:00,2
6763,172705897,https://github.com/physical-computation/Sail-RV32I-common.git,2019-02-26 12:18:41+00:00,Common files for the Sail RISC-V processor.,physical-computation/Sail-RV32I-common,Verilog,Sail-RV32I-common,169,5,2022-06-17 21:46:25+00:00,13
6764,172740936,https://github.com/bastibl/ice40.git,2019-02-26 15:44:46+00:00,,bastibl/ice40,Verilog,ice40,9,5,2024-05-27 15:13:17+00:00,0
6765,173304258,https://github.com/osresearch/fpga-class.git,2019-03-01 13:13:11+00:00,Intro to FPGA class projects,osresearch/fpga-class,Verilog,fpga-class,14,5,2022-01-30 00:02:55+00:00,0
6766,177259086,https://github.com/Rapidnack/MAX10FB_FM_Stereo.git,2019-03-23 07:37:32+00:00,The FPGA FM Stereo Radio project for the CQ MAX10-FB ( Quartus Prime Lite Edition 18.1 ),Rapidnack/MAX10FB_FM_Stereo,Verilog,MAX10FB_FM_Stereo,510,5,2023-12-19 22:36:22+00:00,3
6767,174895599,https://github.com/ryanleebunch/MASH_DSM_DAC.git,2019-03-10 23:53:39+00:00,Simple MASH 1-1-1 Delta Sigma DAC,ryanleebunch/MASH_DSM_DAC,Verilog,MASH_DSM_DAC,3,5,2024-09-25 12:21:32+00:00,0
6768,174042441,https://github.com/yh08037/Verilog-HDL.git,2019-03-06 00:36:15+00:00,[2019.1] 논리회로 이론 및 설계 Verilog 문법 정리,yh08037/Verilog-HDL,Verilog,Verilog-HDL,4096,5,2024-08-31 09:29:13+00:00,0
6769,175045647,https://github.com/kamiyaowl/chisel-practice.git,2019-03-11 16:58:13+00:00,Brainfxxk Processor written Scala(Chisel),kamiyaowl/chisel-practice,Verilog,chisel-practice,155,5,2020-07-08 01:52:23+00:00,0
6770,172396252,https://github.com/wandwramp/WRAMPsys.git,2019-02-24 22:09:14+00:00,Vivado project files for WRAMP implementation on Basys3,wandwramp/WRAMPsys,Verilog,WRAMPsys,288,5,2023-04-24 05:41:51+00:00,2
6771,175924425,https://github.com/winterfell1610/Winograd_lenet.git,2019-03-16 04:07:08+00:00,,winterfell1610/Winograd_lenet,Verilog,Winograd_lenet,42,5,2024-03-28 07:11:11+00:00,0
6772,172538466,https://github.com/avahidi/arm-foss.git,2019-02-25 16:06:21+00:00,Experiment in creating an ARM Cortex-M0 SoC using only open source tools. This was just moved here from https://bitbucket.org/vahidi/arm-foss/,avahidi/arm-foss,Verilog,arm-foss,117,5,2024-08-27 08:39:17+00:00,4
6773,174382305,https://github.com/AravindGanesh/fpga_idp.git,2019-03-07 16:34:35+00:00,Semester Project on FPGA - Verilog implementation on Sobel Filter for Edge detection on FPGA ,AravindGanesh/fpga_idp,Verilog,fpga_idp,734,4,2022-11-02 13:55:10+00:00,0
6774,177460753,https://github.com/nitheeshkm/conv_net_hw_acceleration.git,2019-03-24 19:41:54+00:00,A Convolution Neural Network on FPGA.,nitheeshkm/conv_net_hw_acceleration,Verilog,conv_net_hw_acceleration,6,4,2023-10-17 09:18:58+00:00,2
6775,175948336,https://github.com/kishanpatelec/UART-for-bluetooth-module.git,2019-03-16 08:52:11+00:00,,kishanpatelec/UART-for-bluetooth-module,Verilog,UART-for-bluetooth-module,17,4,2023-10-29 09:31:31+00:00,0
6776,177289247,https://github.com/vtta/mips-cpu.git,2019-03-23 12:59:25+00:00,Verilog implementation of a MIPS-R2000 CPU,vtta/mips-cpu,Verilog,mips-cpu,82,4,2023-04-13 13:15:36+00:00,0
6777,178355189,https://github.com/fughilli/ledsuit-fpga.git,2019-03-29 07:30:48+00:00,FPGA implementation of SPI --> WS2812B multi-channel LED strip driver,fughilli/ledsuit-fpga,Verilog,ledsuit-fpga,85,4,2024-02-28 14:35:47+00:00,0
6778,176617828,https://github.com/MiSTer-devel/Arcade-SuperBreakout_MiSTer.git,2019-03-20 00:04:29+00:00,FPGA implementation of Super Breakout arcade game released by Atari in 1978,MiSTer-devel/Arcade-SuperBreakout_MiSTer,Verilog,Arcade-SuperBreakout_MiSTer,7947,4,2024-05-25 19:57:34+00:00,6
6779,178344111,https://github.com/takao-kihara/tsmc65.git,2019-03-29 06:16:02+00:00,"Verilog-HDL codes, Tcl files, and etc. for TSMC_65nm",takao-kihara/tsmc65,Verilog,tsmc65,1346,4,2024-04-27 13:57:38+00:00,3
6780,175472724,https://github.com/ColtonBeery/Digital_Clock.git,2019-03-13 17:58:00+00:00,Digital Clock for the Basys 3 FPGA,ColtonBeery/Digital_Clock,Verilog,Digital_Clock,11272,4,2022-05-09 08:47:35+00:00,2
6781,177039499,https://github.com/piface314/mips-pipeline.git,2019-03-21 23:35:25+00:00,"Implementação do MIPS com pipeline, em Verilog",piface314/mips-pipeline,Verilog,mips-pipeline,305,4,2021-09-01 01:54:06+00:00,1
6782,171785341,https://github.com/junganghu/rgmii_ethernet.git,2019-02-21 02:26:37+00:00,,junganghu/rgmii_ethernet,Verilog,rgmii_ethernet,98,4,2024-01-21 14:25:57+00:00,2
6783,173485130,https://github.com/ebarrio/Zynq-designs.git,2019-03-02 18:38:32+00:00,Zynq designs by Eladio,ebarrio/Zynq-designs,Verilog,Zynq-designs,1209,4,2021-09-08 01:54:06+00:00,2
6784,176744464,https://github.com/happytianhao/signal6.git,2019-03-20 13:51:55+00:00,"My Computer Organization and Design Experiment Code, continously updating...（计组实验，非流水线代码）",happytianhao/signal6,Verilog,signal6,483,4,2023-05-29 07:28:10+00:00,0
6785,177841194,https://github.com/dmitrodem/occan.git,2019-03-26 17:52:32+00:00,Synopsys DC and Formality scripts for Opencores CAN,dmitrodem/occan,Verilog,occan,234,4,2024-09-20 08:07:41+00:00,2
6786,176579635,https://github.com/ydnatag/spl2019_cocotb.git,2019-03-19 18:57:03+00:00,,ydnatag/spl2019_cocotb,Verilog,spl2019_cocotb,3419,4,2020-05-10 16:25:00+00:00,1
6787,173059417,https://github.com/zzemu-cn/TP801_FPGA.git,2019-02-28 07:02:01+00:00,TP801 TP801A FPGA DE2 DE2-70 DE2-115 Z80CTC Z80PIO,zzemu-cn/TP801_FPGA,Verilog,TP801_FPGA,2204,4,2021-10-17 00:24:33+00:00,1
6788,174594974,https://github.com/habibagamal/RISC-V-Implementation.git,2019-03-08 19:16:03+00:00,This is a Verilog Implementation of RISC-V CPU that implements RV32I and RV16I and supports interrupt handling and some CSR instuctions and registers,habibagamal/RISC-V-Implementation,Verilog,RISC-V-Implementation,2707,4,2024-05-15 09:59:50+00:00,2
6789,173514578,https://github.com/Rapidnack/MAX1k_FM_Mono.git,2019-03-03 00:38:12+00:00,The FPGA FM Radio project for the Arrow Development Tools MAX1000 ( Quartus Prime Lite Edition 18.1 ),Rapidnack/MAX1k_FM_Mono,Verilog,MAX1k_FM_Mono,489,3,2022-03-28 05:28:00+00:00,0
6790,173689315,https://github.com/VinStarry/MIPS_pipeline_CPU.git,2019-03-04 06:47:16+00:00,Design and synthesis of a MIPS pipeline CPU.,VinStarry/MIPS_pipeline_CPU,Verilog,MIPS_pipeline_CPU,1920,3,2023-02-07 04:36:39+00:00,2
6791,173532985,https://github.com/weiqingw/CSC258-Labs.git,2019-03-03 05:02:37+00:00,"Lab files for ""CSC258 - Computer Organisation"" course at the University of Toronto.",weiqingw/CSC258-Labs,Verilog,CSC258-Labs,46019,3,2024-04-01 17:18:31+00:00,3
6792,175808891,https://github.com/shalan/synth-bench-ML.git,2019-03-15 11:36:52+00:00,,shalan/synth-bench-ML,Verilog,synth-bench-ML,597,3,2021-03-04 18:30:45+00:00,0
6793,174464843,https://github.com/deekshithkrishnegowda/Pipeline-Floating-Point-adder.git,2019-03-08 03:46:52+00:00,EE278 project,deekshithkrishnegowda/Pipeline-Floating-Point-adder,Verilog,Pipeline-Floating-Point-adder,450,3,2022-04-27 07:57:47+00:00,0
6794,172189165,https://github.com/secworks/r5.git,2019-02-23 08:12:56+00:00,A simple Verilog implementation of RISC-V.,secworks/r5,Verilog,r5,32,3,2023-09-20 17:12:26+00:00,2
6795,176154329,https://github.com/Alan-chenhx/FPGA_Game_Engine.git,2019-03-17 20:07:54+00:00,A game engine built with verilog operates on FPGA board,Alan-chenhx/FPGA_Game_Engine,Verilog,FPGA_Game_Engine,53015,3,2023-08-30 07:29:15+00:00,1
6796,175564172,https://github.com/kangzero/SPU-Cell-Verilog.git,2019-03-14 06:46:22+00:00,,kangzero/SPU-Cell-Verilog,Verilog,SPU-Cell-Verilog,13300,3,2020-09-21 04:51:11+00:00,1
6797,178161975,https://github.com/JoanWu5/Computer-Organization.git,2019-03-28 08:42:50+00:00,武汉大学计算机组成原理实验，单周期+流水线CPU,JoanWu5/Computer-Organization,Verilog,Computer-Organization,7425,3,2024-07-03 03:32:37+00:00,1
6798,177933751,https://github.com/cyusuftas/ARM-Single-Cycle-CPU.git,2019-03-27 06:40:41+00:00,In this project both datapath and controller of ARM Single Cycle CPU is designed by using Verilog. I implemented this on Altera De0-Nano FPGA board.,cyusuftas/ARM-Single-Cycle-CPU,Verilog,ARM-Single-Cycle-CPU,124,3,2024-01-09 11:22:13+00:00,1
6799,178352580,https://github.com/saqibkh/Verification_Digital_Systems.git,2019-03-29 07:13:35+00:00,Verification of Digital Systems (EE382M),saqibkh/Verification_Digital_Systems,Verilog,Verification_Digital_Systems,48870,3,2024-08-16 09:31:23+00:00,2
6800,174917352,https://github.com/SunicYosen/IDCT.git,2019-03-11 03:13:08+00:00,IDCT Design for HEVC,SunicYosen/IDCT,Verilog,IDCT,1705,3,2024-10-26 23:43:51+00:00,1
6801,178505248,https://github.com/buttercutter/afifo.git,2019-03-30 03:13:22+00:00,A formally verified asynchronous fifo with clock gating feature,buttercutter/afifo,Verilog,afifo,180,3,2024-08-12 07:32:57+00:00,0
6802,174230107,https://github.com/gordielsky/snake.git,2019-03-06 22:21:12+00:00,Verilog based snake game for CSCB58,gordielsky/snake,Verilog,snake,129,3,2023-12-30 05:19:16+00:00,3
6803,178601407,https://github.com/janilaunonen/iCEblink40-examples.git,2019-03-30 19:18:12+00:00,Simple example programs for the Lattice iCEblink40-HX1K Evaluation Kit in Verilog for fun and learning.,janilaunonen/iCEblink40-examples,Verilog,iCEblink40-examples,24,3,2024-08-16 09:18:27+00:00,0
6804,173991788,https://github.com/evrinoma/openCore.git,2019-03-05 17:34:24+00:00,,evrinoma/openCore,Verilog,openCore,327,3,2023-01-22 15:05:56+00:00,0
6805,175197601,https://github.com/jotego/jtpopeye.git,2019-03-12 11:32:54+00:00,Popeye arcade conversion to FPGA,jotego/jtpopeye,Verilog,jtpopeye,16789,3,2023-01-28 05:14:19+00:00,0
6806,174193101,https://github.com/ritesh99rakesh/FPGA_labs.git,2019-03-06 17:51:26+00:00,All FPGA labs in CS220 course at IIT Kanpur(Prof. Mainak Chaudhuri),ritesh99rakesh/FPGA_labs,Verilog,FPGA_labs,1281,3,2024-02-19 03:19:33+00:00,5
6807,174232823,https://github.com/tanner-b/Castle-Chaos.git,2019-03-06 22:47:18+00:00,A game written in verilog to run on a DE2 FPGA development board for my CSCB58 final project,tanner-b/Castle-Chaos,Verilog,Castle-Chaos,13816,3,2024-04-05 06:51:24+00:00,1
6808,176852607,https://github.com/m4j0rt0m/axi-lite_spi-ipcore.git,2019-03-21 02:16:43+00:00,AXI4-Lite SPI IP core,m4j0rt0m/axi-lite_spi-ipcore,Verilog,axi-lite_spi-ipcore,181,3,2024-05-04 06:43:34+00:00,0
6809,171768476,https://github.com/upscale-project/ridecore-si-checking.git,2019-02-21 00:03:02+00:00,Single instruction checking for RIDECORE,upscale-project/ridecore-si-checking,Verilog,ridecore-si-checking,173,3,2023-08-31 01:04:35+00:00,1
6810,177334035,https://github.com/SamanKhamesian/Special-Purpose-Processor.git,2019-03-23 19:56:04+00:00,This project is an implementation of a special-purpose processor that can calculate greatest common multiple (GCM) and least common factor (LCM) for two inputs based on input operation code (Opcode),SamanKhamesian/Special-Purpose-Processor,Verilog,Special-Purpose-Processor,99,3,2021-05-07 20:22:23+00:00,2
6811,178531439,https://github.com/twweeb/NTHU-LogicDesign.git,2019-03-30 08:19:28+00:00,Logic Design Lab,twweeb/NTHU-LogicDesign,Verilog,NTHU-LogicDesign,18190,3,2023-08-29 09:59:50+00:00,0
6812,178431134,https://github.com/4mbilal/FPGA_ImageSegmentation_Online_KMeans.git,2019-03-29 15:29:32+00:00,,4mbilal/FPGA_ImageSegmentation_Online_KMeans,Verilog,FPGA_ImageSegmentation_Online_KMeans,6092,3,2020-09-11 01:53:28+00:00,1
6813,175078575,https://github.com/matthew9655/csc258.git,2019-03-11 20:26:25+00:00,"2 Snake on Verilog. Displayed on a VGA device with a keyboard controller. There are 2 foods, 1 red and 1 green. Eating a red food will end the game while eating a green one will increase the number of red foods. Survive as long as possible.",matthew9655/csc258,Verilog,csc258,53192,3,2024-07-16 14:08:53+00:00,0
6814,177432404,https://github.com/yeyuezhishui/Lab_Verilog.git,2019-03-24 15:22:34+00:00,Verilog labs in HUST,yeyuezhishui/Lab_Verilog,Verilog,Lab_Verilog,7989,2,2023-03-21 08:34:32+00:00,0
6815,172514940,https://github.com/WonderfulUnknown/MyCPU.git,2019-02-25 13:51:40+00:00,use verilog to write a CPU on vivado,WonderfulUnknown/MyCPU,Verilog,MyCPU,372,2,2022-10-31 09:33:08+00:00,0
6816,176746247,https://github.com/Willendless/DonkeyRISC.git,2019-03-20 14:00:42+00:00,,Willendless/DonkeyRISC,Verilog,DonkeyRISC,61707,2,2022-02-07 08:21:42+00:00,1
6817,176906665,https://github.com/hedhyw/simple-4bit-cpu.git,2019-03-21 08:56:41+00:00,Vivado project with example of simple 4bit CPU,hedhyw/simple-4bit-cpu,Verilog,simple-4bit-cpu,687,2,2019-08-17 04:32:36+00:00,0
6818,173822181,https://github.com/aabuyazid/Parking-Meter-EE460M-Lab4.git,2019-03-04 21:12:23+00:00,,aabuyazid/Parking-Meter-EE460M-Lab4,Verilog,Parking-Meter-EE460M-Lab4,60,2,2024-01-13 21:21:13+00:00,1
6819,178304323,https://github.com/TT-392/ICE40-fpga-vga-conways-game-of-life..git,2019-03-29 00:43:10+00:00,Game of life created to run on a vga monitor on the ICEStick fpga dev board.,TT-392/ICE40-fpga-vga-conways-game-of-life.,Verilog,ICE40-fpga-vga-conways-game-of-life.,52,2,2024-10-15 14:14:47+00:00,1
6820,175580913,https://github.com/varaste/Logical-Circuits-And-Digital-Design.git,2019-03-14 08:35:49+00:00,Logical Circuits And Digital Design Course CEIT@AUT,varaste/Logical-Circuits-And-Digital-Design,Verilog,Logical-Circuits-And-Digital-Design,3179,2,2022-09-20 02:59:24+00:00,0
6821,174176999,https://github.com/Hrayo712/de0_nano_msp430.git,2019-03-06 16:06:25+00:00,de0_nano board openMSP430,Hrayo712/de0_nano_msp430,Verilog,de0_nano_msp430,512754,2,2021-11-01 02:20:11+00:00,0
6822,173849701,https://github.com/lidongyang1986/GitHub.git,2019-03-05 01:26:03+00:00,FPGA interview,lidongyang1986/GitHub,Verilog,GitHub,7051,2,2024-02-15 00:30:42+00:00,0
6823,177478768,https://github.com/MiSTer-devel/Arcade-Berzerk_MiSTer.git,2019-03-24 22:48:24+00:00,Berzerk Arcade Game,MiSTer-devel/Arcade-Berzerk_MiSTer,Verilog,Arcade-Berzerk_MiSTer,9413,2,2024-07-15 12:35:27+00:00,7
6824,175063152,https://github.com/Maubil/security_stack.git,2019-03-11 18:44:15+00:00,Set of security modules interfaced on the AXI4 bus,Maubil/security_stack,Verilog,security_stack,5020,2,2022-04-16 21:37:02+00:00,3
6825,177010135,https://github.com/aabuyazid/Snake-EE460N-Lab5.git,2019-03-21 19:21:03+00:00,,aabuyazid/Snake-EE460N-Lab5,Verilog,Snake-EE460N-Lab5,49,2,2024-01-13 21:21:13+00:00,0
6826,172912857,https://github.com/mriosrivas/basys3_labs.git,2019-02-27 12:37:34+00:00,,mriosrivas/basys3_labs,Verilog,basys3_labs,20,2,2022-03-24 23:01:35+00:00,0
6827,176415376,https://github.com/SunflowerAries/MIPS.git,2019-03-19 03:24:29+00:00,MIPS CPU for ICS II,SunflowerAries/MIPS,Verilog,MIPS,21463,2,2019-11-30 04:32:06+00:00,0
6828,176198509,https://github.com/kaii789/simptel-O9.git,2019-03-18 03:32:53+00:00,Single-cycle CPU running a custom MIPS-like ISA.,kaii789/simptel-O9,Verilog,simptel-O9,14130,2,2023-09-15 17:37:22+00:00,1
6829,175598403,https://github.com/bitcraze/lighthouse-bootloader.git,2019-03-14 10:20:36+00:00,,bitcraze/lighthouse-bootloader,Verilog,lighthouse-bootloader,38,2,2024-09-03 06:04:59+00:00,3
6830,171930001,https://github.com/Detegr/ulx3s-projects.git,2019-02-21 19:14:46+00:00,My projects for ULX3S FPGA,Detegr/ulx3s-projects,Verilog,ulx3s-projects,38,2,2019-11-13 08:08:18+00:00,0
6831,173374597,https://github.com/samdejong86/Cyclone_V_Ethernet.git,2019-03-01 22:09:34+00:00,Ethernet on a Cyclone V Dev kit,samdejong86/Cyclone_V_Ethernet,Verilog,Cyclone_V_Ethernet,14568,2,2022-06-03 19:24:39+00:00,0
6832,177540191,https://github.com/Apingis/fpga-md5crypt.git,2019-03-25 07:57:28+00:00,Based on magnumripper/JohnTheRipper/src/ztex/fpga-md5crypt. Optimization effort,Apingis/fpga-md5crypt,Verilog,fpga-md5crypt,1684,2,2019-05-22 01:25:06+00:00,1
6833,177311967,https://github.com/ChenkaiMao97/FPGA_Recurrent-Ising-Sampler.git,2019-03-23 16:21:01+00:00,,ChenkaiMao97/FPGA_Recurrent-Ising-Sampler,Verilog,FPGA_Recurrent-Ising-Sampler,5943,2,2023-11-29 22:37:03+00:00,2
6834,175880709,https://github.com/loayezzat/UART_verilog.git,2019-03-15 19:37:43+00:00,,loayezzat/UART_verilog,Verilog,UART_verilog,14,2,2020-02-08 13:27:35+00:00,0
6835,175546079,https://github.com/eaanais/IEE2753-2019-eaanais.git,2019-03-14 04:06:35+00:00,,eaanais/IEE2753-2019-eaanais,Verilog,IEE2753-2019-eaanais,11462,2,2022-10-20 15:43:32+00:00,0
6836,172054326,https://github.com/scarv/xdivinsa.git,2019-02-22 11:23:59+00:00,XDIVINSA: eXtended DIVersifying INStruction Agent to mitigate power side-channel leakage,scarv/xdivinsa,Verilog,xdivinsa,3675,2,2022-01-29 03:44:06+00:00,2
6837,177238042,https://github.com/buttercutter/multiply.git,2019-03-23 03:11:20+00:00,A formally verified integer multiply softcore,buttercutter/multiply,Verilog,multiply,6,2,2022-03-08 18:10:30+00:00,0
6838,178296699,https://github.com/savannadenega/fsm-asynchronous-and-synchronous-communication.git,2019-03-28 23:20:38+00:00,"Desenvolvimento de uma aplicação sobre sobre Máquina de Estados Finita, desenvolvida nos dois modelos de comunicação: Síncrona e Assíncrona, para a disciplina de Arquitetura de Computadores II Unisinos-2019.",savannadenega/fsm-asynchronous-and-synchronous-communication,Verilog,fsm-asynchronous-and-synchronous-communication,10,2,2022-08-27 17:52:53+00:00,1
6839,175513584,https://github.com/SanjamS/B58-Tron-Game.git,2019-03-13 23:20:14+00:00,Tron With Friends,SanjamS/B58-Tron-Game,Verilog,B58-Tron-Game,18805,2,2020-11-19 08:34:22+00:00,2
6840,174040890,https://github.com/loayezzat/SBqm-CHIPIONS-mini-project.git,2019-03-06 00:18:56+00:00,,loayezzat/SBqm-CHIPIONS-mini-project,Verilog,SBqm-CHIPIONS-mini-project,498,2,2020-02-08 13:27:37+00:00,0
6841,177205811,https://github.com/cse140l-sp19/lab1-starter.git,2019-03-22 20:35:36+00:00,,cse140l-sp19/lab1-starter,Verilog,lab1-starter,3,2,2019-04-06 00:42:19+00:00,0
6842,175907441,https://github.com/HareshNasit/Air-Hockey.git,2019-03-16 00:20:10+00:00,,HareshNasit/Air-Hockey,Verilog,Air-Hockey,48501,2,2019-05-09 21:29:56+00:00,0
6843,175563837,https://github.com/rohan-av/FPGA-Voice-Scope-Design-Project.git,2019-03-14 06:43:47+00:00,Creating a visualizer for audio input using Verilog and an FPGA,rohan-av/FPGA-Voice-Scope-Design-Project,Verilog,FPGA-Voice-Scope-Design-Project,167348,2,2024-10-20 09:26:44+00:00,0
6844,172577168,https://github.com/aabuyazid/Fitbit-EE460M-Lab3.git,2019-02-25 20:12:54+00:00,An FPGA implementation of a subset of Fitbit features,aabuyazid/Fitbit-EE460M-Lab3,Verilog,Fitbit-EE460M-Lab3,38,2,2024-01-13 21:21:15+00:00,1
6845,177449006,https://github.com/kamiyaowl/arty-chisel-brainfxxk.git,2019-03-24 17:50:12+00:00,BrainFxxk Processor on Arty A7,kamiyaowl/arty-chisel-brainfxxk,Verilog,arty-chisel-brainfxxk,80162,2,2024-05-21 16:24:48+00:00,0
6846,176319190,https://github.com/weirangu/tetris.git,2019-03-18 15:48:21+00:00,A tetris clone written in Verilog for the Cyclone V FPGA.,weirangu/tetris,Verilog,tetris,137,1,2023-01-28 18:25:14+00:00,0
6847,173050949,https://github.com/sri205/apb_spi.git,2019-02-28 06:03:54+00:00,,sri205/apb_spi,Verilog,apb_spi,7,1,2019-09-26 08:52:14+00:00,1
6848,175357854,https://github.com/eldougo/verilog_uart_ctl.git,2019-03-13 06:12:58+00:00,FPGA serial communications controller,eldougo/verilog_uart_ctl,Verilog,verilog_uart_ctl,48,1,2021-05-24 06:57:34+00:00,0
6849,177862526,https://github.com/UN0wen/Dance-Dance-Revolution.git,2019-03-26 20:19:23+00:00,"DDR prototype on a Spartan 6, Nexys 3 FPGA.",UN0wen/Dance-Dance-Revolution,Verilog,Dance-Dance-Revolution,19051,1,2022-08-26 22:50:40+00:00,0
6850,178142595,https://github.com/BoHauHuang/Digital-Circuit-Design.git,2019-03-28 06:43:19+00:00,coding with Verilog,BoHauHuang/Digital-Circuit-Design,Verilog,Digital-Circuit-Design,8115,1,2019-09-18 14:08:30+00:00,1
6851,177498509,https://github.com/jaejunha/Computer-Architecture-Class.git,2019-03-25 02:15:27+00:00,:notebook:This repository for Computer Architecture class,jaejunha/Computer-Architecture-Class,Verilog,Computer-Architecture-Class,17,1,2020-12-19 20:05:05+00:00,0
6852,176561983,https://github.com/aniruddhkb/verilog-exercises.git,2019-03-19 17:08:45+00:00,A collection of relevant .v files and .pdfs for the Verilog course,aniruddhkb/verilog-exercises,Verilog,verilog-exercises,11345,1,2023-02-25 16:34:52+00:00,2
6853,173673212,https://github.com/omkarkac/Synopsys-VCS-Verilog.git,2019-03-04 04:23:31+00:00,Includes all the projects undertaken during my Masters Course at Sac State. In the course Hierarchical Design Methodology.,omkarkac/Synopsys-VCS-Verilog,Verilog,Synopsys-VCS-Verilog,548,1,2023-03-20 11:25:29+00:00,0
6854,177600019,https://github.com/kisssko/arm_vhdl.git,2019-03-25 14:13:36+00:00,Portable FPGA project based on the ARM DesignStart bundle with ARM Cortex-M3 processor,kisssko/arm_vhdl,Verilog,arm_vhdl,892,1,2024-06-26 18:24:22+00:00,9
6855,172475599,https://github.com/diwu1990/approximate_computing.git,2019-02-25 09:30:52+00:00,approximate design for both units and systems,diwu1990/approximate_computing,Verilog,approximate_computing,16260,1,2020-09-03 20:24:56+00:00,3
6856,174667353,https://github.com/AliHaddad/7-Segment-Hex-Decoder.git,2019-03-09 08:20:25+00:00,7 Segment Hex Decoder written with Verilog,AliHaddad/7-Segment-Hex-Decoder,Verilog,7-Segment-Hex-Decoder,1,1,2022-05-23 03:52:03+00:00,0
6857,174673303,https://github.com/adityamwagh/mips-processor.git,2019-03-09 09:22:08+00:00,Design of a MIPS processor in Verilog HDL,adityamwagh/mips-processor,Verilog,mips-processor,205,1,2019-03-23 10:30:57+00:00,0
6858,176235091,https://github.com/naomizhangyy/BCRC-DSGroup.git,2019-03-18 08:18:02+00:00,,naomizhangyy/BCRC-DSGroup,Verilog,BCRC-DSGroup,131281,1,2020-06-30 02:23:21+00:00,4
6859,176024229,https://github.com/solomspd/Digital-design-1-ALU-project.git,2019-03-16 21:00:00+00:00,,solomspd/Digital-design-1-ALU-project,Verilog,Digital-design-1-ALU-project,1087,1,2022-09-13 18:05:03+00:00,0
6860,172888369,https://github.com/hnull/CALab.git,2019-02-27 09:50:10+00:00,,hnull/CALab,Verilog,CALab,1336,1,2019-10-23 11:00:55+00:00,0
6861,178562401,https://github.com/Hongqin-Li/MIPS.git,2019-03-30 13:32:05+00:00,MIPS implementation in Verilog,Hongqin-Li/MIPS,Verilog,MIPS,69374,1,2024-05-02 10:12:13+00:00,1
6862,174858024,https://github.com/pimts/ledcounter.git,2019-03-10 17:37:19+00:00,A Verilog design that counts from 0 to 15 and displays the current count in binary format using 4 LEDs.,pimts/ledcounter,Verilog,ledcounter,1,1,2023-01-20 22:13:21+00:00,0
6863,173722041,https://github.com/lelu0/oiak_projekt_2019.git,2019-03-04 10:16:45+00:00,,lelu0/oiak_projekt_2019,Verilog,oiak_projekt_2019,446,1,2019-11-21 21:03:09+00:00,0
6864,174282231,https://github.com/L1ttleFlyyy/NetFPGA-FIFO.git,2019-03-07 06:05:34+00:00,,L1ttleFlyyy/NetFPGA-FIFO,Verilog,NetFPGA-FIFO,2241,1,2019-03-11 20:31:25+00:00,0
6865,174190158,https://github.com/ColtonBeery/UART_TX.git,2019-03-06 17:29:49+00:00,Basys 3 UART Tx for COMPE470L class,ColtonBeery/UART_TX,Verilog,UART_TX,7576,1,2021-12-20 20:10:30+00:00,0
6866,178467489,https://github.com/sanidhyanarayansingh/uart-verilog-implementation.git,2019-03-29 19:52:08+00:00,Simple verilog UART.  A simple UART for use in an FPGA as a debug engine.,sanidhyanarayansingh/uart-verilog-implementation,Verilog,uart-verilog-implementation,91,1,2023-05-24 06:42:56+00:00,0
6867,174927909,https://github.com/NadaIhabAhmed/PPI-8255A.git,2019-03-11 04:52:36+00:00,Implementation for Intel 8255 (or i8255) Programmable peripheral interface (PPI) using verilog hardware description language,NadaIhabAhmed/PPI-8255A,Verilog,PPI-8255A,673,1,2024-01-30 02:53:55+00:00,0
6868,177820295,https://github.com/MarceloFCandido/mult-processor.git,2019-03-26 15:46:18+00:00,Project of a Verilog implementation of a multicycle processor for the discipline of Computer Architeture and Design II,MarceloFCandido/mult-processor,Verilog,mult-processor,19393,1,2019-06-22 09:34:10+00:00,0
6869,177510359,https://github.com/JustinMaeder/16-bit-RISC-Processor.git,2019-03-25 03:49:43+00:00,Computer Logic Design II,JustinMaeder/16-bit-RISC-Processor,Verilog,16-bit-RISC-Processor,250,1,2024-04-27 23:18:50+00:00,0
6870,174196510,https://github.com/AliHaddad/Arithmetic-Logic-Unit.git,2019-03-06 18:14:45+00:00,Code for an arithmetic logic unit created using Verilog,AliHaddad/Arithmetic-Logic-Unit,Verilog,Arithmetic-Logic-Unit,2,1,2022-05-23 03:52:02+00:00,0
6871,172409710,https://github.com/momohtj/nvdla-hw.git,2019-02-25 00:53:19+00:00,,momohtj/nvdla-hw,Verilog,nvdla-hw,18921,1,2020-11-12 06:16:17+00:00,0
6872,173708024,https://github.com/yufansong/MIPS-CPU.git,2019-03-04 08:50:37+00:00,"The is the final project of the Course -- ""Computer Architecture""",yufansong/MIPS-CPU,Verilog,MIPS-CPU,671,1,2024-07-23 03:30:19+00:00,0
6873,174433959,https://github.com/benjaminsantos/SoC-UART-with-TSI.git,2019-03-07 23:04:29+00:00,"Using verilog, we built a UART SoC into a Nexys4DDR board to communicate with a Serial Terminal.",benjaminsantos/SoC-UART-with-TSI,Verilog,SoC-UART-with-TSI,12134,1,2022-05-02 12:00:45+00:00,0
6874,173845907,https://github.com/sinclairdong/CSCB58_Project.git,2019-03-05 00:52:33+00:00,,sinclairdong/CSCB58_Project,Verilog,CSCB58_Project,130,1,2019-04-03 19:35:25+00:00,0
6875,174220754,https://github.com/ColtonBeery/UART_RX.git,2019-03-06 21:03:19+00:00,Basys 3 RX for COMPE470 L,ColtonBeery/UART_RX,Verilog,UART_RX,5618,1,2021-12-20 20:10:47+00:00,0
6876,175953755,https://github.com/p76061425/MIPS-CPU.git,2019-03-16 09:47:07+00:00,,p76061425/MIPS-CPU,Verilog,MIPS-CPU,10,1,2023-03-19 04:17:11+00:00,0
6877,177387234,https://github.com/yhmtmt/aws1_hdl.git,2019-03-24 08:12:09+00:00,HDL source for aws1,yhmtmt/aws1_hdl,Verilog,aws1_hdl,14,1,2019-12-18 08:32:40+00:00,0
6878,172729227,https://github.com/akshayd2998/DINO-GAME.git,2019-02-26 14:38:20+00:00,,akshayd2998/DINO-GAME,Verilog,DINO-GAME,28,1,2019-05-29 13:31:05+00:00,0
6879,176606610,https://github.com/flylower/FPGA_Sigma_Delta_Music_Box.git,2019-03-19 22:13:07+00:00,,flylower/FPGA_Sigma_Delta_Music_Box,Verilog,FPGA_Sigma_Delta_Music_Box,671,1,2020-01-14 03:17:06+00:00,2
6880,175112628,https://github.com/DaPraxis/NOT_NOT_GAME-.v-.git,2019-03-12 01:36:07+00:00,CSC258 verilog project,DaPraxis/NOT_NOT_GAME-.v-,Verilog,NOT_NOT_GAME-.v-,291,1,2019-04-08 01:54:22+00:00,0
6881,176530596,https://github.com/pankajpatro703/hdlang-ex.git,2019-03-19 14:32:33+00:00,Hardware Description Language(HDL) based codes using Verilog & VHDL for reference.,pankajpatro703/hdlang-ex,Verilog,hdlang-ex,23,1,2023-02-27 02:24:38+00:00,0
6882,177859586,https://github.com/Heapycob/Tetris_FPGA.git,2019-03-26 19:58:15+00:00,Implement Tetris using verilog for DE1_SOC,Heapycob/Tetris_FPGA,Verilog,Tetris_FPGA,13735,1,2021-04-16 22:18:51+00:00,0
6883,177442635,https://github.com/yasastharinda9511/Fpga_uart.git,2019-03-24 16:50:04+00:00,,yasastharinda9511/Fpga_uart,Verilog,Fpga_uart,7,1,2020-11-24 17:32:56+00:00,0
6884,177769488,https://github.com/arkarthi/Generic_FP_Multiplier.git,2019-03-26 10:53:38+00:00,Generic Floating Point Multiplier ,arkarthi/Generic_FP_Multiplier,Verilog,Generic_FP_Multiplier,26,1,2023-01-04 15:46:12+00:00,0
6885,173419080,https://github.com/secworks/ca_prng.git,2019-03-02 07:46:56+00:00,Cellular Automata based PRNG,secworks/ca_prng,Verilog,ca_prng,23,1,2022-01-29 23:18:50+00:00,1
6886,176020545,https://github.com/alexlimofficial/memory-to-memory-transfer.git,2019-03-16 20:18:49+00:00,Verilog implementation of a memory-to-memory data transfer.,alexlimofficial/memory-to-memory-transfer,Verilog,memory-to-memory-transfer,170,1,2022-09-30 07:58:40+00:00,0
6887,177381008,https://github.com/ucsd-cse-140l-ltsaur/Lab2.git,2019-03-24 06:55:13+00:00,Assignment #2,ucsd-cse-140l-ltsaur/Lab2,Verilog,Lab2,34,1,2023-11-13 07:00:10+00:00,0
6888,175068433,https://github.com/YousifAlfuraiji/Snakes-And-Ladders.git,2019-03-11 19:17:41+00:00,Fully functional snake and ladders game that can be ran on the DE1-SoC FPGA board. The board keys control the board state which is displayed on a connected VGA monitor.,YousifAlfuraiji/Snakes-And-Ladders,Verilog,Snakes-And-Ladders,20783,1,2023-12-28 14:56:36+00:00,0
6889,176616210,https://github.com/MiSTer-devel/Arcade-Sprint2_MiSTer.git,2019-03-19 23:47:12+00:00,"FPGA implementation of Sprint 2 arcade game, released by Kee Games in 1976",MiSTer-devel/Arcade-Sprint2_MiSTer,Verilog,Arcade-Sprint2_MiSTer,6851,1,2024-05-27 14:06:32+00:00,6
6890,176775565,https://github.com/sslp23/ihs.git,2019-03-20 16:36:35+00:00,repository for ihs subject,sslp23/ihs,Verilog,ihs,26318,1,2019-06-26 20:54:04+00:00,3
6891,172880706,https://github.com/yyysjz1997/Multi-function-digital-clock.git,2019-02-27 09:03:27+00:00,多功能数字钟Quartus,yyysjz1997/Multi-function-digital-clock,Verilog,Multi-function-digital-clock,332,1,2023-04-17 10:29:42+00:00,2
6892,174596265,https://github.com/habibagamal/Verilog-Digital-Alarm-Clock.git,2019-03-08 19:24:58+00:00,A Verilog implementation of a digital clock with a stopwatch and alarm. ,habibagamal/Verilog-Digital-Alarm-Clock,Verilog,Verilog-Digital-Alarm-Clock,183,1,2022-06-12 16:14:02+00:00,0
6893,176374284,https://github.com/iforgetmyname/Hangman.git,2019-03-18 21:43:19+00:00,Group Project on CSC258,iforgetmyname/Hangman,Verilog,Hangman,99,1,2020-01-18 03:52:48+00:00,1
6894,178027422,https://github.com/yasastharinda9511/image_down_sampler_project.git,2019-03-27 15:51:46+00:00,,yasastharinda9511/image_down_sampler_project,Verilog,image_down_sampler_project,106,1,2020-12-04 16:43:09+00:00,3
6895,176936656,https://github.com/BITCynthia/SOPC-Tetris-VGA.git,2019-03-21 12:06:19+00:00,FPGA-Altera,BITCynthia/SOPC-Tetris-VGA,Verilog,SOPC-Tetris-VGA,3284,1,2021-12-17 11:53:14+00:00,0
6896,173841496,https://github.com/AliHaddad/Multiplexers.git,2019-03-05 00:04:29+00:00,Different Multiplexer code written with Verilog,AliHaddad/Multiplexers,Verilog,Multiplexers,3,1,2022-05-23 03:52:03+00:00,0
6897,172963518,https://github.com/Solarguy/CSS09243.C-F-H.git,2019-02-27 17:56:58+00:00,Source for the CSS09243 LEGv8 microprocessor.,Solarguy/CSS09243.C-F-H,Verilog,CSS09243.C-F-H,42,1,2019-05-09 18:29:09+00:00,0
6898,171994514,https://github.com/Cyllow/CPU.git,2019-02-22 04:29:21+00:00,大三上学期计算机组成原理实验课设计的单周期CPU,Cyllow/CPU,Verilog,CPU,2871,1,2022-03-22 01:02:53+00:00,0
6899,177007448,https://github.com/NielXu/cscb58-final.git,2019-03-21 19:01:07+00:00,Final Project of CSCB58,NielXu/cscb58-final,Verilog,cscb58-final,31,1,2020-01-07 16:11:33+00:00,0
6900,176721578,https://github.com/LargeSpark/DE1_SoC_SCOPE.git,2019-03-20 11:46:14+00:00,,LargeSpark/DE1_SoC_SCOPE,Verilog,DE1_SoC_SCOPE,570029,1,2023-01-28 17:26:57+00:00,0
6901,175070965,https://github.com/chipcraft-ic/ccproc-gpl.git,2019-03-11 19:33:34+00:00,ChipCraft RISC-V microcontroller IP library - GPL version,chipcraft-ic/ccproc-gpl,Verilog,ccproc-gpl,1659,1,2019-03-25 15:49:32+00:00,1
6902,175687744,https://github.com/fernandez-oria-sieber/ArquitecturaDeComputadoras.git,2019-03-14 19:38:26+00:00, Computer Architecture is a subject of the last year of Computer Engineering / FCEFyN - UNC,fernandez-oria-sieber/ArquitecturaDeComputadoras,Verilog,ArquitecturaDeComputadoras,16670,1,2019-03-16 21:03:29+00:00,0
6903,177981335,https://github.com/Verdvana/PLD_Experiment.git,2019-03-27 11:36:33+00:00,可编程逻辑器件实验源代码,Verdvana/PLD_Experiment,Verilog,PLD_Experiment,7,1,2023-08-03 15:32:26+00:00,2
6904,178618461,https://github.com/anontruck/mips_pipeline.git,2019-03-30 22:38:29+00:00,Simple mips datapath project for a university course on computer architecture.,anontruck/mips_pipeline,Verilog,mips_pipeline,103,1,2019-04-15 05:54:20+00:00,0
6905,177619399,https://github.com/QureL/Verilogs.git,2019-03-25 16:00:13+00:00,Verilog学习用,QureL/Verilogs,Verilog,Verilogs,27425,1,2019-08-31 16:00:01+00:00,0
6906,175408979,https://github.com/NDR0216/EE-2230.git,2019-03-13 11:39:38+00:00,Logic Design Laboratory,NDR0216/EE-2230,Verilog,EE-2230,12982,1,2021-10-01 22:23:46+00:00,1
6907,174665913,https://github.com/AliHaddad/Digital-Monophonic-Synthesizer.git,2019-03-09 08:06:33+00:00,This a project that I am currently working on.,AliHaddad/Digital-Monophonic-Synthesizer,Verilog,Digital-Monophonic-Synthesizer,62,1,2022-05-23 03:52:05+00:00,0
6908,172746602,https://github.com/Akatsukis/HUST-Computer-Architecture-Design.git,2019-02-26 16:18:57+00:00,,Akatsukis/HUST-Computer-Architecture-Design,Verilog,HUST-Computer-Architecture-Design,270,1,2019-06-05 11:38:54+00:00,0
6909,174289285,https://github.com/miladHakimi/MIPS_CA_LAB.git,2019-03-07 06:56:55+00:00,,miladHakimi/MIPS_CA_LAB,Verilog,MIPS_CA_LAB,45,1,2021-05-15 22:39:34+00:00,0
6910,177301331,https://github.com/simmubhangu/Video-Compression-fpga.git,2019-03-23 14:50:25+00:00,Project(EE 705),simmubhangu/Video-Compression-fpga,Verilog,Video-Compression-fpga,49264,1,2022-07-08 09:33:20+00:00,1
6911,174314882,https://github.com/rkarn/AWS-F1-Instance.git,2019-03-07 09:36:45+00:00,,rkarn/AWS-F1-Instance,Verilog,AWS-F1-Instance,1189,1,2024-07-16 18:06:20+00:00,0
6912,175316557,https://github.com/yoonsikp/csc258-verilog-sokoban.git,2019-03-13 00:23:53+00:00,Sokoban / Crate Pushing Problem on FPGA,yoonsikp/csc258-verilog-sokoban,Verilog,csc258-verilog-sokoban,60031,1,2024-08-31 11:34:53+00:00,0
6913,172412435,https://github.com/s311354/Verilog_Mode.git,2019-02-25 01:20:19+00:00,practice Emacs verilog mode,s311354/Verilog_Mode,Verilog,Verilog_Mode,2,1,2024-04-22 01:59:41+00:00,0
6914,177187182,https://github.com/mhco0/Lista-Ihs.git,2019-03-22 18:00:17+00:00,Lista de ihs,mhco0/Lista-Ihs,Verilog,Lista-Ihs,47478,1,2019-06-27 03:45:54+00:00,0
6915,175894808,https://github.com/mera-desh-mahan/sram.git,2019-03-15 21:41:53+00:00,Sram implementation example ,mera-desh-mahan/sram,Verilog,sram,6,1,2023-07-19 21:16:18+00:00,0
6916,175064652,https://github.com/groggero95/DLX.git,2019-03-11 18:53:41+00:00,,groggero95/DLX,Verilog,DLX,38334,1,2019-05-06 07:26:00+00:00,0
6917,175067598,https://github.com/miistein/MP2.git,2019-03-11 19:12:15+00:00,,miistein/MP2,Verilog,MP2,314,1,2022-06-23 20:25:33+00:00,0
6918,176812415,https://github.com/williamlammy/Crossbar.git,2019-03-20 20:32:22+00:00,Crossbar realization (perform connection between  2 masters and 2 slaves),williamlammy/Crossbar,Verilog,Crossbar,209,1,2024-04-19 13:23:34+00:00,0
6919,176910235,https://github.com/jmpdevelopment/DigitalLaboratoryAssignment2.git,2019-03-21 09:15:59+00:00,,jmpdevelopment/DigitalLaboratoryAssignment2,Verilog,DigitalLaboratoryAssignment2,1216,1,2020-03-08 19:18:17+00:00,0
6920,172975899,https://github.com/TheRobotCarlson/EE480-HW3.git,2019-02-27 19:24:28+00:00,,TheRobotCarlson/EE480-HW3,Verilog,EE480-HW3,547,1,2024-09-05 20:40:48+00:00,0
6921,177293074,https://github.com/antonio-raian/TEC499-2019.1.git,2019-03-23 13:35:36+00:00,Repositório para a disciplid de Sistemas Digitais,antonio-raian/TEC499-2019.1,Verilog,TEC499-2019.1,128472,1,2019-11-25 12:45:38+00:00,0
6922,178132199,https://github.com/miladHakimi/VLSI_CA2.git,2019-03-28 05:26:07+00:00,,miladHakimi/VLSI_CA2,Verilog,VLSI_CA2,32,1,2021-05-15 22:41:10+00:00,0
6923,178347650,https://github.com/darwinbeing/iRocket.git,2019-03-29 06:40:31+00:00,,darwinbeing/iRocket,Verilog,iRocket,99,1,2022-04-19 22:47:10+00:00,0
6924,176590455,https://github.com/LargeSpark/DE1_SoC_Pong.git,2019-03-19 20:09:34+00:00,A pong game for the DE1-SOC board,LargeSpark/DE1_SoC_Pong,Verilog,DE1_SoC_Pong,54255,1,2024-05-28 07:17:22+00:00,1
6925,171909263,https://github.com/mmicko/ulx3s-examples.git,2019-02-21 16:47:41+00:00,,mmicko/ulx3s-examples,Verilog,ulx3s-examples,0,1,2022-03-17 23:34:54+00:00,1
6926,176866901,https://github.com/eric-lindau/SpaceInvaders.git,2019-03-21 03:59:20+00:00,A Verilog recreation of the classic Space Invaders arcade game on Cyclone V FPGA Boards with VGA output,eric-lindau/SpaceInvaders,Verilog,SpaceInvaders,20132,1,2021-08-25 02:48:02+00:00,0
6927,174041315,https://github.com/TEAM-PROCESSOR/Arquitectura-de-Computadores.git,2019-03-06 00:23:55+00:00,Design ARM LEGv8 Architecture,TEAM-PROCESSOR/Arquitectura-de-Computadores,Verilog,Arquitectura-de-Computadores,945,1,2019-03-06 20:53:30+00:00,2
6928,173516264,https://github.com/kr239/tf328.git,2019-03-03 01:03:50+00:00,The TF328 CD32 Ram + IDE Board,kr239/tf328,Verilog,tf328,991,1,2023-06-30 15:11:29+00:00,8
6929,177736435,https://github.com/FlyGinger/MIPSfpga-on-SWORD.git,2019-03-26 07:30:39+00:00,Transplant MIPSfpga onto SWORD board,FlyGinger/MIPSfpga-on-SWORD,Verilog,MIPSfpga-on-SWORD,2291,1,2020-08-26 16:55:04+00:00,1
6930,177809458,https://github.com/RickyTino/Hypo_SoC.git,2019-03-26 14:49:57+00:00,Hypothetic SoC on NSCSCC Board (Based on Loongson SoC_up),RickyTino/Hypo_SoC,Verilog,Hypo_SoC,66406,1,2024-05-02 10:10:37+00:00,0
6931,182438188,https://github.com/ChFrenkel/ODIN.git,2019-04-20 17:57:39+00:00,ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.,ChFrenkel/ODIN,Verilog,ODIN,205,160,2024-10-25 20:04:39+00:00,48
6932,184356332,https://github.com/nishthaparashar/Floating-Point-ALU-in-Verilog.git,2019-05-01 01:52:16+00:00,32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.,nishthaparashar/Floating-Point-ALU-in-Verilog,Verilog,Floating-Point-ALU-in-Verilog,3347,68,2024-10-21 12:51:15+00:00,27
6933,179019736,https://github.com/Lyncien/RISC-V-32I.git,2019-04-02 07:10:48+00:00,体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器,Lyncien/RISC-V-32I,Verilog,RISC-V-32I,63802,63,2024-10-21 12:59:43+00:00,24
6934,179790027,https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition.git,2019-04-06 04:52:18+00:00,杭电计算机学院-《计算机组成原理》上机实验代码工程文件,hjs557523/Computer-Experiment-on-the-principle-of-computer-composition,Verilog,Computer-Experiment-on-the-principle-of-computer-composition,13186,42,2024-10-25 11:33:52+00:00,9
6935,182026356,https://github.com/crypt-xie/XCryptCore.git,2019-04-18 06:07:27+00:00,"Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)",crypt-xie/XCryptCore,Verilog,XCryptCore,2136,35,2024-09-06 02:19:04+00:00,14
6936,182995708,https://github.com/ultraembedded/core_spiflash.git,2019-04-23 10:56:06+00:00,SPI-Flash XIP Interface (Verilog),ultraembedded/core_spiflash,Verilog,core_spiflash,24,35,2024-09-26 08:47:02+00:00,12
6937,182242825,https://github.com/NingHeChuan/Digital_Front_End_Verilog.git,2019-04-19 09:50:45+00:00,,NingHeChuan/Digital_Front_End_Verilog,Verilog,Digital_Front_End_Verilog,4606,24,2024-05-11 02:50:08+00:00,6
6938,180032111,https://github.com/CodeNameGrapefruit/SoC_CNN.git,2019-04-07 22:36:59+00:00,Convolutional Neural Network Implemented in Verilog for System on Chip ,CodeNameGrapefruit/SoC_CNN,Verilog,SoC_CNN,35,22,2024-09-20 08:35:53+00:00,3
6939,183254752,https://github.com/OldRepoPreservation/mpeg2fpga.git,2019-04-24 15:16:42+00:00,"An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.",OldRepoPreservation/mpeg2fpga,Verilog,mpeg2fpga,3025,22,2024-10-06 14:30:43+00:00,9
6940,182489107,https://github.com/Silverster98/bitmips2019.git,2019-04-21 04:23:25+00:00,,Silverster98/bitmips2019,Verilog,bitmips2019,5258,18,2024-06-26 04:35:39+00:00,4
6941,180282590,https://github.com/mjkkirschner/simpleGPUCore.git,2019-04-09 04:07:29+00:00,verilog/FPGA hardware description for very simple GPU,mjkkirschner/simpleGPUCore,Verilog,simpleGPUCore,1485,17,2024-10-09 18:27:15+00:00,0
6942,185287750,https://github.com/sprout-uci/vrased.git,2019-05-06 23:49:17+00:00,,sprout-uci/vrased,Verilog,vrased,22419,17,2024-06-06 01:19:21+00:00,3
6943,182579770,https://github.com/loghall/axi_cache.git,2019-04-21 20:33:55+00:00,verification of simple axi-based cache ,loghall/axi_cache,Verilog,axi_cache,91,17,2024-09-28 04:36:41+00:00,1
6944,180088350,https://github.com/fanbinqi/CNN-Based-FPGA.git,2019-04-08 06:55:23+00:00,CNN implementation based FPGA,fanbinqi/CNN-Based-FPGA,Verilog,CNN-Based-FPGA,6,16,2023-10-30 17:02:39+00:00,1
6945,183118050,https://github.com/theseus-cores/theseus-cores.git,2019-04-24 00:49:23+00:00,Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores),theseus-cores/theseus-cores,Verilog,theseus-cores,44605,16,2024-09-28 08:53:47+00:00,5
6946,183018749,https://github.com/emard/oberon.git,2019-04-23 13:15:25+00:00,,emard/oberon,Verilog,oberon,240,16,2024-08-02 19:08:28+00:00,3
6947,185088867,https://github.com/ecelab-org/Split-Chip_authentication.git,2019-05-05 22:25:30+00:00,An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.,ecelab-org/Split-Chip_authentication,Verilog,Split-Chip_authentication,53,15,2024-09-15 03:41:57+00:00,2
6948,182362084,https://github.com/maxs-well/USB_Ctrl.git,2019-04-20 04:59:12+00:00,USB2.0 Verilog,maxs-well/USB_Ctrl,Verilog,USB_Ctrl,21,15,2024-05-21 13:37:37+00:00,3
6949,180139539,https://github.com/kaito0422/Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-.git,2019-04-08 12:00:02+00:00,给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行,kaito0422/Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-,Verilog,Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-,832,14,2024-10-14 05:35:09+00:00,4
6950,182791900,https://github.com/verimake-team/SparkRoad-FPGA.git,2019-04-22 13:21:46+00:00,,verimake-team/SparkRoad-FPGA,Verilog,SparkRoad-FPGA,23241,14,2024-06-29 11:46:03+00:00,6
6951,184371514,https://github.com/trialley/loongson_MIPS_demo.git,2019-05-01 05:06:28+00:00,龙芯官方给出的MIPS源码与我个人优化文件结构之后的源码,trialley/loongson_MIPS_demo,Verilog,loongson_MIPS_demo,53369,13,2023-12-03 05:09:57+00:00,2
6952,179316880,https://github.com/zhouzaixin/arm_soc.git,2019-04-03 15:19:36+00:00,,zhouzaixin/arm_soc,Verilog,arm_soc,15007,13,2024-08-15 03:42:24+00:00,11
6953,184936624,https://github.com/joey1115/Alpha64_R10000_Superscalar_Processor.git,2019-05-04 19:32:29+00:00,Alpha64 R10000 Two-Way Superscalar Processor,joey1115/Alpha64_R10000_Superscalar_Processor,Verilog,Alpha64_R10000_Superscalar_Processor,2152,11,2024-06-18 01:57:55+00:00,5
6954,179884651,https://github.com/webfpga/verilog.git,2019-04-06 20:43:58+00:00,Verilog Examples and WebFPGA Standard Library,webfpga/verilog,Verilog,verilog,427,11,2023-10-23 13:12:47+00:00,2
6955,180921496,https://github.com/GeekAlexis/superscalar-mips.git,2019-04-12 03:14:54+00:00,"A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines ",GeekAlexis/superscalar-mips,Verilog,superscalar-mips,49387,9,2024-10-21 06:03:02+00:00,3
6956,183460228,https://github.com/Anand270294/AES-encryption-VSLI.git,2019-04-25 15:19:47+00:00,EE4415 Project : AES Verilog,Anand270294/AES-encryption-VSLI,Verilog,AES-encryption-VSLI,16,9,2024-09-02 14:43:22+00:00,3
6957,181511023,https://github.com/jotego/jt8255.git,2019-04-15 15:04:20+00:00,Programmable peripheral interface compatible with uPD8225,jotego/jt8255,Verilog,jt8255,820,9,2024-10-27 21:52:13+00:00,1
6958,184508899,https://github.com/adamwalker/starty.git,2019-05-02 02:15:28+00:00,Arty FPGA board starter project,adamwalker/starty,Verilog,starty,23,9,2024-02-11 08:03:41+00:00,0
6959,184108896,https://github.com/bondhugula/fw_fpga.git,2019-04-29 16:48:59+00:00,An FPGA accelerator for all-pairs shortest-paths (using the Floyd-Warshall algorithm) - a systolic array based parallel design,bondhugula/fw_fpga,Verilog,fw_fpga,36,9,2024-02-29 01:50:43+00:00,1
6960,179775326,https://github.com/RPISEC/website.git,2019-04-06 01:19:21+00:00,,RPISEC/website,Verilog,website,30333,9,2024-09-06 14:17:51+00:00,5
6961,180790981,https://github.com/jinexplorer/CPU.git,2019-04-11 12:50:03+00:00,本科二年级计算机组成原理实验流水线CPU,jinexplorer/CPU,Verilog,CPU,239,8,2023-07-23 12:34:57+00:00,2
6962,185049323,https://github.com/f-of-e/f-of-e-tools.git,2019-05-05 15:30:14+00:00,Repository for the tools for the Foundations of Embedded Systems online course (https://f-of-e.org).,f-of-e/f-of-e-tools,Verilog,f-of-e-tools,13139,8,2024-02-13 00:46:12+00:00,39
6963,178610858,https://github.com/imaoca/dl166.git,2019-03-30 21:00:15+00:00,4 BIT Original CPU,imaoca/dl166,Verilog,dl166,2173,8,2023-12-20 14:48:19+00:00,0
6964,183443028,https://github.com/gyurco/gstmcu.git,2019-04-25 13:45:06+00:00,Simulation model of the Atari STE GSTMCU,gyurco/gstmcu,Verilog,gstmcu,169,8,2024-01-05 13:30:47+00:00,1
6965,179177303,https://github.com/tymcgrew/RISC-V.git,2019-04-03 00:03:06+00:00,An implementation of the RISC-V 32I ISA on an Altera FPGA in Verilog with a cache and process-switching OS,tymcgrew/RISC-V,Verilog,RISC-V,185729,7,2024-03-18 08:52:50+00:00,1
6966,179451217,https://github.com/s-bear/verilog-basics.git,2019-04-04 08:05:25+00:00,Basic Verilog modules,s-bear/verilog-basics,Verilog,verilog-basics,169,7,2024-08-28 09:21:03+00:00,1
6967,178872582,https://github.com/wancong3/BUAA_Computer_Organization.git,2019-04-01 13:45:26+00:00,北航计算机组成实验,wancong3/BUAA_Computer_Organization,Verilog,BUAA_Computer_Organization,657,7,2024-10-28 20:55:39+00:00,3
6968,180827980,https://github.com/colinshane/LIF_Neuromorphic.git,2019-04-11 16:02:40+00:00,some of our simulation codes for : A Low-Cost High-Speed Neuromorphic Hardware Based on Spiking Neural Network,colinshane/LIF_Neuromorphic,Verilog,LIF_Neuromorphic,10,7,2024-09-18 02:27:37+00:00,4
6969,179965087,https://github.com/alexandrado/camera_system.git,2019-04-07 12:44:59+00:00,,alexandrado/camera_system,Verilog,camera_system,60,7,2022-07-17 20:36:41+00:00,2
6970,181027054,https://github.com/sammy17/simba-core.git,2019-04-12 14:43:31+00:00,,sammy17/simba-core,Verilog,simba-core,101702,7,2023-03-18 12:44:20+00:00,1
6971,180413071,https://github.com/mattco98/LEGv8-Processor.git,2019-04-09 17:00:23+00:00,A Verilog implementation of a LEGv8 Processor,mattco98/LEGv8-Processor,Verilog,LEGv8-Processor,4452,6,2022-04-13 06:57:38+00:00,2
6972,180968290,https://github.com/NegarMirgati/KoggeStone-BrentKung.git,2019-04-12 08:46:50+00:00,Gate level implementation of Kogge-Stone and Brent-Kung adders,NegarMirgati/KoggeStone-BrentKung,Verilog,KoggeStone-BrentKung,424,6,2023-10-25 06:37:05+00:00,3
6973,182532355,https://github.com/BENAGP/SLAM-FPGA.git,2019-04-21 12:48:43+00:00,,BENAGP/SLAM-FPGA,Verilog,SLAM-FPGA,2127,6,2023-07-19 14:18:06+00:00,1
6974,184921205,https://github.com/shyoshyo/openriscv.git,2019-05-04 16:49:57+00:00,,shyoshyo/openriscv,Verilog,openriscv,3484,6,2024-02-07 08:24:10+00:00,4
6975,181306418,https://github.com/William6Sun/Zynq_PS_PL_interface.git,2019-04-14 12:35:27+00:00,the communication between PL and PS in a Xilinx Zynq Board.,William6Sun/Zynq_PS_PL_interface,Verilog,Zynq_PS_PL_interface,15,5,2022-04-07 09:44:39+00:00,1
6976,182319584,https://github.com/dormando/tinyfpga-raycaster.git,2019-04-19 20:06:58+00:00,Wolf3D style raycasting engine for Arduino + TinyFPGA BX,dormando/tinyfpga-raycaster,Verilog,tinyfpga-raycaster,279,5,2024-04-18 15:19:19+00:00,1
6977,181113628,https://github.com/mxllc/CPU54_EhternetTransmit.git,2019-04-13 03:02:45+00:00,CPU54上实现基于以太网口的文本显示器,mxllc/CPU54_EhternetTransmit,Verilog,CPU54_EhternetTransmit,34184,5,2023-03-10 12:03:06+00:00,0
6978,180910440,https://github.com/jpcarvao/FPGA_speech_vocoder.git,2019-04-12 01:57:17+00:00,A real-time speech vocoder on an FPGA. Our design shows a highly parallel design built on the foundations of digital signal processing and CPU design.,jpcarvao/FPGA_speech_vocoder,Verilog,FPGA_speech_vocoder,21184,5,2024-08-24 18:09:59+00:00,1
6979,184447252,https://github.com/damithkawshan/Cache-Design-VERILOG.git,2019-05-01 16:36:19+00:00,design of a memory sub system with cache memory,damithkawshan/Cache-Design-VERILOG,Verilog,Cache-Design-VERILOG,2442,5,2024-09-21 15:18:05+00:00,5
6980,182246043,https://github.com/QzLancer/EDADesign.git,2019-04-19 10:13:10+00:00,HIT电子设计自动化，通过FPGA生成三相互补SPWM程序，驱动三相步进电机,QzLancer/EDADesign,Verilog,EDADesign,9538,5,2023-10-20 07:19:16+00:00,5
6981,181888724,https://github.com/mxllc/CPU_StaticPipeline_ThreeLevelCache.git,2019-04-17 12:39:23+00:00,基于静态流水线的三级存储CPU,mxllc/CPU_StaticPipeline_ThreeLevelCache,Verilog,CPU_StaticPipeline_ThreeLevelCache,26484,5,2022-07-31 11:30:41+00:00,3
6982,181105196,https://github.com/Starrynightzyq/ARM_hardware.git,2019-04-13 01:23:08+00:00,The hardware work of China College IC Competition ARM Cup.,Starrynightzyq/ARM_hardware,Verilog,ARM_hardware,341299,5,2024-04-12 02:20:39+00:00,6
6983,184717673,https://github.com/myriadrf/Lime-GPSDO_GW.git,2019-05-03 07:48:24+00:00,Lime-GPSDO MAX10 Gateware,myriadrf/Lime-GPSDO_GW,Verilog,Lime-GPSDO_GW,5106,5,2023-11-19 08:42:20+00:00,5
6984,184450205,https://github.com/ZipCPU/zipstormmx.git,2019-05-01 16:59:30+00:00,"ZipSTORM-MX, an iCE40 ZipCPU demonstration project",ZipCPU/zipstormmx,Verilog,zipstormmx,750,5,2022-04-09 15:58:51+00:00,2
6985,182805324,https://github.com/XuetongZhou/SVM-on-FPGA.git,2019-04-22 14:31:29+00:00,This is an SVM designed on FPGA. The project is written in Verilog HDL.,XuetongZhou/SVM-on-FPGA,Verilog,SVM-on-FPGA,95,5,2024-08-05 10:41:47+00:00,1
6986,181807589,https://github.com/saqibkh/OR1200_Formal_Verification.git,2019-04-17 03:06:02+00:00,,saqibkh/OR1200_Formal_Verification,Verilog,OR1200_Formal_Verification,11178,4,2024-05-28 02:52:49+00:00,0
6987,179125481,https://github.com/Tawfeeq04/High-Frequency-PWM.git,2019-04-02 17:21:36+00:00,Implementing High Frequency and Low Latency Pulse Width Modulation using Intel's MAX 10 FPGA for softcore testing with upto 5 nanoseconds of clock resolution,Tawfeeq04/High-Frequency-PWM,Verilog,High-Frequency-PWM,130,4,2023-10-21 02:14:07+00:00,0
6988,183345139,https://github.com/hbrc-fpga-class/peripherals.git,2019-04-25 02:56:10+00:00,FPGA and Linux source files for the peripherals that interface with sensors and actuators,hbrc-fpga-class/peripherals,Verilog,peripherals,1779,4,2023-10-20 23:01:55+00:00,5
6989,180999967,https://github.com/Verdvana/LCD_Driver.git,2019-04-12 12:05:11+00:00,800*480分辨率LCD屏幕驱动,Verdvana/LCD_Driver,Verilog,LCD_Driver,1,4,2024-01-15 07:20:15+00:00,1
6990,179947554,https://github.com/DoctorWkt/SimpleCPU.git,2019-04-07 10:06:04+00:00,,DoctorWkt/SimpleCPU,Verilog,SimpleCPU,24,4,2024-02-04 07:45:02+00:00,1
6991,180795519,https://github.com/hou602630036/SMS4.git,2019-04-11 13:14:16+00:00,,hou602630036/SMS4,Verilog,SMS4,8,4,2022-01-25 02:32:14+00:00,1
6992,180184887,https://github.com/mdanilow/ddctracking.git,2019-04-08 16:02:12+00:00,,mdanilow/ddctracking,Verilog,ddctracking,4985,4,2024-09-13 07:51:50+00:00,4
6993,179808889,https://github.com/hjs557523/Computer-experiments-on-EDA.git,2019-04-06 08:40:41+00:00,杭电电院-EDA上机仿真实验,hjs557523/Computer-experiments-on-EDA,Verilog,Computer-experiments-on-EDA,28156,4,2024-05-26 05:19:38+00:00,0
6994,180639299,https://github.com/SC2019-MD/SC2019_MD.git,2019-04-10 18:19:33+00:00,MD code for SC2019 artifact description ,SC2019-MD/SC2019_MD,Verilog,SC2019_MD,27696,4,2024-10-21 06:37:00+00:00,2
6995,180862366,https://github.com/Eiji-Kb/friendsRISC-V.git,2019-04-11 19:19:41+00:00,Friends RISC-V,Eiji-Kb/friendsRISC-V,Verilog,friendsRISC-V,264,4,2021-05-20 12:26:02+00:00,0
6996,183131088,https://github.com/ColtonBeery/Basys3_VGA_Testbench.git,2019-04-24 02:24:35+00:00,Exploring VGA with the Basys 3 FPGA,ColtonBeery/Basys3_VGA_Testbench,Verilog,Basys3_VGA_Testbench,140,4,2023-11-28 19:45:05+00:00,0
6997,183580645,https://github.com/kappa3-rv32i/hw2019.git,2019-04-26 07:32:35+00:00,Resources for HW-jikken 2019,kappa3-rv32i/hw2019,Verilog,hw2019,21093,4,2024-06-03 04:00:24+00:00,7
6998,179246595,https://github.com/Tawfeeq04/Floating-Point-Converter-in-FPGA.git,2019-04-03 08:35:42+00:00,"Low Latency 8 bit binary to 32 bit floating point converter with conversion frequency of up to 150 MHz, using Intel's FPGA, module designed in Verilog",Tawfeeq04/Floating-Point-Converter-in-FPGA,Verilog,Floating-Point-Converter-in-FPGA,3,3,2022-02-28 20:46:21+00:00,0
6999,178871754,https://github.com/Treaa/Digit-Serial-multiplier-based-on-systolic-array.git,2019-04-01 13:40:54+00:00,Verilog implementation of digit-serial multiplier based on systolic array on GF(2^163) domain.,Treaa/Digit-Serial-multiplier-based-on-systolic-array,Verilog,Digit-Serial-multiplier-based-on-systolic-array,27,3,2022-04-17 21:41:53+00:00,2
7000,184764409,https://github.com/akifuslu/RGB-Memory-Testbench.git,2019-05-03 13:57:16+00:00,Testbench for the homework 4 of Ceng232 (2019'),akifuslu/RGB-Memory-Testbench,Verilog,RGB-Memory-Testbench,10,3,2022-02-16 13:19:29+00:00,2
7001,181866938,https://github.com/JinwooWang/Inverse-Discrete-Cosine-Transform.git,2019-04-17 10:14:03+00:00,Implementation of Inverse Discrete cos Transform with verilog.,JinwooWang/Inverse-Discrete-Cosine-Transform,Verilog,Inverse-Discrete-Cosine-Transform,60,3,2022-05-30 04:29:02+00:00,0
7002,182253197,https://github.com/NEEMSYS/X2401020-faq.git,2019-04-19 11:16:32+00:00,,NEEMSYS/X2401020-faq,Verilog,X2401020-faq,8,3,2021-01-22 14:10:04+00:00,2
7003,180640075,https://github.com/ColtonBeery/Basys3_Camera_Driver.git,2019-04-10 18:24:18+00:00,Basys 3 driver for a Raspberry Pi NoIR 2.1 camera - COMPE470L class project,ColtonBeery/Basys3_Camera_Driver,Verilog,Basys3_Camera_Driver,14,3,2023-01-28 18:32:21+00:00,0
7004,185079446,https://github.com/nimamg/UT-DLD-Tangent-Calculator.git,2019-05-05 20:33:05+00:00,A tangent calculator written in Verilog; Datapath designed by Quartus II and controller was coded in verilog.,nimamg/UT-DLD-Tangent-Calculator,Verilog,UT-DLD-Tangent-Calculator,1352,3,2024-08-21 09:21:28+00:00,0
7005,184946878,https://github.com/sean-brandenburg/Verilog-Processor-RISC-V.git,2019-05-04 21:40:46+00:00,Verilog RISC-V single cycle CPU ,sean-brandenburg/Verilog-Processor-RISC-V,Verilog,Verilog-Processor-RISC-V,12,3,2024-08-05 02:42:09+00:00,1
7006,181093729,https://github.com/AngelSol/HuffmanEncodingVerilog.git,2019-04-12 22:53:53+00:00,Huffman encoding algorithm done in verilog,AngelSol/HuffmanEncodingVerilog,Verilog,HuffmanEncodingVerilog,137,3,2024-09-26 02:00:11+00:00,0
7007,180193695,https://github.com/lyc0930/COD.git,2019-04-08 16:53:09+00:00,Verilog code of Computer Organization and Design in spring semester of sophomore (USTC 2019 spring),lyc0930/COD,Verilog,COD,103925,3,2023-04-20 15:45:38+00:00,1
7008,184163590,https://github.com/FiveGuysProj/Image-processing-and-VGA.git,2019-04-30 00:30:19+00:00,Image processing implemented on an FPGA to output on a VGA display,FiveGuysProj/Image-processing-and-VGA,Verilog,Image-processing-and-VGA,22058,3,2024-07-02 19:20:58+00:00,0
7009,179828595,https://github.com/arpanvyas/snnhardware.git,2019-04-06 12:07:55+00:00,Multi Layer hardware implementation of Spiking Neural Network,arpanvyas/snnhardware,Verilog,snnhardware,814,3,2024-08-12 06:55:46+00:00,1
7010,180011830,https://github.com/ece532-2019-g7/G7_Suspicious-Package-Detection-and-Alert.git,2019-04-07 19:16:21+00:00,Suspicious Package Detection and Alert System for Public Spaces,ece532-2019-g7/G7_Suspicious-Package-Detection-and-Alert,Verilog,G7_Suspicious-Package-Detection-and-Alert,3609,3,2024-03-06 01:02:16+00:00,1
7011,181774932,https://github.com/hotwolf/NiNA.git,2019-04-16 22:10:16+00:00,"""NiNA Integrates the N1 Architecture""",hotwolf/NiNA,Verilog,NiNA,5649,3,2023-02-27 15:33:51+00:00,0
7012,178505248,https://github.com/buttercutter/afifo.git,2019-03-30 03:13:22+00:00,A formally verified asynchronous fifo with clock gating feature,buttercutter/afifo,Verilog,afifo,180,3,2024-08-12 07:32:57+00:00,0
7013,178601407,https://github.com/janilaunonen/iCEblink40-examples.git,2019-03-30 19:18:12+00:00,Simple example programs for the Lattice iCEblink40-HX1K Evaluation Kit in Verilog for fun and learning.,janilaunonen/iCEblink40-examples,Verilog,iCEblink40-examples,24,3,2024-08-16 09:18:27+00:00,0
7014,179616190,https://github.com/Jaina-96/Reconfigurable-cache.git,2019-04-05 03:57:04+00:00,Designing and Implementation of Reconfigurable cache on FPGA,Jaina-96/Reconfigurable-cache,Verilog,Reconfigurable-cache,22,3,2022-12-17 11:05:48+00:00,1
7015,179611932,https://github.com/clkwrkunvrs/ELEC-5200-Computer-Architecture-CPU-Design.git,2019-04-05 03:09:21+00:00,This is a repository containing the Verilog CPU Design files for the working processor I designed in Elec 5200. using the Verilog Hardware Description Language,clkwrkunvrs/ELEC-5200-Computer-Architecture-CPU-Design,Verilog,ELEC-5200-Computer-Architecture-CPU-Design,1558,3,2021-03-08 08:58:28+00:00,0
7016,181082280,https://github.com/zhelnio/ddstart.git,2019-04-12 20:55:44+00:00,Digital Design Introduction Labs,zhelnio/ddstart,Verilog,ddstart,13,3,2021-05-16 22:20:28+00:00,1
7017,183383566,https://github.com/zyldgd/Graduation_Project.git,2019-04-25 07:46:49+00:00,毕业设计,zyldgd/Graduation_Project,Verilog,Graduation_Project,298758,3,2023-03-13 14:30:51+00:00,1
7018,178637928,https://github.com/pimdegroot/Fomu-rgbblink.git,2019-03-31 03:28:22+00:00,RGB blink code for the Fomu hacker board,pimdegroot/Fomu-rgbblink,Verilog,Fomu-rgbblink,14,3,2021-03-07 22:10:22+00:00,0
7019,184281830,https://github.com/Dipperss/FPGA_2_SHT21.git,2019-04-30 14:54:50+00:00,用于FPGA使用IIC通信读取SHT21温湿度代码(verilog),Dipperss/FPGA_2_SHT21,Verilog,FPGA_2_SHT21,422,3,2019-11-15 01:50:02+00:00,2
7020,179647027,https://github.com/htlabnet/DRSSTC_SFP_Transceiver_For_v1.git,2019-04-05 08:38:32+00:00,HTLAB.NET DRSSTC SFP Transceiver Ver1.0,htlabnet/DRSSTC_SFP_Transceiver_For_v1,Verilog,DRSSTC_SFP_Transceiver_For_v1,1334,3,2024-09-22 01:03:23+00:00,0
7021,183519538,https://github.com/Saanlima/Pano_G2C.git,2019-04-25 22:40:57+00:00,,Saanlima/Pano_G2C,Verilog,Pano_G2C,19263,3,2021-07-12 14:12:21+00:00,0
7022,180740613,https://github.com/mxllc/Verilog-based-Bluetooth-player-for-musical-notes.git,2019-04-11 07:42:06+00:00,数字逻辑综合实验。使用verilog语言，运用蓝牙模块、蜂鸣器实现通过蓝牙传输的方式播放音符。,mxllc/Verilog-based-Bluetooth-player-for-musical-notes,Verilog,Verilog-based-Bluetooth-player-for-musical-notes,590,3,2023-12-17 12:29:30+00:00,0
7023,184597375,https://github.com/Floral/Study.git,2019-05-02 14:38:55+00:00,立志自学计算机专业课并做笔记(也会有一些其他与计算机相关的东西(*^__^*) 嘻嘻……)，本仓库用于记录和分享，内容多从书中总结、摘录，欢迎指正和讨论,Floral/Study,Verilog,Study,112572,3,2023-06-05 08:02:43+00:00,0
7024,185032237,https://github.com/axel223/8-bit-cpu-in-verilog.git,2019-05-05 13:03:54+00:00,"this is my first repository, it is endsem project of coa ",axel223/8-bit-cpu-in-verilog,Verilog,8-bit-cpu-in-verilog,9,3,2024-08-27 03:48:52+00:00,0
7025,178531439,https://github.com/twweeb/NTHU-LogicDesign.git,2019-03-30 08:19:28+00:00,Logic Design Lab,twweeb/NTHU-LogicDesign,Verilog,NTHU-LogicDesign,18190,3,2023-08-29 09:59:50+00:00,0
7026,179414071,https://github.com/JaeHyunLee94/Verilog_Design.git,2019-04-04 03:23:45+00:00,This repos is for studying Verilog HDL,JaeHyunLee94/Verilog_Design,Verilog,Verilog_Design,121,3,2023-09-07 11:33:54+00:00,0
7027,183296664,https://github.com/milanvidakovic/FPGAComputer32.git,2019-04-24 19:48:00+00:00,,milanvidakovic/FPGAComputer32,Verilog,FPGAComputer32,9949,2,2023-09-08 17:53:04+00:00,0
7028,184648807,https://github.com/DavidKopalaCU/Verilog-ReactionTimer.git,2019-05-02 20:41:55+00:00,A Reaction Timer for the DE10 Lite FPGA Written in Verilog HDL,DavidKopalaCU/Verilog-ReactionTimer,Verilog,Verilog-ReactionTimer,5720,2,2023-02-28 18:11:09+00:00,1
7029,184847821,https://github.com/Provencih/5-Stage_Pipeline_CPU.git,2019-05-04 03:29:25+00:00,A pipeline CPU supporting 12 basic MIPS instructions.,Provencih/5-Stage_Pipeline_CPU,Verilog,5-Stage_Pipeline_CPU,15,2,2024-03-16 19:12:45+00:00,0
7030,183221243,https://github.com/KorotkiyEugene/digital_micro_labs.git,2019-04-24 12:09:02+00:00,,KorotkiyEugene/digital_micro_labs,Verilog,digital_micro_labs,8563,2,2021-05-16 22:34:32+00:00,0
7031,183839796,https://github.com/ChandulaNethmal/Processor-Design-and-Implementation-on-a-FPGA.git,2019-04-28 01:42:05+00:00,"Overview The objective of this project is to design object specified microprocessor and a Central Processing Unit in order to downscale an image. As steps of above task, we have to simulate it using the Verilog hardware description language, and finally to implement it in hardware using programmable logic device such as FPGA (Field Programmable Gate Array).  This document describes all the steps we followed in the microprocessor and CPU design, the test codes used to verify it, and the physical hardware implementation.",ChandulaNethmal/Processor-Design-and-Implementation-on-a-FPGA,Verilog,Processor-Design-and-Implementation-on-a-FPGA,29,2,2022-07-26 16:00:16+00:00,1
7032,180269048,https://github.com/honorpeter/FPGA.DNN.Accelerator.git,2019-04-09 02:28:34+00:00,,honorpeter/FPGA.DNN.Accelerator,Verilog,FPGA.DNN.Accelerator,4,2,2021-03-05 08:28:33+00:00,1
7033,181754667,https://github.com/upscale-project/sqed-generator.git,2019-04-16 19:35:15+00:00,Python-based workflow to generate QED modules from ISA/architecture specifications,upscale-project/sqed-generator,Verilog,sqed-generator,5395,2,2024-03-14 03:59:52+00:00,3
7034,181561364,https://github.com/JoshGelua/Asteroid-Blaster.git,2019-04-15 20:32:54+00:00,A Game Project in Verilog with the DE1-SOC FPGA chip.,JoshGelua/Asteroid-Blaster,Verilog,Asteroid-Blaster,66,2,2024-04-23 09:22:28+00:00,0
7035,182030264,https://github.com/yuxguo/USTC_CS_COD_Labs.git,2019-04-18 06:35:25+00:00,COD labs 2019 Spring,yuxguo/USTC_CS_COD_Labs,Verilog,USTC_CS_COD_Labs,248001,2,2022-04-08 12:41:48+00:00,1
7036,179743268,https://github.com/aabuyazid/TrainedANN-EE460M-Lab6.git,2019-04-05 19:33:38+00:00,,aabuyazid/TrainedANN-EE460M-Lab6,Verilog,TrainedANN-EE460M-Lab6,8411,2,2024-01-13 21:21:14+00:00,0
7037,178828990,https://github.com/roo16kie/ICC2018_Verilog-Huffman-Code-.git,2019-04-01 09:23:59+00:00,ICC 2018年 cell-based design組 ,roo16kie/ICC2018_Verilog-Huffman-Code-,Verilog,ICC2018_Verilog-Huffman-Code-,527,2,2024-02-25 11:07:56+00:00,1
7038,182911145,https://github.com/Jestice08/UVM_Based_Verif_of_XGMACCORE.git,2019-04-23 02:38:16+00:00,UVM-Baesd Verification for 10G Media Access Contriol Core,Jestice08/UVM_Based_Verif_of_XGMACCORE,Verilog,UVM_Based_Verif_of_XGMACCORE,19996,2,2024-09-23 10:58:05+00:00,0
7039,184376654,https://github.com/Howeng98/FloatingPointAdder.git,2019-05-01 06:14:45+00:00,floating point adder,Howeng98/FloatingPointAdder,Verilog,FloatingPointAdder,2620,2,2023-10-13 16:06:16+00:00,2
7040,180087380,https://github.com/misakisaysyes/MipsCpuFpga.git,2019-04-08 06:48:58+00:00,能运行54条MIPS指令的CPU，使用ModelSim验证，并在Xilinx Nexys 4 Artix-7开发板上试运行,misakisaysyes/MipsCpuFpga,Verilog,MipsCpuFpga,132,2,2021-09-05 14:13:44+00:00,0
7041,179198883,https://github.com/leapoo/FIFO.git,2019-04-03 02:55:21+00:00,FIFO in Verilog,leapoo/FIFO,Verilog,FIFO,156,2,2022-10-19 18:00:09+00:00,3
7042,179855752,https://github.com/B0WEN-HU/64-point-FFT.git,2019-04-06 16:07:59+00:00,The 64-point FFT hardware DSP implemented by butterfly structure,B0WEN-HU/64-point-FFT,Verilog,64-point-FFT,21,2,2022-03-25 00:32:41+00:00,1
7043,181206345,https://github.com/TrevorStevenson/Processor.git,2019-04-13 17:31:53+00:00,"A 32-bit, 5 stage, pipelined processor with full bypassing and exception handling.",TrevorStevenson/Processor,Verilog,Processor,59,2,2022-10-12 14:45:55+00:00,0
7044,182803965,https://github.com/blacktion/OpenMIPS.git,2019-04-22 14:24:20+00:00,A simple-5stage openMIPS for curriculum design,blacktion/OpenMIPS,Verilog,OpenMIPS,50,2,2019-07-07 09:41:55+00:00,1
7045,178824886,https://github.com/roo16kie/ICC_2019.git,2019-04-01 09:01:09+00:00,ICC_2019,roo16kie/ICC_2019,Verilog,ICC_2019,1074,2,2019-09-30 03:32:02+00:00,0
7046,183672386,https://github.com/JuliaWPereira/asterixForth.git,2019-04-26 17:54:40+00:00,"Arquivos em HDL Verilog relativos à arquitetura AsterixForth desenvolvida para a Unidade Curricular de Laboratório de Arquitetura de Computadores, na Universidade Federal de São Paulo ",JuliaWPereira/asterixForth,Verilog,asterixForth,42106,2,2021-01-16 18:59:36+00:00,1
7047,184845238,https://github.com/halftop/code_of_Verilog_HDL99.git,2019-05-04 02:52:45+00:00,part of my code&testbench of Verilog HDL99 of @ic7x24,halftop/code_of_Verilog_HDL99,Verilog,code_of_Verilog_HDL99,41,2,2022-11-07 10:02:35+00:00,1
7048,183595632,https://github.com/yflyl613/USTC_COD_LAB_2019.git,2019-04-26 09:04:14+00:00,USTC COD LAB 2019,yflyl613/USTC_COD_LAB_2019,Verilog,USTC_COD_LAB_2019,623,2,2022-04-08 12:46:10+00:00,0
7049,185287421,https://github.com/ChandrikaPattnaik/Universal-Synchronous-Receiver-Transmitter-USRT-.git,2019-05-06 23:45:17+00:00,"USRT represents Universal Synchronous Reciever Transmitter where the Reciever and Transmitter run synchronously, that is with the same frequency without any delay. When the 8 bit data is loaded to the Transmitter the NINTO interrupt goes high indicating that the Transmitter is busy loading the data and transmitting it serially through the SO output. The data transmitted through SO gets into the Reciever through SI input serially. When the serial loading occures in the Reciever, the Reciever Interrupt NINTI goes high. Once the serial feeding of data is complete NINTI goes low. Similarly, once the Transmitter finishes sending all the data to the Reciever, NINTO goes low. To know the starting of a data bit the SO line goes from 1 to 0 (High to Low).",ChandrikaPattnaik/Universal-Synchronous-Receiver-Transmitter-USRT-,Verilog,Universal-Synchronous-Receiver-Transmitter-USRT-,82,2,2023-10-28 04:34:23+00:00,0
7050,179862438,https://github.com/TheSonders/EaterComp.git,2019-04-06 17:06:04+00:00,Ben Eater Breadboard 8 bit computer,TheSonders/EaterComp,Verilog,EaterComp,1081,2,2022-02-14 20:04:38+00:00,0
7051,178956564,https://github.com/aabuyazid/Final_Snake.git,2019-04-01 22:28:09+00:00,,aabuyazid/Final_Snake,Verilog,Final_Snake,19,2,2024-01-13 21:21:15+00:00,0
7052,180258054,https://github.com/agkrut/FPGA-Connect4-EE354-Final.git,2019-04-09 01:07:22+00:00,Connect4 for Nexys 3 FPGA,agkrut/FPGA-Connect4-EE354-Final,Verilog,FPGA-Connect4-EE354-Final,671,2,2022-08-26 22:51:13+00:00,0
7053,183666662,https://github.com/shayan-taheri/MTJ_TFET_Works.git,2019-04-26 17:09:04+00:00,(1) Security Protection for Magnetic Tunnel Junction: https://arxiv.org/pdf/1704.08513.pdf. (2) Security Analysis of Tunnel Field-Effect Transistor for Low Power Hardware: https://arxiv.org/ftp/arxiv/papers/1704/1704.07878.pdf.,shayan-taheri/MTJ_TFET_Works,Verilog,MTJ_TFET_Works,5204,2,2022-09-24 21:35:17+00:00,1
7054,182364845,https://github.com/sorkhemiri/binryCodeToSevenSegment.git,2019-04-20 05:35:13+00:00,a verilog program for FPGA that shows binry numbers on seven segment as their desimal value,sorkhemiri/binryCodeToSevenSegment,Verilog,binryCodeToSevenSegment,1,1,2019-05-21 20:00:37+00:00,0
7055,181694793,https://github.com/dustcat/IIR_m.git,2019-04-16 13:28:55+00:00,my iir filter in verilog hdl,dustcat/IIR_m,Verilog,IIR_m,53,1,2023-02-03 09:08:53+00:00,1
7056,181731543,https://github.com/cse140l-sp19/cse140l_lib.git,2019-04-16 16:58:32+00:00,library components for cse140l,cse140l-sp19/cse140l_lib,Verilog,cse140l_lib,52,1,2020-05-14 23:46:30+00:00,9
7057,183779709,https://github.com/alphan24/3-phase-SPWM-FPGA-.git,2019-04-27 13:58:34+00:00,,alphan24/3-phase-SPWM-FPGA-,Verilog,3-phase-SPWM-FPGA-,8,1,2023-09-22 00:19:43+00:00,0
7058,180579900,https://github.com/Lollipop/CPU.git,2019-04-10 12:44:52+00:00,使用verilog实现简单的流水cpu，使用暂停流水线消解冲突,Lollipop/CPU,Verilog,CPU,141,1,2023-03-14 01:27:35+00:00,0
7059,180678097,https://github.com/lts25/matrixMathEngine.git,2019-04-10 23:19:17+00:00,VHDL class project in verilog,lts25/matrixMathEngine,Verilog,matrixMathEngine,127,1,2022-05-18 07:20:56+00:00,1
7060,179424058,https://github.com/Treaa/Audio-controlled-video-game-based-on-FPGA.git,2019-04-04 04:53:43+00:00,This is a spaceship video game controlled by user's audio and implemented on Altera DE2-115 FPGA board.,Treaa/Audio-controlled-video-game-based-on-FPGA,Verilog,Audio-controlled-video-game-based-on-FPGA,137,1,2022-04-17 21:42:18+00:00,0
7061,181606158,https://github.com/irenezhang-utexas/verif_proj.git,2019-04-16 03:14:58+00:00,,irenezhang-utexas/verif_proj,Verilog,verif_proj,14561,1,2019-05-10 02:39:00+00:00,0
7062,181667445,https://github.com/vzaicev/rangefinder.git,2019-04-16 10:27:17+00:00,,vzaicev/rangefinder,Verilog,rangefinder,1,1,2024-08-07 03:37:34+00:00,0
7063,179305244,https://github.com/sultansidhu/VeriSynth.git,2019-04-03 14:17:07+00:00,"Synthesizer written in verilog, with ADSR modules for modulating sound, three types of sound waveforms, and control over the octave of the note produced. ",sultansidhu/VeriSynth,Verilog,VeriSynth,14078,1,2024-03-31 14:02:21+00:00,0
7064,179166805,https://github.com/TuuguuEDI/Verilog-projects.git,2019-04-02 22:14:53+00:00,Verilog codes and projects for Xilinx boards (BASYS 3),TuuguuEDI/Verilog-projects,Verilog,Verilog-projects,15,1,2023-02-23 09:55:28+00:00,0
7065,181921997,https://github.com/dslavineccsl/pci-core.git,2019-04-17 15:44:06+00:00,pci-core from OHWR,dslavineccsl/pci-core,Verilog,pci-core,2308,1,2023-05-17 04:52:24+00:00,0
7066,183271732,https://github.com/alecamaracm/AVR-in-FPGA-Emulator-Debugger.git,2019-04-24 16:59:06+00:00,"This project emulates an AVR architecture design in an Altera FPGA with most of the neccesary intructions to run any ""Arduino"" program. It also contains a UART bootloader, and fully featured debugger with step by step instructions, breakpoints and real-time register visualization.",alecamaracm/AVR-in-FPGA-Emulator-Debugger,Verilog,AVR-in-FPGA-Emulator-Debugger,53819,1,2020-11-12 08:08:35+00:00,0
7067,183184010,https://github.com/wangweivid/RSA-Montgomery-Algorithm-Hardware-implement.git,2019-04-24 08:27:08+00:00,just a test,wangweivid/RSA-Montgomery-Algorithm-Hardware-implement,Verilog,RSA-Montgomery-Algorithm-Hardware-implement,66,1,2022-01-14 05:18:03+00:00,2
7068,184907990,https://github.com/saqibkh/Fast_Multipliers.git,2019-05-04 14:51:47+00:00,Contains the RTL code and test benches for multipliers,saqibkh/Fast_Multipliers,Verilog,Fast_Multipliers,72183,1,2023-08-14 12:45:55+00:00,0
7069,185283244,https://github.com/jeanjonatas/tictactoe-fpga.git,2019-05-06 22:58:57+00:00,It's an sample example of Tic Tac Toe using FPGA ,jeanjonatas/tictactoe-fpga,Verilog,tictactoe-fpga,7393,1,2019-07-15 23:54:56+00:00,0
7070,180752848,https://github.com/neverjust/cpu.git,2019-04-11 08:53:27+00:00,流水线CPU verlilog实现,neverjust/cpu,Verilog,cpu,64,1,2021-01-08 04:26:34+00:00,0
7071,180423340,https://github.com/chenxl03/BC-MAC.git,2019-04-09 18:07:12+00:00,Bit-width Configurable MAC,chenxl03/BC-MAC,Verilog,BC-MAC,16036,1,2021-09-06 08:35:40+00:00,2
7072,181415525,https://github.com/z4yx/DE2iBasedDanmaku.git,2019-04-15 05:05:37+00:00,First generation of hardware Danmaku render device,z4yx/DE2iBasedDanmaku,Verilog,DE2iBasedDanmaku,10143,1,2023-01-28 10:21:28+00:00,0
7073,181252980,https://github.com/reisdev/INF450.git,2019-04-14 02:53:44+00:00,,reisdev/INF450,Verilog,INF450,721,1,2020-07-05 02:04:56+00:00,0
7074,179810054,https://github.com/vishalraj3112/LcdVerilog.git,2019-04-06 08:53:24+00:00,Code for interfacing 16*2 lcd with spartan 6 for displaying characters.,vishalraj3112/LcdVerilog,Verilog,LcdVerilog,1,1,2023-12-16 05:34:03+00:00,0
7075,180812920,https://github.com/colinshane/Hardware-Accelerated-SNN.git,2019-04-11 14:44:25+00:00,Architecture for Spiking Neural Network,colinshane/Hardware-Accelerated-SNN,Verilog,Hardware-Accelerated-SNN,2,1,2024-05-17 15:02:21+00:00,4
7076,178562401,https://github.com/Hongqin-Li/MIPS.git,2019-03-30 13:32:05+00:00,MIPS implementation in Verilog,Hongqin-Li/MIPS,Verilog,MIPS,69374,1,2024-05-02 10:12:13+00:00,1
7077,179584484,https://github.com/ynaffitgnay/CascadeBenches.git,2019-04-04 22:10:16+00:00,,ynaffitgnay/CascadeBenches,Verilog,CascadeBenches,7124,1,2020-05-26 19:02:44+00:00,0
7078,184830685,https://github.com/darisoy/Mux-Based-Multiplier.git,2019-05-03 23:12:41+00:00,Verilog test code for SSRL multiplexor based multiplier research project,darisoy/Mux-Based-Multiplier,Verilog,Mux-Based-Multiplier,193037,1,2020-04-29 17:33:21+00:00,0
7079,181940597,https://github.com/stephaniegarcia/ARQUI.git,2019-04-17 17:41:58+00:00,,stephaniegarcia/ARQUI,Verilog,ARQUI,611,1,2019-11-12 23:44:38+00:00,0
7080,181544444,https://github.com/ozan-san/formula1_tester.git,2019-04-15 18:31:45+00:00,Another testbench created for CENG232 - Logic Design class.,ozan-san/formula1_tester,Verilog,formula1_tester,8,1,2019-04-21 15:32:40+00:00,0
7081,184431263,https://github.com/xfong/StdCellTemplates.git,2019-05-01 14:47:33+00:00,A Template Standard Cell Library,xfong/StdCellTemplates,Verilog,StdCellTemplates,25,1,2022-02-07 03:35:44+00:00,1
7082,180330638,https://github.com/lihaokang/riscv_pulpino.git,2019-04-09 09:19:45+00:00,pulpino has been verification on the fpga,lihaokang/riscv_pulpino,Verilog,riscv_pulpino,23228,1,2024-04-24 10:17:07+00:00,2
7083,182813516,https://github.com/halftop/New-Verilog-Punch.git,2019-04-22 15:16:32+00:00,,halftop/New-Verilog-Punch,Verilog,New-Verilog-Punch,37,1,2020-11-21 14:57:02+00:00,1
7084,182095562,https://github.com/ghlkm/digital-logic.git,2019-04-18 13:45:11+00:00,,ghlkm/digital-logic,Verilog,digital-logic,170,1,2020-03-08 01:25:56+00:00,0
7085,184552566,https://github.com/donayam1/Tirur.git,2019-05-02 09:14:23+00:00,MMIO security extension module for SoC written in chisel3. The repository also has implementations of AES-CTR and AES-GCM. ,donayam1/Tirur,Verilog,Tirur,774,1,2022-05-29 19:53:21+00:00,0
7086,179844171,https://github.com/AngelTerrones/Mirfak.git,2019-04-06 14:34:16+00:00,A RISC-V RV32IM CPU,AngelTerrones/Mirfak,Verilog,Mirfak,289,1,2023-01-28 12:00:35+00:00,1
7087,178750103,https://github.com/XilaiZhang/HDL.git,2019-03-31 22:40:42+00:00,hardware description languages. Hangman game on Nexys 3,XilaiZhang/HDL,Verilog,HDL,10010,1,2023-02-06 03:50:01+00:00,0
7088,179810446,https://github.com/B0WEN-HU/Finite-field-systolic-array-multiplier.git,2019-04-06 08:57:28+00:00,Finite field systolic array multiplier implemented by systolic array,B0WEN-HU/Finite-field-systolic-array-multiplier,Verilog,Finite-field-systolic-array-multiplier,4145,1,2022-03-25 00:33:56+00:00,1
7089,183400208,https://github.com/nganinho/Basys3---hid_controller.git,2019-04-25 09:20:27+00:00,hid - device to host,nganinho/Basys3---hid_controller,Verilog,Basys3---hid_controller,6,1,2021-01-05 15:47:49+00:00,1
7090,185113374,https://github.com/nganinho/Basys3---sht10_fpga.git,2019-05-06 02:55:52+00:00,SHT10 communication with Basys3,nganinho/Basys3---sht10_fpga,Verilog,Basys3---sht10_fpga,51,1,2021-01-05 15:40:16+00:00,1
7091,182597949,https://github.com/AlmirNeeto99/Sistemas-Digitais-Problema1.git,2019-04-22 00:45:02+00:00,Este é o repositório para o produto do Primeiro Problema do MI - Sistemas Digitais.,AlmirNeeto99/Sistemas-Digitais-Problema1,Verilog,Sistemas-Digitais-Problema1,31060,1,2020-12-08 01:26:37+00:00,1
7092,184861395,https://github.com/brockboe/ECE385.git,2019-05-04 06:43:04+00:00,"ECE385 Code from UIUC, including a final project: space invaders on the DE2-115 FPGA development board",brockboe/ECE385,Verilog,ECE385,228770,1,2022-09-21 19:43:42+00:00,0
7093,180967262,https://github.com/JiangYiyang/Huawei-digital-watermark-embedding.git,2019-04-12 08:41:30+00:00,RTL code,JiangYiyang/Huawei-digital-watermark-embedding,Verilog,Huawei-digital-watermark-embedding,102,1,2019-04-12 09:29:23+00:00,0
7094,180723143,https://github.com/kartik-hegde/buffets.git,2019-04-11 05:50:17+00:00,Verilog implementation of Buffets.,kartik-hegde/buffets,Verilog,buffets,32,1,2019-11-04 12:10:53+00:00,0
7095,180683885,https://github.com/joaoeen/risc-V_xilinx.git,2019-04-11 00:25:56+00:00,Repositório para fazer o port do RISC V para o xilinx. Ainda não decidido se será Kintex ou virtex. ,joaoeen/risc-V_xilinx,Verilog,risc-V_xilinx,57883,1,2020-11-18 19:47:16+00:00,1
7096,183542226,https://github.com/EricSchonauer/RISC-V-Processor.git,2019-04-26 02:26:53+00:00,My implementation of a 32-bit RISC-V processor in Verilog,EricSchonauer/RISC-V-Processor,Verilog,RISC-V-Processor,36836,1,2023-03-02 17:55:17+00:00,0
7097,185240317,https://github.com/tanvir9476/32bitMIPS.git,2019-05-06 17:18:28+00:00,"Design from concept to layout including the testbench to verify the operation of simplified version of a Microprocessor without Interlocked Pipeline Stages (MIPS) processor and create the gate level structure followed by physical design that covers floorplanning, power mesh, clock tree synthesis, nanorouting, post-routing timing optimization and design rule check (DRC).",tanvir9476/32bitMIPS,Verilog,32bitMIPS,4,1,2021-12-15 17:21:04+00:00,0
7098,183476132,https://github.com/jemoralesuvg/simpleuProcessor.git,2019-04-25 16:59:01+00:00,La base de un microprocesador en Verilog.,jemoralesuvg/simpleuProcessor,Verilog,simpleuProcessor,56,1,2023-07-16 01:26:31+00:00,0
7099,181999347,https://github.com/wallace-f-rosa-old/INF450.git,2019-04-18 02:07:00+00:00,Atividades INF 450 - Organização de Computadores II,wallace-f-rosa-old/INF450,Verilog,INF450,143,1,2022-05-31 00:30:51+00:00,0
7100,182497916,https://github.com/ece-176-group-5/ECE176-RSA.git,2019-04-21 06:23:54+00:00,,ece-176-group-5/ECE176-RSA,Verilog,ECE176-RSA,627,1,2019-05-09 17:01:49+00:00,0
7101,184995945,https://github.com/porterpan/FPGA-C430.git,2019-05-05 07:32:48+00:00,"学习板子C430,小梅哥的开发板配套资料，很少，但很重要",porterpan/FPGA-C430,Verilog,FPGA-C430,134348,1,2019-07-19 14:51:40+00:00,0
7102,184846620,https://github.com/TejbeerBhullar/Catch-the-brick.git,2019-05-04 03:11:59+00:00,A verilog Game that consists of falling blocks of different colors and the player catches the blocks to get different points by moving a scrollbar across the screen horizontally.(Using the keyboard),TejbeerBhullar/Catch-the-brick,Verilog,Catch-the-brick,12,1,2019-05-20 19:21:04+00:00,0
7103,181312504,https://github.com/starwaredesign/ip_repo.git,2019-04-14 13:24:29+00:00,Repository for Xilinx Vivado IP cores,starwaredesign/ip_repo,Verilog,ip_repo,10,1,2023-05-07 17:57:16+00:00,2
7104,181665138,https://github.com/rambodrahmani/dalle_porte_and_or_not_al_sistema_calcolatore.git,2019-04-16 10:11:38+00:00,Dalle Porte AND OR NOT Al Sistema Calcolatore. Un viaggio nel mondo delle reti logiche in campagnia del linguaggio Verilog.,rambodrahmani/dalle_porte_and_or_not_al_sistema_calcolatore,Verilog,dalle_porte_and_or_not_al_sistema_calcolatore,37279,1,2023-08-11 11:45:56+00:00,2
7105,183172751,https://github.com/PraveenW/UART.git,2019-04-24 07:26:45+00:00,USART0 for the ATMega328. ,PraveenW/UART,Verilog,UART,49,1,2022-05-16 20:32:35+00:00,0
7106,179580715,https://github.com/duck2/conway.git,2019-04-04 21:35:50+00:00,,duck2/conway,Verilog,conway,10,1,2021-02-20 20:42:01+00:00,0
7107,184901277,https://github.com/CanKorkut/Implementation-of-Back-Propagation-Algorithm-in-Verilog.git,2019-05-04 13:53:41+00:00,,CanKorkut/Implementation-of-Back-Propagation-Algorithm-in-Verilog,Verilog,Implementation-of-Back-Propagation-Algorithm-in-Verilog,7,1,2023-12-13 18:04:31+00:00,1
7108,181028572,https://github.com/RohitBandaru/ECE5760Final.git,2019-04-12 14:51:58+00:00,,RohitBandaru/ECE5760Final,Verilog,ECE5760Final,12,1,2023-12-29 02:29:48+00:00,1
7109,185053702,https://github.com/eranas97/16-bit-basic-ALU.git,2019-05-05 16:08:12+00:00,,eranas97/16-bit-basic-ALU,Verilog,16-bit-basic-ALU,2,1,2020-02-22 17:05:30+00:00,0
7110,179858320,https://github.com/shreyanshukumar/Introduction-to-VLSI-Design-EEL316.git,2019-04-06 16:29:27+00:00,Verilog ,shreyanshukumar/Introduction-to-VLSI-Design-EEL316,Verilog,Introduction-to-VLSI-Design-EEL316,12,1,2019-04-06 16:59:40+00:00,0
7111,181543226,https://github.com/QingqingX/GhostSZ.git,2019-04-15 18:23:52+00:00,GhostSZ lossy compression for Xilinx platform,QingqingX/GhostSZ,Verilog,GhostSZ,294,1,2019-05-02 19:41:27+00:00,0
7112,181523754,https://github.com/muhammad20/Hardware-AES.git,2019-04-15 16:17:06+00:00,Advanced Encryption Standard(AES) implemented on hardware level.,muhammad20/Hardware-AES,Verilog,Hardware-AES,196,1,2022-05-16 14:47:32+00:00,1
7113,180505387,https://github.com/ABADY1000/DES-AO.git,2019-04-10 05:03:18+00:00,"Project of making ""Data Encryption Standard"" as a final project for Digital Design 2 (EE-460)",ABADY1000/DES-AO,Verilog,DES-AO,58012,1,2019-10-08 15:00:19+00:00,0
7114,178645563,https://github.com/ukalla1/AES-Algorithm.git,2019-03-31 05:13:36+00:00,,ukalla1/AES-Algorithm,Verilog,AES-Algorithm,29469,1,2019-04-03 01:40:00+00:00,0
7115,180145371,https://github.com/bjethro/simongame.git,2019-04-08 12:34:48+00:00,,bjethro/simongame,Verilog,simongame,7,1,2020-01-21 07:38:20+00:00,0
7116,182563353,https://github.com/vipinkmenon/cannoc.git,2019-04-21 17:33:54+00:00,,vipinkmenon/cannoc,Verilog,cannoc,14,1,2022-04-21 04:09:42+00:00,0
7117,181355943,https://github.com/ryos36/retro-for-FPGA.git,2019-04-14 19:03:57+00:00,,ryos36/retro-for-FPGA,Verilog,retro-for-FPGA,5293,1,2022-05-02 01:26:45+00:00,0
7118,184790710,https://github.com/LHesperus/FIFO-AsynchronousClockDomin.git,2019-05-03 16:54:15+00:00,异步时钟域数据复用设计（UESTC-FPGA）,LHesperus/FIFO-AsynchronousClockDomin,Verilog,FIFO-AsynchronousClockDomin,5780,1,2022-04-04 17:26:11+00:00,0
7119,183847916,https://github.com/June-Sixth/xilinx_FPGA_BASYS2.git,2019-04-28 03:02:04+00:00,"electronical design using FPGA on ISE,code by verilog HDL",June-Sixth/xilinx_FPGA_BASYS2,Verilog,xilinx_FPGA_BASYS2,9,1,2021-11-04 05:05:17+00:00,1
7120,178618461,https://github.com/anontruck/mips_pipeline.git,2019-03-30 22:38:29+00:00,Simple mips datapath project for a university course on computer architecture.,anontruck/mips_pipeline,Verilog,mips_pipeline,103,1,2019-04-15 05:54:20+00:00,0
7121,180539119,https://github.com/cbovar/iCEstickPong.git,2019-04-10 08:38:37+00:00,Pong on a iCEstick FPGA board,cbovar/iCEstickPong,Verilog,iCEstickPong,3294,1,2023-01-04 15:17:26+00:00,0
7122,183132145,https://github.com/PraveenW/S8SP.git,2019-04-24 02:31:37+00:00,A Simple 8-bit Scalar Processor,PraveenW/S8SP,Verilog,S8SP,1652,1,2022-05-16 20:32:50+00:00,0
7123,182366599,https://github.com/masc-ucsc/lgraph_HDL_files.git,2019-04-20 05:57:02+00:00,Remote repository for HDL files used by lgraph,masc-ucsc/lgraph_HDL_files,Verilog,lgraph_HDL_files,68,1,2019-06-16 13:55:49+00:00,1
7124,183661169,https://github.com/DinaEzz/-PCI-communication-protocol.git,2019-04-26 16:27:30+00:00,,DinaEzz/-PCI-communication-protocol,Verilog,-PCI-communication-protocol,4,1,2023-05-17 06:19:00+00:00,0
7125,181335389,https://github.com/ryos36/polyphony-with-tf-mnist.git,2019-04-14 16:13:12+00:00,,ryos36/polyphony-with-tf-mnist,Verilog,polyphony-with-tf-mnist,315,1,2023-01-17 14:40:54+00:00,0
7126,185078264,https://github.com/nimamg/UT-DLD-FrequencyMultiplier.git,2019-05-05 20:19:53+00:00,A frequency multiplier built using RTL components and design.,nimamg/UT-DLD-FrequencyMultiplier,Verilog,UT-DLD-FrequencyMultiplier,739,1,2023-12-05 15:44:10+00:00,0
7127,180132896,https://github.com/pantao1227/DES_Encryption.git,2019-04-08 11:17:08+00:00,DES_Encryption,pantao1227/DES_Encryption,Verilog,DES_Encryption,8,1,2024-01-26 03:04:38+00:00,0
7128,182209537,https://github.com/galicia6tw/NNY.git,2019-04-19 05:52:51+00:00,,galicia6tw/NNY,Verilog,NNY,160080,1,2019-05-29 16:48:11+00:00,0
7129,182316693,https://github.com/sdr-tx/hdl.git,2019-04-19 19:40:50+00:00,,sdr-tx/hdl,Verilog,hdl,166,1,2020-03-01 16:30:17+00:00,0
7130,181841752,https://github.com/fast-codesign/FAST-UniMon.git,2019-04-17 07:42:43+00:00,,fast-codesign/FAST-UniMon,Verilog,FAST-UniMon,2660,1,2019-04-22 15:33:46+00:00,1
7131,178981080,https://github.com/tdaede/td68.git,2019-04-02 02:13:14+00:00,tg68 but verilog,tdaede/td68,Verilog,td68,39,1,2020-01-07 00:42:13+00:00,0
7132,183552315,https://github.com/JasonLukose/Genesys_HA_RTL.git,2019-04-26 03:44:14+00:00,Verilog code for Parts A and B for Genesys (Hardware Accelerator for EAs),JasonLukose/Genesys_HA_RTL,Verilog,Genesys_HA_RTL,8,1,2019-04-30 23:32:03+00:00,0
7133,184761547,https://github.com/kafaichueng/deblocking_filter.git,2019-05-03 13:38:28+00:00,,kafaichueng/deblocking_filter,Verilog,deblocking_filter,3,1,2020-02-16 04:10:25+00:00,0
7134,184954987,https://github.com/sheershaka/EE371.git,2019-05-04 23:47:05+00:00,This repo includes my System Verilog projects for EE/CSE 371,sheershaka/EE371,Verilog,EE371,69880,1,2023-04-25 18:11:10+00:00,1
7135,182510326,https://github.com/miladHakimi/VLIS_CA2_Brent_Kung_adder.git,2019-04-21 08:44:33+00:00,,miladHakimi/VLIS_CA2_Brent_Kung_adder,Verilog,VLIS_CA2_Brent_Kung_adder,5,1,2021-05-15 22:40:32+00:00,0
7136,181464850,https://github.com/WangYuNeng/ICLab_Final.git,2019-04-15 10:31:26+00:00,ECC,WangYuNeng/ICLab_Final,Verilog,ICLab_Final,26505,1,2022-03-02 19:41:56+00:00,0
7137,182785883,https://github.com/miladHakimi/Kogge_Stone_adder.git,2019-04-22 12:49:46+00:00,,miladHakimi/Kogge_Stone_adder,Verilog,Kogge_Stone_adder,4,1,2021-05-15 22:40:51+00:00,0
7138,180730574,https://github.com/siwazaki/hello-verilog-hdl.git,2019-04-11 06:40:23+00:00,verilog勉強ノート,siwazaki/hello-verilog-hdl,Verilog,hello-verilog-hdl,5,1,2019-04-14 11:57:45+00:00,0
7139,180479356,https://github.com/dandymon2600/ECEN-489-Final-Project.git,2019-04-10 01:43:44+00:00,Improving AES algorithm using pipelining in Verilog,dandymon2600/ECEN-489-Final-Project,Verilog,ECEN-489-Final-Project,27,1,2022-09-12 09:18:14+00:00,0
7140,180540717,https://github.com/galgx/projectA.git,2019-04-10 08:46:54+00:00,mbgd,galgx/projectA,Verilog,projectA,452,1,2019-06-14 10:13:25+00:00,0
7141,181844760,https://github.com/fast-codesign/FAST-USG.git,2019-04-17 08:01:06+00:00,Unified Security net Gate based on FAST abstraction,fast-codesign/FAST-USG,Verilog,FAST-USG,41,1,2020-12-14 12:44:07+00:00,1
7142,181823657,https://github.com/PraveenW/RMS.git,2019-04-17 05:34:32+00:00,Root Mean Square calculation in Verilog,PraveenW/RMS,Verilog,RMS,110,1,2022-05-16 20:20:44+00:00,3
7143,185253090,https://github.com/danmunhoz/40GBE.git,2019-05-06 18:47:12+00:00,A 40GBE optical network tester,danmunhoz/40GBE,Verilog,40GBE,16197,1,2021-04-10 16:08:20+00:00,2
7144,181269410,https://github.com/amazingabc/VC707-MIG-Design.git,2019-04-14 06:32:49+00:00,VC707 MIG Design,amazingabc/VC707-MIG-Design,Verilog,VC707-MIG-Design,203,1,2019-08-13 16:48:47+00:00,0
7145,184096388,https://github.com/zahramo/multicycle.git,2019-04-29 15:26:24+00:00,,zahramo/multicycle,Verilog,multicycle,122,1,2021-09-14 19:56:09+00:00,0
7146,183469982,https://github.com/SamReji123/Hetero-systolic-array-verilog.git,2019-04-25 16:18:33+00:00,,SamReji123/Hetero-systolic-array-verilog,Verilog,Hetero-systolic-array-verilog,1,1,2022-04-17 22:03:59+00:00,0
7147,178973011,https://github.com/kThisIsCvpv/pianotiles.git,2019-04-02 01:11:59+00:00,Winter 2019 CSCB58 Project - A remake of the popular mobile game Piano Tiles programming on the DE2 board,kThisIsCvpv/pianotiles,Verilog,pianotiles,13953,1,2024-04-29 12:09:24+00:00,0
7148,181122383,https://github.com/mukheshpugal/EE2001__Digital_Systems_and_Lab.git,2019-04-13 04:47:14+00:00,"Contains material used in EE2001 (Jan-May 2019) course, taught by Prof. Ananth Krishnan (Theory), Prof. T.G. Venkatesh (Theory) and Prof. Vinita Vasudevan (Lab).",mukheshpugal/EE2001__Digital_Systems_and_Lab,Verilog,EE2001__Digital_Systems_and_Lab,116232,1,2022-06-21 21:37:48+00:00,2
7149,178658905,https://github.com/ayansky/HBlast_verilog.git,2019-03-31 07:57:04+00:00,BLAST Algorithm implementation on FPGA  (Verilog),ayansky/HBlast_verilog,Verilog,HBlast_verilog,4394,1,2023-06-15 07:23:56+00:00,0
7150,185221172,https://github.com/beenfhb/soc.git,2019-05-06 15:14:24+00:00,,beenfhb/soc,Verilog,soc,58360,1,2020-08-12 16:50:48+00:00,1
7151,181745509,https://github.com/PraveenW/Bits.git,2019-04-16 18:31:37+00:00,Variable length Parallel to Serial Converter  ,PraveenW/Bits,Verilog,Bits,776,1,2022-05-16 20:33:05+00:00,1
7152,179802355,https://github.com/honorpeter/DNNWeaver-2.git,2019-04-06 07:29:28+00:00,,honorpeter/DNNWeaver-2,Verilog,DNNWeaver-2,56483,1,2021-03-05 08:34:37+00:00,1
7153,182234853,https://github.com/ThomasNing/USC-EE209.git,2019-04-19 08:55:59+00:00,Using FPGA to implement the VHDL code to do the hardware programing,ThomasNing/USC-EE209,Verilog,USC-EE209,1984,1,2022-06-16 03:59:08+00:00,0
7154,179501744,https://github.com/ghminaei/Single-Cycle-Processor.git,2019-04-04 13:21:18+00:00,A simple implementation of MIPS processor,ghminaei/Single-Cycle-Processor,Verilog,Single-Cycle-Processor,539,1,2019-05-31 11:49:28+00:00,0
7155,183690450,https://github.com/YasmeenElnaggar/PCI-bus-Protocol-in-Verilog.git,2019-04-26 20:30:24+00:00,,YasmeenElnaggar/PCI-bus-Protocol-in-Verilog,Verilog,PCI-bus-Protocol-in-Verilog,12,1,2023-05-17 06:24:29+00:00,1
7156,183691033,https://github.com/GustavoRuedaEnriquez/mips-processor.git,2019-04-26 20:35:48+00:00,A pipelined implementation of the MIPS processor featuring hazard detection and Forwarding Unit.,GustavoRuedaEnriquez/mips-processor,Verilog,mips-processor,53,1,2022-01-27 05:19:15+00:00,0
7157,181720207,https://github.com/maxnatchanon/basys3-pong.git,2019-04-16 15:45:48+00:00,BASYS 3 — Pong game with Verilog,maxnatchanon/basys3-pong,Verilog,basys3-pong,6884,1,2021-12-08 04:12:05+00:00,0
7158,181787968,https://github.com/csz5024/5StagePipelinedMIPSProcessor.git,2019-04-17 00:32:12+00:00,5 Stage MIPS Pipelined Processor: I-type and R-type instructions only,csz5024/5StagePipelinedMIPSProcessor,Verilog,5StagePipelinedMIPSProcessor,559,1,2020-04-28 18:53:00+00:00,0
7159,183470627,https://github.com/iamch15542/Computer_Organization.git,2019-04-25 16:22:34+00:00,Computer_Organization homework by Prof. Kai Chiang Wu @ NCTUCS 2019,iamch15542/Computer_Organization,Verilog,Computer_Organization,4530,1,2022-08-12 20:46:25+00:00,0
7160,184531958,https://github.com/Howeng98/TrafficLight.git,2019-05-02 06:28:44+00:00,,Howeng98/TrafficLight,Verilog,TrafficLight,973,1,2022-03-22 15:25:36+00:00,0
7161,182021458,https://github.com/alsementsov/FPGA_VPU.git,2019-04-18 05:24:27+00:00,Flamedex,alsementsov/FPGA_VPU,Verilog,FPGA_VPU,340,1,2024-10-09 08:24:52+00:00,1
7162,189887655,https://github.com/osresearch/spispy.git,2019-06-02 19:41:06+00:00,An open source SPI flash emulator and monitor,osresearch/spispy,Verilog,spispy,1816,339,2024-10-16 01:45:40+00:00,41
7163,190698744,https://github.com/viduraakalanka/HDL-Bits-Solutions.git,2019-06-07 06:35:59+00:00,This is a repository containing solutions to the problem statements given in HDL Bits website.,viduraakalanka/HDL-Bits-Solutions,Verilog,HDL-Bits-Solutions,49,326,2024-10-29 07:17:48+00:00,89
7164,190420958,https://github.com/WangXuan95/FPGA-ftdi245fifo.git,2019-06-05 15:29:56+00:00,FPGA-based USB fast data transmission using FT232H/FT600 chip. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。,WangXuan95/FPGA-ftdi245fifo,Verilog,FPGA-ftdi245fifo,256,260,2024-10-24 07:20:35+00:00,80
7165,186223687,https://github.com/jasonlin316/RISC-V-CPU.git,2019-05-12 07:14:07+00:00,A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.,jasonlin316/RISC-V-CPU,Verilog,RISC-V-CPU,21179,113,2024-10-20 11:35:13+00:00,24
7166,188582743,https://github.com/aptx1231/BUAA_CO.git,2019-05-25 15:29:03+00:00,2017级北航计算机学院计算机组成原理课程设计(MIPS CPU),aptx1231/BUAA_CO,Verilog,BUAA_CO,26318,93,2024-10-24 07:10:46+00:00,15
7167,190975324,https://github.com/WangXuan95/FPGA-SDcard-Reader-SPI.git,2019-06-09 07:09:16+00:00,"An FPGA-based SD-card reader via SPI bus, which can read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器(通过SPI总线)，可以从FAT16或FAT32格式的SD卡中读取文件。",WangXuan95/FPGA-SDcard-Reader-SPI,Verilog,FPGA-SDcard-Reader-SPI,3236,77,2024-10-15 18:37:32+00:00,19
7168,189158787,https://github.com/manish-kj/PACoGen.git,2019-05-29 05:50:48+00:00,PACoGen: Posit Arithmetic Core Generator,manish-kj/PACoGen,Verilog,PACoGen,30808,63,2024-09-02 02:23:55+00:00,15
7169,191375079,https://github.com/halftop/Interface-Protocol-in-Verilog.git,2019-06-11 13:15:58+00:00,Interface Protocol in Verilog,halftop/Interface-Protocol-in-Verilog,Verilog,Interface-Protocol-in-Verilog,36,46,2024-10-20 11:37:57+00:00,19
7170,190755935,https://github.com/davidthings/spokefpga.git,2019-06-07 14:20:28+00:00,FPGA Tools and Library,davidthings/spokefpga,Verilog,spokefpga,57506,45,2023-10-12 13:04:13+00:00,2
7171,186231353,https://github.com/LeiWang1999/DigitalAlarmClock.git,2019-05-12 08:45:41+00:00,njtech digital design. a fpga digital alarm system with Nexys A7 100T,LeiWang1999/DigitalAlarmClock,Verilog,DigitalAlarmClock,22230,37,2024-10-09 01:57:54+00:00,13
7172,189896803,https://github.com/zainryan/INSIDER-System.git,2019-06-02 21:26:10+00:00,An FPGA-based full-stack in-storage computing system. ,zainryan/INSIDER-System,Verilog,INSIDER-System,5904,36,2024-10-10 12:05:29+00:00,11
7173,187945580,https://github.com/maxs-well/ad7606-driver-verilog.git,2019-05-22 02:11:57+00:00,AD7606 driver verilog,maxs-well/ad7606-driver-verilog,Verilog,ad7606-driver-verilog,4071,36,2024-10-23 13:28:25+00:00,10
7174,189717047,https://github.com/saunak1994/CyNAPSEv11.git,2019-06-01 09:58:39+00:00,The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL,saunak1994/CyNAPSEv11,Verilog,CyNAPSEv11,563,30,2024-08-23 14:32:28+00:00,13
7175,186744288,https://github.com/ChrisPVille/mig_example.git,2019-05-15 03:43:16+00:00,Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer,ChrisPVille/mig_example,Verilog,mig_example,9210,26,2024-10-18 21:58:06+00:00,6
7176,191067740,https://github.com/emeb/up5k_vga.git,2019-06-09 23:58:34+00:00,A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA,emeb/up5k_vga,Verilog,up5k_vga,1207,26,2024-04-11 06:38:41+00:00,9
7177,191442831,https://github.com/vprabhu28/16-Bit-CPU-using-Verilog.git,2019-06-11 20:15:34+00:00,Design of a 16-Bit CPU using Verilog,vprabhu28/16-Bit-CPU-using-Verilog,Verilog,16-Bit-CPU-using-Verilog,378,24,2024-10-21 18:23:35+00:00,5
7178,186571634,https://github.com/LHesperus/Radar-Signal-Generation-and-Processing-Experiment.git,2019-05-14 07:48:18+00:00,UESTC-雷达信号产生与处理的设计与验证,LHesperus/Radar-Signal-Generation-and-Processing-Experiment,Verilog,Radar-Signal-Generation-and-Processing-Experiment,57251,17,2024-10-19 18:19:34+00:00,10
7179,185287750,https://github.com/sprout-uci/vrased.git,2019-05-06 23:49:17+00:00,,sprout-uci/vrased,Verilog,vrased,22419,17,2024-06-06 01:19:21+00:00,3
7180,186598355,https://github.com/shiva-t/Elliptical-Curve-Cryptography-FPGA.git,2019-05-14 10:18:06+00:00,Implementation of ECC on FPGA-Zynq7000 SoC,shiva-t/Elliptical-Curve-Cryptography-FPGA,Verilog,Elliptical-Curve-Cryptography-FPGA,7,17,2024-09-23 14:13:55+00:00,2
7181,189030613,https://github.com/bluespec/Accel_AES.git,2019-05-28 13:09:35+00:00,,bluespec/Accel_AES,Verilog,Accel_AES,113,16,2023-12-13 08:34:36+00:00,7
7182,187248261,https://github.com/wlf1998/CA.git,2019-05-17 16:23:11+00:00,计算机体系结构课程,wlf1998/CA,Verilog,CA,89247,15,2024-09-10 12:16:05+00:00,1
7183,190002604,https://github.com/raiyyanfaisal09/RTL_NAND_Flash_controller.git,2019-06-03 12:39:19+00:00,,raiyyanfaisal09/RTL_NAND_Flash_controller,Verilog,RTL_NAND_Flash_controller,2768,15,2024-09-25 17:35:49+00:00,8
7184,188992413,https://github.com/Vulgarities/31Ins-one-cycle-MipsCPU.git,2019-05-28 08:58:36+00:00,31条指令单周期MIPS cpu,Vulgarities/31Ins-one-cycle-MipsCPU,Verilog,31Ins-one-cycle-MipsCPU,23,14,2024-10-23 09:37:41+00:00,3
7185,190389231,https://github.com/abhishek-kakkar/100DayFPGA.git,2019-06-05 12:20:38+00:00,Scratchpad repository for the 100-day FPGA challenge,abhishek-kakkar/100DayFPGA,Verilog,100DayFPGA,20230,14,2024-05-19 15:04:13+00:00,2
7186,186483816,https://github.com/amin-norollah/RTHS.git,2019-05-13 19:37:29+00:00,"Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm",amin-norollah/RTHS,Verilog,RTHS,3156,13,2024-07-03 00:08:48+00:00,4
7187,188384736,https://github.com/litex-hub/pythondata-cpu-rocket.git,2019-05-24 08:34:37+00:00,Python module containing verilog files for rocket cpu (for use with LiteX).,litex-hub/pythondata-cpu-rocket,Verilog,pythondata-cpu-rocket,137374,13,2024-09-14 03:18:55+00:00,8
7188,189848855,https://github.com/Lydaidai/The-car-base-on-FPGA.git,2019-06-02 13:19:19+00:00,"开发环境是Windows 10, Quartus。硬件开发语言是Verilog。  利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。  控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。  加速度传感器还可以检测人体是否摔倒，从而让小车自动寻径（设想是走到人身边，但是比较难实现，所以是沿着设定好的路径循迹）。 同时有超声波避障功能。  还有一些密码锁，music的小tricks就自己摸索吧",Lydaidai/The-car-base-on-FPGA,Verilog,The-car-base-on-FPGA,359,12,2024-10-15 08:42:47+00:00,2
7189,189158922,https://github.com/FaresMehanna/JPEG-1992-lossless-encoder-core.git,2019-05-29 05:51:55+00:00,,FaresMehanna/JPEG-1992-lossless-encoder-core,Verilog,JPEG-1992-lossless-encoder-core,16170,12,2024-04-01 11:44:55+00:00,1
7190,188039952,https://github.com/KULeuven-COSIC/COSO-TRNG.git,2019-05-22 13:03:16+00:00,Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.,KULeuven-COSIC/COSO-TRNG,Verilog,COSO-TRNG,79,12,2024-10-22 19:14:11+00:00,4
7191,188795755,https://github.com/tendran/-FPGA-PLD-.git,2019-05-27 07:43:51+00:00,基于FPGA设计的一个PID控制系统，完成对物体检测和运动控制；直流电机和步进电机驱动模块是可选的。,tendran/-FPGA-PLD-,Verilog,-FPGA-PLD-,411,11,2024-07-30 08:04:22+00:00,5
7192,188068190,https://github.com/upscale-project/generic-sqed-demo.git,2019-05-22 15:41:16+00:00,,upscale-project/generic-sqed-demo,Verilog,generic-sqed-demo,1080,11,2024-10-09 20:20:39+00:00,3
7193,187023686,https://github.com/Mionger/MIPS-CPU.git,2019-05-16 12:29:24+00:00,Project of hardware course group in Tongji University ,Mionger/MIPS-CPU,Verilog,MIPS-CPU,823,11,2024-10-18 14:56:05+00:00,2
7194,188220196,https://github.com/yedk/arm_cortex_m0_xillinx.git,2019-05-23 11:24:45+00:00,基于arm cortex-m0内核的xillinx fpga sopc工程项目,yedk/arm_cortex_m0_xillinx,Verilog,arm_cortex_m0_xillinx,14399,11,2024-10-08 10:33:00+00:00,3
7195,188471135,https://github.com/niexun/LSTM.git,2019-05-24 18:40:43+00:00,LSTM neural network (verilog),niexun/LSTM,Verilog,LSTM,11,11,2024-06-23 09:08:19+00:00,5
7196,190122289,https://github.com/benitoss/CycloneV_UnAmiga.git,2019-06-04 03:26:38+00:00,Cyclone V FPGA board for UnAmiga project,benitoss/CycloneV_UnAmiga,Verilog,CycloneV_UnAmiga,4289,10,2024-07-01 13:56:16+00:00,2
7197,188643792,https://github.com/mamadaliev/sequent.git,2019-05-26 05:27:29+00:00,Sequential entries of a long number with offset for the FPGA microarchitecture on system verilog,mamadaliev/sequent,Verilog,sequent,8,10,2023-05-28 12:28:43+00:00,1
7198,186142232,https://github.com/ramanmangla/Digital-Audio-Equalizer.git,2019-05-11 14:22:09+00:00,Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.,ramanmangla/Digital-Audio-Equalizer,Verilog,Digital-Audio-Equalizer,2260,10,2024-07-15 05:45:49+00:00,1
7199,188492004,https://github.com/uwidea/UW-IDEA_AnalogTestCases.git,2019-05-24 21:57:06+00:00,Circuit Release for Analog Test Cases from UW IDEA project,uwidea/UW-IDEA_AnalogTestCases,Verilog,UW-IDEA_AnalogTestCases,10817,10,2024-10-19 17:11:45+00:00,2
7200,191521665,https://github.com/midn8hustlr/MSI_cache_coherence.git,2019-06-12 07:35:58+00:00,Implementing a snoopy cache coherence for dual core processor with MSI protocol using Verilog HDL,midn8hustlr/MSI_cache_coherence,Verilog,MSI_cache_coherence,41,10,2024-04-20 17:37:54+00:00,0
7201,189567834,https://github.com/joycenerd/DNN-accelerator-on-zynq.git,2019-05-31 09:32:09+00:00,Digital Design Lab Spring 2019 Final Project,joycenerd/DNN-accelerator-on-zynq,Verilog,DNN-accelerator-on-zynq,48249,9,2024-03-26 03:46:13+00:00,1
7202,190302203,https://github.com/jboone/robotron-fpga-verilog.git,2019-06-05 01:03:57+00:00,Classic 1980s arcade video game implemented in an FPGA using Verilog,jboone/robotron-fpga-verilog,Verilog,robotron-fpga-verilog,314,8,2022-05-25 06:38:21+00:00,2
7203,188343353,https://github.com/LiaoYuxuan/matlab-imageprocess.git,2019-05-24 03:04:32+00:00,,LiaoYuxuan/matlab-imageprocess,Verilog,matlab-imageprocess,152058,8,2024-10-22 06:46:26+00:00,3
7204,191476706,https://github.com/seongsikpark/MANN-FPGA.git,2019-06-12 01:42:10+00:00,Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19),seongsikpark/MANN-FPGA,Verilog,MANN-FPGA,101544,8,2024-06-19 12:25:03+00:00,4
7205,188492123,https://github.com/lamdangpham/ASIC--An_ASIC-Based_Architecture_of_Fast_Fourier_Transform.git,2019-05-24 21:58:29+00:00,,lamdangpham/ASIC--An_ASIC-Based_Architecture_of_Fast_Fourier_Transform,Verilog,ASIC--An_ASIC-Based_Architecture_of_Fast_Fourier_Transform,1155,8,2023-07-10 03:53:49+00:00,1
7206,187199324,https://github.com/thomasdenney/statick-and-stannel.git,2019-05-17 10:46:21+00:00,A concurrent concatenative programming language and a parallel embedded processor,thomasdenney/statick-and-stannel,Verilog,statick-and-stannel,854,8,2024-10-16 13:18:38+00:00,1
7207,190567232,https://github.com/pablogs9/RocketFPGA.git,2019-06-06 11:06:08+00:00,iCE40UP5k audio board,pablogs9/RocketFPGA,Verilog,RocketFPGA,40642,7,2022-10-13 16:41:26+00:00,1
7208,187450452,https://github.com/PulseRain/Reindeer_Trion.git,2019-05-19 08:10:31+00:00,PulseRain Reindeer RISC-V Soft CPU for Efinix Trion T20 BGA256 Development Kit,PulseRain/Reindeer_Trion,Verilog,Reindeer_Trion,2494,7,2024-03-11 14:58:50+00:00,4
7209,185746053,https://github.com/rahuls321/Hardware-Security.git,2019-05-09 07:12:39+00:00,Related papers,rahuls321/Hardware-Security,Verilog,Hardware-Security,174,7,2024-07-21 20:32:44+00:00,1
7210,191418520,https://github.com/Archfx/TrafficLightController.git,2019-06-11 17:26:25+00:00,Design a sequential circuit (FSM) and implement using Verilog,Archfx/TrafficLightController,Verilog,TrafficLightController,3252,7,2023-12-14 07:32:14+00:00,1
7211,190349310,https://github.com/shuiqinggang/EI332.git,2019-06-05 07:43:49+00:00,SJTU EI332 实验部分的完整代码和实验报告,shuiqinggang/EI332,Verilog,EI332,16767,7,2023-10-21 22:50:38+00:00,4
7212,190207784,https://github.com/rabieifk/Synthesis-and-TCL-Scripting.git,2019-06-04 13:32:00+00:00,Exploring Synopsys(R) synthesis tools,rabieifk/Synthesis-and-TCL-Scripting,Verilog,Synthesis-and-TCL-Scripting,45,7,2024-07-24 06:03:10+00:00,3
7213,191038665,https://github.com/jgraulle/licheeTang.git,2019-06-09 18:00:46+00:00,Some exemples with anlogic lichee tang FPGA and with Tang Dynasty IDE,jgraulle/licheeTang,Verilog,licheeTang,26,7,2023-09-05 15:32:18+00:00,1
7214,187271153,https://github.com/pa-tiq/vending_machine.git,2019-05-17 19:32:09+00:00,,pa-tiq/vending_machine,Verilog,vending_machine,9304,7,2024-09-28 17:24:07+00:00,4
7215,185386477,https://github.com/aap/whirlwind.git,2019-05-07 11:21:02+00:00,A minimal Wirlwind I emulator,aap/whirlwind,Verilog,whirlwind,22,6,2024-04-03 04:12:31+00:00,0
7216,189710232,https://github.com/TheRainstorm/LongXinCup.git,2019-06-01 08:41:59+00:00,A MIPS CPU softcore using verilog,TheRainstorm/LongXinCup,Verilog,LongXinCup,21723,6,2023-11-09 06:47:50+00:00,0
7217,186673751,https://github.com/d953i/axi4_master.git,2019-05-14 17:57:58+00:00,Custom axi4 master,d953i/axi4_master,Verilog,axi4_master,2071,6,2024-06-18 01:58:01+00:00,4
7218,188797352,https://github.com/anshugoy0/Verilog.git,2019-05-27 07:53:42+00:00,"This repository contains verilog code of MUX, DEMUX, Adder, Subtractor, Encoder, Decoder, FlipFlops, Registers and counters",anshugoy0/Verilog,Verilog,Verilog,4,6,2024-05-19 20:38:33+00:00,1
7219,187305597,https://github.com/ffxx283/WM8731_Audio.git,2019-05-18 02:37:55+00:00,FPGA Control WM8731 Audio codec,ffxx283/WM8731_Audio,Verilog,WM8731_Audio,368,6,2024-04-21 22:32:50+00:00,0
7220,190224111,https://github.com/sakura0423/CPU_layout.git,2019-06-04 15:02:48+00:00,The lab of COD in USTC ,sakura0423/CPU_layout,Verilog,CPU_layout,7816,6,2024-05-24 12:32:24+00:00,1
7221,189737788,https://github.com/arghavan-kpm/HDL-Neuron.git,2019-06-01 13:45:34+00:00,Hardware implementation of a basic Neuron in NN,arghavan-kpm/HDL-Neuron,Verilog,HDL-Neuron,4,6,2024-10-03 17:19:27+00:00,1
7222,185642462,https://github.com/driveraweb/DE10-ADC-Configuration.git,2019-05-08 16:26:05+00:00,This repository has the HDL and a guide for configuring the on-board ADC IP of DE-series FPGAs.,driveraweb/DE10-ADC-Configuration,Verilog,DE10-ADC-Configuration,358,5,2024-10-05 20:46:41+00:00,1
7223,188550013,https://github.com/lamdangpham/ASIC--An_ASIC-Based_AHB-Bus_Interface.git,2019-05-25 10:03:27+00:00,,lamdangpham/ASIC--An_ASIC-Based_AHB-Bus_Interface,Verilog,ASIC--An_ASIC-Based_AHB-Bus_Interface,6460,5,2022-01-25 02:14:29+00:00,0
7224,190707485,https://github.com/1801BM1/xmde0.git,2019-06-07 07:53:14+00:00,Fixture modules for various CPU to connect with DE0/DE1/DE2 Terassic boards,1801BM1/xmde0,Verilog,xmde0,1235,5,2024-10-18 02:13:21+00:00,2
7225,187144939,https://github.com/henrychang81/DSP.git,2019-05-17 04:11:32+00:00,NCHU 2017 VLSI & DSP course (黃穎聰),henrychang81/DSP,Verilog,DSP,130,5,2024-07-01 06:40:42+00:00,2
7226,188024377,https://github.com/tu-darmstadt-informatik/Technische-Grundlagen-der-Informatik.git,2019-05-22 11:24:27+00:00,Technische Grundlagen der Informatik (TGDI) - TU Darmstadt,tu-darmstadt-informatik/Technische-Grundlagen-der-Informatik,Verilog,Technische-Grundlagen-der-Informatik,23084,4,2020-12-29 01:06:36+00:00,0
7227,186546153,https://github.com/ekiwi/transactional-verification-with-protocols.git,2019-05-14 04:44:09+00:00,Contains a prototype implementation of a transactional verification algorithm that uses protocols to connect functional model and implementation.,ekiwi/transactional-verification-with-protocols,Verilog,transactional-verification-with-protocols,46120,4,2023-11-23 08:14:16+00:00,0
7228,189610780,https://github.com/ForeverFancy/BwFPGATerminal.git,2019-05-31 14:48:47+00:00,A Terminal designed for the final lab of COD using FPGA,ForeverFancy/BwFPGATerminal,Verilog,BwFPGATerminal,150,4,2023-05-12 12:10:44+00:00,1
7229,188682258,https://github.com/im-tomu/fomu-factory-test.git,2019-05-26 12:49:12+00:00,"Factory test firmware, software, and raspberry pi image for Fomu",im-tomu/fomu-factory-test,Verilog,fomu-factory-test,2837,4,2024-05-01 10:11:36+00:00,1
7230,186363682,https://github.com/srilakshmi-thota/Square-root-of-a-number-using-cordic.git,2019-05-13 07:03:13+00:00,Verilog code to find square root of a number using CORDIC algorithm,srilakshmi-thota/Square-root-of-a-number-using-cordic,Verilog,Square-root-of-a-number-using-cordic,6,4,2024-03-09 12:27:43+00:00,0
7231,187464337,https://github.com/xushangning/ei332.git,2019-05-19 10:47:30+00:00,Collection of labs for EI332 of SJTU,xushangning/ei332,Verilog,ei332,1398,4,2023-01-28 18:04:26+00:00,0
7232,189013641,https://github.com/IreneJohnc/LOCO-I-lossless-Image-HW-Encoder-Verilog.git,2019-05-28 11:17:23+00:00,LOCO-I lossless image compression by hardware ,IreneJohnc/LOCO-I-lossless-Image-HW-Encoder-Verilog,Verilog,LOCO-I-lossless-Image-HW-Encoder-Verilog,628,4,2023-12-21 12:34:01+00:00,0
7233,186705924,https://github.com/zyad19975/PPI-Intel-8255A.git,2019-05-14 21:53:17+00:00,This a implementation of Intel 8255A a programmable peripheral interface using Verilog,zyad19975/PPI-Intel-8255A,Verilog,PPI-Intel-8255A,9,4,2024-10-24 13:12:42+00:00,0
7234,185806900,https://github.com/carlzhang4/sing_jump_rap_basketball.git,2019-05-09 13:42:30+00:00,,carlzhang4/sing_jump_rap_basketball,Verilog,sing_jump_rap_basketball,45704,4,2021-05-13 13:29:53+00:00,1
7235,188421373,https://github.com/secworks/xtea.git,2019-05-24 12:52:35+00:00,Verilog implementation of the xtea block cipher,secworks/xtea,Verilog,xtea,50,4,2023-03-12 19:10:12+00:00,2
7236,188339774,https://github.com/bonjourdrs/FPGA-HDMI.git,2019-05-24 02:36:06+00:00,,bonjourdrs/FPGA-HDMI,Verilog,FPGA-HDMI,36147,4,2024-04-15 08:02:02+00:00,2
7237,185351076,https://github.com/LHesperus/Design-of-The-Best-Signal-Receivers-.git,2019-05-07 07:55:51+00:00,UESTC-信号最佳接收检测的设计与实现,LHesperus/Design-of-The-Best-Signal-Receivers-,Verilog,Design-of-The-Best-Signal-Receivers-,87175,4,2024-02-15 14:05:04+00:00,3
7238,190720304,https://github.com/wwxn/Read-AD9226-using-Verilog.git,2019-06-07 09:40:47+00:00,,wwxn/Read-AD9226-using-Verilog,Verilog,Read-AD9226-using-Verilog,71,4,2024-01-14 01:39:50+00:00,3
7239,188580251,https://github.com/debug-zhang/mips-cpu.git,2019-05-25 15:06:48+00:00,This is a MIPS32 CPU implemented in Verilog.,debug-zhang/mips-cpu,Verilog,mips-cpu,20924,4,2021-03-15 12:38:22+00:00,0
7240,191467986,https://github.com/wordandahalf/XDN.git,2019-06-12 00:17:03+00:00,A simple CPU written in Verilog based on the popular breadboard CPU made by Ben Eater,wordandahalf/XDN,Verilog,XDN,65,3,2022-10-11 01:36:56+00:00,0
7241,187408755,https://github.com/mattvenn/axi-lite-formal.git,2019-05-18 21:53:25+00:00,,mattvenn/axi-lite-formal,Verilog,axi-lite-formal,26,3,2024-01-16 17:42:09+00:00,0
7242,191365626,https://github.com/imhcyx/nscscc-mips-cpu.git,2019-06-11 12:18:59+00:00,,imhcyx/nscscc-mips-cpu,Verilog,nscscc-mips-cpu,331,3,2021-10-05 07:00:03+00:00,1
7243,188553005,https://github.com/lamdangpham/ASIC--An_ASIC-Based_Design_of_Memory_Built_In_Self_Test.git,2019-05-25 10:34:41+00:00,,lamdangpham/ASIC--An_ASIC-Based_Design_of_Memory_Built_In_Self_Test,Verilog,ASIC--An_ASIC-Based_Design_of_Memory_Built_In_Self_Test,7991,3,2023-05-30 19:19:58+00:00,4
7244,191456481,https://github.com/Rana-Yehya/AES-CTR-mode.git,2019-06-11 22:01:06+00:00,AES for 128 bits only,Rana-Yehya/AES-CTR-mode,Verilog,AES-CTR-mode,20,3,2021-08-27 18:43:11+00:00,0
7245,185300551,https://github.com/sultansidhu/InputLogger-Linux.git,2019-05-07 01:50:20+00:00,"A C++ implementation of an input logger, accesses the low-level raw data sent by input devices (keyboard and mouse) and records it in a log file. ",sultansidhu/InputLogger-Linux,Verilog,InputLogger-Linux,14098,3,2024-06-07 01:07:34+00:00,0
7246,186491764,https://github.com/Manoj-97/16bit-RISC-Processor-Design.git,2019-05-13 20:35:51+00:00,"The Goal of this project is to design an 16-bit RISC Processor which is capable of handling programs like the Fibonacci number calculator. The Designed processor is then implemented in a Spartan-6 FPGA. The input from the switches (in binary) will be used to find the nth Fibonacci Number, which is displayed in the 7-segments/LED's.",Manoj-97/16bit-RISC-Processor-Design,Verilog,16bit-RISC-Processor-Design,26,3,2023-01-23 17:21:03+00:00,1
7247,190699859,https://github.com/israelalan/Functional-Verification.git,2019-06-07 06:47:04+00:00,Verification of 128-bit AES Pipelined Cipher block using UVM methodology,israelalan/Functional-Verification,Verilog,Functional-Verification,27,3,2024-01-22 11:18:11+00:00,1
7248,191471564,https://github.com/kunalg123/raven_spi_hierarchical_physical_design.git,2019-06-12 00:56:49+00:00,Commit files needed for SPI hierarchical implementation,kunalg123/raven_spi_hierarchical_physical_design,Verilog,raven_spi_hierarchical_physical_design,122,3,2024-08-22 19:48:56+00:00,3
7249,191025571,https://github.com/SoroushMehraban/LogicLabFinalProject.git,2019-06-09 15:49:45+00:00,,SoroushMehraban/LogicLabFinalProject,Verilog,LogicLabFinalProject,97,3,2022-03-19 13:41:19+00:00,0
7250,186039694,https://github.com/briansune/elec5140-comp-arch-rv32.git,2019-05-10 18:54:47+00:00,,briansune/elec5140-comp-arch-rv32,Verilog,elec5140-comp-arch-rv32,64870,3,2023-08-08 10:00:42+00:00,0
7251,189862472,https://github.com/ashleyjr/ice51.git,2019-06-02 15:21:02+00:00,8051,ashleyjr/ice51,Verilog,ice51,156,3,2024-06-17 06:17:51+00:00,2
7252,187845978,https://github.com/bernardocarvalho/kc705-pcie-dma-gen2.git,2019-05-21 13:45:01+00:00,kc705-pcie-dma-gen2,bernardocarvalho/kc705-pcie-dma-gen2,Verilog,kc705-pcie-dma-gen2,85,3,2024-06-25 16:22:54+00:00,3
7253,189415563,https://github.com/JackZhijing/DCT_8Point_FPGA.git,2019-05-30 13:06:48+00:00,"We compared the FSM controled implementation with Pipelined Structure, about x8 performance achieved",JackZhijing/DCT_8Point_FPGA,Verilog,DCT_8Point_FPGA,48,3,2024-05-05 20:01:39+00:00,0
7254,191241380,https://github.com/mcleod-ideafix/vga_text_driver.git,2019-06-10 20:33:00+00:00,"A simple 80x25 VGA text controller, modelled to behave as a RAM for the rest of the logic.",mcleod-ideafix/vga_text_driver,Verilog,vga_text_driver,159,3,2024-10-25 14:58:57+00:00,0
7255,186154445,https://github.com/johnMamish/yavne.git,2019-05-11 16:10:04+00:00,Yet Another Verilog Nes Emulator,johnMamish/yavne,Verilog,yavne,187,3,2023-04-29 20:55:30+00:00,0
7256,188805712,https://github.com/nikolay966/i486DX.git,2019-05-27 08:43:20+00:00,Verilog intel 80486DX,nikolay966/i486DX,Verilog,i486DX,660,3,2024-08-22 20:01:46+00:00,0
7257,186218734,https://github.com/tmhieu99/Mips-Processor.git,2019-05-12 06:12:36+00:00,Single Clock Cycle MIPS Processor,tmhieu99/Mips-Processor,Verilog,Mips-Processor,84,3,2022-04-28 19:10:15+00:00,1
7258,187432830,https://github.com/leo201313/ALU_MCU_DESIGN.git,2019-05-19 04:14:23+00:00,This is the repository for  the course design of digital design.,leo201313/ALU_MCU_DESIGN,Verilog,ALU_MCU_DESIGN,46854,2,2019-07-10 12:36:47+00:00,1
7259,188995599,https://github.com/Vulgarities/54Ins-one-cycle-MipsCPU.git,2019-05-28 09:17:31+00:00,54条指令单周期MIPS cpu,Vulgarities/54Ins-one-cycle-MipsCPU,Verilog,54Ins-one-cycle-MipsCPU,21,2,2021-12-08 10:42:37+00:00,0
7260,189185164,https://github.com/eecheng87/pipeline-riscv-cpu.git,2019-05-29 08:39:17+00:00,use verilog to implement riscv pipeline cpu,eecheng87/pipeline-riscv-cpu,Verilog,pipeline-riscv-cpu,18,2,2023-10-03 13:52:26+00:00,0
7261,189834092,https://github.com/jlipponen/zynq-dma-cyclic.git,2019-06-02 10:42:03+00:00,Test system to evaluate DMA transfer performance from FPGA to user space with Zynq-7000 family SoC by Xilinx,jlipponen/zynq-dma-cyclic,Verilog,zynq-dma-cyclic,5,2,2020-01-08 02:30:07+00:00,0
7262,189992891,https://github.com/AidenFlynn/machine_engine.git,2019-06-03 11:33:03+00:00,This project represents the work of car engine keyslot trough FPGA.,AidenFlynn/machine_engine,Verilog,machine_engine,3,2,2019-06-03 15:15:19+00:00,0
7263,190286332,https://github.com/VigneshIyer24/HammingCode_Verilog.git,2019-06-04 22:11:04+00:00,,VigneshIyer24/HammingCode_Verilog,Verilog,HammingCode_Verilog,1132,2,2024-01-23 17:31:52+00:00,0
7264,188807505,https://github.com/nikolay966/i486DX2.git,2019-05-27 08:53:52+00:00,Verilog,nikolay966/i486DX2,Verilog,i486DX2,711,2,2024-08-22 20:01:46+00:00,0
7265,190420002,https://github.com/RichmondJohnson/Content-Integrity-Checker-on-LED-screens-using-MD-5-Hash-Hardware-Accelerator.git,2019-06-05 15:24:05+00:00,A hardware accelerator and a supporting software stack validate the contents displayed on digital screens using a custom pipelined hardware,RichmondJohnson/Content-Integrity-Checker-on-LED-screens-using-MD-5-Hash-Hardware-Accelerator,Verilog,Content-Integrity-Checker-on-LED-screens-using-MD-5-Hash-Hardware-Accelerator,352,2,2022-03-06 16:53:43+00:00,0
7266,188314493,https://github.com/abdelrahmanhosny/FlowRunnerAESExample.git,2019-05-23 22:22:59+00:00,Running OpenROAD cloud flow on AES design,abdelrahmanhosny/FlowRunnerAESExample,Verilog,FlowRunnerAESExample,77,2,2020-05-12 13:56:54+00:00,1
7267,187615571,https://github.com/JeckSmit/pic16f628.git,2019-05-20 10:02:59+00:00,verilog project of pic16f628 microprocessor,JeckSmit/pic16f628,Verilog,pic16f628,985,2,2023-12-29 08:15:53+00:00,1
7268,187949863,https://github.com/Elrori/sdi-gtp-wrapper-test0.git,2019-05-22 02:41:20+00:00,Cannot be used alone！,Elrori/sdi-gtp-wrapper-test0,Verilog,sdi-gtp-wrapper-test0,13,2,2024-08-29 09:05:11+00:00,2
7269,188645879,https://github.com/yuhei1horibe/AXI_Bus_Sim.git,2019-05-26 05:57:19+00:00,System verilog simulation for AXI module.,yuhei1horibe/AXI_Bus_Sim,Verilog,AXI_Bus_Sim,431,2,2023-12-02 06:42:13+00:00,0
7270,189261714,https://github.com/b-o-r-m-a-l-e-y/DDS-Synthesizer.git,2019-05-29 16:29:43+00:00,Simple and short DDS Synthesizer written in Verilog. Phase and frequency can be changed.,b-o-r-m-a-l-e-y/DDS-Synthesizer,Verilog,DDS-Synthesizer,34,2,2023-10-26 11:36:18+00:00,1
7271,185727214,https://github.com/wentian2018/IC_backend_of_risc8.git,2019-05-09 04:39:31+00:00,flow of the risc8 backend,wentian2018/IC_backend_of_risc8,Verilog,IC_backend_of_risc8,244362,2,2022-01-08 10:20:11+00:00,2
7272,186443491,https://github.com/raindroid/GoldMiner-Verilog.git,2019-05-13 15:08:34+00:00,Gold Miner game built with Verilog,raindroid/GoldMiner-Verilog,Verilog,GoldMiner-Verilog,25319,2,2019-05-13 15:28:08+00:00,0
7273,185301938,https://github.com/club113/FT245R.git,2019-05-07 01:59:34+00:00,FT245RLdriver  FPGA XC6SLX9,club113/FT245R,Verilog,FT245R,14,2,2023-08-21 05:04:35+00:00,0
7274,186241180,https://github.com/xLinWei/vlog_eday.git,2019-05-12 10:33:28+00:00,verilog everyday,xLinWei/vlog_eday,Verilog,vlog_eday,316,2,2020-08-09 13:43:52+00:00,0
7275,186762360,https://github.com/hossamfadeel/SineWaveVerilog.git,2019-05-15 06:24:21+00:00,Generate of two different frequencies Sine waves with same number of samples,hossamfadeel/SineWaveVerilog,Verilog,SineWaveVerilog,9,2,2024-02-26 01:35:13+00:00,1
7276,187251972,https://github.com/nicklesimba/FPGA-Mario.git,2019-05-17 16:52:02+00:00,Simple Super Mario Bros. clone created in System Verilog,nicklesimba/FPGA-Mario,Verilog,FPGA-Mario,43562,2,2019-08-22 19:51:12+00:00,2
7277,189825544,https://github.com/karataydev/verySimpleCPU.git,2019-06-02 09:02:44+00:00,Very simple CPU design using verilog for Introduction to Digital Systems project,karataydev/verySimpleCPU,Verilog,verySimpleCPU,1565,2,2022-11-28 08:34:02+00:00,0
7278,190626301,https://github.com/bornhorst/Nexys-4-DDR-using-OV7670-Camera.git,2019-06-06 17:57:44+00:00,,bornhorst/Nexys-4-DDR-using-OV7670-Camera,Verilog,Nexys-4-DDR-using-OV7670-Camera,38,2,2024-04-16 20:23:58+00:00,0
7279,186415481,https://github.com/RomeoMe5/A-Cute-CAR_Bluetooth.git,2019-05-13 12:29:25+00:00,Управление двуколесным роботом из набора A-Cute Car с помощью Bluetooth,RomeoMe5/A-Cute-CAR_Bluetooth,Verilog,A-Cute-CAR_Bluetooth,14194,2,2021-05-16 22:13:06+00:00,2
7280,186179846,https://github.com/rfahimur26/Comp_lock_adpll.git,2019-05-11 20:46:42+00:00,Computationally locked PLL : verilog codes,rfahimur26/Comp_lock_adpll,Verilog,Comp_lock_adpll,12847,2,2021-04-21 13:03:40+00:00,2
7281,189056317,https://github.com/chtrc/lcddriver.git,2019-05-28 15:33:40+00:00,,chtrc/lcddriver,Verilog,lcddriver,1097,2,2019-11-06 14:28:14+00:00,0
7282,187989550,https://github.com/whutddk/PRM-RA-ACC.git,2019-05-22 07:49:10+00:00,real repo of accelerator,whutddk/PRM-RA-ACC,Verilog,PRM-RA-ACC,10,2,2024-02-29 01:46:33+00:00,1
7283,191565347,https://github.com/xfl03/DigitalLogicCourseWork.git,2019-06-12 12:19:17+00:00,Course Work Backup for Digital Logic,xfl03/DigitalLogicCourseWork,Verilog,DigitalLogicCourseWork,7,2,2020-08-03 04:53:56+00:00,0
7284,189468210,https://github.com/EdNutting/PMOD.git,2019-05-30 19:08:10+00:00,Verilog for interfacing to PMOD modules on a Zedboard FPGA,EdNutting/PMOD,Verilog,PMOD,68,2,2024-02-11 04:58:13+00:00,0
7285,187998190,https://github.com/Xiangyangjun/riscv_xiang.git,2019-05-22 08:40:08+00:00,,Xiangyangjun/riscv_xiang,Verilog,riscv_xiang,26,2,2021-04-02 08:01:03+00:00,0
7286,189283394,https://github.com/shuai132/FPGA_DEMO_FOR_STEP.git,2019-05-29 19:07:27+00:00,FPGA简单例子 PWM 数码管等,shuai132/FPGA_DEMO_FOR_STEP,Verilog,FPGA_DEMO_FOR_STEP,13,2,2023-03-26 14:55:45+00:00,1
7287,190205573,https://github.com/apurvanandan1997/spartan6_mst_fifo32_1.1_20170919.git,2019-06-04 13:19:58+00:00,"Example FT601Q controller for Spartan 6 FPGA, Courtesy: www.ftdichip.com",apurvanandan1997/spartan6_mst_fifo32_1.1_20170919,Verilog,spartan6_mst_fifo32_1.1_20170919,1069,2,2024-03-06 18:11:32+00:00,1
7288,186445923,https://github.com/cahity/CENG232-HW4-Part2-Tester.git,2019-05-13 15:21:50+00:00,,cahity/CENG232-HW4-Part2-Tester,Verilog,CENG232-HW4-Part2-Tester,9,2,2019-05-16 15:37:16+00:00,2
7289,186948102,https://github.com/dpimley/quadrature_verilog.git,2019-05-16 03:58:25+00:00,Digital circuit to emulate quadrature signals using verilog,dpimley/quadrature_verilog,Verilog,quadrature_verilog,2,2,2021-12-23 22:20:21+00:00,1
7290,189755179,https://github.com/ahmetdenizyilmaz/FlappyBird-Machine-learning-FPGA.git,2019-06-01 16:33:53+00:00,Self playing Flappy Bird game with machine learning on FPGA with genetic algoritm .,ahmetdenizyilmaz/FlappyBird-Machine-learning-FPGA,Verilog,FlappyBird-Machine-learning-FPGA,27372,2,2022-04-16 21:37:07+00:00,0
7291,187279663,https://github.com/harris-mohamed/FPGA-Camera.git,2019-05-17 20:47:32+00:00,A ready to use driver for the 1.3MP camera that accompanies the DE2-115 Development Board.,harris-mohamed/FPGA-Camera,Verilog,FPGA-Camera,47017,2,2022-11-13 03:42:54+00:00,0
7292,185287421,https://github.com/ChandrikaPattnaik/Universal-Synchronous-Receiver-Transmitter-USRT-.git,2019-05-06 23:45:17+00:00,"USRT represents Universal Synchronous Reciever Transmitter where the Reciever and Transmitter run synchronously, that is with the same frequency without any delay. When the 8 bit data is loaded to the Transmitter the NINTO interrupt goes high indicating that the Transmitter is busy loading the data and transmitting it serially through the SO output. The data transmitted through SO gets into the Reciever through SI input serially. When the serial loading occures in the Reciever, the Reciever Interrupt NINTI goes high. Once the serial feeding of data is complete NINTI goes low. Similarly, once the Transmitter finishes sending all the data to the Reciever, NINTO goes low. To know the starting of a data bit the SO line goes from 1 to 0 (High to Low).",ChandrikaPattnaik/Universal-Synchronous-Receiver-Transmitter-USRT-,Verilog,Universal-Synchronous-Receiver-Transmitter-USRT-,82,2,2023-10-28 04:34:23+00:00,0
7293,186505763,https://github.com/Rapidnack/CsrpServer.git,2019-05-13 22:42:48+00:00,Cheap Software Radio Peripheral Server,Rapidnack/CsrpServer,Verilog,CsrpServer,2863,2,2022-06-08 12:12:12+00:00,0
7294,185513869,https://github.com/jocelynzym/Junior.git,2019-05-08 02:34:09+00:00,大三课程实验,jocelynzym/Junior,Verilog,Junior,197701,2,2023-09-22 07:46:35+00:00,0
7295,187705377,https://github.com/PeterBDavenport/NarwhalCV.git,2019-05-20 20:00:29+00:00,SystemVerilog computer vision/ image processing library.,PeterBDavenport/NarwhalCV,Verilog,NarwhalCV,8331,2,2020-09-20 21:45:03+00:00,0
7296,189515945,https://github.com/Indigo6/Computer-Architecture_Lab4.git,2019-05-31 02:45:20+00:00,,Indigo6/Computer-Architecture_Lab4,Verilog,Computer-Architecture_Lab4,425,2,2020-05-22 08:54:47+00:00,3
7297,187955472,https://github.com/Greathoney/Verilog_TermProject.git,2019-05-22 03:21:38+00:00,베릴로그 텀 프로젝트: 추상전략게임인 tic tac toe를 구현합니다.,Greathoney/Verilog_TermProject,Verilog,Verilog_TermProject,3897,2,2019-12-03 10:58:10+00:00,2
7298,191106538,https://github.com/RAYHAN01/EECS470_Proj3.git,2019-06-10 06:02:20+00:00,,RAYHAN01/EECS470_Proj3,Verilog,EECS470_Proj3,197,2,2022-09-30 22:15:26+00:00,1
7299,187738360,https://github.com/timvideos/HDMI2USB-firmware-prebuilt-broken.git,2019-05-21 01:22:28+00:00,,timvideos/HDMI2USB-firmware-prebuilt-broken,Verilog,HDMI2USB-firmware-prebuilt-broken,1834819,2,2019-05-31 03:11:48+00:00,0
7300,190329595,https://github.com/qiaopengju/computer_architecture.git,2019-06-05 05:10:14+00:00,解决数据冒险/控制冒险的五级流水线CPU,qiaopengju/computer_architecture,Verilog,computer_architecture,103,2,2024-06-01 01:47:07+00:00,2
7301,189574350,https://github.com/beenfhb/risc-v-soc.git,2019-05-31 10:17:02+00:00,,beenfhb/risc-v-soc,Verilog,risc-v-soc,58546,2,2020-10-06 02:50:49+00:00,0
7302,187671543,https://github.com/cw1997/electronic-keyboard-on-FPGA.git,2019-05-20 15:53:23+00:00,this is a VerilogHDL project for building an electronic-keyboard.,cw1997/electronic-keyboard-on-FPGA,Verilog,electronic-keyboard-on-FPGA,9,2,2022-03-20 08:39:55+00:00,0
7303,186875470,https://github.com/github-fds/confmc.examples.git,2019-05-15 17:40:19+00:00,CON-FMC Examples for Version 2019.05,github-fds/confmc.examples,Verilog,confmc.examples,10785,2,2021-09-24 20:37:15+00:00,2
7304,186584630,https://github.com/matteorisso/Workshop_Innovative_Systems.git,2019-05-14 08:59:16+00:00,,matteorisso/Workshop_Innovative_Systems,Verilog,Workshop_Innovative_Systems,518671,1,2023-06-22 09:48:12+00:00,0
7305,187378490,https://github.com/tb-44/verilog-code.git,2019-05-18 16:08:00+00:00,,tb-44/verilog-code,Verilog,verilog-code,15,1,2023-04-14 23:46:38+00:00,0
7306,188655304,https://github.com/tushparte/8bit-RISC.git,2019-05-26 07:55:42+00:00,A 8-bit RISC based microprocessor designed in VHDL,tushparte/8bit-RISC,Verilog,8bit-RISC,9,1,2023-03-30 09:51:56+00:00,0
7307,187921244,https://github.com/target-encoder/Vending-Machine-verilog-code.git,2019-05-21 22:16:41+00:00,Vending Machine Verilog Code ,target-encoder/Vending-Machine-verilog-code,Verilog,Vending-Machine-verilog-code,247,1,2024-07-18 18:15:18+00:00,2
7308,190512414,https://github.com/gao-yiheng/Nexys3.git,2019-06-06 04:11:59+00:00,Verilog code that could run on Nexys3 (Spartan-6),gao-yiheng/Nexys3,Verilog,Nexys3,62,1,2024-08-09 03:29:03+00:00,1
7309,185628118,https://github.com/kr7roshan/Slot-Machine.git,2019-05-08 14:59:58+00:00,"Uses Verilog, DE1-SoC board and a VGA Monitor. ",kr7roshan/Slot-Machine,Verilog,Slot-Machine,61,1,2024-05-28 06:31:54+00:00,0
7310,185283244,https://github.com/jeanjonatas/tictactoe-fpga.git,2019-05-06 22:58:57+00:00,It's an sample example of Tic Tac Toe using FPGA ,jeanjonatas/tictactoe-fpga,Verilog,tictactoe-fpga,7393,1,2019-07-15 23:54:56+00:00,0
7311,185372549,https://github.com/wangk2017/krv_c.git,2019-05-07 09:46:02+00:00,A configurable version of krv RISC-V processor,wangk2017/krv_c,Verilog,krv_c,737,1,2020-09-09 02:25:58+00:00,0
7312,187402383,https://github.com/vastlyvague/TR-MIPS32-SIMD.git,2019-05-18 20:29:08+00:00,A basic microprocessor without interlocked Pipeline stages that is capable of using vector based instructions.,vastlyvague/TR-MIPS32-SIMD,Verilog,TR-MIPS32-SIMD,2411,1,2022-07-08 10:16:07+00:00,1
7313,187330640,https://github.com/github-fds/examples.fmc.gbe.rj45.git,2019-05-18 07:58:21+00:00,Examples for FMC-GbE-RJ45,github-fds/examples.fmc.gbe.rj45,Verilog,examples.fmc.gbe.rj45,71354,1,2022-02-17 22:01:15+00:00,1
7314,188227047,https://github.com/AbhinavRsharma/Eclub-FPGA-Assignment.git,2019-05-23 12:10:13+00:00,Summer project 19 ---- Eclub IITK,AbhinavRsharma/Eclub-FPGA-Assignment,Verilog,Eclub-FPGA-Assignment,108,1,2020-01-05 18:24:54+00:00,1
7315,188159136,https://github.com/BenTsai7/MIPS-single-cycle-CPU.git,2019-05-23 04:02:04+00:00,Computer Organization and Design project at Sun Yat-sen University,BenTsai7/MIPS-single-cycle-CPU,Verilog,MIPS-single-cycle-CPU,85,1,2023-02-08 20:20:44+00:00,0
7316,191523553,https://github.com/yuyu0127/kappa3_light_core.git,2019-06-12 07:48:14+00:00,,yuyu0127/kappa3_light_core,Verilog,kappa3_light_core,71,1,2021-06-22 15:11:31+00:00,0
7317,186615556,https://github.com/Jordi-Jaspers/ALTERA_SOCO_PROJECT.git,2019-05-14 12:16:58+00:00,POV - LED GLOBE made with an DE0-Nano FPGA. Verilog coding,Jordi-Jaspers/ALTERA_SOCO_PROJECT,Verilog,ALTERA_SOCO_PROJECT,35225,1,2019-07-15 20:38:07+00:00,0
7318,188055565,https://github.com/MParygin/v.xapp495_out.git,2019-05-22 14:29:48+00:00,XAPP495 proof concept TMDS out 1920 * 1080 * 60 Hz,MParygin/v.xapp495_out,Verilog,v.xapp495_out,12,1,2023-10-04 03:58:41+00:00,0
7319,189039973,https://github.com/Vulgarities/PinBall-VGAbased.git,2019-05-28 14:03:06+00:00,基于VGA显示的弹球小游戏,Vulgarities/PinBall-VGAbased,Verilog,PinBall-VGAbased,5,1,2021-12-08 10:42:40+00:00,0
7320,185658197,https://github.com/eyny/lookup-multiplier.git,2019-05-08 18:19:12+00:00,The design of an 8-by-8 bit multiplier for ALUs which utilizes lookup tables,eyny/lookup-multiplier,Verilog,lookup-multiplier,350,1,2022-07-04 04:58:23+00:00,0
7321,187157917,https://github.com/sunboyy/pong-snmp.git,2019-05-17 06:18:46+00:00,,sunboyy/pong-snmp,Verilog,pong-snmp,128,1,2019-12-18 14:45:43+00:00,0
7322,190426879,https://github.com/Schemeer/EI332.git,2019-06-05 16:07:23+00:00,Source code for three experiments of course EI332 in SJTU.,Schemeer/EI332,Verilog,EI332,84250,1,2023-05-12 01:56:49+00:00,0
7323,188376099,https://github.com/B05901022/5-Stage-pipline_RISCV-CPU.git,2019-05-24 07:39:46+00:00,,B05901022/5-Stage-pipline_RISCV-CPU,Verilog,5-Stage-pipline_RISCV-CPU,4697,1,2021-09-12 03:20:36+00:00,0
7324,189688401,https://github.com/bespoke-silicon-group/raw_benchmark_suite.git,2019-06-01 04:01:50+00:00,The Raw Benchmark Suite (FCCM 1997),bespoke-silicon-group/raw_benchmark_suite,Verilog,raw_benchmark_suite,3885,1,2022-04-04 18:48:56+00:00,0
7325,191526227,https://github.com/rashishshingi/Census_Transform_MATLAB_HDL_Coder.git,2019-06-12 08:04:56+00:00,This repository contains (.v) and (.m) files. Refer the readme.,rashishshingi/Census_Transform_MATLAB_HDL_Coder,Verilog,Census_Transform_MATLAB_HDL_Coder,2995,1,2022-05-20 07:51:04+00:00,0
7326,185976406,https://github.com/shieshi/DES_ENCRYPTION_VERILOG.git,2019-05-10 11:25:47+00:00,verilog code for DESvencryption project,shieshi/DES_ENCRYPTION_VERILOG,Verilog,DES_ENCRYPTION_VERILOG,20,1,2019-10-15 07:47:31+00:00,0
7327,187742297,https://github.com/ylwang68/practice.git,2019-05-21 01:52:46+00:00,练习git,ylwang68/practice,Verilog,practice,88,1,2019-10-06 04:40:40+00:00,0
7328,186213867,https://github.com/yuhei1horibe/clock-divider.git,2019-05-12 05:04:57+00:00,It divides the clock into 1 / (2 * (1 + div_cnt)).,yuhei1horibe/clock-divider,Verilog,clock-divider,1,1,2022-04-30 00:26:57+00:00,0
7329,186560199,https://github.com/manasir66/verilog.git,2019-05-14 06:37:30+00:00,Radix4 8 bit Multiplier using 16bit CLA Adder,manasir66/verilog,Verilog,verilog,5,1,2022-04-06 07:35:07+00:00,0
7330,185113374,https://github.com/nganinho/Basys3---sht10_fpga.git,2019-05-06 02:55:52+00:00,SHT10 communication with Basys3,nganinho/Basys3---sht10_fpga,Verilog,Basys3---sht10_fpga,51,1,2021-01-05 15:40:16+00:00,1
7331,185399880,https://github.com/zsylov/vr_debounce.git,2019-05-07 12:43:15+00:00,虚拟仿真按键消抖,zsylov/vr_debounce,Verilog,vr_debounce,5921,1,2019-08-17 12:57:54+00:00,0
7332,186748134,https://github.com/Siddhartha123/Hack-computer.git,2019-05-15 04:18:00+00:00,,Siddhartha123/Hack-computer,Verilog,Hack-computer,34,1,2020-04-05 06:54:17+00:00,0
7333,187767990,https://github.com/cse140l-sp19/lab4_starter.git,2019-05-21 05:31:18+00:00,lab4 starter material,cse140l-sp19/lab4_starter,Verilog,lab4_starter,23,1,2019-05-24 16:17:43+00:00,1
7334,191549986,https://github.com/Rana-Yehya/UART.git,2019-06-12 10:31:07+00:00,,Rana-Yehya/UART,Verilog,UART,5,1,2021-08-27 18:43:13+00:00,0
7335,190978250,https://github.com/KID0/verilog_learning.git,2019-06-09 07:44:51+00:00,learn verilog for STA and syn,KID0/verilog_learning,Verilog,verilog_learning,12,1,2019-07-18 02:18:54+00:00,0
7336,190539844,https://github.com/Verdvana/FAMS.git,2019-06-06 07:57:28+00:00,消防员辅助监测系统,Verdvana/FAMS,Verilog,FAMS,134100,1,2022-01-25 13:09:55+00:00,1
7337,190184312,https://github.com/pedestrianlove/CODE.git,2019-06-04 11:00:50+00:00,,pedestrianlove/CODE,Verilog,CODE,15446,1,2021-04-22 13:15:47+00:00,0
7338,189413767,https://github.com/xy-shen/Pipeline_CPU.git,2019-05-30 12:55:05+00:00,,xy-shen/Pipeline_CPU,Verilog,Pipeline_CPU,12,1,2022-02-17 01:54:21+00:00,0
7339,188806661,https://github.com/donggua127/control_board.git,2019-05-27 08:48:52+00:00,,donggua127/control_board,Verilog,control_board,9542,1,2021-01-06 06:41:09+00:00,1
7340,185240317,https://github.com/tanvir9476/32bitMIPS.git,2019-05-06 17:18:28+00:00,"Design from concept to layout including the testbench to verify the operation of simplified version of a Microprocessor without Interlocked Pipeline Stages (MIPS) processor and create the gate level structure followed by physical design that covers floorplanning, power mesh, clock tree synthesis, nanorouting, post-routing timing optimization and design rule check (DRC).",tanvir9476/32bitMIPS,Verilog,32bitMIPS,4,1,2021-12-15 17:21:04+00:00,0
7341,185294113,https://github.com/ZSci/AES-on-verilog.git,2019-05-07 00:59:38+00:00,An implementation of a simplified form of advanced encryption standard (AES) on verilog HDL,ZSci/AES-on-verilog,Verilog,AES-on-verilog,8,1,2019-05-07 01:04:11+00:00,0
7342,185931293,https://github.com/blueGorae/Lab7.git,2019-05-10 06:28:35+00:00,Computer Architecture Assignment 7,blueGorae/Lab7,Verilog,Lab7,1528,1,2021-08-13 06:11:45+00:00,0
7343,187288198,https://github.com/jospicant/FPGA_PulseIn.git,2019-05-17 22:23:12+00:00,"Medir la duración de un pulso de entrada usando ""Módulos de Verilog"" para el ""IceStudio""",jospicant/FPGA_PulseIn,Verilog,FPGA_PulseIn,15441,1,2019-06-02 21:51:06+00:00,1
7344,191109097,https://github.com/RAYHAN01/EECS470_Proj4.git,2019-06-10 06:21:16+00:00,,RAYHAN01/EECS470_Proj4,Verilog,EECS470_Proj4,4813,1,2024-04-05 08:16:06+00:00,2
7345,186375603,https://github.com/Hades2001/i8080toRGB-AnlogIC-.git,2019-05-13 08:16:07+00:00,,Hades2001/i8080toRGB-AnlogIC-,Verilog,i8080toRGB-AnlogIC-,9529,1,2021-07-10 07:52:03+00:00,0
7346,186338189,https://github.com/MoinakG2/KRSSG_FPGA.git,2019-05-13 03:20:30+00:00,Codebase for the Spartan 6 FPGA based Numato Labs Development board that is being used to control our current generation of soccer-playing robots,MoinakG2/KRSSG_FPGA,Verilog,KRSSG_FPGA,23,1,2021-04-29 12:22:20+00:00,0
7347,187712539,https://github.com/Munay-K/MIPS-Processor.git,2019-05-20 20:59:51+00:00,Implementation of a processor with the MIPS architecture on the HDL Verilog.,Munay-K/MIPS-Processor,Verilog,MIPS-Processor,669,1,2019-08-28 04:57:55+00:00,0
7348,189146675,https://github.com/lvyangdi/GA.git,2019-05-29 03:49:39+00:00,Using Genetic Algorithm to generate successor vectors for Trojan detection for Side-channel analysis,lvyangdi/GA,Verilog,GA,311,1,2023-04-19 02:25:37+00:00,0
7349,190745388,https://github.com/pcornier/vga.git,2019-06-07 13:10:10+00:00,A VGA driver in Verilog,pcornier/vga,Verilog,vga,5,1,2019-12-11 13:54:17+00:00,0
7350,185698734,https://github.com/lifanyuan/delta-sigma.git,2019-05-09 00:36:31+00:00,,lifanyuan/delta-sigma,Verilog,delta-sigma,1688,1,2019-07-11 12:30:38+00:00,1
7351,186859992,https://github.com/beenfhb/face_detect_open..git,2019-05-15 15:59:33+00:00,,beenfhb/face_detect_open.,Verilog,face_detect_open.,6713,1,2021-05-11 12:50:37+00:00,0
7352,190285240,https://github.com/tamerbali/EV3-TRACK3R-Robot.git,2019-06-04 21:59:49+00:00,A Robot follows specific colored objects that are coded in its memory.,tamerbali/EV3-TRACK3R-Robot,Verilog,EV3-TRACK3R-Robot,148,1,2020-03-27 03:17:47+00:00,0
7353,190937503,https://github.com/alighazal/Traffic-light-simulator.git,2019-06-08 21:37:31+00:00,Traffic light simulator in Verilog,alighazal/Traffic-light-simulator,Verilog,Traffic-light-simulator,5,1,2023-03-07 03:04:02+00:00,0
7354,188166386,https://github.com/BenTsai7/MIPS-multi-cycle-CPU.git,2019-05-23 05:20:42+00:00,Computer Organization and Design project at Sun Yat-sen University,BenTsai7/MIPS-multi-cycle-CPU,Verilog,MIPS-multi-cycle-CPU,146,1,2023-02-08 20:20:49+00:00,0
7355,188246969,https://github.com/MarziehAhmadiNa/FPGA-project.git,2019-05-23 14:10:15+00:00,Design and build an ADC and display Fourier transform of input analog signals.,MarziehAhmadiNa/FPGA-project,Verilog,FPGA-project,16,1,2021-01-22 11:09:38+00:00,1
7356,187949487,https://github.com/NhanNgocThien/mips-com.git,2019-05-22 02:39:00+00:00,,NhanNgocThien/mips-com,Verilog,mips-com,68315,1,2022-04-28 19:11:43+00:00,0
7357,186449143,https://github.com/sedoy-jango-2/SMK_G-Sensor_ACP.git,2019-05-13 15:39:59+00:00,"Quartus project with G-Sensor, PWM signal generation for SMK(Servo Motor Kit) and Potenciometr for DE10-Lite",sedoy-jango-2/SMK_G-Sensor_ACP,Verilog,SMK_G-Sensor_ACP,24,1,2020-08-31 10:24:48+00:00,0
7358,187708913,https://github.com/hotwolf/RVC.git,2019-05-20 20:29:19+00:00,Reusable Verilog Components,hotwolf/RVC,Verilog,RVC,266,1,2019-08-04 22:01:08+00:00,0
7359,186265640,https://github.com/DoyyaO/Z180.git,2019-05-12 14:32:11+00:00,,DoyyaO/Z180,Verilog,Z180,25,1,2022-04-17 12:47:35+00:00,0
7360,190847783,https://github.com/MParygin/v.specialistm.git,2019-06-08 05:08:37+00:00,"Verilog emulation ""Specialist M"" computer (USSR)",MParygin/v.specialistm,Verilog,v.specialistm,3144,1,2023-07-13 20:51:21+00:00,0
7361,189873467,https://github.com/evilactually/mojo-v3-hello-world.git,2019-06-02 17:05:58+00:00,"Code for ""hello world"" from alchitry",evilactually/mojo-v3-hello-world,Verilog,mojo-v3-hello-world,17,1,2021-01-05 11:35:24+00:00,1
7362,187963015,https://github.com/dakirk/RISC-V-Processor.git,2019-05-22 04:30:27+00:00,Simple single-stage RISC-V processor which can run simple programs with a limited instruction set.,dakirk/RISC-V-Processor,Verilog,RISC-V-Processor,21,1,2024-03-06 18:19:42+00:00,0
7363,190680822,https://github.com/HaoguangYang/DynamiCore.git,2019-06-07 03:01:10+00:00,FPGA-Accelerated Math for Robotics Applications,HaoguangYang/DynamiCore,Verilog,DynamiCore,63,1,2024-10-01 12:02:02+00:00,1
7364,190098893,https://github.com/Deepansh1992/TenGEthernetMac.git,2019-06-04 00:02:06+00:00,A UVM based verification environment for 10gEthernetMac. The RTL is an open source Mac taken from the opencores.com,Deepansh1992/TenGEthernetMac,Verilog,TenGEthernetMac,84,1,2023-04-07 21:42:26+00:00,0
7365,190329062,https://github.com/victoresque/genie.git,2019-06-05 05:04:51+00:00,"GEneral-purpose NN Inference Engine (GENIE, DSPVLSI 2019 Final Project) @ National Taiwan University",victoresque/genie,Verilog,genie,3478,1,2023-09-02 13:39:58+00:00,0
7366,188137063,https://github.com/blueGorae/Lab8.git,2019-05-23 01:10:34+00:00,Computer Architecture Lab8,blueGorae/Lab8,Verilog,Lab8,2273,1,2021-08-13 06:11:44+00:00,0
7367,189996236,https://github.com/raiyyanfaisal09/UART_IPCORE_Verification.git,2019-06-03 11:57:10+00:00,Final Commit,raiyyanfaisal09/UART_IPCORE_Verification,Verilog,UART_IPCORE_Verification,62,1,2022-11-11 12:12:43+00:00,1
7368,190767774,https://github.com/r888800009/verilog-practice.git,2019-06-07 15:32:56+00:00,,r888800009/verilog-practice,Verilog,verilog-practice,1,1,2020-12-04 04:49:02+00:00,0
7369,190439225,https://github.com/ugurkanates/CSE-433-Embedded-Systems.git,2019-06-05 17:30:23+00:00,CSE 433 Embedded Systems for GTU Computer Engineering Course by Dr Alp Arslan BAYRAKCI of GTU,ugurkanates/CSE-433-Embedded-Systems,Verilog,CSE-433-Embedded-Systems,5801,1,2020-12-27 03:56:22+00:00,1
7370,190285925,https://github.com/sdanthinne/FPGAVisualizer.git,2019-06-04 22:06:46+00:00,A BASYS3-compatible analog visualizer to a VGA output.,sdanthinne/FPGAVisualizer,Verilog,FPGAVisualizer,6709,1,2022-10-21 09:32:45+00:00,0
7371,185328023,https://github.com/Hades2001/Anlogic_Tang_Examples.git,2019-05-07 05:39:02+00:00,Anlogic Tang board examples,Hades2001/Anlogic_Tang_Examples,Verilog,Anlogic_Tang_Examples,13867,1,2021-03-28 01:06:35+00:00,1
7372,186393343,https://github.com/euidong/MipsCPU.git,2019-05-13 09:57:11+00:00,2019 KHU 컴퓨터 구조(Verilog),euidong/MipsCPU,Verilog,MipsCPU,253,1,2019-10-29 13:15:06+00:00,0
7373,189295005,https://github.com/scarv/xcrypto-rtl.git,2019-05-29 20:41:46+00:00,XCrypto: a cryptographic ISE for RISC-V,scarv/xcrypto-rtl,Verilog,xcrypto-rtl,220,1,2023-01-28 15:48:04+00:00,0
7374,187347523,https://github.com/rtzeromega/TicketSeller.git,2019-05-18 11:03:13+00:00,北邮数电实验，FPGA实现地铁售票,rtzeromega/TicketSeller,Verilog,TicketSeller,38769,1,2023-12-02 14:59:11+00:00,0
7375,189940829,https://github.com/forestLoop/Learning-EI332.git,2019-06-03 05:34:31+00:00,My FPGA designs in Course EI332 (Computer Organization).,forestLoop/Learning-EI332,Verilog,Learning-EI332,2709,1,2021-03-30 15:08:50+00:00,0
7376,187008266,https://github.com/nganinho/sobel.git,2019-05-16 10:45:17+00:00,edge detection ,nganinho/sobel,Verilog,sobel,63,1,2020-03-13 06:42:08+00:00,1
7377,185722695,https://github.com/noahsalk/AES-Encryption.git,2019-05-09 03:52:33+00:00,"A hardware and software handshake where the AES encryption algorithm is carried out on a NIOS II serial processor, written to memory mapped SDRAM, decrypted using an FPGA, and the result is written back to SDRAM. In the end, the user's input is repeated back after going through an encryption in software and decryption in hardware. Written for UIUC's ECE 385 course.",noahsalk/AES-Encryption,Verilog,AES-Encryption,78,1,2021-11-08 23:00:20+00:00,0
7378,185253090,https://github.com/danmunhoz/40GBE.git,2019-05-06 18:47:12+00:00,A 40GBE optical network tester,danmunhoz/40GBE,Verilog,40GBE,16197,1,2021-04-10 16:08:20+00:00,2
7379,187563955,https://github.com/Nydia-Goodwin/FPGA-beeper-music.git,2019-05-20 03:48:26+00:00,"Assignments of FPGA experiment in School of automation science and electrical engineering, BUAA",Nydia-Goodwin/FPGA-beeper-music,Verilog,FPGA-beeper-music,20,1,2020-10-19 11:06:06+00:00,0
7380,190645660,https://github.com/zahramo/Cache.git,2019-06-06 20:30:04+00:00,,zahramo/Cache,Verilog,Cache,9,1,2021-09-14 20:03:31+00:00,0
7381,189995067,https://github.com/YutLan/Verilog_quartus.git,2019-06-03 11:48:54+00:00,,YutLan/Verilog_quartus,Verilog,Verilog_quartus,30880,1,2019-06-04 11:05:38+00:00,0
7382,189859459,https://github.com/iPankajrai/Verilog-Lab.git,2019-06-02 14:54:57+00:00,verilog codes performed in LAB,iPankajrai/Verilog-Lab,Verilog,Verilog-Lab,19,1,2021-12-23 20:06:43+00:00,0
7383,189886457,https://github.com/cshuphys/CMODA7_AD9959_EVAL.git,2019-06-02 19:28:01+00:00,Xilinx 7 Series FPGA CMOD A7-35T control on AD9959_EVAL 4 Channel DDS,cshuphys/CMODA7_AD9959_EVAL,Verilog,CMODA7_AD9959_EVAL,102,1,2024-10-25 11:24:52+00:00,0
7384,185221172,https://github.com/beenfhb/soc.git,2019-05-06 15:14:24+00:00,,beenfhb/soc,Verilog,soc,58360,1,2020-08-12 16:50:48+00:00,1
7385,187472520,https://github.com/jameswang1016/Graduation_Project.git,2019-05-19 12:16:50+00:00,毕业设计,jameswang1016/Graduation_Project,Verilog,Graduation_Project,263250,1,2019-08-15 08:21:41+00:00,1
7386,189872549,https://github.com/tronium/verilog_cordic.git,2019-06-02 16:56:12+00:00,Verilog CORDIC implementation for calculating sine/cosine values,tronium/verilog_cordic,Verilog,verilog_cordic,2,1,2021-05-13 21:46:49+00:00,0
7387,185398148,https://github.com/himingway/Complex-Digital-Circuits.git,2019-05-07 12:32:46+00:00,Complex Digital Circuits Verilog Code,himingway/Complex-Digital-Circuits,Verilog,Complex-Digital-Circuits,15,1,2021-05-13 22:38:09+00:00,0
7388,186365525,https://github.com/tchad/floating_point_adder.git,2019-05-13 07:15:13+00:00,,tchad/floating_point_adder,Verilog,floating_point_adder,25,1,2020-10-07 15:30:54+00:00,0
7389,185946467,https://github.com/somuk1234/Reaction_Timer.git,2019-05-10 08:06:30+00:00,"This is a reaction timer, which basically measure the reaction time of a person using FPGA (Basys3 board)  completely written in verilog",somuk1234/Reaction_Timer,Verilog,Reaction_Timer,8,1,2019-05-16 02:49:03+00:00,0
7390,189397497,https://github.com/JiaminL/Pipeline-MIPS-CPU.git,2019-05-30 10:54:44+00:00,Pipeline MIPS-CPU,JiaminL/Pipeline-MIPS-CPU,Verilog,Pipeline-MIPS-CPU,16,1,2019-06-06 09:27:00+00:00,0
7391,187667824,https://github.com/avashist003/Memory_Arbiter_Verilog.git,2019-05-20 15:30:06+00:00,Request/Grant based Memory Bus Arbiter designed as FSM using Verilog.,avashist003/Memory_Arbiter_Verilog,Verilog,Memory_Arbiter_Verilog,19,1,2022-02-09 16:30:48+00:00,1
7392,188354442,https://github.com/dillonhuff/vivado_synth.git,2019-05-24 04:54:09+00:00,Simple vivado synthesis script as reminder,dillonhuff/vivado_synth,Verilog,vivado_synth,0,1,2023-06-17 11:27:27+00:00,0
7393,185917640,https://github.com/JunyeonL/MIPS_CPU.git,2019-05-10 04:16:46+00:00,Implement 5-Stage pipelined MIPS CPU architecture,JunyeonL/MIPS_CPU,Verilog,MIPS_CPU,127,1,2019-05-15 03:12:05+00:00,0
7394,185628295,https://github.com/bmartini/stream-filter.git,2019-05-08 15:00:53+00:00,Streaming Convolutional Filter,bmartini/stream-filter,Verilog,stream-filter,28,1,2023-08-18 14:38:11+00:00,1
7395,187613357,https://github.com/JeckSmit/pic16f628A.git,2019-05-20 09:49:30+00:00,verilog project of PIC16f628A microprocessor,JeckSmit/pic16f628A,Verilog,pic16f628A,982,1,2023-12-29 08:18:17+00:00,0
7396,185396236,https://github.com/JeckSmit/verilog-cpu-pic16C84.git,2019-05-07 12:21:35+00:00,verilog project of PIC16C84 microprocessor,JeckSmit/verilog-cpu-pic16C84,Verilog,verilog-cpu-pic16C84,830,1,2023-12-29 08:21:45+00:00,1
7397,189856271,https://github.com/Jayashree29/Verilog.git,2019-06-02 14:26:37+00:00,"This repository consists of the basic hardware designs done using Verilog. It consists of an up counter, digital clock, comparator, decade counter, even parity generator, finite state machine, half adder, jhonson counter, JK flipflop, multi mode shifter and a ring counter.",Jayashree29/Verilog,Verilog,Verilog,4,1,2024-04-01 10:27:07+00:00,0
7398,197059490,https://github.com/corundum/corundum.git,2019-07-15 19:27:33+00:00,Open source FPGA-based NIC and platform for in-network compute,corundum/corundum,Verilog,corundum,20398,1695,2024-10-29 06:33:30+00:00,414
7399,194489298,https://github.com/WangXuan95/FPGA-SDcard-Reader.git,2019-06-30 07:44:29+00:00,An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。,WangXuan95/FPGA-SDcard-Reader,Verilog,FPGA-SDcard-Reader,172,262,2024-10-27 16:00:34+00:00,64
7400,196991907,https://github.com/WangXuan95/FPGA-FixedPoint.git,2019-07-15 12:12:06+00:00,"A Verilog fixed-point lib: custom bit width, arithmetic, converting to float, with single cycle & pipeline version. 一个Verilog定点数库，提供算术运算、与浮点数的互相转换，包含单周期和流水线两种实现。",WangXuan95/FPGA-FixedPoint,Verilog,FPGA-FixedPoint,77,135,2024-10-21 12:48:48+00:00,22
7401,194652065,https://github.com/ahmedshahein/DSP-RTL-Lib.git,2019-07-01 10:31:36+00:00,RTL Verilog library for various DSP modules,ahmedshahein/DSP-RTL-Lib,Verilog,DSP-RTL-Lib,3355,82,2024-10-26 02:33:07+00:00,31
7402,192389731,https://github.com/WangXuan95/FPGA-LZMA-compressor.git,2019-06-17 17:23:56+00:00,FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器，用于通用数据压缩。,WangXuan95/FPGA-LZMA-compressor,Verilog,FPGA-LZMA-compressor,1694,72,2024-10-23 03:30:10+00:00,11
7403,192905282,https://github.com/maxs-well/Ethernet-design-verilog.git,2019-06-20 11:10:34+00:00,Gigabit Ethernet UDP communication driver,maxs-well/Ethernet-design-verilog,Verilog,Ethernet-design-verilog,31,71,2024-09-29 14:48:50+00:00,39
7404,192197083,https://github.com/Ravenslofty/74xx-liberty.git,2019-06-16 13:56:17+00:00,,Ravenslofty/74xx-liberty,Verilog,74xx-liberty,114,63,2024-08-22 19:53:36+00:00,9
7405,194847941,https://github.com/verimake-team/SparkRoad-V.git,2019-07-02 11:12:28+00:00,,verimake-team/SparkRoad-V,Verilog,SparkRoad-V,110895,61,2024-10-23 10:22:43+00:00,51
7406,192320636,https://github.com/awai54st/LUTNet.git,2019-06-17 09:54:26+00:00,,awai54st/LUTNet,Verilog,LUTNet,16113,55,2024-09-27 14:56:18+00:00,17
7407,196640499,https://github.com/The-OpenROAD-Project/alpha-release.git,2019-07-12 20:18:07+00:00,"Builds, flow and designs for the alpha release",The-OpenROAD-Project/alpha-release,Verilog,alpha-release,47616,53,2024-08-22 19:51:19+00:00,17
7408,197697072,https://github.com/sumilao/Zynq-7000-DPU-TRD.git,2019-07-19 03:42:01+00:00,Zynq-7000 DPU TRD,sumilao/Zynq-7000-DPU-TRD,Verilog,Zynq-7000-DPU-TRD,110831,45,2024-09-03 02:19:27+00:00,18
7409,194419170,https://github.com/jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor.git,2019-06-29 15:15:30+00:00,"A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-frequency) algorithm. The average SNR = 58.76.",jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor,Verilog,A-Single-Path-Delay-32-Point-FFT-Processor,1893,40,2024-10-21 12:23:38+00:00,13
7410,196881425,https://github.com/gyurco/MiSTery.git,2019-07-14 20:40:50+00:00,Atari ST/STe core for FPGAs,gyurco/MiSTery,Verilog,MiSTery,4296,39,2024-10-17 12:14:38+00:00,11
7411,197211275,https://github.com/jianzhang96/AZPRcpu.git,2019-07-16 14:36:37+00:00,AZPR cpu.《CPU自制入门》附录的Verilog代码，其中的日文注释翻译成了中文。,jianzhang96/AZPRcpu,Verilog,AZPRcpu,55,36,2024-09-26 10:48:15+00:00,16
7412,195538902,https://github.com/maze1377/pipeline-mips-verilog.git,2019-07-06 12:49:22+00:00,A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall,maze1377/pipeline-mips-verilog,Verilog,pipeline-mips-verilog,235,35,2024-10-21 17:13:06+00:00,8
7413,197252258,https://github.com/minmit/tonic.git,2019-07-16 19:04:57+00:00,A Programmable Hardware Architecture for Network Transport Logic,minmit/tonic,Verilog,tonic,90,34,2024-09-30 09:37:12+00:00,13
7414,191827066,https://github.com/acsl-technion/nica.git,2019-06-13 20:13:58+00:00,An infrastructure for inline acceleration of network applications,acsl-technion/nica,Verilog,nica,477,30,2024-06-10 11:05:41+00:00,13
7415,194450476,https://github.com/shellbear/v-regex.git,2019-06-29 21:37:55+00:00, A simple regex library for V,shellbear/v-regex,Verilog,v-regex,6,30,2023-12-31 02:27:24+00:00,6
7416,193419875,https://github.com/ronitrex/ARMLEG.git,2019-06-24 02:25:37+00:00,Multi-cycle pipelined ARM-LEGv8 CPU with Forwarding and Hazard Detection.,ronitrex/ARMLEG,Verilog,ARMLEG,3281,30,2024-06-18 14:32:46+00:00,6
7417,197653013,https://github.com/scale-lab/BLASYS.git,2019-07-18 20:32:49+00:00,An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization,scale-lab/BLASYS,Verilog,BLASYS,16848,27,2024-09-10 14:03:03+00:00,14
7418,194494692,https://github.com/jasonlin316/Systolic-Array-for-Smith-Waterman.git,2019-06-30 08:48:06+00:00,"This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times faster than a software running the same algorithm.",jasonlin316/Systolic-Array-for-Smith-Waterman,Verilog,Systolic-Array-for-Smith-Waterman,12990,20,2024-09-13 02:59:41+00:00,7
7419,193439230,https://github.com/raymondrc/SM4-SBOX.git,2019-06-24 05:25:09+00:00,Verilog Implementation of SM4 s-box,raymondrc/SM4-SBOX,Verilog,SM4-SBOX,69,19,2024-07-21 12:50:47+00:00,11
7420,192041249,https://github.com/dsdnu/zynet.git,2019-06-15 05:38:01+00:00,,dsdnu/zynet,Verilog,zynet,16015,18,2024-10-27 16:10:50+00:00,7
7421,194611055,https://github.com/Zero-GGZ/FPGA-Games.git,2019-07-01 06:15:47+00:00,基于Xilinx Basys3的坦克大战游戏和贪吃蛇游戏,Zero-GGZ/FPGA-Games,Verilog,FPGA-Games,879,17,2024-10-19 13:45:37+00:00,10
7422,196820841,https://github.com/micro-FPGA/CRUVI.git,2019-07-14 10:04:02+00:00,CRUVI Standard Specifications,micro-FPGA/CRUVI,Verilog,CRUVI,31727,17,2024-07-23 13:32:57+00:00,4
7423,193132741,https://github.com/fuyutarow/Conways-Game-of-Life-with-Vlang.git,2019-06-21 16:54:30+00:00, Conway's life game in V,fuyutarow/Conways-Game-of-Life-with-Vlang,Verilog,Conways-Game-of-Life-with-Vlang,471,16,2024-01-11 05:32:20+00:00,1
7424,194106100,https://github.com/pgate1/USB-Blaster_UART.git,2019-06-27 14:02:36+00:00,UART via USB-Blaster with VirtualJTAG.,pgate1/USB-Blaster_UART,Verilog,USB-Blaster_UART,239,16,2024-10-27 10:56:55+00:00,2
7425,195319291,https://github.com/ZipCPU/wbspi.git,2019-07-05 01:29:53+00:00,A collection of SPI related cores,ZipCPU/wbspi,Verilog,wbspi,194,15,2024-10-23 18:41:56+00:00,5
7426,192944336,https://github.com/Multimedia-Processing/Digital-Logic-Design.git,2019-06-20 15:26:26+00:00,透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。,Multimedia-Processing/Digital-Logic-Design,Verilog,Digital-Logic-Design,189662,15,2024-10-22 17:34:13+00:00,4
7427,197624116,https://github.com/amamory-verification/hw-formal-verif.git,2019-07-18 16:45:05+00:00,Hardware Formal Verification,amamory-verification/hw-formal-verif,Verilog,hw-formal-verif,3923,15,2024-09-22 07:35:57+00:00,3
7428,196783755,https://github.com/A-suozhang/FFT-xilinx-ipcore.git,2019-07-14 02:07:36+00:00,"The implemention & test code for xilinx fft ip core(v 9.0), standard AIX4, for future reference",A-suozhang/FFT-xilinx-ipcore,Verilog,FFT-xilinx-ipcore,125,14,2024-10-04 11:39:41+00:00,0
7429,195672095,https://github.com/ahegazy/mips-cpu.git,2019-07-07 16:13:54+00:00,A verilog implementation of MIPS ISA.,ahegazy/mips-cpu,Verilog,mips-cpu,164,13,2024-08-22 19:20:53+00:00,3
7430,195261120,https://github.com/A-suozhang/Verilog_Uart_With_Fifo.git,2019-07-04 14:57:26+00:00,Implemented  The UART with FIFO,A-suozhang/Verilog_Uart_With_Fifo,Verilog,Verilog_Uart_With_Fifo,12,12,2024-10-16 22:49:16+00:00,2
7431,193798148,https://github.com/garrettsworkshop/GR8RAM.git,2019-06-25 23:44:58+00:00,8 MB RAMFactor-compatible Apple II memory expansion card,garrettsworkshop/GR8RAM,Verilog,GR8RAM,48230,12,2024-09-15 21:23:31+00:00,5
7432,196257568,https://github.com/FSq-Poplar/FPGA_NN.git,2019-07-10 18:38:58+00:00,A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.,FSq-Poplar/FPGA_NN,Verilog,FPGA_NN,18549,12,2024-10-03 17:17:50+00:00,6
7433,191862288,https://github.com/zainryan/EISC.git,2019-06-14 02:20:57+00:00,,zainryan/EISC,Verilog,EISC,7877,10,2023-10-23 01:22:00+00:00,3
7434,195649483,https://github.com/nobotro/fpga_riscv_cpu.git,2019-07-07 12:38:44+00:00,fpga verilog risc-v rv32i cpu,nobotro/fpga_riscv_cpu,Verilog,fpga_riscv_cpu,102058,10,2024-10-20 11:39:11+00:00,2
7435,191934622,https://github.com/franzflasch/leiwand_rv32.git,2019-06-14 11:50:23+00:00,RISC-V RV32I CPU written in verilog,franzflasch/leiwand_rv32,Verilog,leiwand_rv32,404,10,2024-07-08 04:15:17+00:00,0
7436,191521665,https://github.com/midn8hustlr/MSI_cache_coherence.git,2019-06-12 07:35:58+00:00,Implementing a snoopy cache coherence for dual core processor with MSI protocol using Verilog HDL,midn8hustlr/MSI_cache_coherence,Verilog,MSI_cache_coherence,41,10,2024-04-20 17:37:54+00:00,0
7437,193184678,https://github.com/Bamboo1583/sdram_controller.git,2019-06-22 03:07:50+00:00,使用verilog编写sdram控制器,Bamboo1583/sdram_controller,Verilog,sdram_controller,15114,9,2024-05-22 05:48:20+00:00,1
7438,194688069,https://github.com/1075224835/MyDigitalClock.git,2019-07-01 14:25:24+00:00,2019年UPC应用物理专业《数字电子技术课程设计》任务内容：数字时钟设计,1075224835/MyDigitalClock,Verilog,MyDigitalClock,4604,9,2024-10-20 03:21:18+00:00,1
7439,194566400,https://github.com/shellbear/v-crypto.git,2019-06-30 22:18:42+00:00,A cryptography library for V,shellbear/v-crypto,Verilog,v-crypto,4,8,2022-07-12 14:52:59+00:00,0
7440,195227969,https://github.com/bnossum/midgetv.git,2019-07-04 11:20:27+00:00,rv32i/rv32im/rv32imc for iCE40. Wishbone interface.,bnossum/midgetv,Verilog,midgetv,7632,8,2024-07-23 12:22:31+00:00,4
7441,193865213,https://github.com/vidor-libraries/MIPI_RX_ST.git,2019-06-26 08:41:29+00:00,,vidor-libraries/MIPI_RX_ST,Verilog,MIPI_RX_ST,11,8,2024-09-26 02:50:25+00:00,3
7442,194920488,https://github.com/arghhhh/minrv32.git,2019-07-02 19:08:16+00:00,Minimal RISC-V Implementation,arghhhh/minrv32,Verilog,minrv32,123,8,2024-04-15 10:13:10+00:00,4
7443,191476706,https://github.com/seongsikpark/MANN-FPGA.git,2019-06-12 01:42:10+00:00,Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19),seongsikpark/MANN-FPGA,Verilog,MANN-FPGA,101544,8,2024-06-19 12:25:03+00:00,4
7444,196785354,https://github.com/tomabou/cpu_core.git,2019-07-14 02:30:32+00:00,,tomabou/cpu_core,Verilog,cpu_core,456,8,2024-02-14 10:35:22+00:00,1
7445,197036969,https://github.com/Sahil-Udayasingh/Verilog.git,2019-07-15 16:42:39+00:00,This repo will take you through different verilog projects,Sahil-Udayasingh/Verilog,Verilog,Verilog,1406,7,2023-12-04 13:17:14+00:00,2
7446,195458939,https://github.com/ARMmbed/fpga-ci-test-shield.git,2019-07-05 19:35:21+00:00,"Verilog source code, tests and utilities for the FPGA CI Test Shield",ARMmbed/fpga-ci-test-shield,Verilog,fpga-ci-test-shield,2881,7,2023-12-05 11:06:22+00:00,8
7447,194253219,https://github.com/sjalloq/cocotb-regfile.git,2019-06-28 10:13:21+00:00,An example testbench around an open-register-design-tool generated register file,sjalloq/cocotb-regfile,Verilog,cocotb-regfile,1276,7,2024-06-15 08:22:31+00:00,0
7448,193909872,https://github.com/MC2SC/VerySimpleCPU-public.git,2019-06-26 13:28:39+00:00,Public repository for VerySimpleCPU project,MC2SC/VerySimpleCPU-public,Verilog,VerySimpleCPU-public,1098,7,2024-09-11 15:32:46+00:00,1
7449,196195440,https://github.com/yisea123/MotionCtrl.git,2019-07-10 11:48:03+00:00,fpga motion controller,yisea123/MotionCtrl,Verilog,MotionCtrl,18,7,2024-01-16 08:56:01+00:00,0
7450,194854263,https://github.com/17373176/CPU-MIPS-verilog.git,2019-07-02 11:56:48+00:00,北航计算机组成原理课设基于MIPS小CPU设计,17373176/CPU-MIPS-verilog,Verilog,CPU-MIPS-verilog,6511,6,2024-08-25 10:20:32+00:00,2
7451,197422718,https://github.com/Tarcadia/BXU.git,2019-07-17 16:08:21+00:00,An implementation of BF based extended ISA.,Tarcadia/BXU,Verilog,BXU,37,6,2023-10-08 19:12:18+00:00,0
7452,196766426,https://github.com/softerhardware/hazelnut.git,2019-07-13 21:06:17+00:00,Hazelnut Software Defined Radio,softerhardware/hazelnut,Verilog,hazelnut,34,6,2024-04-09 23:25:12+00:00,1
7453,194916776,https://github.com/secworks/md5.git,2019-07-02 18:38:56+00:00,Hardware implementation of the hash function md5,secworks/md5,Verilog,md5,77,6,2024-09-04 15:26:54+00:00,3
7454,196790667,https://github.com/xh-liu-tech/MIPS_CPU_Experiment.git,2019-07-14 03:46:22+00:00,使用Verilog HDL开发支持MIPS-C3指令集（共50条指令）的MIPS流水线处理器,xh-liu-tech/MIPS_CPU_Experiment,Verilog,MIPS_CPU_Experiment,2730,6,2024-09-25 10:37:19+00:00,0
7455,194626900,https://github.com/secworks/aes_mask.git,2019-07-01 08:00:28+00:00,Experimental core for performing masking of AES by generating noise.,secworks/aes_mask,Verilog,aes_mask,37,5,2024-03-17 18:58:37+00:00,1
7456,192010622,https://github.com/webfpga/webfpga_icestorm_examples.git,2019-06-14 22:07:17+00:00,,webfpga/webfpga_icestorm_examples,Verilog,webfpga_icestorm_examples,4530,5,2022-08-30 03:56:20+00:00,3
7457,192244409,https://github.com/MiSTer-devel/Arcade-Asteroids_MiSTer.git,2019-06-16 22:58:59+00:00,Atari Asteroids for MiSTer,MiSTer-devel/Arcade-Asteroids_MiSTer,Verilog,Arcade-Asteroids_MiSTer,5617,5,2024-05-25 11:42:34+00:00,12
7458,194045841,https://github.com/mohanmaduri/RISC_V_Project.git,2019-06-27 07:33:10+00:00,,mohanmaduri/RISC_V_Project,Verilog,RISC_V_Project,6425,5,2021-10-14 10:01:55+00:00,0
7459,194524726,https://github.com/alexhegit/zc702_dpu140_trd.git,2019-06-30 14:23:07+00:00,TRD of DPU v1.4.0 @ Xilinx zc702 board,alexhegit/zc702_dpu140_trd,Verilog,zc702_dpu140_trd,15201,5,2024-06-25 13:53:06+00:00,0
7460,197264840,https://github.com/ben-marshall/vanilla-riscv.git,2019-07-16 20:41:11+00:00,"Vanilla RISC-V core, implementing RV32IMC",ben-marshall/vanilla-riscv,Verilog,vanilla-riscv,328,5,2024-08-08 14:34:18+00:00,3
7461,193094710,https://github.com/euvm/axi4lite_sha3.git,2019-06-21 12:31:57+00:00,,euvm/axi4lite_sha3,Verilog,axi4lite_sha3,15,5,2024-08-22 19:48:31+00:00,3
7462,197356760,https://github.com/mehrangoli/Verilog-Benchmarks.git,2019-07-17 09:18:18+00:00,This repository includes set of Verilog benchmarks,mehrangoli/Verilog-Benchmarks,Verilog,Verilog-Benchmarks,43,5,2024-10-22 23:53:42+00:00,1
7463,197614203,https://github.com/jgilcas/A500-8MB-FastRAM.git,2019-07-18 15:35:30+00:00,8MB FastRAM Board for the Amiga 500 & Amiga 500+,jgilcas/A500-8MB-FastRAM,Verilog,A500-8MB-FastRAM,51099,5,2024-10-22 10:21:49+00:00,8
7464,197289583,https://github.com/philpem/acorn_postbox.git,2019-07-17 01:05:57+00:00,Acorn ARM/RISC OS POST code reader,philpem/acorn_postbox,Verilog,acorn_postbox,43,5,2022-03-28 18:36:31+00:00,3
7465,195166096,https://github.com/philhuan/cpu.git,2019-07-04 04:00:20+00:00,使用verilog硬件设计语言设计一个五级流水线cpu,philhuan/cpu,Verilog,cpu,75,5,2023-11-07 00:29:22+00:00,0
7466,195478616,https://github.com/PIFO-TM/PIFO-NetFPGA.git,2019-07-05 23:53:20+00:00,Repository that contains the source files for a NetFPGA-based PIFO implementation.,PIFO-TM/PIFO-NetFPGA,Verilog,PIFO-NetFPGA,12155,5,2024-06-25 09:16:26+00:00,0
7467,196412397,https://github.com/Clockfix/FPGA-camera-inverse-perspective-mapping.git,2019-07-11 14:39:23+00:00,Using two OV7670 cameras and Digilent Basys3 board with Xilinx Artix 7 series FPGA performing inverse perspective image mapping and displays result on VGA monitor.,Clockfix/FPGA-camera-inverse-perspective-mapping,Verilog,FPGA-camera-inverse-perspective-mapping,427,4,2023-07-19 02:21:15+00:00,4
7468,192656007,https://github.com/MiSTer-devel/Arcade-LunarLander_MiSTer.git,2019-06-19 04:04:14+00:00,,MiSTer-devel/Arcade-LunarLander_MiSTer,Verilog,Arcade-LunarLander_MiSTer,4032,4,2024-06-08 16:58:16+00:00,8
7469,191834901,https://github.com/fayzanx/RISCV-32BitCPU.git,2019-06-13 21:22:02+00:00,A verilog (FPGA based) project & Logisim simulation for creating a functional RISC-V 32-bit CPU running all instructions.,fayzanx/RISCV-32BitCPU,Verilog,RISCV-32BitCPU,118,4,2024-05-28 21:03:45+00:00,0
7470,193043057,https://github.com/seraph42407201/FFT_IFFT_IP.git,2019-06-21 06:25:47+00:00,FFT/IFFT Configuration IP implementted using Verilog HDL,seraph42407201/FFT_IFFT_IP,Verilog,FFT_IFFT_IP,12291,4,2024-08-15 03:07:14+00:00,1
7471,193669196,https://github.com/DfX-NYUAD/2.5D_ROT.git,2019-06-25 08:42:09+00:00,The HDL framework for our 2.5D root of trust.,DfX-NYUAD/2.5D_ROT,Verilog,2.5D_ROT,689,4,2024-03-09 23:30:32+00:00,1
7472,192421357,https://github.com/jospicant/FSM_ASMD_Verilog_Icestudio.git,2019-06-17 21:29:42+00:00,"Maquinas de estado FSM (Moore,Mealy), ASMD en Verilog y usando Icestudio",jospicant/FSM_ASMD_Verilog_Icestudio,Verilog,FSM_ASMD_Verilog_Icestudio,6044,4,2021-11-07 09:02:08+00:00,1
7473,192282054,https://github.com/init-new-world/FPGALock.git,2019-06-17 05:43:31+00:00,A electronic lock used FPGA(EGO1),init-new-world/FPGALock,Verilog,FPGALock,8603,4,2023-04-27 08:37:48+00:00,1
7474,194558966,https://github.com/kokjo/misc_fpga.git,2019-06-30 20:35:09+00:00,iCE40 and ECP5 fpga libraries and projects. Using the open source toolchain yosys+nextpnr. Quality may vary.,kokjo/misc_fpga,Verilog,misc_fpga,42,4,2023-07-03 00:25:01+00:00,0
7475,191981750,https://github.com/euvm/avst_keccak.git,2019-06-14 17:25:29+00:00,UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3,euvm/avst_keccak,Verilog,avst_keccak,13,4,2024-08-22 19:48:32+00:00,4
7476,192136678,https://github.com/MiSTer-devel/Arcade-AsteroidsDeluxe_MiSTer.git,2019-06-16 00:56:52+00:00,Asteroids Deluxe,MiSTer-devel/Arcade-AsteroidsDeluxe_MiSTer,Verilog,Arcade-AsteroidsDeluxe_MiSTer,7941,4,2024-05-25 11:43:01+00:00,10
7477,195842368,https://github.com/zhang-hs/cnn.acc.bfp.git,2019-07-08 15:41:24+00:00,,zhang-hs/cnn.acc.bfp,Verilog,cnn.acc.bfp,24412,4,2022-05-09 13:22:10+00:00,3
7478,194076188,https://github.com/Hs-Cheng/Convolutional-Neural-Network-Circuit-Design.git,2019-06-27 10:39:05+00:00,Final project of Integrated Circuit Design,Hs-Cheng/Convolutional-Neural-Network-Circuit-Design,Verilog,Convolutional-Neural-Network-Circuit-Design,168506,4,2022-03-25 10:33:41+00:00,1
7479,196782384,https://github.com/A-suozhang/Fifo2AXI4.git,2019-07-14 01:45:55+00:00,"A Module To Read From Simple FIFO(with wr_en,rd_en), Give AXI4 Streaming Signal.  Used For cases that DONOT Use AXI4Ffifo",A-suozhang/Fifo2AXI4,Verilog,Fifo2AXI4,362,4,2024-05-22 05:59:24+00:00,0
7480,192101253,https://github.com/mcavoya/ccd_register.git,2019-06-15 16:37:44+00:00,Verilog HDL Cross Clock Domain Register,mcavoya/ccd_register,Verilog,ccd_register,8,3,2022-10-26 10:43:30+00:00,1
7481,191467986,https://github.com/wordandahalf/XDN.git,2019-06-12 00:17:03+00:00,A simple CPU written in Verilog based on the popular breadboard CPU made by Ben Eater,wordandahalf/XDN,Verilog,XDN,65,3,2022-10-11 01:36:56+00:00,0
7482,193875631,https://github.com/yedk/ADS131E08.git,2019-06-26 09:41:49+00:00,,yedk/ADS131E08,Verilog,ADS131E08,33,3,2024-09-23 02:26:10+00:00,0
7483,193206529,https://github.com/stephanflumm/De10nano-FPGA-Sensorless-BLDCM-controller.git,2019-06-22 07:43:01+00:00,FPGA BLDC control,stephanflumm/De10nano-FPGA-Sensorless-BLDCM-controller,Verilog,De10nano-FPGA-Sensorless-BLDCM-controller,12,3,2023-07-07 01:16:14+00:00,1
7484,195035136,https://github.com/utkarshb1/CHACHA20-Verilog-Code.git,2019-07-03 10:50:48+00:00,Modified CHACHA20 Verilog Code ,utkarshb1/CHACHA20-Verilog-Code,Verilog,CHACHA20-Verilog-Code,11610,3,2024-01-10 12:11:35+00:00,0
7485,196681936,https://github.com/jatangaur/1D-Median-Filter.git,2019-07-13 05:24:15+00:00,7-Tap 1 Dimensional Median Filter using Verilog HDL,jatangaur/1D-Median-Filter,Verilog,1D-Median-Filter,662,3,2024-05-04 13:56:02+00:00,0
7486,194460301,https://github.com/SxJyJay/mcu_design.git,2019-06-30 00:37:52+00:00,三天三夜小组mcu设计,SxJyJay/mcu_design,Verilog,mcu_design,72,3,2024-05-29 08:22:42+00:00,0
7487,193556830,https://github.com/thomas-senechal/VCasino.git,2019-06-24 18:17:46+00:00,Very simple game made to learn V,thomas-senechal/VCasino,Verilog,VCasino,2,3,2023-03-08 20:15:18+00:00,0
7488,193575557,https://github.com/garrettsworkshop/Mouserial-prototype.git,2019-06-24 20:31:04+00:00,Prototype PS/2 mouse and keyboard card for Apple II (unfinished),garrettsworkshop/Mouserial-prototype,Verilog,Mouserial-prototype,5314,3,2022-09-06 21:49:36+00:00,3
7489,197042892,https://github.com/YoonGroupUmich/osc1lite.git,2019-07-15 17:25:51+00:00,optical stimulation controller - lite edition (12 channels w/ COTS DACs) ,YoonGroupUmich/osc1lite,Verilog,osc1lite,40998,3,2024-03-22 15:54:42+00:00,1
7490,195030933,https://github.com/utkarshb1/AES-Algorithm-Verilog-Code.git,2019-07-03 10:20:46+00:00,A pipelined verilog code of AES Algorithm,utkarshb1/AES-Algorithm-Verilog-Code,Verilog,AES-Algorithm-Verilog-Code,472,3,2023-10-10 18:32:41+00:00,0
7491,196295386,https://github.com/A-suozhang/Find_MAX.git,2019-07-11 01:03:05+00:00,"The Verilog find_max Code,reading Data From Streaming Data",A-suozhang/Find_MAX,Verilog,Find_MAX,337,3,2023-12-05 06:08:56+00:00,0
7492,196676072,https://github.com/LucAce/MachXO2-SpiSlaveTestBuild.git,2019-07-13 04:00:34+00:00,Lattice MachXO2 Hardened SPI Slave Test Build,LucAce/MachXO2-SpiSlaveTestBuild,Verilog,MachXO2-SpiSlaveTestBuild,26,3,2023-03-22 20:21:23+00:00,0
7493,196161255,https://github.com/Yongxiang-Guo/Verilog_uart.git,2019-07-10 08:06:43+00:00,适用于FPGA——串口通信收发模块、组帧和解帧模块,Yongxiang-Guo/Verilog_uart,Verilog,Verilog_uart,6,3,2024-06-30 18:13:40+00:00,1
7494,191471564,https://github.com/kunalg123/raven_spi_hierarchical_physical_design.git,2019-06-12 00:56:49+00:00,Commit files needed for SPI hierarchical implementation,kunalg123/raven_spi_hierarchical_physical_design,Verilog,raven_spi_hierarchical_physical_design,122,3,2024-08-22 19:48:56+00:00,3
7495,195631716,https://github.com/ycyang0508/jtag_dpi.git,2019-07-07 09:13:59+00:00,,ycyang0508/jtag_dpi,Verilog,jtag_dpi,75,3,2022-02-17 23:09:08+00:00,0
7496,192888940,https://github.com/muhamedswelam/PCI_proj_verilog.git,2019-06-20 09:16:44+00:00,,muhamedswelam/PCI_proj_verilog,Verilog,PCI_proj_verilog,3,3,2023-10-19 01:28:33+00:00,0
7497,193301742,https://github.com/LuYuhao0624/SJTU-CS145-Computer-Architecture-Lab.git,2019-06-23 03:23:33+00:00,CS145-ArchLab,LuYuhao0624/SJTU-CS145-Computer-Architecture-Lab,Verilog,SJTU-CS145-Computer-Architecture-Lab,7,3,2023-03-12 00:02:10+00:00,1
7498,195668363,https://github.com/0xf00ff00f/rei.git,2019-07-07 15:37:15+00:00,A very simple RISC-y CPU,0xf00ff00f/rei,Verilog,rei,14,3,2023-02-01 23:15:46+00:00,0
7499,193220427,https://github.com/osmocom/osmo-rfds.git,2019-06-22 10:20:01+00:00,Osmocom RF Delay Simulator; mirror of https://gitea.osmocom.org/sdr/osmo-rfds,osmocom/osmo-rfds,Verilog,osmo-rfds,59,3,2024-07-22 19:37:33+00:00,3
7500,192346182,https://github.com/lucasssvaz/Reaper_Processor.git,2019-06-17 12:50:33+00:00,MIPS based 32-bit processor,lucasssvaz/Reaper_Processor,Verilog,Reaper_Processor,12727,3,2024-03-15 00:48:34+00:00,0
7501,195184827,https://github.com/HannoKishi/ResistiveRAM-RRAM-.git,2019-07-04 06:48:14+00:00,A simple frame of a RRAM chip which use Memoristor as the memory cell.,HannoKishi/ResistiveRAM-RRAM-,Verilog,ResistiveRAM-RRAM-,22,3,2024-03-29 11:49:00+00:00,1
7502,193336177,https://github.com/wzh99/Archlabs.git,2019-06-23 10:46:20+00:00,SJTU CS145 Computer Architecture Labs.,wzh99/Archlabs,Verilog,Archlabs,1510,3,2023-05-24 18:29:37+00:00,4
7503,193725626,https://github.com/jimmysitu/FormalCourseExercise.git,2019-06-25 14:37:33+00:00,Exercise of Formal Verification Courseware,jimmysitu/FormalCourseExercise,Verilog,FormalCourseExercise,66,3,2024-03-13 07:21:22+00:00,0
7504,197058783,https://github.com/davewoo999/Acorn_System1_MiSTer.git,2019-07-15 19:22:16+00:00,A port of the Acorn System 1 computer from 1979,davewoo999/Acorn_System1_MiSTer,Verilog,Acorn_System1_MiSTer,793,2,2022-06-26 15:30:20+00:00,0
7505,196724400,https://github.com/b03901165Shih/2019-FPGA-training-course.git,2019-07-13 13:24:43+00:00,2019 FPGA Course for New Members ,b03901165Shih/2019-FPGA-training-course,Verilog,2019-FPGA-training-course,2425,2,2021-06-02 01:32:04+00:00,0
7506,192635364,https://github.com/Hakstar/SingleCPU.git,2019-06-19 01:20:02+00:00,UESTC-CS,Hakstar/SingleCPU,Verilog,SingleCPU,10,2,2023-11-01 04:43:13+00:00,0
7507,196483925,https://github.com/joshchengwk/viterbi_decoder.git,2019-07-12 00:55:12+00:00,A soft decision Viterbi decoder,joshchengwk/viterbi_decoder,Verilog,viterbi_decoder,1086,2,2024-05-16 08:35:50+00:00,0
7508,192273162,https://github.com/soltanloo/DirectMappedCache.git,2019-06-17 04:09:30+00:00,A simple direct-mapped cache modeled by Verilog. Part of Spring 2019 Computer Architecture course at the University of Tehran.,soltanloo/DirectMappedCache,Verilog,DirectMappedCache,5,2,2022-01-13 21:31:22+00:00,0
7509,194691820,https://github.com/hamidne/morris-mano-computer.git,2019-07-01 14:44:45+00:00,,hamidne/morris-mano-computer,Verilog,morris-mano-computer,406,2,2022-04-16 21:37:00+00:00,0
7510,197224897,https://github.com/viduraakalanka/Traffic-Light-Controller.git,2019-07-16 15:56:30+00:00,This repository contains a verilog implementation of a traffic light controller.,viduraakalanka/Traffic-Light-Controller,Verilog,Traffic-Light-Controller,7,2,2024-10-20 11:22:03+00:00,0
7511,193225173,https://github.com/hachetman/picorv32_ice40up5k_breakout.git,2019-06-22 11:14:34+00:00,project for pircorv32 on ice40 UltraPlus Breakout Board,hachetman/picorv32_ice40up5k_breakout,Verilog,picorv32_ice40up5k_breakout,23,2,2020-06-07 09:39:14+00:00,3
7512,195073547,https://github.com/dehon/prflow_leaf_bench.git,2019-07-03 14:43:55+00:00,Benchmarkset  of PRflow Leaf logic for Rosetta Benchmarks,dehon/prflow_leaf_bench,Verilog,prflow_leaf_bench,284,2,2019-07-03 22:18:40+00:00,0
7513,197516591,https://github.com/CarlosShiu/Pynq-Respeaker-DOA-Vivado.git,2019-07-18 05:20:30+00:00,,CarlosShiu/Pynq-Respeaker-DOA-Vivado,Verilog,Pynq-Respeaker-DOA-Vivado,67,2,2022-11-12 13:54:51+00:00,0
7514,192249013,https://github.com/MiSTer-devel/Arcade-Pleiads_MiSTer.git,2019-06-17 00:15:57+00:00,,MiSTer-devel/Arcade-Pleiads_MiSTer,Verilog,Arcade-Pleiads_MiSTer,9716,2,2024-06-08 16:58:19+00:00,11
7515,195836276,https://github.com/eranas97/3bit-digital-vedic-multiplier.git,2019-07-08 15:06:10+00:00,vedic mathematics based algorithms for multiplication,eranas97/3bit-digital-vedic-multiplier,Verilog,3bit-digital-vedic-multiplier,471,2,2021-04-05 10:58:44+00:00,0
7516,191565347,https://github.com/xfl03/DigitalLogicCourseWork.git,2019-06-12 12:19:17+00:00,Course Work Backup for Digital Logic,xfl03/DigitalLogicCourseWork,Verilog,DigitalLogicCourseWork,7,2,2020-08-03 04:53:56+00:00,0
7517,194901945,https://github.com/alimoezzi/32-bit-Interrupted-Multicycle-Mips-Processor.git,2019-07-02 16:50:31+00:00,,alimoezzi/32-bit-Interrupted-Multicycle-Mips-Processor,Verilog,32-bit-Interrupted-Multicycle-Mips-Processor,250,2,2023-02-06 08:55:22+00:00,0
7518,194918293,https://github.com/secworks/aead_aes_siv_cmac.git,2019-07-02 18:50:24+00:00,Hardware implementation of the AEAD_AES_SIV_CMAC,secworks/aead_aes_siv_cmac,Verilog,aead_aes_siv_cmac,70,2,2024-10-18 14:42:19+00:00,2
7519,196315813,https://github.com/saulfield/dda.git,2019-07-11 03:48:33+00:00,Digital differential analyzer proof of concept,saulfield/dda,Verilog,dda,5,2,2019-11-20 22:36:43+00:00,0
7520,191811344,https://github.com/Jorgeortiz97/lenet5.git,2019-06-13 18:07:02+00:00,,Jorgeortiz97/lenet5,Verilog,lenet5,2302,2,2024-09-24 17:28:10+00:00,2
7521,196937377,https://github.com/sndNoodle/verilog_SPIMaster.git,2019-07-15 06:26:06+00:00,Verilogで書いた簡単なSPI master,sndNoodle/verilog_SPIMaster,Verilog,verilog_SPIMaster,2,2,2021-09-26 03:22:12+00:00,0
7522,193626569,https://github.com/abhishekpratapa/computer.git,2019-06-25 03:15:55+00:00,A verilog implementation of my own computer just for fun.,abhishekpratapa/computer,Verilog,computer,126,2,2019-07-14 04:56:49+00:00,2
7523,193554685,https://github.com/p4vbox/P4VBox.git,2019-06-24 18:03:06+00:00,P4VBox development repository,p4vbox/P4VBox,Verilog,P4VBox,146557,2,2022-01-31 20:01:06+00:00,3
7524,194329571,https://github.com/penn-qel/real-time-nv-charge-control.git,2019-06-28 20:18:48+00:00,A conceptual example of the Verilog code used to run our real-time initialization of a diamond nitrogen-vacancy's charge state.,penn-qel/real-time-nv-charge-control,Verilog,real-time-nv-charge-control,21,2,2024-07-18 07:48:08+00:00,0
7525,195343332,https://github.com/Archfx/StopWatch-Basys3.git,2019-07-05 05:21:13+00:00,Stopwatch ⏱️ implemented using Verilog with Vivado,Archfx/StopWatch-Basys3,Verilog,StopWatch-Basys3,3922,2,2023-09-30 04:49:52+00:00,1
7526,191800861,https://github.com/MizzoMazzo/sysarch1.git,2019-06-13 16:51:18+00:00,,MizzoMazzo/sysarch1,Verilog,sysarch1,36,2,2020-02-02 09:56:36+00:00,0
7527,193016627,https://github.com/zhongguanggong/-5-CPU-Verilog-.git,2019-06-21 02:28:33+00:00,简单5级流水线CPU的实现,zhongguanggong/-5-CPU-Verilog-,Verilog,-5-CPU-Verilog-,9,2,2022-12-19 02:55:20+00:00,0
7528,192670102,https://github.com/Asclepius-S/SmartCar.git,2019-06-19 06:13:57+00:00,,Asclepius-S/SmartCar,Verilog,SmartCar,40,2,2024-01-21 08:42:53+00:00,0
7529,192893840,https://github.com/jackfan00/btbd.git,2019-06-20 09:46:42+00:00,bluetooth baseband,jackfan00/btbd,Verilog,btbd,206,2,2023-07-24 07:50:12+00:00,1
7530,192496119,https://github.com/jczh98/mips-pipelinedcpu.git,2019-06-18 08:14:24+00:00,UESTC Computer Architecture experiment,jczh98/mips-pipelinedcpu,Verilog,mips-pipelinedcpu,42,2,2024-02-22 14:59:03+00:00,1
7531,193466287,https://github.com/godxiang/FPFA_EXC.git,2019-06-24 08:34:00+00:00,this directory is used as a learning FPGA directory,godxiang/FPFA_EXC,Verilog,FPFA_EXC,233553,2,2024-09-05 00:35:55+00:00,2
7532,195361078,https://github.com/lawrie/blackicemx_examples.git,2019-07-05 07:30:33+00:00,,lawrie/blackicemx_examples,Verilog,blackicemx_examples,161,2,2022-07-18 18:26:35+00:00,1
7533,196001511,https://github.com/yanaginx/FPGADigitClock.git,2019-07-09 12:11:12+00:00,1st FPGA Result,yanaginx/FPGADigitClock,Verilog,FPGADigitClock,39,1,2020-04-19 03:41:25+00:00,0
7534,196962344,https://github.com/HandSomeLEEw/LongXinCup-1.git,2019-07-15 08:57:30+00:00,,HandSomeLEEw/LongXinCup-1,Verilog,LongXinCup-1,12619,1,2020-06-16 07:51:45+00:00,0
7535,193860811,https://github.com/vidor-libraries/i2c.git,2019-06-26 08:16:47+00:00,,vidor-libraries/i2c,Verilog,i2c,19,1,2022-06-21 19:12:23+00:00,0
7536,196283104,https://github.com/Digilent/Analog-Discovery-Studio-Cmod-S7-SPI.git,2019-07-10 22:31:29+00:00,,Digilent/Analog-Discovery-Studio-Cmod-S7-SPI,Verilog,Analog-Discovery-Studio-Cmod-S7-SPI,15,1,2019-11-20 16:46:53+00:00,1
7537,194781874,https://github.com/darklyght/Basys3-Signal-Generator.git,2019-07-02 03:29:42+00:00,,darklyght/Basys3-Signal-Generator,Verilog,Basys3-Signal-Generator,174,1,2022-05-01 05:13:13+00:00,1
7538,197739250,https://github.com/czshuai/myCPU.git,2019-07-19 08:57:41+00:00,Five stage pipeline support exception and axi bus. ,czshuai/myCPU,Verilog,myCPU,35,1,2023-05-18 08:24:15+00:00,0
7539,192814147,https://github.com/raman-chumber/FIFO.git,2019-06-19 22:51:31+00:00,"Designed, validated and synthesized a parameterized first-in first-out buffer in Verilog. An asynchronous buffer that transmits data from one clock domain to another with different frequencies and various design specifications such as empty and full flag conditions designed in Verilog.",raman-chumber/FIFO,Verilog,FIFO,26,1,2023-04-23 01:47:42+00:00,1
7540,193441847,https://github.com/NorthWardTop/lcd-driver-CFAH1602BTMCJP.git,2019-06-24 05:48:21+00:00,在DE2_70 FPGA上用Verilog实现LCD驱动程序,NorthWardTop/lcd-driver-CFAH1602BTMCJP,Verilog,lcd-driver-CFAH1602BTMCJP,23359,1,2019-11-21 11:01:53+00:00,1
7541,192251619,https://github.com/tommythorn/bemicro_cva9_jtaguart.git,2019-06-17 00:53:21+00:00,Small example design for BeMicro CV-A9 using JTAGUART and LEDs,tommythorn/bemicro_cva9_jtaguart,Verilog,bemicro_cva9_jtaguart,15,1,2022-03-17 00:25:24+00:00,0
7542,196769892,https://github.com/JanOlencki/ml505-video-processing.git,2019-07-13 21:59:21+00:00,,JanOlencki/ml505-video-processing,Verilog,ml505-video-processing,94,1,2021-09-22 16:12:07+00:00,0
7543,193930649,https://github.com/chenxiaoyu233/mips_v5.git,2019-06-26 15:22:50+00:00,五级流水线CPU,chenxiaoyu233/mips_v5,Verilog,mips_v5,34,1,2020-11-26 06:29:33+00:00,0
7544,193830629,https://github.com/dillonhuff/axi_rtl_demo.git,2019-06-26 04:40:52+00:00,Example implementation of AXI in Verilog.,dillonhuff/axi_rtl_demo,Verilog,axi_rtl_demo,17,1,2021-07-03 15:47:48+00:00,2
7545,192635023,https://github.com/herlessalvarado/32-bits-MIPS-RISC-Processor.git,2019-06-19 01:17:18+00:00,32 bits MIPS RISC Processor final project for the course CS2201 - Computer Architecture,herlessalvarado/32-bits-MIPS-RISC-Processor,Verilog,32-bits-MIPS-RISC-Processor,975,1,2019-07-06 03:23:56+00:00,0
7546,192636104,https://github.com/Hakstar/PipelinedCPU.git,2019-06-19 01:26:00+00:00,UESTC-CS,Hakstar/PipelinedCPU,Verilog,PipelinedCPU,72,1,2022-04-27 13:38:37+00:00,1
7547,196920858,https://github.com/aravindvnair99/Verilog.git,2019-07-15 03:57:34+00:00,Collection of beginner friendly Verilog programs,aravindvnair99/Verilog,Verilog,Verilog,19,1,2021-02-11 15:14:27+00:00,0
7548,191523553,https://github.com/yuyu0127/kappa3_light_core.git,2019-06-12 07:48:14+00:00,,yuyu0127/kappa3_light_core,Verilog,kappa3_light_core,71,1,2021-06-22 15:11:31+00:00,0
7549,196919166,https://github.com/navrajkambo/De1-SoC-Verilog-Audio-HW-FX.git,2019-07-15 03:43:43+00:00,A hardware-only audio implementation on the Altera DE1-SoC FPGA using the on-board Wolfson WM7831 codec and the 64MB SDRAM,navrajkambo/De1-SoC-Verilog-Audio-HW-FX,Verilog,De1-SoC-Verilog-Audio-HW-FX,135097,1,2023-05-30 02:22:13+00:00,0
7550,195724530,https://github.com/tianyouw/minRISC.git,2019-07-08 02:42:57+00:00,A secure embedded platform using open-source technology.,tianyouw/minRISC,Verilog,minRISC,5186,1,2021-10-21 23:02:34+00:00,2
7551,193879535,https://github.com/vidor-libraries/SD_MODULATOR.git,2019-06-26 10:05:34+00:00,,vidor-libraries/SD_MODULATOR,Verilog,SD_MODULATOR,0,1,2022-06-21 19:15:30+00:00,0
7552,191526227,https://github.com/rashishshingi/Census_Transform_MATLAB_HDL_Coder.git,2019-06-12 08:04:56+00:00,This repository contains (.v) and (.m) files. Refer the readme.,rashishshingi/Census_Transform_MATLAB_HDL_Coder,Verilog,Census_Transform_MATLAB_HDL_Coder,2995,1,2022-05-20 07:51:04+00:00,0
7553,192937431,https://github.com/ricerodriguez/msp430-verilog-model.git,2019-06-20 14:44:02+00:00,Undergraduate senior project of trying to recreate the MSP430 in Verilog.,ricerodriguez/msp430-verilog-model,Verilog,msp430-verilog-model,7643,1,2020-04-24 15:22:20+00:00,0
7554,195195439,https://github.com/dxghost/CAP19-Pipeline.git,2019-07-04 07:55:29+00:00,Pipelined Risc 16-bit processor implementation,dxghost/CAP19-Pipeline,Verilog,CAP19-Pipeline,1791,1,2023-08-03 09:16:55+00:00,0
7555,195330302,https://github.com/RahulRamani23/Scream-at-Snake.git,2019-07-05 03:08:15+00:00,Term project for CSCB58 snake video game created with Verilog to run on a DE2 Board,RahulRamani23/Scream-at-Snake,Verilog,Scream-at-Snake,28013,1,2019-08-03 03:59:07+00:00,0
7556,194196101,https://github.com/sqdab/VerilogCPU.git,2019-06-28 02:55:34+00:00,ARMv8 Processor written in Verilog,sqdab/VerilogCPU,Verilog,VerilogCPU,8,1,2022-09-14 09:01:51+00:00,0
7557,192473303,https://github.com/arghavan-kpm/MIPS-SingleCycle.git,2019-06-18 05:44:26+00:00,A mips processor that executes instructions in one cycle.,arghavan-kpm/MIPS-SingleCycle,Verilog,MIPS-SingleCycle,8,1,2019-06-18 06:00:13+00:00,1
7558,192740502,https://github.com/YuunqiLiu/xfvl.git,2019-06-19 13:43:35+00:00,verilog library for xilinx FPGA,YuunqiLiu/xfvl,Verilog,xfvl,19,1,2021-07-12 18:23:40+00:00,0
7559,196798708,https://github.com/gsahil02/booth_multiplier.git,2019-07-14 05:42:40+00:00,Booth algorithm is a procedure for the multiplication of binary numbers in 2's complement representation,gsahil02/booth_multiplier,Verilog,booth_multiplier,7,1,2023-03-30 20:16:48+00:00,0
7560,193863476,https://github.com/vidor-libraries/JTAG_BRIDGE.git,2019-06-26 08:30:58+00:00,,vidor-libraries/JTAG_BRIDGE,Verilog,JTAG_BRIDGE,6,1,2022-06-21 19:17:27+00:00,0
7561,193821694,https://github.com/club113/FT245_ADC_ADFPLL.git,2019-06-26 03:18:26+00:00,可以测量S参数,club113/FT245_ADC_ADFPLL,Verilog,FT245_ADC_ADFPLL,4499,1,2019-10-31 03:41:34+00:00,0
7562,193154075,https://github.com/SuhailB/ArrayProcessor.git,2019-06-21 20:04:04+00:00,SIMD Architecture ARray Processor,SuhailB/ArrayProcessor,Verilog,ArrayProcessor,2772,1,2019-08-06 20:58:48+00:00,1
7563,191549986,https://github.com/Rana-Yehya/UART.git,2019-06-12 10:31:07+00:00,,Rana-Yehya/UART,Verilog,UART,5,1,2021-08-27 18:43:13+00:00,0
7564,195219694,https://github.com/mattvenn/spi-reset-bug.git,2019-07-04 10:18:43+00:00,,mattvenn/spi-reset-bug,Verilog,spi-reset-bug,48,1,2022-03-17 00:21:12+00:00,0
7565,196498244,https://github.com/A-suozhang/Cordic-xilinx-ip-core.git,2019-07-12 02:55:33+00:00,,A-suozhang/Cordic-xilinx-ip-core,Verilog,Cordic-xilinx-ip-core,109,1,2021-03-23 06:26:19+00:00,1
7566,196070799,https://github.com/hburaksalman/SimonGame.git,2019-07-09 19:27:08+00:00,Simon Game Implementation in Verilog,hburaksalman/SimonGame,Verilog,SimonGame,15,1,2023-08-20 18:20:29+00:00,0
7567,194007311,https://github.com/shanakaprageeth/controlsys_modules.git,2019-06-27 02:17:35+00:00,This project contains some of the verilog modules used for a motor controller,shanakaprageeth/controlsys_modules,Verilog,controlsys_modules,24,1,2022-01-25 16:42:20+00:00,1
7568,193216254,https://github.com/akkagao/v.git,2019-06-22 09:32:21+00:00,v 语言学习笔记,akkagao/v,Verilog,v,3,1,2021-07-14 21:51:57+00:00,0
7569,193658198,https://github.com/HandSomeLEEw/My_Verilog.git,2019-06-25 07:34:16+00:00,code in verilog,HandSomeLEEw/My_Verilog,Verilog,My_Verilog,12,1,2020-06-16 07:51:39+00:00,0
7570,193666304,https://github.com/MRdudu156/5-stages-pipelined-RISCV-CPU.git,2019-06-25 08:24:53+00:00,5-stages-pipelined-RISCV-CPU,MRdudu156/5-stages-pipelined-RISCV-CPU,Verilog,5-stages-pipelined-RISCV-CPU,21443,1,2022-03-25 05:25:20+00:00,0
7571,196086094,https://github.com/7uner/CSCB58_bomberman.git,2019-07-09 21:24:59+00:00,CSCB58 final project,7uner/CSCB58_bomberman,Verilog,CSCB58_bomberman,17,1,2019-07-09 22:42:20+00:00,0
7572,192427535,https://github.com/BlaskoEric/CSE401-Computer-Architecture.git,2019-06-17 22:37:16+00:00,,BlaskoEric/CSE401-Computer-Architecture,Verilog,CSE401-Computer-Architecture,38,1,2019-06-18 17:03:51+00:00,0
7573,192445303,https://github.com/AnthonyKenny98/MIPS-Processor.git,2019-06-18 01:46:34+00:00,,AnthonyKenny98/MIPS-Processor,Verilog,MIPS-Processor,4940,1,2021-02-16 03:18:02+00:00,0
7574,192691665,https://github.com/BBwanaz/tictactoe.git,2019-06-19 08:30:51+00:00,Tictactoe game compiled on the De1SOC using Verilog and works when board is connected to computer with VGA cable.,BBwanaz/tictactoe,Verilog,tictactoe,19,1,2022-05-10 05:16:31+00:00,2
7575,192095312,https://github.com/arghavan-kpm/MIPS-pipeline.git,2019-06-15 15:38:34+00:00,A mips processor that executes instructions in pipelined way,arghavan-kpm/MIPS-pipeline,Verilog,MIPS-pipeline,9,1,2020-02-13 13:11:53+00:00,1
7576,193958801,https://github.com/XGsombra/Tank-Battle-1.0.git,2019-06-26 18:35:02+00:00,This is the project of CSCB58 2019 Summer.,XGsombra/Tank-Battle-1.0,Verilog,Tank-Battle-1.0,69,1,2020-12-14 03:27:02+00:00,3
7577,195954545,https://github.com/eecheng87/Image-convolutional-circuit-design.git,2019-07-09 07:20:42+00:00,,eecheng87/Image-convolutional-circuit-design,Verilog,Image-convolutional-circuit-design,1057,1,2023-10-18 08:46:33+00:00,1
7578,194372937,https://github.com/davechan813/CS-M51A.git,2019-06-29 06:32:19+00:00,UCLA CS M51A,davechan813/CS-M51A,Verilog,CS-M51A,225,1,2024-03-22 03:16:51+00:00,0
7579,193637806,https://github.com/shuji-oh/Tapped_Delay_TDC.git,2019-06-25 05:03:21+00:00,,shuji-oh/Tapped_Delay_TDC,Verilog,Tapped_Delay_TDC,35,1,2024-04-09 12:27:06+00:00,1
7580,196447165,https://github.com/wisam-m/AMazing-CSCB58.git,2019-07-11 18:33:53+00:00,"A Verilog maze game running on the Altera DE2 Board. Project for CSCB58, Summer 2019 at UofT Scarborough.",wisam-m/AMazing-CSCB58,Verilog,AMazing-CSCB58,4652,1,2020-01-31 20:07:11+00:00,0
7581,196476048,https://github.com/elijahlorden/Verilog-stuff.git,2019-07-11 23:13:05+00:00,Testing,elijahlorden/Verilog-stuff,Verilog,Verilog-stuff,758,1,2019-09-16 08:16:30+00:00,0
7582,193373379,https://github.com/nsluhrs/i2s_mic_verilog.git,2019-06-23 16:53:10+00:00,a receiver core for the sph0645lm4h MEMS microphone,nsluhrs/i2s_mic_verilog,Verilog,i2s_mic_verilog,16,1,2022-09-19 18:23:45+00:00,0
7583,195604320,https://github.com/qycss/Design-of-5-level-pipelined-processor.git,2019-07-07 03:09:51+00:00,含冒险的五级流水线处理器设计,qycss/Design-of-5-level-pipelined-processor,Verilog,Design-of-5-level-pipelined-processor,621,1,2023-10-24 06:44:01+00:00,0
7584,195522395,https://github.com/Ryushane/SPI-with-PINGPONG-RAM.git,2019-07-06 09:35:21+00:00,,Ryushane/SPI-with-PINGPONG-RAM,Verilog,SPI-with-PINGPONG-RAM,736,1,2020-10-04 07:28:39+00:00,0
7585,192241640,https://github.com/mcavoya/uart_transmitter.git,2019-06-16 22:13:56+00:00,Verilog HDL UART Transmitter,mcavoya/uart_transmitter,Verilog,uart_transmitter,4,1,2022-10-26 10:44:07+00:00,0
7586,192435384,https://github.com/allendomar/SDRAMController.git,2019-06-18 00:16:34+00:00,FPGA controller for SDR SDRAM Micron 64Mb,allendomar/SDRAMController,Verilog,SDRAMController,3973,1,2023-09-06 15:02:25+00:00,0
7587,195809941,https://github.com/Verdvana/System_Index.git,2019-07-08 12:43:40+00:00,带PLL的全局时钟管理模块,Verdvana/System_Index,Verilog,System_Index,4,1,2022-06-06 06:17:02+00:00,1
7588,191954366,https://github.com/Ametoki/FPGA_Xilinx-Spartan-6_Projects.git,2019-06-14 14:12:18+00:00,Some simple projects based on Xilinx Spartan-6 series.,Ametoki/FPGA_Xilinx-Spartan-6_Projects,Verilog,FPGA_Xilinx-Spartan-6_Projects,71910,1,2022-01-23 12:40:25+00:00,0
7589,194533134,https://github.com/honorpeter/Hard-CNN.git,2019-06-30 15:42:01+00:00,2018 Summer,honorpeter/Hard-CNN,Verilog,Hard-CNN,172,1,2021-03-05 08:32:52+00:00,0
7590,194662557,https://github.com/xxzzll11111/softmax_fpga.git,2019-07-01 11:46:59+00:00,,xxzzll11111/softmax_fpga,Verilog,softmax_fpga,11,1,2021-05-29 10:22:17+00:00,0
7591,193100829,https://github.com/jeangeorge/semaphore-verilog.git,2019-06-21 13:15:36+00:00,Trabalho Prático 4 da disciplina Introdução a Sistemas Lógicos - UFMG,jeangeorge/semaphore-verilog,Verilog,semaphore-verilog,791,1,2022-08-12 15:55:43+00:00,0
7592,194367787,https://github.com/qiankun214/FFT_verilog.git,2019-06-29 05:24:05+00:00,,qiankun214/FFT_verilog,Verilog,FFT_verilog,872,1,2020-03-03 05:46:49+00:00,0
7593,192474886,https://github.com/miladHakimi/Calculator_verilog.git,2019-06-18 05:56:57+00:00,,miladHakimi/Calculator_verilog,Verilog,Calculator_verilog,13,1,2021-05-15 22:40:14+00:00,0
7594,193294904,https://github.com/BharathS11/avmm_sha3.git,2019-06-23 01:37:58+00:00,UVM testbench for an sha3 implementation with Avalon MM interface,BharathS11/avmm_sha3,Verilog,avmm_sha3,20,1,2022-03-31 03:29:08+00:00,8
7595,195382387,https://github.com/ngoductuanlhp/MIPS-Processor.git,2019-07-05 09:35:08+00:00,Design MIPS processor based on Verilog and synthesize on De2i-150 FPGA board,ngoductuanlhp/MIPS-Processor,Verilog,MIPS-Processor,15773,1,2022-04-28 19:07:17+00:00,0
7596,193790231,https://github.com/fayzanx/FPGA-VerilogHDL-Course.git,2019-06-25 22:12:49+00:00,Some Examples and their solutions in VerilogHDL targeted to DE1 FPGA board.,fayzanx/FPGA-VerilogHDL-Course,Verilog,FPGA-VerilogHDL-Course,4779,1,2022-02-16 14:51:06+00:00,0
7597,193363530,https://github.com/spurserh/self_timed.git,2019-06-23 15:18:27+00:00,,spurserh/self_timed,Verilog,self_timed,805,1,2022-02-24 17:16:43+00:00,0
7598,193373828,https://github.com/sty61010/2019HDL_FinalProject_106034061.git,2019-06-23 16:57:53+00:00,,sty61010/2019HDL_FinalProject_106034061,Verilog,2019HDL_FinalProject_106034061,24,1,2020-08-10 15:39:22+00:00,0
7599,197759990,https://github.com/Johneill/Verilog.git,2019-07-19 11:19:14+00:00,,Johneill/Verilog,Verilog,Verilog,7835,1,2021-11-10 21:21:59+00:00,0
7600,197776130,https://github.com/gnarayang/RISC-V.git,2019-07-19 13:18:38+00:00,,gnarayang/RISC-V,Verilog,RISC-V,3669,1,2019-11-21 06:21:38+00:00,0
7601,193860215,https://github.com/vidor-libraries/DVI_OUT.git,2019-06-26 08:13:26+00:00,,vidor-libraries/DVI_OUT,Verilog,DVI_OUT,3,1,2024-02-06 22:27:19+00:00,1
7602,195558670,https://github.com/0x9ef/winreg.git,2019-07-06 16:09:09+00:00,Windows registry implementation in V,0x9ef/winreg,Verilog,winreg,13,1,2024-08-12 19:50:47+00:00,1
7603,197639557,https://github.com/Clockfix/FPGA-PS2.git,2019-07-18 18:42:32+00:00,How to interface a mouse with Basys 3 FPGA,Clockfix/FPGA-PS2,Verilog,FPGA-PS2,284,1,2021-07-03 18:49:16+00:00,0
7604,194028079,https://github.com/sjsong08/fpga_ml.git,2019-06-27 05:24:45+00:00,,sjsong08/fpga_ml,Verilog,fpga_ml,2644,1,2021-04-26 06:59:10+00:00,0
7605,194209235,https://github.com/athmahi/Simplified-Augmented-Reality-application.git,2019-06-28 05:02:26+00:00,,athmahi/Simplified-Augmented-Reality-application,Verilog,Simplified-Augmented-Reality-application,1627,1,2019-12-01 08:21:15+00:00,0
7606,195882506,https://github.com/davewoo999/Atom_MiSTer.git,2019-07-08 20:34:56+00:00,A port of the Acorn Atom for MiSTer,davewoo999/Atom_MiSTer,Verilog,Atom_MiSTer,2590,1,2019-07-21 21:26:44+00:00,0
7607,195913423,https://github.com/sheep-sleep/CPLD_20MHz.git,2019-07-09 01:56:56+00:00,研究生期间做的室内定位项目，基带代码的CPLD部分。,sheep-sleep/CPLD_20MHz,Verilog,CPLD_20MHz,949,1,2021-04-30 18:16:51+00:00,2
7608,197804274,https://github.com/Shahraaz/CPUVerilog.git,2019-07-19 16:00:20+00:00,Logic Design: NAND to CPU using Verilog,Shahraaz/CPUVerilog,Verilog,CPUVerilog,67,1,2020-09-04 17:34:22+00:00,0
7609,193417574,https://github.com/gurmanstoor/Tic-Tac-Toe-Game.git,2019-06-24 02:05:54+00:00,Designed a Tic Tac Toe game on a De1-SoC in Verilog that can be output onto a Monitor through a VGA port,gurmanstoor/Tic-Tac-Toe-Game,Verilog,Tic-Tac-Toe-Game,20,1,2024-05-28 07:04:06+00:00,0
7610,196666913,https://github.com/flyeagle0/NaiveMIPS-HDL.git,2019-07-13 01:58:47+00:00,,flyeagle0/NaiveMIPS-HDL,Verilog,NaiveMIPS-HDL,234754,1,2020-02-14 09:51:35+00:00,0
7611,196413883,https://github.com/sysuloongson/yxm.git,2019-07-11 14:48:21+00:00,,sysuloongson/yxm,Verilog,yxm,9,1,2019-07-16 03:08:25+00:00,0
7612,192276289,https://github.com/wyu0725/Si5345_VIO_Config.git,2019-06-17 04:44:39+00:00,,wyu0725/Si5345_VIO_Config,Verilog,Si5345_VIO_Config,1367,1,2023-10-17 10:36:40+00:00,3
7613,193555627,https://github.com/priyanka-raina/Hybrid-RRAM-NEMS.git,2019-06-24 18:09:39+00:00,Hybrid RRAM/NEMS-Based 3D Interconnect Design for Programmable Logic Devices,priyanka-raina/Hybrid-RRAM-NEMS,Verilog,Hybrid-RRAM-NEMS,109343,1,2023-07-17 06:35:32+00:00,1
7614,194224225,https://github.com/michaeldin/cubehash.git,2019-06-28 06:59:55+00:00,FPGA design and implementation of cubehash16/32-256,michaeldin/cubehash,Verilog,cubehash,1434,1,2022-02-03 14:45:36+00:00,0
7615,193913934,https://github.com/Omar-Emad/PCI-Bus.git,2019-06-26 13:50:13+00:00,,Omar-Emad/PCI-Bus,Verilog,PCI-Bus,212,1,2023-05-17 05:09:07+00:00,0
7616,195710446,https://github.com/ChenPanXYZ/CSC258-Project.git,2019-07-08 00:29:17+00:00,,ChenPanXYZ/CSC258-Project,Verilog,CSC258-Project,49847,1,2019-08-12 16:20:26+00:00,0
7617,196656520,https://github.com/andrewsil1/SevenSegController.git,2019-07-12 23:15:24+00:00,"AXI-compatible Seven Segment LED controller, with multiple configuration options",andrewsil1/SevenSegController,Verilog,SevenSegController,29,1,2022-08-11 13:34:47+00:00,0
7618,195092098,https://github.com/tomverbeure/yosys_deconstructed.git,2019-07-03 16:34:33+00:00,,tomverbeure/yosys_deconstructed,Verilog,yosys_deconstructed,93,1,2021-01-20 08:50:56+00:00,0
7619,197113954,https://github.com/LWhatever/AD.git,2019-07-16 03:30:49+00:00,ADs Driver Code,LWhatever/AD,Verilog,AD,227,1,2020-06-28 08:29:12+00:00,0
7620,193879760,https://github.com/vidor-libraries/SDRAM_ARBITER.git,2019-06-26 10:07:06+00:00,,vidor-libraries/SDRAM_ARBITER,Verilog,SDRAM_ARBITER,6,1,2022-06-21 19:15:09+00:00,0
7621,196383246,https://github.com/halesahinn/Microprocessor-Implementation-for-FPGA-with-Verilog.git,2019-07-11 11:41:51+00:00,,halesahinn/Microprocessor-Implementation-for-FPGA-with-Verilog,Verilog,Microprocessor-Implementation-for-FPGA-with-Verilog,1644,1,2022-05-15 22:19:05+00:00,0
7622,192575953,https://github.com/mibrahimfm/tp_isl_semaforos.git,2019-06-18 16:25:41+00:00,Implementar um sistema em Verilog que simule o comportamento de dois semáforos relacionados,mibrahimfm/tp_isl_semaforos,Verilog,tp_isl_semaforos,802,1,2019-06-27 11:15:22+00:00,0
7623,192621244,https://github.com/jose9706/ProyectoDigitalesII.git,2019-06-18 22:35:49+00:00,,jose9706/ProyectoDigitalesII,Verilog,ProyectoDigitalesII,2315,1,2019-07-07 02:39:45+00:00,1
7624,193122728,https://github.com/AloriumTechnology/XLR8SPISRAM.git,2019-06-21 15:37:25+00:00,"This library provides access to a SPI SRAM control XB, allowing hardware control of an attached SPI SRAM.",AloriumTechnology/XLR8SPISRAM,Verilog,XLR8SPISRAM,110,1,2022-09-13 11:51:43+00:00,0
7625,192283781,https://github.com/ThisWasntTaken/SAP1Computer.git,2019-06-17 05:58:26+00:00,A simple implementation of the Simple As Possible - 1 Computer in Verilog,ThisWasntTaken/SAP1Computer,Verilog,SAP1Computer,699,1,2020-04-04 05:35:19+00:00,0
7626,197263932,https://github.com/mrLSD/mips-one-stage-cpu.git,2019-07-16 20:35:13+00:00,MIPS 32 one stage CPU with limited ISA,mrLSD/mips-one-stage-cpu,Verilog,mips-one-stage-cpu,4,1,2022-08-01 08:40:28+00:00,1
7627,197171434,https://github.com/KruttikaBhat/COM307P-Computer-Architecture.git,2019-07-16 10:18:17+00:00,,KruttikaBhat/COM307P-Computer-Architecture,Verilog,COM307P-Computer-Architecture,1416,1,2019-07-16 11:52:26+00:00,0
7628,195921588,https://github.com/sysuloongson/Dual_Issue_Pipeline_CPU.git,2019-07-09 02:56:29+00:00,A Dual_Issue_Pipeline_CPU for Loongson Cup.,sysuloongson/Dual_Issue_Pipeline_CPU,Verilog,Dual_Issue_Pipeline_CPU,76,1,2019-07-17 03:20:50+00:00,1
7629,195921518,https://github.com/sysuloongson/ex_stage.git,2019-07-09 02:56:04+00:00,2121212,sysuloongson/ex_stage,Verilog,ex_stage,78,1,2019-07-16 05:23:05+00:00,0
7630,203724916,https://github.com/antonblanchard/microwatt.git,2019-08-22 06:02:52+00:00,A tiny Open POWER ISA softcore written in VHDL 2008,antonblanchard/microwatt,Verilog,microwatt,66963,658,2024-10-18 17:51:14+00:00,100
7631,201076719,https://github.com/chipsalliance/VeeRwolf.git,2019-08-07 15:24:36+00:00,FuseSoC-based SoC for VeeR EH1 and EL2,chipsalliance/VeeRwolf,Verilog,VeeRwolf,1448,287,2024-10-29 01:50:00+00:00,67
7632,202675791,https://github.com/im-tomu/fomu-workshop.git,2019-08-16 06:59:02+00:00,Support files for participating in a Fomu workshop,im-tomu/fomu-workshop,Verilog,fomu-workshop,27667,162,2024-07-30 17:05:21+00:00,64
7633,198223683,https://github.com/MiSTer-devel/NeoGeo_MiSTer.git,2019-07-22 12:57:16+00:00,NeoGeo for MiSTer,MiSTer-devel/NeoGeo_MiSTer,Verilog,NeoGeo_MiSTer,102061,149,2024-10-26 07:47:15+00:00,77
7634,199453138,https://github.com/ZFTurbo/MobileNet-in-FPGA.git,2019-07-29 12:57:06+00:00,Generator of verilog description for FPGA MobileNet implementation,ZFTurbo/MobileNet-in-FPGA,Verilog,MobileNet-in-FPGA,950,145,2024-10-26 02:16:13+00:00,31
7635,199992663,https://github.com/WangXuan95/FPGA-UART.git,2019-08-01 06:40:22+00:00,"Include 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调试器。",WangXuan95/FPGA-UART,Verilog,FPGA-UART,523,113,2024-10-28 12:20:35+00:00,25
7636,199056490,https://github.com/Edragon/FPGA_DOCS.git,2019-07-26 17:33:35+00:00,,Edragon/FPGA_DOCS,Verilog,FPGA_DOCS,1165591,88,2024-10-26 10:16:19+00:00,48
7637,197954777,https://github.com/ultraembedded/core_usb_cdc.git,2019-07-20 16:22:16+00:00,Basic USB-CDC device core (Verilog),ultraembedded/core_usb_cdc,Verilog,core_usb_cdc,39,72,2024-10-14 02:15:54+00:00,16
7638,202254966,https://github.com/zhajio1988/Open_RegModel.git,2019-08-14 02:04:34+00:00,":hatched_chick:Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.",zhajio1988/Open_RegModel,Verilog,Open_RegModel,9169,66,2024-05-06 02:31:25+00:00,25
7639,202252102,https://github.com/Elrori/Delta-sigma-ADC-verilog.git,2019-08-14 01:45:12+00:00,"Delta-sigma ADC,PDM audio FPGA Implementation",Elrori/Delta-sigma-ADC-verilog,Verilog,Delta-sigma-ADC-verilog,1310,66,2024-09-19 20:27:43+00:00,22
7640,200314387,https://github.com/Johnlon/spam-1.git,2019-08-03 00:44:38+00:00,"Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a ""C"" Compiler and this repo also contains my research and learning. See also the Hackaday.IO project. https://hackaday.io/project/166922-spam-1-8-bit-cpu",Johnlon/spam-1,Verilog,spam-1,214131,64,2024-10-24 17:51:21+00:00,8
7641,202915498,https://github.com/brabect1/sta_basics_course.git,2019-08-17 17:59:30+00:00,Introductory course into static timing analysis (STA).,brabect1/sta_basics_course,Verilog,sta_basics_course,2146,63,2024-10-16 14:51:14+00:00,18
7642,201666736,https://github.com/ultraembedded/core_soc.git,2019-08-10 18:13:04+00:00,"Basic Peripheral SoC (SPI, GPIO, Timer, UART)",ultraembedded/core_soc,Verilog,core_soc,65,58,2024-09-20 08:20:59+00:00,11
7643,201753306,https://github.com/ultraembedded/core_dbg_bridge.git,2019-08-11 11:01:15+00:00,UART -> AXI Bridge,ultraembedded/core_dbg_bridge,Verilog,core_dbg_bridge,22,54,2024-10-02 05:33:27+00:00,17
7644,203221974,https://github.com/BerkeleyLab/Bedrock.git,2019-08-19 17:49:05+00:00,"LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled  ",BerkeleyLab/Bedrock,Verilog,Bedrock,27461,53,2024-10-22 20:16:10+00:00,13
7645,198738774,https://github.com/risclite/verilog-divider.git,2019-07-25 02:04:31+00:00,a super-simple pipelined verilog divider. flexible to define stages,risclite/verilog-divider,Verilog,verilog-divider,35,49,2024-10-20 15:57:26+00:00,14
7646,200142067,https://github.com/ieee-ceda-datc/RDF-2019.git,2019-08-02 01:25:26+00:00,DATC RDF,ieee-ceda-datc/RDF-2019,Verilog,RDF-2019,77962,48,2024-07-15 06:39:59+00:00,14
7647,203597311,https://github.com/SinghCoder/Icarus_Verilog.git,2019-08-21 14:06:41+00:00,This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum,SinghCoder/Icarus_Verilog,Verilog,Icarus_Verilog,58845,45,2024-10-22 21:06:15+00:00,23
7648,197697072,https://github.com/sumilao/Zynq-7000-DPU-TRD.git,2019-07-19 03:42:01+00:00,Zynq-7000 DPU TRD,sumilao/Zynq-7000-DPU-TRD,Verilog,Zynq-7000-DPU-TRD,110831,45,2024-09-03 02:19:27+00:00,18
7649,197960813,https://github.com/ultraembedded/core_usb_fs_phy.git,2019-07-20 17:17:31+00:00,USB Full Speed PHY,ultraembedded/core_usb_fs_phy,Verilog,core_usb_fs_phy,18,39,2024-10-07 21:02:17+00:00,6
7650,199632300,https://github.com/Yvan-xy/verilog-doc.git,2019-07-30 10:45:20+00:00,All About HDL,Yvan-xy/verilog-doc,Verilog,verilog-doc,18195,36,2024-06-20 07:22:28+00:00,13
7651,197964589,https://github.com/ultraembedded/core_usb_bridge.git,2019-07-20 17:55:08+00:00,USB -> AXI Debug Bridge,ultraembedded/core_usb_bridge,Verilog,core_usb_bridge,23,35,2024-10-25 12:40:22+00:00,9
7652,203165721,https://github.com/maxs-well/LMS-sound-filtering-by-Verilog.git,2019-08-19 12:12:01+00:00,LMS sound filtering by Verilog,maxs-well/LMS-sound-filtering-by-Verilog,Verilog,LMS-sound-filtering-by-Verilog,10817,34,2024-10-22 09:26:30+00:00,5
7653,200038090,https://github.com/Archfx/FPGA-stereo-Camera-Basys3.git,2019-08-01 11:29:03+00:00,Integration of two camera 📷 modules to Basys 3 FPGA,Archfx/FPGA-stereo-Camera-Basys3,Verilog,FPGA-stereo-Camera-Basys3,1229,31,2024-10-29 06:03:45+00:00,8
7654,201699429,https://github.com/aquaxis/aq_mipi_csi2rx_ultrascaleplus.git,2019-08-11 00:50:30+00:00,,aquaxis/aq_mipi_csi2rx_ultrascaleplus,Verilog,aq_mipi_csi2rx_ultrascaleplus,16,28,2024-09-03 08:32:24+00:00,12
7655,202575196,https://github.com/princeofpython/Computer-Architecture.git,2019-08-15 16:25:57+00:00,"Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introduction to Computer Organisation in IIT Madras.",princeofpython/Computer-Architecture,Verilog,Computer-Architecture,2797,27,2024-10-24 23:34:39+00:00,6
7656,202905213,https://github.com/ultraembedded/core_ftdi_bridge.git,2019-08-17 16:23:53+00:00,FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge,ultraembedded/core_ftdi_bridge,Verilog,core_ftdi_bridge,20,27,2024-10-04 07:42:55+00:00,11
7657,201267735,https://github.com/scarv/scarv-cpu.git,2019-08-08 13:46:09+00:00,SCARV: a side-channel hardened RISC-V platform,scarv/scarv-cpu,Verilog,scarv-cpu,1441,24,2024-07-06 08:43:17+00:00,5
7658,198830281,https://github.com/aklsh/getting-started-with-verilog.git,2019-07-25 12:48:39+00:00,Verilog modules for beginners,aklsh/getting-started-with-verilog,Verilog,getting-started-with-verilog,46,22,2024-07-18 20:42:55+00:00,12
7659,202138640,https://github.com/kelu124/lit3rick.git,2019-08-13 12:23:30+00:00,An up5k board to manage pulse-echo ultrasound acquisition.,kelu124/lit3rick,Verilog,lit3rick,281880,21,2024-10-26 19:23:24+00:00,14
7660,200880747,https://github.com/Cra2yPierr0t/risc-v.git,2019-08-06 15:43:57+00:00,RISC-VのCPU作った,Cra2yPierr0t/risc-v,Verilog,risc-v,130,20,2024-02-28 04:03:55+00:00,0
7661,204164783,https://github.com/0x5b25/CNN_Core.git,2019-08-24 13:59:46+00:00,A CNN accelerator design inspired by MIT Eyeriss project,0x5b25/CNN_Core,Verilog,CNN_Core,83,16,2024-07-20 13:02:51+00:00,3
7662,200576187,https://github.com/RainEggplant/mips_pipeline_cpu.git,2019-08-05 03:31:57+00:00,"a simple MIPS CPU for the Fundamental Experiment of Digital Logic and Processor course of EE, Tsinghua University",RainEggplant/mips_pipeline_cpu,Verilog,mips_pipeline_cpu,1333,14,2024-09-09 01:09:41+00:00,2
7663,200833632,https://github.com/braindead/ctf-writeups.git,2019-08-06 10:57:46+00:00,My CTF writeups,braindead/ctf-writeups,Verilog,ctf-writeups,2425,13,2024-02-17 03:42:43+00:00,0
7664,199082648,https://github.com/garrettsworkshop/TimeDisk.git,2019-07-26 21:34:39+00:00,Apple II memory expansion card with 1 MB battery-backed RAM and NoSlotClock-compatible clock,garrettsworkshop/TimeDisk,Verilog,TimeDisk,46783,13,2024-09-23 09:19:19+00:00,3
7665,203908950,https://github.com/yuzeng2333/autoGenILA.git,2019-08-23 02:28:30+00:00,Automatic generation of architecture-level models for hardware from its RTL design.,yuzeng2333/autoGenILA,Verilog,autoGenILA,469273,12,2024-08-25 14:10:07+00:00,2
7666,202896656,https://github.com/dldldlfma/eyeriss_v1.git,2019-08-17 15:17:42+00:00,,dldldlfma/eyeriss_v1,Verilog,eyeriss_v1,26938,11,2024-10-17 23:12:41+00:00,4
7667,202895404,https://github.com/nguyenquanicd/AllArbiterRTLCode.git,2019-08-17 15:07:37+00:00,RTL code of some arbitration algorithm,nguyenquanicd/AllArbiterRTLCode,Verilog,AllArbiterRTLCode,17,11,2024-10-11 12:06:21+00:00,3
7668,198159473,https://github.com/panicmarvin/cmsdk_ahb_busmatrix.git,2019-07-22 06:17:10+00:00,practice configure AHB-Lite bus protocol,panicmarvin/cmsdk_ahb_busmatrix,Verilog,cmsdk_ahb_busmatrix,91,11,2024-10-09 07:51:06+00:00,9
7669,202843448,https://github.com/dinokev6/Cadence-Notes.git,2019-08-17 06:14:17+00:00,A documentation on my findings in Cadence,dinokev6/Cadence-Notes,Verilog,Cadence-Notes,1662,10,2023-02-13 13:37:12+00:00,3
7670,198592382,https://github.com/VxTeemo/RemoteOscilloScope_Sender.git,2019-07-24 08:30:40+00:00,"Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E",VxTeemo/RemoteOscilloScope_Sender,Verilog,RemoteOscilloScope_Sender,94,10,2024-10-08 09:09:38+00:00,3
7671,198106741,https://github.com/mcci-catena/catena-riscv32-fpga.git,2019-07-21 21:24:28+00:00,RISC-V 32-bit core for MCCI Catena 4710,mcci-catena/catena-riscv32-fpga,Verilog,catena-riscv32-fpga,117,9,2023-12-11 22:39:23+00:00,2
7672,203861088,https://github.com/Zee2/Typhoon.git,2019-08-22 19:38:50+00:00,Typhoon GPU on FPGA,Zee2/Typhoon,Verilog,Typhoon,602449,9,2024-10-09 21:39:04+00:00,5
7673,202233324,https://github.com/MiSTer-devel/Apple-I_MiSTer.git,2019-08-13 22:39:00+00:00,Apple I for MiSTer,MiSTer-devel/Apple-I_MiSTer,Verilog,Apple-I_MiSTer,4262,9,2022-11-05 14:45:29+00:00,5
7674,201425860,https://github.com/GaloisInc/BESSPIN-GFE-2019.git,2019-08-09 08:29:24+00:00,The DARPA SSITH-funded Government Furnished Equipment on which all secure CPUs are based.,GaloisInc/BESSPIN-GFE-2019,Verilog,BESSPIN-GFE-2019,56287,9,2023-05-25 19:05:20+00:00,4
7675,200411558,https://github.com/UndefeatedSunny/ENCODER.git,2019-08-03 19:05:24+00:00,,UndefeatedSunny/ENCODER,Verilog,ENCODER,39,8,2020-11-23 19:17:11+00:00,0
7676,201083757,https://github.com/UndefeatedSunny/JK-FLIPFLOP.git,2019-08-07 16:05:11+00:00,,UndefeatedSunny/JK-FLIPFLOP,Verilog,JK-FLIPFLOP,27,8,2020-11-23 19:17:15+00:00,0
7677,201329553,https://github.com/UndefeatedSunny/DECODER.git,2019-08-08 20:07:02+00:00,,UndefeatedSunny/DECODER,Verilog,DECODER,26,8,2020-11-23 19:17:13+00:00,0
7678,201984065,https://github.com/secworks/prince.git,2019-08-12 18:09:57+00:00,The Prince lightweight block cipher in Verilog.,secworks/prince,Verilog,prince,112,8,2024-08-16 04:48:47+00:00,5
7679,198377991,https://github.com/wangrunji0408/mips32-cpu.git,2019-07-23 07:37:58+00:00,Basic multi-cycle MIPS32 CPU,wangrunji0408/mips32-cpu,Verilog,mips32-cpu,20,7,2023-09-13 22:30:22+00:00,0
7680,199928059,https://github.com/L1ttleFlyyy/RISCVX.git,2019-07-31 20:58:36+00:00,A fully functioning RISC-V processor implemented within a week~~,L1ttleFlyyy/RISCVX,Verilog,RISCVX,56,7,2024-06-21 05:48:25+00:00,1
7681,198653989,https://github.com/npp-ntt/jtaxi.git,2019-07-24 14:40:02+00:00,Jtag to AXI lite/AXI stream IP for Xilinx,npp-ntt/jtaxi,Verilog,jtaxi,444,7,2023-02-21 15:43:48+00:00,5
7682,201769675,https://github.com/tsengs0/ECC_Hardware.git,2019-08-11 13:42:07+00:00,Hardware implementation of Error-Correction Code in Verilog,tsengs0/ECC_Hardware,Verilog,ECC_Hardware,259,7,2024-07-14 06:38:37+00:00,4
7683,202448421,https://github.com/zzemu-cn/LASER310_FPGA_DD20.git,2019-08-15 00:56:56+00:00,LASER310 FPGA FLOPPY DD20 VZ200 VZ300 DE1 DE2 MC6847,zzemu-cn/LASER310_FPGA_DD20,Verilog,LASER310_FPGA_DD20,1722,7,2024-03-29 21:01:36+00:00,4
7684,200507609,https://github.com/UndefeatedSunny/S-R-FLIPFLOP.git,2019-08-04 15:11:46+00:00,,UndefeatedSunny/S-R-FLIPFLOP,Verilog,S-R-FLIPFLOP,28,7,2020-11-23 19:17:07+00:00,0
7685,201681053,https://github.com/koenk/gb-fpga.git,2019-08-10 20:44:33+00:00,GameBoy implementation in Verilog,koenk/gb-fpga,Verilog,gb-fpga,165,6,2024-07-20 02:34:36+00:00,1
7686,200650987,https://github.com/nscscc2019/MIRROR-SWAMP.git,2019-08-05 12:27:21+00:00,"MIRROR_SWAMP is a MIPS processor capable of booting linux, and it is specially optimized for DDR3 memory access pattern.",nscscc2019/MIRROR-SWAMP,Verilog,MIRROR-SWAMP,75015,6,2021-12-25 15:21:50+00:00,2
7687,199515441,https://github.com/esophagus-now/fpga-bpf.git,2019-07-29 19:33:07+00:00,,esophagus-now/fpga-bpf,Verilog,fpga-bpf,1815,6,2023-09-22 07:31:10+00:00,0
7688,198928900,https://github.com/lyp365859350/Verilog.git,2019-07-26 02:03:07+00:00,FPGA硬件设计语言Verilog入门,lyp365859350/Verilog,Verilog,Verilog,7033,6,2024-03-25 00:48:40+00:00,0
7689,201965197,https://github.com/yasnakateb/MIPSProcessor.git,2019-08-12 16:11:05+00:00,🔮 A 32-bit MIPS Processor Implementation in Verilog HDL,yasnakateb/MIPSProcessor,Verilog,MIPSProcessor,236,6,2024-08-31 15:43:52+00:00,0
7690,204357492,https://github.com/maallyn/verilog_code.git,2019-08-25 22:37:23+00:00,I am a new verilog developer with no training. I have made my first project and I am seeking criticism from more senior and wise prople,maallyn/verilog_code,Verilog,verilog_code,14524,5,2021-02-25 17:08:45+00:00,1
7691,202080108,https://github.com/bigdot123456/wasmFPGA.git,2019-08-13 06:34:23+00:00,,bigdot123456/wasmFPGA,Verilog,wasmFPGA,55,5,2022-06-04 21:23:08+00:00,0
7692,202157088,https://github.com/mircomannino/RISC-V-Simulator.git,2019-08-13 14:02:58+00:00,A verilog simulation of the processor RISC-V,mircomannino/RISC-V-Simulator,Verilog,RISC-V-Simulator,1158,5,2024-03-17 04:49:36+00:00,1
7693,201733064,https://github.com/hitwh-nscscc/hyposoc_iot.git,2019-08-11 07:35:10+00:00,A tiny SoC made of Xilinx IP Cores and a few open-source modules by Loongson,hitwh-nscscc/hyposoc_iot,Verilog,hyposoc_iot,893,4,2023-08-04 18:38:28+00:00,1
7694,199268391,https://github.com/MaxwellWjj/ADC-DAC_Drivers.git,2019-07-28 09:38:56+00:00,"Drivers of some ADC & DAC, coding with verilog/system verilog",MaxwellWjj/ADC-DAC_Drivers,Verilog,ADC-DAC_Drivers,10,4,2022-10-17 09:31:30+00:00,0
7695,198102136,https://github.com/etherblade-net/EBV1_project_jun18.git,2019-07-21 20:28:19+00:00,EtherBlade.net Ver1 project (jun18),etherblade-net/EBV1_project_jun18,Verilog,EBV1_project_jun18,4476,4,2023-10-28 23:23:50+00:00,1
7696,197943711,https://github.com/b03901165Shih/Guided_Image_Hardware.git,2019-07-20 14:48:43+00:00,Hardware Architecture for 30fps Full-HD Guided Image Filter,b03901165Shih/Guided_Image_Hardware,Verilog,Guided_Image_Hardware,21769,4,2024-05-14 13:29:08+00:00,1
7697,197939589,https://github.com/ZhanLu00/Verilog-Space-Shooter.git,2019-07-20 14:15:32+00:00,This is a simple game with a similar style to the classic Space Invaders. You can download this Verilog game to your FPGA board. Have fun ^^^,ZhanLu00/Verilog-Space-Shooter,Verilog,Verilog-Space-Shooter,34557,4,2022-04-21 00:26:23+00:00,1
7698,202023185,https://github.com/robinsonb5/Next186_SoC.git,2019-08-12 23:15:34+00:00,"A fork of Nicolae Dumitrache's Next186_Soc project, aiming to simplify setup by loading BIOS from SD Card, and ultimately adding support for disk images.",robinsonb5/Next186_SoC,Verilog,Next186_SoC,1220,4,2022-03-30 20:27:06+00:00,0
7699,203357674,https://github.com/anirudh-chakravarthy/Computer-Architecture-Labs.git,2019-08-20 10:56:39+00:00,,anirudh-chakravarthy/Computer-Architecture-Labs,Verilog,Computer-Architecture-Labs,2452,4,2022-04-08 12:45:55+00:00,0
7700,199077628,https://github.com/ograsdijk/StemLab.git,2019-07-26 20:42:20+00:00,Modification of PyRPL,ograsdijk/StemLab,Verilog,StemLab,1180,4,2024-10-10 20:58:09+00:00,1
7701,202018566,https://github.com/joallace/verilog-safe.git,2019-08-12 22:29:42+00:00,"A verilog coded FPGA safe that uses a 18 bit password and a facial code, recognized by OpenCV,  to unlock it.",joallace/verilog-safe,Verilog,verilog-safe,764,4,2022-11-21 18:36:31+00:00,1
7702,201936717,https://github.com/noaws/Verilog_basic.git,2019-08-12 13:33:14+00:00,用Verilog实现一些数字电路的简单模块,noaws/Verilog_basic,Verilog,Verilog_basic,14,3,2022-12-09 04:07:32+00:00,2
7703,201275379,https://github.com/MaxXSoft/Uranus-OOPA.git,2019-08-08 14:27:51+00:00,Uranus OOPA (Out-of-Order Pepper Architecture),MaxXSoft/Uranus-OOPA,Verilog,Uranus-OOPA,363,3,2022-10-05 03:40:08+00:00,1
7704,200157881,https://github.com/ieee-ceda-datc/RDF-2018.git,2019-08-02 03:24:26+00:00,,ieee-ceda-datc/RDF-2018,Verilog,RDF-2018,87585,3,2023-02-17 12:32:54+00:00,1
7705,200494085,https://github.com/MaxwellWjj/Zynq_LCD_PL.git,2019-08-04 13:08:22+00:00,Littlevgl in Zynq with an LCD driver,MaxwellWjj/Zynq_LCD_PL,Verilog,Zynq_LCD_PL,212,3,2023-08-06 09:57:54+00:00,0
7706,202182295,https://github.com/liyichen-cly/Organization-CourseDesign.git,2019-08-13 16:21:04+00:00,NUAA计算机组成原理-36条指令流水线CPU,liyichen-cly/Organization-CourseDesign,Verilog,Organization-CourseDesign,638,3,2023-05-28 02:17:00+00:00,1
7707,203063855,https://github.com/amitabhyadav/q-pipeline-experimental.git,2019-08-18 22:43:53+00:00,Project Code Name: anne-hathaway,amitabhyadav/q-pipeline-experimental,Verilog,q-pipeline-experimental,86,3,2023-09-01 00:54:34+00:00,1
7708,200921266,https://github.com/erikmfox/FPGALicensePlateRecognition.git,2019-08-06 20:37:58+00:00,Capstone Project: FPGA-based License Plate Recognition,erikmfox/FPGALicensePlateRecognition,Verilog,FPGALicensePlateRecognition,16,3,2024-01-21 01:53:44+00:00,0
7709,202302003,https://github.com/wonjsohn/stdp_synaptic_competition.git,2019-08-14 07:53:19+00:00,The core wrapper for the plasticity emulating constraint-induced intervention. ,wonjsohn/stdp_synaptic_competition,Verilog,stdp_synaptic_competition,57,3,2023-03-29 06:29:44+00:00,0
7710,200811047,https://github.com/swjtu-mxb/vivado-tutorial.git,2019-08-06 08:37:46+00:00,,swjtu-mxb/vivado-tutorial,Verilog,vivado-tutorial,1046,3,2021-02-18 09:57:25+00:00,1
7711,199890998,https://github.com/HaoLuo2627/whack_a_mole.git,2019-07-31 16:20:28+00:00,大二数电实验打地鼠游戏完整项目源码。使用Verilog HDL实现,HaoLuo2627/whack_a_mole,Verilog,whack_a_mole,8350,3,2024-03-12 07:19:11+00:00,0
7712,201736245,https://github.com/Junglecuber/ZUC-algorithm.git,2019-08-11 08:08:05+00:00,,Junglecuber/ZUC-algorithm,Verilog,ZUC-algorithm,663,3,2024-10-16 08:05:35+00:00,2
7713,201224775,https://github.com/scarv/scarv-soc.git,2019-08-08 09:26:00+00:00,SCARV: a side-channel hardened RISC-V platform,scarv/scarv-soc,Verilog,scarv-soc,3085,3,2023-04-27 14:22:46+00:00,3
7714,201025648,https://github.com/cquca/csco_book_codes.git,2019-08-07 10:13:39+00:00,codes of csco book,cquca/csco_book_codes,Verilog,csco_book_codes,17,3,2021-05-02 10:25:19+00:00,0
7715,200371099,https://github.com/Shrajan/Verilog-Servo-Controller.git,2019-08-03 12:07:03+00:00,Verilog code to control multiple servos on an FPGA.,Shrajan/Verilog-Servo-Controller,Verilog,Verilog-Servo-Controller,2658,3,2024-08-09 02:36:13+00:00,0
7716,202807098,https://github.com/yasnakateb/FIFOMemory.git,2019-08-16 22:31:50+00:00,📍 A FIFO Memory Implementation in Verilog HDL,yasnakateb/FIFOMemory,Verilog,FIFOMemory,131,2,2024-06-04 08:14:34+00:00,0
7717,203947611,https://github.com/Limaomao821/selfmade_CPU.git,2019-08-23 07:30:19+00:00,code when read the book <<自己动手写CPU>>,Limaomao821/selfmade_CPU,Verilog,selfmade_CPU,11485,2,2023-04-23 16:35:40+00:00,0
7718,198160253,https://github.com/RazeNaan/MIPS_Pipelining_Matrix_multiplier.git,2019-07-22 06:22:43+00:00,,RazeNaan/MIPS_Pipelining_Matrix_multiplier,Verilog,MIPS_Pipelining_Matrix_multiplier,12,2,2020-03-27 22:42:37+00:00,0
7719,202032771,https://github.com/thinkpiece/ETRI-SW-SoC-base.git,2019-08-13 00:50:07+00:00,ETRI SW-SoC design base,thinkpiece/ETRI-SW-SoC-base,Verilog,ETRI-SW-SoC-base,36,2,2019-09-03 08:15:35+00:00,5
7720,200735377,https://github.com/8BitApple/VerilogSnake.git,2019-08-05 22:07:32+00:00,Snake game written in Verilog (not SystemVerilog b/c of issues with my FPGA) for the Xilinx Spartan 6 FPGA,8BitApple/VerilogSnake,Verilog,VerilogSnake,10,2,2024-03-27 08:58:12+00:00,1
7721,198689007,https://github.com/prashanthmypadi/rtc.git,2019-07-24 18:25:04+00:00,"A test RTC written in Verilog. 32.768kHz Crystal input. Currently outputs only date, hh:mm:ss and date doesn't reset after 30/31.",prashanthmypadi/rtc,Verilog,rtc,1,2,2023-12-22 03:30:40+00:00,0
7722,201032273,https://github.com/uXeBoy/VGA1306_dazzler.git,2019-08-07 10:58:31+00:00,FPGA Extension to Altair 8800 simulator to support the Cromemco Dazzler graphics card,uXeBoy/VGA1306_dazzler,Verilog,VGA1306_dazzler,13522,2,2019-08-15 03:41:01+00:00,2
7723,198731066,https://github.com/tmatos/acc-nano.git,2019-07-25 01:03:52+00:00,Base SW and Verilog HW for using accelerators on the Cyclone V FPGA within the Terasic DE10 Nano board,tmatos/acc-nano,Verilog,acc-nano,8609,2,2024-01-02 23:32:59+00:00,0
7724,199129998,https://github.com/cw1997/VV-ISA.git,2019-07-27 07:08:52+00:00,Design a ISA and BIOS by HDL,cw1997/VV-ISA,Verilog,VV-ISA,21,2,2021-03-31 08:56:18+00:00,0
7725,199919325,https://github.com/zongzeliunt/RTL_experiments.git,2019-07-31 19:47:22+00:00,,zongzeliunt/RTL_experiments,Verilog,RTL_experiments,4737,2,2023-01-17 07:26:47+00:00,0
7726,198120168,https://github.com/kgupta1995/10ge_mac_core_ethernet.git,2019-07-22 00:41:34+00:00,,kgupta1995/10ge_mac_core_ethernet,Verilog,10ge_mac_core_ethernet,62,2,2023-04-05 21:14:21+00:00,1
7727,202193483,https://github.com/16oh4/RISC16BitProcessor.git,2019-08-13 17:32:07+00:00,An implementation of a RISC 16-bit processor with custom Datapath and Controller.,16oh4/RISC16BitProcessor,Verilog,RISC16BitProcessor,4283,2,2022-06-23 19:58:21+00:00,0
7728,204024427,https://github.com/OpenNoahEdu/ingenic-4740.git,2019-08-23 15:25:51+00:00,from ingenic ftp /2soc/4740,OpenNoahEdu/ingenic-4740,Verilog,ingenic-4740,3202,2,2024-08-25 14:39:31+00:00,2
7729,203068152,https://github.com/raysant/single-cycle-risc-processor.git,2019-08-18 23:48:07+00:00,Single-cycle processor written in verilog,raysant/single-cycle-risc-processor,Verilog,single-cycle-risc-processor,7,1,2022-09-27 16:58:01+00:00,0
7730,198265638,https://github.com/skravats/dev.git,2019-07-22 16:45:57+00:00,,skravats/dev,Verilog,dev,343419,1,2022-02-11 13:35:25+00:00,0
7731,199606770,https://github.com/whik/Wave_Generate.git,2019-07-30 08:14:24+00:00,使用C/C++生成用于Verilog的正弦、三角波序列。,whik/Wave_Generate,Verilog,Wave_Generate,430,1,2019-07-30 11:41:09+00:00,0
7732,197739250,https://github.com/czshuai/myCPU.git,2019-07-19 08:57:41+00:00,Five stage pipeline support exception and axi bus. ,czshuai/myCPU,Verilog,myCPU,35,1,2023-05-18 08:24:15+00:00,0
7733,199250411,https://github.com/martin2250/tinyfpga-modules.git,2019-07-28 06:17:53+00:00,,martin2250/tinyfpga-modules,Verilog,tinyfpga-modules,61,1,2021-12-05 14:52:39+00:00,0
7734,203546740,https://github.com/OleJohanBerg/Smartfusion2-Mi-V.git,2019-08-21 09:02:11+00:00,,OleJohanBerg/Smartfusion2-Mi-V,Verilog,Smartfusion2-Mi-V,48765,1,2021-05-02 17:46:42+00:00,1
7735,203462103,https://github.com/discferret/microcode.git,2019-08-20 22:13:01+00:00,DiscFerret FPGA microcode,discferret/microcode,Verilog,microcode,441,1,2023-05-28 16:57:23+00:00,0
7736,202942112,https://github.com/RainyMagician/verilog-pipeline-processor.git,2019-08-18 00:03:39+00:00,RISC V pipeline processor in verilog,RainyMagician/verilog-pipeline-processor,Verilog,verilog-pipeline-processor,6370,1,2021-04-22 11:26:14+00:00,1
7737,198450008,https://github.com/qiongao/Computer_Organization.git,2019-07-23 14:43:16+00:00,计组课课设,qiongao/Computer_Organization,Verilog,Computer_Organization,3394,1,2023-11-02 07:15:34+00:00,0
7738,198821786,https://github.com/samuelreboucas07/Projeto-FPGA---pong.git,2019-07-25 11:51:21+00:00,"Este repositório possui um projeto requerido para a disciplina de Circuitos Digitais 2, o qual refere-se ao jogo de pong utilizando verilog.",samuelreboucas07/Projeto-FPGA---pong,Verilog,Projeto-FPGA---pong,23,1,2019-08-22 02:15:39+00:00,1
7739,202854401,https://github.com/marsohod4you/marsohod2bis.git,2019-08-17 08:16:21+00:00,This repo is for Cyclone IV FPGA based board marsohod2bis.Repo will contain several simple Quartus Prime Lite Edition FPGA projects.,marsohod4you/marsohod2bis,Verilog,marsohod2bis,68,1,2019-09-06 08:11:53+00:00,0
7740,198771311,https://github.com/sqdab/CRC.git,2019-07-25 06:29:52+00:00,CRC IP based on AMBA bus,sqdab/CRC,Verilog,CRC,988,1,2020-11-03 14:07:21+00:00,0
7741,198643510,https://github.com/SamWibatt/prewish-blinky.git,2019-07-24 13:42:47+00:00,"Lattice iCEstick ice40hx1k, icestorm. Ramping up to learning Wishbone. ",SamWibatt/prewish-blinky,Verilog,prewish-blinky,424,1,2020-03-21 22:24:16+00:00,0
7742,199550379,https://github.com/zhaohe123/p9030_hdl_prj.git,2019-07-30 01:18:13+00:00,the project is build for p9030,zhaohe123/p9030_hdl_prj,Verilog,p9030_hdl_prj,938,1,2020-08-31 18:15:58+00:00,1
7743,204336968,https://github.com/TunaBicim/Verilog-SingleCycleProcessor.git,2019-08-25 18:56:10+00:00,MIPS architecture inspired processor that runs custom ISA.,TunaBicim/Verilog-SingleCycleProcessor,Verilog,Verilog-SingleCycleProcessor,1816,1,2021-05-28 02:34:48+00:00,0
7744,202776140,https://github.com/sellicott/BatAmateur.git,2019-08-16 18:00:49+00:00,Simple processor for the digital logic class hosted by Battelle,sellicott/BatAmateur,Verilog,BatAmateur,97,1,2019-09-17 03:03:26+00:00,1
7745,198765874,https://github.com/AmnesiacGarden/KX9016.git,2019-07-25 05:49:51+00:00,CPU设计,AmnesiacGarden/KX9016,Verilog,KX9016,2582,1,2023-01-28 09:51:40+00:00,2
7746,204336221,https://github.com/TunaBicim/Verilog-DoorLockSystem.git,2019-08-25 18:49:15+00:00,Door Lock system that required a certain keypad combination to be entered for it to unlock.,TunaBicim/Verilog-DoorLockSystem,Verilog,Verilog-DoorLockSystem,1344,1,2021-05-28 02:35:09+00:00,0
7747,202690973,https://github.com/sdziura/ImageProcessing-Verilog-.git,2019-08-16 08:36:43+00:00,,sdziura/ImageProcessing-Verilog-,Verilog,ImageProcessing-Verilog-,8,1,2021-02-04 14:08:26+00:00,0
7748,199889377,https://github.com/d-tchmnt/Keyboard---VGA-Controller-using-SPARTAN---3-FPGA.git,2019-07-31 16:09:25+00:00,"Verilog-programmed SPARTAN-3 FPGA system for inputting and displaying characters. Specifically, certain characters (Arrow Keys, 1,2,3,4,f) are pressed on the keybord, decoded on the FPGA and the appropriate signals are sent onto the VGA. Everything regarding the synchronization and communication between FPGA, Screen and Keyboard was done manually.",d-tchmnt/Keyboard---VGA-Controller-using-SPARTAN---3-FPGA,Verilog,Keyboard---VGA-Controller-using-SPARTAN---3-FPGA,202,1,2022-02-06 12:08:06+00:00,0
7749,203290616,https://github.com/wangwei894535358/MIPS.git,2019-08-20 03:12:06+00:00,MIPS simulator， the curriculum design for the Computer Processor and System (MR329 in SJTU). ,wangwei894535358/MIPS,Verilog,MIPS,58469,1,2022-12-13 08:46:33+00:00,0
7750,200343373,https://github.com/mohamednour98/AESchipions.git,2019-08-03 06:58:44+00:00,,mohamednour98/AESchipions,Verilog,AESchipions,114,1,2019-09-09 06:51:37+00:00,0
7751,200945794,https://github.com/tsaoalbert/openroad.git,2019-08-07 00:59:38+00:00,,tsaoalbert/openroad,Verilog,openroad,14114,1,2020-02-25 06:44:46+00:00,0
7752,198022547,https://github.com/RazeNaan/Zero_one_detector.git,2019-07-21 06:45:43+00:00,,RazeNaan/Zero_one_detector,Verilog,Zero_one_detector,52,1,2019-09-03 06:07:59+00:00,0
7753,198630557,https://github.com/BrunoBMoura/BM_CORE.git,2019-07-24 12:23:18+00:00,"Single-cycle MIPS-based processor architecture, designed as the final project for the Laboratory of Computer Architecture and Organization course and later enhanced for both Laboratory of Operational Systems and Laboratory of Computer Networks courses.",BrunoBMoura/BM_CORE,Verilog,BM_CORE,6436,1,2023-03-04 02:15:43+00:00,1
7754,201197576,https://github.com/siat-lxjlab/NEW_Intan_3.0_LVDS.git,2019-08-08 06:57:23+00:00,NEW_Intan_3.0_LVDS,siat-lxjlab/NEW_Intan_3.0_LVDS,Verilog,NEW_Intan_3.0_LVDS,13190,1,2020-04-28 08:44:00+00:00,0
7755,202907365,https://github.com/meganewalsh/ECE385-digital-systems-lab.git,2019-08-17 16:43:50+00:00,Digital Systems Lab at the University of Illinois at Urbana-Champaign,meganewalsh/ECE385-digital-systems-lab,Verilog,ECE385-digital-systems-lab,104818,1,2020-04-16 14:22:38+00:00,0
7756,203156429,https://github.com/sh-cell/cpld.git,2019-08-19 11:07:58+00:00,cold,sh-cell/cpld,Verilog,cpld,55,1,2019-08-19 11:10:54+00:00,1
7757,203901704,https://github.com/rthomp10/parallel_adder_accumulator.git,2019-08-23 01:34:47+00:00,,rthomp10/parallel_adder_accumulator,Verilog,parallel_adder_accumulator,3730,1,2022-04-28 13:50:36+00:00,1
7758,203882740,https://github.com/sparkydd3/verilog-exercises.git,2019-08-22 22:30:04+00:00,"Based on P. Chu's ""Embedded SoPC Design with NIOS II Processor and Verilog Examples""",sparkydd3/verilog-exercises,Verilog,verilog-exercises,431,1,2021-04-26 16:21:10+00:00,1
7759,203492087,https://github.com/guoguodian/csapp-seq.git,2019-08-21 02:39:16+00:00,csapp cpu architecture seq implemnet,guoguodian/csapp-seq,Verilog,csapp-seq,70,1,2022-04-03 02:24:23+00:00,0
7760,200701133,https://github.com/cristianpl1996/Arquitectura-de-Computadores.git,2019-08-05 17:38:22+00:00,Diseño de Procesador ARM LEGv8,cristianpl1996/Arquitectura-de-Computadores,Verilog,Arquitectura-de-Computadores,15833,1,2020-04-16 00:44:15+00:00,0
7761,199185145,https://github.com/SunicYosen/dc-example.git,2019-07-27 15:54:33+00:00,A simple example of Design Compile usage.,SunicYosen/dc-example,Verilog,dc-example,5,1,2020-07-08 03:30:14+00:00,0
7762,200893858,https://github.com/anuragnatoo/ELE301P.git,2019-08-06 17:14:09+00:00,VLSI System Design Practice Lab ,anuragnatoo/ELE301P,Verilog,ELE301P,37,1,2020-04-21 05:15:56+00:00,1
7763,202782522,https://github.com/JohnLy57/Single-Cycle-Microprocessor-with-Heart-Rate-Monitor-Simulation.git,2019-08-16 18:50:34+00:00,Completed as a part of my Digital Logic and Computer Organization class,JohnLy57/Single-Cycle-Microprocessor-with-Heart-Rate-Monitor-Simulation,Verilog,Single-Cycle-Microprocessor-with-Heart-Rate-Monitor-Simulation,11382,1,2019-12-24 22:22:39+00:00,0
7764,200096791,https://github.com/peyton44/Flappy-Bird-FPGA.git,2019-08-01 17:58:49+00:00,Flappy Bird created using Verilog to program an DE1-SoC FPGA Board/,peyton44/Flappy-Bird-FPGA,Verilog,Flappy-Bird-FPGA,738,1,2024-05-28 06:47:23+00:00,0
7765,198139336,https://github.com/joycenerd/DD_2019.git,2019-07-22 03:21:57+00:00,All the lab for Digital Design lecture in spring semester 2019,joycenerd/DD_2019,Verilog,DD_2019,264959,1,2020-03-16 06:27:47+00:00,0
7766,197879642,https://github.com/A-suozhang/NUEDC-2017E.git,2019-07-20 04:30:49+00:00,,A-suozhang/NUEDC-2017E,Verilog,NUEDC-2017E,1397,1,2021-03-23 06:25:21+00:00,0
7767,204337622,https://github.com/TunaBicim/Verilog-MultiCycleProcessor.git,2019-08-25 19:02:24+00:00,MIPS architecture inspired processor that runs custom ISA.,TunaBicim/Verilog-MultiCycleProcessor,Verilog,Verilog-MultiCycleProcessor,1204,1,2021-05-28 02:34:29+00:00,0
7768,198548420,https://github.com/cpantel/prog_fpgas.git,2019-07-24 03:06:32+00:00,The nexys4ddr (vivado) port of https://github.com/simonmonk/prog_fpgas (ISE),cpantel/prog_fpgas,Verilog,prog_fpgas,101,1,2022-05-25 06:29:49+00:00,1
7769,198725571,https://github.com/Manish-GS/Motion-Pong.git,2019-07-25 00:04:52+00:00,A simple fun game of Pong with a twist of controlling the paddles with Ultrasonic sensors,Manish-GS/Motion-Pong,Verilog,Motion-Pong,19118,1,2019-07-27 23:53:33+00:00,0
7770,200105006,https://github.com/dlau-xilinx/pcie_exdes.git,2019-08-01 19:02:51+00:00,xilinx pcie_exdes github flow,dlau-xilinx/pcie_exdes,Verilog,pcie_exdes,4234,1,2022-11-07 07:50:10+00:00,0
7771,198113342,https://github.com/RazeNaan/Traffic_Light_controller.git,2019-07-21 23:01:17+00:00,,RazeNaan/Traffic_Light_controller,Verilog,Traffic_Light_controller,65,1,2019-09-03 06:07:57+00:00,0
7772,198209990,https://github.com/sharanyavenkat25/16bit-BarrelShifter-verilog.git,2019-07-22 11:28:00+00:00,,sharanyavenkat25/16bit-BarrelShifter-verilog,Verilog,16bit-BarrelShifter-verilog,187,1,2023-08-07 08:25:31+00:00,1
7773,201797126,https://github.com/SamWibatt/prewish-blinky-5k.git,2019-08-11 17:52:23+00:00,"Same as prewish-blinky, but for the Upduino v2.0 instead of the iceStick.",SamWibatt/prewish-blinky-5k,Verilog,prewish-blinky-5k,175,1,2019-09-16 19:37:37+00:00,0
7774,201725793,https://github.com/KendrickQ/Pipeline.git,2019-08-11 06:16:31+00:00,Five stage of pipeline,KendrickQ/Pipeline,Verilog,Pipeline,31,1,2020-01-27 04:54:31+00:00,0
7775,202554418,https://github.com/carollzambelli/Izhikevich-Neural-Model.git,2019-08-15 14:19:46+00:00,,carollzambelli/Izhikevich-Neural-Model,Verilog,Izhikevich-Neural-Model,38589,1,2021-04-29 08:12:37+00:00,0
7776,199688622,https://github.com/robJolley/particleDetectorHDL.git,2019-07-30 16:26:57+00:00,Hardware implementation of particle detection algorithm in VERILOG ,robJolley/particleDetectorHDL,Verilog,particleDetectorHDL,55,1,2022-07-11 06:50:34+00:00,0
7777,197759990,https://github.com/Johneill/Verilog.git,2019-07-19 11:19:14+00:00,,Johneill/Verilog,Verilog,Verilog,7835,1,2021-11-10 21:21:59+00:00,0
7778,197776130,https://github.com/gnarayang/RISC-V.git,2019-07-19 13:18:38+00:00,,gnarayang/RISC-V,Verilog,RISC-V,3669,1,2019-11-21 06:21:38+00:00,0
7779,202458682,https://github.com/daisypaints/CO_mips36_cpu.git,2019-08-15 02:21:16+00:00,计算机组成原理实验 支持36条MIPS指令的单周期CPU,daisypaints/CO_mips36_cpu,Verilog,CO_mips36_cpu,7,1,2019-11-13 14:23:35+00:00,1
7780,202227302,https://github.com/haoge0811/CSM.git,2019-08-13 21:36:57+00:00,Current_Source_Modeling_Project,haoge0811/CSM,Verilog,CSM,189814,1,2021-01-29 00:48:29+00:00,0
7781,202872895,https://github.com/mahmood102/Protocol-Codes.git,2019-08-17 11:32:46+00:00,Vivado and SDK codes for PUF-RLA protocol,mahmood102/Protocol-Codes,Verilog,Protocol-Codes,387,1,2023-04-24 00:07:43+00:00,0
7782,201877338,https://github.com/Vulgarities/BubbleSort-54mipsCPU.git,2019-08-12 07:11:12+00:00,基于54条Mips指令cpu和七段数码管的冒泡排序,Vulgarities/BubbleSort-54mipsCPU,Verilog,BubbleSort-54mipsCPU,4,1,2021-12-08 10:42:35+00:00,0
7783,199286445,https://github.com/kalpraj2/Cache-Controller-Design-and-Architecture.git,2019-07-28 12:48:09+00:00,Repository contains 4 way set associative cache controller functional design,kalpraj2/Cache-Controller-Design-and-Architecture,Verilog,Cache-Controller-Design-and-Architecture,8,1,2022-06-21 17:04:36+00:00,0
7784,197804274,https://github.com/Shahraaz/CPUVerilog.git,2019-07-19 16:00:20+00:00,Logic Design: NAND to CPU using Verilog,Shahraaz/CPUVerilog,Verilog,CPUVerilog,67,1,2020-09-04 17:34:22+00:00,0
7785,204214236,https://github.com/lucamps/INF251-Trab1.git,2019-08-24 21:23:19+00:00,,lucamps/INF251-Trab1,Verilog,INF251-Trab1,513,1,2023-04-06 22:55:55+00:00,0
7786,200130912,https://github.com/zaikek/KeyChords.git,2019-08-01 23:19:35+00:00,CSCB58 Final Project: KeyChords,zaikek/KeyChords,Verilog,KeyChords,15072,1,2019-10-16 08:11:58+00:00,1
7787,203048575,https://github.com/m1geo/verilog-snippets.git,2019-08-18 19:39:04+00:00,Random snippets of Verilog for others to use,m1geo/verilog-snippets,Verilog,verilog-snippets,14,1,2022-02-13 23:40:34+00:00,1
7788,203784688,https://github.com/maxpark/zc702_dpu140_trd.git,2019-08-22 11:51:55+00:00,TRD of DPU v1.4.0 @ Xilinx zc702 board,maxpark/zc702_dpu140_trd,Verilog,zc702_dpu140_trd,15201,1,2023-09-11 10:56:04+00:00,5
7789,202566924,https://github.com/cr1901/yosys-experiments.git,2019-08-15 15:33:13+00:00,A collection of yosys test cases I found useful to document,cr1901/yosys-experiments,Verilog,yosys-experiments,80,1,2023-03-03 11:27:46+00:00,0
7790,202485349,https://github.com/ysc0327/Sample_Adaptive_Filter.git,2019-08-15 06:21:08+00:00, reduce sample distortion by providing offsets to pixels in in-loop filter,ysc0327/Sample_Adaptive_Filter,Verilog,Sample_Adaptive_Filter,166,1,2022-12-03 07:32:06+00:00,0
7791,204128457,https://github.com/micreven/Verilog_examples.git,2019-08-24 08:11:02+00:00,practices of verilog,micreven/Verilog_examples,Verilog,Verilog_examples,26,1,2021-09-30 08:37:35+00:00,0
7792,200438364,https://github.com/esophagus-now/pingpangpung.git,2019-08-04 01:53:34+00:00,A quick and dirty thing I threw together. Will eventually become part of fpga-bpf,esophagus-now/pingpangpung,Verilog,pingpangpung,3,1,2024-07-09 10:44:34+00:00,0
7793,198647427,https://github.com/hongshen424/mips-processor.git,2019-07-24 14:04:08+00:00,"A dual-issue superscalar pipelined MIPS architecture which includes a cache, a branch-target buffer and a multiplication coprocessor. Completed in ECE154B in Spring 2016 with my partner Tristan Seroff.",hongshen424/mips-processor,Verilog,mips-processor,16,1,2022-06-18 14:54:21+00:00,1
7794,201659442,https://github.com/loserking/Digital-IC-Lab.git,2019-08-10 17:06:23+00:00,,loserking/Digital-IC-Lab,Verilog,Digital-IC-Lab,4,1,2019-08-11 18:49:46+00:00,0
7795,201770113,https://github.com/Pritchy96/i2s-verilog.git,2019-08-11 13:45:37+00:00,,Pritchy96/i2s-verilog,Verilog,i2s-verilog,17,1,2021-01-04 11:56:53+00:00,1
7796,202019196,https://github.com/coryd5456/Signal-Generator-on-FPGA.git,2019-08-12 22:35:42+00:00,This is just a quick signal generator that I made. I have a feeling it will be useful in future projects as a selectable signal generator to test different signals.,coryd5456/Signal-Generator-on-FPGA,Verilog,Signal-Generator-on-FPGA,14,1,2020-12-30 09:58:30+00:00,0
7797,200259487,https://github.com/CTSRD-CHERI/de10pro-hps-template.git,2019-08-02 15:38:26+00:00,DEPRECATED: moved to github.com/POETSII/DE10Pro-hps-template,CTSRD-CHERI/de10pro-hps-template,Verilog,de10pro-hps-template,5054,1,2024-05-17 18:50:01+00:00,2
7798,203911395,https://github.com/sharuijinfriend/tankwar.git,2019-08-23 02:46:04+00:00,用于DE1SOC 开发板,sharuijinfriend/tankwar,Verilog,tankwar,63803,1,2024-06-03 13:29:08+00:00,0
7799,204937464,https://github.com/IBM/AccDNN.git,2019-08-28 13:23:55+00:00,A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.,IBM/AccDNN,Verilog,AccDNN,2876,395,2024-10-29 03:53:40+00:00,101
7800,206509027,https://github.com/adki/AMBA_AXI_AHB_APB.git,2019-09-05 08:04:49+00:00,AMBA bus lecture material,adki/AMBA_AXI_AHB_APB,Verilog,AMBA_AXI_AHB_APB,19193,373,2024-10-26 05:11:02+00:00,125
7801,208852968,https://github.com/enjoy-digital/usb3_pipe.git,2019-09-16 17:00:16+00:00,USB3 PIPE interface for Xilinx 7-Series,enjoy-digital/usb3_pipe,Verilog,usb3_pipe,2681,199,2024-10-18 18:53:00+00:00,31
7802,207558633,https://github.com/WangXuan95/FPGA-SDfake.git,2019-09-10 12:52:29+00:00,Imitate SDcard using FPGAs. 使用FPGA模拟和伪装SD卡。,WangXuan95/FPGA-SDfake,Verilog,FPGA-SDfake,19209,104,2024-09-20 09:01:00+00:00,22
7803,205682213,https://github.com/ultraembedded/core_audio.git,2019-09-01 13:46:16+00:00,"Audio controller (I2S, SPDIF, DAC)",ultraembedded/core_audio,Verilog,core_audio,34,80,2024-10-13 04:37:50+00:00,18
7804,205893930,https://github.com/mongrelgem/Verilog-Adders.git,2019-09-02 16:16:01+00:00,Implementing Different Adder Structures in Verilog,mongrelgem/Verilog-Adders,Verilog,Verilog-Adders,79,58,2024-10-23 02:17:57+00:00,15
7805,208881826,https://github.com/damdoy/fpga_image_processing.git,2019-09-16 19:32:49+00:00,IP operations in verilog (simulation and implementation on ice40),damdoy/fpga_image_processing,Verilog,fpga_image_processing,285,52,2024-09-14 00:52:27+00:00,14
7806,204736068,https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM.git,2019-08-27 15:43:01+00:00,tinyVision.ai Vision & Sensor FPGA System on Module,tinyvision-ai-inc/Vision-FPGA-SoM,Verilog,Vision-FPGA-SoM,94632,43,2024-10-09 08:13:06+00:00,12
7807,211235278,https://github.com/jaywonchung/Verilog-Harvard-CPU.git,2019-09-27 04:20:05+00:00,Verilog implementation of various types of CPUs,jaywonchung/Verilog-Harvard-CPU,Verilog,Verilog-Harvard-CPU,7231,36,2024-10-12 17:58:05+00:00,5
7808,205581955,https://github.com/Dfinitski/SDR-Micron.git,2019-08-31 18:28:09+00:00,SDR Micron USB receiver,Dfinitski/SDR-Micron,Verilog,SDR-Micron,28056,35,2024-05-18 13:29:28+00:00,12
7809,207437731,https://github.com/zhangzek/3x3_matrix_Systolic_Array_multiplier.git,2019-09-10 01:24:52+00:00,3×3脉动阵列乘法器,zhangzek/3x3_matrix_Systolic_Array_multiplier,Verilog,3x3_matrix_Systolic_Array_multiplier,373,33,2024-05-18 16:17:32+00:00,9
7810,204443825,https://github.com/lulinchen/FPGA_CryptoNight_V7.git,2019-08-26 09:38:07+00:00,FPGA CryptoNight V7 Minner,lulinchen/FPGA_CryptoNight_V7,Verilog,FPGA_CryptoNight_V7,94,29,2024-05-31 06:12:09+00:00,23
7811,206160179,https://github.com/anishathalye/notary.git,2019-09-03 19:48:44+00:00,Notary: A Device for Secure Transaction Approval 📟,anishathalye/notary,Verilog,notary,50,28,2023-10-04 01:27:05+00:00,6
7812,204486675,https://github.com/DangerousPrototypes/BusPirateUltraHDL.git,2019-08-26 13:55:19+00:00,Verilog for the Bus Pirate Ultra FPGA,DangerousPrototypes/BusPirateUltraHDL,Verilog,BusPirateUltraHDL,171,26,2024-04-10 01:25:09+00:00,1
7813,204736221,https://github.com/tinyvision-ai-inc/UPduino-v2.1.git,2019-08-27 15:43:51+00:00,UPduino,tinyvision-ai-inc/UPduino-v2.1,Verilog,UPduino-v2.1,9623,26,2024-10-17 16:30:19+00:00,8
7814,210089535,https://github.com/go4retro/UltiMem64.git,2019-09-22 04:19:52+00:00,Commodore 64 Internal RAM Expansion with integrated MMU,go4retro/UltiMem64,Verilog,UltiMem64,628,25,2023-11-19 18:12:18+00:00,4
7815,205693645,https://github.com/ultraembedded/minispartan6-audio.git,2019-09-01 15:11:42+00:00,miniSpartan6+ (Spartan6) FPGA based MP3 Player,ultraembedded/minispartan6-audio,Verilog,minispartan6-audio,609,25,2024-08-19 12:55:54+00:00,7
7816,208556773,https://github.com/RAPcores/rapcores.git,2019-09-15 07:17:12+00:00,Robotic Application Processor,RAPcores/rapcores,Verilog,rapcores,3178,24,2024-09-10 03:31:40+00:00,6
7817,206258981,https://github.com/wzc810049078/systolic-array-matrix-multiplier.git,2019-09-04 07:30:27+00:00,A systolic array matrix multiplier ,wzc810049078/systolic-array-matrix-multiplier,Verilog,systolic-array-matrix-multiplier,18,22,2023-12-27 14:45:38+00:00,5
7818,206059435,https://github.com/zan-pu/pipelined-zanpu.git,2019-09-03 11:18:08+00:00,A classic implementation of a classic five stage RISC pipeline CPU.,zan-pu/pipelined-zanpu,Verilog,pipelined-zanpu,480,21,2024-08-27 02:27:47+00:00,3
7819,209125599,https://github.com/4a1c0/RV32i-Verilog.git,2019-09-17 18:13:14+00:00,Simple RiscV core for academic purpose. ,4a1c0/RV32i-Verilog,Verilog,RV32i-Verilog,119085,21,2024-10-27 12:52:15+00:00,4
7820,205389224,https://github.com/CherryYang05/OpenMIPS_CPU.git,2019-08-30 13:36:30+00:00,基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽,CherryYang05/OpenMIPS_CPU,Verilog,OpenMIPS_CPU,89377,18,2024-04-08 02:46:20+00:00,3
7821,208830481,https://github.com/jimmyma8579/FPGA_MotorControl.git,2019-09-16 15:11:37+00:00,PID controller with FPGA hardware,jimmyma8579/FPGA_MotorControl,Verilog,FPGA_MotorControl,206,18,2024-10-25 11:38:18+00:00,5
7822,206197373,https://github.com/cceroici/Stochastic-Neural-Network.git,2019-09-04 00:41:09+00:00,Fully Hardware-Based Stochastic Neural Network,cceroici/Stochastic-Neural-Network,Verilog,Stochastic-Neural-Network,403,17,2024-05-19 14:48:52+00:00,4
7823,208095496,https://github.com/OpenCAPI/omi_device_ice.git,2019-09-12 16:27:55+00:00,An example OMI Device FPGA with 2 DDR4 memory ports,OpenCAPI/omi_device_ice,Verilog,omi_device_ice,1300,15,2024-05-30 08:43:35+00:00,2
7824,204752451,https://github.com/myriadrf/xtrx-fpga-source.git,2019-08-27 17:14:44+00:00,The source code for the XTRX FPGA image,myriadrf/xtrx-fpga-source,Verilog,xtrx-fpga-source,349,15,2024-04-02 08:05:38+00:00,7
7825,211453272,https://github.com/Storm-Rage0/electronic-organ.git,2019-09-28 06:10:46+00:00,数字逻辑大作业：FPGA的电子琴，基于Nexys 4板，采用Verilog实现,Storm-Rage0/electronic-organ,Verilog,electronic-organ,25,15,2024-10-14 16:59:10+00:00,0
7826,210918583,https://github.com/agranlund/tf534.git,2019-09-25 18:57:08+00:00,Atari firmware for TF530/TF534 accelerator cards,agranlund/tf534,Verilog,tf534,455,14,2023-03-12 20:15:27+00:00,14
7827,212390735,https://github.com/MaharshSuryawala/Image-Compression.git,2019-10-02 16:36:56+00:00,Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.,MaharshSuryawala/Image-Compression,Verilog,Image-Compression,9470,14,2024-09-11 00:18:38+00:00,3
7828,208474429,https://github.com/michg/pyocdriscv32.git,2019-09-14 17:07:24+00:00,Python script for controlling the debug-jtag port of riscv cores,michg/pyocdriscv32,Verilog,pyocdriscv32,15368,14,2024-06-26 13:17:51+00:00,3
7829,206059967,https://github.com/fusesoc/sd_device.git,2019-09-03 11:21:20+00:00,SD device emulator from ProjectVault,fusesoc/sd_device,Verilog,sd_device,53,14,2024-03-28 04:34:55+00:00,5
7830,206907739,https://github.com/dmohindru/dd6e.git,2019-09-07 03:03:02+00:00,"My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog",dmohindru/dd6e,Verilog,dd6e,2773,12,2024-10-08 07:09:17+00:00,4
7831,209534045,https://github.com/MrX-8B/MiSTer-Arcade-DigDug.git,2019-09-19 11:15:12+00:00,FPGA implementation of DigDug arcade game,MrX-8B/MiSTer-Arcade-DigDug,Verilog,MiSTer-Arcade-DigDug,2880,11,2020-07-02 19:08:16+00:00,0
7832,208113388,https://github.com/OpenCAPI/OpenCAPI3.0_Client_RefDesign.git,2019-09-12 18:01:15+00:00,An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development ,OpenCAPI/OpenCAPI3.0_Client_RefDesign,Verilog,OpenCAPI3.0_Client_RefDesign,8260,11,2024-06-25 07:28:45+00:00,13
7833,205770543,https://github.com/brockboe/FPGA-Space-Invaders.git,2019-09-02 03:31:09+00:00,Space invaders hardware clone on the DE2-115 FPGA dev board with a USB keyboard and VGA output.,brockboe/FPGA-Space-Invaders,Verilog,FPGA-Space-Invaders,22756,11,2024-04-29 12:03:32+00:00,2
7834,211907249,https://github.com/buttercutter/noc.git,2019-09-30 16:42:17+00:00,A simple spidergon network-on-chip with wormhole switching feature,buttercutter/noc,Verilog,noc,787,11,2024-06-19 16:50:19+00:00,0
7835,207112448,https://github.com/ljgibbslf/sm3_highP.git,2019-09-08 12:54:40+00:00,A implement of Chinese SHA(SM3) on FPGA from SHU ACTION team,ljgibbslf/sm3_highP,Verilog,sm3_highP,17,10,2024-05-20 22:23:07+00:00,5
7836,205055389,https://github.com/glixx/tkgate.git,2019-08-29 01:31:08+00:00,"Digital circuit simulator, written by Jeffery P. Hansen",glixx/tkgate,Verilog,tkgate,12080,9,2024-08-22 18:42:06+00:00,0
7837,206261917,https://github.com/wzc810049078/turbo-interleaver.git,2019-09-04 07:45:45+00:00,两级流水线的LTE4路并行输出的turbo码交织器,wzc810049078/turbo-interleaver,Verilog,turbo-interleaver,15,9,2024-04-02 11:51:38+00:00,4
7838,207209432,https://github.com/m4j0rt0m/axi-lite_uart-ipcore.git,2019-09-09 02:41:26+00:00,AXI4-Lite UART IP core,m4j0rt0m/axi-lite_uart-ipcore,Verilog,axi-lite_uart-ipcore,197,8,2024-10-28 08:52:13+00:00,0
7839,207072356,https://github.com/Hanmengnan/MIPS-CPU-implementation.git,2019-09-08 06:37:10+00:00,Use verilog to implement MIPS’s 32 simple instructions,Hanmengnan/MIPS-CPU-implementation,Verilog,MIPS-CPU-implementation,550,8,2023-08-14 03:48:19+00:00,1
7840,204473371,https://github.com/StarashZero/Co-homework.git,2019-08-26 12:42:37+00:00,计组实验作业,StarashZero/Co-homework,Verilog,Co-homework,6553,8,2024-04-17 07:02:06+00:00,2
7841,204608363,https://github.com/CatherineMeng/q-learning-accel-fpga.git,2019-08-27 03:03:24+00:00,,CatherineMeng/q-learning-accel-fpga,Verilog,q-learning-accel-fpga,493,8,2024-10-25 11:59:46+00:00,0
7842,208840968,https://github.com/Hsury/AES-Cipher-Chip.git,2019-09-16 16:00:00+00:00,"An AES cipher chip supporting 128/256 ECB mode with 8-bit half-duplex data bus, being taped out using SMIC 130nm process.",Hsury/AES-Cipher-Chip,Verilog,AES-Cipher-Chip,32288,7,2024-08-04 07:17:04+00:00,2
7843,205739496,https://github.com/LucAce/MachXO2-SpiPixelController.git,2019-09-01 22:28:46+00:00,Lattice MachXO2 SPI Slave to WS2812 Pixel Controller,LucAce/MachXO2-SpiPixelController,Verilog,MachXO2-SpiPixelController,402,7,2023-11-29 07:23:48+00:00,1
7844,211847538,https://github.com/stef/nb-fomu-hw.git,2019-09-30 11:48:42+00:00,non-blinky fomu hello world (fpga usb uart demos),stef/nb-fomu-hw,Verilog,nb-fomu-hw,4,7,2024-07-20 16:31:59+00:00,1
7845,205957121,https://github.com/sehugg/mango_one.git,2019-09-03 00:31:35+00:00,Simple Apple I-inspired 6502 computer in Verilog,sehugg/mango_one,Verilog,mango_one,27,7,2022-09-22 19:23:37+00:00,2
7846,211555059,https://github.com/ronbakrac/FPGA-Audio-Recorder-Player.git,2019-09-28 20:01:10+00:00,"A project made in Verilog for Xilinx Spartan6 FPGA board. The user interfaces the board through a PC connected via USB and using terminal such as puTTY. The project includes a Picoblze program that will output a menu of options to the users terminal where the user can then select from a list of options. These options include record, play, pause, and delete (audio increase and decrease available on physical buttons on FPGA). This project utilizes the audio codec on the Spartan6 (SM2603), the onboard DDR2 RAM, picoblaze CPU that processes user input to a state, and a finite state machine for the state produced by Picoblaze. For more details, read the readme included.",ronbakrac/FPGA-Audio-Recorder-Player,Verilog,FPGA-Audio-Recorder-Player,59,7,2023-11-27 09:28:20+00:00,4
7847,212305587,https://github.com/piyushkumarhcu/Compressed-Sensing.git,2019-10-02 09:55:38+00:00,"The term Compressed Sensing was conceived by David L. Donoho in 2006. With the leverage of extra information in terms of sparsity, the signal can be reconstructed without performing the usual steps of the Nyquist-Shannon reconstruction algorithm. A wide variety of signals including bio-signals, medical images, and radar signals are sparse in one or more domains.",piyushkumarhcu/Compressed-Sensing,Verilog,Compressed-Sensing,206,6,2024-10-09 18:42:41+00:00,2
7848,211407460,https://github.com/mriosrivas/MIPS_FPGA.git,2019-09-27 21:56:12+00:00,,mriosrivas/MIPS_FPGA,Verilog,MIPS_FPGA,153458,6,2024-10-13 08:58:06+00:00,1
7849,206748120,https://github.com/MUrielleMU/single-cycle-CPU.git,2019-09-06 08:22:34+00:00,单周期CPU设计与实现,MUrielleMU/single-cycle-CPU,,single-cycle-CPU,37264,6,2024-05-11 14:35:33+00:00,12
7850,212297057,https://github.com/DeamonYang/daq_ad9221_usb2.0.git,2019-10-02 09:06:41+00:00,,DeamonYang/daq_ad9221_usb2.0,Verilog,daq_ad9221_usb2.0,45,6,2024-01-14 01:40:08+00:00,1
7851,207438772,https://github.com/MEICLabFZU/CortexM3IPCore.git,2019-09-10 01:31:40+00:00,Based on DE10Lite,MEICLabFZU/CortexM3IPCore,Verilog,CortexM3IPCore,68592,5,2023-08-25 01:55:41+00:00,2
7852,210792680,https://github.com/qz701731tby/MIPS-pipeline-CPU-with-VGA-char-display.git,2019-09-25 08:20:47+00:00,"Using Verilog and based on vivado, I design a 5-level pipeline CPU and a VGA module to display the information of CPU. ",qz701731tby/MIPS-pipeline-CPU-with-VGA-char-display,Verilog,MIPS-pipeline-CPU-with-VGA-char-display,26,5,2024-09-19 11:37:23+00:00,0
7853,209422257,https://github.com/MiSTer-devel/Arcade-RallyX_MiSTer.git,2019-09-18 23:36:13+00:00,RallyX and NRallyX core,MiSTer-devel/Arcade-RallyX_MiSTer,Verilog,Arcade-RallyX_MiSTer,7649,5,2024-06-08 16:59:20+00:00,8
7854,208603716,https://github.com/Laxer3a/libVerilog.git,2019-09-15 14:10:57+00:00,List of convenient Verilog functions for resusability in projects.,Laxer3a/libVerilog,Verilog,libVerilog,6,5,2023-12-17 15:22:29+00:00,0
7855,204357492,https://github.com/maallyn/verilog_code.git,2019-08-25 22:37:23+00:00,I am a new verilog developer with no training. I have made my first project and I am seeking criticism from more senior and wise prople,maallyn/verilog_code,Verilog,verilog_code,14524,5,2021-02-25 17:08:45+00:00,1
7856,207111076,https://github.com/ElectronAsh/CPS1_MiSTer-master.git,2019-09-08 12:43:31+00:00,CPS1 FPGA Core WIP for MiSTer,ElectronAsh/CPS1_MiSTer-master,Verilog,CPS1_MiSTer-master,24023,5,2022-04-12 07:11:15+00:00,0
7857,205919221,https://github.com/andrsmllr/tang_primer_devbrd.git,2019-09-02 19:00:59+00:00,Play and learn with the Sipeed Tang PriMER development board featuring an Anlogic EG4S20 FPGA.,andrsmllr/tang_primer_devbrd,Verilog,tang_primer_devbrd,14,5,2022-05-09 12:04:52+00:00,0
7858,206746055,https://github.com/thisimon/Friet.git,2019-09-06 08:11:26+00:00,,thisimon/Friet,Verilog,Friet,146,5,2022-09-18 08:49:49+00:00,0
7859,210272927,https://github.com/twweeb/NTHU-LogicDesignLaboratory.git,2019-09-23 05:40:02+00:00,,twweeb/NTHU-LogicDesignLaboratory,Verilog,NTHU-LogicDesignLaboratory,25592,5,2024-09-17 04:33:00+00:00,0
7860,210059384,https://github.com/MrX-8B/MiSTer-Arcade-Druaga.git,2019-09-21 22:11:21+00:00,"FPGA implementation of ""The Tower of Druaga"" (and Mappy,DigDug II,Motos) arcade game",MrX-8B/MiSTer-Arcade-Druaga,Verilog,MiSTer-Arcade-Druaga,1121,5,2023-08-06 10:06:34+00:00,1
7861,205931224,https://github.com/mongrelgem/cMIPS.git,2019-09-02 20:25:08+00:00,"A complete classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.",mongrelgem/cMIPS,Verilog,cMIPS,4285,5,2024-06-04 02:51:27+00:00,0
7862,212054043,https://github.com/makersmelx/VE370.git,2019-10-01 09:06:49+00:00,,makersmelx/VE370,Verilog,VE370,65606,5,2024-09-25 06:46:31+00:00,2
7863,212394344,https://github.com/MaharshSuryawala/Microprocessor-Without-Interlocked-Pipeline-Stages-MIPS.git,2019-10-02 16:55:31+00:00,"RISC based 8-bits five stage pipelined processor, operating at 585 MHz clock frequency with 19 I/O pins and 28 instructions having 5 Addressing formats. Tested on Xilinx Artix-7 FPGA.",MaharshSuryawala/Microprocessor-Without-Interlocked-Pipeline-Stages-MIPS,Verilog,Microprocessor-Without-Interlocked-Pipeline-Stages-MIPS,5802,4,2024-08-20 00:55:32+00:00,1
7864,210084264,https://github.com/Roboy/iceboard.git,2019-09-22 03:20:49+00:00,next level motorboard,Roboy/iceboard,Verilog,iceboard,298490,4,2022-02-10 06:56:01+00:00,5
7865,208591660,https://github.com/linhaohao/link171.git,2019-09-15 12:35:16+00:00,FPGA link171 链路工程代码,linhaohao/link171,Verilog,link171,358,4,2024-09-29 09:00:29+00:00,5
7866,206710036,https://github.com/kdyke/65xx.git,2019-09-06 04:03:53+00:00,Various Verilog implementations of 6502/65C02/65CE02/4510 CPUs,kdyke/65xx,Verilog,65xx,500,4,2024-07-24 19:50:07+00:00,0
7867,204429213,https://github.com/PrayagS/MIPS_16bit.git,2019-08-26 08:19:07+00:00,16-bit MIPS processor implemented in Verilog (as a part of Computer Organisation course),PrayagS/MIPS_16bit,Verilog,MIPS_16bit,4162,4,2024-04-02 05:34:47+00:00,4
7868,206802470,https://github.com/Miladrzh/verilog-carry-lookahead-adder.git,2019-09-06 13:42:58+00:00,Its my midterm project for Logic Circuit Course,Miladrzh/verilog-carry-lookahead-adder,Verilog,verilog-carry-lookahead-adder,374,4,2023-11-20 08:34:00+00:00,0
7869,207209356,https://github.com/JamesUnicomb/JuFPGA.git,2019-09-09 02:40:54+00:00,This is a repository based on my own tinkering with an FPGA board. ,JamesUnicomb/JuFPGA,Verilog,JuFPGA,9649,4,2021-11-14 18:10:48+00:00,1
7870,206749840,https://github.com/zhangzek/simple-2D-convenience.git,2019-09-06 08:31:48+00:00,简易二维卷积,zhangzek/simple-2D-convenience,Verilog,simple-2D-convenience,3,4,2022-05-26 17:46:00+00:00,2
7871,210933375,https://github.com/grant4001/Sobel_DE10.git,2019-09-25 20:21:02+00:00,,grant4001/Sobel_DE10,Verilog,Sobel_DE10,113657,4,2023-05-19 22:17:22+00:00,1
7872,204410271,https://github.com/Sciroccogti/FPGA_Metro_Ticketing.git,2019-08-26 06:28:00+00:00,东南大学信息学院大三短学期FPGA课程设计——地铁售票模拟系统,Sciroccogti/FPGA_Metro_Ticketing,Verilog,FPGA_Metro_Ticketing,1094,4,2024-09-07 13:19:56+00:00,1
7873,205271829,https://github.com/EECS150/fpga_labs_fa19.git,2019-08-30 00:11:20+00:00,FPGA lab skeleton files and specs for EECS 151/251A Fall 2019,EECS150/fpga_labs_fa19,Verilog,fpga_labs_fa19,14116,4,2023-06-11 15:27:51+00:00,5
7874,210882775,https://github.com/Muellegr/FPGA-Max10-SDRAM-Project-1.git,2019-09-25 15:45:50+00:00,FPGA SDRAM ,Muellegr/FPGA-Max10-SDRAM-Project-1,Verilog,FPGA-Max10-SDRAM-Project-1,91,3,2022-05-17 04:30:52+00:00,1
7875,212008255,https://github.com/crusader2000/Verilog-Example-Codes.git,2019-10-01 03:51:57+00:00,This is a list with various combinational and sequential circuits written in Verilog. ,crusader2000/Verilog-Example-Codes,Verilog,Verilog-Example-Codes,38,3,2022-06-23 19:28:21+00:00,3
7876,206268790,https://github.com/kpi-keoa/kpi-computer-architecture-course.git,2019-09-04 08:21:31+00:00,Computer Architecture course repository,kpi-keoa/kpi-computer-architecture-course,Verilog,kpi-computer-architecture-course,24999,3,2020-10-30 22:21:30+00:00,14
7877,209935805,https://github.com/AkshayBiju10/DCT_IDCT_FPGA.git,2019-09-21 06:21:40+00:00,"Written in Verilog, Implements DCT-II AAN algorithm and it's inverse algorithm on FPGA",AkshayBiju10/DCT_IDCT_FPGA,Verilog,DCT_IDCT_FPGA,595,3,2023-05-13 03:00:26+00:00,3
7878,210930943,https://github.com/RomeoMe5/HopfieldFPGA.git,2019-09-25 20:06:40+00:00,Implementation of Hopfield network using Verilog,RomeoMe5/HopfieldFPGA,Verilog,HopfieldFPGA,1318,3,2024-05-24 14:13:08+00:00,0
7879,205371523,https://github.com/pramodsu/DesignDriverSoC.git,2019-08-30 11:46:08+00:00,Design Driver SoC for Verification Project,pramodsu/DesignDriverSoC,Verilog,DesignDriverSoC,28380,3,2023-11-28 14:43:00+00:00,3
7880,208399712,https://github.com/zhangzek/Booth_algorithm_multiplier.git,2019-09-14 06:33:39+00:00,Booth算法乘法器专题,zhangzek/Booth_algorithm_multiplier,Verilog,Booth_algorithm_multiplier,933,3,2023-04-03 05:52:27+00:00,2
7881,204636037,https://github.com/zan-pu/vivado-exp.git,2019-08-27 06:35:24+00:00,Vivado example repository.,zan-pu/vivado-exp,Verilog,vivado-exp,518,3,2024-05-17 16:49:22+00:00,0
7882,206547749,https://github.com/andrsmllr/crappy_max_ii_devbrd.git,2019-09-05 11:29:56+00:00,Play and learn some valuable lessons with a generic Ebay/China CPLD board featuring an Altera/Intel MAX II CPLD. The hardware is pretty crappy (just mine?) so it won't be much fun.,andrsmllr/crappy_max_ii_devbrd,Verilog,crappy_max_ii_devbrd,5,3,2024-06-03 22:59:23+00:00,0
7883,206736937,https://github.com/zhangzek/Sync_and_Asyn_FIFO.git,2019-09-06 07:20:50+00:00,同步与异步FIFO,zhangzek/Sync_and_Asyn_FIFO,Verilog,Sync_and_Asyn_FIFO,547,3,2024-10-09 08:32:16+00:00,2
7884,209231115,https://github.com/MrX-8B/MiSTer-Arcade-RallyX.git,2019-09-18 06:09:36+00:00,FPGA implementation of (New)Rally-X arcade game,MrX-8B/MiSTer-Arcade-RallyX,Verilog,MiSTer-Arcade-RallyX,1644,3,2020-06-03 21:11:13+00:00,1
7885,206785449,https://github.com/jihandong/openmips32.git,2019-09-06 12:06:17+00:00,trivial CPU,jihandong/openmips32,Verilog,openmips32,8922,3,2023-03-28 03:00:33+00:00,0
7886,207558237,https://github.com/ZYHowell/Illustrious.git,2019-09-10 12:50:47+00:00,"MS108 homework in ACM class, a toy RISCV CPU",ZYHowell/Illustrious,Verilog,Illustrious,2217,3,2023-03-24 19:20:34+00:00,0
7887,206914874,https://github.com/Bevis0721/Vivado-fpu-on-sea-s7.git,2019-09-07 04:21:18+00:00,,Bevis0721/Vivado-fpu-on-sea-s7,Verilog,Vivado-fpu-on-sea-s7,2282,3,2021-01-07 06:39:07+00:00,3
7888,207359241,https://github.com/yasnakateb/WMController.git,2019-09-09 16:54:03+00:00, ✨🐾✨ A Control System for Washing Machine in Verilog HDL,yasnakateb/WMController,Verilog,WMController,248,3,2024-01-25 17:36:45+00:00,1
7889,210786830,https://github.com/KlausEusford/Temperature-controller.git,2019-09-25 07:50:37+00:00,FPGA Version,KlausEusford/Temperature-controller,Verilog,Temperature-controller,6149,3,2023-07-14 10:28:16+00:00,1
7890,207573878,https://github.com/thecurryspice/cacheController.git,2019-09-10 13:55:47+00:00,"Verilog implementation of a 2 way, 4 set associative cache with the testbench behaving as a processor",thecurryspice/cacheController,Verilog,cacheController,4,3,2023-12-11 18:14:26+00:00,0
7891,210689382,https://github.com/raunaks42/ParallelPrefixAdder.git,2019-09-24 20:12:55+00:00,Alternate implementation of Brent-Kung Adder,raunaks42/ParallelPrefixAdder,Verilog,ParallelPrefixAdder,256,3,2024-07-20 12:19:45+00:00,1
7892,209748902,https://github.com/DeamonYang/jpeg_encoder.git,2019-09-20 09:01:21+00:00,jpeg encoder ,DeamonYang/jpeg_encoder,Verilog,jpeg_encoder,2370,3,2021-09-17 12:46:41+00:00,6
7893,205846669,https://github.com/Yvan-xy/Sirius.git,2019-09-02 11:55:26+00:00,CPU,Yvan-xy/Sirius,Verilog,Sirius,3693,3,2023-07-01 07:04:29+00:00,0
7894,211455783,https://github.com/Storm-Rage0/54-MIPS-CPU.git,2019-09-28 06:34:27+00:00,Verilog开发的MIPS架构54条单周期CPU,Storm-Rage0/54-MIPS-CPU,Verilog,54-MIPS-CPU,39,3,2024-10-23 02:28:29+00:00,0
7895,204829368,https://github.com/MeloYang05/CUHK-CSC3050-Project.git,2019-08-28 02:17:52+00:00,,MeloYang05/CUHK-CSC3050-Project,Verilog,CUHK-CSC3050-Project,19499,3,2023-08-19 04:32:44+00:00,0
7896,205515831,https://github.com/vassilas/High-Speed-Recursive-Ling-Adder.git,2019-08-31 08:09:56+00:00,A deep research in binary 2^n-1 Adders. And an implementation of various hybrid resursive Ling adders. ,vassilas/High-Speed-Recursive-Ling-Adder,Verilog,High-Speed-Recursive-Ling-Adder,47125,3,2023-12-28 13:13:00+00:00,1
7897,211339925,https://github.com/Cra2yPierr0t/cpu_pipeline.git,2019-09-27 14:40:27+00:00,5段パイプラインのRISC-V CPU,Cra2yPierr0t/cpu_pipeline,Verilog,cpu_pipeline,47,2,2020-08-07 05:25:20+00:00,0
7898,210802426,https://github.com/MitchellX/CPU-implement.git,2019-09-25 09:08:44+00:00,单周期CPU的Verilog实现,MitchellX/CPU-implement,Verilog,CPU-implement,207,2,2024-06-18 08:31:48+00:00,0
7899,212094465,https://github.com/zwm/sd.git,2019-10-01 12:48:29+00:00,sdio,zwm/sd,Verilog,sd,274,2,2021-10-18 11:34:05+00:00,3
7900,207556011,https://github.com/qzshi97/CNN.git,2019-09-10 12:40:47+00:00,,qzshi97/CNN,Verilog,CNN,16,2,2022-03-02 04:09:29+00:00,0
7901,211021798,https://github.com/secworks/snow5.git,2019-09-26 06:59:31+00:00,Hardware implementation of the SNOW-V stream cipher.,secworks/snow5,Verilog,snow5,42,2,2022-01-29 23:25:29+00:00,1
7902,211476347,https://github.com/danwaisel/PS2Interface_VGAInterface_Verilog.git,2019-09-28 09:28:05+00:00,A Verilog project including PS2 Interface (Keyboard Interface) and VGA Interface. By Dan Waisel and Dan Ram.,danwaisel/PS2Interface_VGAInterface_Verilog,Verilog,PS2Interface_VGAInterface_Verilog,9106,2,2024-02-20 09:42:00+00:00,0
7903,205409920,https://github.com/Affanmir/-single-cycle-RISC-V-processor-Verilog-.git,2019-08-30 15:33:51+00:00,,Affanmir/-single-cycle-RISC-V-processor-Verilog-,Verilog,-single-cycle-RISC-V-processor-Verilog-,6,2,2024-02-22 07:27:41+00:00,0
7904,208964098,https://github.com/gnodipac886/ECE385.git,2019-09-17 05:09:23+00:00,For UIUC ECE 385 FA_2019,gnodipac886/ECE385,Verilog,ECE385,38008,2,2023-04-13 06:40:19+00:00,4
7905,209754226,https://github.com/Eric-Ma-7/SaintPU.git,2019-09-20 09:28:31+00:00,Preparation for NSCSCC 2020,Eric-Ma-7/SaintPU,Verilog,SaintPU,2386,2,2019-12-06 07:31:59+00:00,2
7906,204950883,https://github.com/dh73/benchmark-sbx.git,2019-08-28 14:25:42+00:00,sbx for benchmarks/sharing between laptop-server,dh73/benchmark-sbx,Verilog,benchmark-sbx,17391,2,2024-01-16 09:39:24+00:00,0
7907,206432505,https://github.com/yib1212/Biped-robot.git,2019-09-04 23:22:59+00:00,The group project of ENGN 8537 in ANU,yib1212/Biped-robot,Verilog,Biped-robot,28,2,2021-07-30 06:56:51+00:00,1
7908,211471959,https://github.com/GabrielElkadiki/intro-to-Vivado-workshop.git,2019-09-28 08:52:42+00:00,"IEEE Carleton Intro to Vivado workshop: In this workshop, you will be designing a basic Verilog circuit for the Nexys-A7-100t. The design will make use of clock dividers, multiplexers, bit-shifting and basic logic. The workshop also emphasizes the importance of proper version control and how to achieve it with Vivado.",GabrielElkadiki/intro-to-Vivado-workshop,Verilog,intro-to-Vivado-workshop,45,2,2024-03-04 14:12:51+00:00,1
7909,204439298,https://github.com/sowjanyakandula/NN_on_FPGA.git,2019-08-26 09:13:23+00:00,Implementation of NN on FPGA,sowjanyakandula/NN_on_FPGA,Verilog,NN_on_FPGA,3133,2,2024-04-12 17:02:46+00:00,1
7910,205753596,https://github.com/MiSTer-devel/Arcade-SilverLand_MiSTer.git,2019-09-02 01:18:50+00:00,Silver Land Arcade for MiSTer,MiSTer-devel/Arcade-SilverLand_MiSTer,Verilog,Arcade-SilverLand_MiSTer,7260,2,2024-06-08 16:59:02+00:00,6
7911,211833109,https://github.com/agorararmard/RCA-CLA-CSA-Signed-Unsigned-nxm-Multiplier.git,2019-09-30 10:16:50+00:00,"This is an implementation of some adders: Ripple Carry Adder, Carry Select Adder, and Carry Lookahead Adder. And nxm dynamic parallel multipliers: Signed, and Unsigned using Verilog ",agorararmard/RCA-CLA-CSA-Signed-Unsigned-nxm-Multiplier,Verilog,RCA-CLA-CSA-Signed-Unsigned-nxm-Multiplier,32,2,2024-10-15 07:17:41+00:00,1
7912,211831489,https://github.com/agorararmard/SAR-ADC-Controller.git,2019-09-30 10:08:25+00:00,This is a SAR ADC Controller verilog implementation,agorararmard/SAR-ADC-Controller,Verilog,SAR-ADC-Controller,20,2,2024-07-28 00:55:22+00:00,3
7913,210558049,https://github.com/buttercutter/fifo.git,2019-09-24 08:59:53+00:00,A simple synchronous FIFO,buttercutter/fifo,Verilog,fifo,5,2,2021-05-13 21:33:13+00:00,0
7914,209408733,https://github.com/ArneSchwettmann/MicrowaveSource.git,2019-09-18 21:40:08+00:00,"Supplementary material for ""FPGA-Controlled Versatile Microwave Source for Cold Atom Experiments""",ArneSchwettmann/MicrowaveSource,Verilog,MicrowaveSource,930,2,2019-09-21 12:58:05+00:00,0
7915,207564154,https://github.com/OIdiotLin/HDLBits-solutions.git,2019-09-10 13:16:14+00:00,My own solutions for HDLBits problem sets.,OIdiotLin/HDLBits-solutions,Verilog,HDLBits-solutions,16,2,2020-10-17 18:36:58+00:00,1
7916,205182491,https://github.com/timdyh/BUAA-CO-2018.git,2019-08-29 14:28:35+00:00,2017级北航计算机学院计算机组成课程设计,timdyh/BUAA-CO-2018,Verilog,BUAA-CO-2018,13692,2,2021-04-23 08:31:23+00:00,0
7917,207232514,https://github.com/SokolovRV/FPGAVectorControl.git,2019-09-09 05:42:21+00:00,,SokolovRV/FPGAVectorControl,Verilog,FPGAVectorControl,17820,2,2023-05-27 00:38:33+00:00,0
7918,205926239,https://github.com/danchitnis/FPGA-text-overlay.git,2019-09-02 19:48:14+00:00,Analog PAL/NTSC video text overlay using Xilinx Spartan-3E FPGA,danchitnis/FPGA-text-overlay,Verilog,FPGA-text-overlay,348,2,2023-01-28 05:30:13+00:00,0
7919,210403374,https://github.com/briansune/Spartan_3_sdram_ftf_driver.git,2019-09-23 16:33:03+00:00,,briansune/Spartan_3_sdram_ftf_driver,Verilog,Spartan_3_sdram_ftf_driver,16138,2,2023-07-25 14:29:14+00:00,1
7920,206548920,https://github.com/KausikN/BTech_VLSI_Files.git,2019-09-05 11:36:18+00:00,BTech VLSI Files,KausikN/BTech_VLSI_Files,Verilog,BTech_VLSI_Files,6573,2,2023-09-26 06:21:22+00:00,0
7921,205710835,https://github.com/buttercutter/arbiter.git,2019-09-01 17:38:24+00:00,A simple round-robin arbiter,buttercutter/arbiter,Verilog,arbiter,3,2,2021-05-13 21:33:34+00:00,1
7922,210426548,https://github.com/porchio/Nintendo-ALU.git,2019-09-23 18:37:25+00:00,Popeye ALU in Verilog,porchio/Nintendo-ALU,Verilog,Nintendo-ALU,12,2,2019-11-16 00:33:21+00:00,0
7923,211748033,https://github.com/dajoariando/UltraSound_HDLv1_2019_Quartus.git,2019-09-30 00:59:36+00:00,UltraSound controller for PCB v2 by George E,dajoariando/UltraSound_HDLv1_2019_Quartus,Verilog,UltraSound_HDLv1_2019_Quartus,10217,2,2022-06-16 06:20:14+00:00,0
7924,205117635,https://github.com/amanshreshtha1998/haze-removal-algorithm-on-FPGA.git,2019-08-29 08:32:28+00:00,This is our B.Tech. project. The first step is to implement the hardware circuit given in the paper we all read.,amanshreshtha1998/haze-removal-algorithm-on-FPGA,Verilog,haze-removal-algorithm-on-FPGA,14,2,2023-12-05 14:54:38+00:00,1
7925,204646149,https://github.com/mcjtag/mdma.git,2019-08-27 07:30:52+00:00,AXI Mini Direct Memory Access (verilog),mcjtag/mdma,Verilog,mdma,20,2,2024-10-10 03:59:48+00:00,1
7926,208867403,https://github.com/A-Chidalu/LabsEECS2021.git,2019-09-16 18:17:02+00:00,All Labs Done in EECS2021 Using Assembly and Verilog,A-Chidalu/LabsEECS2021,Verilog,LabsEECS2021,1011,2,2024-04-07 21:28:11+00:00,0
7927,210737016,https://github.com/nyLiao/Whac-A-Mole-FPGA.git,2019-09-25 02:18:43+00:00,A project by Verilog HDL to play the whac-a-mole game on BASYS 2 FPGA board.,nyLiao/Whac-A-Mole-FPGA,Verilog,Whac-A-Mole-FPGA,328,2,2023-06-16 13:54:05+00:00,0
7928,206720283,https://github.com/RasheedKibria/8-Bit-Processor-Design.git,2019-09-06 05:34:57+00:00,SAP1 Computer Verilog Code,RasheedKibria/8-Bit-Processor-Design,Verilog,8-Bit-Processor-Design,6,2,2023-01-18 19:45:14+00:00,0
7929,210194440,https://github.com/drivertrain/ALUNeedIsLove.git,2019-09-22 18:24:09+00:00,Repo for the vhdl group project,drivertrain/ALUNeedIsLove,Verilog,ALUNeedIsLove,26634,2,2021-05-11 23:23:27+00:00,0
7930,209947427,https://github.com/MasterJH5574/RISC-V_CPU.git,2019-09-21 08:02:12+00:00,🖥️A CPU in Verilog that implements the RISC-V 32b integer base user-level real-mode ISA.,MasterJH5574/RISC-V_CPU,Verilog,RISC-V_CPU,639,2,2023-03-11 23:30:32+00:00,0
7931,211222964,https://github.com/raman-chumber/Timing-Analysis-Projects-using-Verilog-and-Perl.git,2019-09-27 02:49:16+00:00,"Designed various circuits using Verilog, generated automated Testbench for verification. Generated test vectors on the fly using Perl. Added Design Constraints and synthesized the design using VCS, Design Vision.",raman-chumber/Timing-Analysis-Projects-using-Verilog-and-Perl,Verilog,Timing-Analysis-Projects-using-Verilog-and-Perl,458,2,2020-11-10 03:04:47+00:00,1
7932,210001490,https://github.com/maswx/linux_verilog_environment_setup_guide.git,2019-09-21 14:42:23+00:00,Build the verilog environment from ZERO in Linux.,maswx/linux_verilog_environment_setup_guide,Verilog,linux_verilog_environment_setup_guide,17,2,2023-11-17 11:53:07+00:00,1
7933,210670245,https://github.com/messiah-dvd/ACF-AXI-DUMMY.git,2019-09-24 18:22:22+00:00,A hardware implementation of an autocorrelation function that conforms to the AXI protocol,messiah-dvd/ACF-AXI-DUMMY,Verilog,ACF-AXI-DUMMY,98,2,2024-03-25 06:55:14+00:00,1
7934,208097883,https://github.com/Jaypwee/cs2214_lab.git,2019-09-12 16:40:12+00:00,Lab stuff,Jaypwee/cs2214_lab,Verilog,cs2214_lab,90,2,2024-05-14 18:05:47+00:00,1
7935,205751432,https://github.com/MiSTer-devel/Arcade-RiverPatrol_MiSTer.git,2019-09-02 00:58:19+00:00,River Patrol for MiSTer,MiSTer-devel/Arcade-RiverPatrol_MiSTer,Verilog,Arcade-RiverPatrol_MiSTer,5133,2,2024-06-08 16:58:30+00:00,5
7936,211171017,https://github.com/PapaArt/TP-ISL.git,2019-09-26 19:57:03+00:00,"Parte da descrição, simulação e, posteriormente, da sintese do TP de ISL em Verilog(.v)",PapaArt/TP-ISL,Verilog,TP-ISL,10,1,2020-10-23 11:46:57+00:00,0
7937,207717942,https://github.com/mitaleeb/FPGA-Audio-Effect-Generator.git,2019-09-11 03:47:56+00:00,,mitaleeb/FPGA-Audio-Effect-Generator,Verilog,FPGA-Audio-Effect-Generator,9493,1,2019-09-11 05:10:54+00:00,0
7938,207997183,https://github.com/aquaxis/debug_uart.git,2019-09-12 08:04:31+00:00,,aquaxis/debug_uart,Verilog,debug_uart,14,1,2022-02-18 20:10:07+00:00,0
7939,208375914,https://github.com/gt-retro-computing/S100_VGA_Verilog.git,2019-09-14 02:06:46+00:00,,gt-retro-computing/S100_VGA_Verilog,Verilog,S100_VGA_Verilog,3133,1,2022-08-25 23:27:29+00:00,0
7940,211747665,https://github.com/dajoariando/UltraSound_HDLv1_2018_Quartus.git,2019-09-30 00:56:26+00:00,UltraSound board controller v1 made by Alex R,dajoariando/UltraSound_HDLv1_2018_Quartus,Verilog,UltraSound_HDLv1_2018_Quartus,6519,1,2022-06-16 06:19:15+00:00,0
7941,204856480,https://github.com/pradyuishere/qam-modulation.git,2019-08-28 05:40:25+00:00,,pradyuishere/qam-modulation,Verilog,qam-modulation,394,1,2024-02-23 01:47:25+00:00,0
7942,210518529,https://github.com/VinceNguyen35/Simple_Computer.git,2019-09-24 05:25:15+00:00,A 16 bit RISC processor that executes instructions. Comprised primarily of a CPU that can read and write to memory.,VinceNguyen35/Simple_Computer,Verilog,Simple_Computer,41,1,2024-06-27 01:37:29+00:00,0
7943,205872268,https://github.com/strongwong/FPGA-DIP.git,2019-09-02 14:17:19+00:00,Part of the code for the construction and use of the FPGA digital image processing co-simulation platform,strongwong/FPGA-DIP,Verilog,FPGA-DIP,2091,1,2020-10-28 08:23:19+00:00,0
7944,208153621,https://github.com/AloriumTechnology/XLR8RC.git,2019-09-12 22:01:48+00:00,,AloriumTechnology/XLR8RC,Verilog,XLR8RC,26,1,2021-03-29 01:19:53+00:00,0
7945,209217442,https://github.com/shenperson/1081_Lu_Project.git,2019-09-18 04:29:26+00:00,,shenperson/1081_Lu_Project,Verilog,1081_Lu_Project,32586,1,2019-12-04 16:32:37+00:00,0
7946,208888029,https://github.com/WillyumLu/Snake_verilog.git,2019-09-16 20:06:21+00:00,2 player (2 snake) game  written in Verilog,WillyumLu/Snake_verilog,Verilog,Snake_verilog,70,1,2019-11-19 17:48:34+00:00,0
7947,208609056,https://github.com/cjn9414/snake-hdl.git,2019-09-15 14:49:43+00:00,Classic Snake game re-imagined in hardware using a mix of Verilog/VHDL,cjn9414/snake-hdl,Verilog,snake-hdl,19,1,2022-10-21 05:06:48+00:00,0
7948,205543810,https://github.com/omer-re/Brick_breaker.git,2019-08-31 12:49:50+00:00,building a game using System Verilog on Altera FPGA board. for more info check out the project resentation.,omer-re/Brick_breaker,Verilog,Brick_breaker,6534,1,2020-08-18 10:33:37+00:00,0
7949,209945004,https://github.com/wodzys/DesignCPU.git,2019-09-21 07:41:18+00:00,《自己动手写CPU》练习,wodzys/DesignCPU,Verilog,DesignCPU,16,1,2023-03-25 16:23:06+00:00,1
7950,208278581,https://github.com/nguyenquanicd/DEScore.git,2019-09-13 14:14:36+00:00,DES Encipher Decipher IP core,nguyenquanicd/DEScore,Verilog,DEScore,8,1,2021-04-12 09:45:19+00:00,0
7951,207048378,https://github.com/pcesar22/DoDC2019-Labs.git,2019-09-08 01:58:26+00:00,My solutions to the Digital Design course by Onur Mutlu: https://safari.ethz.ch/digitaltechnik/spring2019/doku.php,pcesar22/DoDC2019-Labs,Verilog,DoDC2019-Labs,8,1,2022-05-31 01:08:41+00:00,0
7952,206164742,https://github.com/agnieszkakam/Verilog-Labirynth.git,2019-09-03 20:17:07+00:00,This is a project of a videogame written in Verilog language (project for Digital electronics course).,agnieszkakam/Verilog-Labirynth,Verilog,Verilog-Labirynth,55,1,2019-09-06 13:47:45+00:00,0
7953,211413343,https://github.com/dajoariando/NMR_PCBv2_HDLv1_2018_Quartus.git,2019-09-27 22:54:22+00:00,"NMR Board version 2, Quartus project folder",dajoariando/NMR_PCBv2_HDLv1_2018_Quartus,Verilog,NMR_PCBv2_HDLv1_2018_Quartus,16765,1,2022-06-16 06:20:20+00:00,0
7954,204336968,https://github.com/TunaBicim/Verilog-SingleCycleProcessor.git,2019-08-25 18:56:10+00:00,MIPS architecture inspired processor that runs custom ISA.,TunaBicim/Verilog-SingleCycleProcessor,Verilog,Verilog-SingleCycleProcessor,1816,1,2021-05-28 02:34:48+00:00,0
7955,204336221,https://github.com/TunaBicim/Verilog-DoorLockSystem.git,2019-08-25 18:49:15+00:00,Door Lock system that required a certain keypad combination to be entered for it to unlock.,TunaBicim/Verilog-DoorLockSystem,Verilog,Verilog-DoorLockSystem,1344,1,2021-05-28 02:35:09+00:00,0
7956,207690209,https://github.com/tingfengx/csc258labs.git,2019-09-11 00:47:21+00:00,,tingfengx/csc258labs,Verilog,csc258labs,66738,1,2020-03-19 18:47:16+00:00,0
7957,208325333,https://github.com/LordRios/Sobel-Filter-with-Project-IceStorm.git,2019-09-13 18:39:26+00:00,This repository contents a funtional edge detector with Verilog for Alhambra board using the FOSS tools (Project IceStorm),LordRios/Sobel-Filter-with-Project-IceStorm,Verilog,Sobel-Filter-with-Project-IceStorm,356,1,2020-08-09 20:17:16+00:00,0
7958,206051672,https://github.com/daveshah1/formal-fpl.git,2019-09-03 10:30:24+00:00,,daveshah1/formal-fpl,Verilog,formal-fpl,4066,1,2021-02-23 09:35:19+00:00,0
7959,210733111,https://github.com/mshah0722/Verilog-Projects.git,2019-09-25 01:52:46+00:00,Verilog code developed for ECE 241: Digital Systems Course,mshah0722/Verilog-Projects,Verilog,Verilog-Projects,113,1,2023-11-29 03:25:09+00:00,0
7960,210473740,https://github.com/Niyati18/Wave_Generator_FSM.git,2019-09-24 00:01:13+00:00,"Design has 3 output ports P1, P2 and P3. Once the design is out of reset, it generates a signal which is high for 120us on P1. Once P1 is de-asserted, it asserts P2 for 120 us and then P3. But P3 will be de-asserted only when the Reset occurs. And the cycle repeats. The testbench is used to generate clock and reset signal. ",Niyati18/Wave_Generator_FSM,Verilog,Wave_Generator_FSM,367,1,2024-07-12 13:46:18+00:00,0
7961,211014409,https://github.com/zhang007z/Pipelined-Floating-Point-Adder-Pipelined-Floating-Point-Multiplier.git,2019-09-26 06:18:50+00:00,,zhang007z/Pipelined-Floating-Point-Adder-Pipelined-Floating-Point-Multiplier,,Pipelined-Floating-Point-Adder-Pipelined-Floating-Point-Multiplier,1094,1,2023-10-03 00:41:32+00:00,0
7962,204932004,https://github.com/KosumosuL/Monocycle-32-bit-CPU.git,2019-08-28 12:56:38+00:00,Modelsim-10.4,KosumosuL/Monocycle-32-bit-CPU,Verilog,Monocycle-32-bit-CPU,111,1,2022-04-25 09:11:33+00:00,0
7963,205834800,https://github.com/mikewolf2014/e203_u.git,2019-09-02 10:41:57+00:00,riscv/e203 update on the basis of e200_opensource,mikewolf2014/e203_u,Verilog,e203_u,863,1,2019-09-06 09:29:24+00:00,0
7964,206265455,https://github.com/yangpengfei0123/yangpengfei.git,2019-09-04 08:03:56+00:00,fival,yangpengfei0123/yangpengfei,Verilog,yangpengfei,17488,1,2019-09-04 08:17:55+00:00,0
7965,208623427,https://github.com/cerkit/max7219TinyFPGA.git,2019-09-15 16:34:13+00:00,Display DEADBEEF on Max7219 7-Segment Display for TinyFPGA,cerkit/max7219TinyFPGA,Verilog,max7219TinyFPGA,37,1,2020-03-24 02:52:35+00:00,0
7966,209032635,https://github.com/GitHubPlanB/basic_verilogs.git,2019-09-17 11:11:53+00:00,,GitHubPlanB/basic_verilogs,Verilog,basic_verilogs,12,1,2019-10-16 02:02:08+00:00,0
7967,208299169,https://github.com/AloriumTechnology/XLR8PWM.git,2019-09-13 16:01:58+00:00,,AloriumTechnology/XLR8PWM,Verilog,XLR8PWM,29,1,2021-03-02 11:50:22+00:00,0
7968,205395614,https://github.com/lucamps/INF251-Trab2.git,2019-08-30 14:12:45+00:00,Trabalho 2  da disciplina INF251(Organização de Computadores 1) - UFV 2019/2,lucamps/INF251-Trab2,Verilog,INF251-Trab2,905,1,2019-09-02 16:01:18+00:00,0
7969,208471666,https://github.com/aunarioard/Serial_Adder.git,2019-09-14 16:47:48+00:00,An 8-bit serial adder written in Verilog using Intel Quartus Prime Lite and ModelSim.,aunarioard/Serial_Adder,Verilog,Serial_Adder,127,1,2020-02-17 12:44:44+00:00,0
7970,208323254,https://github.com/haichuanxuken/ece385_face_detector.git,2019-09-13 18:27:03+00:00,"ECE385 final project, FPGA real-time face detector",haichuanxuken/ece385_face_detector,Verilog,ece385_face_detector,38584,1,2021-06-22 05:47:18+00:00,1
7971,207208757,https://github.com/wangk2017/krv_e.git,2019-09-09 02:36:41+00:00,A enhanced version of krv RISC-V processor,wangk2017/krv_e,Verilog,krv_e,940,1,2020-09-09 02:48:36+00:00,1
7972,210084456,https://github.com/koko-maung/BrentKungAdder.git,2019-09-22 03:23:00+00:00,Brent Kung Adder module and testbench.,koko-maung/BrentKungAdder,Verilog,BrentKungAdder,250,1,2021-11-06 13:24:38+00:00,0
7973,208276136,https://github.com/nguyenquanicd/SynchronousFIFO.git,2019-09-13 14:01:03+00:00,Synchronous FIFO with the configured parameters,nguyenquanicd/SynchronousFIFO,Verilog,SynchronousFIFO,5,1,2022-06-23 16:20:30+00:00,0
7974,209580614,https://github.com/MargotBauman/601-Main-Project-Secure-Enclaves.git,2019-09-19 14:53:16+00:00,Build MI6 processor with DAWG and other attack vector mitigations,MargotBauman/601-Main-Project-Secure-Enclaves,Verilog,601-Main-Project-Secure-Enclaves,391,1,2019-12-09 18:17:45+00:00,0
7975,206323987,https://github.com/gmuraleekrishna/DE10Nano-Balance-Car.git,2019-09-04 13:19:28+00:00,A Verilog implementation of Terasic self balance car,gmuraleekrishna/DE10Nano-Balance-Car,Verilog,DE10Nano-Balance-Car,91679,1,2021-11-01 08:25:24+00:00,0
7976,210775106,https://github.com/programmingisart/verilog_fpga_vga.git,2019-09-25 06:48:23+00:00,"a simple vga output test in verilog for cyclone iv fpgpa , 640*480",programmingisart/verilog_fpga_vga,Verilog,verilog_fpga_vga,4,1,2023-12-28 13:40:08+00:00,0
7977,211802292,https://github.com/andythebreaker/vlsi.git,2019-09-30 07:33:52+00:00,school project,andythebreaker/vlsi,Verilog,vlsi,16066,1,2024-04-20 07:08:02+00:00,0
7978,210118624,https://github.com/porchio/Taito-MB112S146.git,2019-09-22 09:03:26+00:00,MB112S146 custom chip in verilog,porchio/Taito-MB112S146,Verilog,Taito-MB112S146,15,1,2020-02-03 15:15:07+00:00,0
7979,209363728,https://github.com/lyuyangly/PRV32_SOPC.git,2019-09-18 17:12:16+00:00,,lyuyangly/PRV32_SOPC,Verilog,PRV32_SOPC,806,1,2023-03-07 01:09:30+00:00,0
7980,210852230,https://github.com/mfkiwl/Ace21064.git,2019-09-25 13:28:40+00:00,RISCV Superscalar Microprocessor Implemention,mfkiwl/Ace21064,,Ace21064,9219,1,2023-02-13 15:44:26+00:00,1
7981,210250459,https://github.com/leafvmaple/machine_cpu.git,2019-09-23 02:42:31+00:00,,leafvmaple/machine_cpu,Verilog,machine_cpu,67,1,2020-06-01 22:32:55+00:00,0
7982,209748187,https://github.com/YunjiaXi/CS145-Computer-Architecture-Experiments.git,2019-09-20 08:57:24+00:00,Use  Vivado to implement MIPS single-cycle and pipeline processor,YunjiaXi/CS145-Computer-Architecture-Experiments,Verilog,CS145-Computer-Architecture-Experiments,21,1,2020-05-23 09:37:25+00:00,0
7983,211785886,https://github.com/dev625/Verilog.git,2019-09-30 05:58:24+00:00,Verilog Codes ,dev625/Verilog,Verilog,Verilog,39,1,2022-03-18 23:35:03+00:00,0
7984,212358341,https://github.com/nivethsaran/iVerilog-Codes.git,2019-10-02 14:10:52+00:00,,nivethsaran/iVerilog-Codes,Verilog,iVerilog-Codes,52,1,2021-03-01 04:22:43+00:00,0
7985,206226358,https://github.com/Yvonne-Young/16-bit-IDCT.git,2019-09-04 03:49:07+00:00,Course design of Digital Integrated Circuit Design,Yvonne-Young/16-bit-IDCT,Verilog,16-bit-IDCT,163,1,2020-10-05 01:07:54+00:00,0
7986,207962157,https://github.com/DarkKowalski/micro-risc-v.git,2019-09-12 04:06:09+00:00,"RISC-V subset, to be implemented in Verilog HDL",DarkKowalski/micro-risc-v,Verilog,micro-risc-v,7,1,2019-09-19 16:01:31+00:00,0
7987,211744094,https://github.com/canertol/cpu_designs.git,2019-09-30 00:22:47+00:00,,canertol/cpu_designs,Verilog,cpu_designs,57,1,2019-10-19 16:31:58+00:00,0
7988,212464479,https://github.com/johnadams7/Team-26-Assignment-2.git,2019-10-02 23:58:15+00:00,,johnadams7/Team-26-Assignment-2,Verilog,Team-26-Assignment-2,37,1,2019-10-13 03:33:10+00:00,0
7989,206936199,https://github.com/yisea123/DE2-FPGA.git,2019-09-07 08:04:02+00:00,programming FPGA,yisea123/DE2-FPGA,,DE2-FPGA,746,1,2019-12-11 05:24:03+00:00,0
7990,204440897,https://github.com/matthewgan/rgmii_ethernet.git,2019-08-26 09:22:11+00:00,,matthewgan/rgmii_ethernet,Verilog,rgmii_ethernet,45,1,2022-05-03 02:46:10+00:00,2
7991,204590453,https://github.com/mamoin/Verilog.git,2019-08-27 01:08:37+00:00,Verilog implementation of logic circuits using Max10 FPGA for the purpose of learning,mamoin/Verilog,Verilog,Verilog,204,1,2019-12-26 05:38:50+00:00,0
7992,206827153,https://github.com/CristianG89/Design_Integrated_Circuits.git,2019-09-06 15:49:16+00:00,State machine implementation in Verilog to control an one-pixel digital camera,CristianG89/Design_Integrated_Circuits,Verilog,Design_Integrated_Circuits,1465,1,2021-05-17 20:16:52+00:00,0
7993,211461928,https://github.com/Storm-Rage0/31-MIPS-CPU.git,2019-09-28 07:28:18+00:00,Verilog的开发的MIPS架构31条单周期CPU,Storm-Rage0/31-MIPS-CPU,Verilog,31-MIPS-CPU,16,1,2023-09-08 02:57:24+00:00,0
7994,204337622,https://github.com/TunaBicim/Verilog-MultiCycleProcessor.git,2019-08-25 19:02:24+00:00,MIPS architecture inspired processor that runs custom ISA.,TunaBicim/Verilog-MultiCycleProcessor,Verilog,Verilog-MultiCycleProcessor,1204,1,2021-05-28 02:34:29+00:00,0
7995,212298911,https://github.com/oolegoon/crossbar.git,2019-10-02 09:16:47+00:00,crossbar for 2 masters and 2 slaves based on FSM,oolegoon/crossbar,Verilog,crossbar,51,1,2023-08-29 15:41:38+00:00,0
7996,207683370,https://github.com/aunarioard/8_Bit_Counter.git,2019-09-10 23:48:34+00:00,8-Bit Counter created using Verilog on Xilinx Vivado.,aunarioard/8_Bit_Counter,Verilog,8_Bit_Counter,182,1,2021-11-17 08:39:18+00:00,0
7997,207698193,https://github.com/bjruano/Lab_Digitales_2019-2.git,2019-09-11 01:43:15+00:00,,bjruano/Lab_Digitales_2019-2,Verilog,Lab_Digitales_2019-2,20189,1,2020-05-28 17:34:47+00:00,0
7998,209093029,https://github.com/Arcadia-1/MonkeyMIPS.git,2019-09-17 15:39:19+00:00,A five stage pipeline processor for MIPS32 Release 1. Frequency > 120MHz. ,Arcadia-1/MonkeyMIPS,Verilog,MonkeyMIPS,2612,1,2019-09-20 13:25:08+00:00,0
7999,208041684,https://github.com/TheSonders/VideoText.git,2019-09-12 12:04:46+00:00,Verilog Video text driver with PS/2 keyboard driver and text editor,TheSonders/VideoText,Verilog,VideoText,2841,1,2024-02-02 00:27:15+00:00,2
8000,207872623,https://github.com/hnspoorthy/dhd-FPGA-verilog.git,2019-09-11 17:49:14+00:00,This project is a VGA based game developed for the Xilinx Zybo FPGA board. The code is written in verilog HDL.,hnspoorthy/dhd-FPGA-verilog,Verilog,dhd-FPGA-verilog,430,1,2023-12-13 08:31:13+00:00,0
8001,207835546,https://github.com/zrajani/Hardware-Descriptive-Language.git,2019-09-11 14:41:56+00:00,Basic Concepts of Digital Design done using HDL- Verilog using Iverilog software,zrajani/Hardware-Descriptive-Language,Verilog,Hardware-Descriptive-Language,3427,1,2021-07-23 03:03:20+00:00,0
8002,204481625,https://github.com/GrishaKh/Float_point_arithmetic.git,2019-08-26 13:28:19+00:00,Լողացող ստորակետով թվերի գումարում և հանում գործողությունների մշակումը թվային համակարգերում՝ ըստ IEEE 754 ստանդարտի,GrishaKh/Float_point_arithmetic,Verilog,Float_point_arithmetic,173,1,2021-01-19 02:28:21+00:00,0
8003,209331974,https://github.com/xian19971028/FSM.git,2019-09-18 14:40:25+00:00,,xian19971028/FSM,Verilog,FSM,3,1,2019-10-05 04:28:31+00:00,0
8004,209385243,https://github.com/ItamarRocha/verilog-safe.git,2019-09-18 19:11:20+00:00,safe made with FPGA,ItamarRocha/verilog-safe,Verilog,verilog-safe,763,1,2021-07-16 17:55:24+00:00,0
8005,207985688,https://github.com/MEICLabFZU/DSM0.git,2019-09-12 07:00:15+00:00,,MEICLabFZU/DSM0,Verilog,DSM0,37671,1,2019-09-15 07:07:18+00:00,0
8006,209324451,https://github.com/xian19971028/Pipelined-CPU-Design.git,2019-09-18 14:07:25+00:00,,xian19971028/Pipelined-CPU-Design,Verilog,Pipelined-CPU-Design,55,1,2019-10-05 04:28:25+00:00,0
8007,211147073,https://github.com/jamohile/ece253.git,2019-09-26 17:39:11+00:00,Coursework for ECE253: Digital and Computer Systems.,jamohile/ece253,Verilog,ece253,7,1,2023-07-27 07:48:06+00:00,1
8008,210946536,https://github.com/SorianoJuan/MIPS.git,2019-09-25 21:48:06+00:00,32-bit MIPS processor implementation,SorianoJuan/MIPS,Verilog,MIPS,4441,1,2022-07-23 09:35:50+00:00,1
8009,211860933,https://github.com/anhtienng/ComputerArchitecture-LAB.git,2019-09-30 13:01:58+00:00,My work with Assembly Language  ,anhtienng/ComputerArchitecture-LAB,Verilog,ComputerArchitecture-LAB,516,1,2019-09-30 13:37:48+00:00,0
8010,208519918,https://github.com/Jamboii/ARM-LEGv8-processor.git,2019-09-15 00:16:33+00:00,Different verilog implementations of processors using the ARM-LEGv8 architecture,Jamboii/ARM-LEGv8-processor,Verilog,ARM-LEGv8-processor,2361,1,2021-06-23 11:21:44+00:00,0
8011,209322833,https://github.com/xian19971028/ALU-design.git,2019-09-18 14:00:44+00:00,,xian19971028/ALU-design,Verilog,ALU-design,24,1,2019-10-05 04:28:22+00:00,0
8012,205562138,https://github.com/marsohod4you/fpga_simple_tty.git,2019-08-31 15:29:01+00:00,Simple VGA text display which receives bytes from serial port and displays them. Understands CR ( 0x0D ) with scroll and TAB ( 0x09 ).,marsohod4you/fpga_simple_tty,Verilog,fpga_simple_tty,98,1,2022-06-06 02:14:41+00:00,0
8013,210337657,https://github.com/luan1221/ProjetoHardware.git,2019-09-23 11:26:44+00:00,Repositório para o projeto da disciplina IF674 - Infra-Estrutura de Hardware,luan1221/ProjetoHardware,Verilog,ProjetoHardware,9093,1,2019-11-16 21:03:20+00:00,0
8014,210652567,https://github.com/TheSonders/XERA4.git,2019-09-24 16:47:26+00:00,"Only some tests, nothing interesting.",TheSonders/XERA4,Verilog,XERA4,65,1,2022-03-31 19:40:49+00:00,0
8015,210720737,https://github.com/singh-rbir/EECS2021--Computer-Oraganization-.git,2019-09-25 00:21:20+00:00,Logic and Machine Language Programming course. ,singh-rbir/EECS2021--Computer-Oraganization-,Verilog,EECS2021--Computer-Oraganization-,15064,1,2023-10-31 17:02:36+00:00,3
8016,211343379,https://github.com/debjyoti0891/QuantumSqRoot.git,2019-09-27 14:58:08+00:00,The repository presents the quantum circuits for realization of square root and inverse square root functions.,debjyoti0891/QuantumSqRoot,Verilog,QuantumSqRoot,18,1,2023-02-23 15:03:30+00:00,1
8017,205009875,https://github.com/vt-ece4530-f19/example-openmsp430.git,2019-08-28 19:40:39+00:00,,vt-ece4530-f19/example-openmsp430,Verilog,example-openmsp430,3050,1,2024-05-19 00:13:23+00:00,0
8018,209714631,https://github.com/adityasaini70/FPGA-programming-using-Verilog.git,2019-09-20 05:49:06+00:00,,adityasaini70/FPGA-programming-using-Verilog,Verilog,FPGA-programming-using-Verilog,32224,1,2021-08-06 07:51:10+00:00,0
8019,208010816,https://github.com/aquaxis/l_chika.git,2019-09-12 09:15:33+00:00,,aquaxis/l_chika,Verilog,l_chika,5,1,2022-02-18 20:10:29+00:00,0
8020,207716662,https://github.com/mitaleeb/ECE-385-Labs.git,2019-09-11 03:39:23+00:00,,mitaleeb/ECE-385-Labs,Verilog,ECE-385-Labs,147259,1,2019-09-11 05:11:12+00:00,0
8021,206924181,https://github.com/brokenheart1712/PulseGenerator.git,2019-09-07 06:08:11+00:00,,brokenheart1712/PulseGenerator,Verilog,PulseGenerator,17891,1,2023-10-28 04:35:32+00:00,0
8022,204593377,https://github.com/zzzzz314314/fpga-bluetooth-car.git,2019-08-27 01:28:33+00:00,,zzzzz314314/fpga-bluetooth-car,Verilog,fpga-bluetooth-car,4272,1,2022-04-15 06:21:20+00:00,0
8023,209990536,https://github.com/aryangarg1999/Approximate-Computing.git,2019-09-21 13:32:56+00:00,This repository includes verilog codes of Approximate Multipliers that i have designed in my internship period at NIST Behrempur.,aryangarg1999/Approximate-Computing,Verilog,Approximate-Computing,299,1,2024-03-01 09:43:23+00:00,1
8024,211918373,https://github.com/mclindino/Fast-Adders-VHDL.git,2019-09-30 17:41:04+00:00,"Implementation of the followings adders: Carry Look-Ahead, Macro-Function, Ripple and Carry Select in VHDL ",mclindino/Fast-Adders-VHDL,Verilog,Fast-Adders-VHDL,2093,1,2024-05-24 06:41:17+00:00,0
8025,206053909,https://github.com/andrsmllr/tinyfpga_bx_devbrd.git,2019-09-03 10:44:15+00:00,Play and learn with the TinyFPGA development board featuring a Lattice iCE40 LP8K FPGA with a very compact footprint.,andrsmllr/tinyfpga_bx_devbrd,Verilog,tinyfpga_bx_devbrd,7,1,2022-05-09 18:45:45+00:00,0
8026,206231058,https://github.com/105062333/Snake.git,2019-09-04 04:27:14+00:00,,105062333/Snake,Verilog,Snake,12,1,2020-05-18 13:14:52+00:00,0
8027,210968954,https://github.com/xwinxu/CSC258.git,2019-09-26 00:59:19+00:00,Hardware Programming Labs and Projects,xwinxu/CSC258,Verilog,CSC258,12119,1,2020-02-04 15:46:11+00:00,0
8028,207646620,https://github.com/Globson/MIPS-PIPELINE_FPGA.git,2019-09-10 19:31:42+00:00,Implementação do caminho de dados MIPS com Pipeline em um FPGA Altera DE2-115,Globson/MIPS-PIPELINE_FPGA,Verilog,MIPS-PIPELINE_FPGA,67823,1,2019-10-24 13:54:35+00:00,0
8029,208817735,https://github.com/linkeeer/desigh-of-computer-architecture.git,2019-09-16 14:16:10+00:00,计算机体系结构实验，MIPS,linkeeer/desigh-of-computer-architecture,Verilog,desigh-of-computer-architecture,30,1,2021-03-01 11:42:56+00:00,0
8030,207887878,https://github.com/tmlourenco/Cyclone-Player.git,2019-09-11 19:12:41+00:00,Player de áudio implementado em uma FPGA,tmlourenco/Cyclone-Player,Verilog,Cyclone-Player,3052,1,2019-12-23 09:17:30+00:00,0
8031,208732319,https://github.com/hhpslily/Mario-Adventure.git,2019-09-16 07:03:17+00:00,A 2D catch game using Verilog on Basys3 Artix-7 FPGA,hhpslily/Mario-Adventure,Verilog,Mario-Adventure,93,1,2022-10-21 09:34:46+00:00,0
8032,208128314,https://github.com/AloriumTechnology/XLR8HinjBase.git,2019-09-12 19:17:22+00:00,"Base Hinj OpenXLR8 files that place SPI, I2C, and UART on Hinj PMODs",AloriumTechnology/XLR8HinjBase,Verilog,XLR8HinjBase,24,1,2023-10-31 23:05:45+00:00,0
8033,211830568,https://github.com/agorararmard/Serial-Parallel-Multiplier-Verilog.git,2019-09-30 10:03:20+00:00,This is a Serial Parallel Multiplier coded in Verilog,agorararmard/Serial-Parallel-Multiplier-Verilog,Verilog,Serial-Parallel-Multiplier-Verilog,1097,1,2020-05-12 06:48:27+00:00,1
8034,207367395,https://github.com/gcdagis97/verification-pipelined-MIPS-with-UVM.git,2019-09-09 17:37:56+00:00,Simulation and functional verification of a MIPS processor using UVM.,gcdagis97/verification-pipelined-MIPS-with-UVM,Verilog,verification-pipelined-MIPS-with-UVM,1197,1,2023-05-09 05:12:27+00:00,2
8035,209931505,https://github.com/MosquittoP/Traffic-Controller.git,2019-09-21 05:42:16+00:00,"Traffic Controller Using Verilog, Logicworks",MosquittoP/Traffic-Controller,Verilog,Traffic-Controller,12,1,2019-09-21 07:40:50+00:00,0
8036,210766825,https://github.com/prateekkarkare/median_filter_fpga.git,2019-09-25 05:59:59+00:00,,prateekkarkare/median_filter_fpga,Verilog,median_filter_fpga,238,1,2020-12-02 08:26:49+00:00,0
8037,212204107,https://github.com/GuoxinYin/ve270-introduction-to-logic-design.git,2019-10-01 21:36:29+00:00,"UM-SJTU Joint Institute, VE270, Fall 2018",GuoxinYin/ve270-introduction-to-logic-design,Verilog,ve270-introduction-to-logic-design,246774,1,2024-10-08 09:33:06+00:00,0
8038,216210370,https://github.com/XUANTIE-RV/wujian100_open.git,2019-10-19 13:25:30+00:00,IC design and development should be faster，simpler and more reliable,XUANTIE-RV/wujian100_open,Verilog,wujian100_open,1470,1862,2024-10-25 01:40:46+00:00,572
8039,218110222,https://github.com/The-OpenROAD-Project/OpenROAD.git,2019-10-28 17:48:14+00:00,OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/,The-OpenROAD-Project/OpenROAD,Verilog,OpenROAD,627558,1576,2024-10-29 08:04:35+00:00,551
8040,220229160,https://github.com/chipsalliance/yosys-f4pga-plugins.git,2019-11-07 12:13:37+00:00,Plugins for Yosys developed as part of the F4PGA project.,chipsalliance/yosys-f4pga-plugins,Verilog,yosys-f4pga-plugins,4792,81,2024-10-16 08:48:33+00:00,46
8041,218463548,https://github.com/OpenCAPI/oc-accel.git,2019-10-30 07:03:30+00:00,OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology,OpenCAPI/oc-accel,Verilog,oc-accel,30595,64,2024-08-20 02:20:35+00:00,45
8042,216946917,https://github.com/scale-lab/OpenPhySyn.git,2019-10-23 02:03:00+00:00,EDA physical synthesis optimization kit,scale-lab/OpenPhySyn,Verilog,OpenPhySyn,140138,49,2024-09-14 04:06:47+00:00,10
8043,219316867,https://github.com/UofT-HPRC/fpga-bpf.git,2019-11-03 14:53:11+00:00,"A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark",UofT-HPRC/fpga-bpf,Verilog,fpga-bpf,777,44,2024-09-25 16:14:52+00:00,12
8044,217048336,https://github.com/FPGA-Networking/Low-Cost-and-Programmable-CRC.git,2019-10-23 12:10:54+00:00,"Source code of the paper ""Low-Cost and Programmable CRC Implementation based on FPGA""",FPGA-Networking/Low-Cost-and-Programmable-CRC,Verilog,Low-Cost-and-Programmable-CRC,13396,40,2024-10-10 01:02:42+00:00,11
8045,219863770,https://github.com/olofk/observer.git,2019-11-05 22:36:55+00:00,,olofk/observer,Verilog,observer,40,40,2024-04-19 23:43:20+00:00,3
8046,212624422,https://github.com/ispras/hdl-benchmarks.git,2019-10-03 16:18:13+00:00,Collection of digital hardware modules & projects (benchmarks) ,ispras/hdl-benchmarks,Verilog,hdl-benchmarks,40137,30,2024-10-10 12:03:35+00:00,7
8047,212489363,https://github.com/go4retro/Nu6510.git,2019-10-03 03:23:37+00:00,65(C)02 to 6510/8500 converter,go4retro/Nu6510,Verilog,Nu6510,61,23,2024-07-21 23:05:56+00:00,2
8048,213779026,https://github.com/jerry-D/64-bit-Universal-Floating-Point-ISA-Compute-Engine.git,2019-10-08 23:52:43+00:00,RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine,jerry-D/64-bit-Universal-Floating-Point-ISA-Compute-Engine,Verilog,64-bit-Universal-Floating-Point-ISA-Compute-Engine,10728,22,2024-10-04 18:17:30+00:00,8
8049,214132106,https://github.com/lb1244206405/ZYNQ1_FPGA_422_HDLC.git,2019-10-10 08:45:06+00:00,"include hdlc (miao), 422 grapher, 1553b",lb1244206405/ZYNQ1_FPGA_422_HDLC,Verilog,ZYNQ1_FPGA_422_HDLC,127,21,2024-09-03 19:50:03+00:00,8
8050,219322170,https://github.com/Pipepw/MIPS_CPU.git,2019-11-03 15:29:12+00:00,用Verilog编写一个MIPS指令集的32位五级流水线CPU,Pipepw/MIPS_CPU,Verilog,MIPS_CPU,192,19,2024-06-28 02:21:59+00:00,6
8051,215938082,https://github.com/xycfwrj/zynq_axi_ddr_barebone.git,2019-10-18 03:59:51+00:00,minimal code to access ps DDR from PL,xycfwrj/zynq_axi_ddr_barebone,Verilog,zynq_axi_ddr_barebone,12,18,2024-05-21 06:56:42+00:00,7
8052,217900861,https://github.com/skiphansen/panog1_opl3.git,2019-10-27 18:51:44+00:00,A port of the OPL3 to the Panologic G1 thin client,skiphansen/panog1_opl3,Verilog,panog1_opl3,1527,18,2024-04-13 11:46:33+00:00,4
8053,214963680,https://github.com/Crimsonninja/senior_design_puf.git,2019-10-14 06:22:08+00:00,Repository to store all design and testbench files for Senior Design,Crimsonninja/senior_design_puf,Verilog,senior_design_puf,1648,17,2024-09-01 15:24:17+00:00,10
8054,218735039,https://github.com/vmarribas/VerMFi.git,2019-10-31 09:57:40+00:00,VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against Side-Channel attacks and Fault Attacks,vmarribas/VerMFi,Verilog,VerMFi,73705,17,2024-09-15 23:00:18+00:00,3
8055,213413822,https://github.com/efabless/raptor_soc_template.git,2019-10-07 15:02:18+00:00,Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.,efabless/raptor_soc_template,Verilog,raptor_soc_template,61,17,2024-08-22 19:53:37+00:00,7
8056,212390735,https://github.com/MaharshSuryawala/Image-Compression.git,2019-10-02 16:36:56+00:00,Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.,MaharshSuryawala/Image-Compression,Verilog,Image-Compression,9470,14,2024-09-11 00:18:38+00:00,3
8057,220149009,https://github.com/Muhazam-Mustapha/SqrtCORDIC.git,2019-11-07 04:06:42+00:00,"A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.",Muhazam-Mustapha/SqrtCORDIC,Verilog,SqrtCORDIC,9030,13,2024-07-10 07:50:44+00:00,6
8058,213964893,https://github.com/Oguzhanka/Digital-Signal-Oscilloscope.git,2019-10-09 16:12:01+00:00,Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Uses a VGA monitor for displaying.,Oguzhanka/Digital-Signal-Oscilloscope,Verilog,Digital-Signal-Oscilloscope,2275,13,2024-10-22 04:24:05+00:00,6
8059,214710447,https://github.com/dl9lj/pa.git,2019-10-12 20:23:49+00:00,Power Amplifier with Interface to Hermes Lite 2 (HL2),dl9lj/pa,Verilog,pa,30968,12,2024-07-10 14:26:40+00:00,0
8060,213569924,https://github.com/yuankong11/MIPS_CPU.git,2019-10-08 06:56:39+00:00,一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU,yuankong11/MIPS_CPU,Verilog,MIPS_CPU,41,10,2022-11-15 07:18:00+00:00,1
8061,217216776,https://github.com/xjtuiair-cag/Vscale_plus.git,2019-10-24 05:16:10+00:00,A 3-stage in-order single-scalar RISC-V processor,xjtuiair-cag/Vscale_plus,Verilog,Vscale_plus,38,10,2024-09-02 16:49:23+00:00,3
8062,216874322,https://github.com/ramachav/Simple-Neural-Network-Accelerator.git,2019-10-22 17:42:14+00:00,"Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerate the inference on a database of 10000 images. The trained model was made using KANN C libraries and the accelerator was synthesized as part of an SoC on an Altera FPGA.",ramachav/Simple-Neural-Network-Accelerator,Verilog,Simple-Neural-Network-Accelerator,204077,9,2023-04-16 02:53:27+00:00,4
8063,217645051,https://github.com/wzc810049078/SRT-4-DIVISION.git,2019-10-26 02:29:41+00:00,RADIX-4 SRT division,wzc810049078/SRT-4-DIVISION,Verilog,SRT-4-DIVISION,14,9,2024-01-27 04:12:21+00:00,6
8064,219410675,https://github.com/dpiegdon/verilog-can.git,2019-11-04 03:34:32+00:00,Verilog CAN controller that is compatible to the SJA 1000.,dpiegdon/verilog-can,Verilog,verilog-can,183,9,2024-09-15 21:12:05+00:00,8
8065,213687679,https://github.com/johnwickerson/mastering_digital_design.git,2019-10-08 15:52:50+00:00,"Course webpage for the MSc ADIC lab on ""Mastering Digital Design""",johnwickerson/mastering_digital_design,Verilog,mastering_digital_design,139026,9,2024-08-06 07:16:26+00:00,8
8066,218830052,https://github.com/Rigoaguia/i2c_verilog.git,2019-10-31 18:09:34+00:00,I2c,Rigoaguia/i2c_verilog,Verilog,i2c_verilog,35,8,2023-08-26 04:44:53+00:00,1
8067,220403543,https://github.com/aakashvenky/ECG-signal-processing-using-ModelSim.git,2019-11-08 06:42:02+00:00,"ECG signals acquired using a sensor has a lot of noise due to lung sounds and EMG. The noise due to lung sounds, EMG can be removed by using Notch/Peak filter of order greater than 10. Implementation of FPGA in signal processors will make them drastically fast. ECG signal is generated by MATLAB in the form of 8-bit data. The filter coefficients are generated using MATLAB. Discrete Time FIR filter is designed using Verilog code to remove the noise.",aakashvenky/ECG-signal-processing-using-ModelSim,Verilog,ECG-signal-processing-using-ModelSim,33,8,2024-10-25 01:25:26+00:00,2
8068,214081371,https://github.com/timmy139710/CAD-VLSI-System-Design.git,2019-10-10 03:49:34+00:00,"Computer-Aided VLSI System design, EEE 5022, Spring 2018, National Taiwan University",timmy139710/CAD-VLSI-System-Design,Verilog,CAD-VLSI-System-Design,86838,8,2024-09-13 02:54:16+00:00,1
8069,213397499,https://github.com/os-hxfan/Static_BFP_HW.git,2019-10-07 13:56:27+00:00,This repository contains the hardware implementation for Static BFP convolution on FPGA,os-hxfan/Static_BFP_HW,Verilog,Static_BFP_HW,442,8,2024-07-24 02:14:21+00:00,1
8070,219358111,https://github.com/Forth-Generation/microForth.git,2019-11-03 20:03:23+00:00,,Forth-Generation/microForth,Verilog,microForth,75366,8,2024-06-15 01:38:35+00:00,2
8071,219828791,https://github.com/linuxhuskarl/keccak-asic.git,2019-11-05 19:00:36+00:00,"""Design of ASIC"" - appointment project",linuxhuskarl/keccak-asic,Verilog,keccak-asic,31304,8,2024-07-22 12:40:48+00:00,0
8072,217662009,https://github.com/maxs-well/BPSK_verilog.git,2019-10-26 05:44:04+00:00,BPSK verilog implemention,maxs-well/BPSK_verilog,Verilog,BPSK_verilog,65,8,2024-05-21 13:37:07+00:00,2
8073,218732049,https://github.com/mattvenn/intro-formal-videos-resources.git,2019-10-31 09:41:43+00:00,resources for the Introduction to Formal Verification series of videos,mattvenn/intro-formal-videos-resources,Verilog,intro-formal-videos-resources,6,8,2023-02-14 23:58:26+00:00,0
8074,220480010,https://github.com/pumpkinstay/cache_controller.git,2019-11-08 14:10:32+00:00,design a first-level data cache controller with Verilog HDL step by step. its a course project of Computer Composition and Design,pumpkinstay/cache_controller,Verilog,cache_controller,1949,7,2024-05-17 06:15:50+00:00,0
8075,214491501,https://github.com/kaihui9791/Cyclone4-Oscilloscope.git,2019-10-11 17:14:58+00:00,A digital oscilloscope based on EP4CE10F17C8 and AD9708/AD9280.,kaihui9791/Cyclone4-Oscilloscope,Verilog,Cyclone4-Oscilloscope,5323,7,2024-10-22 08:21:19+00:00,1
8076,215370420,https://github.com/sfu-arch/muir-lib.git,2019-10-15 18:35:31+00:00,µIR Chisel library,sfu-arch/muir-lib,Verilog,muir-lib,11389,7,2023-07-21 03:41:39+00:00,4
8077,216721400,https://github.com/Moridi/ARM.git,2019-10-22 04:11:36+00:00,,Moridi/ARM,Verilog,ARM,121,7,2023-08-21 23:43:06+00:00,0
8078,219917900,https://github.com/nagaokayuji/FPGA-Ethernet.git,2019-11-06 05:20:56+00:00,UDP frames Tx/Rx via Ethernet,nagaokayuji/FPGA-Ethernet,Verilog,FPGA-Ethernet,7035,7,2024-05-29 05:40:35+00:00,3
8079,212495825,https://github.com/MrX-8B/MiSTer-Arcade-Gaplus.git,2019-10-03 04:18:59+00:00,FPGA implementation of Gaplus(Galaga 3) arcade game,MrX-8B/MiSTer-Arcade-Gaplus,Verilog,MiSTer-Arcade-Gaplus,3106,6,2019-12-30 12:05:12+00:00,0
8080,212305587,https://github.com/piyushkumarhcu/Compressed-Sensing.git,2019-10-02 09:55:38+00:00,"The term Compressed Sensing was conceived by David L. Donoho in 2006. With the leverage of extra information in terms of sparsity, the signal can be reconstructed without performing the usual steps of the Nyquist-Shannon reconstruction algorithm. A wide variety of signals including bio-signals, medical images, and radar signals are sparse in one or more domains.",piyushkumarhcu/Compressed-Sensing,Verilog,Compressed-Sensing,206,6,2024-10-09 18:42:41+00:00,2
8081,217769814,https://github.com/ZakSN/z_1_rtc.git,2019-10-26 21:12:11+00:00,a real time clock,ZakSN/z_1_rtc,Verilog,z_1_rtc,44,6,2022-08-22 08:30:08+00:00,1
8082,214620165,https://github.com/ARC-MX/X-Core.git,2019-10-12 09:37:16+00:00,an open source 32-bit RISC-V (RV32IM) MCU for Perf-V FPGA Board,ARC-MX/X-Core,,X-Core,942,6,2023-10-19 13:15:25+00:00,6
8083,213429379,https://github.com/MiSTer-devel/Arcade-Pong_MiSTer.git,2019-10-07 16:12:46+00:00,Arcade: Atari Pong (1972) for MiSTer,MiSTer-devel/Arcade-Pong_MiSTer,Verilog,Arcade-Pong_MiSTer,4314,6,2024-06-08 17:00:08+00:00,8
8084,212297057,https://github.com/DeamonYang/daq_ad9221_usb2.0.git,2019-10-02 09:06:41+00:00,,DeamonYang/daq_ad9221_usb2.0,Verilog,daq_ad9221_usb2.0,45,6,2024-01-14 01:40:08+00:00,1
8085,215874117,https://github.com/MrX-8B/MiSTer-Arcade-NinjaKun.git,2019-10-17 19:51:14+00:00,FPGA implementation of Ninja-Kun arcade game,MrX-8B/MiSTer-Arcade-NinjaKun,Verilog,MiSTer-Arcade-NinjaKun,3515,5,2020-06-03 20:44:35+00:00,1
8086,214176324,https://github.com/changqiao317/FPGA-Bicubic-interpolation.git,2019-10-10 12:25:02+00:00,use Verilog HDL implemente bicubic interpolation in FPGA,changqiao317/FPGA-Bicubic-interpolation,,FPGA-Bicubic-interpolation,2189,5,2024-09-26 06:52:12+00:00,6
8087,212763527,https://github.com/barryZZJ/Verilog-Exercises.git,2019-10-04 07:54:32+00:00,Digital Logic exercises with BASYS3 board,barryZZJ/Verilog-Exercises,Verilog,Verilog-Exercises,124,5,2023-02-22 18:19:01+00:00,1
8088,214943607,https://github.com/Antimony5292/CPU-on-FPGA.git,2019-10-14 03:54:31+00:00,开放实验项目,Antimony5292/CPU-on-FPGA,Verilog,CPU-on-FPGA,12,5,2020-07-03 15:00:59+00:00,1
8089,219251304,https://github.com/silenceofWT/DigitalClock-verilog-HDL-.git,2019-11-03 04:30:04+00:00,基于AX301的多功能数字钟,silenceofWT/DigitalClock-verilog-HDL-,Verilog,DigitalClock-verilog-HDL-,16129,5,2022-12-19 05:10:28+00:00,0
8090,215901856,https://github.com/suoglu/Carry-Save-Multiplier.git,2019-10-17 23:17:55+00:00,Parameterized and 4-bit carry save multiplier design,suoglu/Carry-Save-Multiplier,Verilog,Carry-Save-Multiplier,50,5,2023-12-19 16:06:28+00:00,1
8091,217290850,https://github.com/MiSTer-devel/Arcade-Druaga_MiSTer.git,2019-10-24 12:13:39+00:00,The Tower of Druaga for MiSTer,MiSTer-devel/Arcade-Druaga_MiSTer,Verilog,Arcade-Druaga_MiSTer,11439,5,2024-10-08 05:53:56+00:00,12
8092,213203661,https://github.com/M0WUT/Microwave_SDR_PMIC.git,2019-10-06 16:32:41+00:00,Verilog project for Power Management IC,M0WUT/Microwave_SDR_PMIC,Verilog,Microwave_SDR_PMIC,30,5,2024-08-25 10:01:21+00:00,3
8093,220004625,https://github.com/Verdvana/FIR_Low_Pass_Filter.git,2019-11-06 13:35:36+00:00,16bit输入信号的8阶FIR低通滤波器,Verdvana/FIR_Low_Pass_Filter,Verilog,FIR_Low_Pass_Filter,200,5,2024-06-12 16:18:04+00:00,4
8094,219228794,https://github.com/MrX-8B/MiSTer-Arcade-GreenBeret.git,2019-11-02 23:53:00+00:00,FPGA implementation of Green Beret (Rush'n Attack) arcade game,MrX-8B/MiSTer-Arcade-GreenBeret,Verilog,MiSTer-Arcade-GreenBeret,2411,5,2023-06-06 04:30:00+00:00,0
8095,215649750,https://github.com/Bh4r4t/32-bit-Divider.git,2019-10-16 21:42:55+00:00,32-bit Divider circuit implemented using Verilog,Bh4r4t/32-bit-Divider,Verilog,32-bit-Divider,9,5,2024-10-17 09:30:19+00:00,0
8096,217441787,https://github.com/skiphansen/pano_hello_g1.git,2019-10-25 03:16:08+00:00,"Simple ""Hello World"" base project for Pano Logic G1",skiphansen/pano_hello_g1,Verilog,pano_hello_g1,2328,5,2021-10-10 00:58:21+00:00,0
8097,212475181,https://github.com/nguyentrungduong/ahblite2apb.git,2019-10-03 01:26:54+00:00,AHBLite bus to APB4 bridge,nguyentrungduong/ahblite2apb,Verilog,ahblite2apb,14,5,2024-05-06 04:52:47+00:00,2
8098,217756734,https://github.com/ajackevic/ELEC3875.git,2019-10-26 19:07:53+00:00,Design and implementation of an AES algorithm on an MATLAB & FPGA,ajackevic/ELEC3875,Verilog,ELEC3875,244,5,2024-08-01 00:58:29+00:00,0
8099,219376697,https://github.com/GaryBecker77479/AppleFPGA.git,2019-11-03 22:53:09+00:00,Apple IIe in FPGA,GaryBecker77479/AppleFPGA,Verilog,AppleFPGA,12111,4,2023-01-11 04:55:35+00:00,1
8100,220421726,https://github.com/MichaelMelkor/General_Aurora_Intf.git,2019-11-08 08:30:19+00:00,A simple example for using Aurora interface,MichaelMelkor/General_Aurora_Intf,Verilog,General_Aurora_Intf,34,4,2022-03-17 06:03:22+00:00,0
8101,212394344,https://github.com/MaharshSuryawala/Microprocessor-Without-Interlocked-Pipeline-Stages-MIPS.git,2019-10-02 16:55:31+00:00,"RISC based 8-bits five stage pipelined processor, operating at 585 MHz clock frequency with 19 I/O pins and 28 instructions having 5 Addressing formats. Tested on Xilinx Artix-7 FPGA.",MaharshSuryawala/Microprocessor-Without-Interlocked-Pipeline-Stages-MIPS,Verilog,Microprocessor-Without-Interlocked-Pipeline-Stages-MIPS,5802,4,2024-08-20 00:55:32+00:00,1
8102,212934435,https://github.com/dzuberi/verilog-systolic-array.git,2019-10-05 02:44:00+00:00,Systolic array implementation in RTL for HW acceleration of DNN inference - HWML Spring 2019,dzuberi/verilog-systolic-array,Verilog,verilog-systolic-array,3815,4,2024-03-29 16:18:11+00:00,1
8103,215238024,https://github.com/Hello-Toufu/UART_VLC_Transmission.git,2019-10-15 07:45:28+00:00,UART (9600/115200) to VLC (RS code/Manchester code/8x Sampling Syncronization),Hello-Toufu/UART_VLC_Transmission,Verilog,UART_VLC_Transmission,68463,4,2022-09-01 13:16:27+00:00,5
8104,218779832,https://github.com/Aditya-11/RNBIP-2-Processor.git,2019-10-31 14:03:29+00:00,3 stage pipelined processor implementation of a RISC based instruction set of RNBIP-1 (Single Bus Architecture). ,Aditya-11/RNBIP-2-Processor,Verilog,RNBIP-2-Processor,14554,4,2024-08-18 16:32:43+00:00,0
8105,217563128,https://github.com/transfer-learning/tl45-softcore.git,2019-10-25 15:28:36+00:00,,transfer-learning/tl45-softcore,Verilog,tl45-softcore,695,4,2020-03-11 16:08:16+00:00,0
8106,212779409,https://github.com/piyushkumarhcu/Discrete-Cosine-Transform-FPGA.git,2019-10-04 09:27:43+00:00,Discrete Cosine Transform (DCT) HDL code for FPGA implementation,piyushkumarhcu/Discrete-Cosine-Transform-FPGA,Verilog,Discrete-Cosine-Transform-FPGA,4,4,2024-04-02 07:25:55+00:00,2
8107,212897440,https://github.com/Clockfix/audio_effects_FPGA.git,2019-10-04 20:29:08+00:00,Audio effect synthesizer on FPGA,Clockfix/audio_effects_FPGA,Verilog,audio_effects_FPGA,940,4,2024-01-13 03:35:58+00:00,3
8108,215406378,https://github.com/anhtranproj/vlib.git,2019-10-15 22:16:02+00:00,A Verilog library of components commonly used to build more complex RTL designs,anhtranproj/vlib,Verilog,vlib,82,4,2021-05-13 22:31:23+00:00,1
8109,214226771,https://github.com/xuefei-wang/Sound-Generator-Module.git,2019-10-10 16:01:43+00:00,FPGA-based,xuefei-wang/Sound-Generator-Module,Verilog,Sound-Generator-Module,20116,4,2024-01-27 06:18:37+00:00,0
8110,217518118,https://github.com/MiSTer-devel/Arcade-NinjaKun_MiSTer.git,2019-10-25 11:21:48+00:00,Ninja-Kun for MiSter,MiSTer-devel/Arcade-NinjaKun_MiSTer,Verilog,Arcade-NinjaKun_MiSTer,12927,4,2024-05-31 11:07:08+00:00,9
8111,220260615,https://github.com/FourierX9/FPGA_Wave_Generator.git,2019-11-07 14:51:09+00:00,The Simulation Single Photon Detector Based On FPGA,FourierX9/FPGA_Wave_Generator,Verilog,FPGA_Wave_Generator,13,4,2024-09-03 07:19:02+00:00,0
8112,220337905,https://github.com/atxarib99/ALUVerilog.git,2019-11-07 22:08:48+00:00,An Arithmetic Logic Unit developed in Verilog. ,atxarib99/ALUVerilog,Verilog,ALUVerilog,34,4,2024-05-13 01:41:53+00:00,5
8113,218999364,https://github.com/sazczmh/AD9284_LVDS_Official-_Reference_Code.git,2019-11-01 14:18:54+00:00,从ADI官方云盘里下载的AD9284的代码，好像是利用Xilinx 2001推出的Virtex-II系列FPGA驱动的，具体我忘了，给需要的朋友,sazczmh/AD9284_LVDS_Official-_Reference_Code,Verilog,AD9284_LVDS_Official-_Reference_Code,165,4,2024-10-16 06:36:43+00:00,1
8114,219746329,https://github.com/shreyas1998/MIPS-processor.git,2019-11-05 13:02:11+00:00,,shreyas1998/MIPS-processor,Verilog,MIPS-processor,2429,4,2023-03-21 22:58:57+00:00,0
8115,218142757,https://github.com/gromero/ecp5.git,2019-10-28 20:50:27+00:00,Code and tools related to ECP5 Lattice evaluation FPGA board,gromero/ecp5,Verilog,ecp5,2071,4,2023-12-02 17:51:15+00:00,2
8116,219334039,https://github.com/cacauvicosa/mips.git,2019-11-03 16:53:54+00:00,Exemplos de Implementações em Verilog para MIPS,cacauvicosa/mips,Verilog,mips,56248,3,2021-04-29 11:06:57+00:00,1
8117,219752625,https://github.com/shreyas1998/AES_128-verilog.git,2019-11-05 13:32:49+00:00,,shreyas1998/AES_128-verilog,Verilog,AES_128-verilog,610,3,2023-03-21 22:59:03+00:00,0
8118,218993893,https://github.com/UT-LCA/softmax.git,2019-11-01 13:48:14+00:00,,UT-LCA/softmax,Verilog,softmax,9014,3,2024-01-30 18:50:50+00:00,0
8119,215857983,https://github.com/hashirshoaeb/Verilog-Codes.git,2019-10-17 18:18:25+00:00,This repository is to help macOS and linux users who have just started learning verilog.,hashirshoaeb/Verilog-Codes,Verilog,Verilog-Codes,27550,3,2021-09-30 08:26:09+00:00,0
8120,219704657,https://github.com/sibanez12/perc-p4.git,2019-11-05 09:19:35+00:00,Source files of the P4 & Verilog NetFPGA SUME implementation of the s-PERC switch,sibanez12/perc-p4,Verilog,perc-p4,18295,3,2023-12-16 20:07:50+00:00,1
8121,214562769,https://github.com/flust/A-game-on-Nexys4.git,2019-10-12 02:23:24+00:00,"A-game-on-Nexys4 with Triaxial accelerator, VGA, Sound sensor, Seven-segment",flust/A-game-on-Nexys4,Verilog,A-game-on-Nexys4,39171,3,2022-11-14 12:17:41+00:00,1
8122,214410601,https://github.com/ZhaohengLi/ingenious-mips.git,2019-10-11 10:41:48+00:00,MIPS32处理器 - 清华大学计算机组成原理课程与软件工程课程挑战性联合实验项目,ZhaohengLi/ingenious-mips,Verilog,ingenious-mips,7449,3,2024-09-17 02:02:45+00:00,1
8123,216291595,https://github.com/thata/mhrd.git,2019-10-20 01:25:51+00:00,My MHRD solutions port to Verilog,thata/mhrd,Verilog,mhrd,21,3,2024-08-31 12:16:29+00:00,1
8124,220393975,https://github.com/BreezeLv/FireBoyAndIceGirl_FPGA.git,2019-11-08 05:34:53+00:00,This is a FPGA implementation of a dual players co-op strategy game.,BreezeLv/FireBoyAndIceGirl_FPGA,Verilog,FireBoyAndIceGirl_FPGA,4321,3,2024-07-28 18:01:54+00:00,1
8125,213581391,https://github.com/16oh4/FPGA-VLSI.git,2019-10-08 07:54:04+00:00,A collection of designs for FPGA's at RTL level as well as integrated circuits with Cadence Encounter and Virtuoso.,16oh4/FPGA-VLSI,Verilog,FPGA-VLSI,25825,3,2022-06-23 19:56:56+00:00,2
8126,219219909,https://github.com/nitheeshkumar17/FFT-Hardware-Architectures.git,2019-11-02 22:06:00+00:00,,nitheeshkumar17/FFT-Hardware-Architectures,Verilog,FFT-Hardware-Architectures,3571,3,2023-12-09 13:47:29+00:00,0
8127,218404347,https://github.com/Mifan-rabbit/DigitalCircuits.git,2019-10-29 23:42:23+00:00,数字电路,Mifan-rabbit/DigitalCircuits,Verilog,DigitalCircuits,228,3,2023-04-06 09:03:56+00:00,1
8128,213593557,https://github.com/wsqigo/correlation_signal.git,2019-10-08 08:50:59+00:00,相关信号采集处理传输,wsqigo/correlation_signal,Verilog,correlation_signal,6982,3,2022-09-12 12:48:43+00:00,3
8129,217011098,https://github.com/maoa3/wujian100_open.git,2019-10-23 08:48:56+00:00,,maoa3/wujian100_open,Verilog,wujian100_open,1184,3,2024-05-25 14:48:33+00:00,0
8130,215024583,https://github.com/akaFunk/UpduinoVerilogExamples.git,2019-10-14 11:21:32+00:00,Verilog examples for Upduino or ice40 devices using icestorm,akaFunk/UpduinoVerilogExamples,Verilog,UpduinoVerilogExamples,23,3,2024-10-17 16:32:30+00:00,0
8131,217740448,https://github.com/Ronchy2000/VerilogLearning.git,2019-10-26 16:53:01+00:00,,Ronchy2000/VerilogLearning,Verilog,VerilogLearning,140459,3,2023-03-12 06:38:03+00:00,0
8132,218826346,https://github.com/Rigoaguia/hamming_verilog.git,2019-10-31 17:51:48+00:00,Hamming encoder e decoder + parity bit,Rigoaguia/hamming_verilog,Verilog,hamming_verilog,35,3,2022-07-05 16:59:34+00:00,0
8133,218683925,https://github.com/sahilmishra0012/16-bit-Harvard-Processor.git,2019-10-31 04:24:48+00:00,,sahilmishra0012/16-bit-Harvard-Processor,Verilog,16-bit-Harvard-Processor,4365,2,2024-08-24 22:54:07+00:00,0
8134,216038198,https://github.com/euvm/simple_spi.git,2019-10-18 14:07:43+00:00,,euvm/simple_spi,Verilog,simple_spi,184,2,2022-03-30 23:15:42+00:00,24
8135,219619635,https://github.com/darebalogun/MIPS-processor.git,2019-11-04 23:59:38+00:00,Verilog implementation of a MIPS processor,darebalogun/MIPS-processor,Verilog,MIPS-processor,225,2,2024-08-06 22:12:56+00:00,0
8136,212981921,https://github.com/Eicar/Arcade-Pong_MiSTer.git,2019-10-05 10:33:58+00:00,Arcade: Atari Pong (1972) for MiSTer,Eicar/Arcade-Pong_MiSTer,Verilog,Arcade-Pong_MiSTer,773,2,2020-01-18 03:42:13+00:00,0
8137,216560131,https://github.com/zsipos/rocket2-litex-verilog.git,2019-10-21 12:16:18+00:00,Precompiled verilog sources of rocket-chip for litex,zsipos/rocket2-litex-verilog,Verilog,rocket2-litex-verilog,72534,2,2022-01-29 07:23:32+00:00,0
8138,216615048,https://github.com/solomspd/RISC-V-CPU.git,2019-10-21 16:30:19+00:00,RISC-V 5-stage pipeline RV32I implementation with forwarding in verilog with drivers to work on xilinx nexus a7 FPGA boards,solomspd/RISC-V-CPU,Verilog,RISC-V-CPU,1210,2,2024-10-20 11:40:27+00:00,1
8139,217417370,https://github.com/Akeino/Convolution_systolic_array-.git,2019-10-25 00:17:01+00:00,,Akeino/Convolution_systolic_array-,Verilog,Convolution_systolic_array-,16,2,2021-05-14 10:08:13+00:00,1
8140,214130980,https://github.com/lb1244206405/ZYNQ0_FPGA_422_HDLC.git,2019-10-10 08:40:03+00:00,"include hdlc (miao), 422 grapher, ",lb1244206405/ZYNQ0_FPGA_422_HDLC,Verilog,ZYNQ0_FPGA_422_HDLC,98,2,2024-01-07 10:50:24+00:00,0
8141,220117840,https://github.com/steveicarus/sandylinux.git,2019-11-07 00:36:11+00:00,Boiler plate for making a Zynq/Microzed design,steveicarus/sandylinux,Verilog,sandylinux,20,2,2022-03-29 19:01:55+00:00,1
8142,218761027,https://github.com/PR085/A-Remote-Hand-Gesture-Recognition-System.git,2019-10-31 12:29:03+00:00,"This project aims to use Intel FPGA as data processor and Xilinx Ego1 as operator, to implement a Remote Hand Gesture Recognition System (RHGRS). We use Terasic DE10-Nano Kit and Xilinx Ego1 co-design as our developing and implementing method.",PR085/A-Remote-Hand-Gesture-Recognition-System,Verilog,A-Remote-Hand-Gesture-Recognition-System,58,2,2021-07-22 12:55:51+00:00,1
8143,217937837,https://github.com/Connorado9/Mini-CPU.git,2019-10-28 00:47:05+00:00,"Average computers today are capable of executing billions of operations every second. The speed with which these processes are completed is becoming more and more important with society’s ever-expanding need for quick computation. Thus, it is important to first analyze how these operations work at a primitive level in search of faster procedures before materializing at a larger scale. This project aims to create a miniature central processing unit (CPU) that can perform basic arithmetic, comparison, and logical operations.",Connorado9/Mini-CPU,Verilog,Mini-CPU,11695,2,2024-04-17 14:48:32+00:00,0
8144,216654561,https://github.com/watmes/azhar-soc.git,2019-10-21 20:00:11+00:00,,watmes/azhar-soc,Verilog,azhar-soc,75,2,2022-05-21 13:52:56+00:00,4
8145,214902632,https://github.com/naqashnvd/Verilog.git,2019-10-13 22:22:24+00:00,Verilog HDL labs implemented on Altera DE1 board,naqashnvd/Verilog,Verilog,Verilog,789,2,2023-12-21 00:52:19+00:00,0
8146,217642438,https://github.com/MiSTer-devel/Arcade-Gaplus_MiSTer.git,2019-10-26 02:01:06+00:00,Gaplus for MiSTer,MiSTer-devel/Arcade-Gaplus_MiSTer,Verilog,Arcade-Gaplus_MiSTer,6461,2,2024-05-27 05:41:11+00:00,9
8147,219757620,https://github.com/shreyas1998/Floating-Point-Unit-.git,2019-11-05 13:55:52+00:00,,shreyas1998/Floating-Point-Unit-,Verilog,Floating-Point-Unit-,1316,2,2023-03-21 22:59:16+00:00,0
8148,213121497,https://github.com/JamesLiao714/DLD-verilog.git,2019-10-06 06:48:46+00:00,,JamesLiao714/DLD-verilog,Verilog,DLD-verilog,11035,2,2022-02-23 13:31:52+00:00,0
8149,220466164,https://github.com/weiyi-li/Multi-function-Digital-Clock.git,2019-11-08 12:51:25+00:00,"A multi-function digital clock implemented in Verilog HDL, supported by Quartus II and Altera DE1 FPGA",weiyi-li/Multi-function-Digital-Clock,Verilog,Multi-function-Digital-Clock,5594,2,2023-10-26 14:16:23+00:00,0
8150,217795952,https://github.com/Kitsunetic/Verilog-Fast-Image-Scaling.git,2019-10-27 02:38:47+00:00,2020 semi-conductor programming class. Fast Image Scaling using Verilog HDL,Kitsunetic/Verilog-Fast-Image-Scaling,Verilog,Verilog-Fast-Image-Scaling,976,2,2023-03-30 11:03:42+00:00,1
8151,219071476,https://github.com/tingfengx/GOMOKU-FPGA.git,2019-11-01 22:25:12+00:00,,tingfengx/GOMOKU-FPGA,Verilog,GOMOKU-FPGA,55500,2,2020-06-15 04:12:54+00:00,0
8152,218072031,https://github.com/aaronferrucci/ov7670_fifo_test.git,2019-10-28 14:56:17+00:00,Experiments with the ov7670 camera (equipped with AL422 FIFO),aaronferrucci/ov7670_fifo_test,Verilog,ov7670_fifo_test,1550,2,2023-09-21 16:13:09+00:00,0
8153,214261988,https://github.com/michaelboyadjian/ECE253-Labs.git,2019-10-10 18:55:48+00:00,Verilog and ARM Assembly labs for second year Digital and Computer Systems (ECE253) course at the University of Toronto,michaelboyadjian/ECE253-Labs,Verilog,ECE253-Labs,605,2,2023-10-07 01:36:51+00:00,2
8154,219378523,https://github.com/GaryBecker77479/OsiFPGA.git,2019-11-03 23:11:42+00:00,Ohio Scientific in FPGA,GaryBecker77479/OsiFPGA,Verilog,OsiFPGA,8303,2,2022-05-02 18:59:33+00:00,1
8155,217219726,https://github.com/moisutsu-playground/csjikken2-2.git,2019-10-24 05:39:58+00:00,,moisutsu-playground/csjikken2-2,Verilog,csjikken2-2,144480,2,2020-11-19 05:53:50+00:00,1
8156,213190983,https://github.com/tuliopereirab/pamPy.git,2019-10-06 15:15:16+00:00,"Development of a processor, in Verilog, able to executes Python algorithm.",tuliopereirab/pamPy,Verilog,pamPy,70,2,2021-05-17 21:31:56+00:00,0
8157,212947157,https://github.com/zzemu-cn/H-01B_FPGA.git,2019-10-05 05:09:28+00:00,H-01B NF-500A Chinese Computer FPGA 学习机,zzemu-cn/H-01B_FPGA,Verilog,H-01B_FPGA,3935,2,2023-03-21 18:15:55+00:00,0
8158,216434156,https://github.com/YJMA3/CORDIC.git,2019-10-20 22:11:35+00:00,A 16-bit CORDIC computer,YJMA3/CORDIC,Verilog,CORDIC,8374,2,2024-05-11 15:40:30+00:00,0
8159,216022684,https://github.com/feng1368003611/cy7c68013_fpga_bulk.git,2019-10-18 12:48:23+00:00,cy7c68013_fpga_bulk fpga code,feng1368003611/cy7c68013_fpga_bulk,Verilog,cy7c68013_fpga_bulk,2,2,2024-10-03 21:02:53+00:00,0
8160,213107198,https://github.com/yoshiyasu1111/Zynq-VerificationIP.git,2019-10-06 04:10:54+00:00,,yoshiyasu1111/Zynq-VerificationIP,Verilog,Zynq-VerificationIP,36,1,2022-03-02 01:43:22+00:00,0
8161,219877766,https://github.com/manishgargpro/ECE414_finalproject.git,2019-11-06 00:33:27+00:00,,manishgargpro/ECE414_finalproject,Verilog,ECE414_finalproject,149,1,2022-11-17 16:45:30+00:00,0
8162,220262286,https://github.com/kamaboko123/kanade32.git,2019-11-07 14:59:34+00:00,Self made CPU for a subset of MIPS,kamaboko123/kanade32,Verilog,kanade32,345,1,2019-11-16 11:43:49+00:00,0
8163,219271603,https://github.com/aarya-arun/DDCO-Shift-Register-and-ALU.git,2019-11-03 09:27:28+00:00,ALU register implementation and added functionalities for shifts,aarya-arun/DDCO-Shift-Register-and-ALU,Verilog,DDCO-Shift-Register-and-ALU,18,1,2020-06-08 02:26:43+00:00,1
8164,214004604,https://github.com/mattqinduke/zq_tlz_reci.git,2019-10-09 19:21:20+00:00,,mattqinduke/zq_tlz_reci,Verilog,zq_tlz_reci,11851,1,2020-10-21 11:02:08+00:00,0
8165,214831814,https://github.com/stanary/scrambler-descrambler.git,2019-10-13 14:10:35+00:00,hardware design descrambler,stanary/scrambler-descrambler,Verilog,scrambler-descrambler,4,1,2022-06-10 10:38:58+00:00,0
8166,215022739,https://github.com/wwwayneee/Architecture.git,2019-10-14 11:12:09+00:00,,wwwayneee/Architecture,Verilog,Architecture,75,1,2023-03-07 04:46:56+00:00,0
8167,220121033,https://github.com/stilneyv/EE180.git,2019-11-07 01:00:48+00:00,,stilneyv/EE180,Verilog,EE180,60396,1,2023-11-17 01:10:03+00:00,0
8168,214887063,https://github.com/steve861230/LEDDC.git,2019-10-13 20:13:14+00:00,,steve861230/LEDDC,Verilog,LEDDC,1618,1,2019-11-04 14:25:21+00:00,0
8169,217636973,https://github.com/x0pr4nt3s/arqui_datapath_con_pipeline.git,2019-10-26 00:58:04+00:00,,x0pr4nt3s/arqui_datapath_con_pipeline,Verilog,arqui_datapath_con_pipeline,843,1,2020-12-03 03:37:01+00:00,0
8170,219458704,https://github.com/FFFengMJL/cpu.git,2019-11-04 09:02:08+00:00,祭祖无流水cpu,FFFengMJL/cpu,Verilog,cpu,158631,1,2020-10-04 06:10:48+00:00,0
8171,216632391,https://github.com/michalrzyp/DCT_FPGA.git,2019-10-21 18:00:55+00:00,,michalrzyp/DCT_FPGA,Verilog,DCT_FPGA,6,1,2023-05-25 05:09:58+00:00,0
8172,216617737,https://github.com/aman-goel/tacas20ae.git,2019-10-21 16:44:47+00:00,Artifact for the paper under submission - AVR: Abstractly Verifying Reachability,aman-goel/tacas20ae,Verilog,tacas20ae,55154,1,2021-03-10 16:10:50+00:00,0
8173,216469935,https://github.com/donggua127/pl003_c1.git,2019-10-21 03:27:18+00:00,ddc & duc,donggua127/pl003_c1,Verilog,pl003_c1,6095,1,2023-08-06 02:45:49+00:00,0
8174,216082580,https://github.com/siddhantsin/VerilogHDL-DoorlockSystem-.git,2019-10-18 18:14:23+00:00,CSCB58 Final Project,siddhantsin/VerilogHDL-DoorlockSystem-,Verilog,VerilogHDL-DoorlockSystem-,3,1,2019-10-19 01:12:31+00:00,0
8175,214008441,https://github.com/Elia1996/ISA.git,2019-10-09 19:41:39+00:00,ISA Integrated System Architecture Laboratories,Elia1996/ISA,Verilog,ISA,92138,1,2023-11-17 19:01:43+00:00,0
8176,220437516,https://github.com/nzzlinh/RV32-Single-Cycle.git,2019-11-08 09:54:55+00:00,Simple implementation of 32bit RISC-V Architecture,nzzlinh/RV32-Single-Cycle,Verilog,RV32-Single-Cycle,6535,1,2024-07-18 17:15:17+00:00,0
8177,216284422,https://github.com/apparentlymart/riscovite.git,2019-10-19 23:51:21+00:00,[Perma-WIP] Homebrew computer,apparentlymart/riscovite,Verilog,riscovite,42,1,2023-06-01 21:21:16+00:00,0
8178,218200626,https://github.com/danielkuzmin/3-bit-Adder.git,2019-10-29 03:56:39+00:00,Verilog 3-bit Carry Propagate Adder adder.,danielkuzmin/3-bit-Adder,Verilog,3-bit-Adder,3,1,2019-11-07 04:08:30+00:00,0
8179,217704770,https://github.com/SanthoshMannas/Bloom_Filter.git,2019-10-26 12:21:46+00:00,,SanthoshMannas/Bloom_Filter,Verilog,Bloom_Filter,13,1,2023-07-31 15:19:05+00:00,0
8180,217309665,https://github.com/Gabr1e1/RISCV-CPU.git,2019-10-24 13:44:54+00:00,,Gabr1e1/RISCV-CPU,Verilog,RISCV-CPU,325626,1,2020-11-30 11:45:50+00:00,0
8181,214885826,https://github.com/steve861230/ICC2011.git,2019-10-13 20:04:31+00:00,,steve861230/ICC2011,Verilog,ICC2011,189,1,2019-11-04 14:25:53+00:00,0
8182,217571352,https://github.com/tanbour/gmii_mirror_xgmii.git,2019-10-25 16:13:45+00:00,,tanbour/gmii_mirror_xgmii,,gmii_mirror_xgmii,379,1,2024-07-04 14:05:51+00:00,0
8183,216117336,https://github.com/MatCauthon/FPGA-based-game-.git,2019-10-18 22:42:28+00:00,"Code is all on FPGA, you need a monitor(VGA) and a keyboard to play the game ",MatCauthon/FPGA-based-game-,Verilog,FPGA-based-game-,22,1,2024-01-17 07:07:29+00:00,0
8184,214087426,https://github.com/ClSlaid/StepFpgaProjects_CE_BUPT.git,2019-10-10 04:35:48+00:00,"Step Fpga Progects in CE of BUPT, written in Verilog",ClSlaid/StepFpgaProjects_CE_BUPT,Verilog,StepFpgaProjects_CE_BUPT,26,1,2024-10-14 12:30:36+00:00,0
8185,214069713,https://github.com/shuanglengyunji/Self-Balancing-Car-On-DE10-Hardware.git,2019-10-10 02:37:14+00:00,The HDL design of a Self-Balancing-Car on DE10-Nano Board,shuanglengyunji/Self-Balancing-Car-On-DE10-Hardware,Verilog,Self-Balancing-Car-On-DE10-Hardware,52120,1,2020-03-31 08:48:24+00:00,0
8186,212506132,https://github.com/bnjmnzh/CSC258-Labs.git,2019-10-03 05:51:33+00:00,Lab reports,bnjmnzh/CSC258-Labs,Verilog,CSC258-Labs,5395,1,2023-02-13 21:51:55+00:00,0
8187,212698318,https://github.com/ineganov/parse_verilog.git,2019-10-03 23:13:40+00:00,,ineganov/parse_verilog,Verilog,parse_verilog,18,1,2022-03-15 23:15:40+00:00,0
8188,214883545,https://github.com/steve861230/ICC2014.git,2019-10-13 19:48:42+00:00,,steve861230/ICC2014,Verilog,ICC2014,745,1,2019-11-04 14:26:30+00:00,0
8189,215169275,https://github.com/paulr92/OV7642_verification_model.git,2019-10-15 00:21:29+00:00,"The project contains a camera model for 0V7670 which sends data in YUV 422 640x480 @15fps. Testbench is using  a picture formatted as .hex as data input, The output of the camera model is wired up to a im_write stub which then writes the image back to output.bmp for verification purposes. A matlab script parses a input.bmp file which then generates a input.hex file.  Based on the code from https://www.fpga4student.com/2018/08/how-to-read-image-in-vhdl.html",paulr92/OV7642_verification_model,Verilog,OV7642_verification_model,952,1,2022-04-26 21:53:07+00:00,0
8190,217301098,https://github.com/vt-ece4530-f19/example-nios-crc.git,2019-10-24 13:04:58+00:00,,vt-ece4530-f19/example-nios-crc,Verilog,example-nios-crc,1053,1,2020-10-30 12:07:50+00:00,0
8191,214532412,https://github.com/dominic-meads/Verilog.git,2019-10-11 21:36:13+00:00,assortment of verilog. if you haven't used EDAplayground you need to check it out! https://www.edaplayground.com/,dominic-meads/Verilog,Verilog,Verilog,118,1,2021-06-06 22:51:31+00:00,0
8192,218784735,https://github.com/siyuanwu99/FPGA-bluetooth-car.git,2019-10-31 14:26:35+00:00,,siyuanwu99/FPGA-bluetooth-car,Verilog,FPGA-bluetooth-car,8755,1,2022-11-07 07:25:50+00:00,1
8193,219354255,https://github.com/tyrelkostyk/CME433-Approximate_Wallace_Tree_Accumulation.git,2019-11-03 19:31:56+00:00,Liturature Review project for CME 433 - Integer Multiplication using approximate wallace tree accumulation,tyrelkostyk/CME433-Approximate_Wallace_Tree_Accumulation,Verilog,CME433-Approximate_Wallace_Tree_Accumulation,42680,1,2024-05-16 02:53:18+00:00,0
8194,216128974,https://github.com/EnriqueJavierG/ARM_Microproccesor.git,2019-10-19 00:47:13+00:00,Project for Computer Architecture Class,EnriqueJavierG/ARM_Microproccesor,Verilog,ARM_Microproccesor,120,1,2024-06-13 17:45:40+00:00,0
8195,216884059,https://github.com/xm0rtis/FPGA-bitcoin-miner.git,2019-10-22 18:34:48+00:00,FPGA Based bitcoin Miner,xm0rtis/FPGA-bitcoin-miner,Verilog,FPGA-bitcoin-miner,12,1,2019-12-24 15:04:44+00:00,1
8196,213326495,https://github.com/Charlotte2000s/FPGA_Works-Verilog-.git,2019-10-07 08:03:06+00:00,FPGA实验(verilog实现）,Charlotte2000s/FPGA_Works-Verilog-,Verilog,FPGA_Works-Verilog-,41,1,2020-07-31 04:11:07+00:00,0
8197,215636989,https://github.com/matheuscandido/MIPSVerilog.git,2019-10-16 20:19:17+00:00,Basic implementation of a MIPS microprocessor on Verilog and Intel Max 10 FPGA family.,matheuscandido/MIPSVerilog,Verilog,MIPSVerilog,750,1,2021-03-18 06:29:39+00:00,1
8198,215882448,https://github.com/EECS150/project_skeleton_fa19.git,2019-10-17 20:44:21+00:00,EECS 151/251A FPGA Project Skeleton for Fall 2019,EECS150/project_skeleton_fa19,Verilog,project_skeleton_fa19,7263,1,2023-06-11 15:27:45+00:00,4
8199,213600215,https://github.com/haotingC/Digital-Circuit-Labs.git,2019-10-08 09:22:53+00:00,,haotingC/Digital-Circuit-Labs,Verilog,Digital-Circuit-Labs,2582,1,2020-11-23 15:08:18+00:00,0
8200,214071975,https://github.com/bearbattle/Verilog.git,2019-10-10 02:50:34+00:00,,bearbattle/Verilog,Verilog,Verilog,314,1,2021-09-01 09:01:54+00:00,0
8201,216207937,https://github.com/AJ-RR/Direct-Mapped-Cache.git,2019-10-19 13:07:16+00:00,Direct Mapped Cache in Verilog,AJ-RR/Direct-Mapped-Cache,Verilog,Direct-Mapped-Cache,778,1,2021-06-08 07:35:24+00:00,0
8202,214881654,https://github.com/steve861230/ICC2017.git,2019-10-13 19:35:46+00:00,,steve861230/ICC2017,Verilog,ICC2017,1155,1,2019-11-04 14:26:13+00:00,0
8203,213205904,https://github.com/muralisvishnu/BionicLeg.git,2019-10-06 16:46:54+00:00,,muralisvishnu/BionicLeg,Verilog,BionicLeg,52187,1,2020-05-05 21:29:32+00:00,0
8204,214469748,https://github.com/timothypholmes/photon-counter.git,2019-10-11 15:24:05+00:00,Latteice icestick counts photons delivers results to raspberry pi throught SPI.,timothypholmes/photon-counter,Verilog,photon-counter,15,1,2023-08-31 14:50:29+00:00,0
8205,215909484,https://github.com/jackwma/Digital-Design.git,2019-10-18 00:28:56+00:00,,jackwma/Digital-Design,Verilog,Digital-Design,33940,1,2019-10-18 01:10:33+00:00,0
8206,217412940,https://github.com/VincentSastra/cpen211.git,2019-10-24 23:31:42+00:00,For all the labs in cpen211,VincentSastra/cpen211,Verilog,cpen211,3288,1,2020-08-29 20:54:22+00:00,0
8207,217937330,https://github.com/haocat/Learing-for-Advanced-Expriment-Course-in-NJU-2019-Fall-.git,2019-10-28 00:42:14+00:00,repository for Advanced Expriment Course Ⅱ in NJU,haocat/Learing-for-Advanced-Expriment-Course-in-NJU-2019-Fall-,Verilog,Learing-for-Advanced-Expriment-Course-in-NJU-2019-Fall-,37,1,2019-12-24 06:03:27+00:00,0
8208,218834291,https://github.com/Rigoaguia/cordic_verilog.git,2019-10-31 18:30:21+00:00,Cordic,Rigoaguia/cordic_verilog,Verilog,cordic_verilog,2740,1,2021-05-13 21:37:28+00:00,0
8209,220431849,https://github.com/CodePurble/verilog-hdl.git,2019-11-08 09:23:52+00:00,,CodePurble/verilog-hdl,Verilog,verilog-hdl,653,1,2022-05-26 07:26:57+00:00,0
8210,212358341,https://github.com/nivethsaran/iVerilog-Codes.git,2019-10-02 14:10:52+00:00,,nivethsaran/iVerilog-Codes,Verilog,iVerilog-Codes,52,1,2021-03-01 04:22:43+00:00,0
8211,214114962,https://github.com/root430/closet.git,2019-10-10 07:23:36+00:00,,root430/closet,Verilog,closet,487,1,2019-10-25 06:44:12+00:00,0
8212,215449786,https://github.com/Neuromod/Delta-Sigma_Triangle.git,2019-10-16 03:35:45+00:00,Delta-Sigma triangle waveform generator,Neuromod/Delta-Sigma_Triangle,Verilog,Delta-Sigma_Triangle,305,1,2020-12-13 01:53:43+00:00,0
8213,217453035,https://github.com/vishnu-pk/Hardware-design-verilog.git,2019-10-25 04:47:50+00:00,Hardware design course based on Intel Labs FPGA,vishnu-pk/Hardware-design-verilog,Verilog,Hardware-design-verilog,70472,1,2019-10-25 06:02:20+00:00,0
8214,219251707,https://github.com/StaringWhere/Verilog-HDL.git,2019-11-03 04:33:26+00:00,demo,StaringWhere/Verilog-HDL,Verilog,Verilog-HDL,73,1,2023-08-10 01:18:34+00:00,0
8215,217119253,https://github.com/Reikaze/ReplayBuffer.git,2019-10-23 17:49:58+00:00,Transmission Layer Replay Buffer written in Verilog,Reikaze/ReplayBuffer,Verilog,ReplayBuffer,1331,1,2022-02-20 18:23:57+00:00,6
8216,220187565,https://github.com/oscourse-tsinghua/undergraduate-fzpeng2020.git,2019-11-07 08:29:58+00:00,http://os.cs.tsinghua.edu.cn/research/undergraduate/fzpeng2020,oscourse-tsinghua/undergraduate-fzpeng2020,Verilog,undergraduate-fzpeng2020,657688,1,2020-06-27 07:58:28+00:00,1
8217,212935248,https://github.com/dzuberi/GeneSys-PE-RTL.git,2019-10-05 02:53:04+00:00,RTL implementation of EvE PE in Genesys Paper,dzuberi/GeneSys-PE-RTL,Verilog,GeneSys-PE-RTL,622,1,2022-04-17 22:02:03+00:00,0
8218,216698522,https://github.com/zhangben0408/robot-kinematics-fpga.git,2019-10-22 01:34:38+00:00,my backups of robot kinematics using zynq,zhangben0408/robot-kinematics-fpga,Verilog,robot-kinematics-fpga,8,1,2019-10-22 01:43:09+00:00,0
8219,218225112,https://github.com/sparsh2706/HDU-RISC-5-stage-8-bit.git,2019-10-29 07:08:56+00:00,This is the Verilog Implementation for a Hazard Detectot Unit for a RISC 5-stage pipeline,sparsh2706/HDU-RISC-5-stage-8-bit,Verilog,HDU-RISC-5-stage-8-bit,39,1,2019-11-12 16:13:00+00:00,1
8220,217531889,https://github.com/Arcadia-1/Communication_Experiment.git,2019-10-25 12:45:35+00:00,The course “Communication theory experiment”.,Arcadia-1/Communication_Experiment,Verilog,Communication_Experiment,352,1,2019-12-26 10:49:03+00:00,0
8221,216318536,https://github.com/mazraeli/Tiny-Encryption-Algorithm.git,2019-10-20 06:36:06+00:00,Implementing encryption module based on TEA,mazraeli/Tiny-Encryption-Algorithm,Verilog,Tiny-Encryption-Algorithm,1,1,2021-06-30 20:35:10+00:00,0
8222,214156512,https://github.com/teddygithub/assembler_vs.git,2019-10-10 10:44:29+00:00,,teddygithub/assembler_vs,Verilog,assembler_vs,41401,1,2020-04-27 14:35:26+00:00,0
8223,212464479,https://github.com/johnadams7/Team-26-Assignment-2.git,2019-10-02 23:58:15+00:00,,johnadams7/Team-26-Assignment-2,Verilog,Team-26-Assignment-2,37,1,2019-10-13 03:33:10+00:00,0
8224,212619919,https://github.com/AQJED/Parking-lot-occupancy.git,2019-10-03 15:57:00+00:00,This verilog code is going to construct a circuit that counts the number of cars in a parking structure using FSM methodology. The circuit can detect if the car is entering the parking structure or leaving then the counter should count up or down accordingly.,AQJED/Parking-lot-occupancy,Verilog,Parking-lot-occupancy,7,1,2023-11-08 16:36:05+00:00,0
8225,213683332,https://github.com/nielscol/pllverilog.git,2019-10-08 15:33:41+00:00,,nielscol/pllverilog,Verilog,pllverilog,4,1,2020-12-03 05:54:53+00:00,0
8226,220493336,https://github.com/Anala-Keshava/Realization-of-Saturation-Logic-in-DSPA.git,2019-11-08 15:19:30+00:00,,Anala-Keshava/Realization-of-Saturation-Logic-in-DSPA,Verilog,Realization-of-Saturation-Logic-in-DSPA,5,1,2019-11-18 13:08:08+00:00,0
8227,219471418,https://github.com/koo9ithub/LogicDesign.git,2019-11-04 10:08:57+00:00,,koo9ithub/LogicDesign,Verilog,LogicDesign,4225,1,2019-12-07 07:24:57+00:00,0
8228,219440108,https://github.com/Verdvana/Syn_FIFO.git,2019-11-04 07:17:17+00:00,位宽和深度可定制的同步FIFO,Verdvana/Syn_FIFO,Verilog,Syn_FIFO,11415,1,2022-06-06 06:16:54+00:00,0
8229,218126213,https://github.com/masterdegree123/fpga_flash.git,2019-10-28 19:14:12+00:00,,masterdegree123/fpga_flash,Verilog,fpga_flash,7208,1,2024-03-23 16:25:34+00:00,0
8230,218570652,https://github.com/HKUST-VLSILab-SoftwareTeam/ISDN4400.git,2019-10-30 16:18:59+00:00,source code for ISDN4400 FPGA Design,HKUST-VLSILab-SoftwareTeam/ISDN4400,Verilog,ISDN4400,10331,1,2020-12-10 03:27:46+00:00,0
8231,217899414,https://github.com/jashley2017/CPE480Proj4.git,2019-10-27 18:40:00+00:00,Project 4 for CPE480 Single Cycle Pipeline for AXA,jashley2017/CPE480Proj4,Verilog,CPE480Proj4,34,1,2022-07-11 18:04:56+00:00,1
8232,216118705,https://github.com/MatCauthon/Motion-Estimation.git,2019-10-18 22:57:32+00:00,FPGA-based motion estimation for HEVC,MatCauthon/Motion-Estimation,Verilog,Motion-Estimation,20,1,2021-10-26 10:14:06+00:00,3
8233,217669723,https://github.com/bwerth/udp_project.git,2019-10-26 07:03:52+00:00,,bwerth/udp_project,Verilog,udp_project,747,1,2020-07-10 09:14:33+00:00,0
8234,214915198,https://github.com/jchen123556/CPU.git,2019-10-14 00:32:08+00:00,,jchen123556/CPU,Verilog,CPU,213,1,2019-12-06 04:44:01+00:00,0
8235,214885582,https://github.com/steve861230/ICC2006.git,2019-10-13 20:02:35+00:00,,steve861230/ICC2006,Verilog,ICC2006,86,1,2019-11-04 14:25:58+00:00,0
8236,212298911,https://github.com/oolegoon/crossbar.git,2019-10-02 09:16:47+00:00,crossbar for 2 masters and 2 slaves based on FSM,oolegoon/crossbar,Verilog,crossbar,51,1,2023-08-29 15:41:38+00:00,0
8237,214882879,https://github.com/steve861230/ICC2012.git,2019-10-13 19:44:08+00:00,,steve861230/ICC2012,Verilog,ICC2012,344,1,2019-11-04 14:26:19+00:00,0
8238,216165374,https://github.com/SoerenSofke/DiamondDust.git,2019-10-19 07:16:21+00:00,,SoerenSofke/DiamondDust,Verilog,DiamondDust,1330,1,2021-05-09 17:43:28+00:00,1
8239,216009480,https://github.com/sarveshvhawal007/32-bit-rightshift-multiplier.git,2019-10-18 11:31:09+00:00,,sarveshvhawal007/32-bit-rightshift-multiplier,Verilog,32-bit-rightshift-multiplier,4,1,2019-10-20 04:48:28+00:00,0
8240,217559036,https://github.com/jiskra/ADI_hdl.git,2019-10-25 15:07:01+00:00,a copy of ADI_hdl,jiskra/ADI_hdl,Verilog,ADI_hdl,13603,1,2020-05-30 07:13:54+00:00,0
8241,219258697,https://github.com/gaapaul/468.git,2019-11-03 06:01:08+00:00,,gaapaul/468,Verilog,468,112,1,2023-11-14 01:35:01+00:00,1
8242,218169676,https://github.com/alainlou/FFT-H.git,2019-10-29 00:17:45+00:00,Fast Fourier Transform in Hardware,alainlou/FFT-H,Verilog,FFT-H,49,1,2024-04-29 13:45:26+00:00,0
8243,214884948,https://github.com/steve861230/ICC2015.git,2019-10-13 19:58:01+00:00,,steve861230/ICC2015,Verilog,ICC2015,647,1,2019-11-04 14:26:25+00:00,0
8244,216711387,https://github.com/johnlui97/imageDecompressionMachine.git,2019-10-22 03:01:34+00:00,3DQ5 - Digital Image Decompression Machine using Altera Cyclone II FPGA.,johnlui97/imageDecompressionMachine,Verilog,imageDecompressionMachine,167,1,2022-11-21 20:15:58+00:00,0
8245,217414640,https://github.com/Daniel-Mock/ASIC_Design.git,2019-10-24 23:49:32+00:00,GitHub repository for ASIC design projects,Daniel-Mock/ASIC_Design,Verilog,ASIC_Design,3576,1,2023-09-07 14:22:47+00:00,0
8246,218103167,https://github.com/elf2flash/stratix5_10g.git,2019-10-28 17:11:25+00:00,10G net vhdl project for Intel Stratix V,elf2flash/stratix5_10g,Verilog,stratix5_10g,18,1,2021-05-11 20:03:05+00:00,1
8247,220347822,https://github.com/minisparrow/freedom.git,2019-11-07 23:31:32+00:00,riscv unofficial ,minisparrow/freedom,Verilog,freedom,12181,1,2022-05-12 15:37:14+00:00,1
8248,216009080,https://github.com/sarveshvhawal007/32-bit-wallace-tree.git,2019-10-18 11:28:40+00:00,,sarveshvhawal007/32-bit-wallace-tree,Verilog,32-bit-wallace-tree,6,1,2019-11-13 19:25:33+00:00,0
8249,220359425,https://github.com/Mustafa-AlHariry/pipelined.git,2019-11-08 01:13:37+00:00,,Mustafa-AlHariry/pipelined,,pipelined,1660,1,2019-11-29 16:01:30+00:00,0
8250,219915581,https://github.com/Shayshu-NR/ECE241-Digital-systems-fall-2019.git,2019-11-06 05:01:18+00:00,UofT eng ECE241 digital systems labs,Shayshu-NR/ECE241-Digital-systems-fall-2019,Verilog,ECE241-Digital-systems-fall-2019,1800,1,2021-11-14 00:39:59+00:00,0
8251,218966631,https://github.com/CodeWizrd001/LDLab.git,2019-11-01 10:43:57+00:00,Logic Design Lab Assignment,CodeWizrd001/LDLab,Verilog,LDLab,2229,1,2021-07-09 10:14:15+00:00,1
8252,217288846,https://github.com/maos520/WX306_npu.git,2019-10-24 12:03:02+00:00,,maos520/WX306_npu,Verilog,WX306_npu,31,1,2022-07-06 09:59:39+00:00,0
8253,219754534,https://github.com/daryllman/MOJO-16bitALU.git,2019-11-05 13:41:58+00:00,16-Bit ALU verilog/lucid code for MOJO implementation,daryllman/MOJO-16bitALU,Verilog,MOJO-16bitALU,951,1,2020-11-03 16:51:12+00:00,1
8254,219725241,https://github.com/xmliszt/1D16bitALUmojo.git,2019-11-05 11:07:59+00:00,,xmliszt/1D16bitALUmojo,Verilog,1D16bitALUmojo,1319,1,2020-08-29 16:48:38+00:00,1
8255,216290702,https://github.com/JaiTorres13/Arquitecture_ARM.git,2019-10-20 01:14:54+00:00,,JaiTorres13/Arquitecture_ARM,,Arquitecture_ARM,0,1,2019-12-08 14:14:01+00:00,0
8256,213784135,https://github.com/misadrik/RTL_EXERCISE.git,2019-10-09 00:33:04+00:00,,misadrik/RTL_EXERCISE,Verilog,RTL_EXERCISE,127,1,2020-01-07 05:26:51+00:00,0
8257,215484357,https://github.com/paulr92/OV5642_CAM_IF.git,2019-10-16 07:26:02+00:00,,paulr92/OV5642_CAM_IF,Verilog,OV5642_CAM_IF,20371,1,2022-04-26 21:53:50+00:00,0
8258,219396090,https://github.com/ConnerTenn/Synth.git,2019-11-04 01:54:38+00:00,,ConnerTenn/Synth,Verilog,Synth,113,1,2020-07-13 03:32:03+00:00,0
8259,220330507,https://github.com/captaindane/swt16.git,2019-11-07 21:17:21+00:00,"A 16-bit, 5-stage RISC processor. RTL description in Verilog. Includes assembler, simulator, and example programs.",captaindane/swt16,Verilog,swt16,1251,1,2024-09-05 07:36:36+00:00,0
8260,214060265,https://github.com/lstwwa/university.git,2019-10-10 01:37:41+00:00,大学期间的项目,lstwwa/university,Verilog,university,26718,1,2021-12-04 09:23:43+00:00,0
8261,214858095,https://github.com/evoredy/RF_Tools.git,2019-10-13 16:54:42+00:00,Utilities and templates for SDRs and RF,evoredy/RF_Tools,Verilog,RF_Tools,38055,1,2022-02-11 00:00:10+00:00,2
8262,218878093,https://github.com/jreimer107/FPGA_NN.git,2019-10-31 23:29:43+00:00,,jreimer107/FPGA_NN,Verilog,FPGA_NN,29303,1,2022-05-16 12:40:53+00:00,1
8263,214885876,https://github.com/steve861230/ICC2019.git,2019-10-13 20:04:51+00:00,,steve861230/ICC2019,Verilog,ICC2019,17128,1,2019-11-04 14:25:43+00:00,0
8264,217469925,https://github.com/yusanshi/Base64-Encoder-Verilog.git,2019-10-25 06:51:51+00:00,使用 Verilog 在 Nexys 4 DDR 上完成流水线 CPU 后连接键盘、显示器、编写汇编程序实现的 Base64 编码器。,yusanshi/Base64-Encoder-Verilog,Verilog,Base64-Encoder-Verilog,16172,1,2020-09-04 12:13:48+00:00,0
8265,216397303,https://github.com/tungfang/EE371-Design-of-Digital-Circuits-and-Systems.git,2019-10-20 17:07:07+00:00,Design of Digital Circuit and System,tungfang/EE371-Design-of-Digital-Circuits-and-Systems,Verilog,EE371-Design-of-Digital-Circuits-and-Systems,35621,1,2021-05-05 16:23:36+00:00,0
8266,219477703,https://github.com/minjichu/LogicDesign.git,2019-11-04 10:44:03+00:00,,minjichu/LogicDesign,Verilog,LogicDesign,1819,1,2019-12-08 15:00:15+00:00,0
8267,213195005,https://github.com/tuliopereirab/Neander_Verilog.git,2019-10-06 15:39:11+00:00,Hypothetical processor called Neander described using Verilog just for practice. ,tuliopereirab/Neander_Verilog,Verilog,Neander_Verilog,4,1,2021-05-17 21:32:13+00:00,0
8268,212947420,https://github.com/zopagaduanjr/FPGA_FinalProject.git,2019-10-05 05:11:40+00:00,Our final project,zopagaduanjr/FPGA_FinalProject,Verilog,FPGA_FinalProject,16847,1,2020-06-24 10:06:05+00:00,2
8269,213507744,https://github.com/zhoudian64/hardware.git,2019-10-07 23:46:54+00:00,,zhoudian64/hardware,Verilog,hardware,42,1,2022-03-31 16:37:04+00:00,0
8270,213473956,https://github.com/shirch/EntropyFilterHistogram.git,2019-10-07 19:55:29+00:00,"CPU Architecture, FPGA, Quartus, MIPS",shirch/EntropyFilterHistogram,Verilog,EntropyFilterHistogram,20793,1,2024-05-21 06:56:02+00:00,1
8271,226045135,https://github.com/open-sdr/openwifi-hw.git,2019-12-05 07:46:13+00:00,"open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware",open-sdr/openwifi-hw,Verilog,openwifi-hw,507163,689,2024-10-26 08:54:04+00:00,234
8272,223360084,https://github.com/YosysHQ/apicula.git,2019-11-22 08:39:17+00:00,Project Apicula 🐝: bitstream documentation for Gowin FPGAs,YosysHQ/apicula,Verilog,apicula,6918,487,2024-10-27 22:53:28+00:00,67
8273,222323004,https://github.com/lvd2/ay-3-8910_reverse_engineered.git,2019-11-17 22:49:15+00:00,"The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack.",lvd2/ay-3-8910_reverse_engineered,Verilog,ay-3-8910_reverse_engineered,40434,93,2024-09-09 03:52:46+00:00,10
8274,225932360,https://github.com/MiSTer-devel/MegaCD_MiSTer.git,2019-12-04 18:33:21+00:00,Mega CD for MiSTer,MiSTer-devel/MegaCD_MiSTer,Verilog,MegaCD_MiSTer,157147,69,2024-10-26 07:47:31+00:00,38
8275,224599481,https://github.com/VenciFreeman/RISC-V.git,2019-11-28 07:57:19+00:00,A simple RISC-V CPU written in Verilog.,VenciFreeman/RISC-V,Verilog,RISC-V,498,48,2024-10-18 06:45:31+00:00,11
8276,220644056,https://github.com/seonskim/verilog_axi-interconnect.git,2019-11-09 13:10:50+00:00,AXI Interconnect,seonskim/verilog_axi-interconnect,Verilog,verilog_axi-interconnect,31164,45,2024-10-15 02:56:41+00:00,15
8277,220711656,https://github.com/tomverbeure/cisco-hwic-3g-cdma.git,2019-11-09 22:27:45+00:00,Reverse Engineering of the Cisco HWIC-3G-CDMA PCB,tomverbeure/cisco-hwic-3g-cdma,Verilog,cisco-hwic-3g-cdma,137872,40,2024-05-09 16:00:01+00:00,6
8278,227226084,https://github.com/RSPwFPGAs/qemu-hdl-cosim.git,2019-12-10 22:16:10+00:00,VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs,RSPwFPGAs/qemu-hdl-cosim,Verilog,qemu-hdl-cosim,127,39,2024-09-08 02:45:38+00:00,16
8279,223690331,https://github.com/WayneGong/Image_Rotate.git,2019-11-24 04:06:36+00:00,视频旋转（2019FPGA大赛）,WayneGong/Image_Rotate,Verilog,Image_Rotate,35908,29,2024-09-17 08:37:33+00:00,11
8280,227077729,https://github.com/Mario-Hero/Async-Karin.git,2019-12-10 09:25:44+00:00,Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-IV board.,Mario-Hero/Async-Karin,Verilog,Async-Karin,457,29,2024-07-23 03:58:50+00:00,4
8281,221964751,https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop.git,2019-11-15 16:41:11+00:00,Hackaday Supercon 2019 Logic Noise Badge Workshop,hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop,Verilog,hackaday_supercon_2019_logic_noise_FPGA_workshop,2698,28,2023-02-27 20:13:46+00:00,6
8282,222812191,https://github.com/hibagus/64pointFFTProcessor.git,2019-11-19 23:50:28+00:00,Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.,hibagus/64pointFFTProcessor,Verilog,64pointFFTProcessor,31274,26,2024-09-15 08:07:21+00:00,7
8283,228262459,https://github.com/cpantel/DVGHV.git,2019-12-15 22:32:07+00:00,Designing Video Game Hardware in Verilog,cpantel/DVGHV,Verilog,DVGHV,32,25,2024-07-24 09:26:01+00:00,4
8284,223663390,https://github.com/yuezhao1/ANLU_fpga.git,2019-11-23 22:48:32+00:00,使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等,yuezhao1/ANLU_fpga,Verilog,ANLU_fpga,815,21,2024-10-25 11:40:55+00:00,7
8285,220983214,https://github.com/uec-hanken/tee-hardware.git,2019-11-11 13:05:42+00:00,TEE hardware - based on the chipyard repository - hardware to accelerate TEE,uec-hanken/tee-hardware,Verilog,tee-hardware,71526,20,2024-08-25 13:39:56+00:00,5
8286,226346396,https://github.com/aap/fpdpga.git,2019-12-06 14:26:32+00:00,FPGA implementations of the PDP-6 and PDP-10,aap/fpdpga,Verilog,fpdpga,487,18,2024-09-22 16:39:04+00:00,2
8287,226043846,https://github.com/merledu/SIngle-Cycle-RISC-V-In-Verilog.git,2019-12-05 07:38:43+00:00,This repository contains the verilog code files of Single Cycle RISC-V architecture,merledu/SIngle-Cycle-RISC-V-In-Verilog,Verilog,SIngle-Cycle-RISC-V-In-Verilog,6,17,2024-10-24 19:38:41+00:00,6
8288,222993233,https://github.com/lawrie/saxonsoc-ulx3s-bin.git,2019-11-20 17:38:07+00:00,The binaries for SaxonSoc Linux and other configurations,lawrie/saxonsoc-ulx3s-bin,Verilog,saxonsoc-ulx3s-bin,503856,17,2022-07-18 18:25:56+00:00,6
8289,220684300,https://github.com/Grazfather/glitcher.git,2019-11-09 18:18:24+00:00,"FPGA glitcher based on toothlessco's arty-glitcher, but for the icebreaker",Grazfather/glitcher,Verilog,glitcher,54,16,2024-07-27 06:11:19+00:00,5
8290,226795115,https://github.com/tharunchitipolu/sobel-edge-detector.git,2019-12-09 05:52:47+00:00,Sobel is first order or gradient based edge operator for images and it is implemented using verilog.,tharunchitipolu/sobel-edge-detector,Verilog,sobel-edge-detector,400,14,2024-04-26 16:20:50+00:00,4
8291,222395143,https://github.com/cla7aye15I4nd/trivial-riscv-cpu.git,2019-11-18 08:08:53+00:00,A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA with at 100MHz.,cla7aye15I4nd/trivial-riscv-cpu,Verilog,trivial-riscv-cpu,5086,13,2024-08-16 02:50:19+00:00,1
8292,228220868,https://github.com/aniket0511/Sigmoid-Function.git,2019-12-15 17:09:04+00:00,Hardware Implementation of Sigmoid Function using verilog HDL,aniket0511/Sigmoid-Function,Verilog,Sigmoid-Function,2879,13,2024-09-14 01:39:57+00:00,4
8293,224949911,https://github.com/fuzhidai/CPU-Design-Based-on-RISC-V.git,2019-11-30 02:40:15+00:00,Development using Verilog programing language and Vivado IDE .,fuzhidai/CPU-Design-Based-on-RISC-V,Verilog,CPU-Design-Based-on-RISC-V,1027,13,2024-05-27 03:35:19+00:00,10
8294,221175306,https://github.com/wu-qing-157/RISCV-CPU.git,2019-11-12 09:08:56+00:00,A Homework for Computer Architecture at SJTU,wu-qing-157/RISCV-CPU,Verilog,RISCV-CPU,764,13,2023-07-13 15:02:31+00:00,1
8295,222208131,https://github.com/Divyansh03/FIR-Filter-in-Verilog.git,2019-11-17 06:40:28+00:00,FIR Filter in Verilog,Divyansh03/FIR-Filter-in-Verilog,Verilog,FIR-Filter-in-Verilog,2221,12,2024-10-27 20:49:19+00:00,4
8296,227648855,https://github.com/nmi-leipzig/sim-x-pll.git,2019-12-12 16:24:28+00:00,Verilog based simulation modell for 7 Series PLL,nmi-leipzig/sim-x-pll,Verilog,sim-x-pll,3923,11,2023-11-14 05:58:14+00:00,2
8297,222848995,https://github.com/uXeBoy/Arduboy_MiSTer.git,2019-11-20 04:14:43+00:00,"Arduboy core for MiSTer, ported by Dan O'Shea and now based on Iulian Gheorghiu's atmega core.",uXeBoy/Arduboy_MiSTer,Verilog,Arduboy_MiSTer,49303,10,2020-03-23 01:29:20+00:00,1
8298,222253335,https://github.com/Deskearth/BUTP_FPGA_Course.git,2019-11-17 13:37:00+00:00,北邮数字电路课程FPGA编程实验,Deskearth/BUTP_FPGA_Course,Verilog,BUTP_FPGA_Course,64,10,2024-09-07 13:26:10+00:00,0
8299,224372363,https://github.com/p4r4xor/Montgomery1024.git,2019-11-27 07:39:07+00:00,Verilog implementation of 1024 bit  Hybrid Montgomery Multiplication/Exponentiation ,p4r4xor/Montgomery1024,Verilog,Montgomery1024,1284,10,2024-09-06 05:43:34+00:00,4
8300,223739703,https://github.com/vasanthkumar18/Cache-Compression.git,2019-11-24 12:21:46+00:00,Cache compression using BASE-DELTA-IMMEDIATE process in verilog,vasanthkumar18/Cache-Compression,Verilog,Cache-Compression,138,10,2023-03-25 16:15:36+00:00,8
8301,223011970,https://github.com/yeatsec/izhikevich-graph-accelerator.git,2019-11-20 19:31:16+00:00,Verilog specification for a programmable izhikevich spiking neural network accelerator,yeatsec/izhikevich-graph-accelerator,Verilog,izhikevich-graph-accelerator,110,10,2024-08-23 14:33:29+00:00,2
8302,223301106,https://github.com/ghuaerm/FPGA_piano.git,2019-11-22 01:51:12+00:00,基于FPGA的数字电子琴设计,ghuaerm/FPGA_piano,Verilog,FPGA_piano,12281,9,2023-12-25 07:14:35+00:00,0
8303,227416810,https://github.com/AmrElsersy/DMA.git,2019-12-11 16:57:16+00:00,DMA Hardware Description with Verilog,AmrElsersy/DMA,Verilog,DMA,1198,9,2024-03-09 06:00:20+00:00,7
8304,226977236,https://github.com/twoodford/m3-realtime-control.git,2019-12-09 22:07:21+00:00,Real-time FPGA-based phased array controller for M3,twoodford/m3-realtime-control,Verilog,m3-realtime-control,260,9,2024-03-07 09:40:22+00:00,1
8305,222367055,https://github.com/dominic-meads/SPI-master-for-MCP3202-ADC-and-MCP4822-DAC.git,2019-11-18 04:59:50+00:00,,dominic-meads/SPI-master-for-MCP3202-ADC-and-MCP4822-DAC,Verilog,SPI-master-for-MCP3202-ADC-and-MCP4822-DAC,56,9,2024-08-01 02:47:51+00:00,1
8306,224138991,https://github.com/t123yh/MIPSCPU.git,2019-11-26 08:21:28+00:00,A simple MIPS CPU for BUAA CO course (and now NSCSCC).,t123yh/MIPSCPU,Verilog,MIPSCPU,113,9,2023-01-28 00:04:50+00:00,2
8307,225139672,https://github.com/Sanskar777/QRS-peak-detection-in-ECG-signals-using-verilog.git,2019-12-01 09:59:14+00:00,,Sanskar777/QRS-peak-detection-in-ECG-signals-using-verilog,Verilog,QRS-peak-detection-in-ECG-signals-using-verilog,9,9,2024-07-06 07:26:57+00:00,2
8308,220403543,https://github.com/aakashvenky/ECG-signal-processing-using-ModelSim.git,2019-11-08 06:42:02+00:00,"ECG signals acquired using a sensor has a lot of noise due to lung sounds and EMG. The noise due to lung sounds, EMG can be removed by using Notch/Peak filter of order greater than 10. Implementation of FPGA in signal processors will make them drastically fast. ECG signal is generated by MATLAB in the form of 8-bit data. The filter coefficients are generated using MATLAB. Discrete Time FIR filter is designed using Verilog code to remove the noise.",aakashvenky/ECG-signal-processing-using-ModelSim,Verilog,ECG-signal-processing-using-ModelSim,33,8,2024-10-25 01:25:26+00:00,2
8309,223203016,https://github.com/yyNoBug/RISCV-CPU.git,2019-11-21 15:18:06+00:00,A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch prediction and cache.,yyNoBug/RISCV-CPU,Verilog,RISCV-CPU,3349,8,2024-06-04 02:15:32+00:00,1
8310,223861963,https://github.com/JAnanthakrishnan/512-Bit-AES-Encryption.git,2019-11-25 04:37:14+00:00,512-bit AES using 128-bit AES in Verilog (FPGA-modelsim),JAnanthakrishnan/512-Bit-AES-Encryption,Verilog,512-Bit-AES-Encryption,468,7,2024-02-16 05:30:36+00:00,1
8311,220704653,https://github.com/MrX-8B/MiSTer-Lightweight-Framework.git,2019-11-09 21:15:01+00:00,Lightweight framework using MiSTer IO board for core developers,MrX-8B/MiSTer-Lightweight-Framework,Verilog,MiSTer-Lightweight-Framework,62,7,2020-12-08 20:51:44+00:00,3
8312,220480010,https://github.com/pumpkinstay/cache_controller.git,2019-11-08 14:10:32+00:00,design a first-level data cache controller with Verilog HDL step by step. its a course project of Computer Composition and Design,pumpkinstay/cache_controller,Verilog,cache_controller,1949,7,2024-05-17 06:15:50+00:00,0
8313,227946250,https://github.com/logiclover-jp/fpga_audio.git,2019-12-14 00:52:26+00:00,Audio Digital Signal Processing on FPGA,logiclover-jp/fpga_audio,Verilog,fpga_audio,3,7,2023-09-05 15:57:46+00:00,2
8314,221378997,https://github.com/shushm/PDSVM-FPGA.git,2019-11-13 05:22:36+00:00,A parallel computing architecture designed for SVM on FPGA,shushm/PDSVM-FPGA,Verilog,PDSVM-FPGA,82,7,2024-04-13 12:09:12+00:00,2
8315,225005302,https://github.com/fstqwq/PipyV.git,2019-11-30 11:58:58+00:00,Toy 5-stage pipeline RISCV CPU,fstqwq/PipyV,Verilog,PipyV,12695,7,2024-07-19 03:29:37+00:00,1
8316,221027180,https://github.com/SamWibatt/FPGA_AI_SRAM.git,2019-11-11 16:51:56+00:00,"Preliminary part of AI acceleration with FPGAs, interfacing external memory for greater capacity.",SamWibatt/FPGA_AI_SRAM,Verilog,FPGA_AI_SRAM,831,6,2023-10-30 09:39:46+00:00,2
8317,222366655,https://github.com/dominic-meads/SPWM-FPGA.git,2019-11-18 04:55:52+00:00,This is an SPWM signal that I have used to drive an H bridge to create an inverter. ,dominic-meads/SPWM-FPGA,Verilog,SPWM-FPGA,13,6,2024-03-21 21:01:26+00:00,1
8318,222495768,https://github.com/Sanskar777/Dynamic-branch-predictor-in-pipelined-processors.git,2019-11-18 16:37:52+00:00,,Sanskar777/Dynamic-branch-predictor-in-pipelined-processors,Verilog,Dynamic-branch-predictor-in-pipelined-processors,259,6,2024-07-13 02:07:00+00:00,1
8319,220976614,https://github.com/sedoy-jango-2/MobileNet_FPGA_MNIST_letters.git,2019-11-11 12:28:13+00:00,,sedoy-jango-2/MobileNet_FPGA_MNIST_letters,Verilog,MobileNet_FPGA_MNIST_letters,20567,6,2024-10-04 14:20:28+00:00,0
8320,221287965,https://github.com/Ahmadreza-SY/arm-verilog.git,2019-11-12 18:45:56+00:00,Implementation of the ARM processor using verilog. (Univ. course project),Ahmadreza-SY/arm-verilog,Verilog,arm-verilog,33,6,2024-08-25 10:07:27+00:00,0
8321,228258220,https://github.com/muhammedkamal/DMA-.git,2019-12-15 21:51:44+00:00,DMA Project using Verilog HDL ,muhammedkamal/DMA-,Verilog,DMA-,41,6,2024-07-07 05:28:40+00:00,3
8322,227060592,https://github.com/Akgop/ALU-DMAC-Digital-Circuit-2019.git,2019-12-10 07:56:27+00:00,"[Digital Logic Circuit2] 광운대학교 이준환 교수님 디지털논리회로2 수업 과제. Implementation of mini CPU(ALU Operation) with DMAC by Verilog, Master-Slave Architecture",Akgop/ALU-DMAC-Digital-Circuit-2019,Verilog,ALU-DMAC-Digital-Circuit-2019,3904,6,2024-06-19 09:55:42+00:00,0
8323,224537246,https://github.com/Arkaeriit/reflet.git,2019-11-28 00:02:33+00:00,A processor with a custom ISA,Arkaeriit/reflet,Verilog,reflet,975,6,2024-09-05 12:31:17+00:00,1
8324,224182477,https://github.com/Verdvana/NCO.git,2019-11-26 12:02:06+00:00,数字控制振荡器,Verdvana/NCO,Verilog,NCO,253,5,2023-11-15 16:04:55+00:00,1
8325,223770511,https://github.com/erictaur/Large-Scale-Reconfigurable-Neuromorphic-Architecture.git,2019-11-24 16:00:20+00:00,FPGA based design,erictaur/Large-Scale-Reconfigurable-Neuromorphic-Architecture,Verilog,Large-Scale-Reconfigurable-Neuromorphic-Architecture,1831,5,2024-06-26 15:49:29+00:00,0
8326,222459714,https://github.com/iabhishekdas/burstErrorCorrection.git,2019-11-18 13:48:33+00:00,Verilog code for low complexity burst error correcting codes,iabhishekdas/burstErrorCorrection,Verilog,burstErrorCorrection,121,5,2024-07-10 20:23:35+00:00,0
8327,223773661,https://github.com/korasik/SAS_LR2.git,2019-11-24 16:22:08+00:00,Implementation of neural network MobileNet on the FPGA,korasik/SAS_LR2,Verilog,SAS_LR2,69170,5,2024-07-03 09:13:34+00:00,1
8328,222959849,https://github.com/LinsongGuo/risc-v-cpu.git,2019-11-20 14:46:50+00:00,A 32-bit RISC-V CPU with 5-stage pipeline implemented in Verilog HDL.,LinsongGuo/risc-v-cpu,Verilog,risc-v-cpu,10040,5,2023-05-16 16:02:39+00:00,0
8329,226428288,https://github.com/akommini/Network-on-Chip-Router.git,2019-12-06 23:34:42+00:00,Synthesize and P&R an Network-on-Chip Router,akommini/Network-on-Chip-Router,Verilog,Network-on-Chip-Router,946,5,2024-10-04 18:00:29+00:00,2
8330,221055354,https://github.com/josh-bone/RISC-V-Processor.git,2019-11-11 19:34:34+00:00,A single cycle processor implemented in Verilog. Final Project for ENG EC413 - Computer Organization (Fall 2019). ,josh-bone/RISC-V-Processor,Verilog,RISC-V-Processor,105,5,2024-05-15 11:01:59+00:00,3
8331,227175585,https://github.com/XavierAudier/tlast_generator.git,2019-12-10 17:16:05+00:00,Implementation of a TLAST signal in an AXI Stream.,XavierAudier/tlast_generator,Verilog,tlast_generator,63,5,2024-08-26 14:41:28+00:00,1
8332,227801008,https://github.com/Doon12/cortex-m0-verilog.git,2019-12-13 09:15:37+00:00,,Doon12/cortex-m0-verilog,Verilog,cortex-m0-verilog,246,5,2024-07-23 03:58:55+00:00,0
8333,225210356,https://github.com/marcov/fpga-io.git,2019-12-01 18:41:30+00:00,"Verilog design of a USB-to{3wire, I/O, I2C and other} for the Xilinx Spartan 3A FPGA",marcov/fpga-io,Verilog,fpga-io,749,5,2024-05-04 03:34:19+00:00,2
8334,225940415,https://github.com/ahhuhtal/gbvga.git,2019-12-04 19:21:45+00:00,GameBoy VGA out project,ahhuhtal/gbvga,Verilog,gbvga,104,5,2023-07-20 17:38:34+00:00,0
8335,225975860,https://github.com/aquaxis/aq_axis_djpeg.git,2019-12-04 23:29:05+00:00,,aquaxis/aq_axis_djpeg,Verilog,aq_axis_djpeg,548,5,2024-10-13 08:39:34+00:00,9
8336,220421726,https://github.com/MichaelMelkor/General_Aurora_Intf.git,2019-11-08 08:30:19+00:00,A simple example for using Aurora interface,MichaelMelkor/General_Aurora_Intf,Verilog,General_Aurora_Intf,34,4,2022-03-17 06:03:22+00:00,0
8337,225744977,https://github.com/jrs322/Floating-Point-Multiplier.git,2019-12-04 00:36:34+00:00,Synthesize able Floating Point Multiplier,jrs322/Floating-Point-Multiplier,Verilog,Floating-Point-Multiplier,55,4,2023-12-28 08:57:30+00:00,0
8338,225219054,https://github.com/chriscamacho/YAZSOF.git,2019-12-01 19:39:55+00:00,a simple Z80 Soc for ULX3S (ECP5 FPGA),chriscamacho/YAZSOF,Verilog,YAZSOF,67,4,2023-11-11 08:39:21+00:00,0
8339,223614265,https://github.com/nikhil-rajesh/AES_128bit_Encryption_Decryption_In_Verilog.git,2019-11-23 15:53:26+00:00,,nikhil-rajesh/AES_128bit_Encryption_Decryption_In_Verilog,Verilog,AES_128bit_Encryption_Decryption_In_Verilog,29,4,2024-08-09 22:48:23+00:00,3
8340,227219065,https://github.com/3rd-year-CSE-20/DMA_Verilog.git,2019-12-10 21:27:37+00:00,,3rd-year-CSE-20/DMA_Verilog,Verilog,DMA_Verilog,49,4,2024-03-09 06:02:23+00:00,2
8341,224890496,https://github.com/yzy19900402/uDMA.git,2019-11-29 16:38:59+00:00,Unlimited DMA,yzy19900402/uDMA,Verilog,uDMA,43,4,2022-04-12 21:24:07+00:00,5
8342,228039526,https://github.com/neurorulez/UnamigaCyclone5.git,2019-12-14 14:49:39+00:00,Port del Unamiga a Cyclone5 con addon de Antonio Villena y con version para el modulo de Edu Arana,neurorulez/UnamigaCyclone5,Verilog,UnamigaCyclone5,278881,4,2023-12-13 13:56:04+00:00,4
8343,220825955,https://github.com/Arjun-B-J/Elevator---verilog-HDL.git,2019-11-10 17:39:36+00:00,Elevator group Project,Arjun-B-J/Elevator---verilog-HDL,Verilog,Elevator---verilog-HDL,37,4,2024-01-17 06:59:28+00:00,2
8344,220972593,https://github.com/CRThu/AZPR_SoC.git,2019-11-11 12:04:52+00:00,"AZ Processor SoC, reference book : 《CPU自制入门》",CRThu/AZPR_SoC,Verilog,AZPR_SoC,77,4,2022-11-01 07:11:29+00:00,4
8345,224693828,https://github.com/Marslanali/fpga_vertex_6_gtx_Interface.git,2019-11-28 16:39:33+00:00,Vertex 6 FPGA GTx Transciever Simulation in Xilinx ISE using Xilinx IP Core,Marslanali/fpga_vertex_6_gtx_Interface,Verilog,fpga_vertex_6_gtx_Interface,10920,4,2024-10-16 01:34:40+00:00,0
8346,223932316,https://github.com/Verdvana/CORDIC_SinCos.git,2019-11-25 11:26:54+00:00,CORDIC算法之求正弦余弦,Verdvana/CORDIC_SinCos,Verilog,CORDIC_SinCos,6,4,2023-11-27 08:13:16+00:00,3
8347,227936432,https://github.com/rschlaikjer/fpga-tutorial-0-basics.git,2019-12-13 23:05:34+00:00,Supporting code for FPGA for Software Engineers 0: The Basics,rschlaikjer/fpga-tutorial-0-basics,Verilog,fpga-tutorial-0-basics,4,4,2023-01-19 03:46:03+00:00,1
8348,221578426,https://github.com/ekiwi/picojava2-archive.git,2019-11-14 00:36:17+00:00,"PicoJava2 RTL sources which are published under the Sun Community Source License, which is NOT a Open Source license.",ekiwi/picojava2-archive,Verilog,picojava2-archive,11333,4,2024-06-01 15:39:30+00:00,1
8349,227969240,https://github.com/MrX-8B/MiSTer-Arcade-Flicky.git,2019-12-14 05:06:57+00:00,FPGA implementation of Flicky arcade game (This core is obsolete. Integrated into SEGA SYSTEM 1 core.),MrX-8B/MiSTer-Arcade-Flicky,Verilog,MiSTer-Arcade-Flicky,1045,4,2020-06-08 18:12:10+00:00,0
8350,223782125,https://github.com/emsec/ImpeccableCircuitsII.git,2019-11-24 17:23:39+00:00,Hardware designs for fault correction,emsec/ImpeccableCircuitsII,Verilog,ImpeccableCircuitsII,4706,4,2023-11-30 11:21:09+00:00,1
8351,223511054,https://github.com/racerxdl/fpgaserialterminal.git,2019-11-23 00:59:44+00:00,,racerxdl/fpgaserialterminal,Verilog,fpgaserialterminal,264,3,2023-07-02 06:39:59+00:00,0
8352,225003567,https://github.com/hruskraj/MIPS32-processor.git,2019-11-30 11:43:27+00:00,Simple single cycle processor for modified reduced MIPS32 instruction set.,hruskraj/MIPS32-processor,Verilog,MIPS32-processor,7,3,2023-03-25 16:26:37+00:00,0
8353,221572566,https://github.com/esden/hadbadge2019_fpga.git,2019-11-13 23:43:43+00:00,This repository contains HDL examples for the Hackaday Supercon 2019 badge.,esden/hadbadge2019_fpga,Verilog,hadbadge2019_fpga,8,3,2022-03-17 22:58:02+00:00,1
8354,224883518,https://github.com/esophagus-now/ye_olde_verilogge.git,2019-11-29 15:58:54+00:00,Assorted Verilog code needed in bigger projects,esophagus-now/ye_olde_verilogge,Verilog,ye_olde_verilogge,380,3,2024-06-17 12:17:48+00:00,1
8355,221495072,https://github.com/hubmartin/CYC1000_FPGA_LVDS_DISPLAY.git,2019-11-13 15:46:42+00:00,Display ASCII characters on dual-LVDS display with Cyclone 10 LP CYC1000 kit,hubmartin/CYC1000_FPGA_LVDS_DISPLAY,Verilog,CYC1000_FPGA_LVDS_DISPLAY,11144,3,2024-08-24 15:06:17+00:00,2
8356,223706798,https://github.com/smiling-boy-zixi/Anlogic_FPGA_shopping_car.git,2019-11-24 07:15:44+00:00,第三届全国大学生FPGA比赛作品（全国二等奖）,smiling-boy-zixi/Anlogic_FPGA_shopping_car,Verilog,Anlogic_FPGA_shopping_car,24,3,2024-10-25 06:23:03+00:00,2
8357,227041177,https://github.com/sidarthshahri/Computer-Architecture-and-Design.git,2019-12-10 06:04:15+00:00,CMPE 140 - Computer Architecture and Design,sidarthshahri/Computer-Architecture-and-Design,Verilog,Computer-Architecture-and-Design,151173,3,2024-04-22 01:10:12+00:00,4
8358,226708128,https://github.com/BiliouriV/VGA-Driver-Implementation.git,2019-12-08 17:53:34+00:00,"Implementation of a VGA (Video Graphics Array ) driver, for FPGA SPARTAN 3 console, on ISE Design Suite (Verilog). ",BiliouriV/VGA-Driver-Implementation,Verilog,VGA-Driver-Implementation,136,3,2024-09-29 16:26:22+00:00,1
8359,227202614,https://github.com/MiSTer-devel/Arcade-ATetris_MiSTer.git,2019-12-10 19:48:22+00:00,Arcade: Atari Tetris for MiSTer,MiSTer-devel/Arcade-ATetris_MiSTer,Verilog,Arcade-ATetris_MiSTer,5827,3,2024-05-25 15:21:49+00:00,7
8360,223339096,https://github.com/nmikstas/cmos-camera.git,2019-11-22 06:32:31+00:00,FPGA based CMOS camera controller with VGA output,nmikstas/cmos-camera,Verilog,cmos-camera,709,3,2023-08-24 14:57:44+00:00,1
8361,225364487,https://github.com/learn-by-consciousness/single-cycle-CPU.git,2019-12-02 11:58:11+00:00,单周期CPU设计与实现,learn-by-consciousness/single-cycle-CPU,Verilog,single-cycle-CPU,344,3,2020-12-16 02:49:52+00:00,0
8362,220393975,https://github.com/BreezeLv/FireBoyAndIceGirl_FPGA.git,2019-11-08 05:34:53+00:00,This is a FPGA implementation of a dual players co-op strategy game.,BreezeLv/FireBoyAndIceGirl_FPGA,Verilog,FireBoyAndIceGirl_FPGA,4321,3,2024-07-28 18:01:54+00:00,1
8363,225449219,https://github.com/keatenstokke/FloatingPointLibrary.git,2019-12-02 19:09:47+00:00,A Library of FSM-based Floating-Point Arithmetic Functions on FPGAs,keatenstokke/FloatingPointLibrary,Verilog,FloatingPointLibrary,231,3,2024-06-30 07:47:53+00:00,1
8364,222472788,https://github.com/yoshiV3/MontgomeryDDP.git,2019-11-18 14:48:00+00:00,,yoshiV3/MontgomeryDDP,Verilog,MontgomeryDDP,1221,3,2023-10-24 02:15:08+00:00,1
8365,224505980,https://github.com/yumaueda/selevy.git,2019-11-27 19:48:55+00:00,Simple implementation of RISC-V RV32IM CPU.,yumaueda/selevy,Verilog,selevy,114,3,2023-01-16 20:37:07+00:00,0
8366,227150097,https://github.com/Uestc-yangbo/DCPU.git,2019-12-10 15:09:24+00:00,中国电子科技大学 计算机学院 互联网＋计算机组成与结构  单周期CPU实验,Uestc-yangbo/DCPU,Verilog,DCPU,218,3,2023-11-15 04:24:09+00:00,0
8367,225366395,https://github.com/hveit01/amd_verilog.git,2019-12-02 12:09:12+00:00,Verilog models of several AM29XX bitslice circuits,hveit01/amd_verilog,Verilog,amd_verilog,130,3,2024-01-22 07:22:58+00:00,0
8368,226282796,https://github.com/1sand0s/SSP-Master-and-Slave-Verilog-Module.git,2019-12-06 08:36:48+00:00,FSM based SPI/SSP Master and Slave Verilog Module,1sand0s/SSP-Master-and-Slave-Verilog-Module,Verilog,SSP-Master-and-Slave-Verilog-Module,5,3,2024-04-30 08:24:22+00:00,2
8369,222261677,https://github.com/rohanverma94/NexysVideoEthernet.git,2019-11-17 14:35:27+00:00,This repository has code for the ethernet demonstration in Nexys Video FPGA board,rohanverma94/NexysVideoEthernet,Verilog,NexysVideoEthernet,77,3,2024-07-20 19:29:53+00:00,1
8370,224632212,https://github.com/aklsh/Hephaestus.git,2019-11-28 10:51:39+00:00,"32-Bit Processor, formerly 8-bit",aklsh/Hephaestus,Verilog,Hephaestus,955,3,2024-09-18 16:49:36+00:00,1
8371,226536620,https://github.com/zhaoshenglong/Digital_Unit_Design_Fall_2019.git,2019-12-07 15:40:09+00:00,上海交大软件学院2019年秋季学期数字部件课程作业 Assignments of course 'Digital Unit Design' ,zhaoshenglong/Digital_Unit_Design_Fall_2019,Verilog,Digital_Unit_Design_Fall_2019,157970,3,2023-05-03 01:56:58+00:00,0
8372,227918125,https://github.com/MiSTer-devel/Arcade-RushnAttack_MiSTer.git,2019-12-13 20:36:40+00:00,Arcade: Rush'n Attack for MiSTer,MiSTer-devel/Arcade-RushnAttack_MiSTer,Verilog,Arcade-RushnAttack_MiSTer,8638,3,2024-06-08 16:58:37+00:00,10
8373,222029607,https://github.com/joshl229/fpga-real-time-audio-effects.git,2019-11-16 01:25:58+00:00,ECE 385 final project,joshl229/fpga-real-time-audio-effects,Verilog,fpga-real-time-audio-effects,10855,3,2024-09-19 11:33:38+00:00,0
8374,221328188,https://github.com/hershey890/fpga-fft.git,2019-11-12 22:59:50+00:00,Fast fourier transform (FFT) performed on an FPGA running Verilog. Using an FPGA leads to increased parallelization when compared to a CPU which executes everything sequentually and thus far higher throughput.,hershey890/fpga-fft,Verilog,fpga-fft,51,3,2024-07-07 17:41:52+00:00,1
8375,220588117,https://github.com/Hide-on-bush2/CPU.git,2019-11-09 03:52:45+00:00,设计一个单周期CPU来玩LOL（😊）,Hide-on-bush2/CPU,Verilog,CPU,22535,3,2024-08-05 09:41:30+00:00,0
8376,223186037,https://github.com/varkenvarken/fpga-experiments.git,2019-11-21 13:56:08+00:00,Some verilog designs for an icestick40,varkenvarken/fpga-experiments,Verilog,fpga-experiments,624,3,2022-10-11 01:44:19+00:00,0
8377,228139906,https://github.com/krishnakanthkm/Design-of-Spread-Spectrum-Correlator.git,2019-12-15 06:36:55+00:00,RTL design of a Spread spectrum correlator using Verilog,krishnakanthkm/Design-of-Spread-Spectrum-Correlator,Verilog,Design-of-Spread-Spectrum-Correlator,455,3,2023-06-28 05:51:27+00:00,2
8378,221099382,https://github.com/lastweek/FPGA-icape3-references.git,2019-11-12 01:00:09+00:00,Xilinx ICAPE3,lastweek/FPGA-icape3-references,Verilog,FPGA-icape3-references,1,3,2024-04-23 15:52:18+00:00,1
8379,226405728,https://github.com/lathanasiadis/VGA-driver.git,2019-12-06 20:34:53+00:00,VGA driver for the Spartan 3 FPGA. Displays an animation at 10FPS,lathanasiadis/VGA-driver,Verilog,VGA-driver,1374,3,2022-06-12 22:20:15+00:00,0
8380,222679692,https://github.com/Raven-Beholder/OPEN-HUST-EIC-EXCELLENT.git,2019-11-19 11:24:28+00:00,,Raven-Beholder/OPEN-HUST-EIC-EXCELLENT,Verilog,OPEN-HUST-EIC-EXCELLENT,60859,3,2023-04-05 06:50:02+00:00,1
8381,222372943,https://github.com/github-fds/confmc.x86_64.linux.2019.10.git,2019-11-18 05:49:14+00:00,CON-FMC SW package version 2019.10 for 64-bit Linux,github-fds/confmc.x86_64.linux.2019.10,Verilog,confmc.x86_64.linux.2019.10,23999,3,2024-07-17 04:03:09+00:00,0
8382,220805809,https://github.com/JanithGan/UART.git,2019-11-10 14:59:59+00:00,Verilog Code for UART (FPGA Project),JanithGan/UART,Verilog,UART,5905,3,2024-07-27 13:27:20+00:00,0
8383,227890340,https://github.com/AbelTefera/FPGA_Arcade.git,2019-12-13 17:27:11+00:00,pong and breakout implementend on a fpga with verilog.,AbelTefera/FPGA_Arcade,Verilog,FPGA_Arcade,2803,3,2024-02-04 10:43:24+00:00,1
8384,223065231,https://github.com/americobarros/ece241.git,2019-11-21 01:53:21+00:00,"Labs from ECE241 - Digital Systems, written in Verilog",americobarros/ece241,Verilog,ece241,30333,3,2024-09-03 12:25:59+00:00,1
8385,227569866,https://github.com/ang830715/XJTU-MIPS_multi-cycle_cpu.git,2019-12-12 09:35:18+00:00,,ang830715/XJTU-MIPS_multi-cycle_cpu,Verilog,XJTU-MIPS_multi-cycle_cpu,35664,3,2024-06-24 11:48:30+00:00,0
8386,222145064,https://github.com/mattvenn/rgb_panel_supercon.git,2019-11-16 18:53:56+00:00,,mattvenn/rgb_panel_supercon,Verilog,rgb_panel_supercon,31,2,2022-03-17 00:21:02+00:00,0
8387,224950678,https://github.com/ngdxzy/AXI_DRP.git,2019-11-30 02:49:00+00:00,AXI Lite Dynamic reconfigure Interface ,ngdxzy/AXI_DRP,Verilog,AXI_DRP,4,2,2022-04-12 21:25:31+00:00,3
8388,225290063,https://github.com/cobanior/INSIGHT.git,2019-12-02 05:07:48+00:00,"The full implementation of a machine learning algorithm using verilog, which displays the coordinate inputs by the user and then graphs polynomials as the parameters update to the best fit. This is a visual interpretation of how machine learning works.",cobanior/INSIGHT,Verilog,INSIGHT,39,2,2023-04-21 18:20:53+00:00,2
8389,223409655,https://github.com/ekoehn/OTDR_KC705.git,2019-11-22 13:28:10+00:00,Platform for OTDR Work on KC705 FPGA Evaluation Kit,ekoehn/OTDR_KC705,Verilog,OTDR_KC705,1291,2,2023-11-29 16:56:49+00:00,1
8390,228129563,https://github.com/WalterSumbon/LC-3-simulator.git,2019-12-15 04:42:58+00:00,LC-3 在FPGA上的实现,WalterSumbon/LC-3-simulator,Verilog,LC-3-simulator,15175,2,2023-09-25 03:02:01+00:00,0
8391,226878229,https://github.com/night-gale/dd_project_vga.git,2019-12-09 13:29:38+00:00,"digital design project, vga graphic card",night-gale/dd_project_vga,Verilog,dd_project_vga,13522,2,2020-12-21 15:39:14+00:00,0
8392,227526744,https://github.com/daytonflores/Portable-AES-In-Hardware.git,2019-12-12 05:25:05+00:00,,daytonflores/Portable-AES-In-Hardware,Verilog,Portable-AES-In-Hardware,2219,2,2024-02-05 22:17:58+00:00,0
8393,220921417,https://github.com/abhibenne/DDCO-Lab-Project.git,2019-11-11 07:05:43+00:00,16 bit up-down counter,abhibenne/DDCO-Lab-Project,Verilog,DDCO-Lab-Project,11690,2,2024-07-22 03:14:56+00:00,3
8394,224412909,https://github.com/luppp22/CelluarAutomata_FPGA.git,2019-11-27 11:15:25+00:00,Final project for the course digital circuit,luppp22/CelluarAutomata_FPGA,Verilog,CelluarAutomata_FPGA,20092,2,2023-01-27 20:04:03+00:00,0
8395,221162783,https://github.com/aut-ce/CE202-LC-Lab.git,2019-11-12 08:03:34+00:00,Logical Circuits Laboratory Materials,aut-ce/CE202-LC-Lab,Verilog,CE202-LC-Lab,6023,2,2020-04-30 08:58:51+00:00,0
8396,221096388,https://github.com/Chaojidajian/HDL-bits-answer.git,2019-11-12 00:35:30+00:00,some answers of HDLBits,Chaojidajian/HDL-bits-answer,Verilog,HDL-bits-answer,22,2,2023-01-25 04:10:40+00:00,1
8397,223028672,https://github.com/GabeRoque97/CMPE-140-Assignment-8.git,2019-11-20 21:14:00+00:00,Piplined Extended MIPS Processor with Factorial Accelerator,GabeRoque97/CMPE-140-Assignment-8,Verilog,CMPE-140-Assignment-8,2902,2,2022-03-06 16:51:46+00:00,0
8398,224097110,https://github.com/zzz9h/verilog_tetris.git,2019-11-26 03:48:00+00:00,,zzz9h/verilog_tetris,Verilog,verilog_tetris,170,2,2024-05-16 12:28:25+00:00,1
8399,222164910,https://github.com/wdevore/Verilog-7400-TTLs.git,2019-11-16 22:03:41+00:00,A series of 7400 TTL Verilog modules,wdevore/Verilog-7400-TTLs,Verilog,Verilog-7400-TTLs,111,2,2024-03-20 15:20:41+00:00,0
8400,221332226,https://github.com/sirchuckalot/wb_avalon_bridge.git,2019-11-12 23:33:32+00:00,Wishbone Avalon Bridge,sirchuckalot/wb_avalon_bridge,Verilog,wb_avalon_bridge,14,2,2024-09-30 21:07:43+00:00,0
8401,223744384,https://github.com/family5love/FPGA_UART2XINTF.git,2019-11-24 12:58:25+00:00,Verilog实现UART和XINTF接口的转换,family5love/FPGA_UART2XINTF,Verilog,FPGA_UART2XINTF,251,2,2021-10-29 14:48:23+00:00,1
8402,221369533,https://github.com/JustinBaldock/Remake-A2320.git,2019-11-13 04:03:34+00:00,Attempt to remake the Commodore Amiga A2320 Video flicker fixer card,JustinBaldock/Remake-A2320,Verilog,Remake-A2320,2963,2,2021-04-06 17:14:40+00:00,1
8403,222040672,https://github.com/KevinPal/FPGA-3D-Renderer-ECE385.git,2019-11-16 03:22:02+00:00,,KevinPal/FPGA-3D-Renderer-ECE385,Verilog,FPGA-3D-Renderer-ECE385,183450,2,2023-11-20 19:39:31+00:00,1
8404,224907385,https://github.com/Stenardt-9002/Verilog-files-VLSI-course-.git,2019-11-29 18:53:00+00:00,verilog files ,Stenardt-9002/Verilog-files-VLSI-course-,Verilog,Verilog-files-VLSI-course-,3720,2,2022-05-13 00:21:49+00:00,0
8405,223070051,https://github.com/chrisblutz/digital-design-project.git,2019-11-21 02:24:16+00:00,2D fighting game implemented in Verilog for the Intel DE2-115,chrisblutz/digital-design-project,Verilog,digital-design-project,10660,2,2024-07-10 01:24:30+00:00,0
8406,227541403,https://github.com/ByronHsu/Computer_Architecture.git,2019-12-12 06:59:54+00:00,108-1 NTUEE CA program assignment,ByronHsu/Computer_Architecture,Verilog,Computer_Architecture,17989,2,2023-04-02 20:55:00+00:00,0
8407,223606101,https://github.com/Cem-Gulec/18-bit-Processor-in-Logisim.git,2019-11-23 14:57:44+00:00,,Cem-Gulec/18-bit-Processor-in-Logisim,Verilog,18-bit-Processor-in-Logisim,2599,2,2022-03-23 09:42:54+00:00,0
8408,220869564,https://github.com/ec311/whack_a_mole.git,2019-11-11 00:16:54+00:00,EC311 Final Project,ec311/whack_a_mole,Verilog,whack_a_mole,6570,2,2023-01-28 09:39:07+00:00,0
8409,225062481,https://github.com/mohsenfayyaz/CAD_Project.git,2019-11-30 19:51:11+00:00,Computer Aided Design FLU project - SQRT and Division,mohsenfayyaz/CAD_Project,Verilog,CAD_Project,43949,2,2024-04-01 13:19:00+00:00,1
8410,225521830,https://github.com/calvinjarrod/Speculative-TLB.git,2019-12-03 03:24:20+00:00,This Verilog module simulates a Translation Lookaside Buffer using speculation to aide in virtualization address translation.,calvinjarrod/Speculative-TLB,Verilog,Speculative-TLB,533,2,2024-07-22 15:31:40+00:00,1
8411,225365155,https://github.com/Reach666/MIPS_processor.git,2019-12-02 12:02:00+00:00,Course assignments. We only implement some simple instrutions.,Reach666/MIPS_processor,Verilog,MIPS_processor,2664,2,2019-12-07 16:55:48+00:00,1
8412,222053001,https://github.com/MrX-8B/MiSTer-Arcade-SolomonsKey.git,2019-11-16 05:41:52+00:00,FPGA implementation of Solomon's Key arcade game,MrX-8B/MiSTer-Arcade-SolomonsKey,Verilog,MiSTer-Arcade-SolomonsKey,1910,2,2020-06-03 20:33:53+00:00,0
8413,227994379,https://github.com/agarwal-220196/Single-Cycle-MIPS-controller.git,2019-12-14 09:01:57+00:00,,agarwal-220196/Single-Cycle-MIPS-controller,Verilog,Single-Cycle-MIPS-controller,11,2,2020-04-28 04:43:19+00:00,0
8414,223852072,https://github.com/Tauheed-Elahee/FPGA-Stopwatch.git,2019-11-25 03:18:02+00:00,Impement a simple stopwatch on an FPGA. There is an added goal of making as many modules paramterized as possible and sticking to structural code as much as possible.,Tauheed-Elahee/FPGA-Stopwatch,Verilog,FPGA-Stopwatch,261,2,2023-11-21 00:59:13+00:00,0
8415,222264295,https://github.com/lord8266/prefix_adder.git,2019-11-17 14:53:36+00:00,N bit Parallel Prefix Adder using Verilog HDL,lord8266/prefix_adder,Verilog,prefix_adder,6,2,2024-03-25 06:58:19+00:00,1
8416,224395220,https://github.com/1211562881/ProjectDepot.git,2019-11-27 09:37:51+00:00,Personal warehouse,1211562881/ProjectDepot,Verilog,ProjectDepot,3733,2,2021-10-02 04:59:49+00:00,0
8417,222935681,https://github.com/CRThu/PipelinedCPU.git,2019-11-20 12:46:21+00:00,carrot's simple 5 stages pipelined CPU -- CRT8008,CRThu/PipelinedCPU,Verilog,PipelinedCPU,2251,2,2020-11-16 09:45:45+00:00,0
8418,220749260,https://github.com/Bo-Yuan-Huang/garnet-ila.git,2019-11-10 06:10:20+00:00,The ILA model of the garnet design from Stanford AHA,Bo-Yuan-Huang/garnet-ila,Verilog,garnet-ila,30,2,2021-01-22 16:09:38+00:00,1
8419,220466164,https://github.com/weiyi-li/Multi-function-Digital-Clock.git,2019-11-08 12:51:25+00:00,"A multi-function digital clock implemented in Verilog HDL, supported by Quartus II and Altera DE1 FPGA",weiyi-li/Multi-function-Digital-Clock,Verilog,Multi-function-Digital-Clock,5594,2,2023-10-26 14:16:23+00:00,0
8420,220786908,https://github.com/olofk/ca_workshop_munich.git,2019-11-10 12:27:23+00:00,Material for the CHIPS Alliance workshop in Munich,olofk/ca_workshop_munich,Verilog,ca_workshop_munich,310,2,2023-10-29 09:28:43+00:00,0
8421,228167366,https://github.com/xeniter/bml_usb3_ft600.git,2019-12-15 10:38:48+00:00,,xeniter/bml_usb3_ft600,Verilog,bml_usb3_ft600,1077,2,2022-01-16 13:45:15+00:00,0
8422,227208335,https://github.com/MiSTer-devel/Arcade-FoodFight_MiSTer.git,2019-12-10 20:20:48+00:00,Arcade: Food Fight for MiSTer,MiSTer-devel/Arcade-FoodFight_MiSTer,Verilog,Arcade-FoodFight_MiSTer,4591,2,2024-05-27 05:39:19+00:00,8
8423,222143411,https://github.com/Mohamed-Elesaily/MipSim.git,2019-11-16 18:39:16+00:00,MipSim is assembler for Mips processor pipeline using Flutter desktop for linux. It's project in computer organization (3rd Computer Engineering).,Mohamed-Elesaily/MipSim,Verilog,MipSim,42995,2,2019-12-24 13:58:52+00:00,1
8424,220955065,https://github.com/raghavgoyal283/Cache-Controller.git,2019-11-11 10:21:57+00:00,"Cache controller for two level cache (Direct mapped L1 cache and 4 way set associative L2 cache) with latencies and wait signal. Policies used- Write Back, Write No Allocate and Least Recently Used Policy. ",raghavgoyal283/Cache-Controller,Verilog,Cache-Controller,13090,2,2023-01-25 12:55:21+00:00,1
8425,223924956,https://github.com/Kavya-Shekar/Sequential-Binary-Multiplier.git,2019-11-25 10:45:41+00:00,8x8 sequential binary multiplier,Kavya-Shekar/Sequential-Binary-Multiplier,Verilog,Sequential-Binary-Multiplier,797,2,2023-07-03 19:52:26+00:00,0
8426,225210008,https://github.com/naviatolin/Jumping-Dino-MIPS.git,2019-12-01 18:38:54+00:00,Jumping dino game in MIPS assembly,naviatolin/Jumping-Dino-MIPS,Verilog,Jumping-Dino-MIPS,8728,2,2021-01-01 18:53:11+00:00,0
8427,223745403,https://github.com/dyzhangzz/FPGA-based-image-rotation-control-system.git,2019-11-24 13:05:58+00:00,"In this design, the image rotation control system first studied the algorithm of image rotation, compared various mappings and interpolation algorithms, and adopted a real-time based on image rotation processing and a bilinear interpolation-based inverse mapping that facilitates hardware implementation. The algorithm can minimize the computational complexity of the system while ensuring the image quality.",dyzhangzz/FPGA-based-image-rotation-control-system,Verilog,FPGA-based-image-rotation-control-system,33,2,2023-11-16 07:12:11+00:00,0
8428,225471154,https://github.com/dkorobkov/sync_from_gps.git,2019-12-02 21:21:49+00:00,"Schematic, Verilog and bitfile to quickly build a $25 CPLD based 4 MHz clock generator synchronized from GPS",dkorobkov/sync_from_gps,Verilog,sync_from_gps,2451,2,2024-03-11 02:36:47+00:00,1
8429,227204359,https://github.com/MiSTer-devel/Arcade-SolomonsKey_MiSTer.git,2019-12-10 19:58:19+00:00,Arcade: Solomon's Key for MiSTer,MiSTer-devel/Arcade-SolomonsKey_MiSTer,Verilog,Arcade-SolomonsKey_MiSTer,4934,2,2024-05-28 08:52:10+00:00,8
8430,226699357,https://github.com/BiliouriV/UART-Implementation.git,2019-12-08 16:45:50+00:00,"Implementation of a serial  communication system using the UART (Universal Asynchronus Receiver Transmitter)  protocol, for FPGA SPARTAN 3 console, on ISE Design Suite (Verilog). ",BiliouriV/UART-Implementation,Verilog,UART-Implementation,148,2,2024-09-29 16:26:31+00:00,0
8431,225992728,https://github.com/54mb/VHDL-Donkey-Kong.git,2019-12-05 01:48:04+00:00,EE 354 - Final Project,54mb/VHDL-Donkey-Kong,Verilog,VHDL-Donkey-Kong,137,2,2022-02-12 20:33:48+00:00,0
8432,224766688,https://github.com/rootEnginear/CPE223_XO-Game.git,2019-11-29 03:02:10+00:00,A tic tac toe game written in Verilog.,rootEnginear/CPE223_XO-Game,Verilog,CPE223_XO-Game,9,2,2023-03-25 16:24:38+00:00,0
8433,223652866,https://github.com/zsmn/sd_project.git,2019-11-23 21:04:10+00:00,Digital Systems 4x4 keyboard cronometer project,zsmn/sd_project,Verilog,sd_project,3933,2,2020-10-18 00:53:47+00:00,0
8434,222145077,https://github.com/Guru227/Booth-Multiplier-in-iverilog.git,2019-11-16 18:54:04+00:00,,Guru227/Booth-Multiplier-in-iverilog,Verilog,Booth-Multiplier-in-iverilog,13,2,2024-06-10 10:21:00+00:00,4
8435,222132259,https://github.com/h4midf/verilog_4bit_rca.git,2019-11-16 17:06:23+00:00,,h4midf/verilog_4bit_rca,Verilog,verilog_4bit_rca,201,1,2021-07-27 02:08:54+00:00,0
8436,221858408,https://github.com/flyfishR/Tang_E203_Mini.git,2019-11-15 06:24:56+00:00,,flyfishR/Tang_E203_Mini,Verilog,Tang_E203_Mini,1653,1,2023-05-13 09:03:36+00:00,0
8437,225552566,https://github.com/aquaxis/aq_axis_t32f64.git,2019-12-03 07:00:30+00:00,,aquaxis/aq_axis_t32f64,Verilog,aq_axis_t32f64,3,1,2022-02-18 20:12:05+00:00,0
8438,226650570,https://github.com/andrsmllr/icebreaker_devbrd.git,2019-12-08 10:34:27+00:00,Play and learn with the Icebreaker development board featuring a Lattice iCE40 UP5K FPGA and a completely open-source toolchain..,andrsmllr/icebreaker_devbrd,Verilog,icebreaker_devbrd,9,1,2020-07-22 04:53:58+00:00,0
8439,225308859,https://github.com/TENCAT/FPGA-Synth.git,2019-12-02 07:11:24+00:00,This project is our final project for our digital signals 2 class,TENCAT/FPGA-Synth,Verilog,FPGA-Synth,10,1,2019-12-11 21:06:51+00:00,0
8440,224024597,https://github.com/tasneemtoolba/fpgacalculator.git,2019-11-25 19:24:27+00:00,calculator using verilog and fpga,tasneemtoolba/fpgacalculator,Verilog,fpgacalculator,5,1,2021-11-03 22:48:51+00:00,0
8441,222566471,https://github.com/cwsimmons/raw3270.git,2019-11-18 23:41:24+00:00,IBM 3270 Coax Interface,cwsimmons/raw3270,Verilog,raw3270,30,1,2020-02-01 22:13:12+00:00,0
8442,223507114,https://github.com/kimn1944/ooo-processor.git,2019-11-23 00:15:09+00:00,Out of order MIPS processor,kimn1944/ooo-processor,Verilog,ooo-processor,25227,1,2024-04-23 06:33:14+00:00,0
8443,220641512,https://github.com/negishubham3503/Fast-Adder-using-recursive-doubling-technique.git,2019-11-09 12:51:01+00:00,,negishubham3503/Fast-Adder-using-recursive-doubling-technique,Verilog,Fast-Adder-using-recursive-doubling-technique,5,1,2020-09-28 08:31:45+00:00,0
8444,225372492,https://github.com/davidhoo1988/rollo-hardware.git,2019-12-02 12:41:45+00:00,,davidhoo1988/rollo-hardware,Verilog,rollo-hardware,1127957,1,2022-07-19 21:06:54+00:00,1
8445,225133023,https://github.com/kser000/CA_project.git,2019-12-01 09:02:51+00:00,,kser000/CA_project,Verilog,CA_project,52,1,2019-12-18 11:49:59+00:00,0
8446,225517403,https://github.com/kamiry/FPGA-project-1.git,2019-12-03 02:56:46+00:00,,kamiry/FPGA-project-1,Verilog,FPGA-project-1,537,1,2021-12-22 17:31:30+00:00,7
8447,225620736,https://github.com/aquaxis/aq_axi_sigcap.git,2019-12-03 12:58:48+00:00,,aquaxis/aq_axi_sigcap,Verilog,aq_axi_sigcap,13,1,2022-02-18 20:04:52+00:00,0
8448,221059149,https://github.com/omnimorpheus/Text-Display.git,2019-11-11 19:56:55+00:00,A Xilinx Virtex II Pro FPGA Board with a XC2VP30 device and 896 package has been used. The board includes a 15 pin video DAC connector to support the VGA monitor and a 6 pin PS/2 serial port to support the keyboard.,omnimorpheus/Text-Display,,Text-Display,3459,1,2022-06-09 19:12:39+00:00,0
8449,224721144,https://github.com/eranas97/synthsis_code.git,2019-11-28 20:03:37+00:00,,eranas97/synthsis_code,Verilog,synthsis_code,51242,1,2022-01-21 08:22:09+00:00,0
8450,221980963,https://github.com/alexsludds/6374_final_project.git,2019-11-15 18:26:29+00:00,,alexsludds/6374_final_project,Verilog,6374_final_project,49261,1,2020-05-11 14:44:17+00:00,0
8451,221971981,https://github.com/bhargav1236/Verilog_Image_Processing.git,2019-11-15 17:26:37+00:00,image processing,bhargav1236/Verilog_Image_Processing,Verilog,Verilog_Image_Processing,3256,1,2021-03-10 13:28:17+00:00,0
8452,226954711,https://github.com/KaoutherElhamdi/Spaceinvaders.git,2019-12-09 19:51:06+00:00,Verilog,KaoutherElhamdi/Spaceinvaders,Verilog,Spaceinvaders,56,1,2022-04-21 00:33:29+00:00,0
8453,225995463,https://github.com/matthewbarondeau/AES_Hardware_Accelerator.git,2019-12-05 02:06:43+00:00,,matthewbarondeau/AES_Hardware_Accelerator,Verilog,AES_Hardware_Accelerator,18100,1,2023-01-10 09:49:13+00:00,2
8454,227150258,https://github.com/meawoppl/nextpnr-bug-repro.git,2019-12-10 15:10:04+00:00,Not much to this all,meawoppl/nextpnr-bug-repro,Verilog,nextpnr-bug-repro,2,1,2023-03-05 03:37:02+00:00,0
8455,223179058,https://github.com/inmerso/pigro.git,2019-11-21 13:21:52+00:00,32-bit 5-stage RISC Microprocessor implementation in Verilog,inmerso/pigro,Verilog,pigro,53,1,2024-05-20 17:46:54+00:00,0
8456,220437516,https://github.com/nzzlinh/RV32-Single-Cycle.git,2019-11-08 09:54:55+00:00,Simple implementation of 32bit RISC-V Architecture,nzzlinh/RV32-Single-Cycle,Verilog,RV32-Single-Cycle,6535,1,2024-07-18 17:15:17+00:00,0
8457,226040848,https://github.com/midimaster21b/SHA-Module.git,2019-12-05 07:21:06+00:00,"A simple SHA-256 implementation in VHDL and Verilog, simulated using a basic UVM testbench.",midimaster21b/SHA-Module,Verilog,SHA-Module,66,1,2023-11-09 12:54:00+00:00,0
8458,223532192,https://github.com/hasibamin95/MIPS_microarchitecture.git,2019-11-23 04:45:36+00:00,,hasibamin95/MIPS_microarchitecture,Verilog,MIPS_microarchitecture,1479,1,2022-12-08 00:32:20+00:00,0
8459,220755286,https://github.com/divyam-goel/MIPS-Processor.git,2019-11-10 07:16:51+00:00,Implementation of MIPS Processor in Verilog HDL.,divyam-goel/MIPS-Processor,Verilog,MIPS-Processor,5,1,2019-12-03 15:00:55+00:00,0
8460,225620784,https://github.com/aquaxis/aq_axi_getfreq.git,2019-12-03 12:59:04+00:00,,aquaxis/aq_axi_getfreq,Verilog,aq_axi_getfreq,9,1,2022-02-18 20:05:07+00:00,0
8461,225396238,https://github.com/jmjos/traffic_generator_receiver.git,2019-12-02 14:38:51+00:00,Traffic Generator for Network-On-Chip,jmjos/traffic_generator_receiver,,traffic_generator_receiver,1073,1,2022-06-28 09:39:38+00:00,2
8462,224903910,https://github.com/RouNNdeL/fpga-snake.git,2019-11-29 18:25:14+00:00,"Simple snake game played on a VGA monitor, built for Altera DE2",RouNNdeL/fpga-snake,Verilog,fpga-snake,65,1,2021-10-13 09:28:59+00:00,0
8463,220662757,https://github.com/perillamint/COSE222-MIPS-system.git,2019-11-09 15:32:18+00:00,"KU COSE222, with Lattice ECP5.",perillamint/COSE222-MIPS-system,Verilog,COSE222-MIPS-system,167,1,2021-07-21 06:59:51+00:00,0
8464,228013793,https://github.com/monkeyboiii/multichannel-answering-machine.git,2019-12-14 11:46:07+00:00,SUSTech Digital Design 2019 Fall project,monkeyboiii/multichannel-answering-machine,Verilog,multichannel-answering-machine,2505,1,2020-09-17 12:19:42+00:00,1
8465,228112147,https://github.com/shashanksathish/Arithmetic-Logic-Unit.git,2019-12-15 01:17:03+00:00,Technology Node is 65nm. With 0.4mW leakage power.,shashanksathish/Arithmetic-Logic-Unit,Verilog,Arithmetic-Logic-Unit,346,1,2020-06-19 16:02:31+00:00,0
8466,228014759,https://github.com/Zhenger233/verilog_experiment.git,2019-12-14 11:53:55+00:00,uestc_digitalDesign_experiment,Zhenger233/verilog_experiment,Verilog,verilog_experiment,11705,1,2024-09-17 15:41:35+00:00,0
8467,226846006,https://github.com/SerCharles/EDA.git,2019-12-09 10:34:16+00:00,2018年EDA学习留档,SerCharles/EDA,Verilog,EDA,4,1,2022-05-25 16:33:55+00:00,0
8468,225746718,https://github.com/ruiyang69/ece550_tetris.git,2019-12-04 00:49:39+00:00,,ruiyang69/ece550_tetris,Verilog,ece550_tetris,57,1,2022-11-15 11:23:16+00:00,0
8469,220748905,https://github.com/JoshGuzman8/alu-16bit_CS4341_Fall2019.git,2019-11-10 06:06:24+00:00,This is the semester team project for Digital Logic. This project is a 16 bit ALU coded in iverilog ,JoshGuzman8/alu-16bit_CS4341_Fall2019,Verilog,alu-16bit_CS4341_Fall2019,1554,1,2019-11-23 03:30:55+00:00,1
8470,220750676,https://github.com/Verdvana/FFT_2_8_DIF.git,2019-11-10 06:26:46+00:00,基2的八点频率抽取FFT变化实现,Verdvana/FFT_2_8_DIF,Verilog,FFT_2_8_DIF,11,1,2022-02-18 02:27:17+00:00,0
8471,220686068,https://github.com/AdriaanPeetermans/FPGAOscilloscope.git,2019-11-09 18:32:56+00:00,Oscilloscope functionality on Xilinx Spartan 7,AdriaanPeetermans/FPGAOscilloscope,Verilog,FPGAOscilloscope,12,1,2021-01-04 01:21:33+00:00,1
8472,221203300,https://github.com/jackfan00/ctriscv5.git,2019-11-12 11:36:49+00:00,,jackfan00/ctriscv5,Verilog,ctriscv5,2019,1,2022-06-05 10:00:38+00:00,0
8473,224186081,https://github.com/cindy9325/histry-code.git,2019-11-26 12:21:41+00:00,These are the code I did when I was in different classes,cindy9325/histry-code,Verilog,histry-code,15115,1,2022-10-30 11:48:39+00:00,0
8474,223539088,https://github.com/spurserh/iceplay.git,2019-11-23 05:56:13+00:00,Icestorm tests,spurserh/iceplay,Verilog,iceplay,10,1,2022-10-07 19:04:43+00:00,0
8475,225067616,https://github.com/brycecorbitt/ECE2029_Metronome.git,2019-11-30 20:43:30+00:00,Metronome Code for the Basys3. Final project for WPI's ECE2029 course.,brycecorbitt/ECE2029_Metronome,Verilog,ECE2029_Metronome,3577,1,2021-01-05 15:59:56+00:00,1
8476,224768810,https://github.com/dldlh/Computer_system_Verilog.git,2019-11-29 03:18:21+00:00,use MIPS Instruction Set,dldlh/Computer_system_Verilog,Verilog,Computer_system_Verilog,110503,1,2020-12-10 14:06:25+00:00,1
8477,223739874,https://github.com/YangLeiSX/DigitalSystemDesignSJTU.git,2019-11-24 12:22:57+00:00,code for course IS208 (Digital System Design) in SJTU,YangLeiSX/DigitalSystemDesignSJTU,Verilog,DigitalSystemDesignSJTU,68,1,2024-10-11 04:16:36+00:00,1
8478,221996535,https://github.com/hglr24/EpicWebHero.git,2019-11-15 20:17:45+00:00,,hglr24/EpicWebHero,Verilog,EpicWebHero,13408,1,2021-10-18 02:38:11+00:00,0
8479,223723654,https://github.com/lyuyangly/PicoRV32_VRF.git,2019-11-24 10:01:08+00:00,A very simple PicoRV32 CPU simulation environment.,lyuyangly/PicoRV32_VRF,Verilog,PicoRV32_VRF,431,1,2022-09-30 06:31:58+00:00,0
8480,223432171,https://github.com/sathwik-r/IMAGE-RESIZING.git,2019-11-22 15:29:41+00:00,,sathwik-r/IMAGE-RESIZING,Verilog,IMAGE-RESIZING,3524,1,2019-11-22 18:52:05+00:00,0
8481,221048923,https://github.com/NathanRoseCE/FPGA_Final_Project.git,2019-11-11 18:56:36+00:00,This project is an improvement on a microprocessor done in class.,NathanRoseCE/FPGA_Final_Project,Verilog,FPGA_Final_Project,80,1,2023-03-25 16:23:00+00:00,0
8482,220824675,https://github.com/vismit2000/Verilog-Computer-Architecture-Lab.git,2019-11-10 17:28:57+00:00,,vismit2000/Verilog-Computer-Architecture-Lab,Verilog,Verilog-Computer-Architecture-Lab,26313,1,2020-11-01 09:58:34+00:00,0
8483,220988062,https://github.com/TolgaReis/ALU-design.git,2019-11-11 13:32:33+00:00,32-bit ALU design for MIPS.,TolgaReis/ALU-design,Verilog,ALU-design,7,1,2022-04-16 21:37:45+00:00,0
8484,225773622,https://github.com/vsiddaia/CpuDesign.git,2019-12-04 03:46:47+00:00,Sample CPU Design,vsiddaia/CpuDesign,Verilog,CpuDesign,889,1,2020-11-23 23:28:53+00:00,0
8485,227729922,https://github.com/unal-edigital1-2019-2/work03-simulacion-OV7670.git,2019-12-13 01:29:44+00:00,,unal-edigital1-2019-2/work03-simulacion-OV7670,Verilog,work03-simulacion-OV7670,3903,1,2022-07-07 18:08:26+00:00,0
8486,225410060,https://github.com/shadman-kaif/Hot-Wheels-Verilog.git,2019-12-02 15:37:30+00:00,"🏎️ Car racing game using FPGA, VGA, Verilog, and De1-SOC board",shadman-kaif/Hot-Wheels-Verilog,Verilog,Hot-Wheels-Verilog,5523,1,2024-05-28 06:45:44+00:00,0
8487,226091289,https://github.com/Gogomoe/SUSTech_CS207_project.git,2019-12-05 11:55:18+00:00,Project of Digital Design in SUSTech.,Gogomoe/SUSTech_CS207_project,Verilog,SUSTech_CS207_project,20460,1,2022-02-02 05:11:04+00:00,0
8488,226359665,https://github.com/Zeta611/cpu-design.git,2019-12-06 15:39:38+00:00,CPU design for the Digital Logic Design final project.,Zeta611/cpu-design,Verilog,cpu-design,22,1,2023-01-28 14:46:00+00:00,0
8489,227502477,https://github.com/jack141088/VLSI1-Final-Floating-Point-Pipelined-Divider.git,2019-12-12 02:24:45+00:00,,jack141088/VLSI1-Final-Floating-Point-Pipelined-Divider,Verilog,VLSI1-Final-Floating-Point-Pipelined-Divider,38,1,2021-06-07 03:09:19+00:00,0
8490,225788920,https://github.com/aquaxis/aq_fifo.git,2019-12-04 05:45:48+00:00,,aquaxis/aq_fifo,Verilog,aq_fifo,7,1,2022-02-18 20:03:04+00:00,0
8491,224056671,https://github.com/bradley-evans/chisel-kernels.git,2019-11-25 22:52:34+00:00,Basic kernels developed in Chisel.,bradley-evans/chisel-kernels,Verilog,chisel-kernels,258,1,2022-03-01 02:28:58+00:00,1
8492,222992169,https://github.com/legokor/FPGA-HDMI.git,2019-11-20 17:31:47+00:00,FPGA HDMI/DVI/VGA transmitter modules,legokor/FPGA-HDMI,Verilog,FPGA-HDMI,10,1,2021-12-11 09:56:40+00:00,0
8493,223611544,https://github.com/dchima/ping-pong.git,2019-11-23 15:35:54+00:00,A retro ping pong game written on DE1-SoC board with VHDL,dchima/ping-pong,Verilog,ping-pong,527,1,2024-05-28 06:49:02+00:00,0
8494,223577647,https://github.com/iPogot/DES-cryptography.git,2019-11-23 11:28:06+00:00,Implementation of DES encryption in verilog. ,iPogot/DES-cryptography,Verilog,DES-cryptography,1,1,2024-10-29 06:03:50+00:00,0
8495,224613987,https://github.com/hopehit/CYC1000_motion_control.git,2019-11-28 09:12:53+00:00,My entry for European FPGA Developer Contest 2019,hopehit/CYC1000_motion_control,,CYC1000_motion_control,669,1,2023-03-12 05:51:48+00:00,0
8496,225620420,https://github.com/aquaxis/aq_axi_sdma64.git,2019-12-03 12:57:15+00:00,,aquaxis/aq_axi_sdma64,Verilog,aq_axi_sdma64,29,1,2022-02-18 20:04:35+00:00,0
8497,223861699,https://github.com/RyeWhiskeyyy/BWN.git,2019-11-25 04:34:57+00:00,this is a binary weight neural network based verilog,RyeWhiskeyyy/BWN,Verilog,BWN,59,1,2023-09-06 08:44:17+00:00,0
8498,222559901,https://github.com/ShirleyofHuang/FPGA_SimonSays.git,2019-11-18 22:48:32+00:00,A game of Simon Says for matching arrow sequences made using Verilog.,ShirleyofHuang/FPGA_SimonSays,Verilog,FPGA_SimonSays,596,1,2019-12-13 16:18:56+00:00,0
8499,228132307,https://github.com/crlarsen/hp_mul.git,2019-12-15 05:14:44+00:00,,crlarsen/hp_mul,Verilog,hp_mul,8,1,2023-07-28 05:10:33+00:00,1
8500,220706352,https://github.com/andoliv1/Basic-Processor-in-Verliog.git,2019-11-09 21:32:02+00:00,implementation of processor,andoliv1/Basic-Processor-in-Verliog,Verilog,Basic-Processor-in-Verliog,77,1,2020-06-24 13:42:05+00:00,0
8501,221059120,https://github.com/omnimorpheus/Low-Pass-Filter.git,2019-11-11 19:56:45+00:00,A Xilinx Virtex II Pro FPGA Board with a XC2VP30 device and 896 package has been used. The board includes a 15 pin video DAC connector to support the VGA monitor and a 6 pin PS/2 serial port to support the keyboard.,omnimorpheus/Low-Pass-Filter,,Low-Pass-Filter,3409,1,2022-06-09 19:12:34+00:00,0
8502,222546279,https://github.com/OscBacon/NotNot-Verilog.git,2019-11-18 21:17:00+00:00,A Verilog implementation of the NotNot Game for the Cyclone V FPGA,OscBacon/NotNot-Verilog,Verilog,NotNot-Verilog,96,1,2020-03-22 22:02:58+00:00,0
8503,220431849,https://github.com/CodePurble/verilog-hdl.git,2019-11-08 09:23:52+00:00,,CodePurble/verilog-hdl,Verilog,verilog-hdl,653,1,2022-05-26 07:26:57+00:00,0
8504,223061791,https://github.com/arobinson8/ex1.git,2019-11-21 01:30:01+00:00,verilog lab,arobinson8/ex1,Verilog,ex1,6,1,2019-12-05 02:47:28+00:00,0
8505,224803478,https://github.com/GirtsR/FlappyBird_Verilog.git,2019-11-29 07:49:09+00:00,Flappy Bird game for Xilinx Spartan 3E board written in Verilog,GirtsR/FlappyBird_Verilog,Verilog,FlappyBird_Verilog,94,1,2023-12-22 07:54:53+00:00,0
8506,225670639,https://github.com/mohsenkabirian/ComputerArchitectureLab.git,2019-12-03 16:50:32+00:00,Computer Artchitecture Lab Projects,mohsenkabirian/ComputerArchitectureLab,Verilog,ComputerArchitectureLab,14,1,2024-05-01 10:33:36+00:00,0
8507,224266327,https://github.com/hershey890/space_invaders_fpga.git,2019-11-26 19:07:29+00:00,,hershey890/space_invaders_fpga,Verilog,space_invaders_fpga,2,1,2022-05-20 08:45:03+00:00,0
8508,225780799,https://github.com/AHueya/Pipeline-Datapath.git,2019-12-04 04:43:11+00:00,Pipeline Datapath for our Advanced Computer Organization class.,AHueya/Pipeline-Datapath,Verilog,Pipeline-Datapath,159,1,2021-07-29 14:08:28+00:00,0
8509,223678602,https://github.com/chengkai-liu/RISC-V-CPU.git,2019-11-24 01:49:40+00:00,,chengkai-liu/RISC-V-CPU,Verilog,RISC-V-CPU,1873,1,2022-10-30 05:45:27+00:00,0
8510,227725810,https://github.com/kennymcavoy/Verilog_AES_SHA.git,2019-12-13 01:00:09+00:00,Verilog AES decryption to SHA verification project,kennymcavoy/Verilog_AES_SHA,Verilog,Verilog_AES_SHA,797,1,2022-02-20 17:41:10+00:00,0
8511,222389976,https://github.com/yuasabe/verilog.git,2019-11-18 07:39:53+00:00,,yuasabe/verilog,Verilog,verilog,7106,1,2023-07-25 13:37:24+00:00,0
8512,222139139,https://github.com/vishalgoyall/1-D_CNN_HW_generator.git,2019-11-16 18:02:51+00:00,The goal of this project is to create a piece of software that flexibly generates hardware to accelerate the evaluation of multiple layers of convolutions with a non-linear function called a ReLU (“rectified linear unit”) after each convolution.,vishalgoyall/1-D_CNN_HW_generator,Verilog,1-D_CNN_HW_generator,15095,1,2023-07-03 04:39:57+00:00,0
8513,220828653,https://github.com/racaraujo/SistemasP1.git,2019-11-10 18:01:35+00:00,Repositório para Quartus 18.0 desenvolvidos em Sistemas Digitais,racaraujo/SistemasP1,Verilog,SistemasP1,740,1,2020-01-07 13:03:19+00:00,0
8514,221190946,https://github.com/gcyBruce/Real-Time-FPGA-based-Ethernet-Control-Communication-for-a-Servo-Motor.git,2019-11-12 10:27:42+00:00,,gcyBruce/Real-Time-FPGA-based-Ethernet-Control-Communication-for-a-Servo-Motor,Verilog,Real-Time-FPGA-based-Ethernet-Control-Communication-for-a-Servo-Motor,4732,1,2021-02-14 14:57:31+00:00,0
8515,222056932,https://github.com/tangshi706/verilog.git,2019-11-16 06:24:36+00:00,verilog学习语法，经典电路,tangshi706/verilog,Verilog,verilog,112,1,2020-05-08 15:38:20+00:00,1
8516,221250124,https://github.com/SudarshanHV/AESVerilog.git,2019-11-12 15:28:15+00:00,,SudarshanHV/AESVerilog,Verilog,AESVerilog,399,1,2021-12-19 09:05:50+00:00,1
8517,222704581,https://github.com/125215153/openofdm.git,2019-11-19 13:37:53+00:00,,125215153/openofdm,Verilog,openofdm,25980,1,2021-04-08 07:47:05+00:00,0
8518,222561709,https://github.com/merledu/Chisel-Generated-Verilog-on-FPGA.git,2019-11-18 23:01:31+00:00,,merledu/Chisel-Generated-Verilog-on-FPGA,Verilog,Chisel-Generated-Verilog-on-FPGA,54,1,2022-05-12 15:25:29+00:00,0
8519,222524446,https://github.com/bakugod/verilog.git,2019-11-18 19:12:19+00:00,signal programming maYbe,bakugod/verilog,Verilog,verilog,10,1,2023-03-24 15:02:07+00:00,0
8520,227025927,https://github.com/SylvieShen/Image-Edge-Detection.git,2019-12-10 04:02:46+00:00,"Implement SOBEL operator using Matlab, Verilog and Python respectively",SylvieShen/Image-Edge-Detection,Verilog,Image-Edge-Detection,84156,1,2024-01-15 05:54:21+00:00,0
8521,220891542,https://github.com/Bhavam/QuantumGatesVerilog.git,2019-11-11 03:13:17+00:00,Verilog implementation of basic Quantum gates ,Bhavam/QuantumGatesVerilog,Verilog,QuantumGatesVerilog,808,1,2024-10-09 18:39:54+00:00,1
8522,224973740,https://github.com/xmliszt/bombsweeper.git,2019-11-30 07:06:49+00:00,50.002 T1-2,xmliszt/bombsweeper,Verilog,bombsweeper,7222,1,2019-12-04 03:55:04+00:00,0
8523,226250851,https://github.com/jxwleong/altera-de1-traffic-light-controller.git,2019-12-06 05:14:36+00:00,Using finite state machine (FSM)  approach  to design a traffic light controller on Altera DE1 development board.,jxwleong/altera-de1-traffic-light-controller,Verilog,altera-de1-traffic-light-controller,19710,1,2022-10-20 08:53:54+00:00,1
8524,220493336,https://github.com/Anala-Keshava/Realization-of-Saturation-Logic-in-DSPA.git,2019-11-08 15:19:30+00:00,,Anala-Keshava/Realization-of-Saturation-Logic-in-DSPA,Verilog,Realization-of-Saturation-Logic-in-DSPA,5,1,2019-11-18 13:08:08+00:00,0
8525,222503569,https://github.com/Ahmedyousry22/PCI-communication-protocol.git,2019-11-18 17:18:42+00:00,PCI communication protocol modeled in verilog,Ahmedyousry22/PCI-communication-protocol,Verilog,PCI-communication-protocol,5,1,2023-05-17 05:15:35+00:00,0
8526,222683119,https://github.com/adrien1018/CA2019-risc-v-cpu.git,2019-11-19 11:44:24+00:00,"A Verilog implementation of a RISC-V CPU, supporting RV32IM instruction set with cache & memory module",adrien1018/CA2019-risc-v-cpu,Verilog,CA2019-risc-v-cpu,3132,1,2021-08-28 14:34:13+00:00,1
8527,222373357,https://github.com/github-fds/confmc.armv7l.raspbian.2019.10.git,2019-11-18 05:52:05+00:00,CON-FMC SW package version 2019.10 for 32-bit Raspbian,github-fds/confmc.armv7l.raspbian.2019.10,Verilog,confmc.armv7l.raspbian.2019.10,23998,1,2022-02-17 22:01:06+00:00,0
8528,223382213,https://github.com/Ivyfeather/CPU.git,2019-11-22 10:40:41+00:00,,Ivyfeather/CPU,Verilog,CPU,75,1,2023-07-03 12:12:36+00:00,0
8529,223624657,https://github.com/CRThu/Carrot-Inside-FPGA-Board.git,2019-11-23 17:07:33+00:00,Carrot's 'Carrot Inside' EP4CE6 Altera FPGA Board.,CRThu/Carrot-Inside-FPGA-Board,Verilog,Carrot-Inside-FPGA-Board,24599,1,2020-02-18 10:47:31+00:00,0
8530,224364589,https://github.com/aquaxis/aq_axis_reduce.git,2019-11-27 06:53:04+00:00,,aquaxis/aq_axis_reduce,Verilog,aq_axis_reduce,5751,1,2022-02-18 20:05:54+00:00,0
8531,224412065,https://github.com/LVYOUyw/Risc-v-CPU.git,2019-11-27 11:10:41+00:00,SJTU 2019 HomeWork,LVYOUyw/Risc-v-CPU,Verilog,Risc-v-CPU,74,1,2023-03-12 00:13:52+00:00,0
8532,227416581,https://github.com/gabrielnogueiralt/Projeto-SD.git,2019-12-11 16:56:00+00:00,Projeto 2 da cadeira de Sistemas Digitais,gabrielnogueiralt/Projeto-SD,Verilog,Projeto-SD,441,1,2020-06-03 02:09:14+00:00,0
8533,227659368,https://github.com/VI-Tran-computerEngineer/verilog_alarm_clock.git,2019-12-12 17:19:47+00:00,Design an Alarm Clock system by using Verilog HDL code and display on Altera De2i board,VI-Tran-computerEngineer/verilog_alarm_clock,Verilog,verilog_alarm_clock,1463,1,2021-12-02 15:17:14+00:00,0
8534,221010444,https://github.com/cn9826/Goldschmidt-Divider.git,2019-11-11 15:24:28+00:00,course project for VLSI I,cn9826/Goldschmidt-Divider,Verilog,Goldschmidt-Divider,26,1,2023-04-08 14:42:56+00:00,0
8535,221045568,https://github.com/NKAMLESHRAJ/i2c_bus.git,2019-11-11 18:36:24+00:00,,NKAMLESHRAJ/i2c_bus,Verilog,i2c_bus,26,1,2020-07-07 08:35:15+00:00,0
8536,223588855,https://github.com/Da-Zhi666/-.git,2019-11-23 12:58:37+00:00,,Da-Zhi666/-,Verilog,-,8870,1,2020-03-02 01:58:19+00:00,0
8537,220651631,https://github.com/JoseIuri/cocoTB_FFT.git,2019-11-09 14:10:38+00:00,This repository Contains a CocoTB testbench structure to verify a FFT/IFFT 128 points processor DUT. ,JoseIuri/cocoTB_FFT,Verilog,cocoTB_FFT,220,1,2020-12-02 12:23:56+00:00,0
8538,221318548,https://github.com/danbugs/cool_processor.git,2019-11-12 21:47:28+00:00,A simple processor developed with Verilog,danbugs/cool_processor,Verilog,cool_processor,44,1,2022-04-30 23:02:19+00:00,1
8539,221955769,https://github.com/CRThu/SingleCycleCPU.git,2019-11-15 15:53:07+00:00,carrot's simple single-cycle CPU -- CRT4004,CRThu/SingleCycleCPU,Verilog,SingleCycleCPU,3426,1,2019-12-12 07:08:28+00:00,0
8540,223755791,https://github.com/AiArtisan/2019-fpga-.git,2019-11-24 14:17:50+00:00,,AiArtisan/2019-fpga-,Verilog,2019-fpga-,32,1,2022-05-31 23:21:29+00:00,0
8541,226632871,https://github.com/Hide-on-bush2/MultyCycleCPU.git,2019-12-08 07:49:15+00:00,多周期无流水CPU设计,Hide-on-bush2/MultyCycleCPU,Verilog,MultyCycleCPU,6751,1,2021-01-06 07:05:30+00:00,0
8542,227044016,https://github.com/aquaxis/riscv_debug.git,2019-12-10 06:21:35+00:00,,aquaxis/riscv_debug,Verilog,riscv_debug,661,1,2022-02-18 20:04:16+00:00,1
8543,224541397,https://github.com/siyuanwu99/verilog-coursework.git,2019-11-28 00:44:28+00:00,This is an implementation of course work for Digital Circuit Design. ,siyuanwu99/verilog-coursework,Verilog,verilog-coursework,9,1,2023-02-03 14:33:43+00:00,0
8544,222603873,https://github.com/binhtran432k/BTL_Topic2_VerilogDesign.git,2019-11-19 03:53:38+00:00,It contains all module of Big Assignment that is topic2 - A digital clock,binhtran432k/BTL_Topic2_VerilogDesign,Verilog,BTL_Topic2_VerilogDesign,37,1,2023-05-28 12:01:20+00:00,1
8545,222130384,https://github.com/MarkG98/MorseCodeTranslator.git,2019-11-16 16:50:48+00:00,Repository for a Morse code to ASCII decoder for Olin's Computer Architecture class final project.,MarkG98/MorseCodeTranslator,Verilog,MorseCodeTranslator,33317,1,2023-11-22 17:55:22+00:00,1
8546,221231440,https://github.com/rtwksai/mips.git,2019-11-12 14:01:27+00:00,32-bit Non Pipeline MIPS Processor,rtwksai/mips,Verilog,mips,538,1,2023-03-12 01:39:26+00:00,1
8547,225890163,https://github.com/RossComputerGuy/SlimProc.git,2019-12-04 14:47:30+00:00,SlimProc is a 32-bit RISC instruction set,RossComputerGuy/SlimProc,Verilog,SlimProc,44,1,2023-12-20 19:29:47+00:00,0
8548,220619327,https://github.com/Phasip/TinyFpga-ApduTrigger.git,2019-11-09 09:24:07+00:00,Sets output to high after bytes are matched on the data line of a ISO7816 compatible device,Phasip/TinyFpga-ApduTrigger,Verilog,TinyFpga-ApduTrigger,92,1,2024-10-25 15:12:42+00:00,0
8549,226111501,https://github.com/abhaypatil2000/Verilog-sobel-edge-detector.git,2019-12-05 13:43:15+00:00,On fpga4students you would get a code which onl simulates and here I have a code which also implements and can be burned on a fpga board,abhaypatil2000/Verilog-sobel-edge-detector,Verilog,Verilog-sobel-edge-detector,7,1,2023-01-28 09:03:36+00:00,0
8550,221164460,https://github.com/zhangcheng223/HDL-Bits.git,2019-11-12 08:12:33+00:00,The answer of  circuit design exercises using verilog HDL in HDL-Bits,zhangcheng223/HDL-Bits,Verilog,HDL-Bits,40,1,2020-04-20 09:55:24+00:00,0
8551,226046827,https://github.com/merledu/5-Stage-Pipeline-RISC-V-Architecture-in-Verilog.git,2019-12-05 07:56:01+00:00,This repository contains the verilog cde files of 5 stage Pipeline RISC-V architecture,merledu/5-Stage-Pipeline-RISC-V-Architecture-in-Verilog,Verilog,5-Stage-Pipeline-RISC-V-Architecture-in-Verilog,8,1,2021-12-20 20:33:38+00:00,1
8552,226660548,https://github.com/EHash/MMX.git,2019-12-08 12:00:45+00:00,MM firmware with extension,EHash/MMX,Verilog,MMX,43,1,2019-12-09 10:38:38+00:00,1
8553,223749074,https://github.com/RPG-7/PRV32_SoC.git,2019-11-24 13:32:34+00:00,"Pan's PRV32 Core, SoC Suite by Hong Xiaoyu",RPG-7/PRV32_SoC,Verilog,PRV32_SoC,55,1,2021-06-03 05:42:23+00:00,1
8554,223439768,https://github.com/niksram/serial-adder-verilog.git,2019-11-22 16:09:49+00:00,verilog code for 16-bit Sequential Serial Adder,niksram/serial-adder-verilog,Verilog,serial-adder-verilog,5701,1,2020-03-01 18:02:45+00:00,1
8555,223480276,https://github.com/hasibamin95/MIPS_microprocessor.git,2019-11-22 20:21:18+00:00,,hasibamin95/MIPS_microprocessor,Verilog,MIPS_microprocessor,98,1,2022-02-16 23:13:30+00:00,0
8556,223718314,https://github.com/Sun-hao-han/-2019-.git,2019-11-24 09:10:01+00:00,双目测距选题代码,Sun-hao-han/-2019-,Verilog,-2019-,106,1,2024-01-07 13:02:57+00:00,0
8557,222100730,https://github.com/Virviglaz/verilog.git,2019-11-16 13:07:05+00:00,,Virviglaz/verilog,Verilog,verilog,12,1,2023-03-11 21:48:28+00:00,0
8558,223574673,https://github.com/itdreaman/2019fpgachina.git,2019-11-23 11:03:19+00:00,track the characteristic object based on color,itdreaman/2019fpgachina,Verilog,2019fpgachina,12488,1,2023-04-01 08:18:20+00:00,0
8559,223209350,https://github.com/ron1502/microcontroller.git,2019-11-21 15:49:38+00:00,Verilog design of a microcontroller as part of the System Synthesis and Design class final project,ron1502/microcontroller,Verilog,microcontroller,67,1,2022-01-09 22:36:58+00:00,0
8560,225791550,https://github.com/Lauxin/DSP_PJ3_64FFT.git,2019-12-04 06:03:32+00:00,64-FFT verilog and matlabXpython√,Lauxin/DSP_PJ3_64FFT,Verilog,DSP_PJ3_64FFT,99,1,2022-06-29 15:57:53+00:00,1
8561,226449148,https://github.com/raminrasoulinezhad/LUXOR_FPGA20.git,2019-12-07 03:22:43+00:00,,raminrasoulinezhad/LUXOR_FPGA20,Verilog,LUXOR_FPGA20,367,1,2021-04-25 19:10:28+00:00,0
8562,223017675,https://github.com/jashley2017/CPE480_Proj5.git,2019-11-20 20:04:10+00:00,Multicore Pipelined AXA,jashley2017/CPE480_Proj5,Verilog,CPE480_Proj5,33,1,2022-07-11 18:04:54+00:00,0
8563,221961786,https://github.com/CodeWizrd001/LDProject.git,2019-11-15 16:23:59+00:00,Logic Design Project,CodeWizrd001/LDProject,Verilog,LDProject,4172,1,2019-11-30 21:03:46+00:00,2
8564,227439675,https://github.com/akshayr3/ECE385_final_project_3D_Rendering.git,2019-12-11 19:04:26+00:00,Created a 3D minecraft like simulation using System,akshayr3/ECE385_final_project_3D_Rendering,Verilog,ECE385_final_project_3D_Rendering,27237,1,2023-04-14 17:43:32+00:00,0
8565,227229861,https://github.com/redpanda3/soDLA_equi.git,2019-12-10 22:45:19+00:00,equivalence checking for soDLA,redpanda3/soDLA_equi,Verilog,soDLA_equi,2432,1,2024-01-16 09:34:31+00:00,2
8566,220890838,https://github.com/mshah0722/Mini-Soccer-On-FPGA.git,2019-11-11 03:08:22+00:00,⚽ Arcade-styled Soccer Game on the FPGA Board - Verilog & other tools,mshah0722/Mini-Soccer-On-FPGA,Verilog,Mini-Soccer-On-FPGA,8933,1,2024-08-20 02:12:53+00:00,0
8567,220902130,https://github.com/mattagar6/ECE241_Project.git,2019-11-11 04:39:36+00:00,,mattagar6/ECE241_Project,Verilog,ECE241_Project,640,1,2019-11-29 19:53:38+00:00,0
8568,224149623,https://github.com/yevgenyye/cnn_asic.git,2019-11-26 09:14:45+00:00,,yevgenyye/cnn_asic,Verilog,cnn_asic,8521,1,2022-11-09 15:44:29+00:00,0
8569,226730813,https://github.com/MohammadrezaRezvani/SystolicArray.git,2019-12-08 21:00:07+00:00,,MohammadrezaRezvani/SystolicArray,Verilog,SystolicArray,91,1,2021-07-16 08:45:24+00:00,1
8570,220359425,https://github.com/Mustafa-AlHariry/pipelined.git,2019-11-08 01:13:37+00:00,,Mustafa-AlHariry/pipelined,,pipelined,1660,1,2019-11-29 16:01:30+00:00,0
8571,221378053,https://github.com/oscardhc/RISC-V_CPU.git,2019-11-13 05:15:29+00:00,,oscardhc/RISC-V_CPU,Verilog,RISC-V_CPU,1683,1,2023-03-11 23:33:12+00:00,0
8572,222259758,https://github.com/zetako/Single-cycle-CPU-verilog.git,2019-11-17 14:22:05+00:00,"Single cycle CPU design in verilog, for Computer Organization and Design Lecture. Verilog单周期CPU设计，计算机组成与设计实验",zetako/Single-cycle-CPU-verilog,Verilog,Single-cycle-CPU-verilog,36392,1,2023-04-28 14:50:08+00:00,1
8573,221487324,https://github.com/Neuromod/2D-Lorenz.git,2019-11-13 15:12:42+00:00,FPGA 2D Lorenz System,Neuromod/2D-Lorenz,Verilog,2D-Lorenz,4,1,2020-12-13 01:53:42+00:00,0
8574,223002150,https://github.com/thomson008/snake-game.git,2019-11-20 18:32:14+00:00,Hardware Snake game written in Verilog,thomson008/snake-game,Verilog,snake-game,14,1,2022-10-21 04:54:13+00:00,0
8575,223799884,https://github.com/CompArchPlayground/ecg_feature_extractor.git,2019-11-24 19:42:51+00:00,"MSc Project, Design & ASIC implementation of a DWT based low-power ECG feature extractor",CompArchPlayground/ecg_feature_extractor,Verilog,ecg_feature_extractor,154,1,2022-03-16 03:08:00+00:00,0
8576,224123565,https://github.com/aquaxis/aq_axils_sample.git,2019-11-26 06:57:28+00:00,,aquaxis/aq_axils_sample,Verilog,aq_axils_sample,10,1,2022-02-18 20:05:41+00:00,0
8577,227071806,https://github.com/2channelkrt/BLAS-in-Verilog.git,2019-12-10 08:55:56+00:00,,2channelkrt/BLAS-in-Verilog,Verilog,BLAS-in-Verilog,31,1,2021-03-07 10:44:26+00:00,0
8578,221800807,https://github.com/gnodipac886/Pokemon-SystemVerilog-Edition.git,2019-11-14 22:52:34+00:00,System Verilog Pokemon for ECE 385 Final Project,gnodipac886/Pokemon-SystemVerilog-Edition,Verilog,Pokemon-SystemVerilog-Edition,469766,1,2024-07-16 17:46:43+00:00,0
8579,226478270,https://github.com/shiktr1785/Booth-Algorithm.git,2019-12-07 08:17:08+00:00,,shiktr1785/Booth-Algorithm,Verilog,Booth-Algorithm,9,1,2024-10-26 12:49:22+00:00,0
8580,222770552,https://github.com/stella-cai/cloudy-with-a-chance-of-meatsquares.git,2019-11-19 19:14:10+00:00,Course project for CSC258,stella-cai/cloudy-with-a-chance-of-meatsquares,Verilog,cloudy-with-a-chance-of-meatsquares,237,1,2019-12-04 22:43:18+00:00,0
8581,221433926,https://github.com/MiKoronjoo/com_art_lab.git,2019-11-13 10:32:47+00:00,,MiKoronjoo/com_art_lab,Verilog,com_art_lab,5,1,2020-08-11 09:13:28+00:00,0
8582,223304778,https://github.com/Junes-PhD/2019_Supercon_VGA_Cartridge.git,2019-11-22 02:16:12+00:00,,Junes-PhD/2019_Supercon_VGA_Cartridge,Verilog,2019_Supercon_VGA_Cartridge,120,1,2019-12-30 20:56:58+00:00,0
8583,225033146,https://github.com/Neuromod/3D-Lorenz.git,2019-11-30 15:38:14+00:00,FPGA 3D Lorenz System,Neuromod/3D-Lorenz,Verilog,3D-Lorenz,7,1,2020-12-13 01:53:41+00:00,0
8584,223440030,https://github.com/ericksuzart/FPGA-BlackJack.git,2019-11-22 16:11:21+00:00,BlackJack game in verilog,ericksuzart/FPGA-BlackJack,Verilog,FPGA-BlackJack,97369,1,2019-12-19 19:25:39+00:00,2
8585,225574466,https://github.com/silencespeaker755/CA-project1.git,2019-12-03 08:59:12+00:00,,silencespeaker755/CA-project1,Verilog,CA-project1,91,1,2021-04-11 03:21:08+00:00,0
8586,228054473,https://github.com/Loosemond/WS2811-Controler.git,2019-12-14 16:36:44+00:00,This controler is made with an FPGA using ISE and verilog,Loosemond/WS2811-Controler,Verilog,WS2811-Controler,21,1,2023-02-12 03:11:54+00:00,0
8587,224802524,https://github.com/qiankun214/leetcode-verilog.git,2019-11-29 07:43:34+00:00,solution question from LeetCode with Verilog(RTL),qiankun214/leetcode-verilog,Verilog,leetcode-verilog,15,1,2024-02-25 07:23:15+00:00,0
8588,223550882,https://github.com/yanjiuntw/polar_bp_decoder.git,2019-11-23 07:41:58+00:00,,yanjiuntw/polar_bp_decoder,Verilog,polar_bp_decoder,398,1,2024-05-23 07:40:24+00:00,0
8589,222581808,https://github.com/TingyiZhang/Single-Cycle-ARM-Data-Path.git,2019-11-19 01:34:03+00:00,,TingyiZhang/Single-Cycle-ARM-Data-Path,Verilog,Single-Cycle-ARM-Data-Path,382,1,2024-10-22 04:06:34+00:00,0
8590,224330883,https://github.com/sparklaowang/GpsTamingTimer.git,2019-11-27 02:53:01+00:00,Use gps pps pulse to correct a local clock,sparklaowang/GpsTamingTimer,Verilog,GpsTamingTimer,1,1,2019-11-27 04:11:53+00:00,0
8591,223368327,https://github.com/Muhammad-Feili/Compressor.git,2019-11-22 09:24:10+00:00,Compressor 5 to 2 in verilog code.,Muhammad-Feili/Compressor,Verilog,Compressor,36,1,2023-05-11 09:53:10+00:00,0
8592,223873952,https://github.com/panwm100/mdy_sdram_edge.git,2019-11-25 06:08:36+00:00,,panwm100/mdy_sdram_edge,Verilog,mdy_sdram_edge,114,1,2020-02-14 03:22:27+00:00,2
8593,222204529,https://github.com/gregbae99/ece385.git,2019-11-17 06:01:00+00:00,ECE 385 System Verilog/C Code,gregbae99/ece385,,ece385,1938,1,2023-09-19 22:52:35+00:00,0
8594,222121216,https://github.com/suzoosuagr/a-simple-cpu-course-pj.git,2019-11-16 15:45:34+00:00,course project,suzoosuagr/a-simple-cpu-course-pj,Verilog,a-simple-cpu-course-pj,14911,1,2023-11-04 03:19:12+00:00,0
8595,222582133,https://github.com/Xiaoyu-An/Single-cycle-ARM-CPU.git,2019-11-19 01:36:19+00:00,,Xiaoyu-An/Single-cycle-ARM-CPU,Verilog,Single-cycle-ARM-CPU,1586,1,2019-12-02 05:02:12+00:00,0
8596,226242163,https://github.com/jxwleong/altera-de1-processor.git,2019-12-06 03:57:59+00:00,Synthesize a general purpose microprocessor (GPM) using verilog hdl code on Altera DE1 development board. The processor was used to find the greatest common divisor (GCD) between two integers.,jxwleong/altera-de1-processor,Verilog,altera-de1-processor,9593,1,2023-09-07 11:14:42+00:00,1
8597,223006492,https://github.com/SARAMAG/Sara.git,2019-11-20 18:58:32+00:00,"Digital IC design,verification Engineer ",SARAMAG/Sara,Verilog,Sara,13,1,2024-04-19 16:33:43+00:00,0
8598,224563042,https://github.com/hez2010/MultipleCycleCPU.git,2019-11-28 03:31:02+00:00,Multiple Cycle MIPS CPU,hez2010/MultipleCycleCPU,Verilog,MultipleCycleCPU,1653,1,2024-08-05 09:41:23+00:00,0
8599,226694995,https://github.com/BiliouriV/-7-Segments-Indication-Driver.git,2019-12-08 16:13:53+00:00,"Creation of a 7-Segments Indication Driver for FPGA SPARTAN 3 console ,on ISE Design Suite (Verilog). ",BiliouriV/-7-Segments-Indication-Driver,Verilog,-7-Segments-Indication-Driver,369,1,2024-09-29 16:26:26+00:00,1
8600,222583664,https://github.com/diegoraian/processador.git,2019-11-19 01:45:53+00:00,Processador de 5 estágios,diegoraian/processador,Verilog,processador,8,1,2019-12-01 19:51:23+00:00,0
8601,227300100,https://github.com/Rekodr/3DES-verilog.git,2019-12-11 07:11:28+00:00,synthesizable 3DES in verilog ,Rekodr/3DES-verilog,Verilog,3DES-verilog,19,1,2021-07-15 06:55:18+00:00,2
8602,226355896,https://github.com/guticketa/myfive.git,2019-12-06 15:18:22+00:00,Simple RISC-V Core,guticketa/myfive,Verilog,myfive,15,1,2019-12-10 15:36:02+00:00,0
8603,226579025,https://github.com/tyler569/intcode-cpu.git,2019-12-07 21:35:30+00:00,An HDL implementation of the intcode CPU from Advent of Code 2019,tyler569/intcode-cpu,Verilog,intcode-cpu,20,1,2023-05-10 20:42:02+00:00,0
8604,221335807,https://github.com/blhguo/chess.git,2019-11-13 00:03:49+00:00,,blhguo/chess,Verilog,chess,2320,1,2019-12-19 21:12:50+00:00,0
8605,223495545,https://github.com/Seth10001/seven-segment-controller.git,2019-11-22 22:17:30+00:00,Scanning seven-segment display controller for Digilent's Nexys A7-100T board,Seth10001/seven-segment-controller,,seven-segment-controller,113,1,2023-03-07 06:18:51+00:00,0
8606,235326677,https://github.com/MaxXSoft/Fuxi.git,2020-01-21 11:29:30+00:00,Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.,MaxXSoft/Fuxi,Verilog,Fuxi,1726,158,2024-10-22 14:06:44+00:00,22
8607,230430812,https://github.com/furrtek/SiliconRE.git,2019-12-27 11:18:39+00:00,"Traces, schematics, and general infos about custom chips reverse-engineered from silicon",furrtek/SiliconRE,Verilog,SiliconRE,237253,155,2024-10-28 20:35:07+00:00,12
8608,235448474,https://github.com/chipsalliance/aib-phy-hardware.git,2020-01-21 21:49:19+00:00,Advanced Interface Bus (AIB) die-to-die hardware open source,chipsalliance/aib-phy-hardware,Verilog,aib-phy-hardware,41459,124,2024-10-21 02:19:21+00:00,31
8609,229408008,https://github.com/niklasekstrom/flickerfixer.git,2019-12-21 09:53:58+00:00,An open source flicker fixer for Amiga 500/2000,niklasekstrom/flickerfixer,Verilog,flickerfixer,1559,66,2024-10-25 00:50:11+00:00,5
8610,230930671,https://github.com/mattvenn/first-fpga-pcb.git,2019-12-30 14:35:40+00:00,FPGA dev board based on Lattice iCE40 8k,mattvenn/first-fpga-pcb,Verilog,first-fpga-pcb,7301,64,2024-09-04 14:49:32+00:00,15
8611,230977307,https://github.com/RomeoMe5/DDLM.git,2019-12-30 20:43:31+00:00,"Исходные коды к главам книги ""Цифровой синтез: практический курс"" (под ред. А.Ю. Романова и Ю.В. Панчула)",RomeoMe5/DDLM,Verilog,DDLM,126694,53,2024-10-20 11:17:27+00:00,42
8612,233820973,https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog.git,2020-01-14 10:56:59+00:00,"This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a breadboard, it has the functionalities of his computer and modelled using Verilog HDL. This project was developed as a Mini Project in Digital Systems course in my 3rd semester at IIT Palakkad.",TheSUPERCD/8bit_MicroComputer_Verilog,Verilog,8bit_MicroComputer_Verilog,177,51,2024-10-20 15:50:10+00:00,14
8613,233340819,https://github.com/dilshan/max2-audio-dac.git,2020-01-12 05:01:22+00:00,24-bit Stereo Audio DAC for Raspberry Pi,dilshan/max2-audio-dac,Verilog,max2-audio-dac,375,44,2024-09-05 12:32:25+00:00,14
8614,231441515,https://github.com/lawrie/ulx3s_examples.git,2020-01-02 18:55:46+00:00,Example Verilog code for Ulx3s,lawrie/ulx3s_examples,Verilog,ulx3s_examples,300,40,2024-10-26 14:46:38+00:00,2
8615,232326194,https://github.com/robseb/HPS2FPGAmapping.git,2020-01-07 13:04:58+00:00," SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V)",robseb/HPS2FPGAmapping,Verilog,HPS2FPGAmapping,11567,35,2024-08-11 18:23:04+00:00,12
8616,228397351,https://github.com/thinkoco/de10-nano-riscv.git,2019-12-16 13:49:08+00:00,A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano,thinkoco/de10-nano-riscv,Verilog,de10-nano-riscv,7395,34,2024-09-11 06:46:25+00:00,9
8617,231487167,https://github.com/ahirsharan/32-Bit-Floating-Point-Adder.git,2020-01-03 01:17:18+00:00,Verilog Implementation of 32-bit Floating Point Adder,ahirsharan/32-Bit-Floating-Point-Adder,Verilog,32-Bit-Floating-Point-Adder,469,33,2024-07-06 17:47:20+00:00,10
8618,233545503,https://github.com/kunalg123/icc2_workshop_collaterals.git,2020-01-13 08:20:29+00:00,"This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efabless Corp. Pvt. Ltd. VSD has not checked functionality for these collaterals, so please do not expect a functionality bug fix. These are used purely for PNR workshops and trainings",kunalg123/icc2_workshop_collaterals,Verilog,icc2_workshop_collaterals,18679,27,2024-10-21 06:19:52+00:00,10
8619,233285257,https://github.com/dawsonjon/OpenXcvr.git,2020-01-11 19:23:48+00:00,Cost Effective HF transceiver based on max1000 FPGA module,dawsonjon/OpenXcvr,Verilog,OpenXcvr,15895,27,2024-10-11 07:41:33+00:00,5
8620,230770121,https://github.com/vritrv/ROUTER-1X3-RTL-DESIGN.git,2019-12-29 15:40:21+00:00,Architectural design of data router in verilog,vritrv/ROUTER-1X3-RTL-DESIGN,Verilog,ROUTER-1X3-RTL-DESIGN,5949,26,2024-08-19 01:19:22+00:00,12
8621,228262459,https://github.com/cpantel/DVGHV.git,2019-12-15 22:32:07+00:00,Designing Video Game Hardware in Verilog,cpantel/DVGHV,Verilog,DVGHV,32,25,2024-07-24 09:26:01+00:00,4
8622,232688464,https://github.com/schlae/plaid-bib-cpld.git,2020-01-09 00:37:37+00:00,"A replica of the Ad Lib MCA sound card, now with a CPLD instead of the bus interface chip",schlae/plaid-bib-cpld,Verilog,plaid-bib-cpld,3537,24,2023-11-24 10:39:21+00:00,0
8623,234592196,https://github.com/jpsety/verilog_benchmark_circuits.git,2020-01-17 16:43:46+00:00,EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog,jpsety/verilog_benchmark_circuits,Verilog,verilog_benchmark_circuits,4777,23,2024-10-12 03:25:14+00:00,3
8624,230787344,https://github.com/UndefeatedSunny/VLSI-Interview-Questions.git,2019-12-29 18:20:16+00:00,Digital Design verilog tricky problems having industry standards,UndefeatedSunny/VLSI-Interview-Questions,Verilog,VLSI-Interview-Questions,2344,22,2024-04-16 10:30:30+00:00,1
8625,230063209,https://github.com/winsonbook/Reed-Solomon-.git,2019-12-25 07:41:15+00:00,This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length is of length 249 symbols and it can detect and correct upto 3 error symbols.,winsonbook/Reed-Solomon-,,Reed-Solomon-,256,22,2024-09-23 20:27:19+00:00,7
8626,229786564,https://github.com/emilbiju/emil-risc-v.git,2019-12-23 16:23:52+00:00,32 bit RISC-V CPU implementation in Verilog,emilbiju/emil-risc-v,Verilog,emil-risc-v,1147,21,2024-10-28 13:39:03+00:00,2
8627,229290302,https://github.com/cloudxcc/Arduissimo.git,2019-12-20 15:35:05+00:00,Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).,cloudxcc/Arduissimo,Verilog,Arduissimo,9612,19,2024-04-19 17:31:14+00:00,2
8628,230821748,https://github.com/SKuRGe911/MiSTerTutorial.git,2019-12-30 00:46:20+00:00,MiSTer Tutorial,SKuRGe911/MiSTerTutorial,Verilog,MiSTerTutorial,148768,18,2024-02-15 02:04:04+00:00,2
8629,230450945,https://github.com/damdoy/fpga_peripherals.git,2019-12-27 13:43:16+00:00,"OV7670 camera, ST7735 screen and others on ice40 ultraplus fpga (breakout board)",damdoy/fpga_peripherals,Verilog,fpga_peripherals,294,17,2024-09-26 00:24:05+00:00,5
8630,230999915,https://github.com/dotcypress/tang-nano-lcd.git,2019-12-31 00:43:51+00:00,Sipeed Tang Nano playground,dotcypress/tang-nano-lcd,Verilog,tang-nano-lcd,11,17,2024-05-07 18:12:20+00:00,2
8631,228542797,https://github.com/The-OpenROAD-Project/PDNSim.git,2019-12-17 05:50:27+00:00,Power grid analysis,The-OpenROAD-Project/PDNSim,Verilog,PDNSim,39858,17,2024-07-12 04:22:03+00:00,7
8632,228602265,https://github.com/caicaicai-ji/QSPI_FOR_SOC.git,2019-12-17 11:31:27+00:00,QSPI for SoC,caicaicai-ji/QSPI_FOR_SOC,,QSPI_FOR_SOC,3237,16,2024-09-20 08:31:31+00:00,7
8633,228353088,https://github.com/MrX-8B/MiSTer-Arcade-SEGASYS1.git,2019-12-16 09:44:23+00:00,FPGA implementation of SEGA SYSTEM 1 arcade board,MrX-8B/MiSTer-Arcade-SEGASYS1,Verilog,MiSTer-Arcade-SEGASYS1,4173,14,2024-04-05 23:41:09+00:00,3
8634,228220868,https://github.com/aniket0511/Sigmoid-Function.git,2019-12-15 17:09:04+00:00,Hardware Implementation of Sigmoid Function using verilog HDL,aniket0511/Sigmoid-Function,Verilog,Sigmoid-Function,2879,13,2024-09-14 01:39:57+00:00,4
8635,228307821,https://github.com/wzc810049078/ZC-RISCV-CORE.git,2019-12-16 05:14:26+00:00,ZC RISCV CORE,wzc810049078/ZC-RISCV-CORE,Verilog,ZC-RISCV-CORE,197,13,2024-04-07 03:48:11+00:00,1
8636,231961281,https://github.com/jotego/jt6295.git,2020-01-05 18:50:02+00:00,ADPCM decoder compatible with OKI 6295,jotego/jt6295,Verilog,jt6295,380,13,2024-04-10 14:14:00+00:00,3
8637,232315678,https://github.com/MaoZhuoqi/Flappy-Bird.git,2020-01-07 12:02:31+00:00,基于FPGA的Flappy Bird游戏，通过VGA方式输出到屏幕，使用AX301开发板,MaoZhuoqi/Flappy-Bird,Verilog,Flappy-Bird,64,13,2024-10-21 01:25:09+00:00,1
8638,233578777,https://github.com/ChristopherChou/CPU31.git,2020-01-13 11:20:26+00:00,计算机组成原理-31条指令的MipsCPU,ChristopherChou/CPU31,Verilog,CPU31,19418,12,2024-09-19 11:01:20+00:00,1
8639,229169337,https://github.com/icf3/zevios.git,2019-12-20 01:46:48+00:00,original 8bit CPU of ICF3-Z,icf3/zevios,Verilog,zevios,113,12,2023-09-25 21:17:20+00:00,0
8640,231849058,https://github.com/skiphansen/panog2_nes.git,2020-01-05 00:47:50+00:00,Port of Brian Bennet's NES Emulator for the second generation Panologic thin client,skiphansen/panog2_nes,Verilog,panog2_nes,12613,11,2024-06-26 04:21:22+00:00,4
8641,228846547,https://github.com/FlyGoat/cpu_gs132.git,2019-12-18 13:31:28+00:00,Verilog code of Loongson's GS132 core,FlyGoat/cpu_gs132,Verilog,cpu_gs132,52,11,2024-09-05 12:42:51+00:00,7
8642,233592905,https://github.com/lawrie/ulx3s_zx81.git,2020-01-13 12:42:27+00:00,ZX80/81 implementation for the Ulx3s,lawrie/ulx3s_zx81,Verilog,ulx3s_zx81,104,11,2022-07-18 18:24:00+00:00,3
8643,235416074,https://github.com/TheLeopardsH/RISC-V-5-stage-pipelined-in-verilog.git,2020-01-21 18:47:00+00:00,RISC-V-5 stage pipelined in verilog,TheLeopardsH/RISC-V-5-stage-pipelined-in-verilog,Verilog,RISC-V-5-stage-pipelined-in-verilog,5045,11,2024-08-27 06:18:26+00:00,1
8644,229973224,https://github.com/skiphansen/pano_blocks.git,2019-12-24 16:34:20+00:00,This is a collection of software and hardware modules for the Panologic thin client.,skiphansen/pano_blocks,Verilog,pano_blocks,32309,11,2024-10-01 07:43:10+00:00,4
8645,230998695,https://github.com/jerry-D/RISC-V-SYMPL-Hybrid-Floating-Point-ISA-Compute-Engine.git,2019-12-31 00:29:40+00:00,"New hybrid ISA genetically splices the instruction pipeline of a RISC-V to the instruction pipelines of one or more SYMPL Compute Engines, giving you the best of both worlds in a single package.",jerry-D/RISC-V-SYMPL-Hybrid-Floating-Point-ISA-Compute-Engine,Verilog,RISC-V-SYMPL-Hybrid-Floating-Point-ISA-Compute-Engine,2415,10,2022-06-05 08:18:50+00:00,2
8646,233009586,https://github.com/cuttingedge191/HITCS-Digital_Logic.git,2020-01-10 09:12:24+00:00,哈尔滨工业大学数字逻辑与数字系统设计课程大作业——电子密码锁设计部分代码（2020秋）,cuttingedge191/HITCS-Digital_Logic,Verilog,HITCS-Digital_Logic,10,10,2024-10-24 04:25:50+00:00,1
8647,231392084,https://github.com/zhangzek/Clock-Domain-Crossing-Design.git,2020-01-02 13:55:05+00:00,Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计,zhangzek/Clock-Domain-Crossing-Design,Verilog,Clock-Domain-Crossing-Design,2477,10,2024-07-08 03:48:22+00:00,4
8648,233892313,https://github.com/JasonCarter92/16QAM-Transmitter-Reciever.git,2020-01-14 17:04:22+00:00,"DSP University Project - Matlab, Simulations, and Verilog Files",JasonCarter92/16QAM-Transmitter-Reciever,Verilog,16QAM-Transmitter-Reciever,43,9,2024-10-14 11:21:20+00:00,2
8649,234303067,https://github.com/thejefflarson/little-cpu.git,2020-01-16 11:14:26+00:00,Little cpu in verilog.,thejefflarson/little-cpu,Verilog,little-cpu,277,9,2024-07-06 08:43:58+00:00,0
8650,232225999,https://github.com/JunnanLi/NanoCore.git,2020-01-07 02:27:49+00:00,A Pipelined RISC-V Core,JunnanLi/NanoCore,Verilog,NanoCore,15632,8,2024-09-23 12:36:01+00:00,1
8651,230531064,https://github.com/johnMamish/jfpjc.git,2019-12-27 23:14:07+00:00,John's Field-Programmable JPEG Compressor; a jpeg compressor written in verilog. Currently targeted to deploy to Lattice's iCE40 up5k fpga.,johnMamish/jfpjc,Verilog,jfpjc,629,8,2024-07-03 00:30:48+00:00,1
8652,230340739,https://github.com/wlneto/pathAnalyzer.git,2019-12-26 23:25:00+00:00,,wlneto/pathAnalyzer,Verilog,pathAnalyzer,92990,8,2024-04-29 01:51:33+00:00,0
8653,233756391,https://github.com/HackerFoo/nitefury-popr.git,2020-01-14 04:28:25+00:00,,HackerFoo/nitefury-popr,Verilog,nitefury-popr,37,8,2024-08-27 22:32:52+00:00,2
8654,231849173,https://github.com/MiSTer-devel/AY-3-8500-MiSTer.git,2020-01-05 00:49:18+00:00,Port of AY-3-8500 to MiSTer,MiSTer-devel/AY-3-8500-MiSTer,Verilog,AY-3-8500-MiSTer,4391,8,2024-10-21 04:51:53+00:00,11
8655,230008875,https://github.com/andrsmllr/tang_nano_devbrd.git,2019-12-24 22:18:13+00:00,"Play and learn with the Sipeed Tang Nano development board featuring a Gowin GW1N-1-LV (""Little Bee"") FPGA.",andrsmllr/tang_nano_devbrd,Verilog,tang_nano_devbrd,13,7,2021-08-22 07:01:54+00:00,0
8656,231563298,https://github.com/arvkr/hardware-multiplier-architectures.git,2020-01-03 10:17:09+00:00,Verilog implementations of 6 different hardware multiplier architectures,arvkr/hardware-multiplier-architectures,Verilog,hardware-multiplier-architectures,366,7,2024-04-24 03:20:09+00:00,4
8657,234682747,https://github.com/getlanced/FPGA-Otsu.git,2020-01-18 04:46:04+00:00,Verilog Implementation of Otsu's algorithm,getlanced/FPGA-Otsu,Verilog,FPGA-Otsu,2229,7,2024-10-11 03:53:10+00:00,1
8658,234019548,https://github.com/7enTropy7/Artix_7.git,2020-01-15 07:04:21+00:00,My experiments with Nexys4 DDR Artix-7 FPGA Board,7enTropy7/Artix_7,Verilog,Artix_7,32,7,2024-09-21 15:13:56+00:00,3
8659,235384855,https://github.com/mist-devel/mist-modules.git,2020-01-21 16:12:34+00:00,Common modules for cores,mist-devel/mist-modules,Verilog,mist-modules,132,7,2024-10-11 19:28:05+00:00,9
8660,229598181,https://github.com/jiachen-meng/verilog-smart-park.git,2019-12-22 16:37:36+00:00,This is the final project of Digital Systems Fall 2019@ University of Toronto,jiachen-meng/verilog-smart-park,Verilog,verilog-smart-park,171,6,2023-04-27 16:47:57+00:00,0
8661,230348391,https://github.com/WayneGong/char_display.git,2019-12-27 00:58:50+00:00,利用modelsi波形来显示字符,WayneGong/char_display,Verilog,char_display,1797,6,2023-03-08 09:42:34+00:00,4
8662,231679026,https://github.com/wifiber/PCEHD.git,2020-01-03 22:58:43+00:00,PC Engine HDMI,wifiber/PCEHD,Verilog,PCEHD,4095,6,2024-09-19 07:15:22+00:00,0
8663,234991582,https://github.com/Asfagus/Pong_game.git,2020-01-20 00:53:28+00:00,Pong game written in Verilog implemented on DE-10 Lite FPGA Board,Asfagus/Pong_game,Verilog,Pong_game,11,6,2024-09-29 11:28:53+00:00,1
8664,234045365,https://github.com/atomminer/am01.git,2020-01-15 09:28:40+00:00,AtomMiner AM01 hardware information and fpga development guide,atomminer/am01,Verilog,am01,2034,6,2024-03-31 16:48:13+00:00,7
8665,233388459,https://github.com/ys-zong/FPGA-CPU54.git,2020-01-12 12:24:00+00:00,MIPS CPU on FPGA Nexys4 (54 intrs),ys-zong/FPGA-CPU54,Verilog,FPGA-CPU54,42816,6,2024-07-12 15:28:50+00:00,0
8666,228258220,https://github.com/muhammedkamal/DMA-.git,2019-12-15 21:51:44+00:00,DMA Project using Verilog HDL ,muhammedkamal/DMA-,Verilog,DMA-,41,6,2024-07-07 05:28:40+00:00,3
8667,230050337,https://github.com/mgwang37/PRBS.git,2019-12-25 06:03:50+00:00,Pseudo-Random Binary Sequence,mgwang37/PRBS,Verilog,PRBS,24,6,2024-09-25 06:16:21+00:00,3
8668,231618236,https://github.com/Husaimawx/DigitalClock.git,2020-01-03 15:48:50+00:00,数字电路课程设计 - 多功能数字钟。开发环境：该程序源代码是在Windows XP操作系统上的Quartus II 6.0软件中编写调试。程序运行所依托的数字电路板为Cyclone 2系列，EP2C35F672C6序列的开发板。,Husaimawx/DigitalClock,,DigitalClock,2133,6,2024-06-18 08:29:19+00:00,0
8669,231734642,https://github.com/cpu-dev/jacaranda-8.git,2020-01-04 08:51:25+00:00,A basic 8-bit processor for education,cpu-dev/jacaranda-8,Verilog,jacaranda-8,301,5,2024-05-06 02:13:14+00:00,1
8670,231799519,https://github.com/kutaykoylan/MIPS_Processor_in_Verilog.git,2020-01-04 17:09:54+00:00,"add,sub,and,or,lw,sw,or,beq,j,slt,bne,bgtz,blez,bltz,bgez,jr,nor,addi,andi,ori,jal",kutaykoylan/MIPS_Processor_in_Verilog,Verilog,MIPS_Processor_in_Verilog,9,5,2022-12-20 21:08:14+00:00,0
8671,231982812,https://github.com/hsnaves/ben_eater_computer.git,2020-01-05 22:12:41+00:00,FPGA implementation of Ben Eater's 8-bit breadboard computer,hsnaves/ben_eater_computer,Verilog,ben_eater_computer,17,5,2021-10-17 20:06:26+00:00,0
8672,231237695,https://github.com/soheil647/FPGA_Design_Systems.git,2020-01-01 16:20:24+00:00,,soheil647/FPGA_Design_Systems,Verilog,FPGA_Design_Systems,223036,5,2020-09-19 12:36:38+00:00,0
8673,228518906,https://github.com/nguyenthienviet/16-QAM-verilog-based-transmitter.git,2019-12-17 02:46:55+00:00,A simple 16-QAM transmitter simulation on ModelSim,nguyenthienviet/16-QAM-verilog-based-transmitter,Verilog,16-QAM-verilog-based-transmitter,1908,5,2024-02-23 01:47:18+00:00,2
8674,231691181,https://github.com/TheProgrammerIncarnate/AY-3-8500-MiSTer.git,2020-01-04 01:21:18+00:00,Port of AY-3-8500 core to MiSTer,TheProgrammerIncarnate/AY-3-8500-MiSTer,Verilog,AY-3-8500-MiSTer,723,5,2023-12-19 11:04:49+00:00,1
8675,233237439,https://github.com/krishna-swaroop/Image-Compression-Algorithms.git,2020-01-11 13:37:51+00:00,Compilation of codes to arrive at a technical ability to develop a proprietary algorithm for CCSDS Image compression Standard.,krishna-swaroop/Image-Compression-Algorithms,Verilog,Image-Compression-Algorithms,15492,4,2024-01-28 19:17:17+00:00,0
8676,230578423,https://github.com/Ahish9009/VGA-Card.git,2019-12-28 07:57:23+00:00,"A tested & working VGA card capable of displaying graphics on CRT, LCD and LED monitors.",Ahish9009/VGA-Card,Verilog,VGA-Card,32786,4,2024-01-15 07:03:33+00:00,0
8677,232738723,https://github.com/JamesLiao714/FPGA_project.git,2020-01-09 06:29:18+00:00,,JamesLiao714/FPGA_project,Verilog,FPGA_project,5688,4,2022-02-23 11:23:37+00:00,0
8678,231461220,https://github.com/CatherineMeng/PPO_2CU.git,2020-01-02 21:19:07+00:00,,CatherineMeng/PPO_2CU,Verilog,PPO_2CU,128,4,2024-10-25 12:11:05+00:00,3
8679,231791148,https://github.com/goran-mahovlic/GPDI_mirror.git,2020-01-04 16:08:35+00:00,,goran-mahovlic/GPDI_mirror,Verilog,GPDI_mirror,5,4,2022-07-17 21:30:01+00:00,0
8680,230467202,https://github.com/ivanlim123/Pong.git,2019-12-27 15:27:18+00:00,"Pong Game written in verilog, Basys3 Artix-7 FPGA.",ivanlim123/Pong,Verilog,Pong,253,4,2023-07-26 18:32:49+00:00,0
8681,233321634,https://github.com/zyongye/LC-3.git,2020-01-12 01:24:55+00:00,"Verilog Realization of Little Computer 3, a processor used for book ""Intro to Computing Systems""",zyongye/LC-3,Verilog,LC-3,13,4,2024-09-03 19:10:44+00:00,0
8682,229505376,https://github.com/Uestc-yangbo/LCPU.git,2019-12-22 01:49:15+00:00,中国电子科技大学 计算机科学与工程学院 互联网＋ 计算机组成与结构 流水线CPU实验,Uestc-yangbo/LCPU,Verilog,LCPU,307,4,2023-10-09 05:00:34+00:00,0
8683,235222003,https://github.com/EECS150/fpga_labs_sp20.git,2020-01-21 00:02:34+00:00,FPGA lab skeleton files and specs for EECS 151/251A Spring 2020,EECS150/fpga_labs_sp20,Verilog,fpga_labs_sp20,8773,4,2024-03-15 05:56:58+00:00,4
8684,229765751,https://github.com/iAtlantis/mips-cpu.git,2019-12-23 14:15:07+00:00,This is the design experiment of a third-year computer composition principle course in a university. It can run a 32-bit multi-cycle CPU model with seven MIPS instructions. It is written with verilog code and has passed the assembly instruction code simulation test.,iAtlantis/mips-cpu,Verilog,mips-cpu,220,4,2021-03-15 07:00:44+00:00,1
8685,228347540,https://github.com/boyoffreedom/verilog_tools_script.git,2019-12-16 09:15:41+00:00,通过Python开发的一套根据verilog模块生成对应TOP、test_bench、connection信号等，并在不断优化中！,boyoffreedom/verilog_tools_script,Verilog,verilog_tools_script,20,4,2024-09-17 11:38:13+00:00,1
8686,233447244,https://github.com/ElectronAsh/CPS_MiSTer_new.git,2020-01-12 19:35:10+00:00,"CPS core WIP for MiSTer. Now using the newer framework, using the GBA core as a template.",ElectronAsh/CPS_MiSTer_new,Verilog,CPS_MiSTer_new,23000,4,2022-04-12 07:11:11+00:00,0
8687,230851992,https://github.com/shyamkalariya56/Router-1-3-design.git,2019-12-30 05:15:18+00:00,Architectural design of Router in Verilog HDL,shyamkalariya56/Router-1-3-design,Verilog,Router-1-3-design,5948,3,2019-12-31 01:24:36+00:00,0
8688,233069829,https://github.com/Jiaxin-Lu/RISCV-CPU.git,2020-01-10 14:58:26+00:00,"A naive RISC-V CPU with standard 5-stage pipeline, implemented in Verilog HDL",Jiaxin-Lu/RISCV-CPU,Verilog,RISCV-CPU,663,3,2023-05-14 13:06:46+00:00,1
8689,230319481,https://github.com/makifozkanoglu/MNIST_CNN_HDL.git,2019-12-26 19:45:50+00:00,,makifozkanoglu/MNIST_CNN_HDL,Verilog,MNIST_CNN_HDL,50,3,2024-10-01 08:42:45+00:00,4
8690,228306285,https://github.com/bigdot123456/SDR.git,2019-12-16 05:01:03+00:00,SDR for OFDM,bigdot123456/SDR,Verilog,SDR,41022,3,2022-06-04 21:19:15+00:00,1
8691,229268773,https://github.com/LemonAndRabbit/FPGA_Design.git,2019-12-20 13:20:48+00:00,FPGA自主设计实验_2019.12.20_模拟与数字电路实验_大作业,LemonAndRabbit/FPGA_Design,Verilog,FPGA_Design,6343,3,2023-08-30 02:33:45+00:00,0
8692,231936097,https://github.com/NeoChen1024/Aeon-K12-FPGA-Miner.git,2020-01-05 15:18:54+00:00,A WIP Aeon K12 PoW Algorithm FPGA Miner core,NeoChen1024/Aeon-K12-FPGA-Miner,Verilog,Aeon-K12-FPGA-Miner,510,3,2024-10-05 16:40:39+00:00,1
8693,233872496,https://github.com/joelsanchezmoreno/MIRI_PA_core.git,2020-01-14 15:28:11+00:00,,joelsanchezmoreno/MIRI_PA_core,Verilog,MIRI_PA_core,2912,3,2023-03-02 04:21:19+00:00,0
8694,229490692,https://github.com/3rd-year-CSE-20/DMA_with_PCI_arbitration.git,2019-12-21 22:31:10+00:00,Implementing DMA with PCI arbitration,3rd-year-CSE-20/DMA_with_PCI_arbitration,Verilog,DMA_with_PCI_arbitration,97,3,2023-05-17 03:51:50+00:00,3
8695,233971766,https://github.com/Yazmau/Verilog-Game-Tetris.git,2020-01-15 01:32:04+00:00,A tetris-game on screen using verilog.,Yazmau/Verilog-Game-Tetris,Verilog,Verilog-Game-Tetris,1363,3,2023-12-27 14:03:07+00:00,1
8696,230115531,https://github.com/shubham-kinhikar/HDLC-Deframer.git,2019-12-25 14:42:20+00:00,"HDLC deframer can be used to convert framer to packets. The deframer modifies the bytes streams output of the framer to discrete packets, adding SOP and EOP. It also verifies the CRC over the packet and generate an error signal if there is CRC mismatch.",shubham-kinhikar/HDLC-Deframer,Verilog,HDLC-Deframer,138,3,2024-06-23 14:05:24+00:00,0
8697,230118830,https://github.com/lkmidas/Simple-door-lock-using-Verilog-HDL.git,2019-12-25 15:11:24+00:00,A simulation of a 3-digit password lock on FPGA using Verilog HDL.,lkmidas/Simple-door-lock-using-Verilog-HDL,Verilog,Simple-door-lock-using-Verilog-HDL,7507,3,2024-04-14 12:17:27+00:00,4
8698,235452692,https://github.com/helix-osu-firmware/spi-bootload.git,2020-01-21 22:18:18+00:00,Core for writing/reading SPI flash and reloading firmware,helix-osu-firmware/spi-bootload,Verilog,spi-bootload,349,3,2024-06-28 14:55:30+00:00,2
8699,228139906,https://github.com/krishnakanthkm/Design-of-Spread-Spectrum-Correlator.git,2019-12-15 06:36:55+00:00,RTL design of a Spread spectrum correlator using Verilog,krishnakanthkm/Design-of-Spread-Spectrum-Correlator,Verilog,Design-of-Spread-Spectrum-Correlator,455,3,2023-06-28 05:51:27+00:00,2
8700,229558354,https://github.com/mortezashojaei/cpu.git,2019-12-22 11:37:02+00:00,Cpu is a simple cpu implementation with verilog based on below circuit.,mortezashojaei/cpu,Verilog,cpu,11,3,2022-04-16 08:37:30+00:00,0
8701,231080893,https://github.com/Mrcuve0/TFT-RI5CY-Assignment.git,2019-12-31 11:52:45+00:00,"Source files and documentation for the final assignment of the ""Testing and Fault Tolerance"" course.",Mrcuve0/TFT-RI5CY-Assignment,Verilog,TFT-RI5CY-Assignment,32793,3,2024-07-06 08:45:35+00:00,2
8702,228419266,https://github.com/aniket0511/Vedic-Multiplier.git,2019-12-16 15:39:07+00:00,Hardware Implementation of Vedic Multiplier using Verilog,aniket0511/Vedic-Multiplier,Verilog,Vedic-Multiplier,706,3,2024-09-23 23:49:17+00:00,1
8703,228362889,https://github.com/mengstr/PDP8-Verilog.git,2019-12-16 10:35:58+00:00,,mengstr/PDP8-Verilog,Verilog,PDP8-Verilog,2047,3,2022-02-12 19:44:02+00:00,0
8704,228924265,https://github.com/brianworts/LEGv8_SingleCycle_Processor.git,2019-12-18 21:26:27+00:00,"Processor designed using Verilog to perform basic LEGv8 Assembly functions including ADD, STUR, LDUR, and SUB. Utilizes instruction and register memory as well as data storage files.",brianworts/LEGv8_SingleCycle_Processor,Verilog,LEGv8_SingleCycle_Processor,877,3,2024-04-15 07:23:07+00:00,1
8705,231983431,https://github.com/jpszczolowski/des-verilog.git,2020-01-05 22:19:29+00:00,Implementation of DES cipher written in Verilog.,jpszczolowski/des-verilog,Verilog,des-verilog,19,3,2024-09-29 04:04:04+00:00,1
8706,232997046,https://github.com/SamueleGerminiani/subplatform.git,2020-01-10 08:05:39+00:00,SVT,SamueleGerminiani/subplatform,Verilog,subplatform,62861,3,2021-11-02 09:33:41+00:00,1
8707,232614240,https://github.com/lawrie/jupiter_ace.git,2020-01-08 17:03:30+00:00,Jupiter Ace for the Ulx3s,lawrie/jupiter_ace,Verilog,jupiter_ace,74,3,2023-10-19 17:13:08+00:00,3
8708,229079825,https://github.com/ArrowElectronics/hdl.git,2019-12-19 15:10:09+00:00,,ArrowElectronics/hdl,Verilog,hdl,713179,3,2023-08-28 14:52:12+00:00,2
8709,232084999,https://github.com/hercules8088/DAC_Spartan3E.git,2020-01-06 11:16:02+00:00,,hercules8088/DAC_Spartan3E,Verilog,DAC_Spartan3E,7,2,2020-09-04 10:25:20+00:00,0
8710,232371468,https://github.com/KausikN/BTech_ComputerArchVerilog_Files.git,2020-01-07 16:50:49+00:00,BTech Computer Architecture Verilog Files,KausikN/BTech_ComputerArchVerilog_Files,Verilog,BTech_ComputerArchVerilog_Files,17723,2,2023-09-26 06:21:57+00:00,0
8711,233792642,https://github.com/llldy1012/Study.git,2020-01-14 08:25:43+00:00,study,llldy1012/Study,Verilog,Study,77,2,2021-04-19 08:56:51+00:00,0
8712,233140152,https://github.com/Jack0v/LCD1602.git,2020-01-10 22:22:22+00:00,Verilog module for LCD1602 (HD44780),Jack0v/LCD1602,Verilog,LCD1602,1816,2,2024-10-25 13:51:13+00:00,1
8713,233314308,https://github.com/raindroid/ECE342.git,2020-01-12 00:00:41+00:00,2020 ECE 342 Labs,raindroid/ECE342,Verilog,ECE342,19292,2,2020-09-29 21:05:02+00:00,0
8714,232583880,https://github.com/jnfem112/CA2018FALL.git,2020-01-08 14:37:01+00:00,NTU - Computer Architecture (2018 Fall),jnfem112/CA2018FALL,Verilog,CA2018FALL,5709,2,2023-11-07 15:28:21+00:00,1
8715,232252221,https://github.com/vale5230/Snake-Game-in-FPGA.git,2020-01-07 05:49:14+00:00,這是一個用Verilog開發的貪食蛇遊戲,vale5230/Snake-Game-in-FPGA,Verilog,Snake-Game-in-FPGA,22432,2,2024-01-01 13:27:39+00:00,0
8716,228129563,https://github.com/WalterSumbon/LC-3-simulator.git,2019-12-15 04:42:58+00:00,LC-3 在FPGA上的实现,WalterSumbon/LC-3-simulator,Verilog,LC-3-simulator,15175,2,2023-09-25 03:02:01+00:00,0
8717,229170226,https://github.com/Kingtous/OpenMIPS-SRLV.git,2019-12-20 01:53:19+00:00,实现SRLV指令的OpenMIPS五级流水的Vivado 2017.1工程,Kingtous/OpenMIPS-SRLV,Verilog,OpenMIPS-SRLV,1627,2,2022-12-29 06:44:50+00:00,0
8718,234233996,https://github.com/reed-foster/fpga-pitch-shifter.git,2020-01-16 04:20:00+00:00,an implementation of autotune on an FPGA,reed-foster/fpga-pitch-shifter,Verilog,fpga-pitch-shifter,126533,2,2024-01-13 05:23:06+00:00,0
8719,230763282,https://github.com/qxdn/ram-counter.git,2019-12-29 14:44:01+00:00,,qxdn/ram-counter,Verilog,ram-counter,4926,2,2024-06-21 06:51:42+00:00,0
8720,230904287,https://github.com/andrsmllr/libhdl.git,2019-12-30 11:31:51+00:00,libhdl,andrsmllr/libhdl,Verilog,libhdl,15,2,2022-07-07 18:41:58+00:00,1
8721,231469602,https://github.com/rrika/exdc-test.git,2020-01-02 22:28:55+00:00,,rrika/exdc-test,Verilog,exdc-test,2,2,2020-01-02 22:47:37+00:00,0
8722,228891569,https://github.com/Headnerd9798/6863_Final_Report.git,2019-12-18 17:38:56+00:00,Coverage Closure and Bug Hunt ,Headnerd9798/6863_Final_Report,Verilog,6863_Final_Report,16715,2,2020-03-15 03:58:40+00:00,0
8723,229763753,https://github.com/hi631/FPGA_HITAC10.git,2019-12-23 14:03:13+00:00,,hi631/FPGA_HITAC10,Verilog,FPGA_HITAC10,46,2,2024-04-01 10:46:27+00:00,0
8724,232944887,https://github.com/16oh4/IEEE754AdderASIC.git,2020-01-10 02:02:49+00:00,"The design of an ASIC to calculate the addition of two, 32-bit IEEE754 encoded numbers stored in embedded registers.",16oh4/IEEE754AdderASIC,Verilog,IEEE754AdderASIC,594,2,2022-06-23 19:57:23+00:00,0
8725,229570419,https://github.com/cloudree/RetroCon_Mod512KRam.git,2019-12-22 13:15:53+00:00,RetroCon ( MSX Clone ) modification : RAM 512K / CPLD Source,cloudree/RetroCon_Mod512KRam,Verilog,RetroCon_Mod512KRam,67,2,2022-10-28 11:07:37+00:00,1
8726,231835779,https://github.com/PragmaticCoder/nios2RTOS.git,2020-01-04 22:13:27+00:00,Real-Time Operating System,PragmaticCoder/nios2RTOS,Verilog,nios2RTOS,39958,2,2024-06-12 14:43:09+00:00,0
8727,228290789,https://github.com/kensaba101/LEDs-in-Verilog.git,2019-12-16 02:58:00+00:00,A simple 'Hello World' project for Digilent's Zybo Zynq-7000 board,kensaba101/LEDs-in-Verilog,Verilog,LEDs-in-Verilog,7,2,2024-07-21 00:03:25+00:00,0
8728,230727768,https://github.com/tommythorn/OrangeCrab_Hello.git,2019-12-29 09:13:10+00:00,Simple OrangeCrab Verilog design using LED and serial IO,tommythorn/OrangeCrab_Hello,Verilog,OrangeCrab_Hello,6,2,2024-08-17 17:28:26+00:00,0
8729,230954818,https://github.com/ZhangYizhao/BUAA_MIPS_CPU.git,2019-12-30 17:32:13+00:00,computer orgnization labs of BUAA SCSE,ZhangYizhao/BUAA_MIPS_CPU,Verilog,BUAA_MIPS_CPU,10021,2,2023-12-05 15:44:50+00:00,1
8730,232572756,https://github.com/yishiyu/mipscpu.git,2020-01-08 13:44:35+00:00,cpus based on mips instruction set,yishiyu/mipscpu,Verilog,mipscpu,50,2,2024-02-05 09:53:50+00:00,0
8731,228384755,https://github.com/aniket0511/Random-Number-Generator.git,2019-12-16 12:40:40+00:00,Hardware implementation of Random Number Generator using Verilog HDL,aniket0511/Random-Number-Generator,Verilog,Random-Number-Generator,171,2,2023-08-21 14:57:02+00:00,1
8732,229675680,https://github.com/jamespotato/FPGA_project-Basys3-.git,2019-12-23 04:22:39+00:00,,jamespotato/FPGA_project-Basys3-,Verilog,FPGA_project-Basys3-,28558,2,2021-05-13 03:11:03+00:00,0
8733,231647520,https://github.com/timlindquist/iCEstick-logic-analyzer.git,2020-01-03 18:59:08+00:00,iCEstick Logic Analyzer,timlindquist/iCEstick-logic-analyzer,Verilog,iCEstick-logic-analyzer,3,2,2023-01-04 15:17:51+00:00,0
8734,229381024,https://github.com/YajanaRao/Verilog.git,2019-12-21 05:27:25+00:00,Verilog Programs,YajanaRao/Verilog,Verilog,Verilog,136,2,2024-07-09 18:29:42+00:00,0
8735,228167366,https://github.com/xeniter/bml_usb3_ft600.git,2019-12-15 10:38:48+00:00,,xeniter/bml_usb3_ft600,Verilog,bml_usb3_ft600,1077,2,2022-01-16 13:45:15+00:00,0
8736,232691356,https://github.com/BiliouriV/Gray-Counter-FPGA.git,2020-01-09 01:01:28+00:00,,BiliouriV/Gray-Counter-FPGA,Verilog,Gray-Counter-FPGA,676,2,2020-06-19 14:44:36+00:00,1
8737,233802393,https://github.com/mgwang37/BandwidthControl.git,2020-01-14 09:17:17+00:00,Multi-Stream Ethernet Bandwidth Control,mgwang37/BandwidthControl,Verilog,BandwidthControl,27,2,2022-05-19 07:18:36+00:00,0
8738,231191307,https://github.com/chris98122/verilog_vga_game.git,2020-01-01 08:17:12+00:00,a verilog Snake Game,chris98122/verilog_vga_game,Verilog,verilog_vga_game,521,2,2023-10-23 14:44:31+00:00,0
8739,234705752,https://github.com/ihansam/2020_winter_proj.git,2020-01-18 08:41:12+00:00,Implement Precision Scalable Multiplier-Accumulator Unit for Deep Learning Acceleration,ihansam/2020_winter_proj,Verilog,2020_winter_proj,528,2,2022-11-05 08:29:38+00:00,0
8740,231335547,https://github.com/Kobikan/Chess_Engine.git,2020-01-02 08:04:52+00:00,,Kobikan/Chess_Engine,Verilog,Chess_Engine,2377,2,2020-04-03 19:44:47+00:00,1
8741,229342266,https://github.com/emmaee2/FPGA-Synthesizer.git,2019-12-20 21:58:51+00:00,"Multi-Instrument synthesizer. Three instrument options include keyboard (direct digital synthesis), guitar (Karplus-Strong algorithm), and drumkit (.wav files). Designed with SystemVerilog for use on an Altera DE-115 Development Board",emmaee2/FPGA-Synthesizer,Verilog,FPGA-Synthesizer,45829,2,2022-03-26 09:24:07+00:00,0
8742,233580033,https://github.com/ChristopherChou/CPU54.git,2020-01-13 11:27:57+00:00,54条指令的MipsCPU,ChristopherChou/CPU54,Verilog,CPU54,6290,2,2024-07-14 07:21:57+00:00,1
8743,229447820,https://github.com/Dinngger/hdl_homework.git,2019-12-21 15:37:56+00:00,homework of digital circuits.,Dinngger/hdl_homework,Verilog,hdl_homework,10,2,2024-05-30 21:33:10+00:00,1
8744,232869497,https://github.com/Jon-S-Hall/Pipelined-RISC_V-Processor.git,2020-01-09 17:47:08+00:00,Pipelined RISC_V Processor,Jon-S-Hall/Pipelined-RISC_V-Processor,Verilog,Pipelined-RISC_V-Processor,18,2,2020-06-05 01:53:18+00:00,0
8745,235298779,https://github.com/lootr5858/UART_APB.git,2020-01-21 09:14:13+00:00,,lootr5858/UART_APB,Verilog,UART_APB,13,2,2022-08-26 11:29:25+00:00,0
8746,233386688,https://github.com/ys-zong/FPGA-CPU.git,2020-01-12 12:09:43+00:00,MIPS cpu on FPGA Nexys4 (31 instrs ),ys-zong/FPGA-CPU,Verilog,FPGA-CPU,20886,2,2022-07-12 13:21:12+00:00,1
8747,229651759,https://github.com/vedantprajapati/ECE241---Verilog-Labs.git,2019-12-23 00:56:48+00:00,Verilog Labs for Second Year FPGA Course at UofT,vedantprajapati/ECE241---Verilog-Labs,Verilog,ECE241---Verilog-Labs,22,2,2023-01-10 15:58:49+00:00,0
8748,228421849,https://github.com/LJP-TW/FPGAGame.git,2019-12-16 15:52:38+00:00,,LJP-TW/FPGAGame,Verilog,FPGAGame,6766,2,2020-04-22 08:03:43+00:00,1
8749,231166590,https://github.com/zhangcheng223/Communication-IC-Design.git,2020-01-01 02:16:32+00:00,This repository contains the verilog code in the book 《Communcication IC Design》,zhangcheng223/Communication-IC-Design,Verilog,Communication-IC-Design,5472,2,2024-03-06 01:35:00+00:00,0
8750,229524608,https://github.com/JaeHyunLee94/single_cycle_mips.git,2019-12-22 05:52:20+00:00,,JaeHyunLee94/single_cycle_mips,Verilog,single_cycle_mips,160,2,2022-02-11 04:26:09+00:00,0
8751,232631958,https://github.com/kasyap-pasumarthy/ECE-564-Project.git,2020-01-08 18:32:56+00:00,Tanh module for LSTM ,kasyap-pasumarthy/ECE-564-Project,Verilog,ECE-564-Project,1912,2,2024-03-31 02:51:29+00:00,0
8752,235155353,https://github.com/hamuel89/Matrix-ALU.git,2020-01-20 17:16:05+00:00,Verilog Matrix ALU,hamuel89/Matrix-ALU,Verilog,Matrix-ALU,471,2,2024-04-12 13:31:01+00:00,0
8753,230368119,https://github.com/bjonnh/fomu-playground.git,2019-12-27 03:41:30+00:00,A repository in which I put my Fomu (https://tomu.im/fomu.html) experiments.,bjonnh/fomu-playground,Verilog,fomu-playground,24833,1,2023-02-24 06:50:37+00:00,0
8754,232188171,https://github.com/ErichWanzek2/Verilog_Comparator.git,2020-01-06 21:24:38+00:00,,ErichWanzek2/Verilog_Comparator,Verilog,Verilog_Comparator,1155,1,2022-05-23 03:55:30+00:00,1
8755,229278294,https://github.com/garodimb/verilog_examples.git,2019-12-20 14:20:09+00:00,This repository contains basic verilog examples,garodimb/verilog_examples,Verilog,verilog_examples,15,1,2021-09-30 08:36:28+00:00,0
8756,229353383,https://github.com/Robin-Lai-YY/CPEN-211-Labs.git,2019-12-20 23:58:41+00:00,,Robin-Lai-YY/CPEN-211-Labs,Verilog,CPEN-211-Labs,12956,1,2023-01-13 06:06:33+00:00,0
8757,234953423,https://github.com/danielpoochai/Computer-Architechture.git,2020-01-19 19:28:57+00:00,Implementation of 32-bit ALU and Single Cycle CPU (RISC-V),danielpoochai/Computer-Architechture,Verilog,Computer-Architechture,1131,1,2024-04-21 17:09:16+00:00,0
8758,233816009,https://github.com/secworks/xchacha.git,2020-01-14 10:28:38+00:00,Hardware implementation of the extended-nonce ChaCha stream cipher,secworks/xchacha,Verilog,xchacha,31,1,2022-01-29 23:23:15+00:00,1
8759,228354727,https://github.com/Digital-circuits-team/Final-DC-exp.git,2019-12-16 09:53:01+00:00,char game,Digital-circuits-team/Final-DC-exp,Verilog,Final-DC-exp,15149,1,2020-10-22 11:51:46+00:00,0
8760,228792610,https://github.com/samjijina/fpga-arm-control.git,2019-12-18 08:24:15+00:00,Developed Verilog code for the Altera DE0 FPGA which utilized closed feedback-loops to control multiple DC servos in the MeArm robot arm.,samjijina/fpga-arm-control,Verilog,fpga-arm-control,14,1,2023-05-31 04:07:57+00:00,0
8761,235010809,https://github.com/Coded99/Test_Data_Generation_for_SBST_of_Microprocessors.git,2020-01-20 03:24:16+00:00,Using different combinations of test data to generate a test program for testing the execute module of the miniMIPS processor.,Coded99/Test_Data_Generation_for_SBST_of_Microprocessors,Verilog,Test_Data_Generation_for_SBST_of_Microprocessors,6456,1,2021-07-08 08:17:04+00:00,0
8762,232278240,https://github.com/FalsitaFine/hardware-designs.git,2020-01-07 08:24:29+00:00,"Sample designs of hardware, including a simple multi-bit adder, a cpu and some memory designs.",FalsitaFine/hardware-designs,Verilog,hardware-designs,25,1,2020-08-15 06:12:36+00:00,0
8763,228112147,https://github.com/shashanksathish/Arithmetic-Logic-Unit.git,2019-12-15 01:17:03+00:00,Technology Node is 65nm. With 0.4mW leakage power.,shashanksathish/Arithmetic-Logic-Unit,Verilog,Arithmetic-Logic-Unit,346,1,2020-06-19 16:02:31+00:00,0
8764,230173218,https://github.com/kamelMohsen/Logic-2.git,2019-12-26 01:23:40+00:00,,kamelMohsen/Logic-2,Verilog,Logic-2,2,1,2021-01-08 14:04:12+00:00,0
8765,231176552,https://github.com/SidaChen1999/Snake-Game-FPGA.git,2020-01-01 04:50:25+00:00,A student project of simple Snake Game based on FPGA verilog,SidaChen1999/Snake-Game-FPGA,Verilog,Snake-Game-FPGA,14,1,2020-01-10 14:59:35+00:00,1
8766,232185813,https://github.com/ErichWanzek2/Verilog_Flip_Flop_Modules.git,2020-01-06 21:08:52+00:00,,ErichWanzek2/Verilog_Flip_Flop_Modules,Verilog,Verilog_Flip_Flop_Modules,4791,1,2022-05-23 03:55:24+00:00,0
8767,232674890,https://github.com/16oh4/64BitArrayMultiplierASIC.git,2020-01-08 22:44:28+00:00,64-bit implementation of a Modular Array Multiplier ASIC,16oh4/64BitArrayMultiplierASIC,Verilog,64BitArrayMultiplierASIC,3244,1,2022-06-23 19:58:10+00:00,2
8768,233190266,https://github.com/Lvwings/AFE-ADSDriveSystem.git,2020-01-11 06:58:11+00:00,A drive system for AFE0064 and ADS8363,Lvwings/AFE-ADSDriveSystem,Verilog,AFE-ADSDriveSystem,9107,1,2020-12-18 04:13:39+00:00,1
8769,231494320,https://github.com/sakib-reza/Verilog-Pong-Game.git,2020-01-03 02:12:13+00:00,"A simple ""pong"" game made in Verilog. Similar to breakout clone. My high score was 16 on the highest speed.",sakib-reza/Verilog-Pong-Game,Verilog,Verilog-Pong-Game,215,1,2022-07-08 16:17:15+00:00,1
8770,231312817,https://github.com/zhaoxuyang13/DCD-FPGA.git,2020-01-02 05:22:19+00:00,verilog codes for the DCD course.,zhaoxuyang13/DCD-FPGA,Verilog,DCD-FPGA,194,1,2022-08-21 13:36:33+00:00,0
8771,234072968,https://github.com/ljh415/Verilog_Breaking_Blocks_2019.git,2020-01-15 12:11:23+00:00,19년_1학기_ 집적회로설계_기말프로젝트,ljh415/Verilog_Breaking_Blocks_2019,Verilog,Verilog_Breaking_Blocks_2019,90,1,2023-02-28 17:17:49+00:00,0
8772,233804559,https://github.com/jpm18/VLSI-Laboratory-NIT-Rourkela.git,2020-01-14 09:28:01+00:00,Laboraory manuals and Discussion,jpm18/VLSI-Laboratory-NIT-Rourkela,Verilog,VLSI-Laboratory-NIT-Rourkela,14864,1,2024-04-15 07:53:27+00:00,2
8773,232698738,https://github.com/caiopiccirillo/Spiking-Neural-Network-Encoder-RTL.git,2020-01-09 01:52:21+00:00,,caiopiccirillo/Spiking-Neural-Network-Encoder-RTL,Verilog,Spiking-Neural-Network-Encoder-RTL,12845,1,2024-05-17 15:09:36+00:00,1
8774,230012547,https://github.com/1999akinori/idealgaslawsimulator.git,2019-12-24 23:10:38+00:00,Created an ideal gas law simulator with Verilog and Quartus.,1999akinori/idealgaslawsimulator,Verilog,idealgaslawsimulator,44,1,2022-09-27 14:56:58+00:00,0
8775,229886376,https://github.com/jameskokoska/VerilogPlaygroundFPGA.git,2019-12-24 06:41:38+00:00,🖥️ Various programs written in Verilog,jameskokoska/VerilogPlaygroundFPGA,Verilog,VerilogPlaygroundFPGA,44,1,2023-03-15 18:08:03+00:00,0
8776,231361607,https://github.com/kkamankun/Digital-Logic-Circuits-2.git,2020-01-02 10:46:23+00:00,광운대학교 2019년 2학년 2학기,kkamankun/Digital-Logic-Circuits-2,Verilog,Digital-Logic-Circuits-2,7147,1,2021-02-02 06:27:12+00:00,0
8777,231472422,https://github.com/heijligen/zynq_yosys.git,2020-01-02 22:54:04+00:00,,heijligen/zynq_yosys,Verilog,zynq_yosys,149,1,2022-02-09 14:37:02+00:00,0
8778,229113882,https://github.com/nakengelhardt/abc9_script_opt.git,2019-12-19 18:18:02+00:00,ABC9 script tuning by genetic algorithm,nakengelhardt/abc9_script_opt,Verilog,abc9_script_opt,1506,1,2020-02-27 21:44:05+00:00,0
8779,232682802,https://github.com/16oh4/EuclidsAlgorithmProcessor.git,2020-01-08 23:49:40+00:00,A processor for calculating Euclid's algorithm in an Artix-7 FPGA on board a Nexys-4 DDR.,16oh4/EuclidsAlgorithmProcessor,Verilog,EuclidsAlgorithmProcessor,573,1,2022-06-23 19:57:59+00:00,0
8780,235410933,https://github.com/saramorimoto/SPIKids.git,2020-01-21 18:20:13+00:00,,saramorimoto/SPIKids,Verilog,SPIKids,5,1,2021-01-10 02:36:09+00:00,0
8781,229892953,https://github.com/danaur/verilog.git,2019-12-24 07:22:36+00:00,,danaur/verilog,Verilog,verilog,1,1,2020-01-03 04:21:10+00:00,0
8782,233047582,https://github.com/mudit-dhawan/verilogCodes.git,2020-01-10 12:59:38+00:00,,mudit-dhawan/verilogCodes,Verilog,verilogCodes,8,1,2021-09-30 08:28:30+00:00,0
8783,229510357,https://github.com/apullin/curve25519_periph_i2c.git,2019-12-22 02:54:26+00:00,"An accelerator for Curve22519 calculation, as an I2C-accessible peripheral",apullin/curve25519_periph_i2c,Verilog,curve25519_periph_i2c,11,1,2019-12-30 06:51:37+00:00,0
8784,228566890,https://github.com/Lu-YuCheng/CA2019_project2.git,2019-12-17 08:16:12+00:00,,Lu-YuCheng/CA2019_project2,Verilog,CA2019_project2,115,1,2021-05-14 13:09:17+00:00,0
8785,231614446,https://github.com/meganewalsh/ECE411-computer-org-and-design.git,2020-01-03 15:25:57+00:00,Computer Organization & Design at the University of Illinois at Urbana-Champaign,meganewalsh/ECE411-computer-org-and-design,Verilog,ECE411-computer-org-and-design,1691,1,2020-04-16 14:22:26+00:00,0
8786,235216323,https://github.com/joanmaga/MIPS-Pipelined-Processor.git,2020-01-20 23:11:46+00:00,5-Stage MIPS Pipelined Processor,joanmaga/MIPS-Pipelined-Processor,Verilog,MIPS-Pipelined-Processor,163,1,2020-01-20 23:47:43+00:00,0
8787,234034700,https://github.com/haocheng-ma/TDC-based-Security-Primitive.git,2020-01-15 08:31:02+00:00,,haocheng-ma/TDC-based-Security-Primitive,Verilog,TDC-based-Security-Primitive,15,1,2024-04-23 16:11:36+00:00,2
8788,233390718,https://github.com/yongshuo-Z/FPGA-3LevelCpu.git,2020-01-12 12:41:47+00:00,static pipeline CPU on FPGA with three level storage,yongshuo-Z/FPGA-3LevelCpu,Verilog,FPGA-3LevelCpu,3087,1,2021-11-19 05:00:35+00:00,0
8789,229284596,https://github.com/nucfive/Verilog.git,2019-12-20 14:59:30+00:00,Verilog,nucfive/Verilog,Verilog,Verilog,138,1,2020-01-09 15:55:00+00:00,0
8790,229646694,https://github.com/hugoferreira/blackicemx-homebrew-computer.git,2019-12-22 23:57:29+00:00,A (re-)imagined homebrew 8-bit computer implemented in Verilog (for the BlackiceMx),hugoferreira/blackicemx-homebrew-computer,Verilog,blackicemx-homebrew-computer,9,1,2020-02-03 23:11:02+00:00,0
8791,233881975,https://github.com/moelshabshiri/riscVprocessor.git,2020-01-14 16:13:30+00:00,Developed a pipelined datapath block diagram and Verilog description supporting the entirety of RV32I instructions.,moelshabshiri/riscVprocessor,Verilog,riscVprocessor,1229,1,2020-10-09 03:29:01+00:00,0
8792,229151715,https://github.com/fmahon/BBAI_ECP5_Fusion.git,2019-12-19 22:56:08+00:00,ECP5 test with BB-AI,fmahon/BBAI_ECP5_Fusion,Verilog,BBAI_ECP5_Fusion,1494,1,2020-08-10 16:59:21+00:00,0
8793,233108504,https://github.com/yadavUjjwal/Image-Processing-in-Verilog.git,2020-01-10 18:36:22+00:00,,yadavUjjwal/Image-Processing-in-Verilog,Verilog,Image-Processing-in-Verilog,10,1,2020-10-29 02:48:48+00:00,0
8794,228132307,https://github.com/crlarsen/hp_mul.git,2019-12-15 05:14:44+00:00,,crlarsen/hp_mul,Verilog,hp_mul,8,1,2023-07-28 05:10:33+00:00,1
8795,232278245,https://github.com/s106321059/finalproject.git,2020-01-07 08:24:30+00:00,,s106321059/finalproject,Verilog,finalproject,4915,1,2020-01-07 09:32:15+00:00,0
8796,232187067,https://github.com/ErichWanzek2/Verilog_Multiplexer.git,2020-01-06 21:17:20+00:00,,ErichWanzek2/Verilog_Multiplexer,Verilog,Verilog_Multiplexer,4295,1,2022-05-23 03:55:28+00:00,0
8797,232683658,https://github.com/16oh4/ALU4FPGA.git,2020-01-08 23:56:42+00:00,A 16-bit Arithmetic Logic Unit implemented on a Nexys-4 DDR board for an Artix-7 FPGA.,16oh4/ALU4FPGA,Verilog,ALU4FPGA,724,1,2022-06-23 19:57:54+00:00,0
8798,233318424,https://github.com/Neuromod/FM-Transmitter.git,2020-01-12 00:47:34+00:00,Verilog FM-Transmitter,Neuromod/FM-Transmitter,Verilog,FM-Transmitter,65316,1,2020-12-13 01:53:38+00:00,0
8799,231220468,https://github.com/wklaebe/icebreaker-whirlygig.git,2020-01-01 13:33:06+00:00,a random number generator on an iCE40 UP5k FPGA,wklaebe/icebreaker-whirlygig,Verilog,icebreaker-whirlygig,17,1,2021-02-24 21:10:10+00:00,1
8800,232773523,https://github.com/NazarVolynko/FM_transmmiter_FPGA_with_microphone.git,2020-01-09 09:37:31+00:00,,NazarVolynko/FM_transmmiter_FPGA_with_microphone,Verilog,FM_transmmiter_FPGA_with_microphone,1499,1,2022-12-21 14:35:54+00:00,2
8801,230605841,https://github.com/JurgeShi/e200_opensource.git,2019-12-28 12:16:19+00:00,,JurgeShi/e200_opensource,Verilog,e200_opensource,93081,1,2020-11-23 16:39:31+00:00,0
8802,232187706,https://github.com/ErichWanzek2/Verilog_Seven_Segment_Display.git,2020-01-06 21:21:27+00:00,,ErichWanzek2/Verilog_Seven_Segment_Display,Verilog,Verilog_Seven_Segment_Display,4237,1,2022-05-23 03:55:30+00:00,0
8803,230415942,https://github.com/yayayaya555/----FPGA--.git,2019-12-27 09:41:14+00:00,特权同学FPGA例程，未修改,yayayaya555/----FPGA--,Verilog,----FPGA--,22542,1,2023-02-10 04:22:45+00:00,0
8804,235220151,https://github.com/Jorra04/EECS2021-Labs.git,2020-01-20 23:45:27+00:00,EECS 2021 Lab Tasks,Jorra04/EECS2021-Labs,Verilog,EECS2021-Labs,364,1,2023-10-30 17:09:25+00:00,0
8805,228807355,https://github.com/yaohsiaopid/ee4292_graph.git,2019-12-18 09:42:15+00:00,,yaohsiaopid/ee4292_graph,Verilog,ee4292_graph,46009,1,2020-10-20 08:19:04+00:00,0
8806,229570376,https://github.com/stevenyu113228/MIPS-CPU.git,2019-12-22 13:15:35+00:00,"Use Verilog to build pipeline MIPS CPU, 台科大計算機組織",stevenyu113228/MIPS-CPU,Verilog,MIPS-CPU,8428,1,2022-03-04 05:03:56+00:00,0
8807,232098158,https://github.com/azarmadr/uart_verif.git,2020-01-06 12:40:33+00:00,,azarmadr/uart_verif,Verilog,uart_verif,50,1,2022-04-19 22:43:08+00:00,0
8808,232183462,https://github.com/ErichWanzek2/Verilog_60secondtimer.git,2020-01-06 20:52:50+00:00,,ErichWanzek2/Verilog_60secondtimer,Verilog,Verilog_60secondtimer,520,1,2022-05-23 03:55:26+00:00,0
8809,235036141,https://github.com/oakayasaroglu/Color-Matching-Game-on-FPGA-8-square-.git,2020-01-20 06:45:14+00:00,,oakayasaroglu/Color-Matching-Game-on-FPGA-8-square-,Verilog,Color-Matching-Game-on-FPGA-8-square-,13,1,2022-12-14 21:02:22+00:00,0
8810,228751928,https://github.com/hsuanchia/FPGA-Snake.git,2019-12-18 03:41:25+00:00,,hsuanchia/FPGA-Snake,Verilog,FPGA-Snake,68470,1,2023-01-17 08:03:24+00:00,0
8811,231924981,https://github.com/zhangzek/Hardware_implementation_of_Odd-even-sort_Algorithm.git,2020-01-05 13:55:06+00:00,奇偶排序算法的硬件实现,zhangzek/Hardware_implementation_of_Odd-even-sort_Algorithm,Verilog,Hardware_implementation_of_Odd-even-sort_Algorithm,366,1,2020-01-06 03:42:37+00:00,0
8812,231272593,https://github.com/RemaJore/DDS-IP.git,2020-01-01 22:53:38+00:00,"A simple waveform generator using Direct Digital Synthesis, working as an AXI Lite IP",RemaJore/DDS-IP,Verilog,DDS-IP,43,1,2022-03-26 09:23:18+00:00,1
8813,232933059,https://github.com/dinoljubic/PSDI-winddir.git,2020-01-10 00:31:38+00:00,Ultrasonic wind speed and direction sensor,dinoljubic/PSDI-winddir,Verilog,PSDI-winddir,706,1,2020-05-17 00:07:23+00:00,1
8814,234052689,https://github.com/bit-hack/go_vt100.git,2020-01-15 10:10:08+00:00,A VT100 terminal on the NAND land go FPGA board,bit-hack/go_vt100,Verilog,go_vt100,13,1,2024-02-04 15:20:30+00:00,0
8815,229148015,https://github.com/andythebreaker/npl_cpu.git,2019-12-19 22:22:22+00:00,nlp_cpu,andythebreaker/npl_cpu,Verilog,npl_cpu,4224,1,2024-04-20 07:07:55+00:00,0
8816,230956259,https://github.com/marsohod4you/WS2812B-FPGA-Emulation-.git,2019-12-30 17:44:16+00:00,"Lets try to emulate RGB LED chip WS2812B in FPGA, Marsohod, Altera MAX II CPLD",marsohod4you/WS2812B-FPGA-Emulation-,Verilog,WS2812B-FPGA-Emulation-,74,1,2022-06-20 23:18:04+00:00,0
8817,232421414,https://github.com/joonhosung/ECE241.git,2020-01-07 21:32:56+00:00,Labs for ECE241 - Digital Systems - Verilog,joonhosung/ECE241,Verilog,ECE241,364223,1,2022-11-21 08:28:03+00:00,0
8818,232673858,https://github.com/16oh4/ProgrammableFIRASIC.git,2020-01-08 22:36:44+00:00,Programmable FIR Filter ASIC,16oh4/ProgrammableFIRASIC,Verilog,ProgrammableFIRASIC,1856,1,2022-06-23 19:57:35+00:00,0
8819,229212727,https://github.com/dueToLife/FPGA_VGA_plane_game.git,2019-12-20 07:25:33+00:00,Just a homework.,dueToLife/FPGA_VGA_plane_game,Verilog,FPGA_VGA_plane_game,62,1,2019-12-26 03:29:23+00:00,0
8820,234598804,https://github.com/ramacha7/ECE-337.git,2020-01-17 17:18:16+00:00,,ramacha7/ECE-337,Verilog,ECE-337,5908,1,2021-06-23 03:21:25+00:00,0
8821,234375653,https://github.com/keeenjii/MIPS-Inspired-Processor.git,2020-01-16 17:35:40+00:00,"Processador Implementado em verilog, na disciplina de Laboratório de Arquitetura e Organização de Computadores",keeenjii/MIPS-Inspired-Processor,Verilog,MIPS-Inspired-Processor,3525,1,2020-08-26 22:47:02+00:00,0
8822,231201867,https://github.com/alexzhang007/RISCV.git,2020-01-01 10:25:43+00:00,"VerilogHDL version superscale RV32&64, may consider the vector operation",alexzhang007/RISCV,Verilog,RISCV,14,1,2023-04-04 04:09:49+00:00,1
8823,229002973,https://github.com/thanhtung2105/My_FPGA_DE1-SoC_Full_Lab.git,2019-12-19 07:49:34+00:00,,thanhtung2105/My_FPGA_DE1-SoC_Full_Lab,Verilog,My_FPGA_DE1-SoC_Full_Lab,8163,1,2020-01-19 15:30:40+00:00,1
8824,232958017,https://github.com/Asfagus/Vending_Machine.git,2020-01-10 03:29:56+00:00,"In this project, we designed a vending machine using a Basys3 FPGA and a keypad. The vending machine consists of seven states and after each purchase, the vending machine will go back to the initial state. The vending machine is also capable of cancelling the item, dispensing change and notifying the consumer if the stock is unavailable.",Asfagus/Vending_Machine,Verilog,Vending_Machine,821,1,2020-10-27 13:16:31+00:00,0
8825,232677603,https://github.com/16oh4/MultiplyAccumulateASIC.git,2020-01-08 23:04:59+00:00,A 32-bit implementation of a Multiply Accumulate in ASIC format using Cadence and Synopsys EDA tools.,16oh4/MultiplyAccumulateASIC,Verilog,MultiplyAccumulateASIC,1484,1,2022-06-23 19:58:06+00:00,0
8826,234539744,https://github.com/wisdom1972/Trion-FPGA-connect-Raspberry-Pi-or-Banana-Pi-GPIO.git,2020-01-17 12:01:36+00:00,Trion FPGA T20F256EVB connect with Raspberry Pi GPIO,wisdom1972/Trion-FPGA-connect-Raspberry-Pi-or-Banana-Pi-GPIO,Verilog,Trion-FPGA-connect-Raspberry-Pi-or-Banana-Pi-GPIO,10991,1,2020-05-18 17:00:03+00:00,1
8827,229385435,https://github.com/abclzr/Homework-RISCV.git,2019-12-21 06:10:45+00:00,a RISCV project for Computer System(1),abclzr/Homework-RISCV,Verilog,Homework-RISCV,8625,1,2022-09-10 01:42:55+00:00,0
8828,235034980,https://github.com/oakayasaroglu/Color-Matching-Game-on-FPGA-4-square-.git,2020-01-20 06:37:44+00:00,,oakayasaroglu/Color-Matching-Game-on-FPGA-4-square-,Verilog,Color-Matching-Game-on-FPGA-4-square-,5,1,2022-12-14 21:02:59+00:00,0
8829,233808236,https://github.com/Rafajel29/Projects.git,2020-01-14 09:46:42+00:00,Reports of projects,Rafajel29/Projects,Verilog,Projects,436196,1,2021-04-13 14:13:18+00:00,0
8830,234430742,https://github.com/sophiewu7/ECE241-Final-Project---NS-Shaft-Game.git,2020-01-16 23:20:33+00:00,,sophiewu7/ECE241-Final-Project---NS-Shaft-Game,Verilog,ECE241-Final-Project---NS-Shaft-Game,2408,1,2024-02-08 01:08:54+00:00,0
8831,229895335,https://github.com/jameskokoska/PianoTiles-Verilog.git,2019-12-24 07:37:57+00:00,"🎹 A Piano Tiles game written in Verilog, for the DE1-SoC FPGA board, with VGA graphics output and keyboard input",jameskokoska/PianoTiles-Verilog,Verilog,PianoTiles-Verilog,4796,1,2023-03-15 18:08:02+00:00,1
8832,229090185,https://github.com/trongtran1234/CPU_RISV-V.git,2019-12-19 16:01:04+00:00,Design CPU RISV-V 32 bit,trongtran1234/CPU_RISV-V,Verilog,CPU_RISV-V,14,1,2020-06-14 04:16:16+00:00,1
8833,235448711,https://github.com/tsmswifty/CSC258FinalProject.git,2020-01-21 21:50:45+00:00,Pong made in Verilog for the DE1-SoC.,tsmswifty/CSC258FinalProject,Verilog,CSC258FinalProject,162080,1,2024-05-28 07:17:42+00:00,0
8834,235034330,https://github.com/ser-gik/rtl-reusables.git,2020-01-20 06:32:59+00:00,Reusable components for digital design,ser-gik/rtl-reusables,Verilog,rtl-reusables,118,1,2022-10-09 20:02:42+00:00,1
8835,228598579,https://github.com/razmikTovmas/Memory.git,2019-12-17 11:09:22+00:00,Simple Verilog implementation of memory.,razmikTovmas/Memory,Verilog,Memory,3,1,2020-10-24 22:00:04+00:00,0
8836,232681225,https://github.com/16oh4/ModularCarryLookAheadAdder.git,2020-01-08 23:35:35+00:00,Design of a modular CLA for implementation on an Artix-7 FPGA. Variable data width.,16oh4/ModularCarryLookAheadAdder,Verilog,ModularCarryLookAheadAdder,509,1,2022-06-23 19:58:01+00:00,0
8837,230711478,https://github.com/Yveh/RISC-V-CPU.git,2019-12-29 06:18:34+00:00,homework of CA,Yveh/RISC-V-CPU,Verilog,RISC-V-CPU,33,1,2020-11-10 11:53:16+00:00,0
8838,229240435,https://github.com/mkvachev/wm8731.git,2019-12-20 10:09:14+00:00,WM8731 Verilog IP for Altera DE1-SoC,mkvachev/wm8731,Verilog,wm8731,18,1,2023-11-28 06:33:26+00:00,0
8839,229817914,https://github.com/shakhovm/CpuProject.git,2019-12-23 20:23:19+00:00,,shakhovm/CpuProject,Verilog,CpuProject,10351,1,2021-03-25 20:44:22+00:00,1
8840,231037970,https://github.com/ugurcanavcu/EECS2021_Labs.git,2019-12-31 06:22:55+00:00,All important codes from EECS2021,ugurcanavcu/EECS2021_Labs,Verilog,EECS2021_Labs,31,1,2022-02-27 09:54:05+00:00,0
8841,233401983,https://github.com/taylover2016/GPS-Receiver-Verilog-.git,2020-01-12 14:05:16+00:00,A serial GPS receiver implemented with Verilog,taylover2016/GPS-Receiver-Verilog-,Verilog,GPS-Receiver-Verilog-,5,1,2021-05-16 22:47:38+00:00,0
8842,233833339,https://github.com/junqi-ma/ehourglass.git,2020-01-14 12:10:15+00:00,使用fpga制作一个电子沙漏,junqi-ma/ehourglass,Verilog,ehourglass,7,1,2020-05-09 06:58:18+00:00,0
8843,234279488,https://github.com/ArindamSharma/Floating-Point-Adder-Verilog-.git,2020-01-16 09:10:33+00:00,Half Precision Floating Point Adder in Verilog,ArindamSharma/Floating-Point-Adder-Verilog-,Verilog,Floating-Point-Adder-Verilog-,41,1,2024-06-17 07:28:02+00:00,0
8844,239628306,https://github.com/ultraembedded/biriscv.git,2020-02-10 22:38:34+00:00,32-bit Superscalar RISC-V CPU,ultraembedded/biriscv,Verilog,biriscv,3121,856,2024-10-29 08:52:10+00:00,146
8845,236272177,https://github.com/wuxx/icesugar.git,2020-01-26 05:41:07+00:00,iCESugar FPGA Board (base on iCE40UP5k),wuxx/icesugar,Verilog,icesugar,52044,356,2024-10-11 08:54:24+00:00,94
8846,240643035,https://github.com/Nitcloud/Digital-IDE.git,2020-02-15 04:12:03+00:00,在vscode上的数字设计开发插件,Nitcloud/Digital-IDE,Verilog,Digital-IDE,256739,323,2024-10-29 09:07:38+00:00,20
8847,241976035,https://github.com/nonarkitten/amiga_replacement_project.git,2020-02-20 19:52:51+00:00,This is an attempt to make clean Verilog sources for each chip on the Amiga.,nonarkitten/amiga_replacement_project,Verilog,amiga_replacement_project,139986,194,2024-10-23 17:46:12+00:00,22
8848,235326677,https://github.com/MaxXSoft/Fuxi.git,2020-01-21 11:29:30+00:00,Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.,MaxXSoft/Fuxi,Verilog,Fuxi,1726,158,2024-10-22 14:06:44+00:00,22
8849,235448474,https://github.com/chipsalliance/aib-phy-hardware.git,2020-01-21 21:49:19+00:00,Advanced Interface Bus (AIB) die-to-die hardware open source,chipsalliance/aib-phy-hardware,Verilog,aib-phy-hardware,41459,124,2024-10-21 02:19:21+00:00,31
8850,242256312,https://github.com/georgia-tech-synergy-lab/SIGMA.git,2020-02-22 00:45:34+00:00,RTL implementation of Flex-DPE.,georgia-tech-synergy-lab/SIGMA,Verilog,SIGMA,1419,88,2024-10-17 15:07:33+00:00,26
8851,240204414,https://github.com/SySS-Research/icestick-lpc-tpm-sniffer.git,2020-02-13 07:46:44+00:00,FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit,SySS-Research/icestick-lpc-tpm-sniffer,Verilog,icestick-lpc-tpm-sniffer,1836,76,2024-10-21 11:21:38+00:00,20
8852,238207933,https://github.com/ZipCPU/sdr.git,2020-02-04 13:04:50+00:00,A basic Soft(Gate)ware Defined Radio architecture,ZipCPU/sdr,Verilog,sdr,1108,74,2024-09-29 12:47:16+00:00,15
8853,240664389,https://github.com/twomonkeyclub/UART.git,2020-02-15 07:37:51+00:00,ARM中通过APB总线连接的UART模块,twomonkeyclub/UART,Verilog,UART,158,60,2024-10-01 08:24:03+00:00,9
8854,237158320,https://github.com/SySS-Research/icestick-glitcher.git,2020-01-30 07:08:02+00:00,Simple voltage glitcher implementation for the Lattice iCEstick Evaluation Kit,SySS-Research/icestick-glitcher,Verilog,icestick-glitcher,869,55,2024-09-30 03:42:17+00:00,12
8855,236493811,https://github.com/TeamVoss/VossII.git,2020-01-27 13:13:48+00:00,The source code to the Voss II Hardware Verification Suite,TeamVoss/VossII,Verilog,VossII,51590,53,2024-09-18 14:29:14+00:00,13
8856,238230886,https://github.com/Nitcloud/Image_sim.git,2020-02-04 14:51:38+00:00,基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）,Nitcloud/Image_sim,Verilog,Image_sim,1596,45,2024-10-23 08:27:53+00:00,7
8857,241046470,https://github.com/tongplw/HW-Syn-Lab.git,2020-02-17 07:36:47+00:00,⚙Hardware Synthesis Laboratory Using Verilog,tongplw/HW-Syn-Lab,Verilog,HW-Syn-Lab,16940,39,2024-09-16 13:38:21+00:00,9
8858,238201701,https://github.com/cbalint13/e-verest.git,2020-02-04 12:34:05+00:00,EVEREST: e-Versatile Research Stick for peoples,cbalint13/e-verest,Verilog,e-verest,20743,35,2024-07-29 11:41:22+00:00,4
8859,243190844,https://github.com/betrusted-io/gateware.git,2020-02-26 06:59:47+00:00,"IP submodules, formatted for easier CI integration",betrusted-io/gateware,Verilog,gateware,1834,28,2024-09-27 22:51:56+00:00,4
8860,239557256,https://github.com/KoroB14/DVP_to_UDP.git,2020-02-10 16:24:10+00:00,Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA,KoroB14/DVP_to_UDP,Verilog,DVP_to_UDP,71,27,2024-10-02 15:21:08+00:00,9
8861,238844747,https://github.com/nju-mips/noop-lo.git,2020-02-07 04:38:28+00:00,"A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.",nju-mips/noop-lo,Verilog,noop-lo,20384,26,2024-09-23 13:33:27+00:00,4
8862,237883432,https://github.com/hdl-util/hdmi-demo.git,2020-02-03 04:16:54+00:00,Demo of hdmi on at 720p with VGA-compatible text mode and sound,hdl-util/hdmi-demo,Verilog,hdmi-demo,60,24,2024-07-10 10:14:46+00:00,8
8863,236306979,https://github.com/kingyoPiyo/Tang-Nano_MIDI_Sounder.git,2020-01-26 12:08:18+00:00,Simple MIDI Sounder with TFT Display,kingyoPiyo/Tang-Nano_MIDI_Sounder,Verilog,Tang-Nano_MIDI_Sounder,1859,21,2024-08-14 07:27:16+00:00,4
8864,238002721,https://github.com/ElectronAsh/Jaguar_MiSTer_new.git,2020-02-03 15:53:35+00:00,,ElectronAsh/Jaguar_MiSTer_new,Verilog,Jaguar_MiSTer_new,38897,21,2024-02-04 22:33:09+00:00,10
8865,236409836,https://github.com/sunyata000/PODES-M0O.git,2020-01-27 02:51:52+00:00,A VerilogHDL MCU Core based ARMv6 Cortex-M0,sunyata000/PODES-M0O,Verilog,PODES-M0O,2745,20,2024-09-17 13:19:52+00:00,7
8866,237408261,https://github.com/mufpga/MicroFPGA.git,2020-01-31 10:31:38+00:00,"Electronic control of microscope elements (camera/laser triggering, TTL, PWM, servos, analog i/o) based on affordable FPGAs, integrated with Micro-Manager, Java, Python and LabView.",mufpga/MicroFPGA,Verilog,MicroFPGA,16928,18,2024-10-26 21:04:13+00:00,3
8867,236504351,https://github.com/sunyata000/AMY_MCU.git,2020-01-27 14:08:02+00:00,A MCU implementation based PODES-M0O,sunyata000/AMY_MCU,Verilog,AMY_MCU,2757,18,2024-02-24 01:41:02+00:00,4
8868,240641422,https://github.com/emeb/ulx3s_6502.git,2020-02-15 03:55:05+00:00,Simple 6502 system on a ULX3S FPGA board,emeb/ulx3s_6502,Verilog,ulx3s_6502,395,16,2024-03-19 22:48:26+00:00,1
8869,236977199,https://github.com/samy-maxvy/MAXVY_MIPI_I3C_Basic_Master_Controller_IP.git,2020-01-29 12:29:09+00:00,It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP  along with APB interface support. ,samy-maxvy/MAXVY_MIPI_I3C_Basic_Master_Controller_IP,Verilog,MAXVY_MIPI_I3C_Basic_Master_Controller_IP,2609,16,2024-10-13 20:04:23+00:00,4
8870,243148804,https://github.com/felipesanches/AnotherWorld_FPGA.git,2020-02-26 02:22:05+00:00,FPGA implementation of the AnotherWorld CPU (equivalent to the original VM),felipesanches/AnotherWorld_FPGA,Verilog,AnotherWorld_FPGA,54,16,2024-07-23 03:52:12+00:00,4
8871,237160762,https://github.com/SySS-Research/icebreaker-glitcher.git,2020-01-30 07:26:10+00:00,Simple voltage glitcher implementation for the iCEBreaker FPGA board,SySS-Research/icebreaker-glitcher,Verilog,icebreaker-glitcher,886,15,2024-10-11 20:21:30+00:00,4
8872,237891655,https://github.com/dslu7733/verilog.git,2020-02-03 05:27:01+00:00,,dslu7733/verilog,Verilog,verilog,22,14,2024-09-29 07:54:29+00:00,7
8873,237881243,https://github.com/hdl-util/vga-text-mode.git,2020-02-03 04:00:08+00:00,VGA-compatible text mode functionality,hdl-util/vga-text-mode,Verilog,vga-text-mode,18,13,2024-07-08 14:45:59+00:00,1
8874,239391420,https://github.com/mcleod-ideafix/zxuno_spectrum_core.git,2020-02-09 23:36:11+00:00,A ZX Spectrum hardware description for the ZXUNO hardware and other platforms,mcleod-ideafix/zxuno_spectrum_core,Verilog,zxuno_spectrum_core,4151,12,2024-05-17 20:22:46+00:00,4
8875,240786329,https://github.com/MiSTer-devel/Arduboy_MiSTer.git,2020-02-15 20:53:54+00:00,"Arduboy core for MiSTer, based on Iulian Gheorghiu's atmega core.",MiSTer-devel/Arduboy_MiSTer,Verilog,Arduboy_MiSTer,17234,12,2024-08-23 04:51:53+00:00,5
8876,236404702,https://github.com/santhiyaskumar/FPGA_Codec2Encoder.git,2020-01-27 02:00:39+00:00,"Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.",santhiyaskumar/FPGA_Codec2Encoder,Verilog,FPGA_Codec2Encoder,781,12,2024-07-21 07:04:40+00:00,5
8877,237802090,https://github.com/ry/eecs151.git,2020-02-02 16:43:05+00:00,http://inst.eecs.berkeley.edu/~eecs151/fa19/,ry/eecs151,Verilog,eecs151,3,11,2023-09-07 14:10:13+00:00,0
8878,239448629,https://github.com/MorgothCreator/atmega-xmega-soft-core.git,2020-02-10 07:04:44+00:00,Mega/Xmega soft core RTL design.,MorgothCreator/atmega-xmega-soft-core,Verilog,atmega-xmega-soft-core,103,11,2024-03-01 10:45:51+00:00,3
8879,235416074,https://github.com/TheLeopardsH/RISC-V-5-stage-pipelined-in-verilog.git,2020-01-21 18:47:00+00:00,RISC-V-5 stage pipelined in verilog,TheLeopardsH/RISC-V-5-stage-pipelined-in-verilog,Verilog,RISC-V-5-stage-pipelined-in-verilog,5045,11,2024-08-27 06:18:26+00:00,1
8880,236886717,https://github.com/Nitcloud/Two-way-voice-receiver.git,2020-01-29 02:17:18+00:00,2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现,Nitcloud/Two-way-voice-receiver,Verilog,Two-way-voice-receiver,22645,11,2024-09-10 01:51:15+00:00,2
8881,243425702,https://github.com/jinhwindy/MIPS_CPU.git,2020-02-27 03:54:59+00:00,同济的计算机组成原理实验要求的54条指令CPU,jinhwindy/MIPS_CPU,Verilog,MIPS_CPU,762,10,2024-06-04 06:29:17+00:00,1
8882,242266310,https://github.com/yuehniu/CNN.frequencyFPGA.git,2020-02-22 02:24:50+00:00,CNN Accelerator in Frequency Domain,yuehniu/CNN.frequencyFPGA,Verilog,CNN.frequencyFPGA,9019,10,2024-07-02 03:02:46+00:00,3
8883,240472290,https://github.com/TheWrangler/PSTR17R5B.git,2020-02-14 09:29:10+00:00,使用DDS芯片AD9914产生线性扫频信号,TheWrangler/PSTR17R5B,Verilog,PSTR17R5B,13512,10,2024-08-19 08:52:03+00:00,8
8884,236287715,https://github.com/shuji-oh/PLI_TDC_for_CAN.git,2020-01-26 08:51:04+00:00,"""PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks"" ACM ASIACCS 2021",shuji-oh/PLI_TDC_for_CAN,Verilog,PLI_TDC_for_CAN,6674,9,2024-06-28 08:33:57+00:00,2
8885,241545942,https://github.com/Column1018/FPGA.git,2020-02-19 06:06:17+00:00,《无线通信FPGA设计》里面的一些内容，以及其他一些FPGA的设计,Column1018/FPGA,Verilog,FPGA,42437,9,2024-09-24 15:58:24+00:00,0
8886,235565033,https://github.com/ealex/80386_fpga.git,2020-01-22 12:05:07+00:00,80386 and FPGA board,ealex/80386_fpga,Verilog,80386_fpga,122982,9,2023-05-29 07:53:57+00:00,1
8887,235866100,https://github.com/obilaniu/MVU.git,2020-01-23 19:06:51+00:00,Neural Network accelerator powered by MVUs and RISC-V.,obilaniu/MVU,Verilog,MVU,886,9,2024-07-23 01:44:51+00:00,5
8888,242911401,https://github.com/JackZhao98/T-rex-verilog.git,2020-02-25 04:41:54+00:00,Google's TRex mini game in Verilog on Xilinx Nexys3 FPGA,JackZhao98/T-rex-verilog,Verilog,T-rex-verilog,57072,9,2024-10-19 14:17:07+00:00,6
8889,241305963,https://github.com/ehw-fit/approx-fpgas.git,2020-02-18 08:10:45+00:00,Approximate arithmetic circuits for FPGAs,ehw-fit/approx-fpgas,Verilog,approx-fpgas,3295,9,2024-10-14 09:20:05+00:00,8
8890,238608533,https://github.com/wisdom1972/MIPI_CSI_T20F169.git,2020-02-06 04:37:31+00:00,How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY,wisdom1972/MIPI_CSI_T20F169,Verilog,MIPI_CSI_T20F169,21861,8,2024-03-15 05:10:34+00:00,2
8891,240924219,https://github.com/trivedidvijen/SPI-to-I2C-Protocol-Conversion-Using-Verilog.git,2020-02-16 16:25:05+00:00,SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.,trivedidvijen/SPI-to-I2C-Protocol-Conversion-Using-Verilog,Verilog,SPI-to-I2C-Protocol-Conversion-Using-Verilog,253,8,2024-10-21 05:36:29+00:00,1
8892,236445726,https://github.com/SimDaSong/4-bit-cpu.git,2020-01-27 08:19:46+00:00,"4 bit CPU (logisim, verilog)",SimDaSong/4-bit-cpu,Verilog,4-bit-cpu,822,7,2024-08-09 15:14:48+00:00,2
8893,243442571,https://github.com/nietzhuang/2019-CIC-Contest---Image-Convolutional-Circuit-Design.git,2020-02-27 05:55:44+00:00,2019 CIC contest preliminary topic,nietzhuang/2019-CIC-Contest---Image-Convolutional-Circuit-Design,Verilog,2019-CIC-Contest---Image-Convolutional-Circuit-Design,4156,7,2024-09-01 12:55:38+00:00,0
8894,237307883,https://github.com/OFS/opae-sim.git,2020-01-30 21:19:54+00:00,,OFS/opae-sim,Verilog,opae-sim,1422,7,2024-10-23 22:06:07+00:00,11
8895,236611226,https://github.com/singhuu/CSC258.git,2020-01-27 22:38:33+00:00,,singhuu/CSC258,Verilog,CSC258,182837,7,2024-08-05 10:52:22+00:00,1
8896,235384855,https://github.com/mist-devel/mist-modules.git,2020-01-21 16:12:34+00:00,Common modules for cores,mist-devel/mist-modules,Verilog,mist-modules,132,7,2024-10-11 19:28:05+00:00,9
8897,242370659,https://github.com/josh-macfie/sonarSense.git,2020-02-22 16:09:10+00:00,Verilog code to drive a sonar sensor,josh-macfie/sonarSense,Verilog,sonarSense,3,6,2024-10-23 08:55:03+00:00,0
8898,243195463,https://github.com/herocodemaster/dls_cores.git,2020-02-26 07:23:47+00:00,,herocodemaster/dls_cores,Verilog,dls_cores,3231,6,2024-07-13 08:44:40+00:00,2
8899,238550705,https://github.com/sprout-uci/APEX.git,2020-02-05 21:18:31+00:00,APEX: A Verified Architecture for Proofs of Execution on Remote Devices under Full Software Compromise,sprout-uci/APEX,Verilog,APEX,8124,6,2023-11-11 14:23:28+00:00,4
8900,242730890,https://github.com/riple/triple-speed-ethernet-tester.git,2020-02-24 12:29:17+00:00,10/100/1000M Ethernet tester,riple/triple-speed-ethernet-tester,Verilog,triple-speed-ethernet-tester,3318,6,2024-09-02 06:12:34+00:00,4
8901,238505567,https://github.com/MiSTer-devel/Chip8_MiSTer.git,2020-02-05 17:13:13+00:00,CHIP-8 for MiSTer,MiSTer-devel/Chip8_MiSTer,Verilog,Chip8_MiSTer,2506,6,2024-09-08 20:18:05+00:00,2
8902,238726707,https://github.com/bruceDuand/systolic_array_mac.git,2020-02-06 15:58:37+00:00,,bruceDuand/systolic_array_mac,Verilog,systolic_array_mac,3,5,2022-02-24 07:17:24+00:00,1
8903,236248516,https://github.com/hsg027/Image-processing-using-Basys3-FPGA-board.git,2020-01-26 00:21:38+00:00,Here I present verilog code to do average blurring of Gray scale image using Basys3 FPGA board,hsg027/Image-processing-using-Basys3-FPGA-board,Verilog,Image-processing-using-Basys3-FPGA-board,13,5,2024-03-19 05:54:53+00:00,0
8904,241588822,https://github.com/jefferie/multi-function-digital-clock.git,2020-02-19 10:04:46+00:00,多功能电子钟，能实现基本走时、 调时调分、 整点报时以及闹钟功能,jefferie/multi-function-digital-clock,Verilog,multi-function-digital-clock,22,5,2024-10-20 04:52:50+00:00,0
8905,237621927,https://github.com/wisdom1972/ManchesterIP.git,2020-02-01 13:52:46+00:00,Trion FPGA ManchesterIP Solution based on LVDS interface,wisdom1972/ManchesterIP,Verilog,ManchesterIP,25997,5,2024-05-10 01:30:39+00:00,5
8906,242940093,https://github.com/mcupro/simple-FSK.git,2020-02-25 07:44:40+00:00,A simple FSK modulation and demodulation in verilog. Tested in Zedboard+FMCOMMS3 ,mcupro/simple-FSK,Verilog,simple-FSK,8,4,2024-06-28 12:55:02+00:00,1
8907,240407548,https://github.com/lightside-instruments/ice4pi.git,2020-02-14 01:56:29+00:00,KiCAD project of a Pi Hat with ice40hx1k FPGA,lightside-instruments/ice4pi,Verilog,ice4pi,1829,4,2024-05-07 13:47:03+00:00,2
8908,242809748,https://github.com/sdadsp/LEDMAT3.git,2020-02-24 18:21:02+00:00,HDMI - LED Display Controller (FPGA),sdadsp/LEDMAT3,Verilog,LEDMAT3,41210,4,2023-07-15 12:09:46+00:00,4
8909,241943962,https://github.com/SymbioticEDA/traffic-lights.git,2020-02-20 17:15:58+00:00,,SymbioticEDA/traffic-lights,Verilog,traffic-lights,19,4,2024-01-16 14:16:58+00:00,1
8910,237457575,https://github.com/Nitcloud/Two-way-voice-transmitter.git,2020-01-31 15:25:54+00:00,2019年全国大学生电子设计大赛G题双路语音调频发射机的FPGA的全实现,Nitcloud/Two-way-voice-transmitter,Verilog,Two-way-voice-transmitter,14917,4,2024-09-10 01:51:16+00:00,1
8911,235222003,https://github.com/EECS150/fpga_labs_sp20.git,2020-01-21 00:02:34+00:00,FPGA lab skeleton files and specs for EECS 151/251A Spring 2020,EECS150/fpga_labs_sp20,Verilog,fpga_labs_sp20,8773,4,2024-03-15 05:56:58+00:00,4
8912,237494257,https://github.com/darklyght/RISC-V-on-Zynq-7000.git,2020-01-31 18:44:37+00:00,,darklyght/RISC-V-on-Zynq-7000,Verilog,RISC-V-on-Zynq-7000,8705,4,2022-11-13 21:11:24+00:00,1
8913,237597329,https://github.com/ammar89/Digital-System-Design-with-Verilog-HDL.git,2020-02-01 10:21:07+00:00,Digital System Design with Verilog course material,ammar89/Digital-System-Design-with-Verilog-HDL,Verilog,Digital-System-Design-with-Verilog-HDL,1860,3,2020-02-28 22:34:42+00:00,0
8914,239014765,https://github.com/yueyang0115/Duke-ECE-550.git,2020-02-07 20:15:24+00:00,,yueyang0115/Duke-ECE-550,Verilog,Duke-ECE-550,1571,3,2023-09-11 01:45:03+00:00,6
8915,240939364,https://github.com/sensille/conan_fpga.git,2020-02-16 18:02:51+00:00,FPGA HDL for conan fpga board with klipper,sensille/conan_fpga,Verilog,conan_fpga,472,3,2024-08-02 02:15:19+00:00,0
8916,238445852,https://github.com/jhughes1010/6526cia.git,2020-02-05 12:32:10+00:00,6526 complex interface adapter FPGA,jhughes1010/6526cia,Verilog,6526cia,685,3,2022-12-31 17:05:05+00:00,0
8917,239489807,https://github.com/pcornier/coco2.git,2020-02-10 10:55:21+00:00,,pcornier/coco2,Verilog,coco2,2542,3,2022-02-11 03:48:09+00:00,0
8918,240832361,https://github.com/KSM479/BIST-Module-for-256x4b-SRAM.git,2020-02-16 04:41:15+00:00,,KSM479/BIST-Module-for-256x4b-SRAM,Verilog,BIST-Module-for-256x4b-SRAM,13,3,2024-04-04 15:15:08+00:00,0
8919,236113026,https://github.com/danerwilliams/PacmanRemixHLSM.git,2020-01-25 01:49:08+00:00,🎮 Verilog HLSM that makes a Pacman-esque game,danerwilliams/PacmanRemixHLSM,Verilog,PacmanRemixHLSM,7487,3,2020-07-23 03:15:59+00:00,0
8920,237020987,https://github.com/vlvassilev/ice4pi.git,2020-01-29 15:50:40+00:00,KiCAD project of a Pi Hat with ice40hx1k FPGA,vlvassilev/ice4pi,Verilog,ice4pi,893,3,2024-08-16 09:07:25+00:00,1
8921,240800257,https://github.com/meghnamandava/Bit-Fusion-Analysis.git,2020-02-15 23:03:47+00:00,,meghnamandava/Bit-Fusion-Analysis,Verilog,Bit-Fusion-Analysis,61,3,2024-05-07 13:19:06+00:00,1
8922,236526716,https://github.com/ZzzzzzS/FPGA_DDS.git,2020-01-27 15:47:07+00:00,使用FPGA进行直接数字合成DDS,ZzzzzzS/FPGA_DDS,Verilog,FPGA_DDS,60166,3,2024-10-12 04:41:06+00:00,1
8923,240420193,https://github.com/yutongshen/VLSI-Face-Detection-SoC.git,2020-02-14 03:28:08+00:00,,yutongshen/VLSI-Face-Detection-SoC,Verilog,VLSI-Face-Detection-SoC,70676,3,2023-02-23 16:31:14+00:00,0
8924,239597798,https://github.com/hww/XiBus.git,2020-02-10 19:43:14+00:00,Implementation of NuBus controller with Verilog for Risc5 CPU,hww/XiBus,Verilog,XiBus,2096,3,2022-03-29 16:44:51+00:00,1
8925,235452692,https://github.com/helix-osu-firmware/spi-bootload.git,2020-01-21 22:18:18+00:00,Core for writing/reading SPI flash and reloading firmware,helix-osu-firmware/spi-bootload,Verilog,spi-bootload,349,3,2024-06-28 14:55:30+00:00,2
8926,240889326,https://github.com/Aaronzb/e203_opensource.git,2020-02-16 12:41:20+00:00,used to learn rsic-v core,Aaronzb/e203_opensource,Verilog,e203_opensource,9592,3,2023-09-18 12:05:03+00:00,1
8927,238443889,https://github.com/bmartini/skid-buffer.git,2020-02-05 12:21:56+00:00,Verilog Skid Buffer,bmartini/skid-buffer,Verilog,skid-buffer,6,3,2023-05-13 21:05:24+00:00,2
8928,241795192,https://github.com/alvislin/CortexM3_SoC.git,2020-02-20 04:44:24+00:00,,alvislin/CortexM3_SoC,,CortexM3_SoC,6210,3,2024-05-28 03:20:13+00:00,8
8929,242440829,https://github.com/litex-hub/pythondata-cpu-picorv32.git,2020-02-23 02:01:13+00:00,Python module containing verilog files for picorv32 cpu (for use with LiteX).,litex-hub/pythondata-cpu-picorv32,Verilog,pythondata-cpu-picorv32,974,3,2023-10-23 22:05:07+00:00,0
8930,237934951,https://github.com/zhangzek/uart_in_verilog.git,2020-02-03 10:02:32+00:00,uart串口通信Verilog实现,zhangzek/uart_in_verilog,Verilog,uart_in_verilog,1151,3,2023-11-23 05:34:15+00:00,0
8931,238343781,https://github.com/eugeniodias5/Oscilloscope-interface.git,2020-02-05 01:31:46+00:00,LCD interface for generating waves at an Oscilloscope using the FPGA Altera DE2-115.,eugeniodias5/Oscilloscope-interface,Verilog,Oscilloscope-interface,11,3,2024-10-25 19:56:29+00:00,0
8932,240599263,https://github.com/JustBrenkman/riscv_cpu.git,2020-02-14 21:10:58+00:00,A basic riscv processor designed in system verilog.,JustBrenkman/riscv_cpu,Verilog,riscv_cpu,2507,3,2023-12-01 02:11:43+00:00,1
8933,237143943,https://github.com/wisdom1972/ram_pll_test.git,2020-01-30 05:13:21+00:00,How to use Efinix FPGA Block RAM and PLL for FPGA design,wisdom1972/ram_pll_test,Verilog,ram_pll_test,73511,3,2023-05-16 06:54:57+00:00,2
8934,241358214,https://github.com/wisdom1972/RISCV_in_Efinix_Trion.git,2020-02-18 12:42:01+00:00,How to embedded RISCV MCU into Efinix Trion FPGA,wisdom1972/RISCV_in_Efinix_Trion,Verilog,RISCV_in_Efinix_Trion,4110,3,2021-12-02 06:59:09+00:00,5
8935,236389267,https://github.com/fulingyue/CPU.git,2020-01-26 23:09:31+00:00,2019 Computer System Project written in verilog,fulingyue/CPU,Verilog,CPU,9,2,2023-06-29 22:18:11+00:00,0
8936,242318141,https://github.com/AMITROY71/DIJKSTRA-S-SHORTEST-PATH-IN-HARDWARE.git,2020-02-22 09:58:56+00:00,,AMITROY71/DIJKSTRA-S-SHORTEST-PATH-IN-HARDWARE,Verilog,DIJKSTRA-S-SHORTEST-PATH-IN-HARDWARE,1145,2,2024-02-29 01:52:28+00:00,0
8937,237189110,https://github.com/YuunqiLiu/uhdl_dev.git,2020-01-30 10:25:36+00:00,,YuunqiLiu/uhdl_dev,Verilog,uhdl_dev,6941,2,2022-08-10 15:19:18+00:00,1
8938,241865445,https://github.com/Mockingjay1316/MacroMIPS.git,2020-02-20 11:18:58+00:00,,Mockingjay1316/MacroMIPS,Verilog,MacroMIPS,3597,2,2020-07-18 02:55:19+00:00,0
8939,236085764,https://github.com/hamedsteiner/Cosine-Calculator.git,2020-01-24 21:21:56+00:00,Calculating Cos(x) using Taylor expansion series (Digital Logic Design),hamedsteiner/Cosine-Calculator,Verilog,Cosine-Calculator,723,2,2020-10-18 21:50:01+00:00,0
8940,242765087,https://github.com/canesche/hdl_code.git,2020-02-24 15:00:31+00:00,study about verilog language.,canesche/hdl_code,Verilog,hdl_code,150,2,2023-05-01 02:11:52+00:00,0
8941,239098083,https://github.com/cppbear/FPGA-Project.git,2020-02-08 09:08:07+00:00,南京大学数字电路与数字系统实验课程代码（部分）,cppbear/FPGA-Project,Verilog,FPGA-Project,106239,2,2023-11-08 05:47:27+00:00,1
8942,235687842,https://github.com/connorpds/32bitAdder.git,2020-01-22 23:24:20+00:00,DLX Pipeline CPU,connorpds/32bitAdder,Verilog,32bitAdder,4650,2,2020-04-29 15:01:08+00:00,0
8943,241803344,https://github.com/dh73/Reactive_Synthesis.git,2020-02-20 05:42:35+00:00,Reactive Synthesis Examples,dh73/Reactive_Synthesis,Verilog,Reactive_Synthesis,17,2,2022-08-23 15:03:15+00:00,0
8944,241604177,https://github.com/ppguo/UCSB-ECE-154A-COMP-ARCH.git,2020-02-19 11:24:37+00:00,6 LABS IN ECE 154A,ppguo/UCSB-ECE-154A-COMP-ARCH,Verilog,UCSB-ECE-154A-COMP-ARCH,17,2,2023-06-02 06:16:17+00:00,0
8945,243465338,https://github.com/QPham-H/Artifical-Neural-Network-on-FPGA.git,2020-02-27 08:11:00+00:00,"UIUC's ECE 385. Coded from scratch, a single layer neural network within a Field Programmable Gate Array (in Verilog code) as a proof of concept that it can be trained on any image in real time. The program was robust enough to be able to detect whether a person was smiling or not in from the camera.",QPham-H/Artifical-Neural-Network-on-FPGA,Verilog,Artifical-Neural-Network-on-FPGA,1892,2,2024-09-04 01:37:28+00:00,0
8946,237655855,https://github.com/ZenghaoWang/ILoveVerilog.git,2020-02-01 18:05:41+00:00,CSC258 Lab code,ZenghaoWang/ILoveVerilog,Verilog,ILoveVerilog,25850,2,2023-03-09 01:34:50+00:00,0
8947,237380077,https://github.com/zuki/retro-v.git,2020-01-31 07:21:26+00:00,clone of https://gitlab.com/shaos/retro-v,zuki/retro-v,Verilog,retro-v,194,2,2024-05-20 15:38:18+00:00,0
8948,240346150,https://github.com/dh73/Model_Checking_Labs.git,2020-02-13 19:42:49+00:00,"Toy Examples for Model Checking (FPV, Formal, Static Verification, etc)",dh73/Model_Checking_Labs,Verilog,Model_Checking_Labs,5056,2,2022-07-02 23:12:56+00:00,0
8949,240055356,https://github.com/abinayg/verilog_examples.git,2020-02-12 16:05:20+00:00,"This folder contains all the basic design units such as mux, decoders and many more which can be used for building up some complex digital systems. This is my personal project and will be adding a lot more down the road.",abinayg/verilog_examples,Verilog,verilog_examples,26,2,2021-09-30 08:37:28+00:00,0
8950,237520232,https://github.com/splinedrive/fpga_neo_pixel.git,2020-01-31 21:36:21+00:00,My approach is using a SPI to collect 24-RGBs-Strips-Data and a SYNC from a impeded SoC.  Another approach I came up with is to reuse the Adafruit-Neopixel-Library.  I attached my FPGA_NeoPixel.h file. Technically it inherits from Adafruit_NeoPixel and overwrites  the void show() with SPI-Code so you are able to use the methods from Adafruit_Neopixel to set  leds or calculate color spaces. I have tested it on an Arduiono-Nano but it is easy to  port the Libs to other SoCs.,splinedrive/fpga_neo_pixel,Verilog,fpga_neo_pixel,25,2,2023-07-11 03:17:47+00:00,0
8951,236611871,https://github.com/KanaHayama/TemperatureControl.git,2020-01-27 22:43:12+00:00,A FPGA program controls the temperature by heating the cement resistor or using a fan to blow air.,KanaHayama/TemperatureControl,Verilog,TemperatureControl,9347,2,2023-06-01 04:01:27+00:00,1
8952,235927229,https://github.com/shehabeldeenibrahim/RV32IC-RTL-modeling-and-Verification.git,2020-01-24 02:29:55+00:00,,shehabeldeenibrahim/RV32IC-RTL-modeling-and-Verification,Verilog,RV32IC-RTL-modeling-and-Verification,30,2,2023-04-05 08:42:20+00:00,1
8953,239253566,https://github.com/ToufiqurChowdhury/DMFB-Train-Transportation-FPGA-App.git,2020-02-09 05:43:31+00:00,Interface Microcontroller Design and Prototype Demo in FPGA/ALTERA DE2 board for DMFB Train-like Mass Transportation,ToufiqurChowdhury/DMFB-Train-Transportation-FPGA-App,Verilog,DMFB-Train-Transportation-FPGA-App,960,2,2022-06-09 20:13:45+00:00,0
8954,238783070,https://github.com/tripat67/RobisAngels.git,2020-02-06 20:56:24+00:00,,tripat67/RobisAngels,Verilog,RobisAngels,10566,2,2020-05-09 23:17:33+00:00,0
8955,243282051,https://github.com/trifling-mips/trifling-mips.git,2020-02-26 14:26:13+00:00,a trifling mips implementation.,trifling-mips/trifling-mips,Verilog,trifling-mips,12839,2,2023-02-13 15:25:10+00:00,0
8956,238423518,https://github.com/Strato75/FPGACorrelator.git,2020-02-05 10:27:14+00:00,FPGA backend correlator for the microwave holography system installed on the Sardinia Radio Telescope (SRT),Strato75/FPGACorrelator,Verilog,FPGACorrelator,554,2,2024-02-05 08:16:32+00:00,1
8957,236989266,https://github.com/Floyd-Fish/AZ-Processor.git,2020-01-29 13:32:56+00:00,Recording my studying experience.,Floyd-Fish/AZ-Processor,Verilog,AZ-Processor,188,2,2024-06-20 03:10:00+00:00,0
8958,242907023,https://github.com/TheWrangler/bpsk_sin_sim.git,2020-02-25 04:11:10+00:00,使用Xilinx FIR IP核和Matlab FDA Tool工具进行根升余弦滤波器设计和脉冲成型,TheWrangler/bpsk_sin_sim,Verilog,bpsk_sin_sim,11312,2,2024-07-18 07:09:39+00:00,2
8959,239516744,https://github.com/anand873/DigitalVLSI.git,2020-02-10 13:20:24+00:00,"This repository consists of verilog codes for Digital VLSI Lab (EC39004), IIT KGP.",anand873/DigitalVLSI,Verilog,DigitalVLSI,1090,2,2023-01-15 13:21:51+00:00,0
8960,242653105,https://github.com/zigon15/RiscyZiglerCPU.git,2020-02-24 05:21:49+00:00,Multicycle RISC-V CPU,zigon15/RiscyZiglerCPU,Verilog,RiscyZiglerCPU,136,2,2024-05-23 09:29:32+00:00,0
8961,242494522,https://github.com/grantbreaksthings/gcap.git,2020-02-23 10:07:37+00:00,,grantbreaksthings/gcap,Verilog,gcap,67,2,2022-10-29 09:18:39+00:00,0
8962,243460073,https://github.com/mxmtar/isoiec7816.git,2020-02-27 07:41:08+00:00,,mxmtar/isoiec7816,Verilog,isoiec7816,4,2,2024-10-25 15:13:23+00:00,0
8963,236017944,https://github.com/yychdu/FPGA_elevator.git,2020-01-24 14:30:22+00:00,基于FPGA的电梯控制器  ,yychdu/FPGA_elevator,Verilog,FPGA_elevator,11378,2,2022-04-05 05:43:13+00:00,0
8964,235298779,https://github.com/lootr5858/UART_APB.git,2020-01-21 09:14:13+00:00,,lootr5858/UART_APB,Verilog,UART_APB,13,2,2022-08-26 11:29:25+00:00,0
8965,242256939,https://github.com/achen173/Modeling_Embedding_Systems.git,2020-02-22 00:52:27+00:00,UMASS ECE597,achen173/Modeling_Embedding_Systems,Verilog,Modeling_Embedding_Systems,3590,2,2020-03-07 20:01:34+00:00,0
8966,237071581,https://github.com/nadimelhelou/single-cycle-processor-risc-v.git,2020-01-29 20:05:19+00:00,Single cycle RISC-V CPU using Verilog,nadimelhelou/single-cycle-processor-risc-v,Verilog,single-cycle-processor-risc-v,12,2,2022-04-06 08:27:19+00:00,0
8967,239048132,https://github.com/victor-espinoza/32_Bit_Pipelined_RISC_Processor.git,2020-02-08 00:48:27+00:00,32-Bit Pipelined Reduced Instruction Set Computer (RISC) processor in Verilog along with sorting code written in Assembly.,victor-espinoza/32_Bit_Pipelined_RISC_Processor,Verilog,32_Bit_Pipelined_RISC_Processor,5568,2,2023-01-31 12:01:10+00:00,0
8968,239040926,https://github.com/alanswx/Arcade-Tempest_MiSTer.git,2020-02-07 23:32:41+00:00,,alanswx/Arcade-Tempest_MiSTer,Verilog,Arcade-Tempest_MiSTer,426,2,2022-09-18 23:16:53+00:00,0
8969,239725707,https://github.com/wjdwls0630/khu_sensor.git,2020-02-11 09:40:32+00:00,"khu_sensor (MPR121, ADS1292)",wjdwls0630/khu_sensor,Verilog,khu_sensor,906264,2,2023-04-12 02:02:20+00:00,1
8970,236674586,https://github.com/MiSTer-devel/Arcade-Ultratank_MiSTer.git,2020-01-28 06:44:11+00:00,Ultratank core for MiSTer ,MiSTer-devel/Arcade-Ultratank_MiSTer,Verilog,Arcade-Ultratank_MiSTer,4715,2,2024-05-25 15:24:21+00:00,5
8971,236280816,https://github.com/yaminshweyee/CECS440.git,2020-01-26 07:29:10+00:00,,yaminshweyee/CECS440,Verilog,CECS440,17771,1,2020-05-08 04:58:00+00:00,0
8972,237961817,https://github.com/Stavros/LedToggle.git,2020-02-03 12:39:03+00:00,An example for NIOS II processor to toggle a Led with a Button,Stavros/LedToggle,Verilog,LedToggle,13823,1,2023-09-07 05:41:37+00:00,1
8973,239835113,https://github.com/cassiersg/present_hpc.git,2020-02-11 18:31:57+00:00,Masked PRESENT harwdare implementation using the HPC masking scheme,cassiersg/present_hpc,Verilog,present_hpc,10,1,2023-06-30 14:36:30+00:00,0
8974,241856990,https://github.com/AkiMiyazawa/Light-Cycles.git,2020-02-20 10:34:06+00:00,"Light Cycles is a 2-player game inspired by the 1982 arcade game, Tron, implemented on the FPGA.",AkiMiyazawa/Light-Cycles,Verilog,Light-Cycles,17,1,2020-02-20 11:14:51+00:00,1
8975,241370706,https://github.com/masterCopipaster/ask_rcv.git,2020-02-18 13:40:58+00:00,ASK receiver on FPGA CycloneII,masterCopipaster/ask_rcv,Verilog,ask_rcv,3818,1,2023-11-04 15:16:17+00:00,0
8976,239044897,https://github.com/victor-espinoza/16_Bit_RISC_Register_Files.git,2020-02-08 00:12:55+00:00,Register File implemented using Verilog.,victor-espinoza/16_Bit_RISC_Register_Files,Verilog,16_Bit_RISC_Register_Files,2004,1,2022-08-13 02:01:46+00:00,0
8977,238702753,https://github.com/wisdom1972/BPI_M64_Trion_SPI.git,2020-02-06 14:05:59+00:00,Banana Pi M64 communicate with Efinix Trion FPAG double way based on SPI interface,wisdom1972/BPI_M64_Trion_SPI,Verilog,BPI_M64_Trion_SPI,18892,1,2020-05-18 17:10:07+00:00,1
8978,235791297,https://github.com/Kevinkios/FPGA-binarized-neural-network-implementation.git,2020-01-23 12:33:30+00:00,this is a low power hardware neural network ,Kevinkios/FPGA-binarized-neural-network-implementation,Verilog,FPGA-binarized-neural-network-implementation,7,1,2021-11-05 06:23:18+00:00,0
8979,240577922,https://github.com/DillonHeinen/Decoder-and-Multiplexer.git,2020-02-14 18:53:07+00:00,Decoder and multiplexer in verilog with testbenches and constraint files,DillonHeinen/Decoder-and-Multiplexer,Verilog,Decoder-and-Multiplexer,10,1,2022-05-23 03:45:22+00:00,0
8980,240967624,https://github.com/JAMBD/ice_pdm.git,2020-02-16 21:19:52+00:00,,JAMBD/ice_pdm,Verilog,ice_pdm,249,1,2020-06-28 17:13:26+00:00,0
8981,239913146,https://github.com/zeroeth/alchitry_cu_ripple_example.git,2020-02-12 02:48:48+00:00,A hello world for the Alchitry CU ice40 fpga board. Should work with any verilog friendly compiler and a board with some LEDS. Built using APIO and the Symbiflow Icestorm toolchain,zeroeth/alchitry_cu_ripple_example,Verilog,alchitry_cu_ripple_example,4,1,2020-02-13 06:25:38+00:00,0
8982,240852348,https://github.com/cebarobot/UCAS-Experiments-of-Digital-Circuits.git,2020-02-16 07:49:40+00:00,数字电路实验课 2019秋季 UCAS,cebarobot/UCAS-Experiments-of-Digital-Circuits,Verilog,UCAS-Experiments-of-Digital-Circuits,814,1,2021-08-11 15:40:52+00:00,2
8983,242761252,https://github.com/0x6770/DECA_5.git,2020-02-24 14:44:36+00:00,,0x6770/DECA_5,Verilog,DECA_5,3011,1,2022-01-03 18:42:21+00:00,0
8984,242664316,https://github.com/Eri-Gutierrez/CSE401-Lab6.git,2020-02-24 06:36:33+00:00,Lab 6 Files and Pictures,Eri-Gutierrez/CSE401-Lab6,Verilog,CSE401-Lab6,289,1,2020-03-16 01:08:01+00:00,0
8985,242379847,https://github.com/selvaruban-johnson/verilog-project.git,2020-02-22 17:10:50+00:00,,selvaruban-johnson/verilog-project,Verilog,verilog-project,6,1,2020-07-09 10:24:47+00:00,0
8986,242459180,https://github.com/mostofashakib/Autonomous_Hardware_Delivery_Rover.git,2020-02-23 04:58:46+00:00,"This is an implementation of an autonomous hardware delivery rover using a IPS sensor, magnetic robotic hands, RGB color sensor, Basys3 board, H-Bridge for ECE 3331 - Project Lab 1.",mostofashakib/Autonomous_Hardware_Delivery_Rover,Verilog,Autonomous_Hardware_Delivery_Rover,12376,1,2022-02-01 14:57:02+00:00,0
8987,237745105,https://github.com/Bazifrasool/AI-Processor.git,2020-02-02 09:07:40+00:00,AI processor emulated from Verilog Modules,Bazifrasool/AI-Processor,Verilog,AI-Processor,2075,1,2023-04-02 14:59:50+00:00,0
8988,242979853,https://github.com/Linyxus/accumulator-verilog.git,2020-02-25 11:07:54+00:00,A simple accumulator written in Verilog.,Linyxus/accumulator-verilog,Verilog,accumulator-verilog,9,1,2023-09-08 18:52:02+00:00,0
8989,241716001,https://github.com/yifanzhu1592/Trinity-Digital-Logic-Design.git,2020-02-19 20:14:41+00:00,"The programs I wrote in the course ""Digital Logic Design"" at Trinity",yifanzhu1592/Trinity-Digital-Logic-Design,Verilog,Trinity-Digital-Logic-Design,18,1,2020-12-04 13:30:27+00:00,0
8990,237423309,https://github.com/kalhorghazal/House-Price-Prediction-in-Verilog.git,2020-01-31 12:13:17+00:00,"📈 House Price Prediction in Verilog, Computer Architecture course, University of Tehran",kalhorghazal/House-Price-Prediction-in-Verilog,Verilog,House-Price-Prediction-in-Verilog,22,1,2021-05-13 21:53:57+00:00,0
8991,237230089,https://github.com/franhans/FPGA_Snake.git,2020-01-30 14:26:04+00:00,Snake Videogame for IceCore,franhans/FPGA_Snake,Verilog,FPGA_Snake,34414,1,2020-04-06 11:10:59+00:00,0
8992,235606933,https://github.com/hamayelq/ECE3829LAB2.git,2020-01-22 15:49:23+00:00,,hamayelq/ECE3829LAB2,Verilog,ECE3829LAB2,4834,1,2021-03-07 16:31:14+00:00,0
8993,236858809,https://github.com/Akhil-Kapadia/Project_Lab-1.git,2020-01-28 22:43:30+00:00,ECE 3331 project lab 1: Github for code used in programming circuits. ,Akhil-Kapadia/Project_Lab-1,Verilog,Project_Lab-1,108,1,2023-03-16 14:07:15+00:00,1
8994,241762296,https://github.com/woodrowb96/FPGA-Soc-Digital-Storage-Oscilloscope.git,2020-02-20 01:02:07+00:00,,woodrowb96/FPGA-Soc-Digital-Storage-Oscilloscope,Verilog,FPGA-Soc-Digital-Storage-Oscilloscope,1756,1,2022-06-23 00:40:41+00:00,0
8995,238093275,https://github.com/wisdom1972/DDR3Test.git,2020-02-04 00:50:01+00:00,Efinix Trion DDR3 Tester,wisdom1972/DDR3Test,Verilog,DDR3Test,64254,1,2024-05-21 07:00:59+00:00,3
8996,240983520,https://github.com/MiSTer-devel/Arcade-BlackWidow_MiSTer.git,2020-02-16 23:34:06+00:00,Atari Black Widow Vector on MiSTer,MiSTer-devel/Arcade-BlackWidow_MiSTer,Verilog,Arcade-BlackWidow_MiSTer,6181,1,2024-05-26 04:25:27+00:00,5
8997,239170886,https://github.com/anirs1017/CSE590_8Bit_Microprocessor.git,2020-02-08 17:10:36+00:00,8 Bit Microprocessor design using Xilinx. ,anirs1017/CSE590_8Bit_Microprocessor,Verilog,CSE590_8Bit_Microprocessor,97,1,2020-12-09 02:24:14+00:00,0
8998,235410933,https://github.com/saramorimoto/SPIKids.git,2020-01-21 18:20:13+00:00,,saramorimoto/SPIKids,Verilog,SPIKids,5,1,2021-01-10 02:36:09+00:00,0
8999,236283266,https://github.com/yaminshweyee/CECS301.git,2020-01-26 07:58:50+00:00,,yaminshweyee/CECS301,Verilog,CECS301,802,1,2020-01-26 08:05:14+00:00,0
9000,235680112,https://github.com/oshablue/fpga-rscpt-up5k.git,2020-01-22 22:27:12+00:00,Demo experimental code for the Lattice Semi up5k sg48 chip as implemented in the HDL-0108-RSCPT OshaBlue 8-Channel Ultrasound Hardware using AtomIDE apio icestorm tools,oshablue/fpga-rscpt-up5k,Verilog,fpga-rscpt-up5k,77,1,2020-12-14 13:56:08+00:00,0
9001,237421902,https://github.com/Floyd-Fish/regHeap-Simulation.git,2020-01-31 12:03:45+00:00,该项目实现了一个32组32位寄存器堆的纯软件实现，并可以通过GTKWave查看仿真波形 ,Floyd-Fish/regHeap-Simulation,Verilog,regHeap-Simulation,168,1,2022-06-29 22:17:06+00:00,1
9002,238331345,https://github.com/sajattack/Chip8_MiSTer.git,2020-02-04 23:52:51+00:00,Chip8/SuperChip for MiSTer FPGA platform,sajattack/Chip8_MiSTer,Verilog,Chip8_MiSTer,992,1,2023-07-22 00:04:39+00:00,0
9003,242081393,https://github.com/ARF1939261764/RISCV_CPU.git,2020-02-21 07:38:23+00:00,我的毕业设计,ARF1939261764/RISCV_CPU,Verilog,RISCV_CPU,4161,1,2021-01-29 14:01:01+00:00,2
9004,239047525,https://github.com/victor-espinoza/32_Bit_RISC_Register_File.git,2020-02-08 00:41:27+00:00,Register File using Verilog ,victor-espinoza/32_Bit_RISC_Register_File,Verilog,32_Bit_RISC_Register_File,1908,1,2022-03-22 08:27:02+00:00,0
9005,237738892,https://github.com/smrmodares/verilog_serial_master_slave.git,2020-02-02 08:08:12+00:00,,smrmodares/verilog_serial_master_slave,Verilog,verilog_serial_master_slave,33,1,2023-04-11 22:15:43+00:00,0
9006,236122917,https://github.com/cornell-brg/basejump_stl.git,2020-01-25 03:58:12+00:00,Our clone of https://github.com/bespoke-silicon-group/basejump_stl,cornell-brg/basejump_stl,Verilog,basejump_stl,5394,1,2023-11-30 05:44:09+00:00,2
9007,237921780,https://github.com/leocassarani/ice2tetris.git,2020-02-03 08:51:24+00:00,NAND to Tetris on the iCEBreaker FPGA,leocassarani/ice2tetris,Verilog,ice2tetris,320,1,2024-06-29 14:22:36+00:00,0
9008,240652765,https://github.com/thewonderidiot/cdu.git,2020-02-15 05:52:09+00:00,,thewonderidiot/cdu,Verilog,cdu,76425,1,2024-08-06 05:00:03+00:00,0
9009,237526658,https://github.com/0x6770/DECA_4.git,2020-01-31 22:25:02+00:00,,0x6770/DECA_4,Verilog,DECA_4,528,1,2022-01-03 18:42:12+00:00,0
9010,237104616,https://github.com/aijayadams/ws2812-fpga-driver.git,2020-01-29 23:41:40+00:00,An FPGA design for driving a string of ws2812 RGB leds,aijayadams/ws2812-fpga-driver,Verilog,ws2812-fpga-driver,6,1,2022-04-04 23:22:48+00:00,0
9011,241799012,https://github.com/blendid3/ECE260B_mini_proj.git,2020-02-20 05:11:15+00:00,,blendid3/ECE260B_mini_proj,Verilog,ECE260B_mini_proj,30936,1,2020-02-23 22:39:27+00:00,0
9012,236171774,https://github.com/UkcaGreen/Verilog-Assignments.git,2020-01-25 13:10:18+00:00,"Number of preliminary assingnments of digital design course lab. Verilog codes, test benches, and project reports.",UkcaGreen/Verilog-Assignments,Verilog,Verilog-Assignments,2684,1,2022-05-23 11:50:07+00:00,0
9013,237570034,https://github.com/wisdom1972/multi_image.git,2020-02-01 05:57:43+00:00,How to use Efinix FPGA multi image configuration function,wisdom1972/multi_image,Verilog,multi_image,26151,1,2020-05-18 17:06:33+00:00,1
9014,237927381,https://github.com/saghajani/MIPS-multicycle.git,2020-02-03 09:20:59+00:00,Implementing Datapath and Controller of MIPS multicycle processor with Verilog,saghajani/MIPS-multicycle,Verilog,MIPS-multicycle,21,1,2022-01-03 00:22:14+00:00,0
9015,240366450,https://github.com/hetsthr/Verilog-Project.git,2020-02-13 21:30:30+00:00,,hetsthr/Verilog-Project,Verilog,Verilog-Project,9,1,2021-05-13 22:16:14+00:00,0
9016,243128158,https://github.com/yarair/yara.git,2020-02-25 23:54:19+00:00,,yarair/yara,Verilog,yara,11,1,2020-11-27 15:53:25+00:00,0
9017,243489692,https://github.com/Yan-Zhang-Yi/source_code.git,2020-02-27 10:14:35+00:00,,Yan-Zhang-Yi/source_code,Verilog,source_code,11,1,2023-08-03 17:03:26+00:00,1
9018,242586074,https://github.com/Eri-Gutierrez/CSE401-Lab3.git,2020-02-23 20:30:53+00:00,Lab 3 Files and Pictures,Eri-Gutierrez/CSE401-Lab3,Verilog,CSE401-Lab3,144,1,2020-03-16 01:07:09+00:00,0
9019,242658886,https://github.com/Eri-Gutierrez/CSE401-Lab4.git,2020-02-24 06:02:33+00:00,Lab 4 Files and Pictures,Eri-Gutierrez/CSE401-Lab4,Verilog,CSE401-Lab4,255,1,2020-03-16 01:07:26+00:00,0
9020,241202699,https://github.com/abdkgd/FPGA-Combinational-and-Sequential-Logic-Circuit-Trainer.git,2020-02-17 20:36:15+00:00,"This is the software part of the ""FPGA Combinational and Sequential Logic Circuit Trainer"" Tutorial. Kindly download all the files that here Enjoy! Project by: ""Biaco, Raylyn"", ""Bragais, Derrick Martin"" and ""Esma, Jeffrey"".",abdkgd/FPGA-Combinational-and-Sequential-Logic-Circuit-Trainer,Verilog,FPGA-Combinational-and-Sequential-Logic-Circuit-Trainer,162,1,2020-10-12 20:56:03+00:00,0
9021,237616128,https://github.com/AnitaGhandehari/ASIC_FPGA_Projects.git,2020-02-01 13:05:16+00:00,ASIC_FPGA_Projects,AnitaGhandehari/ASIC_FPGA_Projects,Verilog,ASIC_FPGA_Projects,166628,1,2021-01-04 13:24:25+00:00,1
9022,242416789,https://github.com/mircodemarchi/MasterDegree.git,2020-02-22 21:51:39+00:00,Master's degree in Computer Science and Engineering Projects,mircodemarchi/MasterDegree,Verilog,MasterDegree,1892,1,2023-05-24 02:56:24+00:00,1
9023,239253190,https://github.com/source-droid/one_bit_comparator.git,2020-02-09 05:39:44+00:00,"Verilog HDL, FPGA, NEXYS 4DDR",source-droid/one_bit_comparator,Verilog,one_bit_comparator,54,1,2022-05-23 03:59:49+00:00,0
9024,238243595,https://github.com/vipul43/RISC_V_architecture_design.git,2020-02-04 15:49:50+00:00,designing RISC-V architecture using Verilog HDL in XILINX VIVADO PC SUITE,vipul43/RISC_V_architecture_design,Verilog,RISC_V_architecture_design,2250,1,2021-11-17 08:41:13+00:00,1
9025,238376086,https://github.com/agn77/mipspipeline.git,2020-02-05 05:35:26+00:00,Single Cycle Pipeline MIPS Processor,agn77/mipspipeline,Verilog,mipspipeline,118,1,2022-06-21 10:47:37+00:00,0
9026,238846374,https://github.com/PineXmas/ECE540_Proj_02_Rojobot.git,2020-02-07 04:52:14+00:00,,PineXmas/ECE540_Proj_02_Rojobot,Verilog,ECE540_Proj_02_Rojobot,4014,1,2020-11-11 00:05:48+00:00,0
9027,242945824,https://github.com/mcupro/Simple-ILA.git,2020-02-25 08:15:54+00:00,"This is an Integrated Logic Analyzer,update to PC via UART and generated .VCD file for GTKWAVE.",mcupro/Simple-ILA,Verilog,Simple-ILA,141,1,2022-04-29 23:02:40+00:00,0
9028,241263171,https://github.com/ameetgohil/usb_uart_tinybx.git,2020-02-18 03:26:21+00:00,working usb uart on tinyfpga bx,ameetgohil/usb_uart_tinybx,Verilog,usb_uart_tinybx,28,1,2022-07-02 23:26:57+00:00,0
9029,242440835,https://github.com/litex-hub/pythondata-cpu-mor1kx.git,2020-02-23 02:01:17+00:00,Python module containing verilog files for mor1kx cpu (for use with LiteX).,litex-hub/pythondata-cpu-mor1kx,Verilog,pythondata-cpu-mor1kx,1897,1,2022-01-10 18:04:18+00:00,1
9030,241881839,https://github.com/pvlkhm/MIPS-CPU.git,2020-02-20 12:45:30+00:00,"MIPS CPU [PIPELINE, CACHE, INTERRUPT]",pvlkhm/MIPS-CPU,Verilog,MIPS-CPU,6031,1,2024-03-26 11:49:54+00:00,0
9031,237431239,https://github.com/yanaginx/led_driver.git,2020-01-31 13:02:45+00:00,A small LED Driver project built on FPGA,yanaginx/led_driver,Verilog,led_driver,28,1,2020-04-19 03:41:22+00:00,0
9032,236868038,https://github.com/amir78729/Logical-Circuits-Course-Final-Project.git,2020-01-28 23:49:15+00:00,My Logical Circuits course Final Project - Fall98(2019) - VERILOG,amir78729/Logical-Circuits-Course-Final-Project,Verilog,Logical-Circuits-Course-Final-Project,3694,1,2023-05-21 21:40:49+00:00,0
9033,241769339,https://github.com/BeeMan3/ECE_474.git,2020-02-20 01:50:59+00:00,Projects for VLSI System Design,BeeMan3/ECE_474,Verilog,ECE_474,5891,1,2020-12-16 02:23:06+00:00,0
9034,241793827,https://github.com/Eri-Gutierrez/CSE401-Lab1.git,2020-02-20 04:34:56+00:00,Lab 1 Files and Pictures,Eri-Gutierrez/CSE401-Lab1,Verilog,CSE401-Lab1,82,1,2020-03-16 01:06:25+00:00,0
9035,237740911,https://github.com/gillianGan/sync_fifo.git,2020-02-02 08:28:02+00:00,同步FIFO,gillianGan/sync_fifo,Verilog,sync_fifo,4,1,2024-05-03 14:12:29+00:00,0
9036,239253355,https://github.com/source-droid/2-bit-Adder-gate-level-modeling.git,2020-02-09 05:41:14+00:00,"Verilog HDL, FPGA, NEXYS 4DDR",source-droid/2-bit-Adder-gate-level-modeling,Verilog,2-bit-Adder-gate-level-modeling,71,1,2022-05-23 03:59:48+00:00,0
9037,239510098,https://github.com/unal-edigital2-2019-2/work03-lm32-grupo-1.git,2020-02-10 12:47:08+00:00,work03-lm32-grupo-1 created by GitHub Classroom,unal-edigital2-2019-2/work03-lm32-grupo-1,Verilog,work03-lm32-grupo-1,7680,1,2021-07-08 01:38:42+00:00,0
9038,240073455,https://github.com/dimitris-lagos/Vga-Keyboard_FPGA-Controller.git,2020-02-12 17:30:59+00:00,,dimitris-lagos/Vga-Keyboard_FPGA-Controller,Verilog,Vga-Keyboard_FPGA-Controller,200,1,2023-01-19 06:27:01+00:00,0
9039,237266791,https://github.com/m1geo/IV16-Numitron-Clock.git,2020-01-30 17:29:25+00:00,An FPGA based IV-16 Numitron Clock,m1geo/IV16-Numitron-Clock,Verilog,IV16-Numitron-Clock,24,1,2021-02-17 22:17:22+00:00,1
9040,241152668,https://github.com/crusader2000/2stage-processor.git,2020-02-17 16:19:10+00:00,Code for the assignment,crusader2000/2stage-processor,Verilog,2stage-processor,62,1,2022-06-23 19:28:08+00:00,0
9041,237730974,https://github.com/BryanLu96/Verilog_Examples.git,2020-02-02 06:48:05+00:00,Here are some classic verilog application examples,BryanLu96/Verilog_Examples,Verilog,Verilog_Examples,161,1,2021-09-30 08:37:53+00:00,0
9042,236365345,https://github.com/kyle-p-may/cs552-modelsim-tutorial.git,2020-01-26 19:37:24+00:00,Starter files for the ModelSim tutorial for CS 552,kyle-p-may/cs552-modelsim-tutorial,Verilog,cs552-modelsim-tutorial,2582,1,2020-02-08 21:56:19+00:00,0
9043,241795505,https://github.com/Eri-Gutierrez/CSE401-Lab2.git,2020-02-20 04:46:21+00:00,Lab 2 Files and Pictures,Eri-Gutierrez/CSE401-Lab2,Verilog,CSE401-Lab2,150,1,2020-03-16 01:06:53+00:00,0
9044,242938608,https://github.com/mcupro/simple_dds.git,2020-02-25 07:36:18+00:00,A simple DDS generator in verilog ,mcupro/simple_dds,Verilog,simple_dds,4,1,2022-04-29 23:02:25+00:00,0
9045,239614933,https://github.com/tamsri/RPN-Calculator.git,2020-02-10 21:15:57+00:00,A Reverse Polish Notation Calculator in Verilog,tamsri/RPN-Calculator,Verilog,RPN-Calculator,896,1,2021-11-02 12:50:33+00:00,0
9046,241351499,https://github.com/YC-Vertex/GroundZero.git,2020-02-18 12:07:59+00:00,A FPGA implementation of nand2tetris HACK machine,YC-Vertex/GroundZero,Verilog,GroundZero,6,1,2023-05-05 02:44:57+00:00,0
9047,241110436,https://github.com/timeo-schmidt/MU0-CPU-Design.git,2020-02-17 13:09:41+00:00,,timeo-schmidt/MU0-CPU-Design,Verilog,MU0-CPU-Design,15311,1,2020-08-26 09:30:51+00:00,0
9048,242440824,https://github.com/litex-hub/pythondata-cpu-lm32.git,2020-02-23 02:01:10+00:00,Python module containing verilog files for lm32 cpu (for use with LiteX).,litex-hub/pythondata-cpu-lm32,Verilog,pythondata-cpu-lm32,248,1,2022-01-10 18:04:14+00:00,1
9049,239252888,https://github.com/source-droid/Full_Adder.git,2020-02-09 05:36:20+00:00,"Verilog HDL, FPGA, NEXYS 4DDR",source-droid/Full_Adder,Verilog,Full_Adder,58,1,2022-05-23 03:59:51+00:00,0
9050,237598664,https://github.com/Utsav-M-Jolapara/Serial-16-Bit-Shift-Adder-.git,2020-02-01 10:34:12+00:00,Serial 16 bit shift adder using verilog,Utsav-M-Jolapara/Serial-16-Bit-Shift-Adder-,Verilog,Serial-16-Bit-Shift-Adder-,1,1,2024-04-27 21:14:26+00:00,0
9051,236562842,https://github.com/fahim1377/pipeline_mips.git,2020-01-27 18:31:29+00:00,support data hazard and control hazard,fahim1377/pipeline_mips,Verilog,pipeline_mips,7,1,2022-05-13 07:39:47+00:00,0
9052,237826373,https://github.com/yxd97/PipeIntMul.git,2020-02-02 19:44:54+00:00,Simple Pipeline Integer Multipiler,yxd97/PipeIntMul,Verilog,PipeIntMul,190713,1,2020-02-14 05:15:16+00:00,0
9053,237808913,https://github.com/fshahinfar1/doodle_jump_verilog.git,2020-02-02 17:33:39+00:00,I implemented a game having simple mechanics of doodle jump with verilog HDL for Computer Aided Design Course (Fall 2019),fshahinfar1/doodle_jump_verilog,Verilog,doodle_jump_verilog,2270,1,2020-02-02 18:00:24+00:00,1
9054,238255316,https://github.com/Foolock/SystolicArray.git,2020-02-04 16:45:58+00:00,,Foolock/SystolicArray,Verilog,SystolicArray,11,1,2021-07-16 08:45:00+00:00,1
9055,242359768,https://github.com/jerry-jho/amber_modern.git,2020-02-22 14:57:15+00:00,OpenSource ARM on FPGA,jerry-jho/amber_modern,Verilog,amber_modern,869,1,2020-04-24 12:38:05+00:00,1
9056,239872551,https://github.com/bdzanko17/FPGA-Bridge.git,2020-02-11 21:54:40+00:00,FPGA implementation of network bridge,bdzanko17/FPGA-Bridge,Verilog,FPGA-Bridge,58306,1,2024-03-18 11:12:49+00:00,0
9057,237986212,https://github.com/nus-wira/ee2026.git,2020-02-03 14:35:55+00:00,Digital Design,nus-wira/ee2026,Verilog,ee2026,36,1,2024-09-10 18:11:00+00:00,0
9058,235448711,https://github.com/tsmswifty/CSC258FinalProject.git,2020-01-21 21:50:45+00:00,Pong made in Verilog for the DE1-SoC.,tsmswifty/CSC258FinalProject,Verilog,CSC258FinalProject,162080,1,2024-05-28 07:17:42+00:00,0
9059,242862576,https://github.com/tzutengweng33176/Computer_Architecture_109_1.git,2020-02-24 23:02:15+00:00,台大資工109-1 洪士灝  計算機結構 作業3 ALU implementation 作業4  single-cycle CPU implementation,tzutengweng33176/Computer_Architecture_109_1,Verilog,Computer_Architecture_109_1,431,1,2024-09-25 07:29:04+00:00,1
9060,238597764,https://github.com/allenzhong2015/8x8-sequential-multiplier.git,2020-02-06 03:14:54+00:00,"8x8 sequential multiplier. The multiplier has asynchronous reset, synchronous load and output valid signal. Used the concept of self-testing Test Bench to verify that multiplication result is correct.",allenzhong2015/8x8-sequential-multiplier,,8x8-sequential-multiplier,275,1,2021-08-27 20:18:42+00:00,0
9061,241083869,https://github.com/gengyw15/Pipeline-Proccessor-.git,2020-02-17 10:48:53+00:00,Course Project: Realized 32-bit MIPS pipeline processor design and applied it on FGPA,gengyw15/Pipeline-Proccessor-,Verilog,Pipeline-Proccessor-,30,1,2023-05-19 10:52:38+00:00,0
9062,242843843,https://github.com/wudiudiu07/3DQ5-lab.git,2020-02-24 21:08:31+00:00,digital system design,wudiudiu07/3DQ5-lab,Verilog,3DQ5-lab,14757,1,2024-05-15 19:15:42+00:00,1
9063,241461353,https://github.com/tadas-s/efpygyei.git,2020-02-18 20:33:12+00:00,Random experimentation with iCE40HX1K-EVB FPGA board by Olimex,tadas-s/efpygyei,Verilog,efpygyei,6,1,2024-08-16 09:08:36+00:00,0
9064,236493410,https://github.com/neurorulez/Arcade-Ultratank_MiSTer.git,2020-01-27 13:11:30+00:00,Ultratank core for MiSTer,neurorulez/Arcade-Ultratank_MiSTer,Verilog,Arcade-Ultratank_MiSTer,9059,1,2022-03-13 22:19:00+00:00,1
9065,241578161,https://github.com/jmajer/iCEBcom.git,2020-02-19 09:11:10+00:00,,jmajer/iCEBcom,Verilog,iCEBcom,193,1,2021-03-29 10:35:49+00:00,0
9066,242105352,https://github.com/Quarkstar/MIPS-C3.git,2020-02-21 09:45:17+00:00,,Quarkstar/MIPS-C3,Verilog,MIPS-C3,19,1,2023-03-10 07:16:50+00:00,0
9067,242382665,https://github.com/aaronrjmanj/verilog.git,2020-02-22 17:30:02+00:00,This is my HDL code page which I started to showcase my coding skills and documenting my work for future reference. I am pursuing my master's at Texas A&M University (2019-21). I am looking forward to be a verification engineer. If you have any doubts you are welcomed to email me @ arunraja08@gmail.com,aaronrjmanj/verilog,Verilog,verilog,581,1,2023-03-25 16:22:47+00:00,0
9068,242660722,https://github.com/Eri-Gutierrez/CSE401-Lab5.git,2020-02-24 06:14:32+00:00,Lab 5 Files and Pictures,Eri-Gutierrez/CSE401-Lab5,Verilog,CSE401-Lab5,259,1,2020-03-16 01:07:42+00:00,0
9069,239880298,https://github.com/yydyid/CircuitTranslator.git,2020-02-11 22:45:37+00:00,some translators between different Hardware circuit discription format,yydyid/CircuitTranslator,Verilog,CircuitTranslator,604,1,2020-05-25 01:13:47+00:00,0
9070,239878754,https://github.com/mingma1995/ECE540_Final_Project.git,2020-02-11 22:35:12+00:00,,mingma1995/ECE540_Final_Project,Verilog,ECE540_Final_Project,9575,1,2020-12-05 06:54:05+00:00,0
9071,241712325,https://github.com/RTSYork/s3esk-vga.git,2020-02-19 19:56:38+00:00,VGA Core for the Xilinx Spartan-3E Starter Kit,RTSYork/s3esk-vga,Verilog,s3esk-vga,261,1,2022-04-28 22:56:38+00:00,1
9072,240168472,https://github.com/NusDivad/Crypto-Accelerator.git,2020-02-13 03:25:52+00:00,Cryptographic Acceleration Module for FPGA,NusDivad/Crypto-Accelerator,Verilog,Crypto-Accelerator,64,1,2022-01-21 03:43:11+00:00,0
9073,245018960,https://github.com/mflowgen/freepdk-45nm.git,2020-03-04 22:40:07+00:00,ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen,mflowgen/freepdk-45nm,Verilog,freepdk-45nm,17762,147,2024-10-23 14:44:59+00:00,34
9074,247552059,https://github.com/olofk/corescore.git,2020-03-15 21:10:05+00:00,CoreScore,olofk/corescore,Verilog,corescore,279,135,2024-10-21 14:18:07+00:00,40
9075,248909240,https://github.com/lucysrausch/colorlight-led-cube.git,2020-03-21 04:54:42+00:00,64x64 LED Cube based on the Colorlight 5a-75B LED driver board.,lucysrausch/colorlight-led-cube,Verilog,colorlight-led-cube,4981,94,2024-10-01 05:03:04+00:00,16
9076,244552028,https://github.com/WangXuan95/FPGA-PNG-decoder.git,2020-03-03 05:43:57+00:00,"An FPGA-based PNG image decoder, which can extract original pixels from PNG files. 基于FPGA的PNG图像解码器，可以从PNG文件中解码出原始像素。",WangXuan95/FPGA-PNG-decoder,Verilog,FPGA-PNG-decoder,1829,86,2024-10-21 01:30:22+00:00,18
9077,245350326,https://github.com/lekgolo167/enxor-logic-analyzer.git,2020-03-06 06:54:35+00:00,FPGA Logic Analyzer and GUI,lekgolo167/enxor-logic-analyzer,Verilog,enxor-logic-analyzer,363,86,2024-10-23 01:22:47+00:00,19
9078,250845009,https://github.com/ghidraninja/gameboy-fpga-cartridge.git,2020-03-28 16:42:36+00:00,,ghidraninja/gameboy-fpga-cartridge,Verilog,gameboy-fpga-cartridge,4,68,2024-10-09 20:57:04+00:00,5
9079,244888495,https://github.com/VenciFreeman/FFT_ChipDesign.git,2020-03-04 11:57:13+00:00,"A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.",VenciFreeman/FFT_ChipDesign,Verilog,FFT_ChipDesign,73187,53,2024-10-28 06:58:14+00:00,14
9080,252216047,https://github.com/eda-lab/CNNAF-CNN-Accelerator_init.git,2020-04-01 15:35:08+00:00,CNN-Accelerator based on FPGA developed by verilog HDL. ,eda-lab/CNNAF-CNN-Accelerator_init,Verilog,CNNAF-CNN-Accelerator_init,132,45,2024-09-17 15:22:45+00:00,6
9081,250694268,https://github.com/sam210723/fpga.git,2020-03-28 02:08:26+00:00,Collection of projects for various FPGA development boards,sam210723/fpga,Verilog,fpga,8782,40,2024-10-08 23:59:24+00:00,9
9082,246767317,https://github.com/zhangmozhe/microshift_compression.git,2020-03-12 07:12:25+00:00,Microshift Compression: An Efficient Image Compression Algorithm for Hardware,zhangmozhe/microshift_compression,Verilog,microshift_compression,51299,31,2024-09-11 00:47:16+00:00,14
9083,244386059,https://github.com/chipsalliance/UHDM-integration-tests.git,2020-03-02 14:05:21+00:00,,chipsalliance/UHDM-integration-tests,Verilog,UHDM-integration-tests,2029,30,2024-09-05 22:21:52+00:00,8
9084,247955135,https://github.com/yuxguo/USTC-ComputerArchitecture-2020S.git,2020-03-17 11:41:34+00:00,"Code for ""Computer Architecture"" in 2020 Spring.",yuxguo/USTC-ComputerArchitecture-2020S,Verilog,USTC-ComputerArchitecture-2020S,200756,29,2024-02-21 19:37:09+00:00,8
9085,246847858,https://github.com/xiaoerlang0359/FPGA-for-svpwm.git,2020-03-12 13:56:55+00:00,用fpga实现直流电机或永磁同步伺服电机的电流环控制,xiaoerlang0359/FPGA-for-svpwm,Verilog,FPGA-for-svpwm,618,23,2024-09-04 08:32:19+00:00,10
9086,252382957,https://github.com/eda-lab/FPGA_DevKit_HX1006A.git,2020-04-02 07:17:26+00:00,,eda-lab/FPGA_DevKit_HX1006A,Verilog,FPGA_DevKit_HX1006A,32042,23,2024-05-12 04:48:13+00:00,18
9087,243712739,https://github.com/grokthis/ucisc.git,2020-02-28 08:22:18+00:00,,grokthis/ucisc,Verilog,ucisc,1975,23,2022-11-04 21:02:03+00:00,1
9088,252363633,https://github.com/mhhai/ImageStitchBasedOnFPGA.git,2020-04-02 05:28:41+00:00,七路图像在FPGA中实现拼接，代码会不断添加进来。,mhhai/ImageStitchBasedOnFPGA,Verilog,ImageStitchBasedOnFPGA,28,23,2024-09-18 09:08:29+00:00,9
9089,251645145,https://github.com/kxynos/embedded_hacking.git,2020-03-31 15:24:29+00:00,Collection of scripts and how-to for hacking embedded devices,kxynos/embedded_hacking,Verilog,embedded_hacking,257,22,2024-10-04 21:39:51+00:00,6
9090,243695467,https://github.com/maxs-well/FIR_Implementation.git,2020-02-28 06:37:11+00:00,FIR filter implementation,maxs-well/FIR_Implementation,Verilog,FIR_Implementation,2057,21,2024-07-30 13:53:43+00:00,6
9091,252317248,https://github.com/ucb-bar/nvdla-wrapper.git,2020-04-02 00:27:56+00:00,Wraps the NVDLA project for Chipyard integration,ucb-bar/nvdla-wrapper,Verilog,nvdla-wrapper,2399,20,2024-06-10 01:03:40+00:00,9
9092,252319645,https://github.com/doitdodo/FPGA_Spiking_NN.git,2020-04-02 00:45:39+00:00,"CORDIC-SNN, followed with ""Unsupervised learning of digital recognition using STDP"" published in 2015, frontiers",doitdodo/FPGA_Spiking_NN,,FPGA_Spiking_NN,9,20,2024-10-12 03:26:12+00:00,5
9093,245320092,https://github.com/gillianGan/ahb_sram_master.git,2020-03-06 03:17:47+00:00,,gillianGan/ahb_sram_master,Verilog,ahb_sram_master,11,18,2024-01-29 12:25:03+00:00,6
9094,251417637,https://github.com/acceleratedtech/ssith-aws-fpga.git,2020-03-30 20:13:21+00:00,Host software for running SSITH processors on AWS F1 FPGAs,acceleratedtech/ssith-aws-fpga,Verilog,ssith-aws-fpga,1941,17,2024-09-04 10:20:20+00:00,4
9095,245540990,https://github.com/KevinWang96/Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip.git,2020-03-07 00:21:50+00:00,EE577b-Course-Project,KevinWang96/Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip,Verilog,Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip,38625,15,2024-10-27 22:22:09+00:00,6
9096,245922127,https://github.com/nitheeshkm/sigmoid_tanh_verilog.git,2020-03-09 01:59:04+00:00,Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project,nitheeshkm/sigmoid_tanh_verilog,Verilog,sigmoid_tanh_verilog,18,14,2024-09-17 02:58:14+00:00,3
9097,248134087,https://github.com/Yongxiang-Guo/Verilog_spi_flash.git,2020-03-18 03:57:29+00:00,SPI通信实现FLASH读写,Yongxiang-Guo/Verilog_spi_flash,Verilog,Verilog_spi_flash,5,13,2024-10-28 13:44:31+00:00,3
9098,246630323,https://github.com/ZipCPU/axidmacheck.git,2020-03-11 16:59:44+00:00,AXI DMA Check: A utility to measure DMA speeds in simulation,ZipCPU/axidmacheck,Verilog,axidmacheck,2616,12,2024-10-11 01:14:18+00:00,7
9099,249981992,https://github.com/MMujtabaRoohani/RISC-V-Processor.git,2020-03-25 13:11:18+00:00,A verilog based 5-stage pipelined RISC-V Processor code.,MMujtabaRoohani/RISC-V-Processor,Verilog,RISC-V-Processor,225,12,2024-10-20 14:40:44+00:00,4
9100,246777570,https://github.com/risclite/rv32m-multiplier-and-divider.git,2020-03-12 08:08:31+00:00,a multiplier&divider verilog RTL file for RV32M instructions ,risclite/rv32m-multiplier-and-divider,Verilog,rv32m-multiplier-and-divider,9,12,2024-06-22 16:35:25+00:00,3
9101,246461103,https://github.com/jefferie/digital_recognition.git,2020-03-11 03:00:23+00:00,利用ov5640摄像头采集图像，利用4.3寸RGB屏显示捕获到的数字，并将识别到的数字显示在数码管上。,jefferie/digital_recognition,Verilog,digital_recognition,131,12,2024-10-10 14:58:33+00:00,1
9102,246860105,https://github.com/icwiki/ahb_course.git,2020-03-12 14:49:48+00:00,,icwiki/ahb_course,Verilog,ahb_course,6,11,2024-07-04 08:13:39+00:00,7
9103,252170195,https://github.com/GameboxSystems/DMTV.git,2020-04-01 12:34:59+00:00,"VGA Out 800x600 60hz, NES controller support, custom color palettes, and scanlines for DMG Gameboy!",GameboxSystems/DMTV,Verilog,DMTV,570,11,2024-03-04 06:55:20+00:00,1
9104,246336016,https://github.com/kunliu7/FPGA-based-image-processing.git,2020-03-10 15:19:26+00:00,Uart transport + image processing + VGA display 基于FPGA的图像处理，包括Uart和VGA,kunliu7/FPGA-based-image-processing,Verilog,FPGA-based-image-processing,38824,11,2024-09-22 13:13:21+00:00,1
9105,247124950,https://github.com/EECS150/project_skeleton_sp20.git,2020-03-13 17:18:56+00:00,EECS 151/251A FPGA Project Skeleton for Spring 2020,EECS150/project_skeleton_sp20,Verilog,project_skeleton_sp20,4054,11,2023-01-28 13:17:57+00:00,5
9106,249549089,https://github.com/RobRoyce/fpga_mouse_controller_basys3.git,2020-03-23 21:34:15+00:00,"USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and validation. Includes Xilinx Basys 3 target configuration.",RobRoyce/fpga_mouse_controller_basys3,Verilog,fpga_mouse_controller_basys3,17,10,2024-08-19 12:04:59+00:00,3
9107,243809698,https://github.com/tinyvision-ai-inc/tinyVision_sensai.git,2020-02-28 16:44:03+00:00,Making Lattice SensAI work properly on tinyVision products,tinyvision-ai-inc/tinyVision_sensai,Verilog,tinyVision_sensai,21938,10,2022-12-08 08:57:46+00:00,4
9108,249001602,https://github.com/jotego/jteeprom.git,2020-03-21 15:14:19+00:00,Verilog modules compatible with common EEPROM chips such as 93C46 or 93C06,jotego/jteeprom,Verilog,jteeprom,1462,10,2024-07-10 06:13:31+00:00,1
9109,245478270,https://github.com/wzk1015/Computer-Organization.git,2020-03-06 17:20:55+00:00,BUAA Computer Organization 北航 计组,wzk1015/Computer-Organization,Verilog,Computer-Organization,29475,10,2024-10-01 08:31:46+00:00,3
9110,243425702,https://github.com/jinhwindy/MIPS_CPU.git,2020-02-27 03:54:59+00:00,同济的计算机组成原理实验要求的54条指令CPU,jinhwindy/MIPS_CPU,Verilog,MIPS_CPU,762,10,2024-06-04 06:29:17+00:00,1
9111,245676869,https://github.com/matbi86/01_ai_accelerator_basic_for_student.git,2020-03-07 17:34:18+00:00,ai_accelerator_basic_for_student (no solve),matbi86/01_ai_accelerator_basic_for_student,Verilog,01_ai_accelerator_basic_for_student,25,10,2024-06-04 15:47:15+00:00,1
9112,251109860,https://github.com/KooJaack/Canny-Edge-Detection-on-FPGA.git,2020-03-29 19:00:00+00:00,Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.,KooJaack/Canny-Edge-Detection-on-FPGA,Verilog,Canny-Edge-Detection-on-FPGA,1725961,10,2024-10-14 03:48:33+00:00,2
9113,245135202,https://github.com/thomascp/nnCpu.git,2020-03-05 10:38:23+00:00,a simple new ISA nnISA and nnSOC nnCPU nnAs nnCc,thomascp/nnCpu,Verilog,nnCpu,75970,9,2023-09-14 15:09:07+00:00,4
9114,248131906,https://github.com/Yongxiang-Guo/Verilog_i2c_eeprom.git,2020-03-18 03:42:42+00:00,I2C通信实现eeprom读写,Yongxiang-Guo/Verilog_i2c_eeprom,Verilog,Verilog_i2c_eeprom,6,9,2024-05-06 06:52:29+00:00,0
9115,246677186,https://github.com/dev-board-tech/hdl-core-mega-xmega.git,2020-03-11 20:50:21+00:00,The core files for Mega/Xmega designs.,dev-board-tech/hdl-core-mega-xmega,Verilog,hdl-core-mega-xmega,344,9,2024-05-12 07:06:12+00:00,0
9116,246657636,https://github.com/dev-board-tech/hdl-core-riscv-lite.git,2020-03-11 19:05:39+00:00,The core files for RISCv designs.,dev-board-tech/hdl-core-riscv-lite,Verilog,hdl-core-riscv-lite,88,8,2023-11-07 12:53:53+00:00,0
9117,247426143,https://github.com/1Allison/8bit-RISC-CPU.git,2020-03-15 08:11:32+00:00,用verilog设计8位cpu,1Allison/8bit-RISC-CPU,Verilog,8bit-RISC-CPU,96,8,2024-10-21 03:28:43+00:00,1
9118,251692020,https://github.com/mattvenn/formal-intro-course.git,2020-03-31 18:15:00+00:00,materials for Formal Verification introduction course,mattvenn/formal-intro-course,Verilog,formal-intro-course,8274,8,2024-07-10 03:55:59+00:00,4
9119,247262853,https://github.com/hht238000/QP_solver-LVI_PDNN-FPGA_Implementation.git,2020-03-14 11:22:39+00:00,Design and Implementation of Primal-Dual Neural Network FPGA Based on LVI for Solving Quadratic Programming Problems,hht238000/QP_solver-LVI_PDNN-FPGA_Implementation,Verilog,QP_solver-LVI_PDNN-FPGA_Implementation,1300,8,2023-09-21 03:25:54+00:00,1
9120,250409600,https://github.com/UT-LCA/tpu_like_design.git,2020-03-27 01:10:19+00:00,This repo contains a parameterizable TPU-like design (in Verilog) that will be overlayed onto an FPGA (probably PYNQ). We plan to add this design to VTR to serve as a benchmark for FPGA architecture exploration. ,UT-LCA/tpu_like_design,Verilog,tpu_like_design,283192,7,2024-04-11 03:06:50+00:00,1
9121,246990007,https://github.com/wangchenxuhit/iVerilogLab.git,2020-03-13 04:45:39+00:00,Lab code for Chenxu's Verilog teaching.,wangchenxuhit/iVerilogLab,Verilog,iVerilogLab,59,7,2024-06-11 02:54:25+00:00,1
9122,243442571,https://github.com/nietzhuang/2019-CIC-Contest---Image-Convolutional-Circuit-Design.git,2020-02-27 05:55:44+00:00,2019 CIC contest preliminary topic,nietzhuang/2019-CIC-Contest---Image-Convolutional-Circuit-Design,Verilog,2019-CIC-Contest---Image-Convolutional-Circuit-Design,4156,7,2024-09-01 12:55:38+00:00,0
9123,244102241,https://github.com/RobertRWu/Dynamic-Pipeline-CPU.git,2020-03-01 06:56:00+00:00,A simple dynamic pipeline CPU with 54 instructions based on MIPS architecture.,RobertRWu/Dynamic-Pipeline-CPU,Verilog,Dynamic-Pipeline-CPU,482,7,2023-12-24 09:18:04+00:00,0
9124,247900378,https://github.com/archlab-naist/Double-CME-SHA256.git,2020-03-17 06:56:10+00:00,,archlab-naist/Double-CME-SHA256,Verilog,Double-CME-SHA256,238,7,2024-10-11 10:13:55+00:00,6
9125,249017273,https://github.com/QianfengClarkShen/lbus_axis_converter.git,2020-03-21 16:37:07+00:00,Lbus to AXI4-Stream converter in verilog,QianfengClarkShen/lbus_axis_converter,Verilog,lbus_axis_converter,294,7,2024-08-26 02:27:26+00:00,3
9126,249484991,https://github.com/kunichiko/FPGA-X68k-DE0CV-OPM-JT51.git,2020-03-23 16:31:33+00:00,OPM alternative implementation for F68k using JT51.,kunichiko/FPGA-X68k-DE0CV-OPM-JT51,Verilog,FPGA-X68k-DE0CV-OPM-JT51,49,7,2023-11-20 20:21:58+00:00,0
9127,245568290,https://github.com/ExerciseBook/MIPSModel.git,2020-03-07 04:30:44+00:00,计算机组成与设计课程设计,ExerciseBook/MIPSModel,Verilog,MIPSModel,89,6,2022-03-30 07:54:45+00:00,1
9128,247437429,https://github.com/MiSTer-devel/Arcade-Zaxxon_MiSTer.git,2020-03-15 09:38:22+00:00,VHDL Zaxxon,MiSTer-devel/Arcade-Zaxxon_MiSTer,Verilog,Arcade-Zaxxon_MiSTer,13403,6,2024-05-25 13:50:55+00:00,8
9129,251026812,https://github.com/lishinho/SCU-Courses.git,2020-03-29 12:29:25+00:00,四川大学课程共享计划,lishinho/SCU-Courses,Verilog,SCU-Courses,567742,6,2024-06-24 11:49:12+00:00,1
9130,248830623,https://github.com/kowsyap/verilog-projects.git,2020-03-20 18:56:10+00:00,verilog hdl codes of various algorithms and circuits,kowsyap/verilog-projects,Verilog,verilog-projects,87,6,2024-08-24 18:07:51+00:00,1
9131,244686033,https://github.com/marsohod4you/UsbHost.git,2020-03-03 16:27:38+00:00,Simple FIFO-based USB Host Controller,marsohod4you/UsbHost,Verilog,UsbHost,76,6,2023-05-28 19:29:56+00:00,3
9132,250971329,https://github.com/Martoni/MartoniColorlight.git,2020-03-29 06:46:56+00:00,Personnal Colorlight 5A-75B projects,Martoni/MartoniColorlight,Verilog,MartoniColorlight,63,6,2022-11-23 19:59:27+00:00,1
9133,249090651,https://github.com/kuashio/brainfuck_uP.git,2020-03-22 01:17:08+00:00,A brainfuck-native soft processor written in Verilog.,kuashio/brainfuck_uP,Verilog,brainfuck_uP,770,6,2021-01-14 05:49:42+00:00,1
9134,247977446,https://github.com/chiranjeev-singhal/Verilog-AHB.git,2020-03-17 13:30:44+00:00,Ready to use RTL designs in Verilog,chiranjeev-singhal/Verilog-AHB,Verilog,Verilog-AHB,8,6,2023-04-27 05:40:05+00:00,0
9135,245535440,https://github.com/KevinWang96/EE599_YihaoWang_7410178057.git,2020-03-06 23:31:15+00:00,EE599 Accelerated Computing on FPGA,KevinWang96/EE599_YihaoWang_7410178057,Verilog,EE599_YihaoWang_7410178057,10762,6,2024-02-21 15:46:02+00:00,3
9136,248914155,https://github.com/LONG-xy/CPU-experiment.git,2020-03-21 05:38:14+00:00,Verilog语言设计的MIPS架构CPU,LONG-xy/CPU-experiment,Verilog,CPU-experiment,52592,5,2024-05-30 01:10:26+00:00,0
9137,244101169,https://github.com/RobertRWu/Static-Pipeline-CPU.git,2020-03-01 06:46:48+00:00,A simple static pipeline CPU with 54 instructions based on MIPS architecture.,RobertRWu/Static-Pipeline-CPU,Verilog,Static-Pipeline-CPU,480,5,2024-09-28 14:45:25+00:00,1
9138,249174299,https://github.com/AugustinJose1221/FFTx16.git,2020-03-22 12:02:47+00:00,Verilog code for a 16 point FFT for FPGA,AugustinJose1221/FFTx16,Verilog,FFTx16,10,5,2023-09-07 01:52:39+00:00,0
9139,245007922,https://github.com/danielholanda/LeBug.git,2020-03-04 21:30:08+00:00,Flexible Instrumentation for Live On-Chip Debug of Machine Learning Training on FPGAs,danielholanda/LeBug,Verilog,LeBug,28378,5,2022-02-25 03:18:39+00:00,5
9140,248965121,https://github.com/jiangwx/EE216-2020.git,2020-03-21 11:48:26+00:00,Tutorials for EE216-2020,jiangwx/EE216-2020,Verilog,EE216-2020,1434,5,2021-07-21 07:09:46+00:00,1
9141,249985232,https://github.com/amungo/nut8nt-gateware.git,2020-03-25 13:25:51+00:00,,amungo/nut8nt-gateware,Verilog,nut8nt-gateware,20989,5,2023-11-17 10:12:56+00:00,7
9142,244790973,https://github.com/akita11/MandelbrotTangNano.git,2020-03-04 02:40:13+00:00,Mandelbrot calculation accelerator,akita11/MandelbrotTangNano,Verilog,MandelbrotTangNano,18,4,2022-01-25 14:07:22+00:00,0
9143,243875119,https://github.com/vlvassilev/network-interconnect-tester-cores.git,2020-02-28 23:53:38+00:00,Library of cores for network interconnect tester instruments,vlvassilev/network-interconnect-tester-cores,Verilog,network-interconnect-tester-cores,1952,4,2024-06-27 00:48:04+00:00,4
9144,245827910,https://github.com/vipinkmenon/imageFilterIP.git,2020-03-08 14:19:34+00:00,Source code for AXI4-Stream based image inversion IP,vipinkmenon/imageFilterIP,Verilog,imageFilterIP,12,4,2024-08-05 13:35:28+00:00,0
9145,249175578,https://github.com/PeterSH6/Computer_OrganizeAndDesign.git,2020-03-22 12:10:34+00:00,,PeterSH6/Computer_OrganizeAndDesign,Verilog,Computer_OrganizeAndDesign,5950,4,2020-07-03 12:42:11+00:00,0
9146,247102052,https://github.com/scarv/aes-risc-pipeline.git,2020-03-13 15:21:53+00:00,Ways to accelerate AES in a RISC-like CPU pipeline.,scarv/aes-risc-pipeline,Verilog,aes-risc-pipeline,1703,4,2024-05-14 17:38:35+00:00,4
9147,250821570,https://github.com/Abhay-Rj/RISC-V.git,2020-03-28 14:55:01+00:00,Pipelined RV32I Processor,Abhay-Rj/RISC-V,Verilog,RISC-V,54,4,2021-05-07 12:59:23+00:00,1
9148,247248436,https://github.com/MarsWang1996/SOC-Course-Design.git,2020-03-14 09:35:37+00:00,图像Sobel增强,MarsWang1996/SOC-Course-Design,Verilog,SOC-Course-Design,68270,4,2024-01-12 05:33:25+00:00,1
9149,245328418,https://github.com/isuckatdrifting/verilog-dvp.git,2020-03-06 04:17:11+00:00,"verilog dvp transceivers, TX implemented on Arty A7-35T, RX implemented on Basys 3 with direct VGA output",isuckatdrifting/verilog-dvp,Verilog,verilog-dvp,55,4,2023-12-25 06:22:00+00:00,1
9150,245486439,https://github.com/searsm8/MSDAP.git,2020-03-06 18:03:56+00:00,"Verilog project to implement an ASIC chip from specification to tape out. Performs audio filtering, known as the Mini Stereo Digital Audio Processor (MSDAP)",searsm8/MSDAP,Verilog,MSDAP,27071,4,2024-03-25 19:09:25+00:00,0
9151,250110731,https://github.com/pouryahoseini/Genetic-Algorithm-Processor.git,2020-03-25 23:00:16+00:00,A digital  genetic algorithm processor,pouryahoseini/Genetic-Algorithm-Processor,Verilog,Genetic-Algorithm-Processor,4185,4,2024-10-09 18:47:27+00:00,1
9152,252335744,https://github.com/Certseeds/CS207_Digital_Design.git,2020-04-02 02:26:57+00:00,SUSTech CS207 Digital Design  2018Fall Materials.,Certseeds/CS207_Digital_Design,Verilog,CS207_Digital_Design,15827,4,2023-04-14 07:09:20+00:00,0
9153,247023228,https://github.com/Dhiraj03/MIPSALU_Verilog.git,2020-03-13 08:32:31+00:00,Verilog code for 32-bit ALU in MIPS ISA.,Dhiraj03/MIPSALU_Verilog,Verilog,MIPSALU_Verilog,10,4,2024-08-21 20:11:58+00:00,3
9154,247465348,https://github.com/AugustinJose1221/FFT1024.git,2020-03-15 12:49:56+00:00,Testing repo for FFT with 1024 sampling rate,AugustinJose1221/FFT1024,Verilog,FFT1024,6,4,2024-03-05 03:11:57+00:00,0
9155,246672981,https://github.com/susiejojo/MIPS_processor.git,2020-03-11 20:26:04+00:00,"A simple MIPS processor implemented using Verilog capable of supporting basic I,J and R type instructions. Built using Xilinx Vivado 2019.1",susiejojo/MIPS_processor,Verilog,MIPS_processor,170,4,2020-10-06 13:36:26+00:00,1
9156,248132197,https://github.com/laze44/eecs151_lab.git,2020-03-18 03:44:37+00:00,,laze44/eecs151_lab,Verilog,eecs151_lab,7397,4,2024-07-14 09:26:06+00:00,1
9157,248994481,https://github.com/robprojects/gameboylcd-fpga.git,2020-03-21 14:36:51+00:00,Drive an ILI9341 based LCD from an original Gameboy using an FPGA,robprojects/gameboylcd-fpga,Verilog,gameboylcd-fpga,7,4,2023-12-26 01:35:57+00:00,0
9158,246656646,https://github.com/dev-board-tech/hdl-core-common.git,2020-03-11 19:00:46+00:00,HDL IO modules and utilities for core designs.,dev-board-tech/hdl-core-common,Verilog,hdl-core-common,253,4,2023-10-24 02:32:53+00:00,0
9159,247000218,https://github.com/nietzhuang/2019-CIC-Contest---IoT-Data-Filtering.git,2020-03-13 06:09:29+00:00,2019 CIC contest Final topic,nietzhuang/2019-CIC-Contest---IoT-Data-Filtering,Verilog,2019-CIC-Contest---IoT-Data-Filtering,903,4,2024-04-13 07:10:48+00:00,0
9160,249382384,https://github.com/akita11/MandelbrotTang.git,2020-03-23 09:05:42+00:00,Calculate Mandelbrot set on SiPEED's Tang,akita11/MandelbrotTang,Verilog,MandelbrotTang,8920,3,2020-12-10 06:49:12+00:00,0
9161,245122044,https://github.com/mbekmyrz/lstm.git,2020-03-05 09:36:45+00:00,Scripts for the LSTM project,mbekmyrz/lstm,Verilog,lstm,170,3,2024-08-13 11:33:32+00:00,0
9162,248483312,https://github.com/kowsyap/8-bit-harvard-processor.git,2020-03-19 11:15:51+00:00,verilog hdl design of a 8 bit harvard processor,kowsyap/8-bit-harvard-processor,Verilog,8-bit-harvard-processor,1024,3,2024-04-19 14:34:50+00:00,1
9163,243966621,https://github.com/denchu314/denchu_cpu.git,2020-02-29 12:40:41+00:00,,denchu314/denchu_cpu,Verilog,denchu_cpu,1656,3,2022-08-12 03:53:25+00:00,0
9164,250477467,https://github.com/majorlin/xloader.git,2020-03-27 08:14:35+00:00,Xilinx FPGA loader,majorlin/xloader,Verilog,xloader,338,3,2023-11-12 07:49:41+00:00,1
9165,244466833,https://github.com/MrNullPointer/BIST-Implementation.git,2020-03-02 20:20:17+00:00,"Designed and implemented the DFT tool in Verilog to add BIST capabilities to any given digital circuit. The components Pattern Generator (PG), Response analyzer (RA), and the BIST controller were designed to form a complete BIST circuit. The implementation of BIST circuitry was carried out on an Arithmetic Unit.",MrNullPointer/BIST-Implementation,Verilog,BIST-Implementation,661,3,2024-05-03 13:04:37+00:00,2
9166,245791882,https://github.com/xingyuuchen/Pipeline-CPU-mips32.git,2020-03-08 10:11:58+00:00,基于MIPS32指令集（部分指令）的五级流水线CPU。验证方法：使用指令跑通了斐波那契数列（可用寄存器指定项数）。,xingyuuchen/Pipeline-CPU-mips32,Verilog,Pipeline-CPU-mips32,6,3,2022-11-26 00:57:01+00:00,1
9167,248900615,https://github.com/cisen/32bit_RISC-V.git,2020-03-21 03:36:56+00:00,RV32I指令集的32bit RISC-V处理器,cisen/32bit_RISC-V,,32bit_RISC-V,1744,3,2024-05-20 15:38:15+00:00,3
9168,250114473,https://github.com/UCLA-VAST/Bonsai.git,2020-03-25 23:27:07+00:00,,UCLA-VAST/Bonsai,Verilog,Bonsai,214,3,2024-10-13 20:41:31+00:00,0
9169,252347149,https://github.com/linYDTHU/pipeline_CPU.git,2020-04-02 03:35:14+00:00,pipeline_CPU basic implementation,linYDTHU/pipeline_CPU,Verilog,pipeline_CPU,244,3,2022-11-04 13:22:01+00:00,0
9170,245985399,https://github.com/fumimaker/Hello_TangPrimer.git,2020-03-09 08:49:51+00:00,Test samples of FPGA Sipeed TangPrimer,fumimaker/Hello_TangPrimer,Verilog,Hello_TangPrimer,19322,3,2023-12-19 07:07:31+00:00,0
9171,249539153,https://github.com/VladikNeVladik/VGA-Renderer.git,2020-03-23 20:39:38+00:00,"FPGA-based RV32I Processor + VGA Video Generator + UART Reciever = A Good Visualisation Of STM32 ""Space Invaders""",VladikNeVladik/VGA-Renderer,Verilog,VGA-Renderer,55,3,2023-08-29 16:04:25+00:00,0
9172,245488842,https://github.com/JB-toriel/MIPS-R2000.git,2020-03-06 18:17:46+00:00,,JB-toriel/MIPS-R2000,Verilog,MIPS-R2000,5197,3,2023-10-05 08:07:30+00:00,1
9173,249391963,https://github.com/Tungluai/Booth-encoded-Wallance-Tree-Multiplier.git,2020-03-23 09:50:28+00:00,16 x 16 bits Signed Interger Number Wallance Multiplier Based on Booth Algorithm,Tungluai/Booth-encoded-Wallance-Tree-Multiplier,Verilog,Booth-encoded-Wallance-Tree-Multiplier,153,3,2023-11-21 07:15:23+00:00,0
9174,250412163,https://github.com/TrustworthyComputing/Romeo.git,2020-03-27 01:28:10+00:00,,TrustworthyComputing/Romeo,Verilog,Romeo,2122,3,2023-06-23 02:58:57+00:00,0
9175,247523216,https://github.com/hdl-util/i2c-demo.git,2020-03-15 18:09:08+00:00,Demo of i2c,hdl-util/i2c-demo,Verilog,i2c-demo,13,3,2023-12-14 14:36:41+00:00,0
9176,247226108,https://github.com/KevinWang96/EE577b-HW.git,2020-03-14 06:42:33+00:00,,KevinWang96/EE577b-HW,Verilog,EE577b-HW,15174,3,2023-10-09 21:32:25+00:00,2
9177,244472679,https://github.com/MiSTer-devel/Arcade-Popeye_MiSTer.git,2020-03-02 20:51:26+00:00,Arcade: Popeye for MiSTer,MiSTer-devel/Arcade-Popeye_MiSTer,Verilog,Arcade-Popeye_MiSTer,4839,3,2024-06-02 03:26:08+00:00,8
9178,245398417,https://github.com/smita181298/MACUnit.git,2020-03-06 11:06:42+00:00,Multiplier Accumulator unit using booth multiplier and carry select adder,smita181298/MACUnit,Verilog,MACUnit,3,3,2023-10-15 16:11:56+00:00,0
9179,252282161,https://github.com/npetersen2/iCE40_Template.git,2020-04-01 20:41:07+00:00,Template HDL files for getting started with the Lattice iCE40 FPGAs,npetersen2/iCE40_Template,Verilog,iCE40_Template,12,3,2024-10-27 18:26:14+00:00,1
9180,250223636,https://github.com/StefanGheorghe996/Bus-Arbiter.git,2020-03-26 10:10:33+00:00,Master - First Year - Second Semester - NOC Project,StefanGheorghe996/Bus-Arbiter,Verilog,Bus-Arbiter,3092,3,2023-06-20 03:42:33+00:00,0
9181,250276892,https://github.com/orangecalculator/simple-tsc-cpu.git,2020-03-26 14:12:26+00:00,Simple TSC Cpu in Computer Organization 2019-1,orangecalculator/simple-tsc-cpu,Verilog,simple-tsc-cpu,65,3,2023-07-30 07:56:29+00:00,0
9182,244098993,https://github.com/RobertRWu/VGA-Verilog.git,2020-03-01 06:27:43+00:00,A simple VGA interface for FPGA written in verilog.,RobertRWu/VGA-Verilog,Verilog,VGA-Verilog,2,3,2022-11-23 03:53:54+00:00,0
9183,247106433,https://github.com/TomLBZ/EE2026_FinalProject2020S1.git,2020-03-13 15:43:17+00:00,EE 2026 Final Project (Group) 2020 S1,TomLBZ/EE2026_FinalProject2020S1,Verilog,EE2026_FinalProject2020S1,32342,3,2020-09-04 07:25:12+00:00,0
9184,252047106,https://github.com/SidharthMehta/Tanh-unit.git,2020-04-01 02:05:37+00:00,"Created a Tanh gate for LSTM cell, a type of neural network using RTL with the goal of least area and execution time product",SidharthMehta/Tanh-unit,Verilog,Tanh-unit,669,3,2024-06-15 02:19:47+00:00,0
9185,244499633,https://github.com/pgroup-usc/edge-centric-graph-processing.git,2020-03-02 23:44:05+00:00,,pgroup-usc/edge-centric-graph-processing,Verilog,edge-centric-graph-processing,32,3,2024-06-18 08:58:49+00:00,1
9186,244264359,https://github.com/Sh-Zh-7/tiny-CPU.git,2020-03-02 02:42:01+00:00,Tiny series: A handwritten CPU of MIPS instruction set.,Sh-Zh-7/tiny-CPU,Verilog,tiny-CPU,2666,2,2022-04-16 02:17:21+00:00,0
9187,245304965,https://github.com/jhpark1013/image_rotator.git,2020-03-06 01:34:39+00:00,FPGA project for rotating AXI stream images.,jhpark1013/image_rotator,Verilog,image_rotator,750,2,2024-08-08 21:01:50+00:00,1
9188,252265768,https://github.com/dirkmo/uart2wb.git,2020-04-01 19:16:49+00:00,uart-to-wishbone bridge,dirkmo/uart2wb,Verilog,uart2wb,8,2,2024-09-20 07:50:35+00:00,2
9189,250157251,https://github.com/Ji-Keyu/Super-Mario-War-on-FPGA.git,2020-03-26 04:02:17+00:00,"A very naive replicate of the super mario war mini game. Written in Verilog. Testing was done with Xilinx ISE design suite, Digilent Nexys3 FPGA board and a compatible pmod joystick.",Ji-Keyu/Super-Mario-War-on-FPGA,Verilog,Super-Mario-War-on-FPGA,232,2,2023-10-06 02:41:20+00:00,0
9190,249562653,https://github.com/M0WUT/Microwave_SDR_HDL.git,2020-03-23 22:58:24+00:00,,M0WUT/Microwave_SDR_HDL,Verilog,Microwave_SDR_HDL,12,2,2022-04-27 18:41:55+00:00,1
9191,248435663,https://github.com/yxgi5/i2c_bypass_fpga.git,2020-03-19 07:15:36+00:00,i2c signal bypass fpga,yxgi5/i2c_bypass_fpga,Verilog,i2c_bypass_fpga,317,2,2024-08-09 12:07:07+00:00,0
9192,243465338,https://github.com/QPham-H/Artifical-Neural-Network-on-FPGA.git,2020-02-27 08:11:00+00:00,"UIUC's ECE 385. Coded from scratch, a single layer neural network within a Field Programmable Gate Array (in Verilog code) as a proof of concept that it can be trained on any image in real time. The program was robust enough to be able to detect whether a person was smiling or not in from the camera.",QPham-H/Artifical-Neural-Network-on-FPGA,Verilog,Artifical-Neural-Network-on-FPGA,1892,2,2024-09-04 01:37:28+00:00,0
9193,248862572,https://github.com/KhaledMoataz/ODE_Accelerator.git,2020-03-20 22:18:27+00:00,A chip for solving ODE using Forward Euler method,KhaledMoataz/ODE_Accelerator,Verilog,ODE_Accelerator,3454,2,2024-05-24 14:13:11+00:00,2
9194,244454648,https://github.com/nehaprabhu1718/Simple-Verilog---Lab2.git,2020-03-02 19:17:02+00:00,"This project is a part of my CS233 class (Computer Architecture). Here, I built a simple working ALU using Verilog. ",nehaprabhu1718/Simple-Verilog---Lab2,Verilog,Simple-Verilog---Lab2,118,2,2024-08-19 20:00:00+00:00,0
9195,244432840,https://github.com/vanjoe/ORCA.git,2020-03-02 17:30:34+00:00,,vanjoe/ORCA,Verilog,ORCA,7728,2,2020-04-03 06:23:30+00:00,4
9196,247167016,https://github.com/z80-ro/verilog-tests.git,2020-03-13 21:48:29+00:00,Tests with verilog ,z80-ro/verilog-tests,Verilog,verilog-tests,11,2,2022-12-03 03:07:27+00:00,0
9197,248133098,https://github.com/Yongxiang-Guo/Verilog_DS18B20.git,2020-03-18 03:50:58+00:00,控制DS18B20温度传感器实时显示温度,Yongxiang-Guo/Verilog_DS18B20,Verilog,Verilog_DS18B20,8,2,2023-08-04 08:04:43+00:00,1
9198,244702381,https://github.com/osafune/usjtag.git,2020-03-03 17:44:43+00:00,USB-Serial to Soft core JTAG I/O,osafune/usjtag,Verilog,usjtag,144,2,2021-01-03 19:19:57+00:00,2
9199,247143840,https://github.com/DhruvkBhatt/mips-single-cycle.git,2020-03-13 19:07:08+00:00,This contain mips single cycle code,DhruvkBhatt/mips-single-cycle,Verilog,mips-single-cycle,13,2,2024-05-12 18:52:46+00:00,0
9200,249646964,https://github.com/heymesut/ASIC_SHA256.git,2020-03-24 08:01:01+00:00,an ASIC implement of SHA256,heymesut/ASIC_SHA256,Verilog,ASIC_SHA256,3201,2,2023-01-26 02:01:14+00:00,0
9201,251248709,https://github.com/sharondevs/VLSI.git,2020-03-30 08:43:54+00:00,Bufferless deflection router verilog design,sharondevs/VLSI,Verilog,VLSI,224,2,2022-06-23 18:34:41+00:00,1
9202,251679270,https://github.com/diocorreia/digital-fm-stereo-modulator.git,2020-03-31 17:26:52+00:00,All-digital FM Stereo Modulator described in Verilog.,diocorreia/digital-fm-stereo-modulator,Verilog,digital-fm-stereo-modulator,400,2,2022-02-23 10:38:39+00:00,2
9203,252361174,https://github.com/Paulatil/computer-aided-design.git,2020-04-02 05:11:35+00:00,source files for the computer-auded-design projects,Paulatil/computer-aided-design,Verilog,computer-aided-design,18,2,2024-04-01 13:07:14+00:00,0
9204,244574729,https://github.com/SHIELDJY/ZhixinTongde_WJ100.git,2020-03-03 07:55:42+00:00,GitHub repository for Tongji Uni. Team Zhixin Tongde based on WJ100 FPGA,SHIELDJY/ZhixinTongde_WJ100,Verilog,ZhixinTongde_WJ100,535564,2,2020-09-03 06:15:46+00:00,0
9205,246913262,https://github.com/DhruvkBhatt/non_restoring_divider.git,2020-03-12 19:18:05+00:00,Verilog code for non restoring divider,DhruvkBhatt/non_restoring_divider,Verilog,non_restoring_divider,9,2,2024-05-12 18:52:41+00:00,0
9206,247766962,https://github.com/DhruvkBhatt/mips_multi_cycle.git,2020-03-16 16:40:15+00:00,,DhruvkBhatt/mips_multi_cycle,Verilog,mips_multi_cycle,13,2,2024-05-12 18:52:44+00:00,0
9207,249003560,https://github.com/rez39/Floatingpointadder.git,2020-03-21 15:23:49+00:00,Verilog implemenation of 32 bit Floating point adder for Normal numbers,rez39/Floatingpointadder,Verilog,Floatingpointadder,5,2,2021-08-04 10:19:35+00:00,2
9208,245553545,https://github.com/JianmingTONG/Activation-Func.git,2020-03-07 02:20:31+00:00,Activation Func,JianmingTONG/Activation-Func,Verilog,Activation-Func,613,2,2024-06-01 13:50:32+00:00,0
9209,252445120,https://github.com/MiSTer-devel/FlappyBird_MiSTer.git,2020-04-02 12:11:18+00:00,Flappy Bird written entirely in discreet logic for MiSTer,MiSTer-devel/FlappyBird_MiSTer,Verilog,FlappyBird_MiSTer,1724,2,2022-03-04 01:37:47+00:00,9
9210,246099344,https://github.com/DhruvkBhatt/16_bit_mips_single_cycle.git,2020-03-09 17:27:41+00:00,Code contains 16 bits mips single cycle,DhruvkBhatt/16_bit_mips_single_cycle,Verilog,16_bit_mips_single_cycle,12,2,2024-05-12 18:52:47+00:00,0
9211,249698900,https://github.com/BoyaoDing/Computer-Architecture.git,2020-03-24 12:12:47+00:00,,BoyaoDing/Computer-Architecture,Verilog,Computer-Architecture,29675,2,2021-05-10 08:37:18+00:00,0
9212,249512292,https://github.com/starbrilliance/SmallPositHDL.git,2020-03-23 18:29:20+00:00,,starbrilliance/SmallPositHDL,Verilog,SmallPositHDL,777,2,2020-11-15 04:49:07+00:00,5
9213,248152286,https://github.com/Hanbyeol-Jang/KW-Uni.git,2020-03-18 06:08:52+00:00,대학 생활 정리,Hanbyeol-Jang/KW-Uni,Verilog,KW-Uni,144683,2,2023-11-27 14:15:49+00:00,0
9214,252147891,https://github.com/Kitrinx/FB1_MiSTer.git,2020-04-01 10:51:40+00:00,Fantasy first generation console written entirely in discreet logic.,Kitrinx/FB1_MiSTer,Verilog,FB1_MiSTer,897,2,2024-02-13 02:56:54+00:00,0
9215,247245878,https://github.com/deigiudi/kayrv32.git,2020-03-14 09:16:41+00:00,"A Verilog implementation of a RISC-V RV32I based microprocessor (classic 5-stage, in-order, single issue)",deigiudi/kayrv32,Verilog,kayrv32,5526,2,2024-07-06 08:46:11+00:00,0
9216,244080239,https://github.com/Gogomoe/SUSTech_CS202_works.git,2020-03-01 03:31:17+00:00,Solutions of exercises in Computer Organization in SUSTech.,Gogomoe/SUSTech_CS202_works,Verilog,SUSTech_CS202_works,6880,2,2024-04-18 02:17:33+00:00,1
9217,243460073,https://github.com/mxmtar/isoiec7816.git,2020-02-27 07:41:08+00:00,,mxmtar/isoiec7816,Verilog,isoiec7816,4,2,2024-10-25 15:13:23+00:00,0
9218,246897147,https://github.com/DhruvkBhatt/Booth_multiplication.git,2020-03-12 17:48:51+00:00,Verilog code for booth multiplier,DhruvkBhatt/Booth_multiplication,Verilog,Booth_multiplication,15,2,2024-05-12 18:52:41+00:00,0
9219,244269474,https://github.com/go4retro/PhantomRAM.git,2020-03-02 03:14:31+00:00,,go4retro/PhantomRAM,Verilog,PhantomRAM,21,2,2023-01-28 19:53:33+00:00,0
9220,244959696,https://github.com/mbekmyrz/max-number-finder.git,2020-03-04 17:16:31+00:00,IC Design Project in Verilog.,mbekmyrz/max-number-finder,Verilog,max-number-finder,1857,2,2020-05-31 09:44:33+00:00,0
9221,245032140,https://github.com/FakeNameSE/fpga_accelerator.git,2020-03-05 00:21:09+00:00,Final Project for CS 241 Honors,FakeNameSE/fpga_accelerator,Verilog,fpga_accelerator,795,2,2020-09-04 04:45:32+00:00,0
9222,249604959,https://github.com/zaozaofeng/huffmanCode.git,2020-03-24 03:35:55+00:00,,zaozaofeng/huffmanCode,Verilog,huffmanCode,12,2,2024-02-14 11:59:20+00:00,0
9223,249658480,https://github.com/john777100/Pipeline-RISC-V-CPU.git,2020-03-24 08:58:01+00:00,"Final project of course ""Digital System Design"" supervised by Prof. An-Yeu Wu(with branch prediction and compression support)",john777100/Pipeline-RISC-V-CPU,Verilog,Pipeline-RISC-V-CPU,10018,2,2024-06-04 03:15:24+00:00,1
9224,244949708,https://github.com/secworks/chaskey.git,2020-03-04 16:30:06+00:00,Verilog implementation of the Chaskey lightweight message authentication code (MAC) function.,secworks/chaskey,Verilog,chaskey,52,2,2022-06-06 06:54:45+00:00,2
9225,252725321,https://github.com/TausifIqbal/multicycle_datapath_for_risc_v_processor.git,2020-04-03 12:25:49+00:00,,TausifIqbal/multicycle_datapath_for_risc_v_processor,Verilog,multicycle_datapath_for_risc_v_processor,15,2,2024-10-29 07:03:41+00:00,0
9226,246084606,https://github.com/tan14007/HWSynQuiz2020.git,2020-03-09 16:19:25+00:00,Editorial and Answer for 2110363 Hardware Synthesis Lab (2019/2),tan14007/HWSynQuiz2020,Verilog,HWSynQuiz2020,7544,2,2022-01-11 13:31:11+00:00,0
9227,250023338,https://github.com/shrutiprakashgupta/Approximate-1D-DCT-architecture.git,2020-03-25 15:55:15+00:00,This is a Verilog implementation of pipelined architecture for the computation of 1D 8-point DCT. This is an approximate architecture which uses only 12 adders and no multipliers for the whole computation.,shrutiprakashgupta/Approximate-1D-DCT-architecture,Verilog,Approximate-1D-DCT-architecture,483,2,2024-06-04 02:33:49+00:00,3
9228,244267839,https://github.com/zhb2000/ComputerOrganizationExperiment.git,2020-03-02 03:03:49+00:00,计算机组成与设计课程实验,zhb2000/ComputerOrganizationExperiment,Verilog,ComputerOrganizationExperiment,915,1,2022-03-30 07:55:30+00:00,0
9229,247634779,https://github.com/dongsibo/cscb58-project.git,2020-03-16 07:12:47+00:00,CSCB58H3 FPGA Project,dongsibo/cscb58-project,Verilog,cscb58-project,4552,1,2022-04-06 02:14:12+00:00,0
9230,247363268,https://github.com/cn-pub/lab.git,2020-03-14 22:31:48+00:00,,cn-pub/lab,Verilog,lab,114,1,2020-04-27 09:40:39+00:00,0
9231,247397280,https://github.com/ishitadatta/BarrelShifter.git,2020-03-15 03:52:35+00:00,:electric_plug: Digital Design and Computer Organisation - Mini Project,ishitadatta/BarrelShifter,Verilog,BarrelShifter,2,1,2023-08-07 08:25:38+00:00,0
9232,245014661,https://github.com/begumcelik/automated-teller-machine-design.git,2020-03-04 22:11:48+00:00,Automated Teller Machine (ATM) designed using Verilog and implemented on the BASYS FPGA board,begumcelik/automated-teller-machine-design,Verilog,automated-teller-machine-design,25,1,2023-04-14 17:22:44+00:00,2
9233,252294615,https://github.com/mokumus/BitSequenceDetector-VHDL.git,2020-04-01 21:51:40+00:00,5-bit sequence detector that detects '10111' bit pattern. Implemented using structural  Verilog HDL.,mokumus/BitSequenceDetector-VHDL,Verilog,BitSequenceDetector-VHDL,397,1,2022-11-01 15:48:54+00:00,1
9234,249013449,https://github.com/2php/nco_sin_gen.git,2020-03-21 16:16:29+00:00,numerically controlled oscillator for generating sinusoidal signal for Stratix IV board,2php/nco_sin_gen,,nco_sin_gen,8126,1,2023-11-15 16:04:44+00:00,0
9235,246656624,https://github.com/marqs85/ic_frontends.git,2020-03-11 19:00:41+00:00,,marqs85/ic_frontends,Verilog,ic_frontends,44,1,2024-07-16 12:03:00+00:00,0
9236,244474605,https://github.com/janFrancoo/Verilog-Lib.git,2020-03-02 21:02:12+00:00,My verilog code store & examples,janFrancoo/Verilog-Lib,Verilog,Verilog-Lib,6746,1,2021-09-30 08:38:47+00:00,0
9237,249688397,https://github.com/boltma/Digital-Logic-and-Processor.git,2020-03-24 11:19:57+00:00,Course experiments for THUEE Fundamental of Digital Logic and Processor 2020,boltma/Digital-Logic-and-Processor,Verilog,Digital-Logic-and-Processor,5045,1,2023-01-28 02:10:17+00:00,0
9238,250110236,https://github.com/nshcat/risc-v.git,2020-03-25 22:56:49+00:00,Single-cycle RISC-V RV32EI Microcontroller for FPGAs,nshcat/risc-v,Verilog,risc-v,436,1,2022-02-23 01:23:15+00:00,0
9239,245961821,https://github.com/nus-wira/EE2026-FPGA-Project.git,2020-03-09 06:39:35+00:00,Sound & Entertainment System built using Verilog,nus-wira/EE2026-FPGA-Project,Verilog,EE2026-FPGA-Project,2437,1,2024-03-21 20:27:07+00:00,1
9240,250716300,https://github.com/PannenetsF/CS-APP-Solutions.git,2020-03-28 04:46:25+00:00,Homework Of CS:APP,PannenetsF/CS-APP-Solutions,Verilog,CS-APP-Solutions,26054,1,2024-05-29 09:12:04+00:00,0
9241,247571910,https://github.com/bdiaz29/Fused-Multiply-adder.git,2020-03-15 23:50:01+00:00,Fused Multiply Adder implemented in verilog ,bdiaz29/Fused-Multiply-adder,Verilog,Fused-Multiply-adder,3,1,2022-03-29 07:25:07+00:00,0
9242,250399333,https://github.com/ELINGAP-7545/lab04-grupo-7.git,2020-03-26 23:58:26+00:00,lab04-grupo-7 created by GitHub Classroom,ELINGAP-7545/lab04-grupo-7,Verilog,lab04-grupo-7,2993,1,2020-04-07 03:51:55+00:00,1
9243,252253053,https://github.com/programmable-logic-tools/logic-block-library.git,2020-04-01 18:16:43+00:00,A library of basic building blocks for programmable logic designs,programmable-logic-tools/logic-block-library,Verilog,logic-block-library,109,1,2021-03-05 17:26:16+00:00,2
9244,249586320,https://github.com/kranthij22/Verilog-.git,2020-03-24 01:45:15+00:00,,kranthij22/Verilog-,Verilog,Verilog-,13,1,2021-03-24 01:40:59+00:00,0
9245,249549034,https://github.com/abhishekkydv8/Logic-Design.git,2020-03-23 21:33:52+00:00,Verilog,abhishekkydv8/Logic-Design,Verilog,Logic-Design,40,1,2020-05-20 20:54:08+00:00,0
9246,247786298,https://github.com/vmetodiev/pwm4sdr.git,2020-03-16 18:14:40+00:00,Pulse Width Modulation for Software Defined Radio,vmetodiev/pwm4sdr,Verilog,pwm4sdr,4307,1,2022-10-25 11:23:46+00:00,0
9247,248853550,https://github.com/m4j0rt0m/pulse-generator.git,2020-03-20 21:15:59+00:00,DE0 Nano Blinking LED test,m4j0rt0m/pulse-generator,Verilog,pulse-generator,34,1,2020-07-22 12:20:12+00:00,0
9248,248650253,https://github.com/rentaohu/FPGA-digital_recogniton.git,2020-03-20 02:26:32+00:00,digital recognition based on FPGA using camera ov5640 and Vga screen,rentaohu/FPGA-digital_recogniton,Verilog,FPGA-digital_recogniton,12,1,2023-06-04 13:05:01+00:00,0
9249,249493793,https://github.com/anguyen721/TEAM18EIS.git,2020-03-23 17:07:50+00:00,,anguyen721/TEAM18EIS,Verilog,TEAM18EIS,21535,1,2020-05-05 03:16:34+00:00,1
9250,243909947,https://github.com/nju-mips/workbench.git,2020-02-29 05:23:43+00:00,"Workbench of nju-mips, this repo implements a ready-to-work framework for CPU development. It uses differential testing to help find implementation bugs.",nju-mips/workbench,Verilog,workbench,353,1,2022-03-14 13:30:00+00:00,3
9251,252171284,https://github.com/draftsmann/kotlin.git,2020-04-01 12:39:28+00:00,FPGA_PROJECTS,draftsmann/kotlin,Verilog,kotlin,76470,1,2020-04-16 13:34:01+00:00,1
9252,251398627,https://github.com/dajoariando/NMR_PCBv6_HDLv1_2020_Quartus.git,2020-03-30 18:49:02+00:00,,dajoariando/NMR_PCBv6_HDLv1_2020_Quartus,Verilog,NMR_PCBv6_HDLv1_2020_Quartus,101671,1,2022-06-16 06:19:43+00:00,1
9253,247589752,https://github.com/milton-pagan/basic-risc-microprocessor.git,2020-03-16 02:09:41+00:00,Implementation of a basic RISC microprocessor based on ARM architecture. Course project for ICOM4215.,milton-pagan/basic-risc-microprocessor,Verilog,basic-risc-microprocessor,429,1,2024-08-22 19:21:04+00:00,1
9254,249707168,https://github.com/zwm/psram.git,2020-03-24 12:51:18+00:00,,zwm/psram,Verilog,psram,18,1,2020-05-07 02:48:04+00:00,1
9255,245668002,https://github.com/ladmanj/rgbi2lcd.git,2020-03-07 16:35:20+00:00,ZX Spectrum RGBI output to 640x480 LCD screen convertor,ladmanj/rgbi2lcd,Verilog,rgbi2lcd,4037,1,2021-08-19 15:54:33+00:00,0
9256,248128509,https://github.com/Yongxiang-Guo/Verilog_uart_fifo_smg.git,2020-03-18 03:21:07+00:00,串口接收任意字符，以ASIIC码形式显示在数码管上,Yongxiang-Guo/Verilog_uart_fifo_smg,Verilog,Verilog_uart_fifo_smg,14,1,2022-09-26 15:46:22+00:00,0
9257,247469030,https://github.com/Dhiraj03/uPowerALU.git,2020-03-15 13:12:16+00:00,Verilog code for 32-bit (64-bit registers) IBM uPower ISA.,Dhiraj03/uPowerALU,Verilog,uPowerALU,23,1,2020-06-05 02:33:37+00:00,0
9258,244096245,https://github.com/RobertRWu/Multi-Cycle-CPU.git,2020-03-01 06:02:28+00:00,A simple multi-cycle CPU with 54 instructions based on MIPS architecture.,RobertRWu/Multi-Cycle-CPU,Verilog,Multi-Cycle-CPU,466,1,2021-09-27 02:47:28+00:00,0
9259,246773513,https://github.com/YN-Zheng/CPU-Simulation-for-CA-course.git,2020-03-12 07:47:23+00:00,For Computer Architecture exercise session,YN-Zheng/CPU-Simulation-for-CA-course,Verilog,CPU-Simulation-for-CA-course,5104,1,2020-07-14 18:48:54+00:00,0
9260,246397139,https://github.com/salmeenessam/mips-single-cycle.git,2020-03-10 20:06:55+00:00,Single Cycle MIPS (Verilog),salmeenessam/mips-single-cycle,Verilog,mips-single-cycle,7,1,2020-03-10 20:54:50+00:00,0
9261,244473762,https://github.com/MrNullPointer/8-bit-Microprocessor.git,2020-03-02 20:57:18+00:00,Design and Implementation an 8-bit Microprocessor in Verilog. The design utilized sixteen 8-bit registers and one accumulator register. The data path was designed in a non-pipelined fashion. ModelSim was leveraged as a simulation environment for design.,MrNullPointer/8-bit-Microprocessor,Verilog,8-bit-Microprocessor,5,1,2020-03-02 20:59:01+00:00,0
9262,251299144,https://github.com/DROZD-01/DROZD-01-PLIS-LAB_2.git,2020-03-30 12:34:38+00:00,Вторая лабораторка (обработка уникальных событий),DROZD-01/DROZD-01-PLIS-LAB_2,Verilog,DROZD-01-PLIS-LAB_2,288,1,2020-05-03 19:26:30+00:00,0
9263,246589491,https://github.com/betrusted-io/gateware-ci.git,2020-03-11 14:12:22+00:00,CI skeleton for building gateware,betrusted-io/gateware-ci,Verilog,gateware-ci,84,1,2023-06-04 10:17:35+00:00,1
9264,245750585,https://github.com/neolixia/SUSTech-RISC-V-MCU.git,2020-03-08 04:17:57+00:00,For RISC-V MCU development,neolixia/SUSTech-RISC-V-MCU,Verilog,SUSTech-RISC-V-MCU,43129,1,2020-04-21 12:42:33+00:00,1
9265,243684321,https://github.com/cornell-ece5745/ece5745-S05-srams.git,2020-02-28 05:17:47+00:00,Section 05: SRAM Generators,cornell-ece5745/ece5745-S05-srams,Verilog,ece5745-S05-srams,394,1,2023-11-07 18:10:39+00:00,0
9266,245567488,https://github.com/zwm/dcmi.git,2020-03-07 04:23:05+00:00,,zwm/dcmi,Verilog,dcmi,40,1,2023-07-18 01:11:00+00:00,0
9267,249796239,https://github.com/dajoariando/NMR_PCBv5_HDLv1_2019_Quartus.git,2020-03-24 19:14:12+00:00,,dajoariando/NMR_PCBv5_HDLv1_2019_Quartus,Verilog,NMR_PCBv5_HDLv1_2019_Quartus,61122,1,2022-06-16 06:20:01+00:00,0
9268,248228911,https://github.com/andreilaur98/Verilog---Multiplication-of-sign-numbers.git,2020-03-18 12:43:37+00:00,,andreilaur98/Verilog---Multiplication-of-sign-numbers,Verilog,Verilog---Multiplication-of-sign-numbers,62,1,2023-04-28 11:48:21+00:00,0
9269,248226604,https://github.com/neurorulez/Mister_Test_Joys.git,2020-03-18 12:33:07+00:00,,neurorulez/Mister_Test_Joys,Verilog,Mister_Test_Joys,3561,1,2021-10-29 08:43:52+00:00,0
9270,246932404,https://github.com/tymcgrew/EEPROM_Data_Logger.git,2020-03-12 21:16:25+00:00,6kHz 8-bit data logger using SPI ADC & I2C EEPROM with an FPGA,tymcgrew/EEPROM_Data_Logger,Verilog,EEPROM_Data_Logger,10490,1,2024-03-08 08:00:12+00:00,0
9271,247983771,https://github.com/chiranjeev-singhal/I2C-verilog.git,2020-03-17 13:58:15+00:00,Simulation of I2C protocol ,chiranjeev-singhal/I2C-verilog,Verilog,I2C-verilog,12,1,2022-12-03 04:10:34+00:00,0
9272,251495994,https://github.com/Allanmon1/CECS-440-Comp-Architecture.git,2020-03-31 03:58:25+00:00,,Allanmon1/CECS-440-Comp-Architecture,Verilog,CECS-440-Comp-Architecture,10,1,2020-07-19 20:15:16+00:00,0
9273,247518507,https://github.com/RomeoMe5/DE10-Nano_cooling.git,2020-03-15 17:42:56+00:00,,RomeoMe5/DE10-Nano_cooling,Verilog,DE10-Nano_cooling,1884,1,2021-05-16 22:27:32+00:00,0
9274,245360916,https://github.com/StefanGheorghe996/Complex-Numbers-Multiplier.git,2020-03-06 07:56:22+00:00,Master - First Year - Second Semester - HDL Project,StefanGheorghe996/Complex-Numbers-Multiplier,Verilog,Complex-Numbers-Multiplier,10945,1,2021-05-13 22:28:24+00:00,0
9275,247015843,https://github.com/narcis4/vga-controller.git,2020-03-13 07:51:07+00:00,,narcis4/vga-controller,Verilog,vga-controller,271,1,2020-10-01 08:04:50+00:00,1
9276,249348235,https://github.com/hungvo0603/EE2026--Project.git,2020-03-23 06:00:16+00:00,"EE2026 Project - Using Basys 3 FPGA Board, Digilent PMODMIC3 and PMODoLEDrgb",hungvo0603/EE2026--Project,Verilog,EE2026--Project,48,1,2020-12-18 12:36:58+00:00,0
9277,243489692,https://github.com/Yan-Zhang-Yi/source_code.git,2020-02-27 10:14:35+00:00,,Yan-Zhang-Yi/source_code,Verilog,source_code,11,1,2023-08-03 17:03:26+00:00,1
9278,249306317,https://github.com/MireleSCos/ULA.git,2020-03-23 01:18:11+00:00,miniprojeto em Verilog,MireleSCos/ULA,Verilog,ULA,6,1,2020-06-21 01:28:25+00:00,0
9279,247176877,https://github.com/aaronshappell/DE1SpaceInvaders.git,2020-03-13 23:12:09+00:00,A hardware implementation of Space Invaders on the DE1_SoC FPGA board for my EE371 final project.,aaronshappell/DE1SpaceInvaders,Verilog,DE1SpaceInvaders,21270,1,2024-05-28 07:05:27+00:00,0
9280,246499309,https://github.com/GhazaleZe/Verilog-Codes.git,2020-03-11 07:06:37+00:00,Simple codes for FPGA,GhazaleZe/Verilog-Codes,Verilog,Verilog-Codes,10,1,2021-12-06 09:28:04+00:00,0
9281,247573521,https://github.com/bdiaz29/MicroController.git,2020-03-16 00:03:59+00:00,Verilog Implentation of a microcontroller,bdiaz29/MicroController,Verilog,MicroController,6,1,2022-01-09 22:35:06+00:00,0
9282,251559140,https://github.com/eiclpy/MIPS.git,2020-03-31 09:36:10+00:00,,eiclpy/MIPS,Verilog,MIPS,10,1,2020-09-20 14:21:51+00:00,0
9283,252366115,https://github.com/Paulatil/Hardware_security1.git,2020-04-02 05:43:40+00:00,,Paulatil/Hardware_security1,Verilog,Hardware_security1,9,1,2020-04-02 06:10:43+00:00,0
9284,252470881,https://github.com/cheungxi/vivado_tcl.git,2020-04-02 13:58:29+00:00,vivado tcl script ,cheungxi/vivado_tcl,Verilog,vivado_tcl,173,1,2022-12-13 22:20:49+00:00,1
9285,245653281,https://github.com/bethewind/MIPS.git,2020-03-07 15:03:46+00:00,"It contains four stages of my MIPS CPU design. They are, single cycle CPU, multi-cycle CPU, Pipeline CPU, and Pipeline-CPU with Cache. It's written in Verilog.",bethewind/MIPS,,MIPS,14027,1,2024-06-02 15:10:18+00:00,0
9286,246827727,https://github.com/yadzad/Pipelined-MIPS.git,2020-03-12 12:24:19+00:00,5-stage Pipelined MIPS Processor Implemented by Verilog HDL(Include Bypass and Stall),yadzad/Pipelined-MIPS,,Pipelined-MIPS,1627,1,2021-03-18 16:24:08+00:00,0
9287,244189156,https://github.com/alexgalayda/PLD_lab.git,2020-03-01 17:04:17+00:00,My awesome PLG labs,alexgalayda/PLD_lab,Verilog,PLD_lab,75,1,2020-05-31 21:17:47+00:00,0
9288,253036474,https://github.com/GGuedesAB/RISCV16.git,2020-04-04 15:47:37+00:00,A simple 5-stage CPU implementation. Compilation and simulation use Icarus Verilog.,GGuedesAB/RISCV16,Verilog,RISCV16,207,1,2020-06-09 01:50:09+00:00,0
9289,244653748,https://github.com/yih108321040/README_yh-tw.md.git,2020-03-03 14:13:17+00:00,,yih108321040/README_yh-tw.md,Verilog,README_yh-tw.md,13,1,2021-01-15 03:46:08+00:00,0
9290,247693521,https://github.com/unal-edigital1-2020-1/lab01.git,2020-03-16 12:13:23+00:00,laboratorio 01 introducción a HDL,unal-edigital1-2020-1/lab01,Verilog,lab01,53,1,2020-03-17 03:03:56+00:00,0
9291,248458724,https://github.com/NKAMLESHRAJ/round-robin-arbiter.git,2020-03-19 09:15:51+00:00,,NKAMLESHRAJ/round-robin-arbiter,Verilog,round-robin-arbiter,118,1,2020-08-30 02:25:17+00:00,0
9292,243762869,https://github.com/AaronTYin/O-HDL-ComputerForm_lab.git,2020-02-28 12:58:05+00:00,ComputerForm_lab,AaronTYin/O-HDL-ComputerForm_lab,Verilog,O-HDL-ComputerForm_lab,1033,1,2022-06-23 20:27:31+00:00,0
9293,244975205,https://github.com/tkingr/gr8b0nd_multicycle.git,2020-03-04 18:31:49+00:00,An attempt at CPE 480 Project 2,tkingr/gr8b0nd_multicycle,Verilog,gr8b0nd_multicycle,206,1,2020-03-17 02:17:26+00:00,2
9294,248515398,https://github.com/mylin0405/2019_NCTU_CO_LAB.git,2020-03-19 13:51:09+00:00,2019_CO_LAB ,mylin0405/2019_NCTU_CO_LAB,Verilog,2019_NCTU_CO_LAB,4082,1,2020-03-21 04:02:27+00:00,0
9295,248500751,https://github.com/Offliners/NTNU-ME-Digital-Design-Lab.git,2020-03-19 12:44:59+00:00,國立臺灣師範大學機電工程系-數位邏輯實驗 (2020 Spring),Offliners/NTNU-ME-Digital-Design-Lab,Verilog,NTNU-ME-Digital-Design-Lab,164,1,2020-06-28 13:50:06+00:00,0
9296,247248215,https://github.com/MarsWang1996/FPGA-Course-Design.git,2020-03-14 09:33:53+00:00,,MarsWang1996/FPGA-Course-Design,Verilog,FPGA-Course-Design,13887,1,2020-09-08 14:33:03+00:00,0
9297,251684143,https://github.com/mattvenn/fv-busy-counter.git,2020-03-31 17:45:09+00:00,busy counter example from Dan  Gisselquist,mattvenn/fv-busy-counter,Verilog,fv-busy-counter,6,1,2022-03-17 00:20:42+00:00,0
9298,249934658,https://github.com/QXX0607/8-bit-Sequence-Detector.git,2020-03-25 09:19:22+00:00,EDA-Quartus II-Verilog-基于FPGA的8位多路脉冲序列检测器,QXX0607/8-bit-Sequence-Detector,Verilog,8-bit-Sequence-Detector,184394,1,2023-04-12 16:23:47+00:00,0
9299,251034141,https://github.com/jmkoenig/EE480_Proj3.git,2020-03-29 13:07:09+00:00,Pipelined Gr8BOnd,jmkoenig/EE480_Proj3,Verilog,EE480_Proj3,408,1,2020-04-06 02:35:04+00:00,1
9300,248005213,https://github.com/moste00/CarrySelectAdderVerilog.git,2020-03-17 15:27:45+00:00,,moste00/CarrySelectAdderVerilog,Verilog,CarrySelectAdderVerilog,5,1,2024-03-21 13:19:34+00:00,0
9301,251521324,https://github.com/timurxo/RISC-CPU.git,2020-03-31 06:41:25+00:00,Verilog. Xilinx Vivado,timurxo/RISC-CPU,Verilog,RISC-CPU,47,1,2020-06-12 22:56:16+00:00,0
9302,251493747,https://github.com/CJYJZBG/my-npu-design.git,2020-03-31 03:44:19+00:00,my npu design,CJYJZBG/my-npu-design,Verilog,my-npu-design,83785,1,2020-04-10 06:07:25+00:00,0
9303,246327327,https://github.com/crusader2000/verilog_integration.git,2020-03-10 14:45:11+00:00,,crusader2000/verilog_integration,,verilog_integration,103,1,2022-06-23 19:28:15+00:00,0
9304,246436173,https://github.com/asanaullah/mem-re.git,2020-03-11 00:15:43+00:00,A Research-Centric Open Source DDR3 Controller,asanaullah/mem-re,Verilog,mem-re,270,1,2021-01-17 02:17:13+00:00,1
9305,244117274,https://github.com/myoan/td4.git,2020-03-01 09:00:28+00:00,td4 verilog HLD development,myoan/td4,Verilog,td4,9,1,2022-06-29 21:53:59+00:00,1
9306,243760816,https://github.com/AaronTYin/O-HDL-VLSI_lab.git,2020-02-28 12:46:52+00:00,VLSI_lab,AaronTYin/O-HDL-VLSI_lab,Verilog,O-HDL-VLSI_lab,3233,1,2022-06-23 20:26:36+00:00,0
9307,247639739,https://github.com/Myaats/chip8.git,2020-03-16 07:40:01+00:00,chip8 verilog implementation targeting the terasic de0-nano dev kit,Myaats/chip8,Verilog,chip8,94,1,2022-10-22 07:09:43+00:00,0
9308,248980252,https://github.com/dchwebb/ICE40_FPGA_Test.git,2020-03-21 13:20:42+00:00,,dchwebb/ICE40_FPGA_Test,Verilog,ICE40_FPGA_Test,5,1,2023-07-20 15:21:36+00:00,0
9309,249075886,https://github.com/mehagupta22/ECE243.git,2020-03-21 23:01:06+00:00,"Second year hardware coding labs in Verilog, Assembly and C.",mehagupta22/ECE243,Verilog,ECE243,321,1,2022-03-18 00:07:31+00:00,0
9310,245560108,https://github.com/wuliangshun/FibonacciBinarySystem.git,2020-03-07 03:18:18+00:00,Fibonacci/Zeckendorf Representation System research codes on FPGA platform. ,wuliangshun/FibonacciBinarySystem,Verilog,FibonacciBinarySystem,87,1,2024-05-23 11:51:53+00:00,0
9311,244103781,https://github.com/febinmathew/Rtl-Lab.git,2020-03-01 07:09:12+00:00,,febinmathew/Rtl-Lab,Verilog,Rtl-Lab,18,1,2020-03-01 23:42:20+00:00,0
9312,245382860,https://github.com/amirajnigam/Two_State_16bit_Pipelined_Adder_EE275.git,2020-03-06 09:47:11+00:00,16- bit Adder in Verilog(VerIDE),amirajnigam/Two_State_16bit_Pipelined_Adder_EE275,Verilog,Two_State_16bit_Pipelined_Adder_EE275,282,1,2022-06-23 20:54:30+00:00,0
9313,251013239,https://github.com/curiosity654/MIPS_CPU.git,2020-03-29 11:12:41+00:00,MIPS_CPU,curiosity654/MIPS_CPU,Verilog,MIPS_CPU,24,1,2020-04-21 07:43:28+00:00,1
9314,250395097,https://github.com/alvn530/696-public-key.git,2020-03-26 23:30:33+00:00,,alvn530/696-public-key,Verilog,696-public-key,12,1,2020-04-13 22:22:18+00:00,0
9315,251032363,https://github.com/AmoghJohri/Direct_Mapped_Cache.git,2020-03-29 12:58:00+00:00,Implementing a direct mapped cache in verilog and demonstrating the different hit rates by varying the number of lines/blocks and also by varying the number of words per line/block.,AmoghJohri/Direct_Mapped_Cache,Verilog,Direct_Mapped_Cache,8741,1,2024-10-25 06:57:30+00:00,0
9316,256442455,https://github.com/T-K-233/RISC-V-Single-Cycle-CPU.git,2020-04-17 08:12:36+00:00,"RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel",T-K-233/RISC-V-Single-Cycle-CPU,Verilog,RISC-V-Single-Cycle-CPU,17555,423,2024-10-18 02:52:43+00:00,44
9317,257305965,https://github.com/chipsalliance/f4pga-examples.git,2020-04-20 14:26:30+00:00,Example designs showing different ways to use F4PGA toolchains.,chipsalliance/f4pga-examples,Verilog,f4pga-examples,118743,263,2024-08-25 21:02:51+00:00,77
9318,261005281,https://github.com/riscv-steel/riscv-steel.git,2020-05-03 19:29:10+00:00,RISC-V 32-bit microcontroller developed in Verilog,riscv-steel/riscv-steel,Verilog,riscv-steel,199603,154,2024-10-25 12:37:15+00:00,20
9319,257099814,https://github.com/hdl-util/sdram-controller.git,2020-04-19 20:52:10+00:00,"Generic FPGA SDRAM controller, originally made for AS4C4M16SA",hdl-util/sdram-controller,Verilog,sdram-controller,1611,78,2024-08-02 06:12:40+00:00,11
9320,259650423,https://github.com/MiSTer-devel/Template_MiSTer.git,2020-04-28 13:50:42+00:00,Template with latest framework for MiSTer,MiSTer-devel/Template_MiSTer,Verilog,Template_MiSTer,325,77,2024-10-26 07:47:36+00:00,54
9321,255104886,https://github.com/cjhonlyone/picorv32_Xilinx.git,2020-04-12 14:51:31+00:00,A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz ,cjhonlyone/picorv32_Xilinx,Verilog,picorv32_Xilinx,14409,66,2024-08-22 11:40:45+00:00,19
9322,255654065,https://github.com/hdl-util/mipi-demo.git,2020-04-14 15:53:05+00:00,MIPI CSI-2 + MIPI CCS Demo,hdl-util/mipi-demo,Verilog,mipi-demo,1833,65,2024-09-28 14:48:57+00:00,21
9323,260172028,https://github.com/IA-C-Lab-Fudan/Chisel-FFT-generator.git,2020-04-30 09:43:43+00:00,FFT generator  using Chisel,IA-C-Lab-Fudan/Chisel-FFT-generator,Verilog,Chisel-FFT-generator,823,55,2024-08-15 04:59:37+00:00,17
9324,260967175,https://github.com/jerry-D/HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine.git,2020-05-03 16:01:25+00:00,HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx Kintex Ultra Plus brand FPGAs and embedded RISC-V as trainer.,jerry-D/HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,Verilog,HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,21543,53,2024-10-27 22:08:48+00:00,10
9325,260057546,https://github.com/luyufan498/CPU_start_from_0.git,2020-04-29 22:15:23+00:00,从零开始设计一个CPU   (Verilog),luyufan498/CPU_start_from_0,Verilog,CPU_start_from_0,23482,50,2024-10-26 13:36:28+00:00,10
9326,256894213,https://github.com/tomverbeure/cxxrtl_eval.git,2020-04-19 02:08:00+00:00,Experiments with Yosys cxxrtl backend,tomverbeure/cxxrtl_eval,Verilog,cxxrtl_eval,260,46,2024-09-07 08:41:45+00:00,2
9327,255083072,https://github.com/Elrori/Azure-SDR.git,2020-04-12 12:59:22+00:00,SW SDR,Elrori/Azure-SDR,Verilog,Azure-SDR,4367,39,2024-08-29 02:27:35+00:00,14
9328,257300878,https://github.com/xiaoerlang0359/E203plus.git,2020-04-20 14:08:54+00:00,upgrade to e203 (a risc-v core),xiaoerlang0359/E203plus,Verilog,E203plus,187873,37,2024-10-14 03:43:13+00:00,13
9329,262312609,https://github.com/Wren6991/libfpga.git,2020-05-08 12:03:22+00:00,Reusable Verilog 2005 components for FPGA designs,Wren6991/libfpga,Verilog,libfpga,132,36,2024-10-22 19:47:33+00:00,4
9330,259013153,https://github.com/ultraembedded/core_usb_uart.git,2020-04-26 11:27:42+00:00,USB serial device (CDC-ACM),ultraembedded/core_usb_uart,Verilog,core_usb_uart,27,36,2024-10-26 09:52:31+00:00,10
9331,256723245,https://github.com/hrvach/EDSAC.git,2020-04-18 10:18:08+00:00,"FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope",hrvach/EDSAC,Verilog,EDSAC,3613,35,2024-04-22 23:06:18+00:00,3
9332,263125211,https://github.com/OpenCAPI/ThymesisFlow.git,2020-05-11 18:32:10+00:00,Memory Disaggregation on POWER9 with OpenCAPI 3.0 M1 & C1,OpenCAPI/ThymesisFlow,Verilog,ThymesisFlow,3950,32,2024-05-27 22:31:28+00:00,12
9333,259376055,https://github.com/hrvach/Life_MiSTer.git,2020-04-27 15:39:21+00:00,Conway's Game of Life in FPGA,hrvach/Life_MiSTer,Verilog,Life_MiSTer,2737,30,2024-09-12 04:27:18+00:00,0
9334,257911006,https://github.com/skyzh/mips-cpu.git,2020-04-22 13:33:28+00:00,💻 A 5-stage pipeline MIPS CPU implementation in Verilog.,skyzh/mips-cpu,Verilog,mips-cpu,38,28,2024-10-14 15:24:26+00:00,4
9335,256953279,https://github.com/MiSTer-devel/AtariST_MiSTer.git,2020-04-19 08:46:09+00:00,Atari ST/STe for MiSTer,MiSTer-devel/AtariST_MiSTer,Verilog,AtariST_MiSTer,34647,28,2024-10-02 04:39:06+00:00,17
9336,258777494,https://github.com/ultraembedded/riscv_sbc.git,2020-04-25 13:05:12+00:00,A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.,ultraembedded/riscv_sbc,Verilog,riscv_sbc,2112,27,2024-10-04 07:43:42+00:00,4
9337,257710426,https://github.com/StanfordAHA/AhaM3SoC.git,2020-04-21 20:39:50+00:00,SoC Based on ARM Cortex-M3,StanfordAHA/AhaM3SoC,Verilog,AhaM3SoC,8007,25,2024-09-29 02:56:17+00:00,10
9338,259941063,https://github.com/enjoy-digital/litex_vexriscv_smp_test.git,2020-04-29 14:01:18+00:00,VexRiscv-SMP integration test with LiteX.,enjoy-digital/litex_vexriscv_smp_test,Verilog,litex_vexriscv_smp_test,9036,24,2023-10-27 13:13:09+00:00,6
9339,259333212,https://github.com/lucky-wfw/The-project-of-Verilog.git,2020-04-27 13:37:44+00:00,Some design examples of Verilog about digital circuits,lucky-wfw/The-project-of-Verilog,Verilog,The-project-of-Verilog,182,22,2024-09-11 20:34:38+00:00,6
9340,255270380,https://github.com/AugustinJose1221/FFTx32.git,2020-04-13 08:23:37+00:00,A 32 point radix-2 FFT module written in Verilog,AugustinJose1221/FFTx32,Verilog,FFTx32,2189,19,2024-09-05 16:41:53+00:00,2
9341,258093106,https://github.com/eda-lab/AES-based-on-FPGA.git,2020-04-23 04:21:33+00:00,AES-based-on-FPGA developed by verilog.,eda-lab/AES-based-on-FPGA,Verilog,AES-based-on-FPGA,446,18,2024-07-15 12:03:06+00:00,6
9342,256813194,https://github.com/mattvenn/wishbone_buttons_leds.git,2020-04-18 17:29:59+00:00,simple wishbone client to read buttons and write leds,mattvenn/wishbone_buttons_leds,Verilog,wishbone_buttons_leds,657,17,2024-07-20 08:39:35+00:00,0
9343,262623098,https://github.com/Wren6991/DOOMSoC.git,2020-05-09 17:28:13+00:00,A SoC for DOOM,Wren6991/DOOMSoC,Verilog,DOOMSoC,16537,16,2024-09-09 02:56:17+00:00,2
9344,260721632,https://github.com/gzhy5111/cpu.git,2020-05-02 15:53:45+00:00,《自己动手写CPU》,gzhy5111/cpu,Verilog,cpu,6464,16,2024-07-26 03:48:48+00:00,4
9345,256414759,https://github.com/aditeyabaral/DDCO-Lab-UE18CS207.git,2020-04-17 05:57:25+00:00,A repository containing the source codes for the Digital Design and Computer Organization Laboratory course (UE18CS2) at PES University.,aditeyabaral/DDCO-Lab-UE18CS207,Verilog,DDCO-Lab-UE18CS207,1906,16,2024-10-25 10:50:39+00:00,9
9346,261216229,https://github.com/EquasysIT/ElectronULA.git,2020-05-04 15:03:42+00:00,Project to create replacement ULA board for Acorn Electron,EquasysIT/ElectronULA,Verilog,ElectronULA,10606,15,2024-10-25 10:18:11+00:00,1
9347,257619763,https://github.com/tongplw/Undertale-Verilog.git,2020-04-21 14:20:36+00:00,👻 Simple Undertale-like game on Basys3 FPGA written in Verilog,tongplw/Undertale-Verilog,Verilog,Undertale-Verilog,126047,15,2024-09-04 10:28:32+00:00,0
9348,257666555,https://github.com/samsamfire/Kalman_Fpga.git,2020-04-21 17:30:50+00:00,Fixed Point Kalman filter for fpga,samsamfire/Kalman_Fpga,Verilog,Kalman_Fpga,294,15,2024-07-21 08:59:27+00:00,1
9349,255744368,https://github.com/arduinoufv/inf250.git,2020-04-14 22:42:40+00:00,Organizaçao de Computadores - UFV - INF250,arduinoufv/inf250,Verilog,inf250,20488,14,2024-10-28 16:41:22+00:00,0
9350,254970118,https://github.com/chance189/I2C_Master.git,2020-04-11 23:00:51+00:00,"Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable",chance189/I2C_Master,Verilog,I2C_Master,92,14,2024-10-14 23:47:33+00:00,3
9351,258069614,https://github.com/fandahao17/FPGAOL-Examples.git,2020-04-23 02:07:14+00:00,Example programs for FPGAOL,fandahao17/FPGAOL-Examples,Verilog,FPGAOL-Examples,1796,14,2024-08-30 04:57:32+00:00,1
9352,255705355,https://github.com/scale-lab/BACS.git,2020-04-14 19:26:20+00:00,Benchmarks for Approximate Circuit Synthesis,scale-lab/BACS,Verilog,BACS,13420,13,2024-09-25 01:14:22+00:00,8
9353,255854539,https://github.com/LinHangzheng/ECE385.git,2020-04-15 08:34:29+00:00,ECE385 lab from UIUC,LinHangzheng/ECE385,Verilog,ECE385,219691,13,2024-04-11 03:09:00+00:00,1
9354,255126441,https://github.com/nicolavianello95/RISC-V.git,2020-04-12 16:41:31+00:00,"Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection, Branch Target Buffer using LRU replacement policy, absolute value custom instruction.",nicolavianello95/RISC-V,Verilog,RISC-V,15600,13,2024-09-27 22:51:58+00:00,2
9355,254226854,https://github.com/Noris4est/I2C-FPGA-Verilog-HDL.git,2020-04-08 23:52:55+00:00,"In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardware description language. ",Noris4est/I2C-FPGA-Verilog-HDL,Verilog,I2C-FPGA-Verilog-HDL,829,12,2024-08-25 09:56:39+00:00,3
9356,256523798,https://github.com/lawrie/ulx3s_zx_spectrum.git,2020-04-17 14:21:43+00:00,Minimal ZX Spectrum for Ulx3s ECP5 board,lawrie/ulx3s_zx_spectrum,Verilog,ulx3s_zx_spectrum,224,12,2024-10-15 16:04:32+00:00,6
9357,254633679,https://github.com/vipinkmenon/ZynqOLED.git,2020-04-10 12:51:36+00:00,Source code for Zynq OLED controller,vipinkmenon/ZynqOLED,Verilog,ZynqOLED,32,12,2024-10-18 14:19:35+00:00,4
9358,260452587,https://github.com/gyn/hdlbits.git,2020-05-01 12:21:06+00:00,,gyn/hdlbits,Verilog,hdlbits,55,12,2024-08-26 08:34:27+00:00,3
9359,256680982,https://github.com/SAFEERHYDER/Digital-System-Design.git,2020-04-18 05:59:25+00:00,This repository manages DSD lab code files.,SAFEERHYDER/Digital-System-Design,Verilog,Digital-System-Design,4528,12,2024-10-02 15:32:23+00:00,14
9360,255185989,https://github.com/AdrianFPGA/basys3.git,2020-04-12 23:03:51+00:00,Tutorial for BeeInvaders game on the Basys3 FPGA board,AdrianFPGA/basys3,Verilog,basys3,22392,11,2024-10-23 21:47:21+00:00,0
9361,262524095,https://github.com/DendriteDigital/verilog.git,2020-05-09 08:23:05+00:00,Building My Dream Computer,DendriteDigital/verilog,Verilog,verilog,89,10,2024-05-29 09:07:18+00:00,1
9362,253679321,https://github.com/OrigamiAyc/COD2020.git,2020-04-07 03:39:17+00:00,"For COD course in USTC, on 2020 Spring, prof. Chao Wang",OrigamiAyc/COD2020,Verilog,COD2020,269273,10,2024-03-01 06:48:23+00:00,4
9363,263163210,https://github.com/SyntheticDreams/whirlwind.git,2020-05-11 21:33:42+00:00,Nintendo Entertainment System (NES) compatible FPGA core,SyntheticDreams/whirlwind,Verilog,whirlwind,304,10,2024-08-05 21:46:15+00:00,2
9364,259845274,https://github.com/msabrishami/DFT.git,2020-04-29 06:38:19+00:00,,msabrishami/DFT,Verilog,DFT,17436,9,2024-06-27 10:28:23+00:00,12
9365,261939328,https://github.com/yuxiang660/learning-verilog.git,2020-05-07 03:22:58+00:00,Verilog数字系统设计教程-读书笔记,yuxiang660/learning-verilog,Verilog,learning-verilog,240,9,2024-10-14 05:06:13+00:00,4
9366,257265553,https://github.com/strongwong/bittyCore_RISC-V.git,2020-04-20 11:53:56+00:00,"This is a bitty CPU core of risc-v architecture, which is currently under development.",strongwong/bittyCore_RISC-V,Verilog,bittyCore_RISC-V,1366,9,2024-10-21 12:29:34+00:00,3
9367,261696344,https://github.com/MiSTer-devel/Life_MiSTer.git,2020-05-06 08:24:11+00:00,Conway's Game of Life for MiSTer,MiSTer-devel/Life_MiSTer,Verilog,Life_MiSTer,2738,8,2024-09-26 02:28:11+00:00,2
9368,261750680,https://github.com/tatan432/AES_ENCODER.git,2020-05-06 12:23:15+00:00,RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC. ,tatan432/AES_ENCODER,Verilog,AES_ENCODER,10259,8,2024-07-06 17:44:35+00:00,1
9369,259438720,https://github.com/Shra1-25/Deep-Learning-implementaion-on-FPGA-using-MATLAB.git,2020-04-27 20:02:51+00:00,"This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code generator cannot generate codes from Neural Network toolbox of MATLAB, I have written this MATLAB scripts using simple MATLAB functions that can be used for HDL code generation using HDL coder.",Shra1-25/Deep-Learning-implementaion-on-FPGA-using-MATLAB,Verilog,Deep-Learning-implementaion-on-FPGA-using-MATLAB,14952,8,2024-09-19 12:44:42+00:00,2
9370,260351496,https://github.com/vsilchuk/Verilog_HDL_single_cycle_MIPS_processor.git,2020-05-01 00:58:45+00:00,Single-cycle MIPS processor in Verilog HDL.,vsilchuk/Verilog_HDL_single_cycle_MIPS_processor,Verilog,Verilog_HDL_single_cycle_MIPS_processor,4542,7,2024-10-09 21:24:48+00:00,1
9371,254150587,https://github.com/vipinkmenon/SPIControl.git,2020-04-08 17:04:57+00:00,Tutorial,vipinkmenon/SPIControl,Verilog,SPIControl,2,6,2024-04-28 06:45:54+00:00,1
9372,261697418,https://github.com/MiSTer-devel/Galaksija_MiSTer.git,2020-05-06 08:28:45+00:00,Galaksija computer for MiSTer,MiSTer-devel/Galaksija_MiSTer,Verilog,Galaksija_MiSTer,1552,6,2023-11-01 00:51:29+00:00,1
9373,253184032,https://github.com/DUNE-DAQ/dune-wib-firmware.git,2020-04-05 08:00:33+00:00,DUNE Warm Interface Board Firmware,DUNE-DAQ/dune-wib-firmware,Verilog,dune-wib-firmware,124210,6,2024-06-13 23:45:18+00:00,3
9374,259571937,https://github.com/litex-hub/pythondata-cpu-serv.git,2020-04-28 08:06:07+00:00,Python module containing verilog files for serv cpu (for use with LiteX).,litex-hub/pythondata-cpu-serv,Verilog,pythondata-cpu-serv,2054,6,2023-10-17 07:09:33+00:00,2
9375,255910760,https://github.com/metro94/LED_PWM_IP_Demo.git,2020-04-15 12:32:34+00:00,LED PWM IP Demo for iCESugar (using iCE40UP5K),metro94/LED_PWM_IP_Demo,Verilog,LED_PWM_IP_Demo,36,6,2020-12-25 08:21:34+00:00,1
9376,259847146,https://github.com/Wolf-Tungsten/rocc-accelerator.git,2020-04-29 06:47:41+00:00,毕设项目,Wolf-Tungsten/rocc-accelerator,Verilog,rocc-accelerator,1276389,6,2024-07-13 07:59:08+00:00,1
9377,253324489,https://github.com/suoglu/Digital_Clock.git,2020-04-05 20:20:35+00:00,Verilog code for a digital clock,suoglu/Digital_Clock,Verilog,Digital_Clock,94,6,2024-09-14 07:38:43+00:00,2
9378,261104098,https://github.com/Delta456/is-thirteen.git,2020-05-04 07:09:37+00:00,Check if a number is equal to 13.,Delta456/is-thirteen,Verilog,is-thirteen,18,6,2023-08-21 11:12:00+00:00,1
9379,260625509,https://github.com/brockboe/RISCV-Processor.git,2020-05-02 06:09:14+00:00,,brockboe/RISCV-Processor,Verilog,RISCV-Processor,4205,5,2024-05-10 17:10:56+00:00,4
9380,254208243,https://github.com/dpiegdon/dpsgo.git,2020-04-08 21:49:27+00:00,David's Pretty Satisfactory Gps-disciplined Oscillator,dpiegdon/dpsgo,Verilog,dpsgo,2638,5,2024-07-14 00:56:19+00:00,3
9381,261751065,https://github.com/Flians/SEMT_SMT_Benchmarks.git,2020-05-06 12:24:46+00:00,ISCAS 85 benchmarks with timing and layout information for SEMT_SMT_Analysis tool.,Flians/SEMT_SMT_Benchmarks,,SEMT_SMT_Benchmarks,940,5,2024-09-19 18:37:35+00:00,1
9382,255180442,https://github.com/josh-macfie/FrequencyCounter.git,2020-04-12 22:19:24+00:00,Verlilog code used to make a frequency counter.,josh-macfie/FrequencyCounter,Verilog,FrequencyCounter,4,5,2024-09-27 12:52:55+00:00,1
9383,253350910,https://github.com/KevinWang96/Network_Packet_Classification_on_FPGA.git,2020-04-05 23:17:10+00:00,Network Packet classification on FPGA,KevinWang96/Network_Packet_Classification_on_FPGA,Verilog,Network_Packet_Classification_on_FPGA,36,5,2024-10-14 08:48:40+00:00,4
9384,258627532,https://github.com/acawhiz/DE10-LITE-DRAM-Controller.git,2020-04-24 21:23:38+00:00,Simple SDRAM controller implementation for IS42S16320F-7TL,acawhiz/DE10-LITE-DRAM-Controller,Verilog,DE10-LITE-DRAM-Controller,2442,5,2024-07-19 16:31:59+00:00,0
9385,256834904,https://github.com/wwkkww1983/ADCs.git,2020-04-18 19:22:13+00:00,ADC采集项目： 1. 百片多通道ADC采集，大数据量缓存，USB3.0数据上传 难度指数：★★★★☆  2. 高速低精度、低速高精度ADC信号采集，USB2.0数据上传 难度指数：★★★☆☆,wwkkww1983/ADCs,,ADCs,1233,5,2024-09-20 09:04:17+00:00,2
9386,255258128,https://github.com/zhaoyu-li/RISC-V_CPU.git,2020-04-13 07:18:27+00:00,This is a FPGA supported RISC-V CPU with 5-stage pipeline and 2-way set associative cache implemented in Verilog HDL.,zhaoyu-li/RISC-V_CPU,Verilog,RISC-V_CPU,81,5,2024-06-24 11:38:53+00:00,2
9387,257185026,https://github.com/ArtisticZhao/intelligent_RF_ZCU111.git,2020-04-20 05:54:41+00:00,"毕设: 智能射频模块, 数据处理与SDR融合项目",ArtisticZhao/intelligent_RF_ZCU111,Verilog,intelligent_RF_ZCU111,1126,5,2024-07-23 14:52:25+00:00,3
9388,260519309,https://github.com/lawrie/ulx3s_vic_20.git,2020-05-01 17:34:13+00:00,Minimal Commodore Vic 20 core for the Ulx3s ECP5 board,lawrie/ulx3s_vic_20,Verilog,ulx3s_vic_20,248,4,2022-07-18 18:29:27+00:00,3
9389,255123219,https://github.com/lawrie/ulx3s_bbc_micro.git,2020-04-12 16:23:51+00:00,Version of Ice40Beeb for Ulx3s ECP5 board,lawrie/ulx3s_bbc_micro,Verilog,ulx3s_bbc_micro,156,4,2023-03-07 10:24:00+00:00,2
9390,256308846,https://github.com/aditeyabaral/up-down-counter.git,2020-04-16 19:21:47+00:00,A simple up-down counter made using icarus verilog as a part of the Digital Design and Computer Organization course (UE18CS201) at PES University.,aditeyabaral/up-down-counter,Verilog,up-down-counter,11,4,2024-07-22 03:18:26+00:00,2
9391,255294939,https://github.com/fluffyfreak/tf330.git,2020-04-13 10:24:15+00:00,TF330 builders files,fluffyfreak/tf330,,tf330,780,4,2022-02-03 19:10:41+00:00,14
9392,253630558,https://github.com/skiphansen/panog2_usb_sniffer.git,2020-04-06 22:31:30+00:00,Panologic based USB 2.0 Sniffer with Ethernet interface,skiphansen/panog2_usb_sniffer,Verilog,panog2_usb_sniffer,6492,4,2024-08-30 20:52:01+00:00,0
9393,254523948,https://github.com/MarianDubei/PingPongFPGA.git,2020-04-10 02:17:49+00:00,Ping Pong game on an FPGA in Verilog using HDMI ,MarianDubei/PingPongFPGA,Verilog,PingPongFPGA,23159,4,2024-05-02 10:01:25+00:00,1
9394,259251998,https://github.com/lawrie/ulx3s_ay_3_8500.git,2020-04-27 08:26:16+00:00,The  AY-3-8500 Pong-on-a-chip for the Ulx3s ECP5 board,lawrie/ulx3s_ay_3_8500,Verilog,ulx3s_ay_3_8500,18,4,2022-07-18 18:30:19+00:00,1
9395,256249798,https://github.com/Jensanf/GOWIN_examples.git,2020-04-16 15:07:55+00:00,FPGA GOWIN. Some tests and simple programs for DK-START_GW1N4 v1.1  ,Jensanf/GOWIN_examples,Verilog,GOWIN_examples,1397,4,2024-04-10 06:35:31+00:00,1
9396,257530950,https://github.com/Bennyaw/SimpleProcessor_Verilog.git,2020-04-21 08:32:12+00:00,A simple processor designed using Verilog and Altera DE1 development board.,Bennyaw/SimpleProcessor_Verilog,Verilog,SimpleProcessor_Verilog,700,4,2024-09-15 13:44:23+00:00,2
9397,262515739,https://github.com/cyLi-Tiger/Single-Cycle-CPU-10.git,2020-05-09 07:33:36+00:00,VerilogHDL单周期CPU（支持10条指令） ,cyLi-Tiger/Single-Cycle-CPU-10,Verilog,Single-Cycle-CPU-10,4666,4,2022-11-26 12:59:38+00:00,2
9398,263030398,https://github.com/Satjpatel/Verilog-HDL-Useful-Codes.git,2020-05-11 12:03:30+00:00,Useful Verilog HDL Codes which can be used in multiple design systems.,Satjpatel/Verilog-HDL-Useful-Codes,Verilog,Verilog-HDL-Useful-Codes,548,4,2024-09-11 06:18:21+00:00,0
9399,261494429,https://github.com/AlexDominguez18/MIPS_32_BITS.git,2020-05-05 14:26:59+00:00,Desarrollo y diseño de un procesador MIPS de 32 bits en lenguaje Verilog.,AlexDominguez18/MIPS_32_BITS,Verilog,MIPS_32_BITS,124,4,2020-05-28 03:57:08+00:00,2
9400,261920634,https://github.com/Crimsonninja/elen613.git,2020-05-07 01:33:37+00:00,Code for ELEN613: SOC Verification,Crimsonninja/elen613,Verilog,elen613,59342,4,2024-10-22 06:19:14+00:00,1
9401,262556502,https://github.com/kal102/MPU.git,2020-05-09 11:31:15+00:00,HDL project of Matrix Processing Unit for FPGA devices.,kal102/MPU,Verilog,MPU,56926,4,2021-02-07 13:58:42+00:00,3
9402,257552077,https://github.com/losfair/mips.git,2020-04-21 09:57:14+00:00,Single-cycle and pipelined MIPS CPUs written for learning purpose. Written in 12 hours.,losfair/mips,Verilog,mips,27,4,2022-06-21 10:42:39+00:00,1
9403,262296701,https://github.com/buttercutter/AXI.git,2020-05-08 10:41:06+00:00,A simple AXI demo example,buttercutter/AXI,Verilog,AXI,151,4,2024-06-13 07:17:19+00:00,1
9404,253370980,https://github.com/nietzhuang/2018-CIC-Contest---Huffman-Coding.git,2020-04-06 01:50:27+00:00,2018 CIC contest preliminary topic,nietzhuang/2018-CIC-Contest---Huffman-Coding,Verilog,2018-CIC-Contest---Huffman-Coding,549,3,2024-04-13 07:10:45+00:00,0
9405,255632419,https://github.com/eedxwang/SPEF-Extractor.git,2020-04-14 14:28:20+00:00,"An RC parasitics extractor, that takes LEF and DEF files, extracts the interconnect resistances and capacitances, and outputs there corresponding SPEF file (Python)",eedxwang/SPEF-Extractor,,SPEF-Extractor,4204,3,2022-05-19 03:11:57+00:00,0
9406,260756703,https://github.com/milli9d/BIST-SRAM256.git,2020-05-02 19:07:46+00:00,BIST Engine in Verilog,milli9d/BIST-SRAM256,Verilog,BIST-SRAM256,9855,3,2024-04-04 15:13:46+00:00,0
9407,261827817,https://github.com/rosegengh/HaoranGeng-s-RISC-V-Core.git,2020-05-06 17:13:28+00:00,,rosegengh/HaoranGeng-s-RISC-V-Core,Verilog,HaoranGeng-s-RISC-V-Core,393,3,2023-03-08 21:12:15+00:00,1
9408,259678206,https://github.com/douglas-ee/esteira_linha_de_producao.git,2020-04-28 15:33:47+00:00,Esteira destinada a contagem de produtos de uma linha de produção automatizada,douglas-ee/esteira_linha_de_producao,Verilog,esteira_linha_de_producao,4,3,2020-07-14 13:26:01+00:00,0
9409,260321298,https://github.com/rishabh-jain97/PLL_Components.git,2020-04-30 21:22:59+00:00,Digital portions of a FPGA-based PLL on a Nexys Video Board,rishabh-jain97/PLL_Components,Verilog,PLL_Components,4,3,2022-06-13 06:48:51+00:00,1
9410,260752633,https://github.com/Pooryamn/FPGA_Tests.git,2020-05-02 18:44:16+00:00,"test , simulate and synthesis fpga codes(Verilog)",Pooryamn/FPGA_Tests,Verilog,FPGA_Tests,1229,3,2021-02-11 04:45:10+00:00,0
9411,255247937,https://github.com/gowgos5/aes-verilog.git,2020-04-13 06:22:41+00:00,RTL implementation of Advanced Encryption Standard (AES),gowgos5/aes-verilog,Verilog,aes-verilog,2733,3,2024-01-16 16:26:27+00:00,0
9412,256404456,https://github.com/myrik8333/i2c.git,2020-04-17 04:52:40+00:00,uvm based tb for i2c,myrik8333/i2c,Verilog,i2c,16,3,2022-10-20 10:35:30+00:00,0
9413,260540097,https://github.com/hrvach/Galaksija_MiSTer.git,2020-05-01 19:19:26+00:00,Galaksija computer for the MiSTer FPGA platform,hrvach/Galaksija_MiSTer,Verilog,Galaksija_MiSTer,1619,3,2024-09-12 04:27:22+00:00,0
9414,260606246,https://github.com/cn9826/SDR_CTRL_UVM.git,2020-05-02 03:28:48+00:00,EE382M-Verification course project,cn9826/SDR_CTRL_UVM,Verilog,SDR_CTRL_UVM,5444,3,2023-08-22 14:56:26+00:00,0
9415,261221157,https://github.com/alanyuan97/ARM_ECG.git,2020-05-04 15:19:50+00:00,Workspace for ECG group project,alanyuan97/ARM_ECG,Verilog,ARM_ECG,194235,3,2023-09-01 20:37:54+00:00,0
9416,253849401,https://github.com/PoojaB01/Verilog-Assignments.git,2020-04-07 16:22:01+00:00,Solutions to lab assignments for Hardware Lab (CS 224) IIT Guwahati.,PoojaB01/Verilog-Assignments,Verilog,Verilog-Assignments,8,3,2022-05-23 01:07:59+00:00,1
9417,259137206,https://github.com/MoRamdan11/DMA.git,2020-04-26 21:30:11+00:00,"Verilog code for Direct Mempry Access connected to processor, Ram and input/output devices ",MoRamdan11/DMA,Verilog,DMA,6,3,2023-02-28 07:27:08+00:00,0
9418,259685181,https://github.com/julienrhodes/SpinalJRC.git,2020-04-28 15:59:45+00:00,JTAG Route Controller Using SpinalHDL,julienrhodes/SpinalJRC,Verilog,SpinalJRC,3389,3,2023-04-05 16:32:43+00:00,0
9419,260580505,https://github.com/furrtek/Arcade-Alpha68k_MiSTer.git,2020-05-01 23:48:29+00:00,SNK Alpha68k arcade system for MiSTer,furrtek/Arcade-Alpha68k_MiSTer,Verilog,Arcade-Alpha68k_MiSTer,198,3,2022-03-25 01:34:51+00:00,0
9420,253796302,https://github.com/vijay-jaisankar/VERIBOSS.git,2020-04-07 13:09:52+00:00,Contains my progress of Verilog HDL ,vijay-jaisankar/VERIBOSS,Verilog,VERIBOSS,7,3,2020-04-18 03:09:43+00:00,0
9421,256929040,https://github.com/vipinkmenon/votingMachine.git,2020-04-19 06:19:30+00:00,Youtube tutorial,vipinkmenon/votingMachine,Verilog,votingMachine,5,3,2023-06-15 05:45:16+00:00,5
9422,262868331,https://github.com/vipinkmenon/rgb2gray.git,2020-05-10 20:19:13+00:00,,vipinkmenon/rgb2gray,Verilog,rgb2gray,702,3,2022-06-16 16:29:48+00:00,2
9423,255842969,https://github.com/lawrie/ulx3s_cpm_z80.git,2020-04-15 07:46:44+00:00,A port of the Ice40CPMZ80 project to the Ulx3s ECP5 board,lawrie/ulx3s_cpm_z80,Verilog,ulx3s_cpm_z80,76,3,2024-09-19 22:14:13+00:00,1
9424,260023500,https://github.com/Tachyon01/SCOAP_Analysis_Tool.git,2020-04-29 19:30:39+00:00,SCOAP Analysis Tool,Tachyon01/SCOAP_Analysis_Tool,Verilog,SCOAP_Analysis_Tool,5481,3,2024-10-23 00:41:08+00:00,2
9425,258431925,https://github.com/Abhi270600/Sequential-multiplier.git,2020-04-24 06:56:39+00:00,,Abhi270600/Sequential-multiplier,Verilog,Sequential-multiplier,353,2,2023-07-03 20:21:22+00:00,0
9426,259298711,https://github.com/tetofonta/fpga_simple_logic_analyzer.git,2020-04-27 11:50:27+00:00,,tetofonta/fpga_simple_logic_analyzer,Verilog,fpga_simple_logic_analyzer,62,2,2024-05-09 03:15:58+00:00,0
9427,255055584,https://github.com/jorislee/picorv32_ice40up5k_icesugar.git,2020-04-12 10:10:14+00:00,Picorv32 example based on icesugar development board,jorislee/picorv32_ice40up5k_icesugar,Verilog,picorv32_ice40up5k_icesugar,44,2,2022-11-20 19:05:47+00:00,1
9428,256953996,https://github.com/urukakanko/TangPrimer.git,2020-04-19 08:50:18+00:00,TangPrimerをとりあえず弄ってみましょう会,urukakanko/TangPrimer,Verilog,TangPrimer,3082,2,2023-12-19 07:08:51+00:00,0
9429,257434455,https://github.com/IquanKoxinga/encoder.git,2020-04-21 00:02:01+00:00,bch encoder,IquanKoxinga/encoder,Verilog,encoder,2,2,2024-09-06 06:47:00+00:00,0
9430,261067206,https://github.com/liu-allan/Simon-Verilog.git,2020-05-04 02:54:24+00:00,ECE241 Final Project: Simon Game replicated in Verilog for the DE1-SOC board,liu-allan/Simon-Verilog,Verilog,Simon-Verilog,14847,2,2024-05-28 06:50:40+00:00,0
9431,258240353,https://github.com/dave18/MiSTER-SuperJacob.git,2020-04-23 14:58:26+00:00,My SuperJacob core ported to MiSter,dave18/MiSTER-SuperJacob,Verilog,MiSTER-SuperJacob,9478,2,2021-03-23 08:22:27+00:00,0
9432,253600429,https://github.com/Ananya-B/Asynchonous-FIFO-.git,2020-04-06 19:49:32+00:00,Using Verilog,Ananya-B/Asynchonous-FIFO-,Verilog,Asynchonous-FIFO-,4,2,2024-07-23 15:21:09+00:00,0
9433,260021395,https://github.com/jasommer/verilog_iterative_division.git,2020-04-29 19:20:31+00:00,"This module implements a 32-bit division method that significantly helps to save hardware resources. Compared to a hardware divider that is implemented using CLBs, this method uses five times less hardware resources. This comes at the expense of reduced speed: Depending on the inputs, this algorithm might take a significant amount of time to compute the quotient.",jasommer/verilog_iterative_division,Verilog,verilog_iterative_division,27,2,2024-06-13 00:58:37+00:00,2
9434,258698437,https://github.com/tangshi706/Design-Compiler-DC-.git,2020-04-25 05:53:54+00:00,DC configuration file,tangshi706/Design-Compiler-DC-,Verilog,Design-Compiler-DC-,75731,2,2023-06-01 08:57:03+00:00,0
9435,253602076,https://github.com/Ananya-B/DE2-115-Synthesizer.git,2020-04-06 19:57:20+00:00,Synthesizer using verilog,Ananya-B/DE2-115-Synthesizer,Verilog,DE2-115-Synthesizer,41,2,2022-11-08 09:50:11+00:00,0
9436,256071583,https://github.com/krishna-swaroop/MIPS-Processor.git,2020-04-16 00:47:56+00:00,HDL Description of a Basic MIPS processor,krishna-swaroop/MIPS-Processor,Verilog,MIPS-Processor,99,2,2024-02-14 00:45:19+00:00,0
9437,259551164,https://github.com/bjrjk/MIPS-Single-Cycle.git,2020-04-28 06:28:21+00:00,Single Cycle MIPS CPU with Instruction Set MIPS-Lite1 in Verilog.,bjrjk/MIPS-Single-Cycle,Verilog,MIPS-Single-Cycle,51,2,2023-01-28 04:01:16+00:00,1
9438,259149847,https://github.com/zzhang681/EE271Project.git,2020-04-26 22:50:35+00:00,FPGA scientific calculator using FSM,zzhang681/EE271Project,Verilog,EE271Project,1245,2,2021-01-20 02:29:50+00:00,1
9439,258185412,https://github.com/sfyip/crypto1_verilog.git,2020-04-23 11:46:23+00:00,Mifare crypto1 engine verilog source,sfyip/crypto1_verilog,Verilog,crypto1_verilog,10,2,2024-04-22 12:56:00+00:00,1
9440,258129959,https://github.com/Madhurya1304/Spread-Spectrum-Correlator.git,2020-04-23 07:41:17+00:00,"Devised a unit that accepts baseband sample on every clock and produces correlation output. Simulated the verilog code using GTK wave, analyzed the results, and worked on static timing analysis. Optimized the design to achieve a slack of .76 at 333MHz frequency.",Madhurya1304/Spread-Spectrum-Correlator,Verilog,Spread-Spectrum-Correlator,4,2,2024-04-28 11:36:07+00:00,1
9441,261034780,https://github.com/twlostow/pb560-lcd-hdl.git,2020-05-03 22:43:26+00:00,Replacement LCD module for the Covidien/Medtronic PB560 Ventilator (HDL/software),twlostow/pb560-lcd-hdl,Verilog,pb560-lcd-hdl,16,2,2021-06-18 20:46:20+00:00,1
9442,256658702,https://github.com/brown9804/VerilogCircuitDesignsHub.git,2020-04-18 03:08:30+00:00,Developing different projects in order to understand how the Icarus Verilog tools work with GTKWave and Yosys.,brown9804/VerilogCircuitDesignsHub,Verilog,VerilogCircuitDesignsHub,4986,2,2024-07-03 00:54:03+00:00,0
9443,262935881,https://github.com/TheLeopardsH/UART.git,2020-05-11 04:12:54+00:00, Universal Asynchronous Receiver Transmitter,TheLeopardsH/UART,Verilog,UART,6,2,2024-10-20 11:38:22+00:00,0
9444,255867995,https://github.com/incredible-smurf/simple_x86_cpu.git,2020-04-15 09:28:50+00:00,,incredible-smurf/simple_x86_cpu,Verilog,simple_x86_cpu,210,2,2022-03-23 08:04:18+00:00,0
9445,262746547,https://github.com/james750267/RISC_Processor_verilog.git,2020-05-10 08:49:47+00:00,4-core pipeline RISC processor with 2-way set associative cache memory. Emulated on FPGA Board for matrix multiplication,james750267/RISC_Processor_verilog,,RISC_Processor_verilog,152,2,2023-12-11 18:06:08+00:00,2
9446,258045321,https://github.com/akita11/FSd1.git,2020-04-22 23:39:13+00:00,Force Sensing by Digital,akita11/FSd1,Verilog,FSd1,545,2,2022-03-14 11:10:53+00:00,0
9447,257389277,https://github.com/jpsety/sensitivity_attack.git,2020-04-20 19:56:10+00:00,Sensitivity-Based Attack on Strip-Locking Circuits,jpsety/sensitivity_attack,Verilog,sensitivity_attack,177,2,2020-07-17 21:02:04+00:00,0
9448,255428286,https://github.com/souvicksaha95/Digital-Clock-in-Spartan-6-FPGA.git,2020-04-13 19:55:54+00:00,Digital Clock coded in Verilog. Simulated in iverilog. Implemented on Xilinx Spartan 6 FPGA and seven segment display.,souvicksaha95/Digital-Clock-in-Spartan-6-FPGA,Verilog,Digital-Clock-in-Spartan-6-FPGA,531,2,2024-04-24 04:48:32+00:00,0
9449,258973110,https://github.com/vincentpotter/Pipeline_CPU.git,2020-04-26 07:58:09+00:00,the second time for homework,vincentpotter/Pipeline_CPU,Verilog,Pipeline_CPU,27,2,2024-07-26 04:54:04+00:00,1
9450,256993544,https://github.com/souvicksaha95/Xilinx-Mealy-Machine-Assignment.git,2020-04-19 12:27:58+00:00,"This project is implemented and simulated Iverilog and plotted by GTKwave. Problem statement is following - Design a sequence detector implementing a Mealy state machine using three always blocks. The Mealy state machine has one input (ain) and one output (yout). The output yout is 1 if and only if the total number of 1s received is divisible by 3 (hint: 0 is inclusive, however, reset cycle(s) do not count as 0- see in simulation waveform time=400). Develop a test bench and verify the model through a behavioral simulation. Use SW0 as the clock input, SW1 as the ain input, the BTNU button as reset input to the circuit, number of 1s count on LED7:LED4, and LED0 as the yout output. Go through the design flow, generate the bitstream, and download it into the Nexys3 board. Verify the functionality.",souvicksaha95/Xilinx-Mealy-Machine-Assignment,Verilog,Xilinx-Mealy-Machine-Assignment,170,2,2022-02-13 21:36:36+00:00,0
9451,258914087,https://github.com/Kiran760043/Ripple-Counter.git,2020-04-26 01:46:24+00:00,FPGA Programs,Kiran760043/Ripple-Counter,Verilog,Ripple-Counter,48,2,2024-03-11 17:19:33+00:00,0
9452,261085673,https://github.com/Vishvas286/syrk-verilog.git,2020-05-04 05:09:26+00:00,Implementation of Polybench code for Symmetric Rank k in Verilog,Vishvas286/syrk-verilog,Verilog,syrk-verilog,6,2,2023-02-10 15:50:13+00:00,0
9453,261068307,https://github.com/Aria39/bubble-sorting.git,2020-05-04 03:02:03+00:00,FPGA_homework,Aria39/bubble-sorting,Verilog,bubble-sorting,1,2,2021-04-28 01:55:17+00:00,0
9454,262651031,https://github.com/Nikola2444/UVM_verif_examples.git,2020-05-09 20:13:45+00:00,,Nikola2444/UVM_verif_examples,Verilog,UVM_verif_examples,40,2,2024-08-28 09:43:37+00:00,1
9455,254824125,https://github.com/lawrie/ulx3s_acorn_atom.git,2020-04-11 08:26:12+00:00,Ulx3s port of Ice40Atom,lawrie/ulx3s_acorn_atom,Verilog,ulx3s_acorn_atom,326,2,2022-07-18 18:25:08+00:00,1
9456,257419186,https://github.com/AloriumTechnology/XLR8PID.git,2020-04-20 22:32:44+00:00,PID XB library for Alorium XLR8 hardware,AloriumTechnology/XLR8PID,Verilog,XLR8PID,25,2,2022-04-14 22:12:34+00:00,0
9457,257575096,https://github.com/muhammadhamzach/RISCV_Verilog_implementation.git,2020-04-21 11:35:34+00:00,RISCV Implementation in Verilog on Intel Quartus,muhammadhamzach/RISCV_Verilog_implementation,Verilog,RISCV_Verilog_implementation,12,2,2022-05-14 11:55:54+00:00,1
9458,254222467,https://github.com/Noris4est/SPI-FPGA-Verilog-HDL.git,2020-04-08 23:20:52+00:00,"In this project, I am developing a verilog SPI interface for FPGA ",Noris4est/SPI-FPGA-Verilog-HDL,Verilog,SPI-FPGA-Verilog-HDL,2524,2,2023-07-14 02:09:24+00:00,0
9459,253133073,https://github.com/michaelengel/verve.git,2020-04-05 01:32:08+00:00,Verilog RISC V experiment,michaelengel/verve,Verilog,verve,12,2,2022-01-27 18:47:57+00:00,1
9460,253296079,https://github.com/GaloisInc/BESSPIN-CloudGFE.git,2020-04-05 17:48:22+00:00,The AWS cloud deployment of the BESSPIN GFE platform.,GaloisInc/BESSPIN-CloudGFE,Verilog,BESSPIN-CloudGFE,162491,2,2023-06-14 06:00:52+00:00,2
9461,262905932,https://github.com/El-Mohr/MIPS-Processor-RTL.git,2020-05-11 01:04:05+00:00,,El-Mohr/MIPS-Processor-RTL,Verilog,MIPS-Processor-RTL,22,2,2024-10-01 16:41:24+00:00,0
9462,261154041,https://github.com/ilyajob05/verilog_SPI.git,2020-05-04 11:19:14+00:00,SPI module for Nexys 4 Artix-7 FPGA Trainer Board,ilyajob05/verilog_SPI,Verilog,verilog_SPI,39,1,2022-01-27 19:57:06+00:00,0
9463,260323202,https://github.com/rishabh-jain97/FIR_Filters.git,2020-04-30 21:34:55+00:00,Fir-low pass filters in SV and Verilog,rishabh-jain97/FIR_Filters,Verilog,FIR_Filters,5,1,2022-04-10 20:33:33+00:00,0
9464,261617132,https://github.com/TimKammerer/Basys3Pong.git,2020-05-06 00:54:15+00:00,,TimKammerer/Basys3Pong,Verilog,Basys3Pong,9,1,2021-12-08 04:12:33+00:00,0
9465,261494836,https://github.com/vandelvan/Datapath.git,2020-05-05 14:28:23+00:00,Datapath proyecto final Seminario de Arquitectura de Computadoras D13,vandelvan/Datapath,Verilog,Datapath,7006,1,2020-05-28 13:54:27+00:00,0
9466,255353451,https://github.com/yantao12399/aes.git,2020-04-13 14:39:01+00:00,verilog of aes,yantao12399/aes,Verilog,aes,638,1,2022-02-20 17:36:55+00:00,0
9467,257429486,https://github.com/IquanKoxinga/BCH-encoder-and-decoder.git,2020-04-20 23:36:51+00:00,"this is the repository for decoder, encoder is in another repository.",IquanKoxinga/BCH-encoder-and-decoder,Verilog,BCH-encoder-and-decoder,20,1,2024-09-06 06:51:19+00:00,0
9468,253996143,https://github.com/vipinkmenon/runningLED.git,2020-04-08 05:43:31+00:00,Tutorial Video,vipinkmenon/runningLED,Verilog,runningLED,2,1,2022-04-21 04:06:54+00:00,0
9469,256765459,https://github.com/souvicksaha95/Mealy-Macine-FSM-Detect-101010.git,2020-04-18 13:50:55+00:00,In this project we are detecting the sequence '101010' with possible overlapping. The image below is the simulation result. Coded in Verilog.,souvicksaha95/Mealy-Macine-FSM-Detect-101010,Verilog,Mealy-Macine-FSM-Detect-101010,33,1,2020-04-18 15:25:00+00:00,0
9470,261772788,https://github.com/Bucknalla/i2c-core.git,2020-05-06 13:50:03+00:00,,Bucknalla/i2c-core,Verilog,i2c-core,121,1,2022-03-29 23:33:05+00:00,0
9471,262356552,https://github.com/rithvik2811/SOC.git,2020-05-08 15:15:22+00:00,Finding covariance matrix using verilog. ,rithvik2811/SOC,Verilog,SOC,2,1,2023-09-01 10:59:01+00:00,0
9472,260635153,https://github.com/KevinWang96/UART_Verilog_Based.git,2020-05-02 07:21:09+00:00,Verilog Modeling of UART Tx and Rx,KevinWang96/UART_Verilog_Based,Verilog,UART_Verilog_Based,370,1,2023-10-27 19:57:40+00:00,0
9473,262561141,https://github.com/SnrNotHere16/BreakoutVGA.git,2020-05-09 11:59:25+00:00,,SnrNotHere16/BreakoutVGA,Verilog,BreakoutVGA,1221,1,2022-06-15 23:45:19+00:00,0
9474,259150967,https://github.com/Arashhs/Logic-Circuits-Course-Final-Project-Verilog.git,2020-04-26 22:58:16+00:00,An elevator circuit designed and implemented in Verilog for my Logic Circuits course Final Project,Arashhs/Logic-Circuits-Course-Final-Project-Verilog,Verilog,Logic-Circuits-Course-Final-Project-Verilog,1171,1,2021-05-17 21:41:41+00:00,0
9475,262493996,https://github.com/dearmrlv/NAND-controller.git,2020-05-09 05:12:24+00:00,,dearmrlv/NAND-controller,Verilog,NAND-controller,805,1,2020-05-11 12:17:00+00:00,1
9476,257265203,https://github.com/Ang-Andrew/brimstone.git,2020-04-20 11:52:17+00:00,Brimstone: Single Cycle MIPs Processor,Ang-Andrew/brimstone,Verilog,brimstone,44,1,2020-11-24 23:08:27+00:00,0
9477,260354451,https://github.com/vsilchuk/Verilog_HDL_university_tasks.git,2020-05-01 01:22:18+00:00,"""Verilog HDL Basics"" university course.",vsilchuk/Verilog_HDL_university_tasks,Verilog,Verilog_HDL_university_tasks,60,1,2022-06-21 22:59:12+00:00,0
9478,257764742,https://github.com/lixuf/CPU_mips32_Single_cycle_base_on_verilog.git,2020-04-22 01:59:59+00:00,,lixuf/CPU_mips32_Single_cycle_base_on_verilog,Verilog,CPU_mips32_Single_cycle_base_on_verilog,158,1,2020-12-17 15:03:17+00:00,1
9479,257847762,https://github.com/baina23/Three-level-SW-scoring-system.git,2020-04-22 09:02:55+00:00,A Three-Level Scoring System for Fast Similarity Evaluation Based on Smith-Waterman Algorithm,baina23/Three-level-SW-scoring-system,Verilog,Three-level-SW-scoring-system,53,1,2020-04-23 08:53:06+00:00,0
9480,258023454,https://github.com/Tahoora78/Colleg-s-LogicProject.git,2020-04-22 21:24:53+00:00,The logic project of my college(AmirkabirUniversity) ,Tahoora78/Colleg-s-LogicProject,Verilog,Colleg-s-LogicProject,625,1,2020-07-09 18:56:42+00:00,0
9481,253246949,https://github.com/simoneby/MicroProcessorProject.git,2020-04-05 13:55:14+00:00,,simoneby/MicroProcessorProject,Verilog,MicroProcessorProject,181,1,2020-05-16 10:30:42+00:00,0
9482,260139703,https://github.com/midn8hustlr/booth-multiplier-bist.git,2020-04-30 07:13:24+00:00,4-bit Booth's Multiplier circuit with Built-in Self-test feature,midn8hustlr/booth-multiplier-bist,Verilog,booth-multiplier-bist,1614,1,2024-06-04 22:15:16+00:00,0
9483,259087319,https://github.com/vipinkmenon/connect6.git,2020-04-26 17:07:28+00:00,,vipinkmenon/connect6,Verilog,connect6,788,1,2022-04-21 04:03:56+00:00,0
9484,259179868,https://github.com/Walskor/ComputerOrganizationAndDesign.git,2020-04-27 02:06:15+00:00,南航1618001冯爱民老师课,Walskor/ComputerOrganizationAndDesign,Verilog,ComputerOrganizationAndDesign,41,1,2021-02-18 00:35:06+00:00,0
9485,260361371,https://github.com/vsilchuk/Verilog_HDL_VGA_BAM.git,2020-05-01 02:14:37+00:00,One-channel BAM (Binary angle modulation) signal generator with VGA (640x480) output.,vsilchuk/Verilog_HDL_VGA_BAM,Verilog,Verilog_HDL_VGA_BAM,31473,1,2022-06-21 22:59:01+00:00,0
9486,259314057,https://github.com/leevick/axis_file_loader.git,2020-04-27 12:40:40+00:00,,leevick/axis_file_loader,Verilog,axis_file_loader,9,1,2021-05-28 03:16:48+00:00,0
9487,253507835,https://github.com/dioxygen/MIPS_CPU.git,2020-04-06 13:35:55+00:00,,dioxygen/MIPS_CPU,Verilog,MIPS_CPU,72494,1,2023-08-27 16:44:16+00:00,0
9488,254597067,https://github.com/sxw228/hdmi_interface.git,2020-04-10 09:35:12+00:00,,sxw228/hdmi_interface,Verilog,hdmi_interface,20,1,2023-11-08 08:36:50+00:00,0
9489,254914045,https://github.com/Noris4est/RISE_EDGE_PULSE_LENGTH_CONVERTER.git,2020-04-11 16:57:23+00:00,Here I am developing a pulse length converter,Noris4est/RISE_EDGE_PULSE_LENGTH_CONVERTER,Verilog,RISE_EDGE_PULSE_LENGTH_CONVERTER,183,1,2022-01-13 15:00:27+00:00,0
9490,255534825,https://github.com/vanDeagle/EDA_TASK.git,2020-04-14 07:01:57+00:00,"EDA course tasks, simulated by iverilog",vanDeagle/EDA_TASK,Verilog,EDA_TASK,1294,1,2020-05-13 03:29:00+00:00,0
9491,256064072,https://github.com/arvakagdi/BIST.git,2020-04-15 23:55:54+00:00,"Designed and implemented a DFT tool using Verilog to add BIST capabilities to an Arithmetic Unit (CUT).  Used ModelSim for designing and simulation of BIST controller, PRPG as Test Pattern Generator, MISR as Output Response Analyzer and AU.Testing was done by infusing faults in a fault-free AU and checking the response ",arvakagdi/BIST,Verilog,BIST,1401,1,2024-02-27 13:32:46+00:00,1
9492,261469009,https://github.com/combofish/basic-veirlog-IP-cores.git,2020-05-05 12:57:58+00:00, Basic Verilog HDL IP Cores for FPGA programming.,combofish/basic-veirlog-IP-cores,Verilog,basic-veirlog-IP-cores,22,1,2022-07-20 19:28:04+00:00,0
9493,259313772,https://github.com/leevick/ipv4_header_parser.git,2020-04-27 12:40:17+00:00,,leevick/ipv4_header_parser,Verilog,ipv4_header_parser,23,1,2021-05-28 03:17:30+00:00,0
9494,256546961,https://github.com/aliemo/ce-aut-logic-ta.git,2020-04-17 15:54:21+00:00,,aliemo/ce-aut-logic-ta,Verilog,ce-aut-logic-ta,18,1,2024-06-21 08:43:58+00:00,0
9495,256376647,https://github.com/tan1998lei/FPGA_text.git,2020-04-17 02:04:01+00:00,FSM,tan1998lei/FPGA_text,Verilog,FPGA_text,4,1,2020-04-17 02:20:26+00:00,0
9496,262039364,https://github.com/ShivanshRakesh/mips-processor.git,2020-05-07 12:05:46+00:00,A 2-stage Pipelined MIPS Processor in Verilog,ShivanshRakesh/mips-processor,Verilog,mips-processor,144,1,2021-10-28 14:08:29+00:00,1
9497,255616707,https://github.com/kishan132/Image-Enhancement-on-Verilog-HDL.git,2020-04-14 13:27:55+00:00,Basic image processing using verilog HDL.,kishan132/Image-Enhancement-on-Verilog-HDL,Verilog,Image-Enhancement-on-Verilog-HDL,190,1,2022-05-26 13:17:53+00:00,0
9498,255187089,https://github.com/Noris4est/Debounce-FPGA-Verilog-HDL.git,2020-04-12 23:13:40+00:00,"In this project, I develop bounce suppression systems for attaching electro-mechanical elements to an FPGA",Noris4est/Debounce-FPGA-Verilog-HDL,Verilog,Debounce-FPGA-Verilog-HDL,11,1,2020-04-12 23:43:41+00:00,0
9499,253986343,https://github.com/acintr/4215-RISC_Microprocessor.git,2020-04-08 04:37:31+00:00,Computer Architecture Course Project. Design and simulation of a RISC-based architecture implementing an ARM architecture instruction subset.,acintr/4215-RISC_Microprocessor,Verilog,4215-RISC_Microprocessor,196,1,2024-05-01 15:41:40+00:00,0
9500,262679204,https://github.com/fliptech/Audipus_fpga.git,2020-05-09 23:47:23+00:00,,fliptech/Audipus_fpga,Verilog,Audipus_fpga,137,1,2024-10-24 05:59:43+00:00,1
9501,260313380,https://github.com/rishabh-jain97/Alarm_clock.git,2020-04-30 20:37:03+00:00,"Fully functional alarm clock, with extra features. Implemented in Verilog on a Nexys 4-DDR board. Winning code of the 2018 Fall IEEE Carleton FPGA competition.",rishabh-jain97/Alarm_clock,Verilog,Alarm_clock,748,1,2022-04-10 20:35:19+00:00,0
9502,260217694,https://github.com/4teko7/DigitalSystemsAssignments.git,2020-04-30 13:22:43+00:00,Digital Systems Preliminary And Verilog Codes,4teko7/DigitalSystemsAssignments,Verilog,DigitalSystemsAssignments,2201,1,2022-08-20 21:00:57+00:00,0
9503,254771153,https://github.com/sjaemoon/EE470_BlackParrot.git,2020-04-11 01:37:45+00:00,,sjaemoon/EE470_BlackParrot,Verilog,EE470_BlackParrot,20301,1,2021-06-11 23:54:52+00:00,1
9504,256551043,https://github.com/ChocolateJin/IIS.git,2020-04-17 16:12:02+00:00,,ChocolateJin/IIS,Verilog,IIS,86,1,2022-06-14 19:44:58+00:00,1
9505,253190343,https://github.com/music-and-electronics/PRBS.git,2020-04-05 08:39:31+00:00,PRBS (Pseudo Random Bit Sequence),music-and-electronics/PRBS,Verilog,PRBS,1,1,2024-06-21 06:03:54+00:00,1
9506,254722135,https://github.com/WonkieB/I2S-buffer.git,2020-04-10 19:45:48+00:00,"I2S buffer implemented using Nexys 4 board an Active-HDL, designed to work with ADC (CS5343) and DAC (CS4344) ",WonkieB/I2S-buffer,Verilog,I2S-buffer,43,1,2020-12-10 12:58:42+00:00,0
9507,257575649,https://github.com/ranjan-yadav/Universal-Ansynchronous-Reciever-Transmitter.git,2020-04-21 11:38:06+00:00,32-bit UART with start and stop bit.,ranjan-yadav/Universal-Ansynchronous-Reciever-Transmitter,Verilog,Universal-Ansynchronous-Reciever-Transmitter,172,1,2020-06-02 04:58:25+00:00,0
9508,253829490,https://github.com/TKLabStudio/Circuit-Design.git,2020-04-07 15:08:22+00:00,高中時期做的電路設計，包含電子學與數位邏輯,TKLabStudio/Circuit-Design,Verilog,Circuit-Design,66201,1,2023-05-18 08:20:11+00:00,0
9509,254504909,https://github.com/travisbartholome/sudoku-master.git,2020-04-10 00:09:55+00:00,Final project for ECE 5367 at UH,travisbartholome/sudoku-master,Verilog,sudoku-master,838,1,2022-02-22 21:19:33+00:00,0
9510,260328973,https://github.com/rishabh-jain97/Shift_Multiplier.git,2020-04-30 22:11:32+00:00,"Provided 2 numbers (11 and 10 bits respectively), this module will multiply them regardless of sign. Uses a shifting method for efficiency.",rishabh-jain97/Shift_Multiplier,Verilog,Shift_Multiplier,25,1,2022-04-10 20:33:53+00:00,0
9511,261842294,https://github.com/rishabh-jain97/full_adders.git,2020-05-06 18:12:39+00:00,"A full adder and a carry-look-ahead adder, part of elec 3500 labs",rishabh-jain97/full_adders,Verilog,full_adders,171,1,2022-04-10 20:35:03+00:00,0
9512,259998775,https://github.com/krulikovskyi/DSTU-Strumok.git,2020-04-29 17:44:49+00:00,Verilog implementation of Ukrainian national standard DSTU 8845:2019 (ДСТУ 8845:2019 Інформаційні технології. Криптографічний захист інформації. Алгоритм симетричного потокового перетворення) symmetric stream cipher algorithm,krulikovskyi/DSTU-Strumok,Verilog,DSTU-Strumok,69,1,2023-11-27 10:31:48+00:00,0
9513,258918753,https://github.com/Megamemnon/bram.git,2020-04-26 02:16:08+00:00,Simple Verilog RAM/ROM module to use Block RAM on FPGA ,Megamemnon/bram,Verilog,bram,8,1,2024-06-06 12:04:14+00:00,0
9514,254165351,https://github.com/Noris4est/UART-FPGA-Verilog-HDL.git,2020-04-08 18:12:13+00:00,"In this project, I am developing an interface for the FPGA platform that implements the UART protocol. Hardware description language selected by Verilog",Noris4est/UART-FPGA-Verilog-HDL,Verilog,UART-FPGA-Verilog-HDL,50737,1,2021-12-08 14:22:17+00:00,0
9515,256698840,https://github.com/souvicksaha95/Detect-sequence-0110-with-overlap-using-verilog.git,2020-04-18 07:56:48+00:00,Detect the sequence 0110 in a bit stream and put an output high.,souvicksaha95/Detect-sequence-0110-with-overlap-using-verilog,Verilog,Detect-sequence-0110-with-overlap-using-verilog,26,1,2022-11-01 15:54:28+00:00,0
9516,258355038,https://github.com/mr103/SoC-Security.git,2020-04-23 23:28:16+00:00,Class project for CSE237D,mr103/SoC-Security,Verilog,SoC-Security,27504,1,2023-09-12 18:29:29+00:00,1
9517,257209763,https://github.com/tinatian1118/cpu.git,2020-04-20 07:52:45+00:00,cpu project for COA2,tinatian1118/cpu,Verilog,cpu,2,1,2020-04-27 11:17:43+00:00,1
9518,256339149,https://github.com/AymanAzzam/ODE-Solver.git,2020-04-16 21:57:54+00:00,Ordinary Differential Equation Solver,AymanAzzam/ODE-Solver,Verilog,ODE-Solver,15562,1,2024-07-31 17:07:42+00:00,4
9519,260129660,https://github.com/raphaelbharel/ExVeri.git,2020-04-30 06:19:25+00:00,Digital Design with FPGA and Verilog: from 7 segment display to real-time audio signal processing,raphaelbharel/ExVeri,Verilog,ExVeri,15365,1,2024-09-19 06:02:27+00:00,1
9520,259397297,https://github.com/christasa/CTrivialMIPS32.git,2020-04-27 17:02:22+00:00,计算机组成原理学习,christasa/CTrivialMIPS32,Verilog,CTrivialMIPS32,51481,1,2024-10-23 12:40:37+00:00,0
9521,257417257,https://github.com/DylanEtris/EE480_P4.git,2020-04-20 22:20:43+00:00,,DylanEtris/EE480_P4,Verilog,EE480_P4,173,1,2020-05-01 02:16:27+00:00,0
9522,255805736,https://github.com/Arcadia-Microcomputer/SOC.git,2020-04-15 04:35:17+00:00,,Arcadia-Microcomputer/SOC,Verilog,SOC,6576,1,2022-03-17 10:19:31+00:00,0
9523,253973425,https://github.com/PravallikaNalla/Verilog_projects.git,2020-04-08 03:15:25+00:00,,PravallikaNalla/Verilog_projects,Verilog,Verilog_projects,21,1,2020-07-27 01:52:56+00:00,0
9524,259201862,https://github.com/hannahbrooks/ece241.git,2020-04-27 04:08:52+00:00,Labs for second year ECE241 Digital Systems.,hannahbrooks/ece241,Verilog,ece241,2125,1,2021-11-14 00:29:20+00:00,1
9525,261610367,https://github.com/briansune/Kintex7-GSI-SSRAM.git,2020-05-06 00:05:23+00:00,,briansune/Kintex7-GSI-SSRAM,Verilog,Kintex7-GSI-SSRAM,1273,1,2022-03-30 20:56:31+00:00,0
9526,253459481,https://github.com/shioya-lab/cpu-exercise.git,2020-04-06 10:04:31+00:00,,shioya-lab/cpu-exercise,Verilog,cpu-exercise,824,1,2024-06-26 03:03:41+00:00,0
9527,262196136,https://github.com/patjgibson/alarm_clock.git,2020-05-08 01:21:56+00:00,FGPA based alarm clock designed in Vivado using Verilog.,patjgibson/alarm_clock,Verilog,alarm_clock,12,1,2020-08-03 11:36:23+00:00,1
9528,258396740,https://github.com/wyt2000/COD-2020-Labs.git,2020-04-24 03:37:34+00:00,Computer Organization and Design Labs,wyt2000/COD-2020-Labs,Verilog,COD-2020-Labs,9922,1,2022-03-13 14:26:40+00:00,0
9529,258960959,https://github.com/vipinkmenon/zyMouse.git,2020-04-26 06:51:26+00:00,A Mouse for Zedboard,vipinkmenon/zyMouse,Verilog,zyMouse,138,1,2022-04-21 04:05:14+00:00,0
9530,258923932,https://github.com/eckelsjd-rose-old/csse232.git,2020-04-26 02:48:29+00:00,Computer Architecture (CSSE232) coursework,eckelsjd-rose-old/csse232,Verilog,csse232,12343,1,2020-10-11 17:38:18+00:00,1
9531,260132148,https://github.com/jshaker000/Pipelined_FFT.git,2020-04-30 06:33:24+00:00,Pipelined FFT (Verilog),jshaker000/Pipelined_FFT,Verilog,Pipelined_FFT,476,1,2022-03-10 00:11:36+00:00,0
9532,257493045,https://github.com/ZYChimne/CPU-implement.git,2020-04-21 05:48:37+00:00,The repository contains both the implements of a single cycle CPU and pipelined CPU.,ZYChimne/CPU-implement,Verilog,CPU-implement,26,1,2023-01-28 09:43:34+00:00,0
9533,262744468,https://github.com/krishnakanthkm/Pipelined-Adder.git,2020-05-10 08:36:12+00:00,Pipelined adder handles 4 bit addition in each clock cycle. It is built using ripple carry adder and carry select adder. The systemverilog code is simulated and synthesized. The design is made to operate at 800 MHz and the positive slack in synthesis report indicates that the timing requirement is met. ,krishnakanthkm/Pipelined-Adder,Verilog,Pipelined-Adder,15,1,2023-11-02 10:22:32+00:00,1
9534,255715575,https://github.com/glitchy-boy-mahyar/CA_CA2.git,2020-04-14 20:14:37+00:00,Comp_Arch project no.2 by Mahyar Karimi & Alireza Salamat,glitchy-boy-mahyar/CA_CA2,Verilog,CA_CA2,198,1,2020-07-06 15:13:45+00:00,1
9535,257573864,https://github.com/studyHooligen/MIPS32.git,2020-04-21 11:30:24+00:00,自写的精简指令集MIPS32微控制器,studyHooligen/MIPS32,Verilog,MIPS32,1479,1,2020-05-07 04:22:08+00:00,0
9536,260261307,https://github.com/phani-sriram/Verilog_Programming.git,2020-04-30 16:24:15+00:00,Implementations of a few simple circuit elements in Verilog,phani-sriram/Verilog_Programming,Verilog,Verilog_Programming,24157,1,2020-05-02 23:05:11+00:00,0
9537,257224783,https://github.com/Kenji-Ishimaru/iv-pli-sample.git,2020-04-20 08:56:45+00:00,Icarus Verilog PLI1.0 sample,Kenji-Ishimaru/iv-pli-sample,Verilog,iv-pli-sample,49,1,2022-03-13 19:58:48+00:00,0
9538,261227704,https://github.com/kartik6m/Serial_multiplier_using_Verilog.git,2020-05-04 15:46:22+00:00,,kartik6m/Serial_multiplier_using_Verilog,Verilog,Serial_multiplier_using_Verilog,4,1,2021-03-22 20:02:06+00:00,0
9539,261611240,https://github.com/Rapidnack/Fx2DeviceServer2.git,2020-05-06 00:11:31+00:00,,Rapidnack/Fx2DeviceServer2,Verilog,Fx2DeviceServer2,4010,1,2021-08-28 04:41:33+00:00,0
9540,262940685,https://github.com/TheLeopardsH/USRT.git,2020-05-11 04:45:18+00:00,Universal Synchronous Receiver Transmitter,TheLeopardsH/USRT,Verilog,USRT,5,1,2021-02-07 09:32:32+00:00,0
9541,263085138,https://github.com/JINGTC/dadda_multiplier.git,2020-05-11 15:38:53+00:00,A variety of Dadda multipliers. The 12-bit one is the ordinary type while the 16-bit and 24-bit ones' compressor is modified to boost the performance.,JINGTC/dadda_multiplier,Verilog,dadda_multiplier,18,1,2022-11-10 13:04:15+00:00,0
9542,259370562,https://github.com/andreasdotorg/orion-mk2-firmware.git,2020-04-27 15:19:44+00:00,,andreasdotorg/orion-mk2-firmware,Verilog,orion-mk2-firmware,279,1,2020-08-10 21:34:20+00:00,1
9543,257427742,https://github.com/deni64k/fpga_miner.git,2020-04-20 23:25:27+00:00,Crypto-currency miner based on FPGA,deni64k/fpga_miner,Verilog,fpga_miner,44,1,2021-05-19 03:51:43+00:00,1
9544,253036474,https://github.com/GGuedesAB/RISCV16.git,2020-04-04 15:47:37+00:00,A simple 5-stage CPU implementation. Compilation and simulation use Icarus Verilog.,GGuedesAB/RISCV16,Verilog,RISCV16,207,1,2020-06-09 01:50:09+00:00,0
9545,254688587,https://github.com/Noris4est/PWM-FPGA-VERILOG.git,2020-04-10 16:56:17+00:00, I am developing a PWM parametric module.,Noris4est/PWM-FPGA-VERILOG,Verilog,PWM-FPGA-VERILOG,87,1,2020-04-10 17:03:26+00:00,0
9546,257765432,https://github.com/lixuf/CPU_RICS16_base_on_verilog.git,2020-04-22 02:03:19+00:00,,lixuf/CPU_RICS16_base_on_verilog,Verilog,CPU_RICS16_base_on_verilog,19,1,2020-12-17 15:03:17+00:00,0
9547,254392233,https://github.com/jainmohit2001/verilog.git,2020-04-09 14:21:41+00:00,Contains code of Verilog assignments ,jainmohit2001/verilog,Verilog,verilog,185,1,2022-05-23 00:55:31+00:00,1
9548,253972635,https://github.com/PravallikaNalla/Verilog_projects_basic.git,2020-04-08 03:10:58+00:00,This contains the entry level projects to get you started and understand working with verilog.,PravallikaNalla/Verilog_projects_basic,Verilog,Verilog_projects_basic,20,1,2022-08-28 04:17:44+00:00,0
9549,262121669,https://github.com/dev-board-tech/arduFPGA-mega-design-template-simple.git,2020-05-07 17:56:50+00:00,A reduced template for creating arduFPGA core designs.,dev-board-tech/arduFPGA-mega-design-template-simple,Verilog,arduFPGA-mega-design-template-simple,48,1,2022-05-02 21:53:19+00:00,0
9550,260206022,https://github.com/yasinadiyaman/VLSI.git,2020-04-30 12:30:44+00:00,16 bit Booth Encoded Wallace Tree Multiplier,yasinadiyaman/VLSI,Verilog,VLSI,401,1,2020-12-17 00:19:36+00:00,0
9551,253850666,https://github.com/imuguruza/alhambra_II_test.git,2020-04-07 16:27:17+00:00,Small test for Alhambra II board,imuguruza/alhambra_II_test,Verilog,alhambra_II_test,1324,1,2022-10-27 03:37:06+00:00,0
9552,255090680,https://github.com/jerry871002/Computer-Organization-Course.git,2020-04-12 13:40:51+00:00,Sophomore year course (2018 Spring): Computer Organization,jerry871002/Computer-Organization-Course,Verilog,Computer-Organization-Course,7958,1,2023-12-09 13:48:06+00:00,1
9553,255518490,https://github.com/enquestor/32bit-ALU.git,2020-04-14 05:29:50+00:00,Verilog 32-bit ALU.,enquestor/32bit-ALU,Verilog,32bit-ALU,1,1,2024-01-11 12:32:17+00:00,1
9554,263124801,https://github.com/hereisjayant/TicTacToe-Verilog.git,2020-05-11 18:30:20+00:00,Tic-Tac-Toe using Verilog for DE1-SoC,hereisjayant/TicTacToe-Verilog,Verilog,TicTacToe-Verilog,43283,1,2024-05-28 06:28:41+00:00,0
9555,254901285,https://github.com/Noris4est/Pulse-shortening-device-FPGA-VERILOG-HDL.git,2020-04-11 15:49:40+00:00,"In this project, I am developing a signal shortener (single-osc).",Noris4est/Pulse-shortening-device-FPGA-VERILOG-HDL,Verilog,Pulse-shortening-device-FPGA-VERILOG-HDL,74,1,2020-04-11 16:34:16+00:00,0
9556,259912143,https://github.com/itssnehin/YODAProject.git,2020-04-29 11:54:58+00:00,Your Own Digital Accelerator for EEE4120F,itssnehin/YODAProject,Verilog,YODAProject,121,1,2020-06-25 22:51:49+00:00,0
9557,259523120,https://github.com/gpmanly/DE0_FPGA_LED.git,2020-04-28 03:38:32+00:00,LED counting up on DE0-Nano-SOC,gpmanly/DE0_FPGA_LED,Verilog,DE0_FPGA_LED,7559,1,2020-09-10 09:38:30+00:00,0
9558,260633999,https://github.com/kkenshin1/HDLBits-Result.git,2020-05-02 07:12:41+00:00,Record verilog answers to some questions in HDLBits (mainly FSM),kkenshin1/HDLBits-Result,Verilog,HDLBits-Result,19,1,2020-05-07 07:26:24+00:00,0
9559,262223428,https://github.com/chantmk/UnderPugs.git,2020-05-08 04:04:25+00:00,":video_game: :dog: ""UnderPugs"" an Undertale-like game on FPGA Basys3 implemented with verilog",chantmk/UnderPugs,Verilog,UnderPugs,25504,1,2023-06-17 03:08:02+00:00,0
9560,262604348,https://github.com/Anjali-287/Sequence-Detector-using-FSM.git,2020-05-09 15:47:28+00:00,RTL for sequence detector in verilog,Anjali-287/Sequence-Detector-using-FSM,Verilog,Sequence-Detector-using-FSM,11,1,2022-03-30 23:14:06+00:00,0
9561,260368731,https://github.com/Abhishek9934/Fast_Adders_Digital_Logic_Design.git,2020-05-01 03:08:19+00:00,,Abhishek9934/Fast_Adders_Digital_Logic_Design,Verilog,Fast_Adders_Digital_Logic_Design,13,1,2021-11-06 17:32:51+00:00,0
9562,257111637,https://github.com/Cadmium-CD/Low_Power_CNN_Design_Based_on_Approximate_Computing.git,2020-04-19 22:04:00+00:00,,Cadmium-CD/Low_Power_CNN_Design_Based_on_Approximate_Computing,Verilog,Low_Power_CNN_Design_Based_on_Approximate_Computing,1232,1,2020-05-24 02:19:29+00:00,3
9563,255646502,https://github.com/reggiehsu111/ECC.git,2020-04-14 15:23:14+00:00,ECC for IC lab,reggiehsu111/ECC,Verilog,ECC,101882,1,2021-06-23 08:18:23+00:00,1
9564,255690958,https://github.com/arc968/ECE583_Final_Project.git,2020-04-14 18:22:49+00:00,,arc968/ECE583_Final_Project,Verilog,ECE583_Final_Project,197,1,2020-05-05 18:03:18+00:00,0
9565,256574331,https://github.com/Archfx/assert_NoC.git,2020-04-17 17:59:23+00:00,Assertion based Network on Chip Security Implementation,Archfx/assert_NoC,Verilog,assert_NoC,38260,1,2022-06-28 09:38:33+00:00,1
9566,257731747,https://github.com/aaumsq/470_r10k2way.git,2020-04-21 22:36:28+00:00,r10k for 470,aaumsq/470_r10k2way,,470_r10k2way,778,1,2023-12-23 09:25:32+00:00,0
9567,257881559,https://github.com/baina23/BWT-DNA-alignment.git,2020-04-22 11:30:55+00:00,Burrows–Wheeler_transform algorithm in DNA alignment realization,baina23/BWT-DNA-alignment,Verilog,BWT-DNA-alignment,21,1,2024-03-08 13:01:22+00:00,0
9568,260628588,https://github.com/brockboe/ECE411-UIUC.git,2020-05-02 06:32:43+00:00,,brockboe/ECE411-UIUC,Verilog,ECE411-UIUC,3217,1,2024-09-05 03:55:03+00:00,6
9569,268603183,https://github.com/vipinkmenon/neuralNetwork.git,2020-06-01 18:39:14+00:00,,vipinkmenon/neuralNetwork,Verilog,neuralNetwork,22902,240,2024-10-28 09:49:37+00:00,73
9570,272697006,https://github.com/WangXuan95/FPGA-JPEG-LS-encoder.git,2020-06-16 12:03:48+00:00,"An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码器，可实现高压缩率的无损/近无损图像压缩。",WangXuan95/FPGA-JPEG-LS-encoder,Verilog,FPGA-JPEG-LS-encoder,4708,205,2024-10-22 11:22:16+00:00,41
9571,267667881,https://github.com/IObundle/iob-cache.git,2020-05-28 18:38:08+00:00,Verilog Configurable Cache,IObundle/iob-cache,Verilog,iob-cache,3157,167,2024-09-27 00:34:40+00:00,32
9572,264645766,https://github.com/dan-rodrigues/icestation-32.git,2020-05-17 11:11:54+00:00,Compact FPGA game console,dan-rodrigues/icestation-32,Verilog,icestation-32,5280,153,2024-10-26 10:07:20+00:00,14
9573,266973287,https://github.com/MasLiang/CNN-On-FPGA.git,2020-05-26 07:24:26+00:00,FPGA,MasLiang/CNN-On-FPGA,Verilog,CNN-On-FPGA,2301,141,2024-10-22 08:03:40+00:00,36
9574,264059446,https://github.com/erihsu/INT_FP_MAC.git,2020-05-15 00:47:51+00:00,INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.,erihsu/INT_FP_MAC,Verilog,INT_FP_MAC,21011,81,2024-09-17 16:52:18+00:00,12
9575,268074237,https://github.com/acmert/parametric-ntt.git,2020-05-30 12:22:39+00:00,Parametric NTT/INTT Hardware Generator,acmert/parametric-ntt,Verilog,parametric-ntt,32,58,2024-10-20 05:46:00+00:00,6
9576,268260853,https://github.com/pwn2winctf/challenges-2020.git,2020-05-31 10:55:02+00:00,Pwn2Win 2020 Challenges,pwn2winctf/challenges-2020,Verilog,challenges-2020,13722,54,2024-03-19 04:28:59+00:00,13
9577,266793246,https://github.com/ultraembedded/usb2sniffer.git,2020-05-25 13:58:52+00:00,USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware),ultraembedded/usb2sniffer,Verilog,usb2sniffer,1263,52,2024-10-04 07:43:33+00:00,10
9578,271291705,https://github.com/jotego/jtopl.git,2020-06-10 13:58:41+00:00,Verilog module compatible with Yamaha OPL chips,jotego/jtopl,Verilog,jtopl,28638,47,2024-10-03 17:29:20+00:00,10
9579,266255956,https://github.com/IA-C-Lab-Fudan/KWS-SoC.git,2020-05-23 03:31:58+00:00,This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.,IA-C-Lab-Fudan/KWS-SoC,Verilog,KWS-SoC,1232388,46,2024-08-01 13:40:59+00:00,17
9580,263331902,https://github.com/kholia/Colorlight-5A-75B.git,2020-05-12 12:36:58+00:00,Notes for Colorlight-5A-75B.,kholia/Colorlight-5A-75B,Verilog,Colorlight-5A-75B,891,43,2024-10-15 07:00:24+00:00,6
9581,263773674,https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed4.git,2020-05-14 00:17:39+00:00,DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3,uwemeyerbaese/DSP_with_FPGAs_ed4,Verilog,DSP_with_FPGAs_ed4,39706,41,2024-10-05 07:09:53+00:00,12
9582,272326374,https://github.com/GraphSAINT/GNN-ARCH.git,2020-06-15 02:44:39+00:00,[ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference),GraphSAINT/GNN-ARCH,Verilog,GNN-ARCH,761,41,2024-09-18 14:12:33+00:00,9
9583,268843415,https://github.com/citrus3000psi/3DORGB.git,2020-06-02 15:49:39+00:00,RGB Project for most 3DO consoles.,citrus3000psi/3DORGB,Verilog,3DORGB,732,35,2024-09-08 16:12:38+00:00,3
9584,263125211,https://github.com/OpenCAPI/ThymesisFlow.git,2020-05-11 18:32:10+00:00,Memory Disaggregation on POWER9 with OpenCAPI 3.0 M1 & C1,OpenCAPI/ThymesisFlow,Verilog,ThymesisFlow,3950,32,2024-05-27 22:31:28+00:00,12
9585,267666301,https://github.com/IObundle/iob-mem.git,2020-05-28 18:30:29+00:00,Verilog behavioral description of various memories,IObundle/iob-mem,Verilog,iob-mem,525,30,2023-12-26 14:27:24+00:00,18
9586,272354901,https://github.com/mehrdadh/lora-modulator.git,2020-06-15 06:01:38+00:00,LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio,mehrdadh/lora-modulator,Verilog,lora-modulator,10624,29,2024-10-06 03:34:07+00:00,8
9587,263454364,https://github.com/ahirsharan/LSTM.git,2020-05-12 21:18:03+00:00,Single Long Short Term Memory (LSTM) cell :  Verilog Implementation,ahirsharan/LSTM,Verilog,LSTM,77,29,2024-10-09 11:35:43+00:00,5
9588,264299490,https://github.com/hammad-a/verilog_repair.git,2020-05-15 21:09:28+00:00,Automated Repair of Verilog Hardware Descriptions,hammad-a/verilog_repair,Verilog,verilog_repair,59808,26,2024-09-23 05:58:24+00:00,4
9589,267644166,https://github.com/srpoyrek/RISC-V.git,2020-05-28 16:47:51+00:00,"Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules required including the Hazard detection unit, Forwarding Unit, Branch Prediction, and the Five pipeline stages are simulated and verified the functional testing with test benches on ModelSim.",srpoyrek/RISC-V,Verilog,RISC-V,15249,25,2024-10-27 07:24:34+00:00,3
9590,270291197,https://github.com/zengkaipeng/EI332.git,2020-06-07 11:56:04+00:00,SJTU EI332 CPU完整实验代码及报告,zengkaipeng/EI332,Verilog,EI332,28921,24,2024-01-16 15:35:32+00:00,3
9591,272896543,https://github.com/WayneGong/pwm_motor_system.git,2020-06-17 06:34:00+00:00,基于FPGA的PWM电机控制,WayneGong/pwm_motor_system,Verilog,pwm_motor_system,1234,24,2024-08-09 03:33:06+00:00,9
9592,266554427,https://github.com/nicolaswilde/UCAS-Advanced-Computer-Architecture-OpenROAD-flow.git,2020-05-24 14:10:01+00:00,中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程,nicolaswilde/UCAS-Advanced-Computer-Architecture-OpenROAD-flow,Verilog,UCAS-Advanced-Computer-Architecture-OpenROAD-flow,17124,22,2024-09-10 02:06:12+00:00,6
9593,266799610,https://github.com/ultraembedded/core_usb_sniffer.git,2020-05-25 14:25:27+00:00,USB capture IP,ultraembedded/core_usb_sniffer,Verilog,core_usb_sniffer,24,19,2024-10-04 07:43:36+00:00,8
9594,263384318,https://github.com/Wren6991/Hazard5.git,2020-05-12 16:00:00+00:00,"5-stage RISC-V CPU, originally developed for RISCBoy",Wren6991/Hazard5,Verilog,Hazard5,254,19,2024-10-19 09:14:32+00:00,1
9595,264959271,https://github.com/thu-cs-lab/Digital-Design-Docs.git,2020-05-18 14:09:42+00:00,Documentation for Digital Design course,thu-cs-lab/Digital-Design-Docs,Verilog,Digital-Design-Docs,9705,19,2024-07-16 05:02:50+00:00,2
9596,268776471,https://github.com/b1f6c1c4/Deep-DarkFantasy.git,2020-06-02 10:57:31+00:00,Global Dark Mode for ALL apps on ANY platforms.,b1f6c1c4/Deep-DarkFantasy,Verilog,Deep-DarkFantasy,4137,17,2024-08-17 06:53:03+00:00,0
9597,271707382,https://github.com/dominic-meads/HDMI_FPGA.git,2020-06-12 04:22:24+00:00,HDMI with Verilog and an FPGA. ,dominic-meads/HDMI_FPGA,Verilog,HDMI_FPGA,1807,16,2024-07-02 08:14:50+00:00,3
9598,272149564,https://github.com/RedFlag2017/rs-codec.git,2020-06-14 06:55:56+00:00,Reed Solomon Encoder and Decoder Digital IP,RedFlag2017/rs-codec,Verilog,rs-codec,270,16,2024-10-24 06:21:38+00:00,4
9599,264483833,https://github.com/kingyoPiyo/Tang-Nano_PartyParrot.git,2020-05-16 16:56:26+00:00,,kingyoPiyo/Tang-Nano_PartyParrot,Verilog,Tang-Nano_PartyParrot,93,16,2024-09-26 09:58:33+00:00,2
9600,272520166,https://github.com/Speccery/icy99.git,2020-06-15 18:57:34+00:00,TI-99/4A FPGA implementation for the Icestorm toolchain,Speccery/icy99,Verilog,icy99,883,15,2024-09-28 23:47:11+00:00,5
9601,267700470,https://github.com/IObundle/iob-picorv32.git,2020-05-28 21:28:38+00:00,IOb_SoC version of the Picorv32 RISC-V Verilog IP core,IObundle/iob-picorv32,Verilog,iob-picorv32,149,13,2024-05-25 23:12:26+00:00,13
9602,267380299,https://github.com/mattvenn/fpga-fft.git,2020-05-27 17:11:59+00:00,,mattvenn/fpga-fft,Verilog,fpga-fft,20,12,2024-08-23 19:51:33+00:00,1
9603,267429192,https://github.com/Saanlima/RISC5Verilog_lpddr.git,2020-05-27 21:23:22+00:00,RISC5Verilog for Pipistrello using lpddr memory,Saanlima/RISC5Verilog_lpddr,Verilog,RISC5Verilog_lpddr,629,12,2023-11-07 12:54:44+00:00,1
9604,265584113,https://github.com/chipsalliance/f4pga-xc-fasm2bels.git,2020-05-20 14:03:14+00:00,Library to convert a FASM file into BELs importable into Vivado.,chipsalliance/f4pga-xc-fasm2bels,Verilog,f4pga-xc-fasm2bels,1403,11,2024-09-14 06:26:47+00:00,12
9605,263833549,https://github.com/0918nobita/computing-systems.git,2020-05-14 06:26:22+00:00,The Elements of Computing Systems,0918nobita/computing-systems,Verilog,computing-systems,444,11,2022-07-20 17:18:04+00:00,0
9606,269112004,https://github.com/lesc-ufv/cgra-routing.git,2020-06-03 14:35:46+00:00,"SForum 2020 : ""A Run-time Hardware Routing Implementation for CGRA Overlays"" code and data.",lesc-ufv/cgra-routing,Verilog,cgra-routing,9962,11,2024-03-09 07:40:01+00:00,1
9607,270195782,https://github.com/lijiaxun-sgms/w25q128jvxim_v_sim.git,2020-06-07 04:50:26+00:00,Verilog Model for W25Q128JVxIM Serial Flash Memory,lijiaxun-sgms/w25q128jvxim_v_sim,Verilog,w25q128jvxim_v_sim,170,11,2024-09-18 09:33:14+00:00,5
9608,268047365,https://github.com/MiSTer-devel/EDSAC_MiSTer.git,2020-05-30 09:21:43+00:00,"FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope",MiSTer-devel/EDSAC_MiSTer,Verilog,EDSAC_MiSTer,3612,11,2023-09-11 11:51:19+00:00,2
9609,271435358,https://github.com/yifanlu0227/EI332-SJTU-2020.git,2020-06-11 02:43:59+00:00,SJTU-EI332 计算机组成实验 pipelined cpu,yifanlu0227/EI332-SJTU-2020,Verilog,EI332-SJTU-2020,12182,11,2024-08-26 06:30:46+00:00,0
9610,270980277,https://github.com/Embedfire-altera/ebf_ep4ce10_pro_tutorial_code.git,2020-06-09 11:10:03+00:00,配套代码《FPGA Verilog开发实战指南——基于Altera EP4CE10》,Embedfire-altera/ebf_ep4ce10_pro_tutorial_code,Verilog,ebf_ep4ce10_pro_tutorial_code,89970,10,2024-09-05 23:52:35+00:00,5
9611,264065183,https://github.com/kimkoech/Systolic-Array.git,2020-05-15 01:25:03+00:00,C++ SystemC Implementation of a Systolic Array,kimkoech/Systolic-Array,Verilog,Systolic-Array,57735,10,2024-10-11 08:54:04+00:00,5
9612,268336665,https://github.com/IObundle/iob-eth.git,2020-05-31 18:10:57+00:00,Basic Verilog Ethernet core and C driver functions,IObundle/iob-eth,Verilog,iob-eth,3547,10,2024-08-01 21:55:46+00:00,4
9613,269747031,https://github.com/pgroupATusc/GraphACT.git,2020-06-05 19:06:28+00:00,"Implementation of paper ""GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform"".",pgroupATusc/GraphACT,Verilog,GraphACT,66,10,2024-07-02 14:33:31+00:00,0
9614,272222613,https://github.com/keyonhome/AXI4_LiteIP.git,2020-06-14 14:50:35+00:00,A verilog  FPGA Interface for AXI4_Lite from Slave side ,keyonhome/AXI4_LiteIP,Verilog,AXI4_LiteIP,186,10,2024-10-10 07:56:59+00:00,1
9615,270780730,https://github.com/pgroupATusc/HitGraph.git,2020-06-08 18:29:02+00:00,"Source code for ""HitGraph: High-throughput Graph Processing""",pgroupATusc/HitGraph,Verilog,HitGraph,196,10,2024-07-02 00:50:53+00:00,3
9616,263163210,https://github.com/SyntheticDreams/whirlwind.git,2020-05-11 21:33:42+00:00,Nintendo Entertainment System (NES) compatible FPGA core,SyntheticDreams/whirlwind,Verilog,whirlwind,304,10,2024-08-05 21:46:15+00:00,2
9617,268424521,https://github.com/hi631/FPGA_DOS.git,2020-06-01 04:25:19+00:00,Run DOS with 8086 on FPGA,hi631/FPGA_DOS,Verilog,FPGA_DOS,2969,10,2024-05-18 21:35:07+00:00,2
9618,272355095,https://github.com/mehrdadh/fsk-modulator.git,2020-06-15 06:02:54+00:00,FSK modulator implementation  Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio,mehrdadh/fsk-modulator,Verilog,fsk-modulator,5271,9,2024-05-11 08:30:52+00:00,7
9619,269537423,https://github.com/alireza-shirzad/Cordic_tanh.git,2020-06-05 05:19:31+00:00,Verilog and matlab implementation of tanh using Cordic algorithm,alireza-shirzad/Cordic_tanh,Verilog,Cordic_tanh,76,9,2024-08-18 16:43:06+00:00,3
9620,271293893,https://github.com/marlls1989/pulsar.git,2020-06-10 14:07:53+00:00,Pulsar asynchronous synthesis framework,marlls1989/pulsar,Verilog,pulsar,12500,9,2022-11-13 21:45:51+00:00,0
9621,271927462,https://github.com/RedFlag2017/rocket-soc-tb.git,2020-06-13 02:37:17+00:00,A systemverilog/UVM/Makefile  testbench  for Rocket RISC-V SoCs,RedFlag2017/rocket-soc-tb,Verilog,rocket-soc-tb,1641,8,2024-08-01 15:43:50+00:00,3
9622,264987857,https://github.com/shivanishah269/FPGA_based_Multicore_Cache_Simuator.git,2020-05-18 15:52:01+00:00,Cache-accel: FPGA Accelerated Multi-Core Cache Simulator,shivanishah269/FPGA_based_Multicore_Cache_Simuator,Verilog,FPGA_based_Multicore_Cache_Simuator,9703,8,2024-01-08 15:27:21+00:00,2
9623,271039626,https://github.com/gabrielganzer/DLX-Microprocessor.git,2020-06-09 15:26:20+00:00,"Fully pipelined DLX Microprocessor optimized for energy efficiency and testing purposes developed in VHDL. Simulation with Intel® ModelSim®, synthesis under Synopsys® DC Ultra™, and physical layout using Cadence® Innovus™ Implementation System.",gabrielganzer/DLX-Microprocessor,Verilog,DLX-Microprocessor,93032,8,2024-09-15 15:23:07+00:00,0
9624,268231031,https://github.com/louislxw/pe_array.git,2020-05-31 07:31:19+00:00,"A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as SCD and CNNs.",louislxw/pe_array,Verilog,pe_array,16323,8,2024-06-04 14:26:07+00:00,2
9625,266553235,https://github.com/wswslzp/SpinalFFT.git,2020-05-24 14:03:54+00:00,A FFT hardware generator in SpinalHDL,wswslzp/SpinalFFT,Verilog,SpinalFFT,368,7,2024-06-14 22:05:42+00:00,0
9626,272272772,https://github.com/elllusion/cpu_gs232.git,2020-06-14 19:50:57+00:00,,elllusion/cpu_gs232,Verilog,cpu_gs232,220,7,2024-09-05 12:43:41+00:00,7
9627,272503985,https://github.com/adityatripathiiit/RISCV_Three_Stage.git,2020-06-15 17:36:35+00:00,RISC-V 3 stage in-order pipeline in verilog,adityatripathiiit/RISCV_Three_Stage,Verilog,RISCV_Three_Stage,1207,7,2024-07-06 08:44:15+00:00,6
9628,268293648,https://github.com/isuckatdrifting/verilog-fx3slvfifo.git,2020-05-31 14:10:50+00:00,Control Cypress FX3 Slave FIFO with FPGA,isuckatdrifting/verilog-fx3slvfifo,Verilog,verilog-fx3slvfifo,28,6,2024-07-27 13:11:25+00:00,2
9629,270560583,https://github.com/debtanu09/my8085.git,2020-06-08 06:46:48+00:00,This is the Verilog code for 8085 microprocessor with limited (18) number of instructions,debtanu09/my8085,Verilog,my8085,16851,6,2024-08-22 19:47:28+00:00,3
9630,272142184,https://github.com/racerxdl/fpga-serial-hello.git,2020-06-14 05:55:22+00:00,FPGA Verilog Serial Hello World + Led Blink,racerxdl/fpga-serial-hello,Verilog,fpga-serial-hello,5,6,2024-08-12 20:02:36+00:00,4
9631,273056406,https://github.com/Hassan313/Approximate-Multiplier.git,2020-06-17 19:01:17+00:00,This repository contains approximate 8-bit multiplier Verilog code.,Hassan313/Approximate-Multiplier,Verilog,Approximate-Multiplier,49231,6,2024-06-13 08:04:37+00:00,3
9632,269295328,https://github.com/YujiaZhao/mipsCPU.git,2020-06-04 07:53:10+00:00,USTB-计算机组成原理实验,YujiaZhao/mipsCPU,Verilog,mipsCPU,53864,6,2024-05-16 08:20:19+00:00,1
9633,266832702,https://github.com/zqy1018/project_EI332.git,2020-05-25 16:52:13+00:00,"Implementations of labs & quizzes in EI332, SJTU, 2020 Spring",zqy1018/project_EI332,Verilog,project_EI332,10061,6,2023-01-28 05:25:24+00:00,0
9634,263772883,https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed2.git,2020-05-14 00:12:13+00:00,DSP with FPGAs 2. edition ISBN: 3-540-21119-5,uwemeyerbaese/DSP_with_FPGAs_ed2,Verilog,DSP_with_FPGAs_ed2,642,6,2023-08-27 10:01:04+00:00,0
9635,265513381,https://github.com/kmichikura/aiedge_contest.git,2020-05-20 09:19:57+00:00,,kmichikura/aiedge_contest,Verilog,aiedge_contest,1838,6,2021-12-24 06:55:30+00:00,2
9636,265088357,https://github.com/yahia3200/SPI-Protocol-Implementation-Using-Verilog.git,2020-05-18 23:29:09+00:00,Implementing SPI interface using Verilog ,yahia3200/SPI-Protocol-Implementation-Using-Verilog,Verilog,SPI-Protocol-Implementation-Using-Verilog,2110,6,2024-10-17 08:21:28+00:00,1
9637,271680789,https://github.com/a-vegetable-dog/QIAN-Kun.git,2020-06-12 01:25:19+00:00,SIMD processor based on verilog,a-vegetable-dog/QIAN-Kun,Verilog,QIAN-Kun,1231,5,2024-06-16 04:10:12+00:00,1
9638,265198374,https://github.com/lawrie/ulx3s_msx.git,2020-05-19 09:04:59+00:00,MSX 8-bit computers on the Ulx3s ECP5 board,lawrie/ulx3s_msx,Verilog,ulx3s_msx,186,5,2023-12-30 03:00:00+00:00,3
9639,267942186,https://github.com/mist-devel/gameboy.git,2020-05-29 19:48:10+00:00,Nintendo Gameboy core,mist-devel/gameboy,Verilog,gameboy,179,5,2024-03-27 22:20:11+00:00,9
9640,271484628,https://github.com/FilipRegenczuk/RNS_converter.git,2020-06-11 07:48:27+00:00,Converter from RNS representation (residue number system) to binary/decimal. Written in Verilog.,FilipRegenczuk/RNS_converter,Verilog,RNS_converter,3,5,2023-09-04 09:08:38+00:00,0
9641,265357534,https://github.com/l-nic/lnic.git,2020-05-19 20:24:46+00:00,Chisel generator for the L-NIC module. Intended to be used as a library within chipyard / rocket-chip.,l-nic/lnic,Verilog,lnic,7511,5,2023-09-01 01:25:57+00:00,1
9642,265329598,https://github.com/UndefeatedSunny/Finite_State_Machine.git,2020-05-19 18:25:54+00:00,,UndefeatedSunny/Finite_State_Machine,Verilog,Finite_State_Machine,801,5,2023-04-15 13:03:10+00:00,0
9643,265832508,https://github.com/Jefferson-Lopes/FPGA.git,2020-05-21 11:35:26+00:00, Projects with FPGA,Jefferson-Lopes/FPGA,Verilog,FPGA,131065,5,2023-07-28 20:57:05+00:00,0
9644,267931426,https://github.com/mist-devel/c16.git,2020-05-29 18:47:58+00:00,C16/Plus4 core,mist-devel/c16,Verilog,c16,522,5,2023-09-23 09:51:25+00:00,6
9645,271148163,https://github.com/kevinchang73/108-2DSD_Final_Project.git,2020-06-10 01:34:21+00:00,Final project of 108-2 NTUEE Digital System Design Course,kevinchang73/108-2DSD_Final_Project,Verilog,108-2DSD_Final_Project,18607,5,2024-10-21 19:44:44+00:00,1
9646,265054363,https://github.com/HEADS-UNCC/SimonCipherVerilog.git,2020-05-18 20:30:06+00:00,Simon Cipher implementation in Verilog,HEADS-UNCC/SimonCipherVerilog,Verilog,SimonCipherVerilog,8,5,2023-06-21 06:29:38+00:00,2
9647,267804793,https://github.com/qazwsxedcrfvtg14/RNN-verilog-model.git,2020-05-29 08:20:54+00:00,,qazwsxedcrfvtg14/RNN-verilog-model,Verilog,RNN-verilog-model,79946,5,2024-09-17 14:16:54+00:00,0
9648,268854215,https://github.com/SLAM-Lab/LACPo.git,2020-06-02 16:36:25+00:00,Learning-based Architecture-level CPU Power modeling,SLAM-Lab/LACPo,Verilog,LACPo,62957,5,2024-08-15 08:45:44+00:00,1
9649,269136588,https://github.com/ept221/tinySoC.git,2020-06-03 16:16:57+00:00,An 8-bit SoC for implementation on an iCE40 FPGA.,ept221/tinySoC,Verilog,tinySoC,20069,5,2024-06-27 13:34:40+00:00,1
9650,267337184,https://github.com/pengchengwei54610/Digital-Logic-BIG-HW.git,2020-05-27 14:11:42+00:00,同济大学2018级数字逻辑大作业：基于键盘与VGA显示屏实现的小游戏,pengchengwei54610/Digital-Logic-BIG-HW,Verilog,Digital-Logic-BIG-HW,10,5,2024-10-14 16:59:14+00:00,0
9651,271220253,https://github.com/isuckatdrifting/verilog-rmii.git,2020-06-10 08:20:45+00:00,"Example platform for Xilinx MII_to_RMII IP on Arty A7-35T, including ethernet RX and TX",isuckatdrifting/verilog-rmii,Verilog,verilog-rmii,589,4,2024-01-15 06:08:27+00:00,0
9652,268286015,https://github.com/acmert/mcm-on-fpga.git,2020-05-31 13:28:57+00:00,Efficient Multiple Constant Multiplication Using DSP Blocks in Xilinx FPGAs,acmert/mcm-on-fpga,Verilog,mcm-on-fpga,19,4,2022-10-14 15:22:43+00:00,2
9653,272820319,https://github.com/mostafaaboseif/DMA-8237-Verilog-.git,2020-06-16 21:58:01+00:00,"Verilog code for DMA 8327 with PCI arbitrer, associated with a GUI using Qt and we uploaded it on an FPGA; communicating with CPU through UART (USB-TTL).",mostafaaboseif/DMA-8237-Verilog-,Verilog,DMA-8237-Verilog-,316,4,2023-05-17 06:25:35+00:00,0
9654,267395712,https://github.com/MrX-8B/MiSTer-Arcade-PenguinKunWars.git,2020-05-27 18:25:29+00:00,FPGA implementation of Penguin-Kun Wars arcade game,MrX-8B/MiSTer-Arcade-PenguinKunWars,Verilog,MiSTer-Arcade-PenguinKunWars,986,4,2022-07-31 14:08:48+00:00,0
9655,270594302,https://github.com/KAIST-ITC/beamforming.git,2020-06-08 08:43:23+00:00,,KAIST-ITC/beamforming,Verilog,beamforming,141,4,2024-08-28 09:25:03+00:00,1
9656,267666591,https://github.com/mshah12/GraphicsProcessingUnit.git,2020-05-28 18:31:54+00:00,"A graphics processing unit created using FPGA and NIOS II SOC, and coded in SystemVerilog and C++. The GPU is able to read .obj files and produce 3D objects on screen, consisting of triangles, which can be rotated and translated.",mshah12/GraphicsProcessingUnit,Verilog,GraphicsProcessingUnit,200189,4,2024-06-18 15:51:10+00:00,1
9657,269272870,https://github.com/charmerkai/perceptron.git,2020-06-04 05:55:43+00:00,verilog design for perceptron algorithm,charmerkai/perceptron,Verilog,perceptron,231,4,2023-10-26 18:04:37+00:00,1
9658,264771251,https://github.com/mdnoaman/Tang-nano-FPGA-module-for-high-speed-word-pattern-generator.git,2020-05-17 22:48:38+00:00,An extemely low cost (5 euros) nano Tang FPGA board is configured to perform very high speed pulse pattern generator.,mdnoaman/Tang-nano-FPGA-module-for-high-speed-word-pattern-generator,Verilog,Tang-nano-FPGA-module-for-high-speed-word-pattern-generator,23,4,2023-09-05 05:33:33+00:00,0
9659,263030398,https://github.com/Satjpatel/Verilog-HDL-Useful-Codes.git,2020-05-11 12:03:30+00:00,Useful Verilog HDL Codes which can be used in multiple design systems.,Satjpatel/Verilog-HDL-Useful-Codes,Verilog,Verilog-HDL-Useful-Codes,548,4,2024-09-11 06:18:21+00:00,0
9660,270633349,https://github.com/ben-marshall/aes-sboxes.git,2020-06-08 10:55:52+00:00,Somewhere to put different implementations of the AES SBox,ben-marshall/aes-sboxes,Verilog,aes-sboxes,7,4,2024-08-01 15:18:15+00:00,1
9661,267936236,https://github.com/mist-devel/archimedes.git,2020-05-29 19:14:24+00:00,Acorn Archimedes core,mist-devel/archimedes,Verilog,archimedes,30169,4,2024-09-25 12:42:30+00:00,6
9662,266506450,https://github.com/Dj-Polyester/CENG232Midterm2Tester.git,2020-05-24 09:12:48+00:00,A tester for CENG232 Midterm 2 of the second semester 2020,Dj-Polyester/CENG232Midterm2Tester,Verilog,CENG232Midterm2Tester,2625,4,2023-03-08 23:48:17+00:00,1
9663,272883842,https://github.com/melodychn/CS-M152A.git,2020-06-17 05:13:55+00:00,My work for CS M152A (Introduction to Digital Design Lab) taken at UCLA in the Spring of 2020.,melodychn/CS-M152A,Verilog,CS-M152A,13456,4,2024-10-15 22:45:04+00:00,2
9664,268472563,https://github.com/IObundle/iob-div.git,2020-06-01 08:58:43+00:00,Verilog Divider Cores,IObundle/iob-div,Verilog,iob-div,115,3,2023-09-25 03:07:08+00:00,3
9665,268064016,https://github.com/osamamagdy/SPI-Verilog-Protocol.git,2020-05-30 11:14:29+00:00,,osamamagdy/SPI-Verilog-Protocol,Verilog,SPI-Verilog-Protocol,348,3,2022-05-26 13:03:22+00:00,1
9666,268509004,https://github.com/isuckatdrifting/verilog-mii.git,2020-06-01 11:56:10+00:00,"Example platform for Xilinx AXI_EthernetLite (MII) on Arty A7-35T, including active TX driven by AXI Traffic Generator and dummy RX",isuckatdrifting/verilog-mii,Verilog,verilog-mii,221,3,2021-05-12 20:59:01+00:00,2
9667,268395065,https://github.com/josh-macfie/Verilog_Servo_Control.git,2020-06-01 01:14:39+00:00,Verilog module to drive a servo based on a control input.,josh-macfie/Verilog_Servo_Control,Verilog,Verilog_Servo_Control,3,3,2023-03-12 04:15:26+00:00,3
9668,266809351,https://github.com/tanzelin430/USTC-COD-LAB.git,2020-05-25 15:05:13+00:00,,tanzelin430/USTC-COD-LAB,Verilog,USTC-COD-LAB,728,3,2024-05-24 12:32:29+00:00,1
9669,268269531,https://github.com/mhhai/HDLBits.git,2020-05-31 11:51:55+00:00,这里一个Verilog习题网站中的练习题，链接为https://hdlbits.01xz.net/wiki/Main_Page。 主要可以分为组合逻辑电路、时序逻辑电路设计两部分。对使用Verilog进行电路设计有很大的帮助。 由于该网站中需要先答对题目才能看答案，使用时并不方便，因此这里贴出自己写的代码。 也可以参看https://zhuanlan.zhihu.com/c_1131528588117385216，这里有详细的解释。,mhhai/HDLBits,Verilog,HDLBits,31,3,2024-08-27 17:13:20+00:00,1
9670,263554709,https://github.com/bjrjk/MIPS-Multi-Cycle-MicroSystem.git,2020-05-13 07:18:57+00:00,Multi Cycle MIPS MicroSystem with Instruction Set MIPS-Lite3 in Verilog.,bjrjk/MIPS-Multi-Cycle-MicroSystem,Verilog,MIPS-Multi-Cycle-MicroSystem,113,3,2023-01-28 04:01:16+00:00,1
9671,268536346,https://github.com/jai1215/verilog-utils.git,2020-06-01 13:53:50+00:00,verilog utility functions for vscode,jai1215/verilog-utils,Verilog,verilog-utils,531,3,2024-07-19 03:59:33+00:00,0
9672,268704045,https://github.com/ranjan-yadav/I2C-protocol.git,2020-06-02 04:52:36+00:00,,ranjan-yadav/I2C-protocol,Verilog,I2C-protocol,2889,3,2023-05-16 13:40:02+00:00,0
9673,272987079,https://github.com/hexuustc/ustccoder.git,2020-06-17 13:52:35+00:00,we are in ustc,hexuustc/ustccoder,Verilog,ustccoder,3123,3,2021-03-21 12:06:20+00:00,3
9674,263256580,https://github.com/go4retro/IntUltiMEM.git,2020-05-12 06:49:56+00:00,Internal version of the UltiMEM cartridge,go4retro/IntUltiMEM,Verilog,IntUltiMEM,373,3,2024-02-25 19:23:19+00:00,0
9675,270561129,https://github.com/amaslov86/openofdm.git,2020-06-08 06:48:34+00:00,,amaslov86/openofdm,Verilog,openofdm,26085,3,2024-03-21 12:54:03+00:00,0
9676,266314662,https://github.com/doctormin/MIPS-simulator.git,2020-05-23 10:37:51+00:00,Single Cycle & 5-stage Pipelined MIPS Simulator in Verilog,doctormin/MIPS-simulator,Verilog,MIPS-simulator,1474,3,2023-03-11 23:37:44+00:00,0
9677,268563466,https://github.com/Giako68/TiledScreen.git,2020-06-01 15:42:22+00:00,Video Controller Library for Arduino MKR Vidor 4000 -- Tiled Mode,Giako68/TiledScreen,Verilog,TiledScreen,205,3,2023-01-27 16:20:40+00:00,0
9678,271834891,https://github.com/gargdoppler/ALU.git,2020-06-12 15:46:17+00:00,ECN-104 Digital Logic Design Project,gargdoppler/ALU,Verilog,ALU,27991,3,2023-12-01 15:39:24+00:00,3
9679,265881316,https://github.com/LittleQili/MIPS_CPU.git,2020-05-21 15:16:23+00:00,A naive MIPS simulator for 31 instructions. ,LittleQili/MIPS_CPU,Verilog,MIPS_CPU,6500,3,2024-02-20 11:54:46+00:00,0
9680,269674174,https://github.com/hoglet67/HDLTutorial.git,2020-06-05 14:57:03+00:00,A basic Verilog and VHDL tutorial,hoglet67/HDLTutorial,Verilog,HDLTutorial,29,3,2022-05-26 02:38:08+00:00,0
9681,264140643,https://github.com/pratyush48/Tomosulo_Implementation_Verilog.git,2020-05-15 08:34:41+00:00,We have implemented the tomosulo algorithm in verilog as a part of our final course project in Processor Architecture.,pratyush48/Tomosulo_Implementation_Verilog,Verilog,Tomosulo_Implementation_Verilog,162,3,2021-12-18 02:47:23+00:00,1
9682,272186831,https://github.com/vaithak/LDPC-Code-Decoder.git,2020-06-14 11:18:05+00:00,Implementation of partly parallel LDPC code decoder in Verilog.  ,vaithak/LDPC-Code-Decoder,Verilog,LDPC-Code-Decoder,1424,3,2022-11-26 06:02:07+00:00,3
9683,272308039,https://github.com/yanggui19891007/CNN-On-FPGA.git,2020-06-15 00:36:38+00:00,FPGA,yanggui19891007/CNN-On-FPGA,,CNN-On-FPGA,26,3,2023-04-27 18:10:38+00:00,9
9684,264831270,https://github.com/PXVI/std_module.git,2020-05-18 05:00:37+00:00,"All the fundamental generic verilog modules in one repository. These are fundamentals by my standard, so feel free to suggest more.",PXVI/std_module,Verilog,std_module,52,3,2023-11-27 01:04:21+00:00,1
9685,272377901,https://github.com/harpArk614/LDPC-Code-Decoder.git,2020-06-15 08:03:18+00:00,Implementation of partly parallel LDPC code decoder in Verilog.  ,harpArk614/LDPC-Code-Decoder,Verilog,LDPC-Code-Decoder,177,3,2022-08-04 15:30:57+00:00,0
9686,266447716,https://github.com/SunicYosen/soc-labs.git,2020-05-24 01:17:59+00:00,Labs projects for SoC,SunicYosen/soc-labs,Verilog,soc-labs,3066,2,2020-07-13 08:16:04+00:00,0
9687,272928665,https://github.com/alireza-shirzad/Scrambler.git,2020-06-17 09:10:03+00:00,Scrambler and Descrambler implementation using verilog HDL,alireza-shirzad/Scrambler,Verilog,Scrambler,161,2,2023-07-03 08:02:45+00:00,2
9688,266230782,https://github.com/vikas7268/integrated_round_robin_arbiter.git,2020-05-23 00:02:38+00:00,,vikas7268/integrated_round_robin_arbiter,Verilog,integrated_round_robin_arbiter,79,2,2024-03-21 08:40:35+00:00,0
9689,271870805,https://github.com/smaslovski/verilog-bk.git,2020-06-12 19:01:59+00:00,Small project to emulate a few behavioral aspects of the 1801BM1 CPU and the Soviet computers BK-0010/0011M.,smaslovski/verilog-bk,Verilog,verilog-bk,244,2,2024-10-18 02:25:40+00:00,0
9690,270562842,https://github.com/amaslov86/adi-hdl.git,2020-06-08 06:54:42+00:00,,amaslov86/adi-hdl,Verilog,adi-hdl,11307,2,2022-04-27 03:16:58+00:00,1
9691,266666324,https://github.com/VasanthSadhasivan/Feed-Forward-Neural-Network-Hardware-Accelerator.git,2020-05-25 02:35:54+00:00,Hardware implementation written in SystemVerilog for a parameterizable FF-NN. Depth and Neurons per layer are parameters. Learning using SGD back propagation algorithm.,VasanthSadhasivan/Feed-Forward-Neural-Network-Hardware-Accelerator,Verilog,Feed-Forward-Neural-Network-Hardware-Accelerator,16,2,2023-09-28 22:39:22+00:00,0
9692,266625350,https://github.com/krishna-beemanapalli/rv32i-CPU.git,2020-05-24 21:10:00+00:00,Implementation of rv32i datapath in quartus tool,krishna-beemanapalli/rv32i-CPU,Verilog,rv32i-CPU,91,2,2024-07-05 12:09:26+00:00,0
9693,272730327,https://github.com/megora/emmc_plugin_firmware.git,2020-06-16 14:29:42+00:00,,megora/emmc_plugin_firmware,Verilog,emmc_plugin_firmware,20,2,2022-07-23 17:39:12+00:00,1
9694,266357003,https://github.com/BugenZhao/MIPS.git,2020-05-23 14:48:33+00:00,👨🏻‍💻 Pipelined MIPS I CPU with 49 instructions & multiplication & direct-mapped cache in Verilog.,BugenZhao/MIPS,Verilog,MIPS,2714,2,2020-07-03 09:53:28+00:00,0
9695,268542480,https://github.com/nieyanshuo/verilog-ip.git,2020-06-01 14:18:24+00:00,"Because of insufficient virtual machine space and reluctance to expand the virtual machine, some simple IP cores have been established to support vcs simulation, but these IPs do not have too much consideration for synthesizable and timing characteristics.now ,the realized ip includes UART,RAM and FIFO(syn and asyn) .",nieyanshuo/verilog-ip,Verilog,verilog-ip,29,2,2023-11-17 00:13:02+00:00,0
9696,265187051,https://github.com/Flians/JEC.git,2020-05-19 08:16:34+00:00,Equivalence Checking of Superconducting RSFQ Logic Circuits,Flians/JEC,Verilog,JEC,252560,2,2023-12-05 13:47:30+00:00,0
9697,264781247,https://github.com/yuhei1horibe/synthesizer.git,2020-05-18 00:09:48+00:00,Verilog source code for digital synthesizer project.,yuhei1horibe/synthesizer,Verilog,synthesizer,194,2,2024-05-17 00:52:24+00:00,0
9698,266113721,https://github.com/taoshen-amazon/ece5745-tut5-asic-tools.git,2020-05-22 13:11:12+00:00,ECE 5745 Tutorial 5: Synopsys/Cadence ASIC Tools,taoshen-amazon/ece5745-tut5-asic-tools,,ece5745-tut5-asic-tools,4125,2,2024-09-30 05:49:09+00:00,17
9699,266103093,https://github.com/losfair/mips-x.git,2020-05-22 12:18:16+00:00,"Another MIPS32 CPU. My course design for Computer Organization @ NUAA, 2020 Spring.",losfair/mips-x,Verilog,mips-x,59,2,2020-07-07 07:42:53+00:00,1
9700,266727302,https://github.com/Joshua-401/Formal_Verification.git,2020-05-25 08:37:38+00:00,Coverage Closure and Bug Hunt Project,Joshua-401/Formal_Verification,Verilog,Formal_Verification,16665,2,2024-07-04 01:35:37+00:00,2
9701,262935881,https://github.com/TheLeopardsH/UART.git,2020-05-11 04:12:54+00:00, Universal Asynchronous Receiver Transmitter,TheLeopardsH/UART,Verilog,UART,6,2,2024-10-20 11:38:22+00:00,0
9702,264824111,https://github.com/iamthy/lab4_BHT.git,2020-05-18 04:16:57+00:00,Computer Architecture lab4,iamthy/lab4_BHT,Verilog,lab4_BHT,46,2,2021-08-18 12:04:15+00:00,0
9703,263466057,https://github.com/patrickschaumont/aes-accelerator-nios2.git,2020-05-12 22:27:25+00:00,,patrickschaumont/aes-accelerator-nios2,Verilog,aes-accelerator-nios2,28435,2,2023-04-07 20:03:46+00:00,0
9704,267287883,https://github.com/bhagyam2000/BP-mode-encoder-for-an-ECG.git,2020-05-27 10:21:13+00:00,Encoder design in verilog used for display compression in BP mode.,bhagyam2000/BP-mode-encoder-for-an-ECG,Verilog,BP-mode-encoder-for-an-ECG,161,2,2022-01-09 17:49:37+00:00,0
9705,266853413,https://github.com/The-OpenROAD-Project-Attic/PartClusManager.git,2020-05-25 18:34:38+00:00,,The-OpenROAD-Project-Attic/PartClusManager,Verilog,PartClusManager,101596,2,2021-03-18 02:54:07+00:00,1
9706,268979240,https://github.com/Campo87/Matrix-Engine.git,2020-06-03 03:23:48+00:00,"This matrix unit performs matrix multiplication, scalar multiplication, subtraction, addition, and transposition on 4x4 by 16 bit matrices. This was my HDL final project, see the PDF for the instructions.",Campo87/Matrix-Engine,Verilog,Matrix-Engine,331,2,2023-02-14 23:32:12+00:00,0
9707,265761872,https://github.com/abdurrafaykhan/Hot-Wheels-Verilog.git,2020-05-21 05:23:31+00:00,"Car racing game using FPGA, VGA, Verilog, and De1-SOC board",abdurrafaykhan/Hot-Wheels-Verilog,Verilog,Hot-Wheels-Verilog,5450,2,2024-05-28 06:38:12+00:00,0
9708,268780261,https://github.com/reggiehsu111/RISC-V-Single-Cycle-Processor.git,2020-06-02 11:17:07+00:00,RISC-V Single Cycle Processor for Computer Architecture Final,reggiehsu111/RISC-V-Single-Cycle-Processor,Verilog,RISC-V-Single-Cycle-Processor,1507,2,2023-02-06 14:18:47+00:00,0
9709,270556013,https://github.com/amaslov86/openwifi-hw.git,2020-06-08 06:28:18+00:00,,amaslov86/openwifi-hw,Verilog,openwifi-hw,108204,2,2021-09-26 08:21:27+00:00,0
9710,269413735,https://github.com/Evolutionior/CoreBench.git,2020-06-04 16:46:37+00:00,,Evolutionior/CoreBench,Verilog,CoreBench,25,2,2020-06-14 02:23:49+00:00,0
9711,264927553,https://github.com/DelboyJay/TM1638_FPGA.git,2020-05-18 12:08:15+00:00,Verilog code for Altera MAXII to control a TM1638 LED & KEY board.,DelboyJay/TM1638_FPGA,Verilog,TM1638_FPGA,77,2,2024-03-14 03:47:22+00:00,0
9712,264387382,https://github.com/LoneLiX/CPU_Design_Pipeline.git,2020-05-16 07:55:42+00:00,16位流水线CPU(8指令),LoneLiX/CPU_Design_Pipeline,Verilog,CPU_Design_Pipeline,443,2,2024-10-21 03:16:01+00:00,0
9713,271986219,https://github.com/DevMajed/Digital-Logic_and-Design.git,2020-06-13 10:21:46+00:00,"Digital Logic Design using pen and paper to design with Analog discovery 2, and using Verilog for synthesizing.  these are some of my junior year labs for Digital Electronics",DevMajed/Digital-Logic_and-Design,Verilog,Digital-Logic_and-Design,32,2,2023-01-28 14:03:49+00:00,0
9714,264378830,https://github.com/opnesh/SIMD-PROCESSOR.git,2020-05-16 06:59:47+00:00,SIMD PROCESSOR IS A VECTOR PROCESSOR,opnesh/SIMD-PROCESSOR,Verilog,SIMD-PROCESSOR,9,2,2024-06-16 04:09:18+00:00,2
9715,269008555,https://github.com/keshav23garg/Samir-Palnitkar.git,2020-06-03 06:34:01+00:00,Solution to book VERILOG HDL BY SAMIR PALNITKAR,keshav23garg/Samir-Palnitkar,Verilog,Samir-Palnitkar,46,2,2024-10-02 05:23:28+00:00,0
9716,265709135,https://github.com/jalcim/logilib.git,2020-05-20 23:38:49+00:00,,jalcim/logilib,Verilog,logilib,4047,2,2021-12-10 14:22:40+00:00,0
9717,263364417,https://github.com/codefuturedalao/WHUMIPS.git,2020-05-12 14:42:46+00:00,a mips cpu for NSCSCC in 2020,codefuturedalao/WHUMIPS,Verilog,WHUMIPS,1210,2,2022-04-07 12:04:51+00:00,0
9718,265354449,https://github.com/thadoe/Digital_projects_in_Verilog_SystemC.git,2020-05-19 20:11:43+00:00,"Inference Design, Behavioral simulations, and Hardware Implementation.",thadoe/Digital_projects_in_Verilog_SystemC,Verilog,Digital_projects_in_Verilog_SystemC,1329,2,2024-08-31 12:18:28+00:00,1
9719,265141675,https://github.com/eisl-nctu/pyramid.git,2020-05-19 04:12:23+00:00,Pyramid: A 24-level image pyramid accelerator.,eisl-nctu/pyramid,Verilog,pyramid,10078,2,2022-06-30 00:00:11+00:00,2
9720,264677285,https://github.com/nisaruj/undertale-fpga.git,2020-05-17 13:48:40+00:00,Simple Undert**e game implemented with Verilog,nisaruj/undertale-fpga,Verilog,undertale-fpga,6387,2,2020-06-10 12:54:20+00:00,0
9721,262905932,https://github.com/El-Mohr/MIPS-Processor-RTL.git,2020-05-11 01:04:05+00:00,,El-Mohr/MIPS-Processor-RTL,Verilog,MIPS-Processor-RTL,22,2,2024-10-01 16:41:24+00:00,0
9722,266215177,https://github.com/giorgosvyronos/gcv-cpu.git,2020-05-22 21:56:21+00:00,Project Team GCV 2020: Central Processing Unit,giorgosvyronos/gcv-cpu,Verilog,gcv-cpu,21419,1,2022-09-22 16:30:04+00:00,0
9723,270150699,https://github.com/WANGSSSSSSS/mips.git,2020-06-07 00:59:53+00:00,five stage pipeline,WANGSSSSSSS/mips,Verilog,mips,57,1,2020-08-25 06:40:37+00:00,0
9724,272874648,https://github.com/dhaivat7/CLA_4_bit_addr.git,2020-06-17 04:05:28+00:00,4 bit CLA,dhaivat7/CLA_4_bit_addr,Verilog,CLA_4_bit_addr,409,1,2021-01-31 22:54:15+00:00,0
9725,263637508,https://github.com/ahedayat/Brent-Kung-Adder.git,2020-05-13 13:27:02+00:00,Python code for genrating Brent Kung Adder in verilog(.v),ahedayat/Brent-Kung-Adder,Verilog,Brent-Kung-Adder,2926,1,2021-05-06 12:43:50+00:00,2
9726,263303471,https://github.com/Long-ThanhLe/FloatingPointIEEE754.git,2020-05-12 10:20:14+00:00,,Long-ThanhLe/FloatingPointIEEE754,Verilog,FloatingPointIEEE754,1334,1,2021-01-10 12:37:47+00:00,1
9727,265435397,https://github.com/mchanchee/mini-self-driving-car.git,2020-05-20 03:08:04+00:00,A mini self-driving car using Verilog,mchanchee/mini-self-driving-car,Verilog,mini-self-driving-car,11490,1,2020-10-05 02:23:31+00:00,0
9728,269588721,https://github.com/cadenmr/datatape.git,2020-06-05 09:37:42+00:00,This project aims to use a FPGA to store high-speed data on a S-VHS tape using an unmodified VCR,cadenmr/datatape,Verilog,datatape,102087,1,2024-07-03 03:05:27+00:00,0
9729,270092150,https://github.com/Mekrab/Sobel-X.git,2020-06-06 20:11:02+00:00,Sobel-X Filter in Verilog ,Mekrab/Sobel-X,Verilog,Sobel-X,8865,1,2024-03-07 15:38:51+00:00,0
9730,272810436,https://github.com/DBasoco/HDL-Intro.git,2020-06-16 20:55:53+00:00,"Learning verilog, in theory, as I only have microprocessors and no FPGAs currently.",DBasoco/HDL-Intro,Verilog,HDL-Intro,5,1,2020-08-14 18:26:09+00:00,0
9731,267571685,https://github.com/NavidAG/Logic-Circuits-Projects.git,2020-05-28 11:28:23+00:00,,NavidAG/Logic-Circuits-Projects,Verilog,Logic-Circuits-Projects,1268,1,2020-09-06 17:31:09+00:00,0
9732,269463128,https://github.com/Rapidnack/Fx2DeviceServer3.git,2020-06-04 20:53:14+00:00,,Rapidnack/Fx2DeviceServer3,Verilog,Fx2DeviceServer3,2078,1,2021-08-28 04:41:31+00:00,0
9733,270697302,https://github.com/XuetongZhou/RISC-V.git,2020-06-08 14:22:20+00:00,一个四级流水线RISC-V CPU,XuetongZhou/RISC-V,Verilog,RISC-V,26,1,2021-08-02 09:40:11+00:00,0
9734,268530783,https://github.com/SiciliaLeco/Step_intoMIPS.git,2020-06-01 13:30:55+00:00,"2020 Spring, Computer Composition Principle, notes for the lecture and 4 lab assignments. ",SiciliaLeco/Step_intoMIPS,Verilog,Step_intoMIPS,29473,1,2021-07-25 04:02:25+00:00,0
9735,265062632,https://github.com/swappad/booth-wallace-multiplier.git,2020-05-18 21:09:04+00:00,Hardware implementation of Radix-4 Booth Wallace Tree Multiplier,swappad/booth-wallace-multiplier,Verilog,booth-wallace-multiplier,9,1,2022-10-22 03:27:06+00:00,0
9736,265919162,https://github.com/ishaan40/Graphics-Renderer.git,2020-05-21 18:09:59+00:00,Wire-frame graphics renderer that uses an FPGA and SOC (ECE385 Final Project SP'20),ishaan40/Graphics-Renderer,Verilog,Graphics-Renderer,198027,1,2023-03-04 06:42:11+00:00,0
9737,264418319,https://github.com/t-dasun/AES.git,2020-05-16 11:05:49+00:00,AES Verilog algo,t-dasun/AES,Verilog,AES,18,1,2023-06-05 15:32:41+00:00,0
9738,264502280,https://github.com/Nandakishore-Menon/Verilog_codes.git,2020-05-16 18:36:02+00:00,This repo contains Verilog codes for a few basic things,Nandakishore-Menon/Verilog_codes,Verilog,Verilog_codes,7,1,2020-07-31 15:52:30+00:00,0
9739,265340372,https://github.com/gokulnathsj/8-bit-Microprocessor.git,2020-05-19 19:11:26+00:00,,gokulnathsj/8-bit-Microprocessor,Verilog,8-bit-Microprocessor,5,1,2020-05-19 19:18:12+00:00,0
9740,266717991,https://github.com/lyhsieh/NTHU_EE223000.git,2020-05-25 07:53:49+00:00,邏輯設計實驗,lyhsieh/NTHU_EE223000,Verilog,NTHU_EE223000,5183,1,2022-10-13 17:23:40+00:00,0
9741,264571824,https://github.com/gshimabuko/NIOSII.git,2020-05-17 02:58:01+00:00,Expanded FPGA Training with NIOS II,gshimabuko/NIOSII,Verilog,NIOSII,180450,1,2020-06-17 19:58:22+00:00,0
9742,263666696,https://github.com/JagrutJadhav/FPGA-8-Bit-computer.git,2020-05-13 15:17:16+00:00,,JagrutJadhav/FPGA-8-Bit-computer,Verilog,FPGA-8-Bit-computer,1069,1,2021-05-31 18:44:30+00:00,0
9743,271197923,https://github.com/Ayushsrivastava2/Verilog.git,2020-06-10 06:33:27+00:00,,Ayushsrivastava2/Verilog,Verilog,Verilog,48,1,2020-07-24 08:55:58+00:00,0
9744,266551574,https://github.com/JagrutJadhav/Verilog-_i2c_simulation.git,2020-05-24 13:55:06+00:00,,JagrutJadhav/Verilog-_i2c_simulation,Verilog,Verilog-_i2c_simulation,9,1,2021-05-31 18:42:45+00:00,0
9745,263493396,https://github.com/Kiran760043/Sign-Magnitude-Adder.git,2020-05-13 01:23:36+00:00,FPGA Programs,Kiran760043/Sign-Magnitude-Adder,Verilog,Sign-Magnitude-Adder,63,1,2022-09-22 08:36:35+00:00,0
9746,268624661,https://github.com/icekang/UndertaleBasys3.git,2020-06-01 20:25:18+00:00,,icekang/UndertaleBasys3,Verilog,UndertaleBasys3,3026,1,2023-01-29 23:55:53+00:00,0
9747,270714736,https://github.com/LinusWangg/pipeline.git,2020-06-08 15:11:53+00:00,homework,LinusWangg/pipeline,Verilog,pipeline,42359,1,2020-07-07 04:46:54+00:00,0
9748,265103396,https://github.com/yanquantan/FPGA-Snake-Game.git,2020-05-19 00:59:29+00:00,EE2026 Final Project,yanquantan/FPGA-Snake-Game,Verilog,FPGA-Snake-Game,13652,1,2021-12-21 01:13:31+00:00,1
9749,264456191,https://github.com/pranavanantharam/FIFO-Memory.git,2020-05-16 14:34:21+00:00,FIFO Memory Implementation using Verilog,pranavanantharam/FIFO-Memory,Verilog,FIFO-Memory,3,1,2022-03-01 16:21:38+00:00,0
9750,264329927,https://github.com/rabeeaatif/Elevator-Operating-System.git,2020-05-16 00:47:58+00:00,A working prototype of an elevator (a GUI and a hardware) using FPGA and verilog programming. The design incorporated both hardware and software. The software part dealt with the user input and a comparator circuit that would pass the signal to the hardware as to where the lift needs to go next.,rabeeaatif/Elevator-Operating-System,Verilog,Elevator-Operating-System,8,1,2022-12-10 21:51:38+00:00,0
9751,264294135,https://github.com/Jennifer-Zheng/ROB.git,2020-05-15 20:39:52+00:00,Reorder buffer for Tomasulo's algorithm,Jennifer-Zheng/ROB,Verilog,ROB,10,1,2023-03-06 07:14:09+00:00,0
9752,263404614,https://github.com/glitchy-boy-mahyar/CA_CA3.git,2020-05-12 17:26:01+00:00,Computer Architecture - Project No.3,glitchy-boy-mahyar/CA_CA3,Verilog,CA_CA3,41,1,2020-05-18 13:36:02+00:00,1
9753,267846754,https://github.com/chenzhicun/SJTU-CS145-Arch-labs.git,2020-05-29 11:58:43+00:00,"This repo is for SJTU CS145's course work. To be specific, I'll use verilog to implement a single circle CPU and a pipeline CPU.",chenzhicun/SJTU-CS145-Arch-labs,Verilog,SJTU-CS145-Arch-labs,975,1,2021-04-14 15:58:09+00:00,0
9754,266686302,https://github.com/wshahbaz/FPGA_Pipelined_MIPS_Processor.git,2020-05-25 04:54:43+00:00,"32-bit, 5-stage pipelined MIPS processor using DE10-Lite FPGA development board",wshahbaz/FPGA_Pipelined_MIPS_Processor,Verilog,FPGA_Pipelined_MIPS_Processor,124,1,2023-06-21 13:08:07+00:00,0
9755,272992840,https://github.com/dantrim/htt_tp_fw.git,2020-06-17 14:15:58+00:00,Firmware testbench infrastructure for the ATLAS Hardware Track Trigger (HTT) ,dantrim/htt_tp_fw,Verilog,htt_tp_fw,1273,1,2022-04-08 18:16:25+00:00,0
9756,270287031,https://github.com/mokumus/NumberAnalyzerFSM.git,2020-06-07 11:37:40+00:00,"FSM in verilog for determining if a number is odd or even, palindrome and Fibonacci number.",mokumus/NumberAnalyzerFSM,Verilog,NumberAnalyzerFSM,507,1,2022-08-30 18:38:47+00:00,0
9757,271422414,https://github.com/Embedfire-altera/ebf_ep4ce10_mini_tutorial_code.git,2020-06-11 01:25:58+00:00,野火EP4CE10 MINI开发板配套代码,Embedfire-altera/ebf_ep4ce10_mini_tutorial_code,Verilog,ebf_ep4ce10_mini_tutorial_code,24134,1,2021-07-23 23:26:02+00:00,0
9758,266682565,https://github.com/vikas7268/32bits_RISC_Processor.git,2020-05-25 04:27:15+00:00,instruction_support (R-type and I-type Instructions).,vikas7268/32bits_RISC_Processor,Verilog,32bits_RISC_Processor,22,1,2024-09-27 13:36:37+00:00,0
9759,268790497,https://github.com/bhanuprathap2000/verilog.git,2020-06-02 12:07:37+00:00,This repository contains verilog codes,bhanuprathap2000/verilog,Verilog,verilog,17,1,2024-10-22 14:51:29+00:00,1
9760,263777273,https://github.com/YanxingLiu/8-bits-CPU.git,2020-05-14 00:42:56+00:00,Architecture and Verilog Implementation of 8-bits CPU.,YanxingLiu/8-bits-CPU,Verilog,8-bits-CPU,1802,1,2020-08-19 00:45:31+00:00,1
9761,264589589,https://github.com/Amulya-Prabakhar/Calculator2-DesignVerification.git,2020-05-17 05:19:35+00:00,System Verification of a Calculator design using System Verilog,Amulya-Prabakhar/Calculator2-DesignVerification,Verilog,Calculator2-DesignVerification,39,1,2022-01-11 05:58:47+00:00,0
9762,269263054,https://github.com/Campo87/8-bit-Power-ALU.git,2020-06-04 04:48:56+00:00,The goal of this project is to design an 8-bit ALU which implements 16 operations.,Campo87/8-bit-Power-ALU,Verilog,8-bit-Power-ALU,434,1,2022-04-11 18:26:21+00:00,0
9763,270943246,https://github.com/Rapidnack/Fx2DeviceServer5.git,2020-06-09 08:17:10+00:00,,Rapidnack/Fx2DeviceServer5,Verilog,Fx2DeviceServer5,1452,1,2021-08-28 04:41:25+00:00,0
9764,267063412,https://github.com/magpie70/FindMaxNumber.git,2020-05-26 14:20:09+00:00,,magpie70/FindMaxNumber,Verilog,FindMaxNumber,200,1,2021-05-13 10:48:50+00:00,0
9765,272192262,https://github.com/n0nuser/Contador-Arbitrario.git,2020-06-14 11:53:47+00:00,Contador Arbitrario - Computadores I USAL,n0nuser/Contador-Arbitrario,Verilog,Contador-Arbitrario,436,1,2023-01-28 14:09:08+00:00,0
9766,270454765,https://github.com/ineganov/pnetlist.git,2020-06-07 22:53:18+00:00,Verilog netlist parser,ineganov/pnetlist,Verilog,pnetlist,2117,1,2022-03-15 23:15:35+00:00,0
9767,265681700,https://github.com/splAcharya/8BitProcessorCircuit_Verilog.git,2020-05-20 20:42:35+00:00,8Bit Unsigned Simple Processor Circuit designed using verilog HDL in Xilinx Vivado,splAcharya/8BitProcessorCircuit_Verilog,Verilog,8BitProcessorCircuit_Verilog,3128,1,2022-06-07 07:45:22+00:00,0
9768,266341582,https://github.com/kimchange/8-bit-CPU-Verilog.git,2020-05-23 13:24:55+00:00,8-bit CPU iverilog,kimchange/8-bit-CPU-Verilog,Verilog,8-bit-CPU-Verilog,3241,1,2021-12-09 03:25:01+00:00,0
9769,270636050,https://github.com/tim1207/3bit-counter.git,2020-06-08 11:05:34+00:00,3 bit 計數器,tim1207/3bit-counter,Verilog,3bit-counter,1,1,2021-11-25 11:57:20+00:00,0
9770,272701040,https://github.com/a-vegetable-dog/QIAN_KUN.git,2020-06-16 12:23:26+00:00,FIR based on verilog,a-vegetable-dog/QIAN_KUN,Verilog,QIAN_KUN,3,1,2022-04-10 20:10:16+00:00,0
9771,266476044,https://github.com/lootr5858/EECE490_embedded-soc.git,2020-05-24 05:27:52+00:00,Embedded SOC course with Cortex M0 & Verilog HDL,lootr5858/EECE490_embedded-soc,Verilog,EECE490_embedded-soc,179340,1,2023-03-02 06:03:06+00:00,2
9772,267086982,https://github.com/vinitpulstya/booth-s-multiplier.git,2020-05-26 15:53:53+00:00,"This is an multiplier for multiplying binary integers in signed 2's complement representation in efficient way, less additions/substraction is used.",vinitpulstya/booth-s-multiplier,Verilog,booth-s-multiplier,4,1,2022-10-27 23:44:35+00:00,0
9773,268416994,https://github.com/ADEPT-Group/GPU-Accelerated-Logic-Re-simulation.git,2020-06-01 03:33:41+00:00,"Accelerating logic re-simulation tasks utilizing GPU paralellizing feature considering 4 (0, 1, x, Z) value logic.",ADEPT-Group/GPU-Accelerated-Logic-Re-simulation,Verilog,GPU-Accelerated-Logic-Re-simulation,1752,1,2023-02-09 02:36:02+00:00,1
9774,264219152,https://github.com/dengyanuoapp/Ise602.3phrase.motoro.git,2020-05-15 14:45:32+00:00,"Ise602.3phrase.motoro new version start on May 15, 2020",dengyanuoapp/Ise602.3phrase.motoro,Verilog,Ise602.3phrase.motoro,21266,1,2021-10-10 13:21:01+00:00,0
9775,271062833,https://github.com/arath089/FPGA-Cache-Memory-Design.git,2020-06-09 17:08:59+00:00,Designing Cache Memory using Direct Mapping using Vivado,arath089/FPGA-Cache-Memory-Design,Verilog,FPGA-Cache-Memory-Design,6,1,2024-04-25 12:25:34+00:00,0
9776,272087874,https://github.com/RobertoBeltran7/ECE270.git,2020-06-13 21:23:02+00:00,Completed Verilog lab assignments for ECE 270-Fall 2018 taught by Dr. Shreyas Sen at Purdue University,RobertoBeltran7/ECE270,Verilog,ECE270,14,1,2023-04-16 14:51:29+00:00,2
9777,269437603,https://github.com/nadaelsayed11/Randomizer.git,2020-06-04 18:41:48+00:00,Generating random number by providing an initial seed,nadaelsayed11/Randomizer,Verilog,Randomizer,1,1,2022-06-12 19:42:16+00:00,0
9778,271213889,https://github.com/rikosellic/Pipeline.git,2020-06-10 07:51:05+00:00,"Verilog Code for the 5-stage pipeline CPU project in the course EI332, SJTU, 2020 Spring",rikosellic/Pipeline,Verilog,Pipeline,76,1,2020-07-04 12:51:40+00:00,0
9779,269144406,https://github.com/Vaccinated/Matrix_Engine.git,2020-06-03 16:53:36+00:00,HDL Project: Create a simplistic Matrix engine in Verilog with an ISA that performs some basic functions on 4x4 matrices.,Vaccinated/Matrix_Engine,Verilog,Matrix_Engine,8,1,2021-03-01 00:48:27+00:00,1
9780,266390334,https://github.com/yuhei1horibe/verilog_adder.git,2020-05-23 17:54:01+00:00,Basic calculation circuit (verilog).,yuhei1horibe/verilog_adder,Verilog,verilog_adder,0,1,2022-04-30 00:25:59+00:00,0
9781,268693574,https://github.com/rs3319/EE1-CPU-Project.git,2020-06-02 03:38:33+00:00,,rs3319/EE1-CPU-Project,Verilog,EE1-CPU-Project,483,1,2020-11-24 04:25:58+00:00,1
9782,268688350,https://github.com/enewen0324/CO_lab3.git,2020-06-02 03:06:31+00:00,,enewen0324/CO_lab3,Verilog,CO_lab3,1741,1,2020-06-02 03:08:14+00:00,0
9783,267168389,https://github.com/reelbeelveel/binary_clock.git,2020-05-26 22:51:02+00:00,,reelbeelveel/binary_clock,Verilog,binary_clock,5982,1,2020-06-23 00:54:57+00:00,0
9784,266026892,https://github.com/zhangzek/SDRAM_controller.git,2020-05-22 05:34:18+00:00,SDRAM_controller,zhangzek/SDRAM_controller,Verilog,SDRAM_controller,6962,1,2020-05-23 04:27:37+00:00,1
9785,263217332,https://github.com/leevick/axi_file_loader.git,2020-05-12 02:58:22+00:00,,leevick/axi_file_loader,Verilog,axi_file_loader,11,1,2021-05-28 03:17:16+00:00,0
9786,267132738,https://github.com/wwkkww1983/FPGA-2.git,2020-05-26 19:25:17+00:00,做了一个简易的信号波形发生器,wwkkww1983/FPGA-2,,FPGA-2,24,1,2024-10-11 10:05:39+00:00,0
9787,265433479,https://github.com/EasonLin536/ICDL_final_project.git,2020-05-20 02:59:07+00:00,"2020 Spring IC Design Lab Final Project, NTUEE",EasonLin536/ICDL_final_project,Verilog,ICDL_final_project,3370,1,2021-01-26 16:51:56+00:00,1
9788,267991372,https://github.com/DarkenedOrigins/5stageCPU.git,2020-05-30 01:59:47+00:00,"5 stage pipelined cpu implementation with advanced features like jump prediction, return address stack, and 1 cycle multiplier. ",DarkenedOrigins/5stageCPU,Verilog,5stageCPU,229,1,2020-11-09 01:56:00+00:00,0
9789,269976889,https://github.com/aqjol21/FPGA-Bubble-Sort.git,2020-06-06 12:35:47+00:00,,aqjol21/FPGA-Bubble-Sort,Verilog,FPGA-Bubble-Sort,509,1,2020-10-25 17:43:40+00:00,0
9790,262940685,https://github.com/TheLeopardsH/USRT.git,2020-05-11 04:45:18+00:00,Universal Synchronous Receiver Transmitter,TheLeopardsH/USRT,Verilog,USRT,5,1,2021-02-07 09:32:32+00:00,0
9791,263197801,https://github.com/bjrjk/MIPS-Multi-Cycle.git,2020-05-12 01:11:40+00:00,Multi Cycle MIPS CPU with Instruction Set MIPS-Lite2 in Verilog.,bjrjk/MIPS-Multi-Cycle,Verilog,MIPS-Multi-Cycle,58,1,2023-01-28 04:01:16+00:00,1
9792,263085138,https://github.com/JINGTC/dadda_multiplier.git,2020-05-11 15:38:53+00:00,A variety of Dadda multipliers. The 12-bit one is the ordinary type while the 16-bit and 24-bit ones' compressor is modified to boost the performance.,JINGTC/dadda_multiplier,Verilog,dadda_multiplier,18,1,2022-11-10 13:04:15+00:00,0
9793,264340690,https://github.com/Aprilskysky/mram_tb.git,2020-05-16 02:13:08+00:00,,Aprilskysky/mram_tb,Verilog,mram_tb,28,1,2023-10-16 12:39:19+00:00,0
9794,265876376,https://github.com/hucader95016/ALU-Design.git,2020-05-21 14:55:47+00:00,,hucader95016/ALU-Design,Verilog,ALU-Design,41,1,2023-07-01 14:51:34+00:00,0
9795,265983046,https://github.com/jeceljr/pong-fpga.git,2020-05-22 00:41:06+00:00,a simple example of a pure hardware implementation of the Pong videogame for FPGAs,jeceljr/pong-fpga,Verilog,pong-fpga,231,1,2024-03-21 18:40:20+00:00,1
9796,264219023,https://github.com/randysaetern/ECE174Project2.git,2020-05-15 14:45:01+00:00,,randysaetern/ECE174Project2,Verilog,ECE174Project2,9,1,2024-03-17 20:33:26+00:00,0
9797,271725925,https://github.com/bansil-vaghasiya/Floating-point-single-precision-adder-and-multiplier-.git,2020-06-12 06:30:38+00:00,Verilog code for Floating point single precision adder and multiplier,bansil-vaghasiya/Floating-point-single-precision-adder-and-multiplier-,Verilog,Floating-point-single-precision-adder-and-multiplier-,204,1,2020-09-25 06:02:38+00:00,0
9798,265586043,https://github.com/NhanNgocThien/Guessing-Number-Game.git,2020-05-20 14:10:01+00:00,,NhanNgocThien/Guessing-Number-Game,Verilog,Guessing-Number-Game,5564,1,2022-04-28 19:11:16+00:00,0
9799,269425544,https://github.com/SergiuBabin/Laboratoare-CN1.git,2020-06-04 17:42:17+00:00,Calculatoare Numerice,SergiuBabin/Laboratoare-CN1,Verilog,Laboratoare-CN1,8791,1,2021-05-10 11:28:11+00:00,1
9800,269297163,https://github.com/BG5CPU/ASRTU_InterfaceBoard.git,2020-06-04 08:01:54+00:00,Interface Circuit Board based on FPGA,BG5CPU/ASRTU_InterfaceBoard,Verilog,ASRTU_InterfaceBoard,36916,1,2020-06-04 08:48:03+00:00,0
9801,271172082,https://github.com/PackerO/AX301_audio_play.git,2020-06-10 03:42:12+00:00,,PackerO/AX301_audio_play,Verilog,AX301_audio_play,17820,1,2020-07-18 13:18:31+00:00,1
9802,271492383,https://github.com/CapriciousRebel/ALU.git,2020-06-11 08:26:04+00:00,Second Sem ECE Project ,CapriciousRebel/ALU,Verilog,ALU,33,1,2023-03-04 04:03:50+00:00,0
9803,265516849,https://github.com/CJ6922G1CH/mips-cpu.git,2020-05-20 09:33:37+00:00,A MIPS CPU developed in verilog,CJ6922G1CH/mips-cpu,Verilog,mips-cpu,17,1,2022-04-20 02:32:08+00:00,0
9804,268856470,https://github.com/cyberfantom2000/pcma_detector.git,2020-06-02 16:46:06+00:00,,cyberfantom2000/pcma_detector,Verilog,pcma_detector,17,1,2022-06-29 23:25:21+00:00,0
9805,263507573,https://github.com/RubyOcelot/COD-2020-Labs.git,2020-05-13 02:42:35+00:00,source code of COD-2020 labs @USTC,RubyOcelot/COD-2020-Labs,Verilog,COD-2020-Labs,48,1,2024-01-02 16:04:48+00:00,0
9806,263124801,https://github.com/hereisjayant/TicTacToe-Verilog.git,2020-05-11 18:30:20+00:00,Tic-Tac-Toe using Verilog for DE1-SoC,hereisjayant/TicTacToe-Verilog,Verilog,TicTacToe-Verilog,43283,1,2024-05-28 06:28:41+00:00,0
9807,268969059,https://github.com/Jettypile/Proc_MIPS.git,2020-06-03 02:24:27+00:00,ECE 552 Proc for MIPS ISA,Jettypile/Proc_MIPS,Verilog,Proc_MIPS,10295,1,2020-06-03 03:10:48+00:00,0
9808,268292464,https://github.com/offox/guitar-effects.git,2020-05-31 14:04:23+00:00,It implements guitar effects in Verilo / IP Core Intel,offox/guitar-effects,Verilog,guitar-effects,89,1,2021-03-03 17:07:28+00:00,1
9809,268344832,https://github.com/AmirAbaskohi/MultiCycleMIPS.git,2020-05-31 19:01:21+00:00,,AmirAbaskohi/MultiCycleMIPS,Verilog,MultiCycleMIPS,9,1,2020-09-21 13:45:40+00:00,0
9810,272972740,https://github.com/sharondevs/RISC.git,2020-06-17 12:50:17+00:00,RISC architecture CPU verilog design,sharondevs/RISC,Verilog,RISC,1926,1,2022-06-23 18:36:10+00:00,0
9811,263876860,https://github.com/zhongethan/AsyncFifo.git,2020-05-14 09:52:36+00:00,异步双端口FIFO,zhongethan/AsyncFifo,Verilog,AsyncFifo,104,1,2022-08-16 08:25:53+00:00,0
9812,265333491,https://github.com/m3lissaeg/UnicycleProcessor.git,2020-05-19 18:42:42+00:00,"Verilog source code for a Unicycle processor, ARM architecture",m3lissaeg/UnicycleProcessor,Verilog,UnicycleProcessor,9,1,2023-09-27 18:30:12+00:00,0
9813,265610006,https://github.com/rod41732/hw-syn-lab-undertale.git,2020-05-20 15:36:17+00:00,"""Undertale"" like game on FPGA Board, a project for HW SYN LAB course.",rod41732/hw-syn-lab-undertale,Verilog,hw-syn-lab-undertale,1662,1,2022-01-11 13:31:08+00:00,1
9814,265424261,https://github.com/LeiGujiong/FPGA-Stopwatch--.git,2020-05-20 02:15:39+00:00,在modelsim中用Verilog实现计时器,LeiGujiong/FPGA-Stopwatch--,Verilog,FPGA-Stopwatch--,427,1,2023-04-29 06:30:16+00:00,0
9815,269431808,https://github.com/wzz91225/EDA_Experiment.git,2020-06-04 18:13:00+00:00,EDA Experiment Course; Altera Cyclone V; Terasic DE1-SoC; Report in Chinese,wzz91225/EDA_Experiment,Verilog,EDA_Experiment,673,1,2020-07-27 07:29:56+00:00,0
9816,270215545,https://github.com/kaustuvsahu/UART.git,2020-06-07 06:28:31+00:00,Implementation of UART using Verilog HDL,kaustuvsahu/UART,Verilog,UART,9,1,2021-05-13 20:35:38+00:00,0
9817,270860109,https://github.com/Rapidnack/Fx2DeviceServer4.git,2020-06-09 00:03:39+00:00,,Rapidnack/Fx2DeviceServer4,Verilog,Fx2DeviceServer4,2075,1,2021-08-28 04:41:29+00:00,0
9818,270301114,https://github.com/Rapidnack/Fx2DeviceServer6.git,2020-06-07 12:33:52+00:00,,Rapidnack/Fx2DeviceServer6,Verilog,Fx2DeviceServer6,2395,1,2021-08-28 04:41:28+00:00,0
9819,263290797,https://github.com/n-elhamawy/ueca-based-eceg.git,2020-05-12 09:23:51+00:00,An open-source area-optimized Elliptic Curve Elgamal Cryptosystem in Hardware,n-elhamawy/ueca-based-eceg,Verilog,ueca-based-eceg,24,1,2022-05-04 11:50:55+00:00,0
9820,268344280,https://github.com/AmirAbaskohi/BoothMultiplierInVerilog6bit.git,2020-05-31 18:57:39+00:00,,AmirAbaskohi/BoothMultiplierInVerilog6bit,Verilog,BoothMultiplierInVerilog6bit,1,1,2020-09-21 13:45:42+00:00,0
9821,268063113,https://github.com/Satjpatel/Programmable-Logic-Block-for-Peripheral-Device-.git,2020-05-30 11:08:41+00:00,A Verilog Code to mimic the functionality of the 8255 Interfacing Integrated Circuit ,Satjpatel/Programmable-Logic-Block-for-Peripheral-Device-,Verilog,Programmable-Logic-Block-for-Peripheral-Device-,17790,1,2022-06-16 06:37:31+00:00,0
9822,266634871,https://github.com/arshynzhanbolatov/neuroNOC.git,2020-05-24 22:24:44+00:00,,arshynzhanbolatov/neuroNOC,Verilog,neuroNOC,629,1,2023-03-28 12:02:15+00:00,0
9823,267844764,https://github.com/jasonlin316/two-piece-affine-gap.git,2020-05-29 11:49:03+00:00,,jasonlin316/two-piece-affine-gap,Verilog,two-piece-affine-gap,1636,1,2022-04-17 21:32:43+00:00,0
9824,268580961,https://github.com/shayan-taheri/VLSI_Testing_TetraMAX.git,2020-06-01 16:57:40+00:00,,shayan-taheri/VLSI_Testing_TetraMAX,Verilog,VLSI_Testing_TetraMAX,12477,1,2024-01-26 04:48:40+00:00,0
9825,263664735,https://github.com/DiamondLightSource/pcie_snifferFPGA.git,2020-05-13 15:09:46+00:00,,DiamondLightSource/pcie_snifferFPGA,Verilog,pcie_snifferFPGA,19331,1,2024-07-15 11:20:24+00:00,1
9826,264987892,https://github.com/strong-Ting/ICDC_2018_univ.git,2020-05-18 15:52:09+00:00,,strong-Ting/ICDC_2018_univ,Verilog,ICDC_2018_univ,8107,1,2024-08-05 05:46:36+00:00,2
9827,264854528,https://github.com/adumont/ad6502.git,2020-05-18 06:59:27+00:00,6502 procesor in ice40 FPGA,adumont/ad6502,Verilog,ad6502,1885,1,2024-10-23 23:18:21+00:00,1
9828,267693345,https://github.com/yrsltn/Integrated-Circuit-Desing-in-Verilog.git,2020-05-28 20:47:43+00:00,"To design a circuit to find the maximum number among a given set of numbers, simulate it and finally implement.",yrsltn/Integrated-Circuit-Desing-in-Verilog,Verilog,Integrated-Circuit-Desing-in-Verilog,142,1,2021-08-11 18:10:41+00:00,0
9829,268344474,https://github.com/AmirAbaskohi/SingleCycleMIPS.git,2020-05-31 18:58:58+00:00,,AmirAbaskohi/SingleCycleMIPS,Verilog,SingleCycleMIPS,6,1,2020-09-21 13:45:41+00:00,0
9830,271673461,https://github.com/tommythorn/verilog-sim-bench.git,2020-06-12 00:31:26+00:00,Verilog simulation workload extracted from Reduceron,tommythorn/verilog-sim-bench,Verilog,verilog-sim-bench,236,1,2022-03-17 00:25:11+00:00,0
9831,271799216,https://github.com/ebrargomer/Logic-design--Verilog.git,2020-06-12 12:59:59+00:00,"Using vivado, designing latches, counters,decoders,mux,ALU and CPU examples.",ebrargomer/Logic-design--Verilog,Verilog,Logic-design--Verilog,1151,1,2021-09-30 08:42:51+00:00,0
9832,271243558,https://github.com/av-shek/Processor-Designing-in-Verilog.git,2020-06-10 10:09:19+00:00,,av-shek/Processor-Designing-in-Verilog,Verilog,Processor-Designing-in-Verilog,1771,1,2020-06-10 14:46:13+00:00,1
9833,266192429,https://github.com/Satjpatel/Automatic-Food-Counter-using-Verilog-HDL-.git,2020-05-22 19:32:46+00:00,A Verilog HDL Code for an automatic food cooker,Satjpatel/Automatic-Food-Counter-using-Verilog-HDL-,Verilog,Automatic-Food-Counter-using-Verilog-HDL-,11,1,2022-06-16 06:37:27+00:00,0
9834,272484545,https://github.com/hucader95016/Pipeline_CPU.git,2020-06-15 16:06:29+00:00,,hucader95016/Pipeline_CPU,Verilog,Pipeline_CPU,15,1,2023-07-01 14:51:32+00:00,0
9835,269572175,https://github.com/Caspar21/mac.git,2020-06-05 08:23:13+00:00,mac for Ethernet package,Caspar21/mac,Verilog,mac,17,1,2020-06-06 02:03:09+00:00,0
9836,267892414,https://github.com/Mostafa-wael/SPI-Protocol.git,2020-05-29 15:31:45+00:00,"A digital design for the SPI protocol, delivered as a project for the logic design course",Mostafa-wael/SPI-Protocol,Verilog,SPI-Protocol,2630,1,2024-10-20 11:43:01+00:00,2
9837,273299204,https://github.com/vortexgpgpu/vortex.git,2020-06-18 17:24:17+00:00,,vortexgpgpu/vortex,Verilog,vortex,390736,1221,2024-10-29 08:53:01+00:00,260
9838,279706403,https://github.com/ultraembedded/core_ddr3_controller.git,2020-07-14 22:30:42+00:00,A DDR3 memory controller in Verilog for various FPGAs,ultraembedded/core_ddr3_controller,Verilog,core_ddr3_controller,238,361,2024-10-28 07:15:39+00:00,84
9839,280966514,https://github.com/SparcLab/OpenSERDES.git,2020-07-19 23:09:56+00:00,Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.,SparcLab/OpenSERDES,Verilog,OpenSERDES,39179,141,2024-10-29 02:37:47+00:00,29
9840,280407843,https://github.com/thedatabusdotio/fpga-ml-accelerator.git,2020-07-17 11:33:16+00:00,This repository hosts the code for an FPGA based accelerator for convolutional neural networks ,thedatabusdotio/fpga-ml-accelerator,Verilog,fpga-ml-accelerator,22,123,2024-10-18 03:38:35+00:00,25
9841,279113859,https://github.com/circuitgraph/circuitgraph.git,2020-07-12 17:26:35+00:00,Tools for working with circuits as graphs in python,circuitgraph/circuitgraph,Verilog,circuitgraph,11046,109,2024-10-24 21:46:08+00:00,14
9842,280209235,https://github.com/mattvenn/basic-ecp5-pcb.git,2020-07-16 16:55:41+00:00,Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs,mattvenn/basic-ecp5-pcb,Verilog,basic-ecp5-pcb,9297,96,2024-10-08 05:44:20+00:00,23
9843,281437983,https://github.com/arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2.git,2020-07-21 15:39:35+00:00,,arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2,Verilog,CNN-Accelerator-Implementation-based-on-Eyerissv2,4478,92,2024-10-28 03:12:24+00:00,10
9844,279817766,https://github.com/cjhonlyone/NandFlashController.git,2020-07-15 08:57:15+00:00,AXI Interface Nand Flash Controller (Sync mode),cjhonlyone/NandFlashController,Verilog,NandFlashController,773,81,2024-10-26 13:28:16+00:00,36
9845,273698307,https://github.com/ultraembedded/core_dvi_framebuffer.git,2020-06-20 11:52:20+00:00,Minimal DVI / HDMI Framebuffer,ultraembedded/core_dvi_framebuffer,Verilog,core_dvi_framebuffer,79,74,2024-08-03 05:10:49+00:00,11
9846,275022713,https://github.com/Xilinx/XilinxUnisimLibrary.git,2020-06-25 21:56:30+00:00,Xilinx Unisim Library in Verilog,Xilinx/XilinxUnisimLibrary,Verilog,XilinxUnisimLibrary,1991,70,2024-10-23 14:26:27+00:00,20
9847,274077170,https://github.com/Kenji-Ishimaru/polyphony.git,2020-06-22 08:05:47+00:00,"3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.",Kenji-Ishimaru/polyphony,Verilog,polyphony,25421,69,2024-10-15 05:51:34+00:00,16
9848,278571718,https://github.com/mattvenn/vga-clock.git,2020-07-10 07:44:51+00:00,Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.,mattvenn/vga-clock,Verilog,vga-clock,1548,57,2024-07-02 02:00:18+00:00,11
9849,281169890,https://github.com/mcjtag/tcam.git,2020-07-20 16:30:23+00:00,TCAM (Ternary Content-Addressable Memory) in Verilog,mcjtag/tcam,Verilog,tcam,218,42,2024-10-10 03:58:30+00:00,8
9850,277105342,https://github.com/cassuto/nano-cpu32k.git,2020-07-04 12:26:43+00:00,"Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.",cassuto/nano-cpu32k,Verilog,nano-cpu32k,82469,41,2024-10-20 01:25:54+00:00,5
9851,280389453,https://github.com/Efinix-Inc/xyloni.git,2020-07-17 09:55:44+00:00,This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.,Efinix-Inc/xyloni,Verilog,xyloni,33910,39,2024-04-26 12:55:40+00:00,7
9852,281182835,https://github.com/habibagamal/SoC_Automation.git,2020-07-20 17:27:44+00:00,SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB. ,habibagamal/SoC_Automation,Verilog,SoC_Automation,3091,36,2024-07-31 06:09:40+00:00,6
9853,281895416,https://github.com/DigitalDesignSchool/ce2020labs.git,2020-07-23 08:28:00+00:00,ChipEXPO 2020 Digital Design School Labs,DigitalDesignSchool/ce2020labs,Verilog,ce2020labs,92031,35,2024-08-08 07:41:53+00:00,19
9854,279572992,https://github.com/mcjtag/eth_switch.git,2020-07-14 12:00:33+00:00,Verilog Ethernet Switch (layer 2),mcjtag/eth_switch,Verilog,eth_switch,250,34,2024-10-22 12:04:23+00:00,10
9855,278204219,https://github.com/omega-rg/Cache-Controller.git,2020-07-08 22:07:37+00:00,Two Level Cache Controller implementation in Verilog HDL,omega-rg/Cache-Controller,Verilog,Cache-Controller,13185,34,2024-10-28 11:09:28+00:00,6
9856,275294652,https://github.com/brown9804/PCIe_physical_layer.git,2020-06-27 03:48:19+00:00,Implementation of the PCIe physical layer,brown9804/PCIe_physical_layer,Verilog,PCIe_physical_layer,4697,29,2024-09-19 17:00:04+00:00,10
9857,280899587,https://github.com/osresearch/risc8.git,2020-07-19 15:55:49+00:00,Mostly AVR compatible FPGA soft-core,osresearch/risc8,Verilog,risc8,285,25,2024-09-25 00:54:04+00:00,3
9858,272896543,https://github.com/WayneGong/pwm_motor_system.git,2020-06-17 06:34:00+00:00,基于FPGA的PWM电机控制,WayneGong/pwm_motor_system,Verilog,pwm_motor_system,1234,24,2024-08-09 03:33:06+00:00,9
9859,280344384,https://github.com/ika-musume/BubbleDrive8.git,2020-07-17 06:24:07+00:00,Konami Bubble System Bubble Memory Cartridge FBM-#101 Emulator,ika-musume/BubbleDrive8,Verilog,BubbleDrive8,11409,24,2024-08-04 13:24:57+00:00,1
9860,282194915,https://github.com/dan-rodrigues/ics-adpcm.git,2020-07-24 10:49:52+00:00,Programmable multichannel ADPCM decoder for FPGA,dan-rodrigues/ics-adpcm,Verilog,ics-adpcm,303,23,2024-04-03 14:16:00+00:00,1
9861,278544063,https://github.com/echoPinkApple/bilinear.git,2020-07-10 05:11:59+00:00,Bilinear interpolation realizes image scaling based on FPGA,echoPinkApple/bilinear,Verilog,bilinear,11945,22,2024-10-29 01:47:04+00:00,3
9862,277989038,https://github.com/go4retro/TurboMaster.git,2020-07-08 04:26:07+00:00,Reverse Engineering of the Schnedler Systems 4MHz TurboMaster accelerator cartridge for the Commodore 64,go4retro/TurboMaster,Verilog,TurboMaster,160649,21,2024-10-20 05:01:53+00:00,0
9863,275080170,https://github.com/djtfoo/lenet5-verilog.git,2020-06-26 05:23:10+00:00,"A Verilog design of LeNet-5, a Convolutional Neural Network architecture",djtfoo/lenet5-verilog,Verilog,lenet5-verilog,16,20,2024-08-15 17:20:23+00:00,4
9864,274703061,https://github.com/uw-x/lora-modulator.git,2020-06-24 15:24:58+00:00,,uw-x/lora-modulator,Verilog,lora-modulator,244,19,2024-09-21 01:04:54+00:00,5
9865,275839289,https://github.com/reactive-systems/MCHyper.git,2020-06-29 14:29:00+00:00,A hardware model checker for hyperproperties ,reactive-systems/MCHyper,Verilog,MCHyper,16179,18,2024-06-14 14:50:16+00:00,1
9866,279243824,https://github.com/RV-AT/PVS464.git,2020-07-13 08:34:29+00:00,,RV-AT/PVS464,Verilog,PVS464,94655,18,2023-12-29 03:08:12+00:00,2
9867,277731285,https://github.com/wzp21142/mips-cpu-and-microsystem.git,2020-07-07 06:04:53+00:00,"基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instruction set:single-cycle, multi-cycle, and a microsystem based on the multi-cycle cpu.",wzp21142/mips-cpu-and-microsystem,Verilog,mips-cpu-and-microsystem,280,16,2024-09-15 06:42:41+00:00,1
9868,279910973,https://github.com/ra1nb0w/odyssey2sdr.git,2020-07-15 15:49:45+00:00,Odyssey 2 SDR software (openHPSDR Angelia like radio),ra1nb0w/odyssey2sdr,Verilog,odyssey2sdr,33883,16,2024-07-01 14:58:17+00:00,5
9869,275212450,https://github.com/Basantloay/Softmax_CNN.git,2020-06-26 17:33:55+00:00,This repository contains full code of Softmax Layer in Verilog ,Basantloay/Softmax_CNN,Verilog,Softmax_CNN,51152,14,2024-08-31 03:44:51+00:00,1
9870,278535834,https://github.com/cterrill26/FPGA_AudioVisualizer.git,2020-07-10 04:13:58+00:00,Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA development board. Reads audio data from an external mic and displays the frequency components on a VGA monitor.,cterrill26/FPGA_AudioVisualizer,Verilog,FPGA_AudioVisualizer,28,14,2024-09-14 01:14:11+00:00,0
9871,277292007,https://github.com/ultraembedded/ecpix-5.git,2020-07-05 11:50:35+00:00,Projects for the ECPiX-5 - a ECP5 FPGA board.,ultraembedded/ecpix-5,Verilog,ecpix-5,484,14,2024-05-29 10:05:49+00:00,2
9872,278723304,https://github.com/mntmn/fomu-vga.git,2020-07-10 20:04:23+00:00,,mntmn/fomu-vga,Verilog,fomu-vga,12,13,2021-03-28 15:26:12+00:00,0
9873,277536515,https://github.com/patrickleboutillier/jcscpu-hw.git,2020-07-06 12:31:58+00:00,"Hardware implementation, using a Digilent Basys-3 FPGA board, of the computer described in J. Clark Scott's book ""But How Do It Know?"".",patrickleboutillier/jcscpu-hw,Verilog,jcscpu-hw,274,13,2024-06-23 19:08:56+00:00,3
9874,280152013,https://github.com/MiSTer-devel/GnW_MiSTer.git,2020-07-16 12:46:28+00:00,MiSTer Port of Game and Watch Games,MiSTer-devel/GnW_MiSTer,Verilog,GnW_MiSTer,2590,12,2023-05-27 16:25:34+00:00,10
9875,280359302,https://github.com/Hyacinth2333/QC_LDPC-ECC.git,2020-07-17 07:38:27+00:00,NMS_decode,Hyacinth2333/QC_LDPC-ECC,Verilog,QC_LDPC-ECC,4088,11,2024-09-27 15:38:11+00:00,4
9876,276139029,https://github.com/freedomhust/LDPC_MS.git,2020-06-30 15:29:41+00:00,最小和算法实现,freedomhust/LDPC_MS,Verilog,LDPC_MS,318,11,2024-10-18 01:56:15+00:00,1
9877,274120325,https://github.com/DaveBerkeley/fpga.git,2020-06-22 11:36:34+00:00,Verilog FPGA code : including experimental DSP audio processor,DaveBerkeley/fpga,Verilog,fpga,893,11,2024-08-14 07:44:49+00:00,1
9878,277055836,https://github.com/suburaaj/Fpga-Implementation-of-Precise-Convolutional-Neural-Network-for-Extreme-Learning-Machine.git,2020-07-04 06:50:07+00:00,"Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require more computation time. Extreme Learning Machines (ELM’s) are time-efficient, and they are less complicated than the conventional gradient-based algorithm. In previous years, an SRAM based convolutional neural network using a receptive – field Approach was proposed. This neural network was used as an encoder for the ELM algorithm and was implemented on FPGA. But, this neural network used an inaccurate 3-stage pipelined parallel adder. Hence, this neural network generates imprecise stimuli to the hidden layer neurons. This paper presents an implementation of precise convolutional neural network for encoding in the ELM algorithm based on the receptive - field approach at the hardware level. In the third stage of the pipelined parallel adder, instead of approximating the output by using one 2-input 15-bit adder, one 4-input 14-bit adder is used. Also, an additional weighted pixel array block is used. This weighted pixel array improves the accuracy of generating 128 weighted pixels. This neural network was simulated using ModelSim-Altera 10.1d and synthesized using Quartus II 13.0 sp1. This neural network is implemented on Cyclone V FPGA and used for pattern recognition applications. Although this design consumes slightly more hardware resources, this design is more accurate compared to previously existing encoders.",suburaaj/Fpga-Implementation-of-Precise-Convolutional-Neural-Network-for-Extreme-Learning-Machine,Verilog,Fpga-Implementation-of-Precise-Convolutional-Neural-Network-for-Extreme-Learning-Machine,277,11,2024-10-17 11:03:01+00:00,4
9879,275373149,https://github.com/gabrielganzer/RTL-PowerOptimization.git,2020-06-27 13:02:06+00:00,Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Synopsys® PrimeTime® and DC Ultra™.,gabrielganzer/RTL-PowerOptimization,Verilog,RTL-PowerOptimization,830,11,2024-03-24 09:51:08+00:00,1
9880,276988068,https://github.com/Mshivam2409/LDPC-Decoder.git,2020-07-03 21:11:48+00:00,Implementation of Partially Parellel LDPC Code Decoder in Verilog,Mshivam2409/LDPC-Decoder,Verilog,LDPC-Decoder,105,11,2024-09-11 06:32:07+00:00,5
9881,281913173,https://github.com/b03901165Shih/2020-SRAM-training-course.git,2020-07-23 09:49:09+00:00,Memory Compiler Tutorial,b03901165Shih/2020-SRAM-training-course,Verilog,2020-SRAM-training-course,2058,10,2024-08-25 16:30:31+00:00,3
9882,281456954,https://github.com/WuSiYu/mips-proj5.git,2020-07-21 17:04:58+00:00,5级流水线MIPS-lite微系统（北工大计组课设）,WuSiYu/mips-proj5,Verilog,mips-proj5,514,10,2023-07-13 01:39:51+00:00,0
9883,273910271,https://github.com/mnnuahg/StamicCGRA.git,2020-06-21 13:31:20+00:00,A static dataflow CGRA with dynamic dataflow execution capability,mnnuahg/StamicCGRA,Verilog,StamicCGRA,461,10,2024-01-04 10:29:13+00:00,1
9884,279601394,https://github.com/tangshi706/Learning-materials.git,2020-07-14 14:03:27+00:00,IC设计中的一些经典书籍,tangshi706/Learning-materials,Verilog,Learning-materials,144696,9,2024-10-09 01:41:23+00:00,7
9885,275933376,https://github.com/ultraembedded/xc6_bus_pirate.git,2020-06-29 21:49:45+00:00,XC6 Bus Pirate (FPGA based multi-tool),ultraembedded/xc6_bus_pirate,Verilog,xc6_bus_pirate,355,9,2024-10-04 07:43:26+00:00,0
9886,275301908,https://github.com/radiojunkbox/pc8001m.git,2020-06-27 04:51:07+00:00,,radiojunkbox/pc8001m,Verilog,pc8001m,276,9,2024-01-30 12:25:59+00:00,0
9887,282199293,https://github.com/ljk98116/USTB_5-MIPS.git,2020-07-24 11:13:29+00:00,经典的五级流水线，主频60MHZ，指令与数据cache各32KB，采用2路组相连。。。,ljk98116/USTB_5-MIPS,Verilog,USTB_5-MIPS,38340,9,2024-07-29 13:36:44+00:00,0
9888,281979981,https://github.com/jonsonxp/sea_azpr.git,2020-07-23 14:51:28+00:00,An AZPR SoC implementation on SEA FPGA Board.,jonsonxp/sea_azpr,Verilog,sea_azpr,9180,9,2024-07-10 11:58:41+00:00,6
9889,274655862,https://github.com/LeeCue/OpenMIPS.git,2020-06-24 11:49:37+00:00,计算机组成原理课程设计内容，设计一个兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水结构），并增加IO模块（人机交互式），解决数据依赖问题,LeeCue/OpenMIPS,Verilog,OpenMIPS,2548,9,2024-07-31 06:32:45+00:00,2
9890,281985337,https://github.com/icebai-ustc/TDC.git,2020-07-23 15:13:11+00:00,Time to digital converter implemented on a Cyclone V (DE10-Nano) FPGA.,icebai-ustc/TDC,,TDC,7194,8,2024-04-09 12:08:51+00:00,1
9891,274866649,https://github.com/arashsm79/Verilog-HDL-FSM-ATM.git,2020-06-25 08:33:35+00:00,Verilog HDL code and Finite State Machine (FSM) for a simple ATM,arashsm79/Verilog-HDL-FSM-ATM,Verilog,Verilog-HDL-FSM-ATM,80,8,2024-06-01 04:56:24+00:00,2
9892,279029714,https://github.com/magicwenli/elevatorController.git,2020-07-12 09:12:08+00:00,一个简易的8层电梯控制器，使用verilog HDL语言描述 / a simple elevator controller works with verilog HDL,magicwenli/elevatorController,Verilog,elevatorController,1345,8,2024-10-12 06:19:43+00:00,2
9893,274361285,https://github.com/ARF1939261764/ov5640_hdmi.git,2020-06-23 09:13:41+00:00,,ARF1939261764/ov5640_hdmi,Verilog,ov5640_hdmi,18719,8,2024-09-25 07:26:30+00:00,1
9894,276640801,https://github.com/lawrie/ulx3s_68k.git,2020-07-02 12:30:24+00:00,Experiments with the 68000 CPU on the Ulx3s ECP5 board,lawrie/ulx3s_68k,Verilog,ulx3s_68k,216,8,2024-09-28 23:50:52+00:00,4
9895,273312836,https://github.com/defconfurs/dc28-fur-fpga.git,2020-06-18 18:34:21+00:00,FPGA Bitstreams for Furry DEF CON Shenanigans,defconfurs/dc28-fur-fpga,Verilog,dc28-fur-fpga,296,8,2023-08-22 22:20:34+00:00,0
9896,280222196,https://github.com/yadav-sachin/Multilevel-Cache-Controller.git,2020-07-16 17:57:23+00:00,"Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy. Implemented on a Basys3 Artix-7 FPGA with proper delays and hit signals.",yadav-sachin/Multilevel-Cache-Controller,Verilog,Multilevel-Cache-Controller,14431,8,2024-10-25 06:54:19+00:00,1
9897,276290606,https://github.com/novi/nextasic.git,2020-07-01 06:02:15+00:00,Verilog HDL implementation of ASIC for NeXT Sound Box hardware.,novi/nextasic,Verilog,nextasic,1375,8,2024-07-09 02:38:48+00:00,1
9898,281396262,https://github.com/charleskinuthia1/FPGA_RLS.git,2020-07-21 12:48:21+00:00,Implementation of Recursively Least Square on FPGA using Verilog hdl,charleskinuthia1/FPGA_RLS,Verilog,FPGA_RLS,2246,7,2024-01-25 14:42:52+00:00,0
9899,277279884,https://github.com/abiaozsh/fpgaproj.git,2020-07-05 10:37:28+00:00,,abiaozsh/fpgaproj,Verilog,fpgaproj,1499,7,2024-02-27 11:38:10+00:00,0
9900,279221532,https://github.com/emeb/orangecrab_simple_6502.git,2020-07-13 05:42:57+00:00,A very simple 6502 system running on an Orange Crab FPGA board,emeb/orangecrab_simple_6502,Verilog,orangecrab_simple_6502,234,7,2024-08-17 17:20:49+00:00,0
9901,273603324,https://github.com/bespoke-silicon-group/bsg_motherboards.git,2020-06-19 23:18:56+00:00,BaseJump Open-Source Hardware Accelerator Motherboards,bespoke-silicon-group/bsg_motherboards,Verilog,bsg_motherboards,49211,7,2024-08-22 18:45:36+00:00,0
9902,276334407,https://github.com/marridG/2020-EI332.git,2020-07-01 09:26:44+00:00,"[2020 Spring, SJTU] Computer Organization & Lab",marridG/2020-EI332,Verilog,2020-EI332,1277,6,2023-01-28 13:48:43+00:00,1
9903,276609685,https://github.com/hoglet67/BeebAccelerator.git,2020-07-02 09:51:27+00:00,"A high-speed replacement 65C02 CPU for the Beeb; meets timing at 80MHz, seems stable at 100MHz!",hoglet67/BeebAccelerator,Verilog,BeebAccelerator,170,6,2023-10-19 11:04:28+00:00,3
9904,281882112,https://github.com/taindp98/Facial-Emotion-Recognition-FPGA-Inference.git,2020-07-23 07:28:12+00:00,⚡️Code release for Accelerating CNNs on FPGA [Published in Research in Intelligent and Computing in Engineering 2020],taindp98/Facial-Emotion-Recognition-FPGA-Inference,Verilog,Facial-Emotion-Recognition-FPGA-Inference,15942,6,2024-08-02 01:37:39+00:00,2
9905,278392674,https://github.com/ZipCPU/openz7.git,2020-07-09 14:50:29+00:00,"OpenZ7, an open source Zynq demo based on the Arty Z7-20",ZipCPU/openz7,Verilog,openz7,52,6,2023-06-27 01:52:03+00:00,0
9906,273056406,https://github.com/Hassan313/Approximate-Multiplier.git,2020-06-17 19:01:17+00:00,This repository contains approximate 8-bit multiplier Verilog code.,Hassan313/Approximate-Multiplier,Verilog,Approximate-Multiplier,49231,6,2024-06-13 08:04:37+00:00,3
9907,275420990,https://github.com/navinkumar357/FFT-calculation-using-FPGA-fabrics.git,2020-06-27 17:27:31+00:00,"Verilog, HLS, C, C++, Zynq series.",navinkumar357/FFT-calculation-using-FPGA-fabrics,Verilog,FFT-calculation-using-FPGA-fabrics,38934,6,2023-12-09 13:45:30+00:00,0
9908,277249036,https://github.com/jotego/jt7759.git,2020-07-05 07:03:13+00:00,Verilog module compatible with NEC ADPCM decoder uPD7759,jotego/jt7759,Verilog,jt7759,916,6,2024-09-22 10:59:35+00:00,1
9909,279070958,https://github.com/robertlee2014/MIG_DDR_CONTROL.git,2020-07-12 13:33:15+00:00,"A sample of usage about Vivado MIG IP core, which is normally deployed to control ddr memory on FPGA board.",robertlee2014/MIG_DDR_CONTROL,Verilog,MIG_DDR_CONTROL,243,6,2023-09-09 06:06:06+00:00,1
9910,281751513,https://github.com/ciomagandreidaniel/Interrupt_Controller_Verilog.git,2020-07-22 18:16:53+00:00,An Interrupt Controller configurable via the APB bus.,ciomagandreidaniel/Interrupt_Controller_Verilog,Verilog,Interrupt_Controller_Verilog,2253,6,2024-05-20 02:09:15+00:00,0
9911,276630339,https://github.com/ZaneKaminski/MacPlusVGA.git,2020-07-02 11:37:58+00:00,,ZaneKaminski/MacPlusVGA,Verilog,MacPlusVGA,1482,6,2023-10-18 15:44:01+00:00,0
9912,278971798,https://github.com/Adancurusul/UR408_Core.git,2020-07-12 01:45:22+00:00,A super tiny  8bit customize ISA core with  assembler and emulator written by MYHDL ,Adancurusul/UR408_Core,Verilog,UR408_Core,218,6,2022-06-24 19:50:52+00:00,0
9913,275087070,https://github.com/mnb27/Fast-Multipliers.git,2020-06-26 06:15:31+00:00,32-bit Wallace and Dadda Tree Multiplier,mnb27/Fast-Multipliers,Verilog,Fast-Multipliers,428,6,2024-10-09 16:56:35+00:00,4
9914,278748716,https://github.com/silicon-optronics-inc/Open-Verilog.git,2020-07-10 22:58:13+00:00,Well organized Verilog codes can be integrated to any project,silicon-optronics-inc/Open-Verilog,Verilog,Open-Verilog,713,6,2023-06-12 08:43:10+00:00,1
9915,280186571,https://github.com/DigilentChina/Digital_Logic_Design_Src.git,2020-07-16 15:14:45+00:00,Source code for the projects in our bilibili channel,DigilentChina/Digital_Logic_Design_Src,Verilog,Digital_Logic_Design_Src,19,5,2022-11-21 12:23:58+00:00,3
9916,279028745,https://github.com/markus-zzz/myc64.git,2020-07-12 09:05:57+00:00,My C64 implementation in Verilog,markus-zzz/myc64,Verilog,myc64,383,5,2024-06-18 19:48:45+00:00,0
9917,278814862,https://github.com/pparth27743/jpeg-image-compression.git,2020-07-11 07:50:08+00:00,This project has 2 parts. (1) JPEG image compression is been implemented into Matlab and (2) Verilog language using Xilinx software.,pparth27743/jpeg-image-compression,Verilog,jpeg-image-compression,64,5,2024-07-10 04:38:03+00:00,1
9918,280309375,https://github.com/ethanleep/dino_accelerator.git,2020-07-17 02:41:44+00:00,An almost full recreation of the Google Chrome dino game in Verilog,ethanleep/dino_accelerator,Verilog,dino_accelerator,14,5,2024-09-11 12:47:40+00:00,0
9919,274565084,https://github.com/RuidongWu/FPGA-based-accelerator-for-CNN.git,2020-06-24 03:23:42+00:00,,RuidongWu/FPGA-based-accelerator-for-CNN,Verilog,FPGA-based-accelerator-for-CNN,16341,5,2024-03-14 13:03:27+00:00,1
9920,281321184,https://github.com/kaustuvsahu/CORDIC-Algorithm.git,2020-07-21 07:01:05+00:00,Implementation of sin and cosine generators based on CORDIC algorithm using Verilog HDL,kaustuvsahu/CORDIC-Algorithm,Verilog,CORDIC-Algorithm,17,5,2023-12-26 16:20:03+00:00,0
9921,275531963,https://github.com/lawrie/ulx3s_colecovision.git,2020-06-28 07:32:39+00:00,ColecoVision console for the Ulx3s ECP5 board,lawrie/ulx3s_colecovision,Verilog,ulx3s_colecovision,120,5,2023-05-15 17:47:18+00:00,3
9922,279806381,https://github.com/lawrie/ulx3s_ql.git,2020-07-15 08:06:13+00:00,Sinclair QL for the Ulx3s ECP5 board,lawrie/ulx3s_ql,Verilog,ulx3s_ql,877,5,2022-08-16 07:20:28+00:00,2
9923,280791675,https://github.com/drt96/FPGA_Verilog_FIR_Filter.git,2020-07-19 04:31:42+00:00,A lowpass filter meant for implementation of the Digilent Basys 3 with Artix 7 FPGA,drt96/FPGA_Verilog_FIR_Filter,Verilog,FPGA_Verilog_FIR_Filter,16472,5,2024-04-18 03:31:43+00:00,1
9924,280952930,https://github.com/SnrNotHere16/RISCVSingleCycleProcessor.git,2020-07-19 21:23:12+00:00,A RISC-V Single Cycle Processor which is done in verilog. ,SnrNotHere16/RISCVSingleCycleProcessor,Verilog,RISCVSingleCycleProcessor,64,5,2024-06-08 07:21:29+00:00,0
9925,279014233,https://github.com/debtanu09/fmultiplier.git,2020-07-12 07:27:31+00:00,This is the verilog implementation of IEEE 754 32 bit floating point multiplier,debtanu09/fmultiplier,Verilog,fmultiplier,6,5,2024-10-29 04:15:58+00:00,1
9926,278780650,https://github.com/cyLi-Tiger/Multi-Cycle-CPU-42.git,2020-07-11 03:32:36+00:00,VerilogHDL 开发流水线处理器（支持42条指令）,cyLi-Tiger/Multi-Cycle-CPU-42,Verilog,Multi-Cycle-CPU-42,32,4,2023-07-23 12:35:03+00:00,2
9927,279934179,https://github.com/Chair-for-Security-Engineering/NullFresh.git,2020-07-15 17:29:48+00:00,Codes and designs of first-order SCA secure hardware implementations without fresh randomness,Chair-for-Security-Engineering/NullFresh,Verilog,NullFresh,14252,4,2024-04-05 02:27:51+00:00,2
9928,275702954,https://github.com/MikeyBoo/8bit-Project.git,2020-06-29 01:37:56+00:00,Using UPduino 3.0 to follow along with the book 'Designing Video Game Hardware In Verilog' by Steven Hugg,MikeyBoo/8bit-Project,Verilog,8bit-Project,16,4,2022-05-31 18:02:18+00:00,2
9929,278798089,https://github.com/mennyt11/HACK-processor-verilog.git,2020-07-11 05:51:54+00:00,Verilog implementation of the HACK processor by Nand2tetris,mennyt11/HACK-processor-verilog,Verilog,HACK-processor-verilog,1535,4,2024-05-12 13:59:06+00:00,2
9930,278844833,https://github.com/WHU-Tan/median_filter_based_on_DE1_SoC.git,2020-07-11 11:06:30+00:00,FPGA implementation of median filter.,WHU-Tan/median_filter_based_on_DE1_SoC,Verilog,median_filter_based_on_DE1_SoC,9002,4,2024-06-08 14:10:38+00:00,0
9931,277584759,https://github.com/Dianeswarr/Accerelating-Matrix-Multiplication-Using-AXI-Interface.git,2020-07-06 15:50:09+00:00,Designed an AXI accelerator for matrix multiplication for the Xilinx Zynq device,Dianeswarr/Accerelating-Matrix-Multiplication-Using-AXI-Interface,Verilog,Accerelating-Matrix-Multiplication-Using-AXI-Interface,10,4,2024-04-16 13:04:46+00:00,1
9932,273517673,https://github.com/MiSTer-devel/Arcade-DonkeyKongJunior_MiSTer.git,2020-06-19 14:47:00+00:00,Donkey Kong Junior,MiSTer-devel/Arcade-DonkeyKongJunior_MiSTer,Verilog,Arcade-DonkeyKongJunior_MiSTer,7814,4,2024-05-26 23:50:33+00:00,4
9933,279132761,https://github.com/alanswx/CoCo2_MiSTer.git,2020-07-12 19:21:40+00:00,CoCo2,alanswx/CoCo2_MiSTer,Verilog,CoCo2_MiSTer,10478,4,2020-12-08 14:24:49+00:00,1
9934,277119635,https://github.com/PuALGuo/SOC.git,2020-07-04 13:54:33+00:00,conv for e203,PuALGuo/SOC,Verilog,SOC,2736,4,2024-01-20 13:35:41+00:00,2
9935,273177405,https://github.com/kunalg123/sta_workshop.git,2020-06-18 08:00:09+00:00,This repository has all collateral for STA workshop ,kunalg123/sta_workshop,Verilog,sta_workshop,8297,4,2023-12-06 15:15:14+00:00,1
9936,277037711,https://github.com/naveen-chander/biorealistic-spiking-neural-network.git,2020-07-04 04:24:59+00:00,Implements Izhikevich Neuron which spikes at rates close to a biological neural network based on the IEEE paper ,naveen-chander/biorealistic-spiking-neural-network,Verilog,biorealistic-spiking-neural-network,1591,4,2024-05-20 03:22:43+00:00,4
9937,274872617,https://github.com/jasonpilbrough/LEIA.git,2020-06-25 09:06:13+00:00,Real-time lane detection on an FPGA,jasonpilbrough/LEIA,Verilog,LEIA,652,4,2022-07-10 06:10:00+00:00,1
9938,277979310,https://github.com/123ycy/computer_organization.git,2020-07-08 03:23:00+00:00,大二上计组大实验，单周期和流水线CPU,123ycy/computer_organization,Verilog,computer_organization,1757,4,2024-09-18 09:30:42+00:00,1
9939,273349209,https://github.com/growly/fpga_benchmarks.git,2020-06-18 22:07:25+00:00,,growly/fpga_benchmarks,Verilog,fpga_benchmarks,53654,4,2023-11-25 11:32:29+00:00,2
9940,272883842,https://github.com/melodychn/CS-M152A.git,2020-06-17 05:13:55+00:00,My work for CS M152A (Introduction to Digital Design Lab) taken at UCLA in the Spring of 2020.,melodychn/CS-M152A,Verilog,CS-M152A,13456,4,2024-10-15 22:45:04+00:00,2
9941,279184317,https://github.com/r4jmond/epic_racer.git,2020-07-13 01:56:25+00:00,FPGA racing game for Basys3,r4jmond/epic_racer,Verilog,epic_racer,1803,3,2023-02-12 16:00:21+00:00,2
9942,275298682,https://github.com/CRH380AN-0206/Verilog-code.git,2020-06-27 04:23:34+00:00,"Include 8-bit adder, 8-bit multiplier, 8-bit timing multiplier and a clock with alarm",CRH380AN-0206/Verilog-code,Verilog,Verilog-code,8,3,2022-04-28 02:12:47+00:00,0
9943,281259946,https://github.com/privacytrustlab/soteria_private_nn_inference.git,2020-07-21 01:00:18+00:00,,privacytrustlab/soteria_private_nn_inference,Verilog,soteria_private_nn_inference,611,3,2023-10-02 15:18:29+00:00,1
9944,277095439,https://github.com/Tangent617/VerilogCPU.git,2020-07-04 11:19:53+00:00,2020西工大计算机组成与系统结构实验,Tangent617/VerilogCPU,Verilog,VerilogCPU,9495,3,2024-10-25 07:26:45+00:00,3
9945,272987079,https://github.com/hexuustc/ustccoder.git,2020-06-17 13:52:35+00:00,we are in ustc,hexuustc/ustccoder,Verilog,ustccoder,3123,3,2021-03-21 12:06:20+00:00,3
9946,273730909,https://github.com/GregorKonzett/MIPS.git,2020-06-20 15:08:54+00:00,Multicycle MIPS Processor written in Verilog,GregorKonzett/MIPS,Verilog,MIPS,16,3,2022-06-27 19:23:44+00:00,0
9947,275425532,https://github.com/mnb27/Car-Parking-System.git,2020-06-27 17:54:35+00:00,Simple car parking system in Verilog,mnb27/Car-Parking-System,Verilog,Car-Parking-System,125,3,2023-01-27 15:30:16+00:00,2
9948,279143547,https://github.com/multitenancy-project/hc20-verilog.git,2020-07-12 20:34:27+00:00,,multitenancy-project/hc20-verilog,Verilog,hc20-verilog,1439,3,2021-12-19 01:56:51+00:00,2
9949,281121273,https://github.com/ivanvig/MIPS.git,2020-07-20 13:17:20+00:00,32-bit MIPS Implementation in Verilog,ivanvig/MIPS,Verilog,MIPS,4715,3,2023-05-29 05:29:24+00:00,0
9950,275004007,https://github.com/ashmanskas/mcu.git,2020-06-25 19:59:37+00:00,Master Coincidence Unit for BPET system,ashmanskas/mcu,Verilog,mcu,2062,3,2022-10-16 00:24:45+00:00,1
9951,279433431,https://github.com/asilardo/Serial-Peripheral-Interface-SPI-Verilog-HDL-Project.git,2020-07-13 23:31:06+00:00,"This project is a Serial Peripheral Interface (SPI) which was developed with a hardware description language (HDL) called Verilog. The goal of the project is to implement a serial peripheral interface (SPI) system with the use of a master and slave device. This interface receives 32 data cases from the device in which all must pass in order for it to work. Using this information retrieved from the successful cases of the interface, the data was then analyzed with GTKWave. The GTKWave shows the project is successful, as the numbers are going from right to left in the wave graph.",asilardo/Serial-Peripheral-Interface-SPI-Verilog-HDL-Project,Verilog,Serial-Peripheral-Interface-SPI-Verilog-HDL-Project,138,3,2024-03-12 18:56:44+00:00,0
9952,278663363,https://github.com/stevehoover/warp-v_includes.git,2020-07-10 15:04:05+00:00,A companion to /warp-v containing files that are included from /warp-v.,stevehoover/warp-v_includes,Verilog,warp-v_includes,306,3,2024-02-08 04:58:48+00:00,2
9953,273320878,https://github.com/dev-board-tech/arduFPGA-game-console-arduboy-emulator.git,2020-06-18 19:16:29+00:00,arduFPGA game console arduino emulator design,dev-board-tech/arduFPGA-game-console-arduboy-emulator,Verilog,arduFPGA-game-console-arduboy-emulator,64,3,2022-09-07 18:32:53+00:00,0
9954,278899116,https://github.com/df8oe/ovi40-rf-ddcduc.git,2020-07-11 16:25:49+00:00,Firmware for OVI40 RF Boards based on Cyclone10LP FPGA,df8oe/ovi40-rf-ddcduc,Verilog,ovi40-rf-ddcduc,1850,3,2024-06-08 15:24:29+00:00,0
9955,277158051,https://github.com/collectivertl/risc8_tcoonan.git,2020-07-04 17:42:16+00:00,A Verilog implementation of a simple 8-bit processor. The RISC8 is binary code compatible with the Microchip PIC16C57 processor.,collectivertl/risc8_tcoonan,Verilog,risc8_tcoonan,103,3,2024-09-18 01:32:30+00:00,1
9956,276815511,https://github.com/rmital589/Formal-Verification-of-APB-Interface-to-Arbiter-and-RISC-V-Decoder.git,2020-07-03 05:30:09+00:00,,rmital589/Formal-Verification-of-APB-Interface-to-Arbiter-and-RISC-V-Decoder,Verilog,Formal-Verification-of-APB-Interface-to-Arbiter-and-RISC-V-Decoder,26,3,2022-10-06 19:00:52+00:00,1
9957,273766674,https://github.com/furrtek/ChannelF.git,2020-06-20 18:53:21+00:00,Fairchild Channel F,furrtek/ChannelF,Verilog,ChannelF,155,3,2022-03-25 01:34:27+00:00,0
9958,278091686,https://github.com/github-fds/confmc.x86_64.linux.2020.06.git,2020-07-08 13:06:07+00:00,CON-FMC SW package version 2020.06 for 64-bit Linux,github-fds/confmc.x86_64.linux.2020.06,Verilog,confmc.x86_64.linux.2020.06,18961,3,2024-09-30 10:59:25+00:00,5
9959,277958647,https://github.com/PKazm/I2S_Core.git,2020-07-08 01:21:42+00:00,I2S Transceiver - Verilog,PKazm/I2S_Core,Verilog,I2S_Core,1429,3,2022-05-24 00:42:13+00:00,0
9960,279370913,https://github.com/mfkiwl/SHA256_Hardware_Accelerator.git,2020-07-13 17:37:57+00:00,SHA256 Hardware Accelerator Synthesizable Verilog RTL,mfkiwl/SHA256_Hardware_Accelerator,,SHA256_Hardware_Accelerator,18413,3,2024-03-25 13:59:05+00:00,0
9961,277617450,https://github.com/flsgavin/SDcard_rw_demo.git,2020-07-06 18:20:58+00:00,"SD card read/write demo, based on SPI",flsgavin/SDcard_rw_demo,Verilog,SDcard_rw_demo,12,3,2022-05-26 12:13:31+00:00,0
9962,275207357,https://github.com/cantitbe/BasicCPUDesign.git,2020-06-26 17:06:23+00:00,5-Stage Pipelined RISC-V CPU ,cantitbe/BasicCPUDesign,Verilog,BasicCPUDesign,15,3,2023-05-21 10:41:44+00:00,1
9963,281944169,https://github.com/chiqlappe/PC-8001_FPGA.git,2020-07-23 12:23:00+00:00,FPGA PC-8001,chiqlappe/PC-8001_FPGA,Verilog,PC-8001_FPGA,52,3,2024-01-24 00:52:25+00:00,0
9964,278092423,https://github.com/github-fds/confmc.armv7l.raspbian.2020.06.git,2020-07-08 13:09:27+00:00,CON-FMC SW package version 2020.06 for 32-bit Raspbian,github-fds/confmc.armv7l.raspbian.2020.06,Verilog,confmc.armv7l.raspbian.2020.06,18675,2,2022-02-17 22:01:03+00:00,1
9965,272928665,https://github.com/alireza-shirzad/Scrambler.git,2020-06-17 09:10:03+00:00,Scrambler and Descrambler implementation using verilog HDL,alireza-shirzad/Scrambler,Verilog,Scrambler,161,2,2023-07-03 08:02:45+00:00,2
9966,275815293,https://github.com/isuckatdrifting/rmii_arty.git,2020-06-29 12:56:17+00:00,RTL RMII Ethernet Implementation on Arty A7,isuckatdrifting/rmii_arty,Verilog,rmii_arty,101,2,2021-05-12 20:59:23+00:00,1
9967,279022737,https://github.com/pragneshp7/SPI-Master-driver.git,2020-07-12 08:25:44+00:00,Implemented a SPI Master module in Verilog,pragneshp7/SPI-Master-driver,Verilog,SPI-Master-driver,5,2,2024-02-27 14:12:11+00:00,0
9968,277215909,https://github.com/hongxuanrui1999/SJTU-CS145.git,2020-07-05 02:12:51+00:00,计算机系统结构实验,hongxuanrui1999/SJTU-CS145,Verilog,SJTU-CS145,4900,2,2023-05-10 10:31:54+00:00,0
9969,275994285,https://github.com/KevinLikesDringCoffe/MIPS32-pipelined-processor.git,2020-06-30 04:10:12+00:00,a MIPS32 pipelined processor impelmented by Verilog HDL,KevinLikesDringCoffe/MIPS32-pipelined-processor,Verilog,MIPS32-pipelined-processor,40,2,2022-05-27 13:43:02+00:00,0
9970,279878893,https://github.com/schmr/alpacacorn-soc.git,2020-07-15 13:41:04+00:00,A minimal system-on-chip featuring a tiny CPU with accumulator-based architecture,schmr/alpacacorn-soc,Verilog,alpacacorn-soc,261,2,2022-04-29 20:00:15+00:00,0
9971,274202790,https://github.com/ahmedgamal77/DMA.git,2020-06-22 17:35:22+00:00,direct memory access unit work with MIPS instructions (verilog),ahmedgamal77/DMA,Verilog,DMA,1249,2,2022-06-03 13:41:29+00:00,1
9972,282225108,https://github.com/srinidhivbhat/AHB-APB-Bridge-Interface.git,2020-07-24 13:19:43+00:00,,srinidhivbhat/AHB-APB-Bridge-Interface,Verilog,AHB-APB-Bridge-Interface,4,2,2023-05-22 15:50:16+00:00,0
9973,278096842,https://github.com/Taurusxkyle/sha256_multicores.git,2020-07-08 13:28:39+00:00,a sha256 hardware design with 4 lines of pipelines and use 4 cores to accelerate calculation,Taurusxkyle/sha256_multicores,Verilog,sha256_multicores,10,2,2023-10-24 13:18:59+00:00,2
9974,280573445,https://github.com/ai7603/MIPS-CPU.git,2020-07-18 03:27:15+00:00,"CPU for 5-stage pipeline, and trying to add MMU, Cache, branch predictor and etc",ai7603/MIPS-CPU,Verilog,MIPS-CPU,2,2,2024-04-07 09:24:35+00:00,0
9975,280111632,https://github.com/rbarzic/platform_nangate45.git,2020-07-16 09:27:47+00:00,"The directory flow/platforms/nangate45 from OpenROAD-flow, standalone, to avoid including the full OpenRoad-flow as a submodule ",rbarzic/platform_nangate45,Verilog,platform_nangate45,1715,2,2024-09-30 02:13:13+00:00,2
9976,276932513,https://github.com/khavyasakthi/vcode.git,2020-07-03 15:32:50+00:00,verilog code for logistic map,khavyasakthi/vcode,Verilog,vcode,10,2,2023-03-08 10:18:51+00:00,1
9977,275371322,https://github.com/gottfriede/BUAA-CO-2018.git,2020-06-27 12:50:50+00:00,BUAA2018级计算机组成课程设计P1-P7,gottfriede/BUAA-CO-2018,Verilog,BUAA-CO-2018,11649,2,2021-12-30 07:50:23+00:00,0
9978,276088893,https://github.com/lawrie/ulx3s_sg_1000.git,2020-06-30 12:13:05+00:00,Sega SG-1000 console for the Ulx3s ECP5 board,lawrie/ulx3s_sg_1000,Verilog,ulx3s_sg_1000,74,2,2022-07-18 18:29:20+00:00,1
9979,280558086,https://github.com/tomjlw/ASIC-Interview-Code.git,2020-07-18 01:26:12+00:00,Some common ASIC interview coding challenges,tomjlw/ASIC-Interview-Code,Verilog,ASIC-Interview-Code,8,2,2023-10-11 21:05:37+00:00,0
9980,277474050,https://github.com/YQ23/Verilog.git,2020-07-06 07:35:39+00:00,使用Verilog语言编写代码。,YQ23/Verilog,Verilog,Verilog,22,2,2023-12-01 15:08:31+00:00,1
9981,282089999,https://github.com/Efinix-Inc/ip.git,2020-07-24 01:05:24+00:00,This repo has some building blocks for various functions in Verilog HDL. ,Efinix-Inc/ip,Verilog,ip,25,2,2024-07-01 14:40:33+00:00,2
9982,280255004,https://github.com/IObundle/iob-soc-wsn-em.git,2020-07-16 20:47:22+00:00,,IObundle/iob-soc-wsn-em,Verilog,iob-soc-wsn-em,189391,2,2023-07-25 14:37:31+00:00,1
9983,278785555,https://github.com/cyLi-Tiger/Multi-Cycle-CPU-50.git,2020-07-11 04:12:12+00:00,VerilogHDL 开发流水线处理器（支持50条指令）,cyLi-Tiger/Multi-Cycle-CPU-50,Verilog,Multi-Cycle-CPU-50,18,2,2024-09-18 09:30:46+00:00,3
9984,280393188,https://github.com/SantoshSrivatsan24/alu_synthesis.git,2020-07-17 10:14:11+00:00,Verilog description of an ALU along with the Cadence Genus tcl script files needed to synthesize it.,SantoshSrivatsan24/alu_synthesis,Verilog,alu_synthesis,484,2,2024-10-20 11:37:09+00:00,0
9985,278990403,https://github.com/dshadoff/PCE_Save128.git,2020-07-12 04:24:38+00:00,FPGA Implementation of reverse-engineered Memory Base 128/Save-Kun device,dshadoff/PCE_Save128,Verilog,PCE_Save128,1371,2,2022-11-10 07:00:21+00:00,0
9986,275237095,https://github.com/shubhamrai26/iwls_2020_submission.git,2020-06-26 19:58:25+00:00,Solution for IWLS code contest 2020. ,shubhamrai26/iwls_2020_submission,Verilog,iwls_2020_submission,26660,2,2022-10-09 12:37:32+00:00,2
9987,275080821,https://github.com/azarmadr/ddr-sdram.git,2020-06-26 05:28:44+00:00,,azarmadr/ddr-sdram,Verilog,ddr-sdram,703,2,2024-02-12 07:03:27+00:00,0
9988,280367092,https://github.com/rbarzic/sky130-lite.git,2020-07-17 08:13:43+00:00,A  lightweight version of the Skywater Open Source PDK (https://github.com/google/skywater-pdk)    (to limit disk and bandwith usage),rbarzic/sky130-lite,Verilog,sky130-lite,16832,2,2024-03-01 17:04:23+00:00,0
9989,280471535,https://github.com/superyxm/Dual-issue-superscalar-CPU-core.git,2020-07-17 16:19:48+00:00,"This is a MIPS dual-issue superscalar CPU core basing on MPIS32. This work was finished in August,2019.",superyxm/Dual-issue-superscalar-CPU-core,Verilog,Dual-issue-superscalar-CPU-core,622,2,2024-03-29 06:10:36+00:00,1
9990,280409190,https://github.com/alyxazon/verilog-sim-gtkwave-template.git,2020-07-17 11:40:33+00:00,,alyxazon/verilog-sim-gtkwave-template,Verilog,verilog-sim-gtkwave-template,5,2,2024-06-28 08:30:30+00:00,0
9991,275168398,https://github.com/hujiaqi98/FPGA-BASCOUNT-.git,2020-06-26 13:56:23+00:00,,hujiaqi98/FPGA-BASCOUNT-,Verilog,FPGA-BASCOUNT-,5,2,2020-11-11 17:35:53+00:00,0
9992,278646117,https://github.com/AustinLiu01/FPGA_Game.git,2020-07-10 13:52:25+00:00,this is a game about poke a mole which is created in Verilog HDL,AustinLiu01/FPGA_Game,Verilog,FPGA_Game,111,2,2024-10-19 15:51:36+00:00,0
9993,274469618,https://github.com/trustworthy-systems-iitk/bsim.git,2020-06-23 17:35:59+00:00,bsim is an algorithmic inference tool that processes gate-level netlists.,trustworthy-systems-iitk/bsim,Verilog,bsim,4731,2,2024-09-27 01:09:31+00:00,1
9994,275714397,https://github.com/refkxh/BUAA_CO_2019Fall.git,2020-06-29 02:46:48+00:00,,refkxh/BUAA_CO_2019Fall,Verilog,BUAA_CO_2019Fall,3959,2,2021-07-08 03:20:17+00:00,0
9995,273254888,https://github.com/myl7/COD-2020-labs.git,2020-06-18 14:06:48+00:00,Sources of experiments in USTC COD 2020,myl7/COD-2020-labs,Verilog,COD-2020-labs,255,2,2024-03-05 12:14:06+00:00,0
9996,277718635,https://github.com/dajoariando/UltraSound_HDLv1_2020_Quartus.git,2020-07-07 04:43:36+00:00,2020 ultrasound machine designed by Vida Pashaei,dajoariando/UltraSound_HDLv1_2020_Quartus,Verilog,UltraSound_HDLv1_2020_Quartus,9733,2,2022-06-16 06:19:34+00:00,0
9997,276785806,https://github.com/RenZhou0327/EI332.git,2020-07-03 02:08:20+00:00,SJTU EI332 计算机组成实验内容，理论部分教师为方向忠，实验部分教师为陈颖琪,RenZhou0327/EI332,Verilog,EI332,40752,2,2021-05-26 01:03:13+00:00,0
9998,281284439,https://github.com/FBachini/VNFAccel.git,2020-07-21 03:23:29+00:00,,FBachini/VNFAccel,Verilog,VNFAccel,3502,2,2024-08-16 06:42:06+00:00,1
9999,278141074,https://github.com/tianjin95/MNoC-ReMaster.git,2020-07-08 16:31:51+00:00,,tianjin95/MNoC-ReMaster,Verilog,MNoC-ReMaster,13,2,2021-09-16 04:23:49+00:00,0
10000,278780508,https://github.com/RicoWorld/NAND_CTRL.git,2020-07-11 03:31:36+00:00,,RicoWorld/NAND_CTRL,Verilog,NAND_CTRL,4238,2,2023-07-04 14:09:02+00:00,0
10001,275831254,https://github.com/isuckatdrifting/rmii_kintex.git,2020-06-29 13:59:09+00:00,RTL RMII Ethernet Implementation on Kintex 7,isuckatdrifting/rmii_kintex,Verilog,rmii_kintex,97,2,2022-10-28 15:03:35+00:00,1
10002,278076285,https://github.com/pparth27743/8bit-MIPS-processor.git,2020-07-08 11:54:54+00:00,Implemented RISC-based 28 instructions 8 bit MIPS processor.,pparth27743/8bit-MIPS-processor,Verilog,8bit-MIPS-processor,11,1,2021-05-19 19:40:20+00:00,0
10003,277544643,https://github.com/bulicp/LOBOq2_14bit_1C_v2.git,2020-07-06 13:08:36+00:00,,bulicp/LOBOq2_14bit_1C_v2,Verilog,LOBOq2_14bit_1C_v2,6,1,2021-05-13 23:18:29+00:00,0
10004,277541662,https://github.com/bulicp/AHHRE_10bit.git,2020-07-06 12:55:29+00:00,,bulicp/AHHRE_10bit,Verilog,AHHRE_10bit,5,1,2021-05-13 23:12:28+00:00,0
10005,282260273,https://github.com/debtanu09/fpga_counter_spartan6.git,2020-07-24 15:52:57+00:00,FPGA implementation of up / down BCD counter,debtanu09/fpga_counter_spartan6,Verilog,fpga_counter_spartan6,12,1,2022-04-17 21:56:56+00:00,0
10006,276918478,https://github.com/KanikaGera/Verilog-Implementation-Computer-Architecture.git,2020-07-03 14:26:13+00:00,"Verilog Implementation of MIPS Single Architecture , BTA and MCU Unit.",KanikaGera/Verilog-Implementation-Computer-Architecture,Verilog,Verilog-Implementation-Computer-Architecture,127705,1,2020-07-04 17:37:16+00:00,0
10007,275207325,https://github.com/notjasonl/netgen-analyze.git,2020-06-26 17:06:12+00:00,,notjasonl/netgen-analyze,Verilog,netgen-analyze,63,1,2020-08-25 21:17:15+00:00,0
10008,275804140,https://github.com/tsubasa123/Mtech-VLSI-Design-Mini-Project.git,2020-06-29 12:11:06+00:00,,tsubasa123/Mtech-VLSI-Design-Mini-Project,Verilog,Mtech-VLSI-Design-Mini-Project,6,1,2020-06-29 13:20:07+00:00,0
10009,274094587,https://github.com/bhupeshnihal/Instruction-Cache.git,2020-06-22 09:26:57+00:00,"Verilog Implementation of an instruction memory subsystem comprising of main memory, cache memory and cache controller",bhupeshnihal/Instruction-Cache,Verilog,Instruction-Cache,464,1,2022-10-25 13:28:34+00:00,0
10010,277542846,https://github.com/bulicp/ALM11_SOA.git,2020-07-06 13:00:43+00:00,,bulicp/ALM11_SOA,Verilog,ALM11_SOA,5,1,2021-05-13 23:12:48+00:00,0
10011,277545805,https://github.com/bulicp/ROBA.git,2020-07-06 13:13:32+00:00,,bulicp/ROBA,Verilog,ROBA,4,1,2021-05-13 23:16:45+00:00,0
10012,280307399,https://github.com/dajoariando/ASIC_TX_HDLv2_2018_Quartus.git,2020-07-17 02:29:52+00:00,,dajoariando/ASIC_TX_HDLv2_2018_Quartus,Verilog,ASIC_TX_HDLv2_2018_Quartus,1902,1,2022-06-16 06:19:31+00:00,0
10013,272874648,https://github.com/dhaivat7/CLA_4_bit_addr.git,2020-06-17 04:05:28+00:00,4 bit CLA,dhaivat7/CLA_4_bit_addr,Verilog,CLA_4_bit_addr,409,1,2021-01-31 22:54:15+00:00,0
10014,281443175,https://github.com/Hypnotriod/ep4ce6e22c8n-ws2811-fpga-driver.git,2020-07-21 16:02:01+00:00,FPGA driver application for WS2811 designed with SystemVerilog HDL for Cyclone IV EP4CE6E22C8N,Hypnotriod/ep4ce6e22c8n-ws2811-fpga-driver,Verilog,ep4ce6e22c8n-ws2811-fpga-driver,928,1,2021-06-29 19:42:39+00:00,1
10015,275223047,https://github.com/sarin20/WS2812b4FPGA.git,2020-06-26 18:33:29+00:00,WS2812b control IP for 50MXz,sarin20/WS2812b4FPGA,Verilog,WS2812b4FPGA,18,1,2022-11-01 07:25:53+00:00,0
10016,277543057,https://github.com/bulicp/DRUM6_16_s.git,2020-07-06 13:01:42+00:00,,bulicp/DRUM6_16_s,Verilog,DRUM6_16_s,4,1,2021-05-13 23:13:39+00:00,0
10017,273237347,https://github.com/VanThanhDuong/RISCV_32_PIPELINE.git,2020-06-18 12:52:52+00:00,This project code for pipeline register riscv,VanThanhDuong/RISCV_32_PIPELINE,Verilog,RISCV_32_PIPELINE,784,1,2021-09-22 12:40:54+00:00,0
10018,274198072,https://github.com/AhmedMostafa98/pipeline_dadda_8x8multiplier.git,2020-06-22 17:11:45+00:00,Pipelined 8x8 Multiplier that uses Dadda architecture,AhmedMostafa98/pipeline_dadda_8x8multiplier,Verilog,pipeline_dadda_8x8multiplier,6,1,2023-10-17 14:54:27+00:00,0
10019,273145372,https://github.com/jiayu1011/CPU_Design.git,2020-06-18 04:58:41+00:00,,jiayu1011/CPU_Design,Verilog,CPU_Design,61115,1,2020-06-24 15:53:19+00:00,0
10020,276942611,https://github.com/broomva/FPGA-Projects.git,2020-07-03 16:24:18+00:00,Various Diligent Nexys 2 FPGA board projects,broomva/FPGA-Projects,Verilog,FPGA-Projects,731,1,2020-12-10 12:56:55+00:00,0
10021,277545457,https://github.com/bulicp/R4ABM2p16.git,2020-07-06 13:11:57+00:00,,bulicp/R4ABM2p16,Verilog,R4ABM2p16,6,1,2021-05-13 23:17:16+00:00,0
10022,276583229,https://github.com/Najeeb-Mohammad-Khan/Verilog-HDL.git,2020-07-02 07:51:06+00:00,This Repository contains Verilog HDL code example and the hardware models developed by me.,Najeeb-Mohammad-Khan/Verilog-HDL,Verilog,Verilog-HDL,1195,1,2020-07-05 12:00:58+00:00,0
10023,277544842,https://github.com/bulicp/MITCH_TRUNC_W6.git,2020-07-06 13:09:25+00:00,,bulicp/MITCH_TRUNC_W6,Verilog,MITCH_TRUNC_W6,6,1,2021-05-13 23:16:29+00:00,0
10024,280003859,https://github.com/smanda25/MAC.git,2020-07-15 23:27:41+00:00,MAC unit using Verilog,smanda25/MAC,Verilog,MAC,7,1,2022-02-24 07:10:25+00:00,0
10025,277913249,https://github.com/Chicha/PCIExpress.git,2020-07-07 20:16:30+00:00,,Chicha/PCIExpress,Verilog,PCIExpress,58578,1,2022-11-14 12:52:30+00:00,1
10026,278531171,https://github.com/Siddharth1101/Digital-Systems-and-Lab.git,2020-07-10 03:42:08+00:00,This repository contains C codes and Verilog codes used in the course EE2001: Digital Systems and Lab at IIT Madras,Siddharth1101/Digital-Systems-and-Lab,Verilog,Digital-Systems-and-Lab,17,1,2022-03-16 01:03:03+00:00,0
10027,282021328,https://github.com/bulicp/a_filter_approx.git,2020-07-23 18:00:07+00:00,,bulicp/a_filter_approx,Verilog,a_filter_approx,6,1,2021-05-13 23:12:13+00:00,0
10028,273482980,https://github.com/CharlotteGore/hello-world-fpga.git,2020-06-19 11:59:20+00:00,"Hello world, on an fpga",CharlotteGore/hello-world-fpga,Verilog,hello-world-fpga,13,1,2020-06-19 14:14:43+00:00,0
10029,273539184,https://github.com/Kiran760043/Frequency-Divider-by-Even-Number.git,2020-06-19 16:26:42+00:00,FPGA Programs,Kiran760043/Frequency-Divider-by-Even-Number,Verilog,Frequency-Divider-by-Even-Number,46,1,2021-01-05 17:09:12+00:00,1
10030,277307679,https://github.com/Shyeem/Verilog-Codes-Sequential-Circuits.git,2020-07-05 13:29:12+00:00,This repository contains all of my practiced Verilog codes for sequential circuits.,Shyeem/Verilog-Codes-Sequential-Circuits,Verilog,Verilog-Codes-Sequential-Circuits,40,1,2023-01-18 11:56:24+00:00,0
10031,281610834,https://github.com/Talisman000/kappa3_light2020.git,2020-07-22 07:46:09+00:00,,Talisman000/kappa3_light2020,Verilog,kappa3_light2020,114,1,2020-08-05 06:28:31+00:00,0
10032,282280359,https://github.com/bulicp/QLM_w6q4.git,2020-07-24 17:34:54+00:00,,bulicp/QLM_w6q4,Verilog,QLM_w6q4,3,1,2021-05-13 23:11:24+00:00,0
10033,282280602,https://github.com/bulicp/QLM_w6q6.git,2020-07-24 17:36:05+00:00,,bulicp/QLM_w6q6,Verilog,QLM_w6q6,3,1,2021-05-13 23:10:57+00:00,0
10034,277543623,https://github.com/bulicp/ELM_Mitchw4_v2.git,2020-07-06 13:04:12+00:00,,bulicp/ELM_Mitchw4_v2,Verilog,ELM_Mitchw4_v2,6,1,2021-05-13 23:14:28+00:00,0
10035,277543768,https://github.com/bulicp/ELM_Mitchw5.git,2020-07-06 13:04:51+00:00,,bulicp/ELM_Mitchw5,Verilog,ELM_Mitchw5,6,1,2021-05-13 23:14:33+00:00,0
10036,280150541,https://github.com/KevinLikesDringCoffe/FPGA-AES-encryptor.git,2020-07-16 12:39:07+00:00,"AES processor impelmented by Verilog. This processor can run at the frequency of 100MHz and take 10 cycles to encrypt an 128-bit plain text.The processor uses several simple commands and state bits to input, encrypt and output the data.",KevinLikesDringCoffe/FPGA-AES-encryptor,Verilog,FPGA-AES-encryptor,12,1,2021-05-02 04:52:30+00:00,0
10037,274350756,https://github.com/zamanimatin/Computer-ArchitectureCA4.git,2020-06-23 08:24:10+00:00,,zamanimatin/Computer-ArchitectureCA4,Verilog,Computer-ArchitectureCA4,133,1,2024-05-01 10:34:48+00:00,0
10038,274449845,https://github.com/LDMDS/FPGA-Saxo-Xylo-SerialRxTx.git,2020-06-23 16:02:34+00:00,Serial RX and TX for rapid communication with Saxo Xylo FPGA. ,LDMDS/FPGA-Saxo-Xylo-SerialRxTx,Verilog,FPGA-Saxo-Xylo-SerialRxTx,7,1,2023-03-25 16:22:58+00:00,0
10039,279062125,https://github.com/standardsemiconductor/VELDT-blinker-verilog.git,2020-07-12 12:42:13+00:00,VELDT blinker example with verilog,standardsemiconductor/VELDT-blinker-verilog,Verilog,VELDT-blinker-verilog,5,1,2022-04-30 01:05:23+00:00,0
10040,278146639,https://github.com/Wenator04/VE370-Projects.git,2020-07-08 16:58:28+00:00,UMJI-VE370 Project,Wenator04/VE370-Projects,Verilog,VE370-Projects,22,1,2023-01-28 12:31:57+00:00,0
10041,279292980,https://github.com/debtanu09/des_crypto.git,2020-07-13 12:12:22+00:00,This is the verilog implementation of DES cryptography,debtanu09/des_crypto,Verilog,des_crypto,32,1,2022-04-17 21:57:18+00:00,0
10042,277544953,https://github.com/bulicp/MITCH_TRUNC_W8.git,2020-07-06 13:09:53+00:00,,bulicp/MITCH_TRUNC_W8,Verilog,MITCH_TRUNC_W8,5,1,2021-05-13 23:18:23+00:00,0
10043,282182880,https://github.com/ngoductuanlhp/lsi.git,2020-07-24 09:51:29+00:00,,ngoductuanlhp/lsi,Verilog,lsi,440,1,2022-04-28 19:01:56+00:00,0
10044,282038830,https://github.com/austinjonathan1/TrafficLightController.git,2020-07-23 19:32:18+00:00,https://docs.google.com/document/d/1rfYb7Du-WXwYcfZF7RbRhtLpJEM_ucXY1NiIlWXYLaE/edit?usp=sharing,austinjonathan1/TrafficLightController,Verilog,TrafficLightController,3,1,2021-12-11 09:29:28+00:00,1
10045,278378286,https://github.com/futuretech6/Org2048.git,2020-07-09 13:52:53+00:00,"2048 game on SWORD, final project of Computer Organization 2020 Summer ZJU",futuretech6/Org2048,Verilog,Org2048,421,1,2022-06-29 08:40:29+00:00,0
10046,275520769,https://github.com/Senbon-Sakura/SparseCNN.git,2020-06-28 06:19:41+00:00,Implement Hardware Controller for CNN accelerator based on ReRAM,Senbon-Sakura/SparseCNN,Verilog,SparseCNN,16,1,2023-11-06 12:57:37+00:00,0
10047,281192835,https://github.com/tanvir-jewel/CMOS_Circuits_Verilog.git,2020-07-20 18:14:34+00:00,,tanvir-jewel/CMOS_Circuits_Verilog,Verilog,CMOS_Circuits_Verilog,3,1,2022-07-13 10:10:32+00:00,0
10048,281360908,https://github.com/YousufMoiz/Pipelined-RISCV-Processor.git,2020-07-21 09:59:30+00:00,"This was a project for my course 'Computer Architecture' in which we first designed and tested a single cycle RISC-V processor and then converted it to a pipelined one with complete hazard detection. At the moment, it supports only a subset of the RISC-V instructions which are add, addi, sub, beq, blt, ld and sd. The coding of the processor was done on Verilog and the processor was simulated on ModelSim.",YousufMoiz/Pipelined-RISCV-Processor,Verilog,Pipelined-RISCV-Processor,30,1,2022-12-10 10:45:42+00:00,0
10049,277460688,https://github.com/hamsboy/UW-AES-Engine.git,2020-07-06 06:29:15+00:00,,hamsboy/UW-AES-Engine,Verilog,UW-AES-Engine,102,1,2020-12-19 21:20:26+00:00,0
10050,277545621,https://github.com/bulicp/rad4_16bit.git,2020-07-06 13:12:38+00:00,,bulicp/rad4_16bit,Verilog,rad4_16bit,10,1,2021-05-13 23:17:06+00:00,0
10051,282168195,https://github.com/taleman1997/Digital_lab_3.git,2020-07-24 08:40:40+00:00,FPGA programming,taleman1997/Digital_lab_3,Verilog,Digital_lab_3,3343,1,2020-08-04 15:49:54+00:00,0
10052,279278326,https://github.com/gx14ac/transistor.git,2020-07-13 11:02:30+00:00,from transistor,gx14ac/transistor,Verilog,transistor,216,1,2022-03-11 02:00:15+00:00,1
10053,280313933,https://github.com/yang-mingyang/MIPS-54-Dynamic-Pipeline.git,2020-07-17 03:08:51+00:00,@tongji-cs class project,yang-mingyang/MIPS-54-Dynamic-Pipeline,Verilog,MIPS-54-Dynamic-Pipeline,12,1,2023-11-28 03:09:38+00:00,0
10054,278894077,https://github.com/mcjtag/fpga_basic.git,2020-07-11 15:57:02+00:00,FPGA basic digital devices,mcjtag/fpga_basic,Verilog,fpga_basic,10,1,2021-12-20 20:16:27+00:00,0
10055,279686034,https://github.com/vtsal/NewHope.git,2020-07-14 20:26:15+00:00,NewHope512cpa Version 1.0.2 KEM,vtsal/NewHope,Verilog,NewHope,49,1,2021-02-04 03:43:55+00:00,0
10056,280430569,https://github.com/XU-99/ONE.git,2020-07-17 13:24:47+00:00,,XU-99/ONE,Verilog,ONE,7368,1,2022-10-25 01:16:59+00:00,0
10057,278312659,https://github.com/chinmay-khartadkar/VSD-Static-Timing-analysis-II.git,2020-07-09 08:51:13+00:00,,chinmay-khartadkar/VSD-Static-Timing-analysis-II,Verilog,VSD-Static-Timing-analysis-II,583,1,2022-03-13 14:04:19+00:00,1
10058,275398281,https://github.com/ferhatsirin/MIPS-Single-Cycle-Processor.git,2020-06-27 15:18:33+00:00,MIPS Processor,ferhatsirin/MIPS-Single-Cycle-Processor,Verilog,MIPS-Single-Cycle-Processor,755,1,2022-07-05 18:51:45+00:00,0
10059,276834038,https://github.com/akilystic/Verilog.git,2020-07-03 07:15:41+00:00,,akilystic/Verilog,Verilog,Verilog,5,1,2020-07-09 18:36:22+00:00,0
10060,277636300,https://github.com/clairelin23/Computer-System-with-Verilog.git,2020-07-06 19:57:31+00:00,A mix of behavioral and gate level model of a bare minimum computer system and its custom instruction set,clairelin23/Computer-System-with-Verilog,Verilog,Computer-System-with-Verilog,1141,1,2020-07-06 20:04:51+00:00,0
10061,277748423,https://github.com/saurabh-ctrl/Verilog_UART.git,2020-07-07 07:33:02+00:00,This consist of the verilog rtl code for UART.,saurabh-ctrl/Verilog_UART,Verilog,Verilog_UART,132,1,2020-07-14 12:53:59+00:00,0
10062,273473508,https://github.com/mjneri/coe113-dump.git,2020-06-19 11:06:17+00:00,Codes made for CoE 113 (2SAY18-19),mjneri/coe113-dump,Verilog,coe113-dump,10286,1,2020-11-27 07:19:12+00:00,0
10063,272992840,https://github.com/dantrim/htt_tp_fw.git,2020-06-17 14:15:58+00:00,Firmware testbench infrastructure for the ATLAS Hardware Track Trigger (HTT) ,dantrim/htt_tp_fw,Verilog,htt_tp_fw,1273,1,2022-04-08 18:16:25+00:00,0
10064,275807342,https://github.com/tsubasa123/Design-of-dual-port-SRAM-.git,2020-06-29 12:24:18+00:00,,tsubasa123/Design-of-dual-port-SRAM-,Verilog,Design-of-dual-port-SRAM-,2,1,2020-06-29 12:45:15+00:00,1
10065,274742118,https://github.com/Winters123/FECON.git,2020-06-24 18:32:08+00:00,support FAST on corundum,Winters123/FECON,Verilog,FECON,16208,1,2023-09-21 12:21:25+00:00,0
10066,273757764,https://github.com/nobotro/fpga_mandelbrot_fractal.git,2020-06-20 17:51:42+00:00,Mandelbrot fractal generator in verilog,nobotro/fpga_mandelbrot_fractal,Verilog,fpga_mandelbrot_fractal,23,1,2023-12-01 20:53:38+00:00,0
10067,277923833,https://github.com/Narixius/mips-single-cycle-processor.git,2020-07-07 21:16:37+00:00,,Narixius/mips-single-cycle-processor,Verilog,mips-single-cycle-processor,5,1,2023-03-07 16:50:12+00:00,0
10068,278686648,https://github.com/franklinthony/food-machine.git,2020-07-10 16:50:44+00:00,Projeto de uma máquina de lanche desenvolvido como atividade final da disciplina Circuitos Lógicos II.,franklinthony/food-machine,Verilog,food-machine,34,1,2023-03-25 16:24:11+00:00,2
10069,279822267,https://github.com/TomHuangsrc/FECON.git,2020-07-15 09:17:07+00:00,,TomHuangsrc/FECON,Verilog,FECON,13516,1,2021-12-21 08:38:23+00:00,0
10070,281754994,https://github.com/QuickLogic-Corp/s3-gateware.git,2020-07-22 18:34:18+00:00,Gateware (HDL IPs) for EOS S3 MCU+eFPGA SoC,QuickLogic-Corp/s3-gateware,Verilog,s3-gateware,19119,1,2021-06-22 21:27:38+00:00,3
10071,274534088,https://github.com/OpenROAD-Cloud/gcd.git,2020-06-24 00:05:22+00:00,OpenROAD Cloud example,OpenROAD-Cloud/gcd,Verilog,gcd,7,1,2021-05-13 23:15:31+00:00,1
10072,277544552,https://github.com/bulicp/LOBOq2_12bit_1C_v2.git,2020-07-06 13:08:15+00:00,,bulicp/LOBOq2_12bit_1C_v2,Verilog,LOBOq2_12bit_1C_v2,6,1,2021-05-13 23:18:45+00:00,0
10073,277545121,https://github.com/bulicp/R4ABM1p14.git,2020-07-06 13:10:33+00:00,,bulicp/R4ABM1p14,Verilog,R4ABM1p14,6,1,2021-05-13 23:17:45+00:00,0
10074,277545727,https://github.com/bulicp/rad4_exact_mult.git,2020-07-06 13:13:09+00:00,,bulicp/rad4_exact_mult,Verilog,rad4_exact_mult,6,1,2021-05-13 23:16:55+00:00,0
10075,280196933,https://github.com/SYangChen/MIPS-CPU.git,2020-07-16 15:59:54+00:00,"Design basic、Pipelined CPU with ALU, third edition divider, Barrel Shifter, and HiLo register, Multiplexer and so on.",SYangChen/MIPS-CPU,Verilog,MIPS-CPU,12170,1,2022-04-29 22:51:00+00:00,0
10076,282218222,https://github.com/kuoyaoming93/gf_operations.git,2020-07-24 12:48:16+00:00,,kuoyaoming93/gf_operations,Verilog,gf_operations,134,1,2024-04-25 19:37:35+00:00,0
10077,280710241,https://github.com/TourTerrible/FPGA-clock.git,2020-07-18 17:56:15+00:00,Verilog Digital Clock on FPGA,TourTerrible/FPGA-clock,Verilog,FPGA-clock,195,1,2024-07-16 18:56:53+00:00,0
10078,274531828,https://github.com/ajaykatoch1/Single-Cycle-Matrix-Multiplication-Processor.git,2020-06-23 23:47:51+00:00,In this project me and my partner created a single cycle processor in Verilog that can compute matrix multiplication on different sized matrices. To create the project make a new Verilog project and import the files.,ajaykatoch1/Single-Cycle-Matrix-Multiplication-Processor,Verilog,Single-Cycle-Matrix-Multiplication-Processor,170,1,2023-01-10 05:09:38+00:00,0
10079,281918157,https://github.com/mtahna/hdl_ecc.git,2020-07-23 10:12:46+00:00,,mtahna/hdl_ecc,Verilog,hdl_ecc,31,1,2023-04-06 09:20:25+00:00,1
10080,273914251,https://github.com/luoqiaofa/fpga.git,2020-06-21 13:54:02+00:00,fpga source code for study,luoqiaofa/fpga,Verilog,fpga,6428,1,2023-07-27 08:05:36+00:00,0
10081,276847269,https://github.com/liyg1998/LDPC-encode.git,2020-07-03 08:22:28+00:00,,liyg1998/LDPC-encode,Verilog,LDPC-encode,1452,1,2022-08-04 14:42:16+00:00,2
10082,277545903,https://github.com/bulicp/unsigned_mult.git,2020-07-06 13:14:00+00:00,,bulicp/unsigned_mult,Verilog,unsigned_mult,3,1,2021-05-13 23:16:19+00:00,0
10083,277542958,https://github.com/bulicp/ASROBA.git,2020-07-06 13:01:15+00:00,,bulicp/ASROBA,Verilog,ASROBA,4,1,2021-05-13 23:13:33+00:00,0
10084,277939870,https://github.com/PyFive-RISC-V/VexRiscv-netlist.git,2020-07-07 23:03:31+00:00,,PyFive-RISC-V/VexRiscv-netlist,Verilog,VexRiscv-netlist,104,1,2021-08-26 01:30:33+00:00,1
10085,279267174,https://github.com/Timmmm/cybersquid.git,2020-07-13 10:09:12+00:00,SUMP-compatible logic analyser for the iCE40 Stick,Timmmm/cybersquid,Verilog,cybersquid,4793,1,2022-04-14 17:16:46+00:00,1
10086,274573976,https://github.com/Sarika-Natu/Scientific-Calculator.git,2020-06-24 04:22:34+00:00,Scientific Calculator using DE10 Lite FPGA board,Sarika-Natu/Scientific-Calculator,Verilog,Scientific-Calculator,7260,1,2024-10-08 13:52:45+00:00,0
10087,273964873,https://github.com/jpt13653903/FPGA_Tools.git,2020-06-21 18:50:39+00:00,Library of various useful firmware modules,jpt13653903/FPGA_Tools,Verilog,FPGA_Tools,494,1,2023-02-24 12:51:06+00:00,0
10088,274839473,https://github.com/Abhay-Rj/RV_SingleCycle.git,2020-06-25 05:50:35+00:00,Single Cycle RV32I Implementation,Abhay-Rj/RV_SingleCycle,Verilog,RV_SingleCycle,34,1,2020-06-28 14:46:01+00:00,1
10089,277545344,https://github.com/bulicp/R4ABM2p14.git,2020-07-06 13:11:29+00:00,,bulicp/R4ABM2p14,Verilog,R4ABM2p14,6,1,2021-05-13 23:17:22+00:00,0
10090,280412101,https://github.com/selvaruban-johnson/Asynchronous_FIFO.git,2020-07-17 11:55:18+00:00,,selvaruban-johnson/Asynchronous_FIFO,Verilog,Asynchronous_FIFO,3,1,2020-07-17 11:59:41+00:00,0
10091,280564340,https://github.com/lclee0577/dual-cam.git,2020-07-18 02:17:52+00:00,dual cam ov5640 ,lclee0577/dual-cam,Verilog,dual-cam,5813,1,2020-07-19 08:22:31+00:00,1
10092,277034177,https://github.com/Sung-DaTsai/Pipelined_MIPS.git,2020-07-04 03:53:44+00:00,Digital System Design Final Project,Sung-DaTsai/Pipelined_MIPS,Verilog,Pipelined_MIPS,8,1,2020-07-04 08:00:35+00:00,0
10093,276865613,https://github.com/bsg-idea/bsg_openroad_flow_tests.git,2020-07-03 09:50:21+00:00,,bsg-idea/bsg_openroad_flow_tests,Verilog,bsg_openroad_flow_tests,236,1,2020-07-09 15:25:55+00:00,0
10094,282280805,https://github.com/bulicp/QLM_w6q8.git,2020-07-24 17:37:04+00:00,,bulicp/QLM_w6q8,Verilog,QLM_w6q8,4,1,2021-05-13 23:10:42+00:00,0
10095,278070669,https://github.com/Dolp/The-OpenROAD-Project.git,2020-07-08 11:26:43+00:00,,Dolp/The-OpenROAD-Project,Verilog,The-OpenROAD-Project,97890,1,2021-11-03 12:29:15+00:00,0
10096,282304593,https://github.com/johnnyw66/cordic.git,2020-07-24 19:54:10+00:00,COordinate Rotation DIgital Computer),johnnyw66/cordic,Verilog,cordic,80,1,2024-06-27 20:02:02+00:00,1
10097,273349975,https://github.com/deep6000/Magical-Pug-Verilog-FPGA.git,2020-06-18 22:13:01+00:00,"The basic idea that I plan to implement is a game based on the Altera DE-1 SoC. The objective is to create a game called “Magical Pug”, where the movement of the pug will be controlled by the player. The pushbuttons on the development boards can be configured to enable movements of the pug in different directions. The pug has to be moved from the starting point to its destination by dodging the obstacles along the way. The duration for which the player is able to control the pug by dodging the obstacles, the harder it will get as the game progresses. The game will be displayed on the monitor (connected via a VGA connector). Bringing this game into hardware distinguishes our project from previous implementations as such games have been mainly implemented in software.",deep6000/Magical-Pug-Verilog-FPGA,Verilog,Magical-Pug-Verilog-FPGA,12430,1,2023-08-25 10:05:35+00:00,0
10098,275038622,https://github.com/OpenROAD-Cloud/aes.git,2020-06-25 23:59:46+00:00,Running AES on OpenROAD Cloud,OpenROAD-Cloud/aes,Verilog,aes,11,1,2021-05-13 23:15:09+00:00,7
10099,277068807,https://github.com/gunu9441/Matrix.git,2020-07-04 08:18:04+00:00,Matrix caculation program using verilog,gunu9441/Matrix,Verilog,Matrix,46,1,2020-07-25 02:27:24+00:00,0
10100,275744352,https://github.com/STjurny/BasicUART.git,2020-06-29 06:02:00+00:00,Small light-weight implementation of UART in Verilog.,STjurny/BasicUART,Verilog,BasicUART,62,1,2023-10-24 12:39:41+00:00,1
10101,279188580,https://github.com/TianheWu/Principles-of-Computer-Architecture-3-Homework.git,2020-07-13 02:22:10+00:00,"P1 is Single cycle data path, P2 is Multi-cycle data path, P3 has interrupted request based on P2. ",TianheWu/Principles-of-Computer-Architecture-3-Homework,Verilog,Principles-of-Computer-Architecture-3-Homework,7741,1,2020-07-13 02:36:21+00:00,0
10102,280226488,https://github.com/spdy1895/hdl_repo.git,2020-07-16 18:17:41+00:00,this repo contains hdl codes for digital circuits.,spdy1895/hdl_repo,Verilog,hdl_repo,4883,1,2021-02-11 06:14:09+00:00,1
10103,280869700,https://github.com/livebinary/S_AES_Decryption.git,2020-07-19 13:19:46+00:00,This Contains Simplified AES Decryption Implementation using Verilog,livebinary/S_AES_Decryption,Verilog,S_AES_Decryption,2,1,2021-03-03 05:52:35+00:00,0
10104,277525366,https://github.com/bulicp/ELM_Mitchw3_old.git,2020-07-06 11:38:23+00:00,,bulicp/ELM_Mitchw3_old,Verilog,ELM_Mitchw3_old,9,1,2021-05-13 23:15:58+00:00,0
10105,277543166,https://github.com/bulicp/ELM_Mitchw2.git,2020-07-06 13:02:09+00:00,,bulicp/ELM_Mitchw2,Verilog,ELM_Mitchw2,6,1,2021-05-13 23:13:47+00:00,0
10106,275534196,https://github.com/kkamankun/Computer-Architecture.git,2020-06-28 07:46:53+00:00,광운대학교 2020년 3학년 1학기,kkamankun/Computer-Architecture,Verilog,Computer-Architecture,21,1,2022-05-15 06:16:54+00:00,0
10107,275812984,https://github.com/tsubasa123/Btech-Mini-Project-Digital-Designs-with-Verilog-.git,2020-06-29 12:46:58+00:00,,tsubasa123/Btech-Mini-Project-Digital-Designs-with-Verilog-,Verilog,Btech-Mini-Project-Digital-Designs-with-Verilog-,1214,1,2020-06-29 13:20:16+00:00,0
10108,276240398,https://github.com/hoki87/DevInfLib.git,2020-07-01 00:43:26+00:00,Device Interface Library,hoki87/DevInfLib,Verilog,DevInfLib,7087,1,2021-09-16 22:26:54+00:00,0
10109,282021412,https://github.com/bulicp/a_filter_reference_32x32.git,2020-07-23 18:00:34+00:00,,bulicp/a_filter_reference_32x32,Verilog,a_filter_reference_32x32,26,1,2021-05-13 23:11:30+00:00,0
10110,280909940,https://github.com/gnulnulf/Pinball_LEDDMD.git,2020-07-19 16:55:07+00:00,,gnulnulf/Pinball_LEDDMD,Verilog,Pinball_LEDDMD,216,1,2022-10-28 11:12:18+00:00,0
10111,280914431,https://github.com/abhishekchunduri08/8-bit-Microcontroller_Verilog.git,2020-07-19 17:19:42+00:00,,abhishekchunduri08/8-bit-Microcontroller_Verilog,Verilog,8-bit-Microcontroller_Verilog,777,1,2022-01-09 22:38:54+00:00,0
10112,281309599,https://github.com/amir8610252/amir.git,2020-07-21 06:02:27+00:00,,amir8610252/amir,Verilog,amir,24,1,2022-07-06 17:05:32+00:00,0
10113,276021305,https://github.com/debtanu09/customrisc.git,2020-06-30 06:52:00+00:00,This is the Verilog implementation of custom RISC ISA,debtanu09/customrisc,Verilog,customrisc,44,1,2022-04-17 21:56:41+00:00,0
10114,277543962,https://github.com/bulicp/HLR_BM2.git,2020-07-06 13:05:43+00:00,,bulicp/HLR_BM2,Verilog,HLR_BM2,6,1,2021-05-13 23:19:24+00:00,0
10115,277544056,https://github.com/bulicp/ILM_AE.git,2020-07-06 13:06:05+00:00,,bulicp/ILM_AE,Verilog,ILM_AE,4,1,2021-05-13 23:19:11+00:00,0
10116,276852905,https://github.com/tungdangx3/Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction.git,2020-07-03 08:49:51+00:00,Filter_Image,tungdangx3/Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction,Verilog,Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction,346,1,2020-07-03 14:06:16+00:00,1
10117,279108726,https://github.com/MajorCarrot/i2c_implementation.git,2020-07-12 16:56:23+00:00,,MajorCarrot/i2c_implementation,Verilog,i2c_implementation,9,1,2020-07-12 17:07:28+00:00,0
10118,278253948,https://github.com/SteveLee1999/BUAA_Computer_Architecture_2019.git,2020-07-09 03:32:22+00:00,,SteveLee1999/BUAA_Computer_Architecture_2019,Verilog,BUAA_Computer_Architecture_2019,11297,1,2021-03-27 03:51:09+00:00,0
10119,279938229,https://github.com/duarteroso/whirlpool.git,2020-07-15 17:48:56+00:00,Whirlpool hash algorithm in V,duarteroso/whirlpool,Verilog,whirlpool,38,1,2024-10-17 19:51:33+00:00,0
10120,280699398,https://github.com/Akhila96Rao/FPGA-Project.git,2020-07-18 16:52:34+00:00,Projects on FPGA ,Akhila96Rao/FPGA-Project,Verilog,FPGA-Project,1913,1,2021-12-29 15:59:06+00:00,0
10121,282021277,https://github.com/bulicp/a_filter_reference_32x11.git,2020-07-23 17:59:53+00:00,,bulicp/a_filter_reference_32x11,Verilog,a_filter_reference_32x11,6,1,2021-05-13 23:11:45+00:00,0
10122,280225494,https://github.com/deum111/Verilog-Projects-.git,2020-07-16 18:12:49+00:00,This repository contains projects and practice code completed using Verilog HDL.,deum111/Verilog-Projects-,Verilog,Verilog-Projects-,26202,1,2020-08-18 22:22:03+00:00,0
10123,280265172,https://github.com/dajoariando/NMR_Course_PCBv1_2020_Quartus.git,2020-07-16 21:46:34+00:00,,dajoariando/NMR_Course_PCBv1_2020_Quartus,Verilog,NMR_Course_PCBv1_2020_Quartus,2574,1,2022-06-16 06:19:27+00:00,0
10124,275789735,https://github.com/tsubasa123/Verilog.git,2020-06-29 11:11:32+00:00,,tsubasa123/Verilog,Verilog,Verilog,130,1,2020-06-29 13:20:08+00:00,0
10125,277544730,https://github.com/bulicp/MITCH.git,2020-07-06 13:08:59+00:00,,bulicp/MITCH,Verilog,MITCH,6,1,2021-05-13 23:18:05+00:00,0
10126,282280519,https://github.com/bulicp/QLM_w6q5.git,2020-07-24 17:35:39+00:00,,bulicp/QLM_w6q5,Verilog,QLM_w6q5,3,1,2021-05-13 23:11:05+00:00,0
10127,282280699,https://github.com/bulicp/QLM_w6q7.git,2020-07-24 17:36:36+00:00,,bulicp/QLM_w6q7,Verilog,QLM_w6q7,3,1,2021-05-13 23:10:46+00:00,0
10128,276149718,https://github.com/tsubasa123/Btech-Final-Year-Project-16-bit-RISC-Processor-.git,2020-06-30 16:13:09+00:00,,tsubasa123/Btech-Final-Year-Project-16-bit-RISC-Processor-,Verilog,Btech-Final-Year-Project-16-bit-RISC-Processor-,1791,1,2020-07-20 15:07:12+00:00,0
10129,277544316,https://github.com/bulicp/LOBOq2_10bit_1C_v2.git,2020-07-06 13:07:16+00:00,,bulicp/LOBOq2_10bit_1C_v2,Verilog,LOBOq2_10bit_1C_v2,7,1,2021-05-13 23:18:53+00:00,0
10130,274218322,https://github.com/m-sabihul-hasan/CS330L-RISC-V-Pipelined-Processor.git,2020-06-22 18:52:57+00:00,A 5-stage pipelined processor capable of executing a bubble sort program,m-sabihul-hasan/CS330L-RISC-V-Pipelined-Processor,Verilog,CS330L-RISC-V-Pipelined-Processor,244,1,2023-05-17 11:15:37+00:00,0
10131,272972740,https://github.com/sharondevs/RISC.git,2020-06-17 12:50:17+00:00,RISC architecture CPU verilog design,sharondevs/RISC,Verilog,RISC,1926,1,2022-06-23 18:36:10+00:00,0
10132,277711747,https://github.com/Aoun-Hussain/A-Pipelined-RISC-V-Processor.git,2020-07-07 03:57:13+00:00,"This is a public repository for a pipelined RISC-V processor capable of executing bubble sort. The processor consists of a 64 bit ALU with the necessary forwarding circuitry, hazard detection unit, and pipeline flushing to detect control and data hazards in the program.",Aoun-Hussain/A-Pipelined-RISC-V-Processor,Verilog,A-Pipelined-RISC-V-Processor,13,1,2024-01-12 02:49:02+00:00,1
10133,274253505,https://github.com/Woodrowswork/CNN-Verilog.git,2020-06-22 22:16:22+00:00,,Woodrowswork/CNN-Verilog,Verilog,CNN-Verilog,4,1,2020-12-11 09:08:24+00:00,0
10134,273918678,https://github.com/ho-ri1991/cpu.git,2020-06-21 14:18:31+00:00,,ho-ri1991/cpu,Verilog,cpu,19681,1,2021-06-07 03:48:47+00:00,0
10135,273627162,https://github.com/alpsalps/CPU_MIPS-C3.git,2020-06-20 02:53:26+00:00,,alpsalps/CPU_MIPS-C3,Verilog,CPU_MIPS-C3,521,1,2020-07-09 15:04:42+00:00,0
10136,277390410,https://github.com/jparth1593/Verilog.git,2020-07-05 22:02:30+00:00,verilog example code,jparth1593/Verilog,Verilog,Verilog,10,1,2021-09-30 08:34:13+00:00,0
10137,277328424,https://github.com/happy-huang/SJTU-EI332.git,2020-07-05 15:21:36+00:00,SJTU EI332《计算机组成》实验部分的代码,happy-huang/SJTU-EI332,Verilog,SJTU-EI332,62380,1,2021-04-20 01:16:57+00:00,0
10138,280363023,https://github.com/Justin-Jewei-Lin/Single-cycle-ARM.git,2020-07-17 07:55:04+00:00,A single cycle ARM CPU written in verilog.,Justin-Jewei-Lin/Single-cycle-ARM,Verilog,Single-cycle-ARM,345,1,2020-11-18 09:56:43+00:00,0
10139,274412225,https://github.com/x0pr4nt3s/Proyecto_arquitectura_2020.git,2020-06-23 13:24:54+00:00,,x0pr4nt3s/Proyecto_arquitectura_2020,Verilog,Proyecto_arquitectura_2020,137,1,2021-04-28 13:36:19+00:00,0
10140,277542259,https://github.com/bulicp/ALM10_SOA.git,2020-07-06 12:58:14+00:00,,bulicp/ALM10_SOA,Verilog,ALM10_SOA,5,1,2021-05-13 23:12:39+00:00,0
10141,277543493,https://github.com/bulicp/ELM_Mitchw4.git,2020-07-06 13:03:41+00:00,,bulicp/ELM_Mitchw4,Verilog,ELM_Mitchw4,6,1,2021-05-13 23:14:16+00:00,0
10142,281784794,https://github.com/johnMamish/yosys-nextpnr-upduino.git,2020-07-22 21:16:36+00:00,A few example projects to sanity check basics on the upduino board,johnMamish/yosys-nextpnr-upduino,Verilog,yosys-nextpnr-upduino,542,1,2024-10-24 06:02:25+00:00,1
10143,278466058,https://github.com/anurag0511/ELM_IP_core.git,2020-07-09 20:39:14+00:00,Digital IP Core for feedforward random projection network.,anurag0511/ELM_IP_core,Verilog,ELM_IP_core,27,1,2022-04-28 00:47:45+00:00,0
10144,277729006,https://github.com/midoamrm/MIPS.git,2020-07-07 05:51:36+00:00,digtal_desien,midoamrm/MIPS,Verilog,MIPS,1031,1,2020-07-07 06:04:08+00:00,0
10145,277729457,https://github.com/azarmadr/usb2.0.git,2020-07-07 05:54:08+00:00,,azarmadr/usb2.0,Verilog,usb2.0,204,1,2022-04-19 22:36:32+00:00,0
10146,277543372,https://github.com/bulicp/ELM_Mitchw3.git,2020-07-06 13:03:08+00:00,,bulicp/ELM_Mitchw3,Verilog,ELM_Mitchw3,6,1,2021-05-13 23:14:01+00:00,0
10147,277545240,https://github.com/bulicp/R4ABM1p16.git,2020-07-06 13:11:00+00:00,,bulicp/R4ABM1p16,Verilog,R4ABM1p16,6,1,2021-05-13 23:17:38+00:00,0
10148,277528600,https://github.com/bulicp/ELM3.git,2020-07-06 11:53:36+00:00,ELM3,bulicp/ELM3,Verilog,ELM3,33,1,2021-05-13 23:16:08+00:00,0
10149,274239826,https://github.com/savolla/xkarna.git,2020-06-22 20:52:36+00:00,16-bit custom computer from scratch,savolla/xkarna,Verilog,xkarna,1093,1,2022-05-19 19:54:48+00:00,0
10150,273357708,https://github.com/BrandonMFong/FPGAClock.git,2020-06-18 23:10:46+00:00,Basys 3's SSD as Digital Clock,BrandonMFong/FPGAClock,Verilog,FPGAClock,288,1,2021-01-08 14:40:01+00:00,1
10151,273126255,https://github.com/dhaivat7/FIFO.git,2020-06-18 02:47:21+00:00,A FIFO is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks.,dhaivat7/FIFO,Verilog,FIFO,226,1,2021-01-31 22:53:59+00:00,0
10152,279497168,https://github.com/debtanu09/booth_multiplier.git,2020-07-14 06:03:57+00:00,Verilog Implementation of completely parameterized booth multiplier,debtanu09/booth_multiplier,Verilog,booth_multiplier,5,1,2022-04-17 21:57:06+00:00,0
10153,280081890,https://github.com/GaHoWong/mips32.git,2020-07-16 07:14:14+00:00,mips32,GaHoWong/mips32,Verilog,mips32,697,1,2020-07-22 10:01:28+00:00,0
10154,280622697,https://github.com/sebastien-riou/DryGASCON-LWC-API.git,2020-07-18 09:19:04+00:00,Hardware implementation of DryGASCON128 compliant with NIST's LWC competition hardware API,sebastien-riou/DryGASCON-LWC-API,Verilog,DryGASCON-LWC-API,88,1,2020-09-23 08:00:18+00:00,0
10155,280371615,https://github.com/MiSTer-devel/TomyScramble_MiSTer.git,2020-07-17 08:34:56+00:00,MiSTer Port of Tomy Scramble Game,MiSTer-devel/TomyScramble_MiSTer,Verilog,TomyScramble_MiSTer,2580,1,2022-06-17 12:01:28+00:00,2
10156,279707117,https://github.com/gaz68/Arcade-DonkeyKong3_MiSTer_WIP.git,2020-07-14 22:36:11+00:00,Donkey Kong 3 arcade core for MiSTer (Work in progress),gaz68/Arcade-DonkeyKong3_MiSTer_WIP,Verilog,Arcade-DonkeyKong3_MiSTer_WIP,1065,1,2021-06-06 17:59:13+00:00,2
10157,274996794,https://github.com/Blinkinlabs/upduino_micromatrix.git,2020-06-25 19:17:51+00:00,,Blinkinlabs/upduino_micromatrix,Verilog,upduino_micromatrix,1702,1,2021-01-22 18:44:41+00:00,0
10158,273461830,https://github.com/novi/i2s_to_lj16.git,2020-06-19 10:03:22+00:00,"Converting from I2S audio to Left Justified 16bit format with 2xWCK, suitable for early SONY' DAC such as CX20017.",novi/i2s_to_lj16,Verilog,i2s_to_lj16,77,1,2024-01-01 04:14:37+00:00,0
10159,283417813,https://github.com/riscv-mcu/e203_hbirdv2.git,2020-07-29 06:28:49+00:00,The Ultra-Low Power RISC-V Core,riscv-mcu/e203_hbirdv2,Verilog,e203_hbirdv2,62396,1256,2024-10-29 09:02:53+00:00,341
10160,283293425,https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts.git,2020-07-28 18:19:42+00:00,OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/,The-OpenROAD-Project/OpenROAD-flow-scripts,Verilog,OpenROAD-flow-scripts,848026,330,2024-10-29 01:28:56+00:00,287
10161,289793148,https://github.com/WalkerLau/DetectHumanFaces.git,2020-08-24 00:49:40+00:00,Real time face detection based on Arm Cortex-M3 DesignStart and FPGA,WalkerLau/DetectHumanFaces,Verilog,DetectHumanFaces,6435,186,2024-10-20 14:28:26+00:00,58
10162,283371998,https://github.com/ljgibbslf/SM3_core.git,2020-07-29 01:54:42+00:00,,ljgibbslf/SM3_core,Verilog,SM3_core,2202,140,2024-08-23 03:12:17+00:00,45
10163,289645738,https://github.com/SocialistDalao/UltraMIPS_NSCSCC.git,2020-08-23 08:27:22+00:00,"UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.",SocialistDalao/UltraMIPS_NSCSCC,Verilog,UltraMIPS_NSCSCC,86691,122,2024-10-13 07:21:11+00:00,21
10164,289451584,https://github.com/qing-2/CPU.git,2020-08-22 08:38:30+00:00,单周期 8指令 MIPS32CPU,qing-2/CPU,Verilog,CPU,92168,83,2024-10-23 12:03:52+00:00,15
10165,287456282,https://github.com/jerrylioon/Solutions-to-HDLbits-Verilog-sets.git,2020-08-14 06:01:05+00:00,Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page). ,jerrylioon/Solutions-to-HDLbits-Verilog-sets,Verilog,Solutions-to-HDLbits-Verilog-sets,65,82,2024-08-19 13:34:38+00:00,28
10166,287711670,https://github.com/MiSTer-devel/Arcade-Cave_MiSTer.git,2020-08-15 08:54:42+00:00,MiSTer arcade core for Cave 68K arcade classics.,MiSTer-devel/Arcade-Cave_MiSTer,Verilog,Arcade-Cave_MiSTer,18062,78,2024-09-14 22:21:47+00:00,21
10167,290937145,https://github.com/techmexdev/fromthetransistor.git,2020-08-28 03:01:34+00:00,Let's get it,techmexdev/fromthetransistor,Verilog,fromthetransistor,19033,74,2024-10-03 18:37:36+00:00,5
10168,290528140,https://github.com/shivanishah269/risc-v-core.git,2020-08-26 15:03:31+00:00,This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover,shivanishah269/risc-v-core,Verilog,risc-v-core,4502,69,2024-09-19 13:48:51+00:00,42
10169,287260768,https://github.com/nickson-jose/vsdstdcelldesign.git,2020-08-13 11:26:14+00:00,"This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an openlane flow.",nickson-jose/vsdstdcelldesign,Verilog,vsdstdcelldesign,24765,63,2024-10-16 07:01:31+00:00,41
10170,290337842,https://github.com/OVGN/OpenIRV.git,2020-08-25 22:33:12+00:00,Open-source thermal camera project,OVGN/OpenIRV,Verilog,OpenIRV,11147,51,2024-10-22 08:44:18+00:00,9
10171,289562207,https://github.com/circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX.git,2020-08-22 20:29:46+00:00,"MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX with Hard MIPI PHY. Gbps UVC Video Stream Over USB 3.0 with Cypress FX3, Currently WIP",circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX,Verilog,USB3_MIPI_CSI2_RX_V2_Crosslink_NX,174,47,2024-09-20 03:25:43+00:00,27
10172,289493756,https://github.com/Tan-YiFan/DigitalLogic-Autumn2020.git,2020-08-22 13:33:53+00:00,复旦大学 数字逻辑与部件设计实验 2020秋,Tan-YiFan/DigitalLogic-Autumn2020,Verilog,DigitalLogic-Autumn2020,28832,42,2024-10-24 15:26:50+00:00,11
10173,286109754,https://github.com/praharshapm/vsdmixedsignalflow.git,2020-08-08 19:50:20+00:00,"This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discusses the steps to modify the current IP layouts inorder to ensure its acceptance by the EDA tools.",praharshapm/vsdmixedsignalflow,Verilog,vsdmixedsignalflow,6103,41,2024-08-22 19:53:02+00:00,15
10174,286471827,https://github.com/john9636/SortingNetwork.git,2020-08-10 12:41:35+00:00,Implement a bitonic sorting network on FPGA,john9636/SortingNetwork,Verilog,SortingNetwork,81,38,2024-08-30 15:35:56+00:00,10
10175,289961271,https://github.com/fluctlight001/cpu_for_nscscc2020.git,2020-08-24 15:08:16+00:00,2020龙芯杯个人赛 简易双发射60M（含ibuffer）,fluctlight001/cpu_for_nscscc2020,Verilog,cpu_for_nscscc2020,157,34,2024-07-31 02:28:03+00:00,7
10176,287110958,https://github.com/puhitaku/nintendo-switch-i2s-to-spdif.git,2020-08-12 20:38:44+00:00,I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal.,puhitaku/nintendo-switch-i2s-to-spdif,Verilog,nintendo-switch-i2s-to-spdif,3321,30,2024-08-12 20:04:38+00:00,3
10177,284904780,https://github.com/DaveBerkeley/serv_soc.git,2020-08-04 07:10:14+00:00,"SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.",DaveBerkeley/serv_soc,Verilog,serv_soc,43,29,2024-04-17 09:16:21+00:00,8
10178,289060989,https://github.com/acmert/kyber-polmul-hw.git,2020-08-20 16:54:17+00:00,Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme,acmert/kyber-polmul-hw,Verilog,kyber-polmul-hw,488,24,2024-10-18 08:59:12+00:00,2
10179,283731845,https://github.com/geraked/verilog-rle.git,2020-07-30 09:45:05+00:00,Verilog Implementation of Run Length Encoding for RGB Image Compression,geraked/verilog-rle,Verilog,verilog-rle,12202,23,2024-09-12 05:52:01+00:00,3
10180,282194915,https://github.com/dan-rodrigues/ics-adpcm.git,2020-07-24 10:49:52+00:00,Programmable multichannel ADPCM decoder for FPGA,dan-rodrigues/ics-adpcm,Verilog,ics-adpcm,303,23,2024-04-03 14:16:00+00:00,1
10181,285886467,https://github.com/SLink-Protocol/S-Link.git,2020-08-07 17:34:53+00:00,An Open Source Link Protocol and Controller,SLink-Protocol/S-Link,Verilog,S-Link,1069,23,2024-10-02 14:01:14+00:00,6
10182,286078483,https://github.com/Gourav0486/AES-Core-engine-.git,2020-08-08 16:24:18+00:00,,Gourav0486/AES-Core-engine-,Verilog,AES-Core-engine-,9,23,2024-10-02 15:29:51+00:00,8
10183,285893734,https://github.com/sjj-star/automatically-generate-Wallace-Tree-VerilogHDL-code.git,2020-08-07 18:15:45+00:00,本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。,sjj-star/automatically-generate-Wallace-Tree-VerilogHDL-code,Verilog,automatically-generate-Wallace-Tree-VerilogHDL-code,2839,22,2024-09-19 00:48:56+00:00,2
10184,285904196,https://github.com/gatelabdavis/RANE.git,2020-08-07 19:17:18+00:00,,gatelabdavis/RANE,Verilog,RANE,8670,21,2024-09-10 03:34:42+00:00,6
10185,291335907,https://github.com/nmoroze/lemoncore.git,2020-08-29 19:29:27+00:00,Simple RISC-V processor for FPGAs :lemon: :robot:,nmoroze/lemoncore,Verilog,lemoncore,68,20,2024-07-23 03:43:17+00:00,0
10186,291378825,https://github.com/bradleyeckert/chad.git,2020-08-30 01:37:26+00:00,A self-hosting Forth for J1-style CPUs,bradleyeckert/chad,Verilog,chad,4850,20,2024-08-24 03:17:57+00:00,4
10187,285595076,https://github.com/y-C-x/HDLBits_Solution.git,2020-08-06 14:39:21+00:00,My solution to the problem set on HDLBits.,y-C-x/HDLBits_Solution,Verilog,HDLBits_Solution,52,20,2024-09-09 09:09:13+00:00,4
10188,286580794,https://github.com/lnis-uofu/JPEG_LS.git,2020-08-10 21:18:06+00:00,,lnis-uofu/JPEG_LS,Verilog,JPEG_LS,2718,19,2024-07-30 05:48:33+00:00,6
10189,284904036,https://github.com/412910609/galvoMC.git,2020-08-04 07:06:40+00:00,1、XY2-100协议的解析；2、振镜X、Y电机脉冲的生成；3、编码器数据采集。,412910609/galvoMC,Verilog,galvoMC,242,19,2024-10-08 13:05:20+00:00,9
10190,283902817,https://github.com/tianxiaogua/FPGA-Robot.git,2020-07-31 00:13:41+00:00,使用FPGA制作机器人，并使用python建立上位机，FPGA机器人通过控制ESP8266通过WiFi进行无线通讯，来达到上位机控制FPGA机器人的目的,tianxiaogua/FPGA-Robot,Verilog,FPGA-Robot,29663,17,2024-03-26 18:42:13+00:00,4
10191,285118429,https://github.com/ultraembedded/core_ram_tester.git,2020-08-04 22:50:22+00:00,AXI-4 RAM Tester Component,ultraembedded/core_ram_tester,Verilog,core_ram_tester,14,16,2024-10-29 07:29:50+00:00,3
10192,288125110,https://github.com/zdszx/Modexpowering3.git,2020-08-17 08:27:55+00:00,"a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier",zdszx/Modexpowering3,Verilog,Modexpowering3,5063,16,2024-07-01 02:43:44+00:00,4
10193,290800447,https://github.com/shahsaumya00/Floating-Point-Adder.git,2020-08-27 14:39:31+00:00,32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog,shahsaumya00/Floating-Point-Adder,Verilog,Floating-Point-Adder,31,14,2024-09-13 07:07:20+00:00,5
10194,283551286,https://github.com/ieee-ceda-datc/RDF-2020.git,2020-07-29 16:40:01+00:00,,ieee-ceda-datc/RDF-2020,Verilog,RDF-2020,110154,13,2024-06-13 03:22:02+00:00,4
10195,285908697,https://github.com/basil2000/Modulator-Verilog-.git,2020-08-07 19:45:55+00:00,Implementation of BPSK QPSK ASK and FSK,basil2000/Modulator-Verilog-,Verilog,Modulator-Verilog-,666,13,2024-07-02 03:47:38+00:00,0
10196,291534379,https://github.com/no2fpga/no2e1.git,2020-08-30 19:06:34+00:00,Nitro E1 FPGA core,no2fpga/no2e1,Verilog,no2e1,73,13,2024-10-06 19:08:55+00:00,2
10197,290528787,https://github.com/RISCV-MYTH-WORKSHOP/RISC-V-CPU-Core-using-TL-Verilog.git,2020-08-26 15:05:56+00:00,risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom,RISCV-MYTH-WORKSHOP/RISC-V-CPU-Core-using-TL-Verilog,Verilog,RISC-V-CPU-Core-using-TL-Verilog,12851,12,2024-05-31 12:24:30+00:00,8
10198,291532843,https://github.com/no2fpga/no2misc.git,2020-08-30 18:56:31+00:00,Misc utility FPGA cores,no2fpga/no2misc,Verilog,no2misc,65,12,2024-07-12 04:28:27+00:00,5
10199,283728750,https://github.com/skmuduli92/HyperFuzzer.git,2020-07-30 09:31:32+00:00,,skmuduli92/HyperFuzzer,Verilog,HyperFuzzer,474,11,2024-09-09 02:45:26+00:00,1
10200,287027133,https://github.com/Archit-halder/Viterbi-Algorithm.git,2020-08-12 13:54:15+00:00,"This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL. ",Archit-halder/Viterbi-Algorithm,Verilog,Viterbi-Algorithm,10,11,2024-10-16 17:27:52+00:00,3
10201,286196711,https://github.com/tomverbeure/sidechan.git,2020-08-09 08:24:12+00:00,Side channel communication test within an FPGA,tomverbeure/sidechan,Verilog,sidechan,138,11,2024-07-18 21:05:58+00:00,1
10202,290516221,https://github.com/wzd1360/composite-design.git,2020-08-26 14:17:00+00:00,仪科综合电子设计,wzd1360/composite-design,Verilog,composite-design,90069,11,2024-06-09 21:00:43+00:00,2
10203,282825723,https://github.com/Swingfal1/booth_multiplier_radix_4.git,2020-07-27 07:31:10+00:00,Verilog program,Swingfal1/booth_multiplier_radix_4,Verilog,booth_multiplier_radix_4,18,10,2024-06-20 07:20:32+00:00,5
10204,282199293,https://github.com/ljk98116/USTB_5-MIPS.git,2020-07-24 11:13:29+00:00,经典的五级流水线，主频60MHZ，指令与数据cache各32KB，采用2路组相连。。。,ljk98116/USTB_5-MIPS,Verilog,USTB_5-MIPS,38340,9,2024-07-29 13:36:44+00:00,0
10205,289806795,https://github.com/rschlaikjer/fpga-3-softcores.git,2020-08-24 02:19:52+00:00,"Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware",rschlaikjer/fpga-3-softcores,Verilog,fpga-3-softcores,10532,9,2024-10-05 23:19:31+00:00,3
10206,287825634,https://github.com/MiSTer-devel/Amstrad-PCW_MiSTer.git,2020-08-15 21:12:25+00:00,Amstrad PCW MiSTer core,MiSTer-devel/Amstrad-PCW_MiSTer,Verilog,Amstrad-PCW_MiSTer,3052,9,2024-10-02 04:38:38+00:00,9
10207,286041083,https://github.com/redchenjs/clock_data_recovery_max10.git,2020-08-08 12:42:03+00:00,Clock Data Recovery | 時鐘數據恢復,redchenjs/clock_data_recovery_max10,Verilog,clock_data_recovery_max10,17,9,2024-08-07 11:01:16+00:00,1
10208,289300524,https://github.com/flywang606/video_dma.git,2020-08-21 15:17:05+00:00,axi video dma ip in verilog,flywang606/video_dma,Verilog,video_dma,6,9,2024-10-02 15:22:01+00:00,2
10209,286461635,https://github.com/JourneyBean/SCNU-FPGA-Curriculum-Design.git,2020-08-10 11:55:30+00:00,SCNU FPGA课程设计,JourneyBean/SCNU-FPGA-Curriculum-Design,Verilog,SCNU-FPGA-Curriculum-Design,16459,9,2024-10-09 02:20:02+00:00,1
10210,289109772,https://github.com/ultraembedded/ecpix5-test.git,2020-08-20 21:00:35+00:00,Test code / bitstreams for the LambdaConcept ECPIX-5 FPGA board,ultraembedded/ecpix5-test,Verilog,ecpix5-test,376,8,2024-10-04 07:43:14+00:00,0
10211,285759077,https://github.com/tarlaun/CORDIC.git,2020-08-07 06:48:50+00:00,Digital System Design Project - Spring 2020,tarlaun/CORDIC,Verilog,CORDIC,4446,8,2023-03-25 16:16:54+00:00,1
10212,286946964,https://github.com/uestcXJW/FIR_Filter.git,2020-08-12 07:29:04+00:00,"A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB ",uestcXJW/FIR_Filter,Verilog,FIR_Filter,13,8,2024-09-10 02:01:01+00:00,5
10213,289324115,https://github.com/ultraembedded/orangecrab.git,2020-08-21 17:12:08+00:00,Test projects for the OrangeCrab ECP5 FPGA board,ultraembedded/orangecrab,Verilog,orangecrab,207,8,2024-09-08 06:38:33+00:00,3
10214,285503881,https://github.com/KwokhoTsui/MCU.git,2020-08-06 07:29:07+00:00,A 5-stage pipelined MIPS MCU design,KwokhoTsui/MCU,Verilog,MCU,2963,7,2024-08-26 07:58:49+00:00,0
10215,288199362,https://github.com/kalhorghazal/CORDIC-Vectoring-Mode.git,2020-08-17 14:17:33+00:00,"📐 CORDIC in Vectoring Mode, Computer Aided Design of Digital Systems course, University of Tehran",kalhorghazal/CORDIC-Vectoring-Mode,Verilog,CORDIC-Vectoring-Mode,4175,7,2024-10-11 17:41:56+00:00,0
10216,284597901,https://github.com/ZoRoronoa/MIPS_CPU.git,2020-08-03 03:52:12+00:00,WHU Computer Organization and Design homework,ZoRoronoa/MIPS_CPU,Verilog,MIPS_CPU,2107,6,2024-07-30 08:22:56+00:00,0
10217,290657771,https://github.com/ChrisPVille/h8-dumper.git,2020-08-27 02:46:06+00:00,Clock glitching FPGA-based ROM dumper for the H8/3292 and related mask ROM parts,ChrisPVille/h8-dumper,Verilog,h8-dumper,34319,6,2024-01-29 08:38:31+00:00,1
10218,287318380,https://github.com/vipinkmenon/openNoC.git,2020-08-13 15:39:55+00:00,,vipinkmenon/openNoC,Verilog,openNoC,3,6,2024-09-28 11:47:22+00:00,1
10219,290672663,https://github.com/grc5/VLSI_Project.git,2020-08-27 04:12:21+00:00,AHB-APB Bridge Design - Internship,grc5/VLSI_Project,Verilog,VLSI_Project,50041,6,2023-10-09 05:09:32+00:00,5
10220,291307695,https://github.com/yasnakateb/PipelinedMIPS.git,2020-08-29 16:30:28+00:00,🔮 A 16-bit MIPS Processor Implementation in Verilog HDL,yasnakateb/PipelinedMIPS,Verilog,PipelinedMIPS,77,6,2024-08-31 15:42:51+00:00,1
10221,284203119,https://github.com/strong-Ting/ICDC_2019_grad.git,2020-08-01 06:35:48+00:00,,strong-Ting/ICDC_2019_grad,Verilog,ICDC_2019_grad,29690,6,2024-05-15 15:54:20+00:00,8
10222,286135828,https://github.com/Moh-Joshaghani/MIPS-based-Processor-.git,2020-08-08 23:40:15+00:00,"This is the project of the ""Advance Computer Architecture"" course",Moh-Joshaghani/MIPS-based-Processor-,Verilog,MIPS-based-Processor-,2707,6,2024-10-06 10:25:19+00:00,0
10223,282981542,https://github.com/Saadia-Hassan/8x8Multiplier-Using-Vedic-Mathematics.git,2020-07-27 18:24:46+00:00,An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics which is proved to consume less power and faster than conventional multipliers.,Saadia-Hassan/8x8Multiplier-Using-Vedic-Mathematics,Verilog,8x8Multiplier-Using-Vedic-Mathematics,5,6,2023-11-23 18:51:53+00:00,2
10224,288696500,https://github.com/zhuzhizhan/ufs.git,2020-08-19 10:00:34+00:00,Universal Flash Storage,zhuzhizhan/ufs,Verilog,ufs,19268,6,2024-07-24 07:01:27+00:00,3
10225,290739805,https://github.com/merledu/Shaheen.git,2020-08-27 09:58:01+00:00,A minimal System on a Chip (SoC) based on RISC-V compute which focuses on IoT domain.,merledu/Shaheen,Verilog,Shaheen,2705,5,2024-09-27 22:52:05+00:00,0
10226,287957482,https://github.com/anasvag575/FPGA-Verilog.git,2020-08-16 14:16:42+00:00,Projects implemented in Spartan3 and Spartan3e for the Digital Systems class,anasvag575/FPGA-Verilog,Verilog,FPGA-Verilog,3687,5,2024-10-23 12:19:35+00:00,0
10227,287211090,https://github.com/antmicro/fastvdma-verilog-axi-in-axis-out.git,2020-08-13 07:27:40+00:00,,antmicro/fastvdma-verilog-axi-in-axis-out,Verilog,fastvdma-verilog-axi-in-axis-out,23,5,2024-09-18 17:53:06+00:00,0
10228,287939298,https://github.com/f20170227/RISC-V-processor.git,2020-08-16 12:27:29+00:00,"Verilog Code of a 5 stage pipelined, 32 bit RISC V processor - M extension with some DSP instructions also.",f20170227/RISC-V-processor,Verilog,RISC-V-processor,35,5,2024-09-24 16:30:28+00:00,0
10229,287473136,https://github.com/Vishal1128/Advanced_Encryption_Standard_Algorithm_to_Encrypt_Data_on_FPGA.git,2020-08-14 07:36:26+00:00,Implementation of AES Algorithm on FPGA using Verilog. AES algorithm is a widely used cryptographic algorithm.,Vishal1128/Advanced_Encryption_Standard_Algorithm_to_Encrypt_Data_on_FPGA,Verilog,Advanced_Encryption_Standard_Algorithm_to_Encrypt_Data_on_FPGA,162,5,2023-09-11 01:16:27+00:00,0
10230,288983399,https://github.com/Pavendhan-PAV/VLSI.git,2020-08-20 11:04:52+00:00,,Pavendhan-PAV/VLSI,Verilog,VLSI,3447,5,2021-01-21 09:33:05+00:00,0
10231,290572613,https://github.com/rkrajnc/mandelbrot_fpga.git,2020-08-26 18:19:55+00:00,Mandelbrot set implemented on an FPGA,rkrajnc/mandelbrot_fpga,Verilog,mandelbrot_fpga,382,5,2022-11-03 06:58:38+00:00,2
10232,284107396,https://github.com/nick-nuti/DE10-lite-Calculator.git,2020-07-31 18:50:04+00:00,Scientific calculator on Intel DE10-lite FPGA.,nick-nuti/DE10-lite-Calculator,Verilog,DE10-lite-Calculator,1719,5,2024-07-19 16:30:39+00:00,1
10233,289914126,https://github.com/easter-mips/nscscc2020.git,2020-08-24 11:54:07+00:00,,easter-mips/nscscc2020,Verilog,nscscc2020,71650,5,2023-05-30 09:25:18+00:00,2
10234,286924844,https://github.com/PaletiKrishnasai/VLSI_Practice.git,2020-08-12 05:28:38+00:00,work done as part of VLSI Design practice course,PaletiKrishnasai/VLSI_Practice,Verilog,VLSI_Practice,4508,5,2023-02-23 16:48:25+00:00,3
10235,289958669,https://github.com/ShaoChiWu/Digital-Logic-Design.git,2020-08-24 14:57:48+00:00,Assignments for NTHU CS210201 Digital Logic Design,ShaoChiWu/Digital-Logic-Design,Verilog,Digital-Logic-Design,9096,4,2021-09-24 07:10:45+00:00,0
10236,283978411,https://github.com/fanhanwei/RISC-V_CPU.git,2020-07-31 08:01:40+00:00, 5-staged pipeline RISC-V CPU by Verilog,fanhanwei/RISC-V_CPU,Verilog,RISC-V_CPU,32,4,2023-11-06 17:18:11+00:00,0
10237,282625303,https://github.com/qxynju2017/Zedboard-Color-Bar-HDMI-Output.git,2020-07-26 10:20:54+00:00,The Project is created without AXI/AXI4 bus.,qxynju2017/Zedboard-Color-Bar-HDMI-Output,Verilog,Zedboard-Color-Bar-HDMI-Output,1710,4,2024-05-14 19:49:39+00:00,0
10238,291525744,https://github.com/ranjan-yadav/TMDS-encoder-8b-10b.git,2020-08-30 18:11:46+00:00,"TMDS is a method for serially transmitting high-speed digital signals.  The “transition minimized” part is realized by the 8b/10b encoding algorithm used by TMDS, which is implemented here in digital logic.  This TMDS encoding is used in several digital communication interfaces, including the DVI and HDMI video interfaces.  It is important to note that this TMDS encoding was created by Silicon Image in 1999 and is not the same as the original 8b/10b encoding introduced by IBM in 1983.  The “differential signaling” part of the technique relates to the IO circuit and is not discussed in detail here.   The TMDS encoding algorithm reduces electromagnetic emissions, achieves DC balance on the wires, and still allows for reliable clock recovery.  The encoding seeks to minimize the transitions (thus reducing interference between channels) while still retaining frequent enough transitions for clock recovery.  By keeping the number of ones and zeros on the line nearly equal, the DC balance part of the encoding algorithm improves the noise margin.",ranjan-yadav/TMDS-encoder-8b-10b,Verilog,TMDS-encoder-8b-10b,119,4,2024-06-04 02:52:02+00:00,1
10239,290872566,https://github.com/up-n-atom/Bandai2003.git,2020-08-27 20:15:44+00:00,Bandai 2003,up-n-atom/Bandai2003,Verilog,Bandai2003,47,4,2024-06-17 15:40:52+00:00,1
10240,283472753,https://github.com/lukipedio/i2c_master_uvvm.git,2020-07-29 10:48:39+00:00,i2c master with UVVM I2C BFM used in testbench,lukipedio/i2c_master_uvvm,Verilog,i2c_master_uvvm,14,4,2023-03-21 14:47:05+00:00,0
10241,285392703,https://github.com/Passant-Abdelgalil/SPI-Protocol.git,2020-08-05 20:05:55+00:00,SPI Module ( Verilog ),Passant-Abdelgalil/SPI-Protocol,Verilog,SPI-Protocol,78,4,2024-10-17 08:19:26+00:00,0
10242,283249885,https://github.com/interstellar456/Fp16_Arithmetic_modules.git,2020-07-28 15:16:45+00:00,FP16_Arithmetic modules designed by Verilog and VHDL ,interstellar456/Fp16_Arithmetic_modules,Verilog,Fp16_Arithmetic_modules,1554,4,2024-04-15 11:19:51+00:00,1
10243,287921318,https://github.com/livebinary/Image-Denoising.git,2020-08-16 10:26:56+00:00,This Contains Verilog Code for Image Denoising using Median Filtering,livebinary/Image-Denoising,Verilog,Image-Denoising,4,4,2024-07-23 14:23:36+00:00,2
10244,282587992,https://github.com/YantraVision/CameraLinkVisionKit_microZED.git,2020-07-26 06:09:47+00:00,Vision Kit for microZED SoM,YantraVision/CameraLinkVisionKit_microZED,Verilog,CameraLinkVisionKit_microZED,1624,4,2023-09-02 00:27:58+00:00,6
10245,288344240,https://github.com/SaltyFishX/UARTCore.git,2020-08-18 03:23:13+00:00,"This Simple UART Core is capable of simple serial port communication and can be used for FPGA beginners to develop the serial port driver on the development board.If you need to do driver development, you only need to compile the files in the folder which is named Compiling file.",SaltyFishX/UARTCore,Verilog,UARTCore,482,4,2023-10-12 17:03:24+00:00,0
10246,288921742,https://github.com/swift-fox/stupidly-simple-ml-accelerator.git,2020-08-20 06:10:39+00:00,A stupidly simple machine learning accelerator.,swift-fox/stupidly-simple-ml-accelerator,Verilog,stupidly-simple-ml-accelerator,3438,4,2024-03-17 08:04:56+00:00,2
10247,286505363,https://github.com/shubham25121999/UART-Communication-on-FPGA.git,2020-08-10 15:00:47+00:00,UART Communication on FPGA via bluetooth using Verilog,shubham25121999/UART-Communication-on-FPGA,Verilog,UART-Communication-on-FPGA,14,3,2023-11-06 02:56:43+00:00,0
10248,285947152,https://github.com/yezouagh/Verilog-Image-Processing.git,2020-08-08 00:52:06+00:00,Verilog Image Processing using xillinx vivado,yezouagh/Verilog-Image-Processing,Verilog,Verilog-Image-Processing,6652,3,2023-09-03 03:09:40+00:00,0
10249,284419945,https://github.com/xiaocheng113/FPGA-FPU-on-ESP32.git,2020-08-02 08:14:42+00:00,FPGA-FPU-on-ESP32-using-Vivado,xiaocheng113/FPGA-FPU-on-ESP32,Verilog,FPGA-FPU-on-ESP32,16441,3,2024-09-18 06:00:59+00:00,2
10250,284111426,https://github.com/alirezasalemi7/FPU.git,2020-07-31 19:14:25+00:00,,alirezasalemi7/FPU,Verilog,FPU,3214,3,2024-03-29 19:41:07+00:00,0
10251,289194477,https://github.com/111Atom111/maybe-riscv.git,2020-08-21 06:24:24+00:00,"A very easy implementation of risc-v,including five-stage version and tomasulo version. ",111Atom111/maybe-riscv,Verilog,maybe-riscv,26,3,2022-07-19 09:31:22+00:00,0
10252,286241992,https://github.com/Sriku007/Sobel-Edge-Detection-Zedboard.git,2020-08-09 13:26:13+00:00,Implemented the convolution algorithm in Verilog HDL and displayed the edge detected image on an HDMI screen.,Sriku007/Sobel-Edge-Detection-Zedboard,Verilog,Sobel-Edge-Detection-Zedboard,17,3,2024-03-20 16:50:12+00:00,1
10253,283313256,https://github.com/MiSTer-devel/EpochGalaxy2_MiSTer.git,2020-07-28 19:53:10+00:00,,MiSTer-devel/EpochGalaxy2_MiSTer,Verilog,EpochGalaxy2_MiSTer,1005,3,2024-06-08 01:32:34+00:00,2
10254,288170032,https://github.com/anonsum/DNNWeaver_Simulations.git,2020-08-17 12:07:33+00:00,Different DNNWeaver simulation setups,anonsum/DNNWeaver_Simulations,Verilog,DNNWeaver_Simulations,380662,3,2023-07-19 01:30:31+00:00,1
10255,286410909,https://github.com/Belief997/lab-FPGA.git,2020-08-10 07:49:20+00:00,LAB: all FPGA PROJECT,Belief997/lab-FPGA,Verilog,lab-FPGA,32351,3,2021-05-29 20:08:38+00:00,1
10256,284748458,https://github.com/alexey-asmodean/fpga-learn.git,2020-08-03 16:19:12+00:00,,alexey-asmodean/fpga-learn,Verilog,fpga-learn,50266,3,2022-11-12 20:14:31+00:00,0
10257,286478483,https://github.com/rahul0805/DDR2_controller.git,2020-08-10 13:09:42+00:00,DDR2 RAM controller in verilog,rahul0805/DDR2_controller,Verilog,DDR2_controller,1390,3,2024-01-19 11:10:21+00:00,1
10258,291281062,https://github.com/asalik13/Content-Addressable-Parallel-Processors.git,2020-08-29 13:55:46+00:00,,asalik13/Content-Addressable-Parallel-Processors,Verilog,Content-Addressable-Parallel-Processors,59798,3,2024-10-12 12:12:55+00:00,4
10259,286297923,https://github.com/josh-macfie/VerilogDoubleDabble.git,2020-08-09 18:51:45+00:00,Use the double dabble algorithm in verilog to convert binary to BCD.,josh-macfie/VerilogDoubleDabble,Verilog,VerilogDoubleDabble,7,3,2024-09-15 19:24:43+00:00,1
10260,283609924,https://github.com/kanishkkalra11/Hardware-implementation-of-a-Frequency-Modulator-using-CORDIC-algorithm.git,2020-07-29 21:54:51+00:00,CORDIC algorithm implemented on FPGA using verilog is used to produce sine wave which is converted to Analog using DAG and used for FM.,kanishkkalra11/Hardware-implementation-of-a-Frequency-Modulator-using-CORDIC-algorithm,Verilog,Hardware-implementation-of-a-Frequency-Modulator-using-CORDIC-algorithm,1582,3,2024-03-21 16:57:52+00:00,0
10261,285452017,https://github.com/fm4dd/pmod-7seg9.git,2020-08-06 02:20:37+00:00,Single-row PMOD with nine multiplexed seven-segment LED digits.,fm4dd/pmod-7seg9,Verilog,pmod-7seg9,9950,3,2024-06-04 05:00:34+00:00,0
10262,290450180,https://github.com/nfproc/TC-TERO.git,2020-08-26 09:13:07+00:00,TC-TERO: Three-path Configurable Transition Effect Ring Oscillator,nfproc/TC-TERO,Verilog,TC-TERO,552,3,2024-08-20 10:47:58+00:00,1
10263,283976856,https://github.com/Be1iefLi/PLD_2019_Intelligent_roof.git,2020-07-31 07:53:50+00:00,It's the verilog code for FPGA and micropython code for esp32 in sea board. This project was rewarded with a 2nd prize in 3rd National Undergraduate FPGA Innovation Competation.,Be1iefLi/PLD_2019_Intelligent_roof,Verilog,PLD_2019_Intelligent_roof,27,3,2022-10-26 13:42:35+00:00,1
10264,286650541,https://github.com/Satjpatel/MIPS32.git,2020-08-11 05:05:36+00:00,Basic implementation of MIPS32,Satjpatel/MIPS32,Verilog,MIPS32,444,3,2024-06-14 07:01:00+00:00,0
10265,284771876,https://github.com/QianfengClarkShen/xilinx_fpga_utils.git,2020-08-03 18:05:41+00:00,my utility IP cores for Xilinx FPGAs,QianfengClarkShen/xilinx_fpga_utils,Verilog,xilinx_fpga_utils,15,3,2024-05-08 16:16:00+00:00,1
10266,285381307,https://github.com/FIUSCIS-CDA/Flopr_32.git,2020-08-05 19:09:46+00:00,"32-bit register (not enabled), implemented using flip flops",FIUSCIS-CDA/Flopr_32,Verilog,Flopr_32,56,3,2022-05-23 17:44:30+00:00,1
10267,289968467,https://github.com/Kyxie/CPU.git,2020-08-24 15:38:15+00:00,This is a RISC CPU verilog code @ June 2018,Kyxie/CPU,Verilog,CPU,16,3,2022-09-21 14:34:22+00:00,1
10268,286629038,https://github.com/graphbuilder/BNN.git,2020-08-11 02:45:45+00:00,Binary Neural Network in Pytorch,graphbuilder/BNN,Verilog,BNN,3896,3,2023-04-10 13:21:12+00:00,1
10269,284649097,https://github.com/abdulwadood97/spi_master.git,2020-08-03 08:46:17+00:00,"This repository contains SPI_master verilog code along with its testbench. The spi_master with single, dual and quad bus modes.",abdulwadood97/spi_master,Verilog,spi_master,18,3,2022-10-06 03:26:20+00:00,2
10270,283207003,https://github.com/litex-hub/pythondata-cpu-vexriscv_smp.git,2020-07-28 12:33:20+00:00,Python module containing verilog files for VexRiscv SMP CPU (for use with LiteX). ,litex-hub/pythondata-cpu-vexriscv_smp,Verilog,pythondata-cpu-vexriscv_smp,5341,3,2024-09-25 08:37:42+00:00,11
10271,288968376,https://github.com/nietzhuang/2017-CIC-Contest---Distance-Transform.git,2020-08-20 09:51:24+00:00,2017 CIC contest preliminary topic,nietzhuang/2017-CIC-Contest---Distance-Transform,Verilog,2017-CIC-Contest---Distance-Transform,1805,3,2024-04-13 07:10:37+00:00,0
10272,283996585,https://github.com/DeamonYang/M3SOC_GPIO_UART.git,2020-07-31 09:32:34+00:00,在arm m3内核外挂一个gpio模块和uart模块，利用ahb_lite总线连接，该工程在黑金FPGA开发板AX1025上测试成功,DeamonYang/M3SOC_GPIO_UART,,M3SOC_GPIO_UART,1058,3,2024-09-20 08:24:30+00:00,5
10273,290153330,https://github.com/vzyknc/ARM_Cortex-M3.git,2020-08-25 08:04:01+00:00,本项目为参加2019全国大学生集成电路比赛 ARM杯创建。本项目是基于FPGA的一套包含Cortex-M3内核的车牌识别系统。,vzyknc/ARM_Cortex-M3,,ARM_Cortex-M3,72828,3,2024-10-07 11:15:13+00:00,25
10274,288483413,https://github.com/mfkiwl/phased-array-Mux-FPGA.git,2020-08-18 14:46:37+00:00,Verilog 93 implementation of a special multiplexer for use in phased arrays ,mfkiwl/phased-array-Mux-FPGA,,phased-array-Mux-FPGA,10,3,2024-09-15 09:10:47+00:00,0
10275,286354067,https://github.com/Null3rror/Modified-Non-Restoring-Square-Root.git,2020-08-10 02:09:44+00:00,Modified Non-Restoring Square Root in verilog,Null3rror/Modified-Non-Restoring-Square-Root,Verilog,Modified-Non-Restoring-Square-Root,19,3,2022-04-04 10:28:03+00:00,0
10276,286446641,https://github.com/mfkiwl/Pipelined-ALU.git,2020-08-10 10:38:04+00:00,"This module is a Verilog Implementation of a fully pipelined Arithmetic Logic Unit which is capable of performing all sorts of computations on Integers. The ARM 7 instruction set architecture is followed in the implementation which includes all of the standard operations with a control on weather to write the data back to register file, or not. It also takes care of the dependencies by using data forwarding methods. ",mfkiwl/Pipelined-ALU,,Pipelined-ALU,647,3,2024-03-01 01:31:41+00:00,0
10277,290889068,https://github.com/HartnettMatt/FPGA-Design.git,2020-08-27 21:48:57+00:00,"Matt's work for ECEN 3002, FPGA/VSLI Design. Written in Verilog for the DE-10 Standard board with the CycloneV FPGA.",HartnettMatt/FPGA-Design,Verilog,FPGA-Design,188145,2,2022-02-23 21:59:02+00:00,0
10278,287210973,https://github.com/antmicro/mmcm-drp.git,2020-08-13 07:27:08+00:00,,antmicro/mmcm-drp,Verilog,mmcm-drp,7,2,2021-02-16 11:52:21+00:00,0
10279,286838056,https://github.com/ggrummer/Starlite.git,2020-08-11 20:08:02+00:00,6 and 8-point stars using an FPGA to produce numerous patterns via a simple instruction set.,ggrummer/Starlite,Verilog,Starlite,16017,2,2021-12-13 19:02:26+00:00,1
10280,289914318,https://github.com/CRH380AN-0206/led-and-multiple.git,2020-08-24 11:54:58+00:00,,CRH380AN-0206/led-and-multiple,Verilog,led-and-multiple,7,2,2020-09-07 14:33:15+00:00,0
10281,285651135,https://github.com/rjs18/Verilog-Projects.git,2020-08-06 19:11:54+00:00,Verilog Project for a Vending Machine,rjs18/Verilog-Projects,Verilog,Verilog-Projects,5,2,2022-07-15 13:36:18+00:00,1
10282,284591864,https://github.com/Purdue-SoCET/AFTx05_Public.git,2020-08-03 03:13:12+00:00,,Purdue-SoCET/AFTx05_Public,Verilog,AFTx05_Public,2791,2,2022-07-07 05:47:47+00:00,1
10283,282225108,https://github.com/srinidhivbhat/AHB-APB-Bridge-Interface.git,2020-07-24 13:19:43+00:00,,srinidhivbhat/AHB-APB-Bridge-Interface,Verilog,AHB-APB-Bridge-Interface,4,2,2023-05-22 15:50:16+00:00,0
10284,288096125,https://github.com/wamikamalik/EE2026-Vivado-project.git,2020-08-17 05:59:57+00:00,"Uses FPGA, PMOD mic and oled",wamikamalik/EE2026-Vivado-project,Verilog,EE2026-Vivado-project,36628,2,2021-03-27 12:48:20+00:00,1
10285,289331965,https://github.com/MaheenAnees/Single-Cycle-RISCV-Processor.git,2020-08-21 17:53:31+00:00,This repository is created to build a single cycle processor and converting it to a 5-stage pipelined processor capable of executing a bubble sort program.,MaheenAnees/Single-Cycle-RISCV-Processor,Verilog,Single-Cycle-RISCV-Processor,9,2,2024-06-24 08:35:02+00:00,1
10286,284266988,https://github.com/nitheeshkumar17/Basic_Digital_Design_Blocks.git,2020-08-01 13:38:39+00:00,,nitheeshkumar17/Basic_Digital_Design_Blocks,Verilog,Basic_Digital_Design_Blocks,601,2,2020-08-30 13:32:41+00:00,0
10287,290434698,https://github.com/ravikumar314/Image-Processing-using-Verilog.git,2020-08-26 08:03:51+00:00,Image enhancement on .bitmap image using verilog.,ravikumar314/Image-Processing-using-Verilog,Verilog,Image-Processing-using-Verilog,95,2,2022-10-12 09:06:11+00:00,0
10288,286877941,https://github.com/armanhafizi/ComputerArchitecture-WashingMachine.git,2020-08-12 00:34:40+00:00,,armanhafizi/ComputerArchitecture-WashingMachine,Verilog,ComputerArchitecture-WashingMachine,3,2,2022-02-15 10:40:18+00:00,0
10289,282089999,https://github.com/Efinix-Inc/ip.git,2020-07-24 01:05:24+00:00,This repo has some building blocks for various functions in Verilog HDL. ,Efinix-Inc/ip,Verilog,ip,25,2,2024-07-01 14:40:33+00:00,2
10290,288497950,https://github.com/NZqian/CPU.git,2020-08-18 15:45:27+00:00,,NZqian/CPU,Verilog,CPU,31,2,2021-09-25 12:30:06+00:00,0
10291,283900023,https://github.com/avelanarius/gpu2d.git,2020-07-30 23:52:11+00:00,,avelanarius/gpu2d,Verilog,gpu2d,19,2,2023-10-16 14:17:30+00:00,0
10292,290756813,https://github.com/MionaSHEN/Staircase-Mapping-S.git,2020-08-27 11:25:18+00:00,A terrible Python implementation of [Staircase Mapping](https://dl.acm.org/doi/10.1145/3287624.3287672)  (A Staircase Structure for Scalable and Efficient Synthesis of Memristor-Aided Logic),MionaSHEN/Staircase-Mapping-S,Verilog,Staircase-Mapping-S,654,2,2023-04-24 01:16:08+00:00,0
10293,283746419,https://github.com/drshotyou/ComputerOrganization.git,2020-07-30 10:52:52+00:00,,drshotyou/ComputerOrganization,Verilog,ComputerOrganization,963,2,2022-09-26 06:55:15+00:00,0
10294,284057881,https://github.com/fengq1a0/MiniMIPS32s.git,2020-07-31 14:39:19+00:00,牙膏厂天津分厂出品,fengq1a0/MiniMIPS32s,Verilog,MiniMIPS32s,58,2,2024-10-08 17:54:03+00:00,0
10295,283817364,https://github.com/Saadia-Hassan/Types-of-Verification-Using-SRAM.git,2020-07-30 15:55:17+00:00,This repo contains golden vector and randomization testbenches for SRAM module. ,Saadia-Hassan/Types-of-Verification-Using-SRAM,Verilog,Types-of-Verification-Using-SRAM,8,2,2023-08-07 07:02:12+00:00,2
10296,287117317,https://github.com/thiemchu/dram-arty-a7.git,2020-08-12 21:17:52+00:00,,thiemchu/dram-arty-a7,Verilog,dram-arty-a7,52,2,2023-04-11 12:17:09+00:00,6
10297,286591574,https://github.com/scottcs2/Pair-HMM-hardware-accelerator.git,2020-08-10 22:32:01+00:00,RTL design for a hardware accelerator for Pairwise Hidden Markov Models. Specifically accelerates the forward algorithm.,scottcs2/Pair-HMM-hardware-accelerator,Verilog,Pair-HMM-hardware-accelerator,3607,2,2022-09-04 03:02:53+00:00,0
10298,284260016,https://github.com/liuqiang-bit/Driver-Fatigue-Monitoring-eyetrack-.git,2020-08-01 12:56:11+00:00,本科毕业设计,liuqiang-bit/Driver-Fatigue-Monitoring-eyetrack-,Verilog,Driver-Fatigue-Monitoring-eyetrack-,69320,2,2024-03-08 12:49:16+00:00,0
10299,285533518,https://github.com/sharma18b/VerilogCodes.git,2020-08-06 09:48:00+00:00,Verilog assignments ,sharma18b/VerilogCodes,Verilog,VerilogCodes,245,2,2022-05-23 01:05:01+00:00,0
10300,288730226,https://github.com/emard/cortex.git,2020-08-19 12:48:01+00:00,fork of mini-cortex FPGA project - ancient unix with tns99xx,emard/cortex,Verilog,cortex,699,2,2024-09-28 23:42:17+00:00,1
10301,282983443,https://github.com/Saadia-Hassan/Traffic-Light-Controller-Using-FSM.git,2020-07-27 18:32:51+00:00,An automatic traffic light controller is designed and simulated using the concept of Finite State Machine in ModelSim.,Saadia-Hassan/Traffic-Light-Controller-Using-FSM,Verilog,Traffic-Light-Controller-Using-FSM,3,2,2024-06-11 15:02:06+00:00,0
10302,284846721,https://github.com/benreynwar/202008_cocotb_presentation.git,2020-08-04 01:30:30+00:00,,benreynwar/202008_cocotb_presentation,Verilog,202008_cocotb_presentation,6,2,2022-01-25 23:46:46+00:00,0
10303,283511139,https://github.com/xiaoerlang0359/PCIE_EP.git,2020-07-29 13:48:00+00:00,,xiaoerlang0359/PCIE_EP,,PCIE_EP,147524,2,2024-07-19 10:16:53+00:00,3
10304,286257940,https://github.com/CartonSta/ECE550-Tetris-Game.git,2020-08-09 14:54:22+00:00,Duke ECE550: 3 Checkpoints and Final Project,CartonSta/ECE550-Tetris-Game,,ECE550-Tetris-Game,78050,2,2021-11-18 20:27:29+00:00,0
10305,285829714,https://github.com/sujoyyyy/VLSI.git,2020-08-07 12:57:58+00:00,Lab work for VLSI for computer science. It formalizes the notion of hierarchical design of Integrated Circuits and abstracts the notion of design of integrated circuits.,sujoyyyy/VLSI,Verilog,VLSI,7003,2,2023-02-14 20:24:55+00:00,0
10306,285800409,https://github.com/azarmadr/pci-core.git,2020-08-07 10:18:34+00:00,,azarmadr/pci-core,Verilog,pci-core,2316,2,2023-05-17 05:02:15+00:00,0
10307,290310680,https://github.com/Sparkles-Qemu/qemu_systemc_with_cnn_processor.git,2020-08-25 19:57:50+00:00,,Sparkles-Qemu/qemu_systemc_with_cnn_processor,Verilog,qemu_systemc_with_cnn_processor,2547,2,2023-09-07 10:47:48+00:00,0
10308,285928764,https://github.com/Passant-Abdelgalil/Carry-Select-Adder-Module.git,2020-08-07 22:06:27+00:00,an arithmetic combinational logic circuit which adds two N-bit numbers and outputs their N-bit binary sum and a 1-bit carry ,Passant-Abdelgalil/Carry-Select-Adder-Module,Verilog,Carry-Select-Adder-Module,6,2,2023-11-20 07:33:47+00:00,0
10309,285275175,https://github.com/FIUSCIS-CDA/CPU_Pipelined.git,2020-08-05 12:00:26+00:00,Pipelined MIPS CPU,FIUSCIS-CDA/CPU_Pipelined,Verilog,CPU_Pipelined,855,2,2024-05-02 13:24:24+00:00,2
10310,287918461,https://github.com/strong-Ting/ICDC_2020_grad.git,2020-08-16 10:08:19+00:00,,strong-Ting/ICDC_2020_grad,Verilog,ICDC_2020_grad,6093,2,2024-08-16 04:51:06+00:00,4
10311,284427264,https://github.com/TroddenSpade/mis.git,2020-08-02 09:05:32+00:00,,TroddenSpade/mis,Verilog,mis,3,1,2023-01-16 06:16:02+00:00,0
10312,282260273,https://github.com/debtanu09/fpga_counter_spartan6.git,2020-07-24 15:52:57+00:00,FPGA implementation of up / down BCD counter,debtanu09/fpga_counter_spartan6,Verilog,fpga_counter_spartan6,12,1,2022-04-17 21:56:56+00:00,0
10313,289486907,https://github.com/christopher3108/Simple-64-bit-SlidePlatform-Game.git,2020-08-22 12:50:39+00:00,,christopher3108/Simple-64-bit-SlidePlatform-Game,Verilog,Simple-64-bit-SlidePlatform-Game,26312,1,2020-08-22 12:57:28+00:00,0
10314,291302632,https://github.com/MoMorZ/Course.git,2020-08-29 16:00:21+00:00,SYSU CS 2017级课程,MoMorZ/Course,Verilog,Course,2610,1,2022-07-23 07:53:51+00:00,0
10315,291345244,https://github.com/bulicp/mul8s_1KR6.git,2020-08-29 20:36:34+00:00,,bulicp/mul8s_1KR6,Verilog,mul8s_1KR6,4,1,2021-05-13 23:09:18+00:00,0
10316,288369216,https://github.com/ashokn414/traffic_light_controller.git,2020-08-18 06:03:25+00:00,Verilog Implementation of Traffic-light-controller,ashokn414/traffic_light_controller,Verilog,traffic_light_controller,3,1,2021-01-27 23:55:21+00:00,0
10317,289704056,https://github.com/Nkyoku/phoenix-firmware.git,2020-08-23 14:37:43+00:00,Firmware for phoenix-pcb,Nkyoku/phoenix-firmware,Verilog,phoenix-firmware,19501,1,2022-11-02 12:33:24+00:00,5
10318,290515516,https://github.com/ShaoChiWu/Pac-Man.git,2020-08-26 14:14:23+00:00,Final Project for NTHU CS 210401 Hardware Design and Lab,ShaoChiWu/Pac-Man,Verilog,Pac-Man,263,1,2020-09-12 05:36:56+00:00,0
10319,290699676,https://github.com/huangchink/CNN.git,2020-08-27 06:51:50+00:00,,huangchink/CNN,Verilog,CNN,5011,1,2022-03-02 03:58:25+00:00,0
10320,285472069,https://github.com/BenjiaH/FPGA_VerilogHDL.git,2020-08-06 04:21:07+00:00,FPGA工程仓库,BenjiaH/FPGA_VerilogHDL,Verilog,FPGA_VerilogHDL,17450,1,2022-06-08 16:02:48+00:00,0
10321,286879265,https://github.com/armanhafizi/DigitalSystemDesignLab-Assignments.git,2020-08-12 00:43:30+00:00,,armanhafizi/DigitalSystemDesignLab-Assignments,Verilog,DigitalSystemDesignLab-Assignments,4,1,2020-08-12 00:44:11+00:00,0
10322,289843488,https://github.com/strong-Ting/ICDC_2016_grad.git,2020-08-24 06:12:09+00:00,,strong-Ting/ICDC_2016_grad,Verilog,ICDC_2016_grad,9166,1,2024-02-22 09:14:23+00:00,5
10323,286370301,https://github.com/MihirShri/VLSI-Lab.git,2020-08-10 03:51:26+00:00,This repository contains various experiments performed as part of the VLSI Lab,MihirShri/VLSI-Lab,Verilog,VLSI-Lab,2805,1,2021-01-25 08:08:14+00:00,0
10324,284336888,https://github.com/ItsRico/Sobel-Operator-.git,2020-08-01 20:51:21+00:00,,ItsRico/Sobel-Operator-,Verilog,Sobel-Operator-,5666,1,2021-05-16 01:29:01+00:00,0
10325,290642771,https://github.com/shawshank96/Simple-D-flip-flops-.git,2020-08-27 01:22:23+00:00,Basic D-flip flops,shawshank96/Simple-D-flip-flops-,Verilog,Simple-D-flip-flops-,16,1,2021-11-28 10:52:38+00:00,0
10326,283710929,https://github.com/Dakshay-S/8-Bit-Processor-in-VHDL.git,2020-07-30 08:14:57+00:00,VHDL(Verilog Hardware Description Language) is a programming language using which one can simulate hardware circuits,Dakshay-S/8-Bit-Processor-in-VHDL,Verilog,8-Bit-Processor-in-VHDL,100,1,2023-04-11 15:31:03+00:00,0
10327,286293699,https://github.com/menna15/Carry-Select-Adder.git,2020-08-09 18:24:40+00:00,A carry select adder is an arithmetic combinational logic circuit which adds two N- bit binary numbers and outputs their N-bit binary sum and a 1-bit carry.,menna15/Carry-Select-Adder,Verilog,Carry-Select-Adder,217,1,2023-11-20 03:52:41+00:00,1
10328,289319492,https://github.com/tushartrip/MIPS32-Pipelined-Processor.git,2020-08-21 16:49:04+00:00,A 32 Bit MIPS Processor using RISC architecture and Pipelining Concept,tushartrip/MIPS32-Pipelined-Processor,Verilog,MIPS32-Pipelined-Processor,804,1,2024-01-28 09:21:38+00:00,0
10329,290075366,https://github.com/RohanSeam/Six-Instruction-Processor.git,2020-08-25 00:55:34+00:00,"Implemented Control Unit, Datapath, ALU, Registers, Finite State Machine, and other components in System Verilog. Included basic operations such as add, subtract, XOR, bitwise OR, and bitwise AND. ",RohanSeam/Six-Instruction-Processor,Verilog,Six-Instruction-Processor,9075,1,2020-09-20 06:02:56+00:00,0
10330,286678386,https://github.com/Sriku007/Verilog-CORDIC.git,2020-08-11 07:39:51+00:00,COordinate Rotation DIgital Computer Algorithm- a hardware efficient iterative method which uses rotations to calculate trignometic functions.,Sriku007/Verilog-CORDIC,Verilog,Verilog-CORDIC,5,1,2021-05-13 21:42:11+00:00,0
10331,287994858,https://github.com/AlishKanani/Vending-Machine.git,2020-08-16 17:46:55+00:00,,AlishKanani/Vending-Machine,Verilog,Vending-Machine,215,1,2020-10-11 11:45:24+00:00,0
10332,287030096,https://github.com/haha12138138/NM6001.git,2020-08-12 14:06:32+00:00,,haha12138138/NM6001,Verilog,NM6001,8,1,2021-01-14 12:16:52+00:00,0
10333,286079246,https://github.com/Sai-Santosh-99/ReconfigPHY.git,2020-08-08 16:29:22+00:00,Source Code for Reconfigurable & Intelligent Wireless Physical Layer (PHY),Sai-Santosh-99/ReconfigPHY,Verilog,ReconfigPHY,15849,1,2022-05-24 09:29:28+00:00,1
10334,283561312,https://github.com/mcjtag/fpga_dsp.git,2020-07-29 17:27:57+00:00,DSP in FPGA,mcjtag/fpga_dsp,Verilog,fpga_dsp,7,1,2021-12-20 20:14:45+00:00,0
10335,284442914,https://github.com/lei-x-a/-filtering-algorithm.git,2020-08-02 10:54:17+00:00,"The on-board ADC is used to collect the signal and output the binary sequence in serial. After the serial to parallel code function, the binary data is input to the filter module in parallel. The low-pass FIR filtering algorithm is used to process the binary data. Finally, the processed binary data is output to analog through digital to analog conversion to generate waveform",lei-x-a/-filtering-algorithm,Verilog,-filtering-algorithm,29889,1,2021-07-13 07:05:29+00:00,0
10336,286880194,https://github.com/armanhafizi/DigitalSystemDesign-Assignments.git,2020-08-12 00:50:12+00:00,,armanhafizi/DigitalSystemDesign-Assignments,Verilog,DigitalSystemDesign-Assignments,8,1,2020-08-12 00:51:31+00:00,0
10337,283890287,https://github.com/mfkiwl/Clock-GPS-Sync-FPGA.git,2020-07-30 22:37:37+00:00,This code produces a clock output that is synchronized with a GPS connection.,mfkiwl/Clock-GPS-Sync-FPGA,,Clock-GPS-Sync-FPGA,36,1,2024-03-11 02:41:34+00:00,0
10338,291404189,https://github.com/alinanto/VerilogTutorial.git,2020-08-30 05:08:31+00:00,,alinanto/VerilogTutorial,Verilog,VerilogTutorial,448,1,2020-10-03 10:33:58+00:00,0
10339,283210180,https://github.com/leo-lihazel/Digital-Control-Part.git,2020-07-28 12:46:51+00:00,"The digital IC design in a LED chip including the PWM(Pulse Width Modulation) Controller, the Manchester code encoder and decoder and the Digital control block.",leo-lihazel/Digital-Control-Part,Verilog,Digital-Control-Part,6,1,2022-04-25 13:13:23+00:00,1
10340,282280359,https://github.com/bulicp/QLM_w6q4.git,2020-07-24 17:34:54+00:00,,bulicp/QLM_w6q4,Verilog,QLM_w6q4,3,1,2021-05-13 23:11:24+00:00,0
10341,282280602,https://github.com/bulicp/QLM_w6q6.git,2020-07-24 17:36:05+00:00,,bulicp/QLM_w6q6,Verilog,QLM_w6q6,3,1,2021-05-13 23:10:57+00:00,0
10342,283094994,https://github.com/jacky860226/buffer_and_splitter_insertion.git,2020-07-28 04:05:50+00:00,,jacky860226/buffer_and_splitter_insertion,Verilog,buffer_and_splitter_insertion,2051,1,2022-06-28 08:42:00+00:00,0
10343,291290499,https://github.com/kritirais/VLSI.git,2020-08-29 14:49:11+00:00,,kritirais/VLSI,Verilog,VLSI,1123,1,2022-07-01 18:05:35+00:00,0
10344,287756559,https://github.com/MElody9120/Simple_CPU.git,2020-08-15 13:55:27+00:00,CPU Designed By Verlilog,MElody9120/Simple_CPU,Verilog,Simple_CPU,119,1,2024-04-27 06:56:52+00:00,0
10345,288455057,https://github.com/hanisahnoh/Pattern-Recognition-Neural-Network---Verilog.git,2020-08-18 12:52:04+00:00,ONGOING WORK - this file contains the verilog code of Pattern recognition neural network for AD detection. created from matlab simulink HDL coder 3.8,hanisahnoh/Pattern-Recognition-Neural-Network---Verilog,Verilog,Pattern-Recognition-Neural-Network---Verilog,435,1,2021-06-23 06:19:22+00:00,0
10346,288925542,https://github.com/source-droid/Verilog-Code-for-free-running-binary-counter.git,2020-08-20 06:30:09+00:00,,source-droid/Verilog-Code-for-free-running-binary-counter,Verilog,Verilog-Code-for-free-running-binary-counter,1,1,2022-05-23 03:59:44+00:00,0
10347,282182880,https://github.com/ngoductuanlhp/lsi.git,2020-07-24 09:51:29+00:00,,ngoductuanlhp/lsi,Verilog,lsi,440,1,2022-04-28 19:01:56+00:00,0
10348,291345471,https://github.com/bulicp/QLM_w4q2.git,2020-08-29 20:38:18+00:00,,bulicp/QLM_w4q2,Verilog,QLM_w4q2,3,1,2021-05-13 23:07:11+00:00,0
10349,288600341,https://github.com/ChinaNuke/myrisc-v.git,2020-08-19 01:12:49+00:00,系统软件综合设计,ChinaNuke/myrisc-v,Verilog,myrisc-v,144,1,2020-10-27 02:29:34+00:00,0
10350,287492200,https://github.com/sarveshvhawal007/Real-time-Digital-Image-Processor.git,2020-08-14 09:11:19+00:00,,sarveshvhawal007/Real-time-Digital-Image-Processor,Verilog,Real-time-Digital-Image-Processor,10575,1,2020-08-16 04:16:06+00:00,0
10351,285905267,https://github.com/Jaideep1099/4in1-Modulator-in-Verilog.git,2020-08-07 19:23:59+00:00,"Verilog implementation of a Four(QPSK, BPSK, ASK, FSK) in one Modulator",Jaideep1099/4in1-Modulator-in-Verilog,Verilog,4in1-Modulator-in-Verilog,562,1,2022-03-23 05:22:38+00:00,1
10352,291447848,https://github.com/mtrbpr/basic-arm-verilog.git,2020-08-30 10:24:51+00:00,Basic ARM Micro Controller Verilog hardware description,mtrbpr/basic-arm-verilog,Verilog,basic-arm-verilog,868,1,2022-03-15 12:13:28+00:00,0
10353,291345152,https://github.com/bulicp/MITCH_TRUNC_W5.git,2020-08-29 20:35:48+00:00,,bulicp/MITCH_TRUNC_W5,Verilog,MITCH_TRUNC_W5,4,1,2021-05-13 23:10:07+00:00,0
10354,287619057,https://github.com/KimWI/jtbubl.git,2020-08-14 20:32:06+00:00,Bubble Bobble arcade compatible verilog core for FPGA,KimWI/jtbubl,,jtbubl,8093,1,2024-01-10 17:33:06+00:00,5
10355,288939663,https://github.com/source-droid/JK-flip-flop.git,2020-08-20 07:39:29+00:00,,source-droid/JK-flip-flop,Verilog,JK-flip-flop,0,1,2022-05-23 03:59:42+00:00,0
10356,291345315,https://github.com/bulicp/mul8s_1L2H.git,2020-08-29 20:37:04+00:00,,bulicp/mul8s_1L2H,Verilog,mul8s_1L2H,4,1,2021-05-13 23:08:26+00:00,0
10357,291350730,https://github.com/comrade-mid/Signal-Generator.git,2020-08-29 21:18:26+00:00,"Signal Generator, will not function due to file open function necessary to grab Sin wave function",comrade-mid/Signal-Generator,Verilog,Signal-Generator,20,1,2023-01-28 13:04:01+00:00,0
10358,282635728,https://github.com/y1ny/color_reconginze.git,2020-07-26 11:28:58+00:00,a vivado project for Xilinx Summer School,y1ny/color_reconginze,Verilog,color_reconginze,1779,1,2022-09-27 08:41:10+00:00,0
10359,288720052,https://github.com/SoniGarima/32-Bit-Adders.git,2020-08-19 12:01:12+00:00,"Fast 32 bit adders - Carry look ahead, Carry Select , Carry skip  and prefix adders.",SoniGarima/32-Bit-Adders,Verilog,32-Bit-Adders,7,1,2021-11-06 17:28:48+00:00,1
10360,289839376,https://github.com/abdurrahmanmohammad/CS147-Computer-Architecture.git,2020-08-24 05:47:32+00:00,Computer Architecture,abdurrahmanmohammad/CS147-Computer-Architecture,Verilog,CS147-Computer-Architecture,5832,1,2021-01-18 02:01:55+00:00,1
10361,286753511,https://github.com/PaulZC/XLR8_HDMI_Test_Pattern_XB.git,2020-08-11 13:35:19+00:00,An XLR8 XB which will run on the Alorium Technology Sno FPGA board and produce a simple HDMI Test Pattern,PaulZC/XLR8_HDMI_Test_Pattern_XB,Verilog,XLR8_HDMI_Test_Pattern_XB,25666,1,2022-10-01 09:05:09+00:00,0
10362,287904571,https://github.com/markpudd/criscv-hw.git,2020-08-16 08:32:21+00:00,Synthesizable RISC-V verilog,markpudd/criscv-hw,Verilog,criscv-hw,285,1,2023-10-18 23:24:18+00:00,0
10363,282168195,https://github.com/taleman1997/Digital_lab_3.git,2020-07-24 08:40:40+00:00,FPGA programming,taleman1997/Digital_lab_3,Verilog,Digital_lab_3,3343,1,2020-08-04 15:49:54+00:00,0
10364,287015411,https://github.com/EatingKeyboard/MAX10M08-nios2.git,2020-08-12 13:03:27+00:00,max10m08 with nios2,EatingKeyboard/MAX10M08-nios2,Verilog,MAX10M08-nios2,3798,1,2020-08-13 16:34:49+00:00,0
10365,283192353,https://github.com/MonostableLSD/Thermal-imaging-simple-gesture-recognition-on-SEA-board.git,2020-07-28 11:29:22+00:00,,MonostableLSD/Thermal-imaging-simple-gesture-recognition-on-SEA-board,Verilog,Thermal-imaging-simple-gesture-recognition-on-SEA-board,4,1,2023-12-27 09:53:00+00:00,0
10366,287927257,https://github.com/Ruchikasharma0205/sobel-edge-detection.git,2020-08-16 11:07:16+00:00,The code is in verilog.,Ruchikasharma0205/sobel-edge-detection,Verilog,sobel-edge-detection,2,1,2024-03-20 16:50:12+00:00,0
10367,283137723,https://github.com/dixilo/axi_sitcp.git,2020-07-28 07:39:29+00:00,SiTCP wrapper,dixilo/axi_sitcp,Verilog,axi_sitcp,23,1,2024-04-16 07:17:19+00:00,1
10368,285679695,https://github.com/jinyier/FLOSS.git,2020-08-06 21:59:02+00:00,This is the public repo releasing the binary of the FLOSS framework.,jinyier/FLOSS,Verilog,FLOSS,2572,1,2024-04-23 16:09:45+00:00,0
10369,291432945,https://github.com/rajivbishwokarma/fuzzy_controller_SG_Verilog.git,2020-08-30 08:44:50+00:00,,rajivbishwokarma/fuzzy_controller_SG_Verilog,Verilog,fuzzy_controller_SG_Verilog,13,1,2023-02-02 15:53:00+00:00,0
10370,282474831,https://github.com/kadirhzrc/single-cycle-datapath-with-complex-instructions.git,2020-07-25 15:48:05+00:00,Single-cycle datapath implemented in Verilog with new complex instructions,kadirhzrc/single-cycle-datapath-with-complex-instructions,Verilog,single-cycle-datapath-with-complex-instructions,2159,1,2021-05-13 22:44:33+00:00,0
10371,283967986,https://github.com/mhamzai/8bit-ALU-verilog.git,2020-07-31 07:09:43+00:00,This is a verilog file of deployment of an 8-bit ALU for Xilinx-Spartan 6 FPGA ,mhamzai/8bit-ALU-verilog,Verilog,8bit-ALU-verilog,38,1,2021-05-13 23:50:13+00:00,0
10372,285612622,https://github.com/Mostafa-wael/Carry-Select-Adder.git,2020-08-06 15:57:43+00:00,A digital design for a carry select adder,Mostafa-wael/Carry-Select-Adder,Verilog,Carry-Select-Adder,16,1,2021-11-06 13:23:03+00:00,0
10373,285620008,https://github.com/srinivassaimannam/boothmultiplier.git,2020-08-06 16:32:58+00:00,,srinivassaimannam/boothmultiplier,Verilog,boothmultiplier,64,1,2021-09-13 18:59:10+00:00,0
10374,285232898,https://github.com/maheshbhatk/i2c_master_slave.git,2020-08-05 08:50:14+00:00,Both read and write operation,maheshbhatk/i2c_master_slave,Verilog,i2c_master_slave,134,1,2023-06-11 14:16:23+00:00,0
10375,291345716,https://github.com/bulicp/QLM_w5q3.git,2020-08-29 20:40:14+00:00,,bulicp/QLM_w5q3,Verilog,QLM_w5q3,3,1,2021-05-13 23:06:11+00:00,0
10376,287465912,https://github.com/Ruchikasharma0205/Wallace-tree-MUltiplier.git,2020-08-14 06:58:01+00:00,32 bit wallace multiplier in verilog,Ruchikasharma0205/Wallace-tree-MUltiplier,Verilog,Wallace-tree-MUltiplier,6,1,2020-11-08 12:16:08+00:00,1
10377,283961444,https://github.com/DeamonYang/Cortex_M0_GPIO_C.git,2020-07-31 06:35:08+00:00,在arm m0内核外挂gpio和uart模块，并在开发板上运行成功,DeamonYang/Cortex_M0_GPIO_C,,Cortex_M0_GPIO_C,270,1,2024-06-26 01:49:34+00:00,0
10378,290808053,https://github.com/aliezk423/verilog-mips.git,2020-08-27 15:10:17+00:00,吉林大学/北航mips设计课程project的源码及报告,aliezk423/verilog-mips,Verilog,verilog-mips,2689,1,2021-05-06 13:38:08+00:00,0
10379,288130940,https://github.com/Casseluse/UART_module_based_on_verilog.git,2020-08-17 08:55:44+00:00,收发一体串行通信模块,Casseluse/UART_module_based_on_verilog,Verilog,UART_module_based_on_verilog,868,1,2020-08-17 09:26:38+00:00,0
10380,288360900,https://github.com/SathwikKKunder/The-Smart-Garden-Model-using-Verilog.git,2020-08-18 05:13:17+00:00,,SathwikKKunder/The-Smart-Garden-Model-using-Verilog,Verilog,The-Smart-Garden-Model-using-Verilog,14,1,2022-04-03 07:36:59+00:00,0
10381,289046964,https://github.com/rishabh-c-s/RISCV-Processor.git,2020-08-20 15:49:17+00:00,This is a 5-stage pipelined RISCV-32M processor. There are 2 codes in this processor. First is a 5-stage pipelined RV-32I implementation. We then expanded this to a RV-32M implementation by adding a distinct and independent peripheral in the Memory stage which handles the Multiplication and Divide operations. This is done as part of the EE2003:Computer Organization course in IIT Madras.,rishabh-c-s/RISCV-Processor,Verilog,RISCV-Processor,28844,1,2022-05-08 09:29:36+00:00,0
10382,283034945,https://github.com/aniket0511/Asynchronous-FIFO-Buffer.git,2020-07-27 22:48:31+00:00,,aniket0511/Asynchronous-FIFO-Buffer,Verilog,Asynchronous-FIFO-Buffer,1310,1,2022-04-05 11:22:02+00:00,0
10383,287362403,https://github.com/ethanleep/Veri-VGA.git,2020-08-13 19:20:38+00:00,A small 640 x 480 Verilog timing module,ethanleep/Veri-VGA,Verilog,Veri-VGA,3,1,2023-12-28 13:40:06+00:00,0
10384,289807290,https://github.com/lkhust/pd.git,2020-08-24 02:22:47+00:00, USB Power Delivery IP,lkhust/pd,Verilog,pd,31,1,2024-09-20 08:01:20+00:00,2
10385,282218222,https://github.com/kuoyaoming93/gf_operations.git,2020-07-24 12:48:16+00:00,,kuoyaoming93/gf_operations,Verilog,gf_operations,134,1,2024-04-25 19:37:35+00:00,0
10386,288603492,https://github.com/HLhello/about_fft.git,2020-08-19 01:31:14+00:00,fast Fourier transform,HLhello/about_fft,Verilog,about_fft,10,1,2024-04-29 13:45:27+00:00,0
10387,283995620,https://github.com/lovely-necromancer/InvRBLWE.git,2020-07-31 09:27:43+00:00,HDL implementation of the Inverted Binary Ring-LWE. Lightweight Post-quantum Cryptosystem. Ideal for Internet of Things (IoT) applications. ,lovely-necromancer/InvRBLWE,Verilog,InvRBLWE,96,1,2024-05-18 23:29:42+00:00,0
10388,291345528,https://github.com/bulicp/QLM_w4q3.git,2020-08-29 20:38:45+00:00,,bulicp/QLM_w4q3,Verilog,QLM_w4q3,3,1,2021-05-13 23:06:30+00:00,0
10389,290016768,https://github.com/runrofl25/CECS201-FullAdder.git,2020-08-24 19:08:43+00:00,"FullAdder for cal state Long Beach project, In verilog",runrofl25/CECS201-FullAdder,Verilog,CECS201-FullAdder,4,1,2020-08-24 19:13:39+00:00,0
10390,291446571,https://github.com/IObundle/iob-soc-picoversat.git,2020-08-30 10:15:48+00:00,,IObundle/iob-soc-picoversat,Verilog,iob-soc-picoversat,171158,1,2022-12-06 03:36:09+00:00,2
10391,287256244,https://github.com/Wlodder/Spiking-Neuon-Visualizer.git,2020-08-13 11:04:31+00:00,A Leaky integrate and Fire spiking neuron visualizer on an FPGA(ICE40) ,Wlodder/Spiking-Neuon-Visualizer,Verilog,Spiking-Neuon-Visualizer,9,1,2020-09-22 12:19:10+00:00,0
10392,286461184,https://github.com/rahul0805/MIPS_processor.git,2020-08-10 11:53:14+00:00,32 bit 2 stage pipelined MIPS processor.,rahul0805/MIPS_processor,Verilog,MIPS_processor,26164,1,2024-01-19 11:12:01+00:00,0
10393,285536650,https://github.com/OU353637/Enhanced-AES.git,2020-08-06 10:03:00+00:00,"This project is implemented in Verilog HDL using Xilinx ISE design suite and also in MATLAB.the project is split into two modules i.e., matlab and verilog.each module has all layers related to encryption and decryption.the input data and key(each 128-bit long) need to be given through a testbench in verilog. In verilog implementation of AES,caesar cipher is used to enhance security. ",OU353637/Enhanced-AES,Verilog,Enhanced-AES,31,1,2024-09-30 07:46:34+00:00,0
10394,286058517,https://github.com/krishnakaushik25/dot_matrix_verilog.git,2020-08-08 14:28:20+00:00,,krishnakaushik25/dot_matrix_verilog,Verilog,dot_matrix_verilog,4,1,2020-08-08 16:49:23+00:00,0
10395,289400042,https://github.com/EECS150/fpga_labs_fa20.git,2020-08-22 01:53:07+00:00,FPGA lab skeleton files and specs for EECS 151/251A Fall 2020,EECS150/fpga_labs_fa20,Verilog,fpga_labs_fa20,11364,1,2023-01-28 11:11:19+00:00,5
10396,287671437,https://github.com/abbyre82/ECE552_ComputerArchitecture.git,2020-08-15 03:39:34+00:00,A five stage pipelined microprocessor for a specific instruction set that utilizes cached memory. This was a partner project and was hierarchically implemented using Verilog.,abbyre82/ECE552_ComputerArchitecture,Verilog,ECE552_ComputerArchitecture,38281,1,2020-08-15 03:46:42+00:00,0
10397,291345586,https://github.com/bulicp/QLM_w5q0.git,2020-08-29 20:39:16+00:00,,bulicp/QLM_w5q0,Verilog,QLM_w5q0,3,1,2021-05-13 23:06:22+00:00,0
10398,285380932,https://github.com/FIUSCIS-CDA/Flopenr_32.git,2020-08-05 19:07:56+00:00,"32-bit enabled register, implemented using flip-flops",FIUSCIS-CDA/Flopenr_32,Verilog,Flopenr_32,68,1,2022-05-23 17:44:29+00:00,1
10399,285383625,https://github.com/FIUSCIS-CDA/SE16_32.git,2020-08-05 19:20:59+00:00,"Sign extension unit, from 16-bit to 32-bit",FIUSCIS-CDA/SE16_32,Verilog,SE16_32,59,1,2022-05-17 14:07:53+00:00,1
10400,288549761,https://github.com/ngdxzy/ImpulseGenerator.git,2020-08-18 19:47:19+00:00,,ngdxzy/ImpulseGenerator,Verilog,ImpulseGenerator,10,1,2022-04-12 21:23:16+00:00,0
10401,283253008,https://github.com/Yuzhe-Fu/SM4-verilog.git,2020-07-28 15:28:25+00:00,Use Verilog to achieve SM4 algorithm,Yuzhe-Fu/SM4-verilog,Verilog,SM4-verilog,12,1,2021-06-18 00:54:31+00:00,0
10402,282280805,https://github.com/bulicp/QLM_w6q8.git,2020-07-24 17:37:04+00:00,,bulicp/QLM_w6q8,Verilog,QLM_w6q8,4,1,2021-05-13 23:10:42+00:00,0
10403,290742784,https://github.com/AnotherGitAccount/TFE.git,2020-08-27 10:12:44+00:00,,AnotherGitAccount/TFE,Verilog,TFE,22193,1,2023-11-30 06:42:26+00:00,0
10404,282304593,https://github.com/johnnyw66/cordic.git,2020-07-24 19:54:10+00:00,COordinate Rotation DIgital Computer),johnnyw66/cordic,Verilog,cordic,80,1,2024-06-27 20:02:02+00:00,1
10405,284141322,https://github.com/p4r4xor/MIPS-Processor.git,2020-07-31 22:30:55+00:00,,p4r4xor/MIPS-Processor,Verilog,MIPS-Processor,8,1,2022-06-02 20:17:24+00:00,0
10406,285903937,https://github.com/Passant-Abdelgalil/Randomizer-Module.git,2020-08-07 19:15:42+00:00,a pseudorandom binary sequence generator using a linear feedback shift register that is used to randomize a sequence of binary inputs (Verilog Module).,Passant-Abdelgalil/Randomizer-Module,Verilog,Randomizer-Module,9,1,2021-01-27 17:24:15+00:00,0
10407,286893940,https://github.com/HuuHuong124/FPGA-Implementation-of-Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction-.git,2020-08-12 02:14:36+00:00,,HuuHuong124/FPGA-Implementation-of-Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction-,Verilog,FPGA-Implementation-of-Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction-,150,1,2022-01-30 00:22:27+00:00,0
10408,284618622,https://github.com/jjaime2/RealTimeAudioVisualizer.git,2020-08-03 06:12:49+00:00,,jjaime2/RealTimeAudioVisualizer,Verilog,RealTimeAudioVisualizer,207730,1,2024-01-24 00:59:33+00:00,0
10409,290674408,https://github.com/redstar08/OpenMIPS.git,2020-08-27 04:23:12+00:00,a five stage MIPS CPU write with verilog HDL,redstar08/OpenMIPS,Verilog,OpenMIPS,269,1,2023-12-18 06:21:59+00:00,0
10410,287283761,https://github.com/wasanaparackrama/Building-a-Simple-Processor.git,2020-08-13 13:12:10+00:00,some test repo,wasanaparackrama/Building-a-Simple-Processor,Verilog,Building-a-Simple-Processor,2569,1,2021-10-24 13:31:58+00:00,0
10411,287493610,https://github.com/Nidhi786sharma/Fabless-IC-design.git,2020-08-14 09:18:18+00:00,This repository contains all the basic Verilog codes,Nidhi786sharma/Fabless-IC-design,Verilog,Fabless-IC-design,43,1,2020-09-07 10:16:02+00:00,0
10412,284389251,https://github.com/PRITVARMORA/4-digit-hex-password-protected-lock-system.git,2020-08-02 04:21:02+00:00,This project aims to test self design digital circuits on FPGA,PRITVARMORA/4-digit-hex-password-protected-lock-system,Verilog,4-digit-hex-password-protected-lock-system,1942,1,2020-09-24 14:15:03+00:00,0
10413,283970419,https://github.com/mhamzai/PrimeDetector_8bit_VERILOG.git,2020-07-31 07:21:54+00:00,This is an implementation of 8 bit prime number detector in VERILOG-HDL for Xilinx Spartan 6 FPGA. This uses the concept of state machine from Theory of Automata (Deterministic Finite Automata) to determine prime number within <=8 cpu cycles which is a pretty fast implementation using the concept of prime numbers that a number is prime if it is not divisible by any prime number less than square root of that prime. So we check for division by primes under 15 (< sq.rt of 255) using their state machines.,mhamzai/PrimeDetector_8bit_VERILOG,Verilog,PrimeDetector_8bit_VERILOG,40,1,2022-12-23 12:34:06+00:00,0
10414,286731226,https://github.com/DeepakDP5/Verilog_Microcontroller.git,2020-08-11 11:52:49+00:00,,DeepakDP5/Verilog_Microcontroller,Verilog,Verilog_Microcontroller,8,1,2022-01-09 22:38:59+00:00,0
10415,284150056,https://github.com/sxw228/Color_Detect_With_FPGA.git,2020-07-31 23:42:29+00:00,,sxw228/Color_Detect_With_FPGA,Verilog,Color_Detect_With_FPGA,600,1,2022-05-22 07:45:37+00:00,0
10416,288103044,https://github.com/ihateprogram/ro_fpga.git,2020-08-17 06:38:58+00:00,,ihateprogram/ro_fpga,Verilog,ro_fpga,1432,1,2022-09-19 12:24:10+00:00,1
10417,291339229,https://github.com/bulicp/mults_8bit.git,2020-08-29 19:52:37+00:00,,bulicp/mults_8bit,Verilog,mults_8bit,17,1,2021-05-13 23:10:22+00:00,0
10418,286805836,https://github.com/ganeshprasadbk/Verilog_Projects.git,2020-08-11 17:23:36+00:00,This includes all the Verilog projects/assignments which I did out of sheer interest or as a part of my curriculum during my BE/ME,ganeshprasadbk/Verilog_Projects,Verilog,Verilog_Projects,137501,1,2022-05-23 04:05:22+00:00,0
10419,285668799,https://github.com/ParshiS/RTL_Binary_Encryption_Game.git,2020-08-06 20:49:55+00:00,ENIGMA: Encryption Binary Math Game implemented on FPGA,ParshiS/RTL_Binary_Encryption_Game,Verilog,RTL_Binary_Encryption_Game,24477,1,2023-03-25 16:23:21+00:00,0
10420,286934371,https://github.com/Avinash2468/DDR2_Controller.git,2020-08-12 06:24:46+00:00,,Avinash2468/DDR2_Controller,Verilog,DDR2_Controller,1391,1,2022-12-25 17:02:50+00:00,0
10421,285201908,https://github.com/LB-bulb/FPGA-Implementation-of-UART-Communication-Between-ESP32-and-PC.git,2020-08-05 06:34:07+00:00,FPGA Implementation of UART Communication Between ESP32 and PC,LB-bulb/FPGA-Implementation-of-UART-Communication-Between-ESP32-and-PC,Verilog,FPGA-Implementation-of-UART-Communication-Between-ESP32-and-PC,571,1,2021-01-08 15:40:47+00:00,1
10422,291345644,https://github.com/bulicp/QLM_w5q2.git,2020-08-29 20:39:46+00:00,,bulicp/QLM_w5q2,Verilog,QLM_w5q2,3,1,2021-05-13 23:06:16+00:00,0
10423,291345393,https://github.com/bulicp/QLM_w4q0.git,2020-08-29 20:37:44+00:00,,bulicp/QLM_w4q0,Verilog,QLM_w4q0,3,1,2021-05-13 23:07:23+00:00,0
10424,291545607,https://github.com/FredrikAleksander/zebu.git,2020-08-30 20:20:57+00:00,Z80 Homebrew Computer Bus Controller,FredrikAleksander/zebu,Verilog,zebu,66,1,2022-04-02 06:21:36+00:00,1
10425,282280519,https://github.com/bulicp/QLM_w6q5.git,2020-07-24 17:35:39+00:00,,bulicp/QLM_w6q5,Verilog,QLM_w6q5,3,1,2021-05-13 23:11:05+00:00,0
10426,282280699,https://github.com/bulicp/QLM_w6q7.git,2020-07-24 17:36:36+00:00,,bulicp/QLM_w6q7,Verilog,QLM_w6q7,3,1,2021-05-13 23:10:46+00:00,0
10427,282370616,https://github.com/mao-karin/return-and-earn-on-FPGA.git,2020-07-25 04:31:57+00:00,This project is designed to recycle bottles and earn redeemable points.,mao-karin/return-and-earn-on-FPGA,Verilog,return-and-earn-on-FPGA,530,1,2021-05-06 14:42:22+00:00,0
10428,282980555,https://github.com/Saadia-Hassan/Real-Time-Clock-Module.git,2020-07-27 18:20:13+00:00,A real time clock module is designed and simulated in ModelSim. The language used is Verilog HDL.,Saadia-Hassan/Real-Time-Clock-Module,Verilog,Real-Time-Clock-Module,3,1,2022-06-02 01:12:44+00:00,0
10429,284427323,https://github.com/TroddenSpade/mim.git,2020-08-02 09:05:50+00:00,,TroddenSpade/mim,Verilog,mim,6,1,2023-01-16 06:16:01+00:00,0
10430,284880883,https://github.com/Shmu305/first_Verilog_file.git,2020-08-04 04:55:11+00:00,My first Verilog program,Shmu305/first_Verilog_file,Verilog,first_Verilog_file,1,1,2022-04-11 19:11:34+00:00,0
10431,286420313,https://github.com/aanshi18/MIPS_processor.git,2020-08-10 08:33:45+00:00,,aanshi18/MIPS_processor,Verilog,MIPS_processor,4290,1,2022-02-16 23:33:49+00:00,2
10432,288781795,https://github.com/rahulkumawat1/Image-Processing-using-Verilog.git,2020-08-19 16:25:18+00:00,Image enhancement on .bitmap image using verilog.,rahulkumawat1/Image-Processing-using-Verilog,Verilog,Image-Processing-using-Verilog,111,1,2022-05-26 13:06:48+00:00,0
10433,288919243,https://github.com/source-droid/-Verilog-Code-for-universal-shift-register-.git,2020-08-20 05:56:51+00:00,,source-droid/-Verilog-Code-for-universal-shift-register-,Verilog,-Verilog-Code-for-universal-shift-register-,1,1,2022-05-23 03:59:45+00:00,0
10434,287486064,https://github.com/Embedfire-altera/ebf_AD9280_9708_code_altera_ep4ce10.git,2020-08-14 08:41:30+00:00,"FPGA ADC_DAC模块（ADC9280,ADC9708,EP4CE10,Altera）",Embedfire-altera/ebf_AD9280_9708_code_altera_ep4ce10,Verilog,ebf_AD9280_9708_code_altera_ep4ce10,1383,1,2021-06-26 08:57:49+00:00,1
10435,291502374,https://github.com/wesleygas/EmbAvanc.git,2020-08-30 15:55:19+00:00,Assignments for the SoC and embedded linux elective course,wesleygas/EmbAvanc,Verilog,EmbAvanc,791,1,2022-04-16 21:37:56+00:00,0
10436,291182282,https://github.com/michael080808/riscvnotebook.git,2020-08-29 02:01:07+00:00,A RISC-V CPU Design Learning Notebook,michael080808/riscvnotebook,Verilog,riscvnotebook,20253,1,2023-04-08 14:48:21+00:00,0
10437,282633137,https://github.com/thesunheart/mips32_zynq.git,2020-07-26 11:12:32+00:00,mips32 based on zynq,thesunheart/mips32_zynq,Verilog,mips32_zynq,30,1,2020-08-01 13:54:16+00:00,0
10438,285009276,https://github.com/richardlee159/USTC-RV-Verilog.git,2020-08-04 14:44:58+00:00,Verilog implementation of USTC RISC-V SoC,richardlee159/USTC-RV-Verilog,Verilog,USTC-RV-Verilog,141,1,2022-10-23 11:49:29+00:00,1
10439,291060234,https://github.com/Lmx2315/1wire-module.git,2020-08-28 13:58:09+00:00, temperature measurement with 1wire sensor from fpga whith verilog,Lmx2315/1wire-module,Verilog,1wire-module,3,1,2021-01-13 02:29:28+00:00,0
10440,290823968,https://github.com/bholeshwar/CS220-Verilog-Assignments.git,2020-08-27 16:17:44+00:00,Verilog codes for CS220-Computer Organization,bholeshwar/CS220-Verilog-Assignments,Verilog,CS220-Verilog-Assignments,27,1,2022-05-23 04:12:46+00:00,0
10441,289572748,https://github.com/josh-macfie/VerilogMultiSevenSegment.git,2020-08-22 21:52:47+00:00,Driver created for the Basys2 board to drive multiplexed seven segment display using double dabble to convert binary numbers.,josh-macfie/VerilogMultiSevenSegment,Verilog,VerilogMultiSevenSegment,5,1,2022-01-17 10:58:47+00:00,0
10442,287864695,https://github.com/AshNameless/RV32.git,2020-08-16 03:15:05+00:00,verilog RV32 cpu (CS3410),AshNameless/RV32,Verilog,RV32,68501,1,2022-07-25 01:18:55+00:00,2
10443,287798686,https://github.com/jhol/otl-10mhz-pulse-gen.git,2020-08-15 18:00:20+00:00,,jhol/otl-10mhz-pulse-gen,Verilog,otl-10mhz-pulse-gen,1,1,2020-08-16 22:02:26+00:00,0
10444,289770343,https://github.com/chrislu732/floating-pointing-point-multiplier.git,2020-08-23 21:36:22+00:00,,chrislu732/floating-pointing-point-multiplier,Verilog,floating-pointing-point-multiplier,5,1,2020-10-20 10:56:35+00:00,0
10445,285791134,https://github.com/leo-lihazel/16-bit-SIMD-Microprocessor.git,2020-08-07 09:30:48+00:00,this is a design for 16-bit SIMD Microprocessor which has adopted the classical 5-stage pipeline as wll as  the RISC-V instruction set architecture.,leo-lihazel/16-bit-SIMD-Microprocessor,Verilog,16-bit-SIMD-Microprocessor,3,1,2024-08-05 09:04:31+00:00,1
10446,290282838,https://github.com/ashu433/RISC-Processor-.git,2020-08-25 17:42:49+00:00,The given Verilog code is for the design of the 6 stage Pipeline RISC Processor in which all the data and the control Hazard have been successfully removed and also forwarding unit have been realized to improve the IPC . The given code is simulated in the Altera     hazard ,ashu433/RISC-Processor-,Verilog,RISC-Processor-,1254,1,2024-01-12 02:49:06+00:00,0
10447,290162114,https://github.com/PSS1998/FunctionGenerator.git,2020-08-25 08:43:37+00:00,Function Generator with frequency and amplitude regulation using ring oscillator,PSS1998/FunctionGenerator,Verilog,FunctionGenerator,192,1,2024-04-02 17:06:25+00:00,0
10448,292806830,https://github.com/WangXuan95/FPGA-USB-Device.git,2020-09-04 09:27:37+00:00,"An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB full-speed device端控制器，可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备，只需要3个FPGA普通IO，而不需要额外的接口芯片。",WangXuan95/FPGA-USB-Device,Verilog,FPGA-USB-Device,475,599,2024-10-28 02:32:23+00:00,101
10449,293705373,https://github.com/wuxx/Colorlight-FPGA-Projects.git,2020-09-08 04:58:37+00:00,current focus on Colorlight i5 and i9 & i9plus module,wuxx/Colorlight-FPGA-Projects,Verilog,Colorlight-FPGA-Projects,88846,257,2024-10-27 12:41:31+00:00,57
10450,295408620,https://github.com/openpower-cores/a2o.git,2020-09-14 12:25:59+00:00,,openpower-cores/a2o,Verilog,a2o,17671,138,2024-09-04 15:09:35+00:00,25
10451,296382149,https://github.com/pnnl/OpenCGRA.git,2020-09-17 16:27:23+00:00,"OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.",pnnl/OpenCGRA,Verilog,OpenCGRA,431,133,2024-10-07 01:25:09+00:00,22
10452,292003322,https://github.com/WangXuan95/FPGA-SHA-Family.git,2020-09-01 13:19:48+00:00,Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。,WangXuan95/FPGA-SHA-Family,Verilog,FPGA-SHA-Family,161,60,2024-10-18 07:02:58+00:00,16
10453,296984489,https://github.com/OVGN/OpenHBMC.git,2020-09-20 02:03:19+00:00,Open-source high performance AXI4-based HyperRAM memory controller,OVGN/OpenHBMC,Verilog,OpenHBMC,3741,57,2024-10-22 08:41:44+00:00,12
10454,293954136,https://github.com/IObundle/iob-lib.git,2020-09-08 23:51:27+00:00,Verilog Modules and Python Scripts for Creating IP Core Build Directories,IObundle/iob-lib,Verilog,iob-lib,23544,29,2024-07-23 03:49:27+00:00,24
10455,298584622,https://github.com/boaaaang/CNN-Implementation-in-Verilog.git,2020-09-25 13:44:11+00:00,Convolutional Neural Network RTL-level Design,boaaaang/CNN-Implementation-in-Verilog,Verilog,CNN-Implementation-in-Verilog,28789,29,2024-10-21 13:51:04+00:00,15
10456,293637107,https://github.com/no2fpga/no2hub75.git,2020-09-07 21:35:47+00:00,Nitro HUB75 LED panel driver FPGA core,no2fpga/no2hub75,Verilog,no2hub75,59,25,2024-07-30 20:04:53+00:00,4
10457,300615511,https://github.com/gpthimble/Home-Brew-Computer.git,2020-10-02 12:59:44+00:00,"SystemOT, yet another home brew cpu.",gpthimble/Home-Brew-Computer,Verilog,Home-Brew-Computer,24717,25,2024-06-27 02:36:37+00:00,3
10458,299881445,https://github.com/spider-tronix/VLSI.git,2020-09-30 10:15:06+00:00,RISC V core implementation using Verilog.,spider-tronix/VLSI,Verilog,VLSI,1608,24,2024-09-21 15:01:37+00:00,3
10459,297957242,https://github.com/tuliopereirab/arithmetic-encoder-av1.git,2020-09-23 12:06:53+00:00,This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware architecture to accelerate the AV1 arithmetic encoder.,tuliopereirab/arithmetic-encoder-av1,Verilog,arithmetic-encoder-av1,11031,23,2024-08-09 06:33:25+00:00,3
10460,298408695,https://github.com/tinyvision-ai-inc/ice40_power.git,2020-09-24 22:27:14+00:00,Power analysis of the ICE40UP5K-SG48 devices,tinyvision-ai-inc/ice40_power,Verilog,ice40_power,135,22,2024-10-22 22:44:34+00:00,3
10461,295549707,https://github.com/ultraembedded/core_mmc.git,2020-09-14 22:08:42+00:00,MMC (and derivative standards) host controller,ultraembedded/core_mmc,Verilog,core_mmc,17,22,2024-08-16 15:57:23+00:00,3
10462,292432576,https://github.com/iccircle/gamegirl.git,2020-09-03 01:17:47+00:00,fpga based nes box,iccircle/gamegirl,Verilog,gamegirl,122301,20,2024-10-24 08:24:33+00:00,19
10463,291378825,https://github.com/bradleyeckert/chad.git,2020-08-30 01:37:26+00:00,A self-hosting Forth for J1-style CPUs,bradleyeckert/chad,Verilog,chad,4850,20,2024-08-24 03:17:57+00:00,4
10464,301134864,https://github.com/mayshin10/CNN-Accelerator.git,2020-10-04 13:20:27+00:00,Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.,mayshin10/CNN-Accelerator,Verilog,CNN-Accelerator,993,19,2024-09-23 03:08:06+00:00,1
10465,296577335,https://github.com/SubZer0811/VLSI.git,2020-09-18 09:34:37+00:00,All the projects and assignments done as part of VLSI course.,SubZer0811/VLSI,Verilog,VLSI,6764,17,2024-06-11 06:33:34+00:00,4
10466,293137621,https://github.com/Zigazou/myterminal.git,2020-09-05 19:02:26+00:00,A serial text terminal written in Verilog for Tang SiPeed Primer FPGA,Zigazou/myterminal,Verilog,myterminal,8543,15,2024-03-06 01:53:53+00:00,3
10467,297710550,https://github.com/sfu-arch/X-Cache.git,2020-09-22 16:38:51+00:00,,sfu-arch/X-Cache,Verilog,X-Cache,12842,14,2024-10-01 12:48:06+00:00,1
10468,293632886,https://github.com/no2fpga/no2ice40.git,2020-09-07 21:09:04+00:00,Misc iCE40 specific cores,no2fpga/no2ice40,Verilog,no2ice40,38,14,2024-07-30 20:05:48+00:00,6
10469,291534379,https://github.com/no2fpga/no2e1.git,2020-08-30 19:06:34+00:00,Nitro E1 FPGA core,no2fpga/no2e1,Verilog,no2e1,73,13,2024-10-06 19:08:55+00:00,2
10470,291532843,https://github.com/no2fpga/no2misc.git,2020-08-30 18:56:31+00:00,Misc utility FPGA cores,no2fpga/no2misc,Verilog,no2misc,65,12,2024-07-12 04:28:27+00:00,5
10471,301135023,https://github.com/KiranThomasCherian/VLSI-and-Computer-Architecture.git,2020-10-04 13:21:07+00:00,Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim,KiranThomasCherian/VLSI-and-Computer-Architecture,Verilog,VLSI-and-Computer-Architecture,3001,12,2024-08-30 04:57:40+00:00,2
10472,300654197,https://github.com/AlxyF/CAN-fpga.git,2020-10-02 15:14:24+00:00,https://en.wikipedia.org/wiki/CAN_bus,AlxyF/CAN-fpga,Verilog,CAN-fpga,25903,12,2024-07-11 00:25:07+00:00,4
10473,297369289,https://github.com/hhhxiao/Pipeline-CPU.git,2020-09-21 14:43:42+00:00,Verilog写的简单五级流水线CPU,hhhxiao/Pipeline-CPU,Verilog,Pipeline-CPU,281,12,2024-06-14 19:17:16+00:00,0
10474,297927783,https://github.com/mattvenn/pyfda-cocotb-demo.git,2020-09-23 10:00:31+00:00,Audio filtering with pyfda and cocotb,mattvenn/pyfda-cocotb-demo,Verilog,pyfda-cocotb-demo,684,10,2024-09-25 03:22:50+00:00,1
10475,293307382,https://github.com/AbdullahAnsarii/BandPassFilter.git,2020-09-06 15:38:29+00:00,FIR band-pass filter using Verilog HDL.,AbdullahAnsarii/BandPassFilter,Verilog,BandPassFilter,1674,10,2024-08-19 07:48:36+00:00,6
10476,295802216,https://github.com/dawsonjon/chips_v.git,2020-09-15 17:31:19+00:00,RISC-V System on Chip Builder,dawsonjon/chips_v,Verilog,chips_v,1127,10,2024-09-28 23:08:19+00:00,2
10477,292101057,https://github.com/kuchynski/Ethercat-slave-ip-core.git,2020-09-01 20:30:16+00:00,,kuchynski/Ethercat-slave-ip-core,Verilog,Ethercat-slave-ip-core,52,10,2024-09-12 10:52:03+00:00,2
10478,292236286,https://github.com/UzixLS/ncomputing-l230.git,2020-09-02 09:18:51+00:00,Ncomputing L230 reverse engineering,UzixLS/ncomputing-l230,Verilog,ncomputing-l230,10353,9,2023-09-01 17:06:19+00:00,0
10479,296884971,https://github.com/DegateCommunity/DegateDemoProjects.git,2020-09-19 14:20:28+00:00,Degate demonstration projects.,DegateCommunity/DegateDemoProjects,Verilog,DegateDemoProjects,215865,9,2024-08-14 11:24:01+00:00,0
10480,294451811,https://github.com/Waldenth/WHU-Principles-of-Computer-Organization.git,2020-09-10 15:40:03+00:00,Designed by Verilog HDL 武汉大学-计算机组成原理-课程实验,Waldenth/WHU-Principles-of-Computer-Organization,Verilog,WHU-Principles-of-Computer-Organization,5469,9,2024-05-10 09:14:01+00:00,2
10481,297560762,https://github.com/adnanbaysal/TRNG-with-Ring-Oscillators-in-Verilog.git,2020-09-22 06:48:51+00:00,A true random number generator with ring oscillators structure written in VHDL targeting FPGA's. ,adnanbaysal/TRNG-with-Ring-Oscillators-in-Verilog,Verilog,TRNG-with-Ring-Oscillators-in-Verilog,11,9,2024-05-18 16:32:04+00:00,1
10482,293214472,https://github.com/thiemchu/rvcorep.git,2020-09-06 06:05:27+00:00,,thiemchu/rvcorep,Verilog,rvcorep,409,9,2024-07-20 20:03:37+00:00,4
10483,300372894,https://github.com/HYSUM-TOBBETU/AES-Encryption-Verilog-Pipelined-Implementation-128bit.git,2020-10-01 17:55:05+00:00,"Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog",HYSUM-TOBBETU/AES-Encryption-Verilog-Pipelined-Implementation-128bit,Verilog,AES-Encryption-Verilog-Pipelined-Implementation-128bit,69296,9,2024-07-28 04:31:51+00:00,0
10484,291936506,https://github.com/jianglinjieGD/multicycle-CPU.git,2020-09-01 08:08:02+00:00,MIPS多周期CPU,jianglinjieGD/multicycle-CPU,Verilog,multicycle-CPU,15,9,2024-07-01 16:58:39+00:00,0
10485,297507779,https://github.com/ripplesaround/BIT_miniCPU.git,2020-09-22 01:57:00+00:00,北京理工大学大四小学期计算机组成原理部分,ripplesaround/BIT_miniCPU,Verilog,BIT_miniCPU,1166,9,2024-08-21 05:51:22+00:00,2
10486,301646776,https://github.com/YutaPic/FPU.git,2020-10-06 07:25:13+00:00,For CPU experiment,YutaPic/FPU,Verilog,FPU,204,8,2024-06-21 09:57:34+00:00,4
10487,300433483,https://github.com/cole-maxwell/Gamma_Filter_DE1_SoC_FPGA.git,2020-10-01 21:48:13+00:00,"FPGA implementation (on DE1-SoC) of a gamma power function, which improves the clarity of the video output by transforming the intensity values of each pixel value in every frame of video input.",cole-maxwell/Gamma_Filter_DE1_SoC_FPGA,Verilog,Gamma_Filter_DE1_SoC_FPGA,70571,8,2024-09-26 06:21:48+00:00,3
10488,297223229,https://github.com/elec-otago/openvga.git,2020-09-21 03:55:13+00:00,,elec-otago/openvga,Verilog,openvga,3504,8,2024-07-28 18:05:55+00:00,2
10489,293395260,https://github.com/Serenos/BIT_CPU.git,2020-09-07 01:43:47+00:00,北京理工大学2017级计算机小学期（体系结构和编译原理）,Serenos/BIT_CPU,Verilog,BIT_CPU,1166,8,2024-08-21 05:38:47+00:00,3
10490,293752402,https://github.com/regymm/mit_sd_controller_improved.git,2020-09-08 08:44:04+00:00,Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v,regymm/mit_sd_controller_improved,Verilog,mit_sd_controller_improved,8,8,2024-09-10 14:53:36+00:00,0
10491,295254983,https://github.com/sfu-arch/SPAGHETTI.git,2020-09-13 23:18:33+00:00,RTL generator for SpGEMM,sfu-arch/SPAGHETTI,Verilog,SPAGHETTI,1254,8,2024-10-14 10:27:12+00:00,1
10492,293550346,https://github.com/ECASLab/AxLS.git,2020-09-07 14:26:38+00:00,AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis,ECASLab/AxLS,Verilog,AxLS,8561,8,2024-08-21 18:10:30+00:00,3
10493,292488063,https://github.com/yewhenp/PureFPGA.git,2020-09-03 06:39:14+00:00,"Multicore coprocessor, written on FPGA",yewhenp/PureFPGA,Verilog,PureFPGA,203300,7,2023-03-14 17:16:26+00:00,1
10494,291624485,https://github.com/marsohod4you/M02mini.git,2020-08-31 05:37:31+00:00,FPGA projects for M02mini MAX10 2K board,marsohod4you/M02mini,Verilog,M02mini,2119,7,2023-04-07 11:02:08+00:00,2
10495,292864172,https://github.com/Atharva-Vaze/213-Viterbi-Decoder-using-Verilog.git,2020-09-04 14:09:46+00:00,"Viterbi Decoder for a (2,1,3) Convolutional Code ",Atharva-Vaze/213-Viterbi-Decoder-using-Verilog,Verilog,213-Viterbi-Decoder-using-Verilog,1663,7,2024-10-16 17:27:52+00:00,0
10496,299571861,https://github.com/pta-project-repo/pta-artifacts.git,2020-09-29 09:43:57+00:00,,pta-project-repo/pta-artifacts,Verilog,pta-artifacts,4538,7,2024-01-22 08:59:13+00:00,1
10497,297091172,https://github.com/kingyoPiyo/Tang-Nano_100BASE-FX_Talker.git,2020-09-20 14:14:27+00:00,,kingyoPiyo/Tang-Nano_100BASE-FX_Talker,Verilog,Tang-Nano_100BASE-FX_Talker,782,7,2024-01-27 09:09:21+00:00,0
10498,297730805,https://github.com/LimeSlice/SD-Host-Controller.git,2020-09-22 18:02:18+00:00,,LimeSlice/SD-Host-Controller,Verilog,SD-Host-Controller,11992,6,2024-04-23 08:37:03+00:00,0
10499,299060672,https://github.com/pankti26/Hazard-Detection-Unit.git,2020-09-27 15:25:32+00:00,A Hazard Detection Unit for RISC V Base Integer ISA,pankti26/Hazard-Detection-Unit,Verilog,Hazard-Detection-Unit,821,6,2024-09-17 17:25:16+00:00,0
10500,295313864,https://github.com/DeanDev94/FPGA-Audio-Effects-System.git,2020-09-14 05:33:51+00:00,FPGA Audio Effect System project for Electronic Engineering course. This project spanned two semesters and was my final year project,DeanDev94/FPGA-Audio-Effects-System,Verilog,FPGA-Audio-Effects-System,6746,6,2024-05-30 09:19:24+00:00,0
10501,299510723,https://github.com/Jaccelerator/FPGA-DigitalClock.git,2020-09-29 05:12:20+00:00,基于FPGA，VGA，声音传感器与温湿度传感器实现的智能可控数字钟。,Jaccelerator/FPGA-DigitalClock,Verilog,FPGA-DigitalClock,1442,6,2023-11-13 02:52:18+00:00,1
10502,301249549,https://github.com/nandland/bluetooth-rn4871-demo.git,2020-10-04 23:39:36+00:00,FPGA with RN4871 PMOD Bluetooth Card from Digilent,nandland/bluetooth-rn4871-demo,Verilog,bluetooth-rn4871-demo,10,6,2024-10-26 14:33:17+00:00,0
10503,292207689,https://github.com/JohnsonZ-microe/Design-of-Real-time-Figure-Recognition-Algorithm-Based-on-FPGA.git,2020-09-02 07:13:19+00:00,"As the mechine learning techniques being widely implemented in social and industrial field, it gives higher request to the accuracy of recognition of objects’feature. Based on the high-speed performance of FPGA platform, the algorithm proposed in this paper aims to extract the imformation of the gesture, mainly the skin color and contours. Using ellipse model color space division and gaussian function weighting structure, the algorithm can perfectly realize the combination of skin color and contours, and filter the irrelevant imformation effectively",JohnsonZ-microe/Design-of-Real-time-Figure-Recognition-Algorithm-Based-on-FPGA,Verilog,Design-of-Real-time-Figure-Recognition-Algorithm-Based-on-FPGA,16528,6,2024-03-30 08:03:50+00:00,1
10504,294016612,https://github.com/pengmiao-usc/FPGA-LSTM-Intel.git,2020-09-09 05:55:16+00:00,,pengmiao-usc/FPGA-LSTM-Intel,Verilog,FPGA-LSTM-Intel,46,6,2024-10-23 02:59:19+00:00,1
10505,292277722,https://github.com/SureshNambi/DeBAM_Decoder_based_Approximate_Multiplier.git,2020-09-02 12:32:50+00:00,DeBAM : Decoder Based Approximate multiplier for Low Power Applications ,SureshNambi/DeBAM_Decoder_based_Approximate_Multiplier,Verilog,DeBAM_Decoder_based_Approximate_Multiplier,9,5,2024-01-29 15:43:59+00:00,3
10506,300392906,https://github.com/C-Elegans/ulx3s_sdram.git,2020-10-01 19:02:10+00:00,SDRAM experiments on the ULX3S,C-Elegans/ulx3s_sdram,Verilog,ulx3s_sdram,50,5,2024-05-03 20:51:22+00:00,0
10507,300794521,https://github.com/hi631/FPGA-MacPlus.git,2020-10-03 04:22:31+00:00,,hi631/FPGA-MacPlus,Verilog,FPGA-MacPlus,1167,5,2022-10-29 08:33:21+00:00,1
10508,301038404,https://github.com/asfdrwe/simpleTD4.git,2020-10-04 04:22:39+00:00,implementation of 4bit CPU TD4 written with verilog,asfdrwe/simpleTD4,Verilog,simpleTD4,373,5,2023-11-05 04:11:06+00:00,2
10509,294429907,https://github.com/CRThu/Carrot-Inside-RF-Transmitter.git,2020-09-10 14:14:37+00:00,Carrot's RF Transmitter,CRThu/Carrot-Inside-RF-Transmitter,Verilog,Carrot-Inside-RF-Transmitter,102204,5,2024-04-17 09:51:44+00:00,1
10510,301764953,https://github.com/chiplicity/openfpga.git,2020-10-06 15:03:50+00:00,,chiplicity/openfpga,Verilog,openfpga,388487,5,2021-07-30 03:38:32+00:00,2
10511,297561368,https://github.com/srikumar25/AHB2APB.git,2020-09-22 06:51:32+00:00,,srikumar25/AHB2APB,Verilog,AHB2APB,14,5,2023-04-22 09:02:59+00:00,2
10512,298056847,https://github.com/mew27/pipeline-DES-verilog.git,2020-09-23 18:16:12+00:00,"Pipelined DES implementation described in Verilog, for synthetizing on FPGA",mew27/pipeline-DES-verilog,Verilog,pipeline-DES-verilog,37,5,2023-07-19 03:24:04+00:00,0
10513,298899544,https://github.com/MichaelBell/HovalaagCPU.git,2020-09-26 21:06:16+00:00,An implementation of the CPU from the Hovalaag game,MichaelBell/HovalaagCPU,Verilog,HovalaagCPU,41,5,2023-03-04 17:06:03+00:00,0
10514,293473527,https://github.com/eddygta17/avsdpll_3v3.git,2020-09-07 08:53:32+00:00,Analog IP of On-chip clock multiplier (PLL) using the OSU 180nm technology,eddygta17/avsdpll_3v3,Verilog,avsdpll_3v3,1967,5,2024-07-12 16:55:57+00:00,2
10515,292053726,https://github.com/zhang-xun/OpenCGRA.git,2020-09-01 16:44:01+00:00,Project repo for the coarse-grained reconfigurable architecture,zhang-xun/OpenCGRA,,OpenCGRA,361,5,2023-11-20 16:27:39+00:00,1
10516,295812433,https://github.com/vikvs64/pmod-dvi.git,2020-09-15 18:14:09+00:00,"Schematics, PCB, gerbers and fpga test files for DVI-D PMOD project",vikvs64/pmod-dvi,Verilog,pmod-dvi,6918,4,2022-04-21 02:27:58+00:00,0
10517,291525744,https://github.com/ranjan-yadav/TMDS-encoder-8b-10b.git,2020-08-30 18:11:46+00:00,"TMDS is a method for serially transmitting high-speed digital signals.  The “transition minimized” part is realized by the 8b/10b encoding algorithm used by TMDS, which is implemented here in digital logic.  This TMDS encoding is used in several digital communication interfaces, including the DVI and HDMI video interfaces.  It is important to note that this TMDS encoding was created by Silicon Image in 1999 and is not the same as the original 8b/10b encoding introduced by IBM in 1983.  The “differential signaling” part of the technique relates to the IO circuit and is not discussed in detail here.   The TMDS encoding algorithm reduces electromagnetic emissions, achieves DC balance on the wires, and still allows for reliable clock recovery.  The encoding seeks to minimize the transitions (thus reducing interference between channels) while still retaining frequent enough transitions for clock recovery.  By keeping the number of ones and zeros on the line nearly equal, the DC balance part of the encoding algorithm improves the noise margin.",ranjan-yadav/TMDS-encoder-8b-10b,Verilog,TMDS-encoder-8b-10b,119,4,2024-06-04 02:52:02+00:00,1
10518,296846133,https://github.com/maheshbhatk/spi.git,2020-09-19 10:46:11+00:00,SPI Master and SPI Slave,maheshbhatk/spi,Verilog,spi,8,4,2023-01-06 01:45:45+00:00,0
10519,293441883,https://github.com/sinofp/napalm.git,2020-09-07 06:30:57+00:00,32 位 5 级流水线 MIPS CPU,sinofp/napalm,Verilog,napalm,315,4,2024-07-03 08:59:12+00:00,1
10520,297504750,https://github.com/j-christensen/DE10-Lite-Projects.git,2020-09-22 01:40:14+00:00,This is a collection of FPGA designs I've made for the DE10-Lite development kit by Terasic,j-christensen/DE10-Lite-Projects,Verilog,DE10-Lite-Projects,20012,4,2024-10-08 14:50:31+00:00,1
10521,299161452,https://github.com/chesha1/lock.git,2020-09-28 02:08:17+00:00,use Verilog to create a lock  用Verilog写一个密码锁,chesha1/lock,Verilog,lock,118,4,2024-09-10 12:31:10+00:00,1
10522,296335715,https://github.com/Scriabing/noc_modified.git,2020-09-17 13:31:49+00:00,modify the noc module of NVDLA by adding  more read and write ports,Scriabing/noc_modified,Verilog,noc_modified,134,4,2024-03-12 06:19:32+00:00,0
10523,299579038,https://github.com/hi631/tang-nano.git,2020-09-29 10:13:16+00:00,,hi631/tang-nano,Verilog,tang-nano,373,4,2023-01-30 06:12:17+00:00,2
10524,293700107,https://github.com/algyan/IntelFPGA_AzureOTA.git,2020-09-08 04:24:04+00:00,実機貸出有！【オンライン】FPGA回路をリモートで書換→壮大なLチカ！インテルFPGAハンズオン#1 https://algyan.connpass.com/event/185328/presentation/,algyan/IntelFPGA_AzureOTA,Verilog,IntelFPGA_AzureOTA,8546,4,2020-12-21 09:57:10+00:00,0
10525,291888338,https://github.com/nusgart/uhdl_mister.git,2020-09-01 03:40:50+00:00,A port of the UHDL CADR project to the MiSTer.  Based off of https://tumbleweed.nu/r/uhdl and https://github.com/lisper/cpus-caddr.,nusgart/uhdl_mister,Verilog,uhdl_mister,592,4,2024-06-26 04:39:32+00:00,0
10526,295826597,https://github.com/ukashasohail/MIPS_32bit_SCDP_Verilog.git,2020-09-15 19:15:58+00:00,An implementation of 32-bits MIPS Single Cycle Datapath in Verilog HDL.,ukashasohail/MIPS_32bit_SCDP_Verilog,Verilog,MIPS_32bit_SCDP_Verilog,15,4,2024-03-25 09:45:35+00:00,0
10527,292224332,https://github.com/Ishkhanants/verilog-alu-sqrt.git,2020-09-02 08:28:05+00:00,"Verilog description, a driver program for arithmetic logic unit for square root operation.",Ishkhanants/verilog-alu-sqrt,Verilog,verilog-alu-sqrt,1,4,2023-11-06 11:06:07+00:00,1
10528,294227013,https://github.com/mtpsa/P4-NetFPGA-MTPSA.git,2020-09-09 20:52:51+00:00,,mtpsa/P4-NetFPGA-MTPSA,Verilog,P4-NetFPGA-MTPSA,36175,4,2024-02-22 01:47:02+00:00,1
10529,296720541,https://github.com/Petersoj/EdgeDetectionASIC.git,2020-09-18 20:13:19+00:00,ASIC that outputs a rasterized form of an edge detection algorithm applied to a video input.,Petersoj/EdgeDetectionASIC,Verilog,EdgeDetectionASIC,84976,3,2023-01-05 18:21:30+00:00,0
10530,299686127,https://github.com/m-shahrestani/Cruise-Control.git,2020-09-29 17:13:04+00:00,Modeling of Intelligent Cruise Control System,m-shahrestani/Cruise-Control,Verilog,Cruise-Control,1124,3,2021-11-11 15:24:49+00:00,0
10531,294719941,https://github.com/amadeus-mips/amadeus-formal.git,2020-09-11 14:39:05+00:00,using symbiotic eda suite to formally verify our cache,amadeus-mips/amadeus-formal,Verilog,amadeus-formal,150,3,2024-07-24 01:46:50+00:00,0
10532,300428375,https://github.com/RW-FPGA-devel-Team/zet_MiSTer.git,2020-10-01 21:21:56+00:00,a port to MiSTer of the ZET x86 core,RW-FPGA-devel-Team/zet_MiSTer,Verilog,zet_MiSTer,425,3,2024-06-27 22:51:07+00:00,0
10533,298178980,https://github.com/nietzhuang/2017-CIC-Contest---LED-Display-Controller.git,2020-09-24 05:36:37+00:00,2017 CIC contest Preliminary topic,nietzhuang/2017-CIC-Contest---LED-Display-Controller,Verilog,2017-CIC-Contest---LED-Display-Controller,1797,3,2024-04-13 07:10:42+00:00,0
10534,293577086,https://github.com/remberto-uaz/Rob7MicrosAgo2020.git,2020-09-07 16:22:21+00:00,Clase de Microcontroladores robótica 7 Agosto 2020,remberto-uaz/Rob7MicrosAgo2020,Verilog,Rob7MicrosAgo2020,23132,3,2021-09-23 04:41:00+00:00,4
10535,296100034,https://github.com/AIChipx/Pixels-Machine-II.git,2020-09-16 17:19:00+00:00,"Pixels-Machine-II is a mini graphics rendering system composed of vector processor, line drawing unit, double buffering display controller",AIChipx/Pixels-Machine-II,Verilog,Pixels-Machine-II,3190,3,2024-08-08 03:16:45+00:00,2
10536,297885341,https://github.com/schilkp/PmodADC.git,2020-09-23 07:14:27+00:00,"A fully discrete 14bit, 41kHz, FPGA-controlled Successive-Approximation Audio ADC and R2R Audio DAC.",schilkp/PmodADC,Verilog,PmodADC,288653,3,2024-08-14 10:22:53+00:00,3
10537,293556365,https://github.com/trivik261/VLSI.git,2020-09-07 14:50:52+00:00,,trivik261/VLSI,Verilog,VLSI,2552,3,2021-12-19 20:53:04+00:00,0
10538,295162034,https://github.com/harshitaanand2020/TCAM_.git,2020-09-13 13:55:00+00:00,"TCAM (ternary content-addressable memory) is a specialized type of high-speed memory that searches its entire contents in a single clock cycle. The term “ternary” refers to the memory's ability to store and query data using three different inputs: 0, 1 and X.",harshitaanand2020/TCAM_,Verilog,TCAM_,3,3,2024-09-13 08:58:10+00:00,1
10539,295111850,https://github.com/mahdirezaie336/CruiseControl.git,2020-09-13 08:44:33+00:00,,mahdirezaie336/CruiseControl,Verilog,CruiseControl,915,3,2022-09-18 09:17:28+00:00,0
10540,298325855,https://github.com/tirumalnaidu/uvm-i2c-controller.git,2020-09-24 15:52:37+00:00,UVM Verification of i2c Master Core Wishbone Specification,tirumalnaidu/uvm-i2c-controller,Verilog,uvm-i2c-controller,864,3,2024-09-20 07:52:50+00:00,2
10541,300139162,https://github.com/ucb-cs250/fabric_team.git,2020-10-01 04:15:25+00:00,,ucb-cs250/fabric_team,Verilog,fabric_team,136060,3,2024-03-24 19:02:57+00:00,2
10542,296611298,https://github.com/tmahlburg/picoramsoc.git,2020-09-18 12:12:22+00:00,An SoC for the PicoRV32 running completely from RAM,tmahlburg/picoramsoc,Verilog,picoramsoc,4,3,2023-05-09 02:20:56+00:00,1
10543,293979972,https://github.com/SarahToscano/Verilog-for-fun.git,2020-09-09 02:23:44+00:00,,SarahToscano/Verilog-for-fun,Verilog,Verilog-for-fun,4807,3,2020-09-16 02:12:35+00:00,0
10544,301218948,https://github.com/neptuno-fpga/board_test.git,2020-10-04 20:17:08+00:00,Board test core,neptuno-fpga/board_test,Verilog,board_test,271,3,2021-10-22 22:22:14+00:00,0
10545,296997608,https://github.com/Adaptable-Switch/AS_test.git,2020-09-20 03:53:01+00:00,,Adaptable-Switch/AS_test,Verilog,AS_test,1660,2,2021-02-01 02:24:45+00:00,0
10546,293502362,https://github.com/yuchaosu/Integrated-design-of-computer-systems.git,2020-09-07 10:59:15+00:00,东南大学计算机系统综合设计,yuchaosu/Integrated-design-of-computer-systems,Verilog,Integrated-design-of-computer-systems,2,2,2022-07-02 10:45:01+00:00,0
10547,300982420,https://github.com/dh73/OpenCLue.git,2020-10-03 21:21:05+00:00,Accel Demos,dh73/OpenCLue,Verilog,OpenCLue,223136,2,2022-07-02 23:12:05+00:00,1
10548,291828322,https://github.com/brown9804/NexysDDR4-RISC-V_picorv32.git,2020-08-31 21:27:04+00:00,"Using VIVADO, Nexys DDR 4 board with RISC-V PicoRV32 CPU",brown9804/NexysDDR4-RISC-V_picorv32,Verilog,NexysDDR4-RISC-V_picorv32,89109,2,2024-06-20 16:12:17+00:00,4
10549,299859943,https://github.com/haohaoqian/pipeline.git,2020-09-30 08:44:15+00:00,Final project for Fundamental Experiment of Digital Logic and Processor,haohaoqian/pipeline,Verilog,pipeline,7299,2,2022-01-22 15:50:43+00:00,0
10550,297213857,https://github.com/LeiWang1999/EGO1_XADC.git,2020-09-21 03:01:37+00:00,"Example project use xadc with E-element ego1 board, read the resistance of the potentiometer.",LeiWang1999/EGO1_XADC,Verilog,EGO1_XADC,539,2,2024-10-16 07:50:20+00:00,1
10551,294735878,https://github.com/YushengZhao/BUAA_Computer_Organization_Projects.git,2020-09-11 15:43:05+00:00,北航《计算机组成课程设计》课程2019 Autumn代码,YushengZhao/BUAA_Computer_Organization_Projects,Verilog,BUAA_Computer_Organization_Projects,65,2,2021-04-23 08:31:06+00:00,0
10552,299980973,https://github.com/ashokn414/Radix-5-FFT.git,2020-09-30 16:23:56+00:00,VERILOG IMPLEMENTATION OF RADIX-5 FFT,ashokn414/Radix-5-FFT,Verilog,Radix-5-FFT,2176,2,2024-04-29 13:45:28+00:00,0
10553,294298509,https://github.com/rksingh23/Cyclic_Redundancy_Code_verilog.git,2020-09-10 04:02:53+00:00,Implement cyclic redundancy check (CRC)to detect accidental changes to raw data.,rksingh23/Cyclic_Redundancy_Code_verilog,Verilog,Cyclic_Redundancy_Code_verilog,3,2,2024-10-24 04:26:53+00:00,0
10554,296655274,https://github.com/kuby1412/Open-Source-Verilog-Projects.git,2020-09-18 15:09:11+00:00,This repository contains source code for labs and projects involving FPGA and Verilog based designs,kuby1412/Open-Source-Verilog-Projects,Verilog,Open-Source-Verilog-Projects,136,2,2023-09-20 15:16:23+00:00,0
10555,291617975,https://github.com/JagrutJadhav/FPGA_Spartan6_Programs.git,2020-08-31 04:54:26+00:00,FPGA programs used for practice on Xilinx spartan 6 board.,JagrutJadhav/FPGA_Spartan6_Programs,Verilog,FPGA_Spartan6_Programs,3506,2,2024-07-06 19:54:36+00:00,0
10556,297640166,https://github.com/amromanov/open_la.git,2020-09-22 12:22:30+00:00,An open FPGA-based logic analyzer for long-term jitter monitoring,amromanov/open_la,Verilog,open_la,94,2,2024-03-21 12:31:21+00:00,0
10557,298474965,https://github.com/makerinchina-iot/learning-riscv.git,2020-09-25 05:19:58+00:00,Implementation RISCV core for my learing purpose.,makerinchina-iot/learning-riscv,Verilog,learning-riscv,5,2,2021-06-08 13:39:56+00:00,1
10558,300706353,https://github.com/pgroupATusc/XOR-hash.git,2020-10-02 18:42:48+00:00,"Source code for the paper titled ""A High Throughput Parallel Hash Table on FPGA using XOR-based Memory"" published in IEEE HPEC 2020",pgroupATusc/XOR-hash,Verilog,XOR-hash,15,2,2023-09-30 02:40:26+00:00,1
10559,297961600,https://github.com/ht-zhou/IRsend_FPGA.git,2020-09-23 12:24:35+00:00,IRsend && Bluetooth Connecting on FPGA,ht-zhou/IRsend_FPGA,Verilog,IRsend_FPGA,44,2,2023-05-14 08:52:14+00:00,0
10560,294720062,https://github.com/dalilavieira/CGRAmapping.git,2020-09-11 14:39:35+00:00,,dalilavieira/CGRAmapping,Verilog,CGRAmapping,208,2,2023-08-28 13:36:32+00:00,1
10561,300234957,https://github.com/mhnam/verilog.git,2020-10-01 10:14:15+00:00,Digital Design assignments (2020 Fall),mhnam/verilog,Verilog,verilog,17174,2,2023-12-23 19:58:54+00:00,0
10562,292506738,https://github.com/Kuurouukuu/cycloneII_lcd_display.git,2020-09-03 08:06:18+00:00,,Kuurouukuu/cycloneII_lcd_display,Verilog,cycloneII_lcd_display,5,2,2020-11-20 17:07:42+00:00,0
10563,292171691,https://github.com/remooh/yasc-rv32i-CPU.git,2020-09-02 03:44:47+00:00,"A simple, single-clycle CPU that implements the RV32I base of the RISC-V architecture in Verilog.",remooh/yasc-rv32i-CPU,Verilog,yasc-rv32i-CPU,238,2,2024-07-06 08:46:18+00:00,0
10564,297541925,https://github.com/kunalg123/SystemDesignWorkshopCollaterals.git,2020-09-22 05:10:34+00:00,,kunalg123/SystemDesignWorkshopCollaterals,Verilog,SystemDesignWorkshopCollaterals,19,2,2022-05-23 20:43:57+00:00,1
10565,300067598,https://github.com/pcornier/pit8254.git,2020-09-30 21:28:39+00:00,,pcornier/pit8254,Verilog,pit8254,2,2,2022-11-22 01:28:03+00:00,0
10566,300751032,https://github.com/Kenji-Ishimaru/msim-sample-verilog.git,2020-10-02 22:39:32+00:00,ModelSim verilog simulation environment sample,Kenji-Ishimaru/msim-sample-verilog,Verilog,msim-sample-verilog,5,1,2023-09-07 05:41:55+00:00,0
10567,293949257,https://github.com/usmanaslam712/Verilog-work.git,2020-09-08 23:19:43+00:00,These codes are verilog files that have been simulated either using ModelSim or Xilinx.,usmanaslam712/Verilog-work,Verilog,Verilog-work,26,1,2023-03-10 07:12:16+00:00,0
10568,296701940,https://github.com/ylyyyyu/CSM152A.git,2020-09-18 18:36:22+00:00,m152a projects,ylyyyyu/CSM152A,Verilog,CSM152A,8596,1,2021-04-16 18:34:30+00:00,0
10569,294968760,https://github.com/harshitaanand2020/TCAM.git,2020-09-12 15:16:15+00:00,RTL to GDSII Flow of TCAM,harshitaanand2020/TCAM,Verilog,TCAM,4,1,2021-12-20 20:26:53+00:00,0
10570,291673343,https://github.com/apoorvsingh2000/2s-compliment.git,2020-08-31 09:33:33+00:00,Converts a binary to it's 2's compliment. Works for a  sample data till now.,apoorvsingh2000/2s-compliment,Verilog,2s-compliment,0,1,2020-08-31 09:53:15+00:00,0
10571,293349436,https://github.com/MSaaad/vlsi-lab-tasks.git,2020-09-06 19:38:39+00:00,Codes performed in labs using Xilinx ISE 14.7,MSaaad/vlsi-lab-tasks,Verilog,vlsi-lab-tasks,387,1,2023-02-14 20:31:24+00:00,0
10572,295137273,https://github.com/yoshiki9636/subleq.git,2020-09-13 11:30:13+00:00,subleq verilog project for FPGA Tang Nano,yoshiki9636/subleq,Verilog,subleq,23,1,2021-08-22 04:40:07+00:00,0
10573,292519899,https://github.com/vibhor68/Flip-Flop-using-D_Latch.git,2020-09-03 09:06:19+00:00,Flip-Flop using D_Latch,vibhor68/Flip-Flop-using-D_Latch,,Flip-Flop-using-D_Latch,295,1,2021-11-18 08:31:24+00:00,0
10574,294430673,https://github.com/nerm-osama/UART-hardware-project.git,2020-09-10 14:17:15+00:00,,nerm-osama/UART-hardware-project,Verilog,UART-hardware-project,152,1,2020-10-09 23:31:42+00:00,0
10575,296924941,https://github.com/pradyumnac26/Synchronous-Dual-port-DRAM.git,2020-09-19 18:06:45+00:00,,pradyumnac26/Synchronous-Dual-port-DRAM,Verilog,Synchronous-Dual-port-DRAM,1,1,2022-01-12 09:39:38+00:00,0
10576,296884137,https://github.com/pradyumnac26/Illustration-of-hamming-code-generation-detection-and-error-correction.git,2020-09-19 14:16:20+00:00,,pradyumnac26/Illustration-of-hamming-code-generation-detection-and-error-correction,Verilog,Illustration-of-hamming-code-generation-detection-and-error-correction,2,1,2022-01-25 08:58:36+00:00,0
10577,297442872,https://github.com/sahanHe/Custom-processor-for-image-down-sampling.git,2020-09-21 19:38:40+00:00,This repository contains a custom processor and an UART transceiver build using Verilog for the task of image downsampling,sahanHe/Custom-processor-for-image-down-sampling,Verilog,Custom-processor-for-image-down-sampling,31467,1,2022-01-09 19:44:48+00:00,0
10578,296517094,https://github.com/yvkrishna/Verilog.git,2020-09-18 04:53:33+00:00,,yvkrishna/Verilog,Verilog,Verilog,5,1,2023-01-28 11:16:59+00:00,0
10579,294375372,https://github.com/chgarrettv/verilog-matrix-cpu.git,2020-09-10 10:17:46+00:00,"This is a custom CPU simulation created written in Verilog. The system is capable of operating upon matrices and integers, with support of matrices that are up to 4x4 with elements that are 16 bits in length. Alternatively, one can use integers that are up to 256 bits in length. A basic assembler is included as well to aid in programming.",chgarrettv/verilog-matrix-cpu,Verilog,verilog-matrix-cpu,524,1,2021-02-19 09:15:50+00:00,0
10580,294301338,https://github.com/rksingh23/Shift_register_verilog.git,2020-09-10 04:20:02+00:00,"Design an edge triggered 8-bit shift register with a synchronous load, serial input.",rksingh23/Shift_register_verilog,Verilog,Shift_register_verilog,2,1,2020-09-19 07:09:32+00:00,1
10581,294472092,https://github.com/grahamjonesgs/fpga_stepper_car.git,2020-09-10 17:04:53+00:00,Four wheel stepper motor car controlled by fpga via SPi bus. With Raspberry Pi sample control code.,grahamjonesgs/fpga_stepper_car,Verilog,fpga_stepper_car,62808,1,2024-07-23 09:27:22+00:00,1
10582,291404189,https://github.com/alinanto/VerilogTutorial.git,2020-08-30 05:08:31+00:00,,alinanto/VerilogTutorial,Verilog,VerilogTutorial,448,1,2020-10-03 10:33:58+00:00,0
10583,293332508,https://github.com/yuanfeng1987/I2C_E2PROM_MASTER.git,2020-09-06 17:55:55+00:00,,yuanfeng1987/I2C_E2PROM_MASTER,Verilog,I2C_E2PROM_MASTER,8,1,2023-06-11 14:18:04+00:00,0
10584,292543880,https://github.com/C-Lappin/apb_interface.git,2020-09-03 10:58:18+00:00,,C-Lappin/apb_interface,Verilog,apb_interface,9,1,2023-09-15 03:07:26+00:00,0
10585,293552340,https://github.com/MuhammedSamy/Pipelining-5-Stages-MIPS-Processor.git,2020-09-07 14:34:19+00:00,"Verilog code for a 32-bit pipelined MIPS processor.  Datapath diagram with control signals is included in PDF format.  Combination of gate-level, dataflow and behavioural modelling.  Remarks:  Instruction Memory for 32 32-bit MIPS instructions. 32 32-bit Data Memory locations. Instruction Memory consisting of arithmetic, logical, branch, jump, and memory-access instructions. Immediate arguments and argument registers are hard-coded. TRAP destination is generally OS-specific, and has been left to zero here. 5-stage pipelining; stages are: Instruction Fetch (IF) Instruction Decode (ID) Execute (EX) Memory Access (MEM) Writeback (WB) Data Forwarding Unit to partially resolve hazards in R-type instructions. Hazard Detection Unit to insert stalls (nop cycles) wherever required.",MuhammedSamy/Pipelining-5-Stages-MIPS-Processor,Verilog,Pipelining-5-Stages-MIPS-Processor,126,1,2023-06-21 13:25:42+00:00,1
10586,296182341,https://github.com/AnkitaMoholkar/Traffic-Light-Controller-on-FPGA-.git,2020-09-17 01:00:13+00:00,,AnkitaMoholkar/Traffic-Light-Controller-on-FPGA-,Verilog,Traffic-Light-Controller-on-FPGA-,7,1,2021-02-25 20:14:44+00:00,0
10587,295901264,https://github.com/bingwaa/simple-2048FFT.git,2020-09-16 02:23:55+00:00,a simple 2048FFT with some SRAMs,bingwaa/simple-2048FFT,Verilog,simple-2048FFT,4,1,2021-06-05 07:23:00+00:00,0
10588,298571192,https://github.com/lcharles123/IO2I_I2OI.git,2020-09-25 12:49:29+00:00,Design de um processador basico fora de ordem ,lcharles123/IO2I_I2OI,Verilog,IO2I_I2OI,1390,1,2020-11-06 01:11:07+00:00,1
10589,299717273,https://github.com/mahmud624683/Hardware-Trojan-Circuit-Code-Repository.git,2020-09-29 19:25:40+00:00,,mahmud624683/Hardware-Trojan-Circuit-Code-Repository,Verilog,Hardware-Trojan-Circuit-Code-Repository,6,1,2021-07-29 02:01:10+00:00,0
10590,292123784,https://github.com/jackkoenig/verilator-fatal-issue.git,2020-09-01 22:46:55+00:00,,jackkoenig/verilator-fatal-issue,Verilog,verilator-fatal-issue,674,1,2020-09-02 00:37:44+00:00,0
10591,292506201,https://github.com/rxlqn/ASI_Design.git,2020-09-03 08:03:53+00:00,,rxlqn/ASI_Design,Verilog,ASI_Design,4950,1,2020-12-17 07:59:34+00:00,0
10592,293661297,https://github.com/yangtau/cpu.git,2020-09-08 00:33:11+00:00,,yangtau/cpu,Verilog,cpu,42,1,2023-04-27 14:28:28+00:00,0
10593,293803821,https://github.com/Z20x4/FPGA.git,2020-09-08 12:29:27+00:00,"MMU, test_top files from AZ80 project",Z20x4/FPGA,Verilog,FPGA,8,1,2023-05-13 03:30:30+00:00,1
10594,300494112,https://github.com/SteveLRojas/Pipelined_8X300.git,2020-10-02 03:51:31+00:00,A pipelined implementation of the 8X300 CPU,SteveLRojas/Pipelined_8X300,Verilog,Pipelined_8X300,5707,1,2024-02-01 20:39:11+00:00,0
10595,300583200,https://github.com/UmarAalam/mMIG.git,2020-10-02 10:44:40+00:00,This repository contains several optimization class for Minority Majority logic(mMIG).,UmarAalam/mMIG,Verilog,mMIG,12233,1,2022-03-23 14:26:32+00:00,1
10596,294073771,https://github.com/gkalf/RISCV-Theseus.git,2020-09-09 10:02:39+00:00,Master Thesis Project Design Files,gkalf/RISCV-Theseus,Verilog,RISCV-Theseus,47,1,2021-09-23 07:11:22+00:00,0
10597,294230389,https://github.com/shawshank96/Round-Robin-arbiter.git,2020-09-09 21:10:32+00:00,,shawshank96/Round-Robin-arbiter,Verilog,Round-Robin-arbiter,3,1,2023-09-09 10:31:54+00:00,0
10598,297702489,https://github.com/Justherozen/computer_architecture_lab.git,2020-09-22 16:08:10+00:00,lab of ca course,Justherozen/computer_architecture_lab,Verilog,computer_architecture_lab,14635,1,2021-07-09 08:20:22+00:00,0
10599,300452471,https://github.com/TheSuryaTeja/UART-RTL.git,2020-10-01 23:39:50+00:00,UART Communication protocol with variable baud-rate in Verilog,TheSuryaTeja/UART-RTL,Verilog,UART-RTL,231,1,2023-04-25 02:14:18+00:00,1
10600,291447848,https://github.com/mtrbpr/basic-arm-verilog.git,2020-08-30 10:24:51+00:00,Basic ARM Micro Controller Verilog hardware description,mtrbpr/basic-arm-verilog,Verilog,basic-arm-verilog,868,1,2022-03-15 12:13:28+00:00,0
10601,296909370,https://github.com/guguguxiao/pipeline_processor.git,2020-09-19 16:34:31+00:00,流水线CPU编写 北京理工大学小学期,guguguxiao/pipeline_processor,Verilog,pipeline_processor,150,1,2024-09-18 09:30:45+00:00,0
10602,292427084,https://github.com/jwrr/z80usb.git,2020-09-03 00:42:08+00:00,Z80 + USB + TinyFPGA-BX in Verilog using open-source Yosys+NextPNR ,jwrr/z80usb,Verilog,z80usb,43,1,2024-05-28 15:13:49+00:00,1
10603,292114097,https://github.com/ColinPollard/ECE3710.git,2020-09-01 21:44:50+00:00,"Physical Pong: A final design project designed for Alterra FPGAs that implements a custom CPU and assembler, and uses these to create a Pong game that displays on a custom 3D-printed paddle and ball gameboard run by stepper motors.",ColinPollard/ECE3710,Verilog,ECE3710,5762,1,2020-12-15 01:37:41+00:00,0
10604,294677671,https://github.com/lakshay1704/VLSI-Projects.git,2020-09-11 11:31:01+00:00,HDL implementation of Digital Hardware,lakshay1704/VLSI-Projects,Verilog,VLSI-Projects,11,1,2020-10-27 12:51:09+00:00,0
10605,300694609,https://github.com/brandonEsquivel/Paths_Timing_Verification.git,2020-10-02 17:51:09+00:00,"A behavioral description of a 4-mode counter is implemented in Verilog. This description will serve as a detailed and formal specification of the operation of the designed device, then verilog timing directives are used to check its paths and times with and without delays.",brandonEsquivel/Paths_Timing_Verification,Verilog,Paths_Timing_Verification,5835,1,2022-03-09 02:41:07+00:00,0
10606,301881566,https://github.com/zarem21/Breakout-Game---System-Verilog.git,2020-10-06 23:47:03+00:00,"This version of Breakout that we implemented, is a single player game that has one level with 50 bricks, a paddle, and a ball. The goal is to destroy every brick displayed in the game with the ball. The difficult part of this game is keeping the ball from hitting the bottom of the screen. The ball must only ricochet off the paddle. Usings the left and right keys on the keyboard, you can move the paddle to where you think the ball will fall next. The score of the game is kept on the HEX0, and HEX1 of the DE1_SoC board. For every brick destroyed, the player is awarded one point, and there is a total of 50 points available to be awarded. If the ball ever touches the bottom of the screen, the game is over, and the player is presented with a red screen. Likewise, when the player destroys all 50 blocks, they are presented with a fully green screen, and a score of 50.",zarem21/Breakout-Game---System-Verilog,Verilog,Breakout-Game---System-Verilog,430,1,2023-08-05 10:26:02+00:00,0
10607,293101879,https://github.com/yaochongguang/riscv_2020year.git,2020-09-05 15:24:20+00:00,write verilog code riscv begin from 2020 year,yaochongguang/riscv_2020year,Verilog,riscv_2020year,4,1,2022-06-10 00:07:53+00:00,0
10608,291432945,https://github.com/rajivbishwokarma/fuzzy_controller_SG_Verilog.git,2020-08-30 08:44:50+00:00,,rajivbishwokarma/fuzzy_controller_SG_Verilog,Verilog,fuzzy_controller_SG_Verilog,13,1,2023-02-02 15:53:00+00:00,0
10609,300595020,https://github.com/canesche/bench_circuits.git,2020-10-02 11:35:11+00:00,Benchmarks,canesche/bench_circuits,Verilog,bench_circuits,213523,1,2023-04-25 17:08:41+00:00,0
10610,296558319,https://github.com/yucheng527/DL_IC_Design.git,2020-09-18 08:16:22+00:00,,yucheng527/DL_IC_Design,Verilog,DL_IC_Design,116,1,2020-09-18 08:23:39+00:00,0
10611,299936323,https://github.com/CHESS-mission/OBC-FPGA.git,2020-09-30 13:56:04+00:00,The implementation of the FPGA by Lucas Mayor (Bachelor thesis at HES-valais in summer 20). ,CHESS-mission/OBC-FPGA,Verilog,OBC-FPGA,1745,1,2022-06-08 17:20:05+00:00,0
10612,291902431,https://github.com/liuzexi256/Hardware-Security-and-VLSI.git,2020-09-01 05:12:06+00:00,,liuzexi256/Hardware-Security-and-VLSI,Verilog,Hardware-Security-and-VLSI,100912,1,2024-07-11 03:55:42+00:00,2
10613,293871229,https://github.com/UssashArafat/SCALABLE_UP_DOWN_COUNTER_VERILOG.git,2020-09-08 16:47:44+00:00,"Synthesized scalable saturating up/down counter with clock, reset, enable and direction control signal",UssashArafat/SCALABLE_UP_DOWN_COUNTER_VERILOG,Verilog,SCALABLE_UP_DOWN_COUNTER_VERILOG,4,1,2022-11-17 17:25:25+00:00,0
10614,296142102,https://github.com/huaixil/bsg_offchip.git,2020-09-16 20:34:53+00:00,,huaixil/bsg_offchip,Verilog,bsg_offchip,146,1,2022-08-11 16:46:52+00:00,0
10615,295586239,https://github.com/BITCPU2020/MultiCPU.git,2020-09-15 01:55:09+00:00,多周期CPU,BITCPU2020/MultiCPU,Verilog,MultiCPU,141,1,2023-08-29 05:38:37+00:00,0
10616,297355735,https://github.com/AmirAbaskohi/Pipeline-MIPS-using-verilog.git,2020-09-21 13:56:08+00:00,,AmirAbaskohi/Pipeline-MIPS-using-verilog,Verilog,Pipeline-MIPS-using-verilog,10,1,2020-09-21 13:59:58+00:00,0
10617,291446571,https://github.com/IObundle/iob-soc-picoversat.git,2020-08-30 10:15:48+00:00,,IObundle/iob-soc-picoversat,Verilog,iob-soc-picoversat,171158,1,2022-12-06 03:36:09+00:00,2
10618,299010693,https://github.com/cititude/pipeline.git,2020-09-27 10:49:58+00:00,"Homework for Fundamental Experiment of Digital Logic and Processor, Summer Term 2019-2020",cititude/pipeline,Verilog,pipeline,24,1,2020-10-07 05:46:14+00:00,0
10619,293900213,https://github.com/Dharmendradp/Verilog.git,2020-09-08 18:53:10+00:00,Verilog RTL Designs & testbenches,Dharmendradp/Verilog,Verilog,Verilog,22,1,2021-02-15 09:59:36+00:00,0
10620,301075466,https://github.com/GVictorsd/simple-8bitComputer.git,2020-10-04 08:16:32+00:00,A simple 8 bit computer using Verilog HDL.,GVictorsd/simple-8bitComputer,Verilog,simple-8bitComputer,117,1,2022-12-11 07:13:18+00:00,0
10621,300221697,https://github.com/AnkitaMoholkar/Pipelined-Multiply-and-Accumulate-.git,2020-10-01 09:27:26+00:00,,AnkitaMoholkar/Pipelined-Multiply-and-Accumulate-,Verilog,Pipelined-Multiply-and-Accumulate-,11,1,2021-02-25 20:14:42+00:00,0
10622,300986209,https://github.com/grahamjonesgs/LCD_SPI_controller_16_bit.git,2020-10-03 21:43:09+00:00,FPGA program simple 16 bit controller for LCD ili9341 over SPI,grahamjonesgs/LCD_SPI_controller_16_bit,Verilog,LCD_SPI_controller_16_bit,399087,1,2023-11-26 15:17:34+00:00,0
10623,291689046,https://github.com/vnegnev/ocra_grad_ctrl.git,2020-08-31 10:49:57+00:00,Gradient-DAC support core in OCRA HDL design,vnegnev/ocra_grad_ctrl,Verilog,ocra_grad_ctrl,164,1,2023-12-14 10:15:11+00:00,1
10624,298598057,https://github.com/JocFrye/HNG_2020FPGA_DESIGN.git,2020-09-25 14:35:34+00:00,,JocFrye/HNG_2020FPGA_DESIGN,Verilog,HNG_2020FPGA_DESIGN,1761,1,2021-02-22 02:20:01+00:00,0
10625,295111715,https://github.com/hei-jung/digitalClockHDL.git,2020-09-13 08:43:36+00:00,2019년 HDL응용설계 과제 코드 정리,hei-jung/digitalClockHDL,Verilog,digitalClockHDL,528,1,2023-03-04 02:45:55+00:00,0
10626,298766903,https://github.com/vulkanbets/CORDIC2.git,2020-09-26 08:04:51+00:00,,vulkanbets/CORDIC2,Verilog,CORDIC2,16,1,2023-05-24 06:16:46+00:00,0
10627,297760450,https://github.com/mor1ins/fpga-projects.git,2020-09-22 20:10:03+00:00,,mor1ins/fpga-projects,Verilog,fpga-projects,1601,1,2022-06-19 00:14:00+00:00,0
10628,297927546,https://github.com/Nagharjun17/Finite_State_Vending_Machine_Verilog.git,2020-09-23 09:59:36+00:00,,Nagharjun17/Finite_State_Vending_Machine_Verilog,Verilog,Finite_State_Vending_Machine_Verilog,2,1,2021-07-28 07:19:26+00:00,0
10629,299599644,https://github.com/tbh111/Digital-lock.git,2020-09-29 11:45:16+00:00,A digital lock implemented by Verilog,tbh111/Digital-lock,Verilog,Digital-lock,130,1,2021-12-30 11:06:33+00:00,0
10630,301463515,https://github.com/VsIG-official/Architecture-Of-Computer.git,2020-10-05 15:58:26+00:00,🖥Architecute Of Computer,VsIG-official/Architecture-Of-Computer,Verilog,Architecture-Of-Computer,191830,1,2021-01-30 16:13:58+00:00,1
10631,292692706,https://github.com/armixz/3bit-truth-table.git,2020-09-03 22:25:49+00:00,"Modules : AND, OR, XOR, NOT, NAND, NOR, XNOR, F1, F2(custom function)",armixz/3bit-truth-table,Verilog,3bit-truth-table,76,1,2023-03-04 23:54:38+00:00,0
10632,291677457,https://github.com/apoorvsingh2000/Ripple-carry-adder-8-bit.git,2020-08-31 09:52:31+00:00,Verilog code for a 8 bit ripple carry adder using 4 bit ripple carry adder,apoorvsingh2000/Ripple-carry-adder-8-bit,Verilog,Ripple-carry-adder-8-bit,0,1,2020-10-11 10:20:06+00:00,0
10633,296800642,https://github.com/hetsthr/SPAD_iTOF.git,2020-09-19 06:26:16+00:00,A fully digital circuit implementation of SPAD based indirect time of flight circuit.,hetsthr/SPAD_iTOF,Verilog,SPAD_iTOF,15579,1,2021-05-13 22:15:56+00:00,0
10634,294131538,https://github.com/zkzhoufd/FID-SOC.git,2020-09-09 14:07:31+00:00,,zkzhoufd/FID-SOC,Verilog,FID-SOC,647778,1,2022-04-19 04:42:24+00:00,0
10635,293568012,https://github.com/cyberfantom2000/pcma_compensator.git,2020-09-07 15:40:54+00:00,,cyberfantom2000/pcma_compensator,Verilog,pcma_compensator,21,1,2022-06-29 23:25:21+00:00,0
10636,294167541,https://github.com/unal-edigital1-lab/lab00-psmedinadi22.git,2020-09-09 16:23:22+00:00,lab00-psmedinadi22 created by GitHub Classroom,unal-edigital1-lab/lab00-psmedinadi22,Verilog,lab00-psmedinadi22,232,1,2023-05-16 17:20:49+00:00,0
10637,297005109,https://github.com/rithikrathi19/RV32I-based-RISC-V-Pipeline-Processor.git,2020-09-20 04:58:44+00:00,,rithikrathi19/RV32I-based-RISC-V-Pipeline-Processor,Verilog,RV32I-based-RISC-V-Pipeline-Processor,6655,1,2023-11-08 07:27:27+00:00,1
10638,292766014,https://github.com/larigit/SERIAL_COMMUNICATION_FPGA_BNO055.git,2020-09-04 06:17:34+00:00,,larigit/SERIAL_COMMUNICATION_FPGA_BNO055,Verilog,SERIAL_COMMUNICATION_FPGA_BNO055,4225,1,2022-11-04 08:54:55+00:00,0
10639,292915300,https://github.com/lixali/FPGA_PPR.git,2020-09-04 18:06:08+00:00,,lixali/FPGA_PPR,Verilog,FPGA_PPR,86483,1,2021-03-29 13:37:21+00:00,1
10640,297637287,https://github.com/giathinhlenguyen/Floating-Point-ALU-32bit.git,2020-09-22 12:11:19+00:00,A Floating Point ALU 32bit with standard IEEE 754 32bit-Single Precision ,giathinhlenguyen/Floating-Point-ALU-32bit,Verilog,Floating-Point-ALU-32bit,2306,1,2022-03-26 13:10:29+00:00,1
10641,300771233,https://github.com/lilyli5924/3DQ5.git,2020-10-03 01:20:58+00:00,,lilyli5924/3DQ5,Verilog,3DQ5,13726,1,2022-10-19 18:29:58+00:00,0
10642,297405233,https://github.com/maarizalmamun/hardware-img-decomp-algo.git,2020-09-21 16:58:09+00:00,"This project utilizes a Verilog Register Transfer Level hardware implementation to convert compressed bitstream data to its original uncompressed 320x240 pixel image. This project involves interfacing with various controllers (eg. VGA, UART), developing a state table to establish Finite State Machines to load data, perform matrix multiplication, and reading/writing data back to RAM given finite resources (RAM, Multiplication units).",maarizalmamun/hardware-img-decomp-algo,Verilog,hardware-img-decomp-algo,173,1,2024-03-03 01:13:25+00:00,2
10643,297609147,https://github.com/TanishqSaini/Verilog-HDL.git,2020-09-22 10:05:07+00:00,Exploring and designing logical circuits in Verilog,TanishqSaini/Verilog-HDL,Verilog,Verilog-HDL,15,1,2020-09-24 04:55:04+00:00,0
10644,295456761,https://github.com/BobbyBBY/MultiCycleCPU.git,2020-09-14 15:21:59+00:00,多周期CPU，verilog,BobbyBBY/MultiCycleCPU,Verilog,MultiCycleCPU,9,1,2023-08-28 00:19:37+00:00,0
10645,295597949,https://github.com/alan861130/Computer-architecture.git,2020-09-15 02:55:37+00:00,Course taken in NCTU 2018,alan861130/Computer-architecture,Verilog,Computer-architecture,10178,1,2021-11-16 08:05:02+00:00,0
10646,296524801,https://github.com/4spol/verdi_study.git,2020-09-18 05:41:26+00:00,fsdb  fast signal database,4spol/verdi_study,Verilog,verdi_study,5,1,2024-07-23 09:32:31+00:00,0
10647,294145545,https://github.com/WeiYuFei0217/Verilog.git,2020-09-09 14:58:32+00:00,Verilog  FPGA硬件设计入门,WeiYuFei0217/Verilog,,Verilog,5343,1,2024-10-17 15:09:45+00:00,0
10648,294088762,https://github.com/nimniorel/AES256_Verilog.git,2020-09-09 11:12:10+00:00,,nimniorel/AES256_Verilog,Verilog,AES256_Verilog,8,1,2023-04-30 05:17:55+00:00,0
10649,293242541,https://github.com/Prussian516/FPGAVerilogHDL.git,2020-09-06 09:20:24+00:00,The Repository focused on developing the FPGA based on Verilog Hardware Device Language.,Prussian516/FPGAVerilogHDL,Verilog,FPGAVerilogHDL,39,1,2020-09-15 07:24:12+00:00,0
10650,295275374,https://github.com/puttimeth/HwnSynLab.git,2020-09-14 01:46:50+00:00,keep Hwn Syn Lab 2110363,puttimeth/HwnSynLab,Verilog,HwnSynLab,27937,1,2021-09-28 06:53:29+00:00,0
10651,298729975,https://github.com/fabfish/Analog-and-Digital-Circuits-Lab.git,2020-09-26 03:31:43+00:00,Old files here,fabfish/Analog-and-Digital-Circuits-Lab,Verilog,Analog-and-Digital-Circuits-Lab,86907,1,2023-03-04 02:48:28+00:00,0
10652,298002469,https://github.com/yoshiki9636/stackmachine.git,2020-09-23 14:48:43+00:00,Stack machine based CPU for Tang Nano,yoshiki9636/stackmachine,Verilog,stackmachine,29,1,2021-10-18 09:13:25+00:00,0
10653,301194089,https://github.com/KJeanpol/ProyectosEmbebidos.git,2020-10-04 18:06:46+00:00,Todos los proyectos del curso de Introduccion a los Sistemas Embebidos,KJeanpol/ProyectosEmbebidos,Verilog,ProyectosEmbebidos,18777,1,2022-06-22 21:58:10+00:00,0
10654,291545607,https://github.com/FredrikAleksander/zebu.git,2020-08-30 20:20:57+00:00,Z80 Homebrew Computer Bus Controller,FredrikAleksander/zebu,Verilog,zebu,66,1,2022-04-02 06:21:36+00:00,1
10655,294328647,https://github.com/jhan1998/Computer_organizer_hw.git,2020-09-10 06:56:19+00:00,NCKU  Co homework,jhan1998/Computer_organizer_hw,Verilog,Computer_organizer_hw,2090,1,2022-07-06 08:43:07+00:00,0
10656,301215725,https://github.com/vulkanbets/Piecewise_Linear_Approximation_Verilog.git,2020-10-04 19:59:25+00:00,,vulkanbets/Piecewise_Linear_Approximation_Verilog,Verilog,Piecewise_Linear_Approximation_Verilog,10,1,2022-10-13 09:36:07+00:00,1
10657,295619923,https://github.com/sayeekumar332/PROCESSOR-MICROARCHITECTURE.git,2020-09-15 05:04:38+00:00,This is a repository exclusively created for providing open source verilog codes for various processor microarchitectures and various programming language based codes for research purpose,sayeekumar332/PROCESSOR-MICROARCHITECTURE,Verilog,PROCESSOR-MICROARCHITECTURE,257,1,2024-04-02 06:19:21+00:00,0
10658,292932502,https://github.com/mgtm98/Digital-Design-Stuff.git,2020-09-04 19:40:20+00:00,My projects during learning digital design  ,mgtm98/Digital-Design-Stuff,Verilog,Digital-Design-Stuff,188,1,2024-08-12 06:05:00+00:00,0
10659,298848164,https://github.com/BenAndrew310/nctu-digital-circuit-lab-2.git,2020-09-26 15:52:48+00:00,"In this lab, we have to design a circuit to do a 3x3 matrix multiplication using no more than 9 multipliers.",BenAndrew310/nctu-digital-circuit-lab-2,Verilog,nctu-digital-circuit-lab-2,4463,1,2023-10-15 13:59:41+00:00,0
10660,296309904,https://github.com/quhaaST/FPGA.git,2020-09-17 11:45:21+00:00,Innopolis FPGA course repository,quhaaST/FPGA,Verilog,FPGA,23545,1,2023-09-26 22:27:03+00:00,0
10661,296423772,https://github.com/nuPRISM/MAX10_rev0.git,2020-09-17 19:31:25+00:00,,nuPRISM/MAX10_rev0,Verilog,MAX10_rev0,144088,1,2023-10-12 14:52:05+00:00,2
10662,296748019,https://github.com/vegaluisjose/primitives.git,2020-09-18 23:17:31+00:00,,vegaluisjose/primitives,Verilog,primitives,1399,1,2022-06-14 03:09:40+00:00,0
10663,291502374,https://github.com/wesleygas/EmbAvanc.git,2020-08-30 15:55:19+00:00,Assignments for the SoC and embedded linux elective course,wesleygas/EmbAvanc,Verilog,EmbAvanc,791,1,2022-04-16 21:37:56+00:00,0
10664,294209519,https://github.com/jrolder/z80_fpga.git,2020-09-09 19:27:48+00:00,Verilog FPGA implementation of the Z80 microprocessor,jrolder/z80_fpga,Verilog,z80_fpga,434,1,2023-04-01 06:49:31+00:00,1
10665,293497707,https://github.com/olekkarlsen/OKK-MIST-MiniMig-AGA-Audio-Fixes-.git,2020-09-07 10:37:01+00:00,This repo has Paula with real PWM volume and 9bit DAC output,olekkarlsen/OKK-MIST-MiniMig-AGA-Audio-Fixes-,Verilog,OKK-MIST-MiniMig-AGA-Audio-Fixes-,151,1,2021-08-10 08:28:02+00:00,1
10666,292319328,https://github.com/Nitesh1421/Booth.git,2020-09-02 15:18:45+00:00,,Nitesh1421/Booth,Verilog,Booth,1,1,2020-09-02 15:23:30+00:00,0
10667,293893728,https://github.com/AbdullahAnsarii/XilinxMiniProjects.git,2020-09-08 18:24:43+00:00,Small scale verilog projects made on Xilinx ISE ,AbdullahAnsarii/XilinxMiniProjects,Verilog,XilinxMiniProjects,4,1,2022-06-20 17:55:05+00:00,0
10668,299151746,https://github.com/shasanamin/fpga-comm-with-aes.git,2020-09-28 01:10:51+00:00,FPGA-based Secure Communication using Advanced Encryption Standard (AES-128),shasanamin/fpga-comm-with-aes,Verilog,fpga-comm-with-aes,12,1,2022-04-26 01:42:30+00:00,0
10669,301468069,https://github.com/joelsanchezmoreno/MIRI_PD_core.git,2020-10-05 16:14:52+00:00,Core based on MIRI_PA_core but adding multithreading,joelsanchezmoreno/MIRI_PD_core,Verilog,MIRI_PD_core,4061,1,2021-03-21 09:48:42+00:00,0
10670,294236420,https://github.com/jaguar1700AD/A-pipelined-RISC-32-bit-processor-implemented-in-verilog.git,2020-09-09 21:44:00+00:00,,jaguar1700AD/A-pipelined-RISC-32-bit-processor-implemented-in-verilog,Verilog,A-pipelined-RISC-32-bit-processor-implemented-in-verilog,5,1,2023-12-08 16:16:06+00:00,0
10671,294139357,https://github.com/SecondFool/ECE385final_RUNNNN.git,2020-09-09 14:35:46+00:00,This is my ece385 final project - a game just runnnnnn!,SecondFool/ECE385final_RUNNNN,Verilog,ECE385final_RUNNNN,31361,1,2020-11-01 11:08:21+00:00,0
10672,295784723,https://github.com/tmahlburg/picosoc-basys3.git,2020-09-15 16:21:20+00:00,Wrapper module for the PicoSoC to support the Digilent Basys 3,tmahlburg/picosoc-basys3,Verilog,picosoc-basys3,8,1,2022-10-23 20:47:34+00:00,0
10673,294301785,https://github.com/rksingh23/Squareroot_verilog.git,2020-09-10 04:22:47+00:00,Calculate the square root of a 16-bit number,rksingh23/Squareroot_verilog,Verilog,Squareroot_verilog,2,1,2022-02-18 03:54:42+00:00,0
10674,294515492,https://github.com/vulkanbets/Fixed_Point_Datapath.git,2020-09-10 20:28:38+00:00,,vulkanbets/Fixed_Point_Datapath,Verilog,Fixed_Point_Datapath,4,1,2023-03-22 08:25:03+00:00,0
10675,300877011,https://github.com/neptuno-fpga/Amiga_MIST_AGA-master.git,2020-10-03 12:37:49+00:00,Unamiga,neptuno-fpga/Amiga_MIST_AGA-master,Verilog,Amiga_MIST_AGA-master,954,1,2021-10-22 22:21:52+00:00,0
10676,292390754,https://github.com/AkashNarayansvg/Cordic_algorithm.git,2020-09-02 20:44:23+00:00,Implementation of cordic algorithm in verilog,AkashNarayansvg/Cordic_algorithm,Verilog,Cordic_algorithm,596,1,2021-05-13 21:47:44+00:00,0
10677,300059657,https://github.com/walsha670/Digital-Systems-Verilog-Code.git,2020-09-30 20:52:38+00:00,Code developed for college digital systems course. Test cases designed for a Basys-3 board.,walsha670/Digital-Systems-Verilog-Code,Verilog,Digital-Systems-Verilog-Code,2,1,2020-10-02 17:10:59+00:00,0
10678,297170470,https://github.com/lukaz-r/processador-8-bits.git,2020-09-20 21:54:42+00:00,,lukaz-r/processador-8-bits,Verilog,processador-8-bits,256,1,2021-06-10 03:22:36+00:00,0
10679,295261291,https://github.com/electricdream11/FPGA_spi_protocol.git,2020-09-14 00:11:05+00:00,,electricdream11/FPGA_spi_protocol,Verilog,FPGA_spi_protocol,10,1,2020-09-16 13:39:57+00:00,0
10680,295310005,https://github.com/ozw1z5rd/RAM2E.git,2020-09-14 05:09:52+00:00,2MB Apple IIe extended 80-column card,ozw1z5rd/RAM2E,,RAM2E,17717,1,2021-09-13 01:30:41+00:00,0
10681,300749373,https://github.com/AmrMEid/AES-128-decryption-using-Verilog.git,2020-10-02 22:26:57+00:00,designing hardware using Verilog to decrypt AES message and implement the design with less than 3% of zynq FPGA resources in one-lab CU competition,AmrMEid/AES-128-decryption-using-Verilog,Verilog,AES-128-decryption-using-Verilog,22,1,2021-03-03 05:49:40+00:00,1
10682,305197324,https://github.com/ultraembedded/core_jpeg.git,2020-10-18 21:11:51+00:00,High throughput JPEG decoder in Verilog for FPGA,ultraembedded/core_jpeg,Verilog,core_jpeg,175,209,2024-10-15 14:24:23+00:00,42
10683,309937041,https://github.com/wuxx/icesugar-pro.git,2020-11-04 08:16:32+00:00,iCESugar series FPGA dev board,wuxx/icesugar-pro,Verilog,icesugar-pro,24960,167,2024-10-27 12:41:39+00:00,26
10684,312375773,https://github.com/efabless/caravel_mpw-one.git,2020-11-12 19:28:25+00:00,Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.,efabless/caravel_mpw-one,Verilog,caravel_mpw-one,3870957,134,2024-10-18 13:05:58+00:00,136
10685,311306901,https://github.com/AUCOHL/DFFRAM.git,2020-11-09 10:46:47+00:00,Standard Cell Library based Memory Compiler using FF/Latch cells,AUCOHL/DFFRAM,Verilog,DFFRAM,49236,133,2024-10-26 12:31:21+00:00,32
10686,302744426,https://github.com/lnis-uofu/SOFA.git,2020-10-09 20:16:35+00:00,SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA,lnis-uofu/SOFA,Verilog,SOFA,331338,131,2024-10-20 06:26:35+00:00,27
10687,307337830,https://github.com/lucky-wfw/ARM_AMBA_Design.git,2020-10-26 10:36:14+00:00,"Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.",lucky-wfw/ARM_AMBA_Design,Verilog,ARM_AMBA_Design,3073,110,2024-10-26 05:09:32+00:00,34
10688,310110826,https://github.com/AndresNavarro82/vt52-fpga.git,2020-11-04 20:30:00+00:00,,AndresNavarro82/vt52-fpga,Verilog,vt52-fpga,22199,95,2024-06-16 21:20:03+00:00,9
10689,302036724,https://github.com/ash-olakangal/RISC-V-Processor.git,2020-10-07 12:57:42+00:00,Verilog implementation of multi-stage 32-bit RISC-V processor,ash-olakangal/RISC-V-Processor,Verilog,RISC-V-Processor,141,74,2024-10-28 21:49:07+00:00,25
10690,304688708,https://github.com/Arlet/verilog-65C02-microcode.git,2020-10-16 17:00:01+00:00,"65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface",Arlet/verilog-65C02-microcode,Verilog,verilog-65C02-microcode,263,70,2024-08-22 19:51:32+00:00,14
10691,309166401,https://github.com/cebarobot/Introduction-to-Computer-Architecture-Exercises.git,2020-11-01 18:58:22+00:00,计算机体系结构 2020秋季 UCAS 《计算机体系结构基础》第 2 版课后习题,cebarobot/Introduction-to-Computer-Architecture-Exercises,Verilog,Introduction-to-Computer-Architecture-Exercises,2262,63,2024-10-20 13:43:22+00:00,12
10692,302706511,https://github.com/no2fpga/no2bootloader.git,2020-10-09 17:12:24+00:00,USB DFU bootloader gateware / firmware for FPGAs,no2fpga/no2bootloader,Verilog,no2bootloader,154,60,2024-10-19 18:44:53+00:00,14
10693,301889741,https://github.com/StefanSchippers/xschem_sky130.git,2020-10-07 00:43:09+00:00,XSCHEM symbol libraries for the Google-Skywater 130nm process design kit. ,StefanSchippers/xschem_sky130,Verilog,xschem_sky130,15550,58,2024-10-21 09:40:18+00:00,12
10694,303552524,https://github.com/rfhits/Computer-Organization-BUAA-2020.git,2020-10-13 01:12:47+00:00,北航6系CO课 BUAA CO,rfhits/Computer-Organization-BUAA-2020,Verilog,Computer-Organization-BUAA-2020,82663,54,2024-10-24 07:15:15+00:00,6
10695,312419019,https://github.com/wuhanstudio/nand2tetris-iverilog.git,2020-11-12 23:16:39+00:00,A 16-bit Hack CPU from scratch on FPGA.,wuhanstudio/nand2tetris-iverilog,Verilog,nand2tetris-iverilog,1184,44,2024-09-08 23:00:31+00:00,11
10696,303693183,https://github.com/fredrequin/verilator_xilinx.git,2020-10-13 12:18:45+00:00,Re-coded Xilinx primitives for Verilator use,fredrequin/verilator_xilinx,Verilog,verilator_xilinx,155,41,2024-10-28 05:51:36+00:00,3
10697,309292458,https://github.com/debtanu09/systolic_array_matrix_multiplier.git,2020-11-02 07:38:12+00:00,This is a verilog implementation of 4x4 systolic array multiplier,debtanu09/systolic_array_matrix_multiplier,Verilog,systolic_array_matrix_multiplier,6,36,2024-10-22 04:36:10+00:00,9
10698,302090988,https://github.com/irmo-de/xilinx-risc-v.git,2020-10-07 16:10:41+00:00,Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.,irmo-de/xilinx-risc-v,Verilog,xilinx-risc-v,181,36,2024-09-11 22:28:58+00:00,8
10699,302464770,https://github.com/ManuFerHi/N-GO.git,2020-10-08 21:22:13+00:00,,ManuFerHi/N-GO,Verilog,N-GO,29262,33,2024-10-28 12:44:20+00:00,5
10700,303755292,https://github.com/sfu-arch/SpGEMM.git,2020-10-13 15:56:56+00:00,,sfu-arch/SpGEMM,Verilog,SpGEMM,987,32,2024-10-25 06:40:14+00:00,2
10701,307203213,https://github.com/ultraembedded/core_jpeg_decoder.git,2020-10-25 22:13:07+00:00,HW JPEG decoder wrapper with AXI-4 DMA,ultraembedded/core_jpeg_decoder,Verilog,core_jpeg_decoder,12,31,2024-09-06 03:50:39+00:00,6
10702,305073486,https://github.com/AugustinJose1221/Video-Stitching.git,2020-10-18 10:15:39+00:00,,AugustinJose1221/Video-Stitching,Verilog,Video-Stitching,192,27,2024-09-20 21:49:02+00:00,8
10703,311204613,https://github.com/phillbush/legv8.git,2020-11-09 02:40:05+00:00,LEGv8 CPU implementation and some tools like a LEGv8 assembler,phillbush/legv8,Verilog,legv8,127,27,2024-06-18 14:32:45+00:00,6
10704,308292790,https://github.com/Wren6991/SmolDVI.git,2020-10-29 10:26:53+00:00,Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs,Wren6991/SmolDVI,Verilog,SmolDVI,248,26,2024-10-22 20:01:59+00:00,4
10705,310973684,https://github.com/ljgibbslf/SM2_core.git,2020-11-08 02:55:30+00:00,opensource crypto IP core,ljgibbslf/SM2_core,Verilog,SM2_core,11142,26,2024-09-30 08:02:23+00:00,12
10706,311017829,https://github.com/lucky-wfw/IC_System_Design.git,2020-11-08 08:32:25+00:00,"Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It also includes various common circuits, such as FIFO, RAM, state machine, and so on. All designs have been validated by Testbench and FPGA functions.",lucky-wfw/IC_System_Design,Verilog,IC_System_Design,131,24,2024-09-30 05:12:26+00:00,10
10707,309962866,https://github.com/maao666/HPDLA.git,2020-11-04 10:00:08+00:00,Systolic-array based Deep Learning Accelerator generator,maao666/HPDLA,Verilog,HPDLA,33,24,2024-05-30 21:53:47+00:00,5
10708,306448531,https://github.com/flexemg/flexemg_natelec.git,2020-10-22 20:14:17+00:00,Code and data repository for FlexEMG 2020 Nature Electronics publication.,flexemg/flexemg_natelec,Verilog,flexemg_natelec,1864273,23,2024-09-12 06:21:40+00:00,8
10709,303500047,https://github.com/IBM/raiden.git,2020-10-12 20:01:59+00:00,Raiden project,IBM/raiden,Verilog,raiden,792,22,2024-07-22 21:20:12+00:00,8
10710,304538441,https://github.com/EvgenyMuryshkin/qusoc.git,2020-10-16 06:25:07+00:00,QuSoC demo projects and template,EvgenyMuryshkin/qusoc,Verilog,qusoc,13324,21,2024-09-15 07:08:14+00:00,0
10711,302169013,https://github.com/racerxdl/biggateboy.git,2020-10-07 21:52:51+00:00,WIP Big FPGA Gameboy,racerxdl/biggateboy,Verilog,biggateboy,147,20,2023-08-29 06:13:53+00:00,1
10712,305359641,https://github.com/TheRainstorm/CO_ext_lab-CQU.git,2020-10-19 11:21:29+00:00,重庆大学计组（硬综）拓展实验；,TheRainstorm/CO_ext_lab-CQU,Verilog,CO_ext_lab-CQU,11848,20,2024-07-04 12:35:36+00:00,2
10713,309853114,https://github.com/bzeeno/riscv-cpu.git,2020-11-04 01:46:37+00:00,Pipelined RISC-V CPU,bzeeno/riscv-cpu,Verilog,riscv-cpu,1751,20,2024-10-14 18:31:44+00:00,1
10714,309153270,https://github.com/jha-lab/codebench.git,2020-11-01 17:45:12+00:00,[TECS'23] A project on the co-design of Accelerators and CNNs.,jha-lab/codebench,Verilog,codebench,1052250,19,2024-10-19 14:31:55+00:00,3
10715,305513866,https://github.com/yavuz650/RISC-V.git,2020-10-19 21:09:59+00:00,Repository for Hornet RISC-V Core,yavuz650/RISC-V,Verilog,RISC-V,1890,19,2024-09-05 14:25:08+00:00,7
10716,306061590,https://github.com/RPG-7/HGA101_GPU.git,2020-10-21 15:03:03+00:00,,RPG-7/HGA101_GPU,Verilog,HGA101_GPU,40819,16,2024-07-26 07:37:15+00:00,8
10717,306069609,https://github.com/RV-AT/PVS32_SoC.git,2020-10-21 15:31:45+00:00,"Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus",RV-AT/PVS32_SoC,Verilog,PVS32_SoC,10765,15,2024-05-24 07:07:14+00:00,4
10718,303359436,https://github.com/Elrori/4096bit-IDDMM-Verilog.git,2020-10-12 10:41:11+00:00,4096bit Iterative digit-digit Montgomery Multiplication in Verilog,Elrori/4096bit-IDDMM-Verilog,Verilog,4096bit-IDDMM-Verilog,10013,14,2024-10-23 08:50:10+00:00,5
10719,306808248,https://github.com/PXVI/ip_amba_apb_ms_rtl_v.git,2020-10-24 04:52:39+00:00,The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able  ),PXVI/ip_amba_apb_ms_rtl_v,Verilog,ip_amba_apb_ms_rtl_v,57,12,2024-08-28 09:20:19+00:00,5
10720,306362760,https://github.com/study34668/MiniMIPS32.git,2020-10-22 14:26:08+00:00,MiniMIPS32 五级流水线处理器 Verilog建模和Logisim建模,study34668/MiniMIPS32,Verilog,MiniMIPS32,330,12,2024-09-04 12:31:53+00:00,5
10721,309995731,https://github.com/forth32/vt52.git,2020-11-04 12:26:33+00:00,FPGA-версия терминалов VT52 и 15ИЭ-00-013,forth32/vt52,Verilog,vt52,5445,11,2024-06-27 18:47:49+00:00,5
10722,302269644,https://github.com/rvalles/dbus_ti_link_uart_verilog.git,2020-10-08 07:54:45+00:00,Verilog dbus (TI transfer bus) implementation and bridge to UART. High-performance link with TI calculators such as TI-89.,rvalles/dbus_ti_link_uart_verilog,Verilog,dbus_ti_link_uart_verilog,65,11,2024-10-20 17:19:05+00:00,0
10723,308259391,https://github.com/williamqwu/VE370-Pipelined-Processor.git,2020-10-29 08:11:28+00:00,An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) of UM-SJTU JI.,williamqwu/VE370-Pipelined-Processor,Verilog,VE370-Pipelined-Processor,1508,10,2024-07-13 02:04:33+00:00,2
10724,304235026,https://github.com/MiSTer-devel/AliceMC10_MiSTer.git,2020-10-15 06:47:46+00:00,Matra-Hachette Alice MC-10 for MiSTer FPGA,MiSTer-devel/AliceMC10_MiSTer,Verilog,AliceMC10_MiSTer,16258,10,2024-05-16 11:43:18+00:00,8
10725,305907241,https://github.com/ryanorendorff/sbtb-2020-type-safe-fpga.git,2020-10-21 04:24:16+00:00,Using Depdentent and Affine Types for robust FPGA programming,ryanorendorff/sbtb-2020-type-safe-fpga,Verilog,sbtb-2020-type-safe-fpga,8945,10,2024-07-29 14:37:13+00:00,1
10726,306321392,https://github.com/m8pple/elec50010-2020-verilog-lab.git,2020-10-22 11:55:08+00:00,Verilog lab material for ELEC50010 class,m8pple/elec50010-2020-verilog-lab,Verilog,elec50010-2020-verilog-lab,963,10,2022-09-01 11:13:57+00:00,10
10727,302618967,https://github.com/legokor/FPGA-MotorControl.git,2020-10-09 11:17:36+00:00,FPGA PWM generator and motor controller modules,legokor/FPGA-MotorControl,Verilog,FPGA-MotorControl,12,9,2024-05-15 13:16:08+00:00,4
10728,309163774,https://github.com/ultraembedded/core_mpx.git,2020-11-01 18:43:23+00:00,MPX is a open-source CPU which can execute code compiled for MIPS-I ISA,ultraembedded/core_mpx,Verilog,core_mpx,88,9,2022-12-15 02:30:37+00:00,1
10729,306788510,https://github.com/dan-rodrigues/ulx3s-bluetooth-gamepad.git,2020-10-24 02:19:52+00:00,Bluetooth gamepad receiver demo using ULX3S FPGA board + ESP32,dan-rodrigues/ulx3s-bluetooth-gamepad,Verilog,ulx3s-bluetooth-gamepad,869,9,2022-09-07 09:43:48+00:00,0
10730,304210495,https://github.com/seu-cs-class2/minisys-1a-cpu.git,2020-10-15 04:32:48+00:00,Minisys 1A CPU,seu-cs-class2/minisys-1a-cpu,Verilog,minisys-1a-cpu,57457,9,2024-01-10 11:38:01+00:00,2
10731,309507714,https://github.com/Hoi-Jeon/Verilog-for-Mic-in-Matrix-Creator.git,2020-11-02 22:13:08+00:00,Explanation of FPGA code for 8 PDM microphones in Matrix Creator,Hoi-Jeon/Verilog-for-Mic-in-Matrix-Creator,Verilog,Verilog-for-Mic-in-Matrix-Creator,2678,9,2024-08-14 11:34:11+00:00,3
10732,308906798,https://github.com/lawrie/ulx3s_mac128.git,2020-10-31 15:02:05+00:00,Macintosh 128 on the Ulx3s ECP5 FPGA,lawrie/ulx3s_mac128,Verilog,ulx3s_mac128,4356,9,2024-08-27 12:58:12+00:00,3
10733,303759974,https://github.com/Ashwin-Rajesh/Verilog_projects.git,2020-10-13 16:14:05+00:00,"Some beginner projects using verilog HDL, along with some documentation on basic syntax",Ashwin-Rajesh/Verilog_projects,Verilog,Verilog_projects,887,9,2024-10-17 10:46:18+00:00,1
10734,312493978,https://github.com/JackHCC/EGo1-Vivado-Lock.git,2020-11-13 06:40:10+00:00,"FPGA设计，借助Vivado和Ego1实验平台设计的密码锁【内附报告】（FPGA design, password lock designed by vivado and ego1 experimental platform [attached report]）",JackHCC/EGo1-Vivado-Lock,Verilog,EGo1-Vivado-Lock,13140,8,2024-10-11 16:33:26+00:00,0
10735,306097686,https://github.com/lnestor/sat_attack.git,2020-10-21 17:22:14+00:00,A basic implementation of a SAT attack on logic locking.,lnestor/sat_attack,Verilog,sat_attack,1126,8,2024-03-21 07:28:52+00:00,6
10736,301646776,https://github.com/YutaPic/FPU.git,2020-10-06 07:25:13+00:00,For CPU experiment,YutaPic/FPU,Verilog,FPU,204,8,2024-06-21 09:57:34+00:00,4
10737,311014216,https://github.com/pratikbhuran/Voting_Machine.git,2020-11-08 08:08:04+00:00,Voting machine implemented in verilog,pratikbhuran/Voting_Machine,Verilog,Voting_Machine,149,8,2024-06-09 06:24:13+00:00,1
10738,305128279,https://github.com/ChampionNan/RISCV.git,2020-10-18 15:05:27+00:00,,ChampionNan/RISCV,Verilog,RISCV,39165,7,2022-11-18 14:47:01+00:00,7
10739,308229377,https://github.com/kazkojima/x25519-fpga.git,2020-10-29 05:42:12+00:00,An FPGA implementation of some x25519 operations,kazkojima/x25519-fpga,Verilog,x25519-fpga,157,7,2024-10-24 06:54:38+00:00,3
10740,310765563,https://github.com/pandyah5/ECE241_Verilog.git,2020-11-07 04:18:46+00:00,This repo contains all the Verilog HDL files that I made during the course.,pandyah5/ECE241_Verilog,Verilog,ECE241_Verilog,370,6,2024-01-10 18:54:04+00:00,0
10741,305060094,https://github.com/sky-orion/FPGA-source.git,2020-10-18 08:53:23+00:00,2020年全国FPGA创新设计竞赛0329组项目源码,sky-orion/FPGA-source,Verilog,FPGA-source,85,6,2024-07-30 06:36:46+00:00,0
10742,305178519,https://github.com/kuashio/jimmy.git,2020-10-18 19:19:28+00:00,An 8-bit soft processor written in Verilog.,kuashio/jimmy,Verilog,jimmy,1125,6,2024-08-16 07:14:46+00:00,0
10743,311972717,https://github.com/dark-flames/RISCV-CPU.git,2020-11-11 13:04:06+00:00,RISCV-CPU written in Verilog,dark-flames/RISCV-CPU,Verilog,RISCV-CPU,132,6,2024-01-08 21:21:34+00:00,0
10744,307282317,https://github.com/Eswar001/SINGLE-PORT-RAM-USING-VERILOG.git,2020-10-26 06:39:22+00:00,"This Project describes a 64 bit x 8 bit single-port RAM design with common read and write addresses in Verilog. In computing, memory refers to a device that is used to store information for immediate use in a computer or related computer hardware device. It typically refers to semiconductor memory, specifically metal–oxide–semiconductor memory, where data is stored within MOS memory cells on a silicon integrated circuit chip.",Eswar001/SINGLE-PORT-RAM-USING-VERILOG,Verilog,SINGLE-PORT-RAM-USING-VERILOG,2427,6,2024-08-30 04:59:51+00:00,0
10745,312236194,https://github.com/yuangpeng/COD_projects.git,2020-11-12 10:03:11+00:00,,yuangpeng/COD_projects,Verilog,COD_projects,7131,5,2022-03-18 16:02:33+00:00,0
10746,307788900,https://github.com/jackproudfoot/fpga-bitcoin-miner.git,2020-10-27 18:12:41+00:00,Bitcoin miner for fpga for ECE350 final project.,jackproudfoot/fpga-bitcoin-miner,Verilog,fpga-bitcoin-miner,863,5,2024-07-24 17:01:36+00:00,3
10747,305015155,https://github.com/iamywang/sm4-verilog.git,2020-10-18 03:34:17+00:00,Verilog HDL code for SM4 algorithm.,iamywang/sm4-verilog,Verilog,sm4-verilog,37,5,2024-10-16 09:23:08+00:00,2
10748,311136979,https://github.com/mattvenn/seven_segment_seconds.git,2020-11-08 19:21:05+00:00,Demo project for Zero to ASIC course & presentations,mattvenn/seven_segment_seconds,Verilog,seven_segment_seconds,19,5,2024-02-23 20:45:29+00:00,1
10749,301764953,https://github.com/chiplicity/openfpga.git,2020-10-06 15:03:50+00:00,,chiplicity/openfpga,Verilog,openfpga,388487,5,2021-07-30 03:38:32+00:00,2
10750,310612704,https://github.com/Centre-for-Hardware-Security/TTech-LIB.git,2020-11-06 14:01:32+00:00,,Centre-for-Hardware-Security/TTech-LIB,Verilog,TTech-LIB,19693,5,2023-09-08 15:42:30+00:00,1
10751,309310809,https://github.com/ZYHowell/YPU.git,2020-11-02 08:54:09+00:00,YPU is a part of RISCV pipelined CPU for demo-use,ZYHowell/YPU,Verilog,YPU,19,5,2023-09-19 13:31:59+00:00,0
10752,311961998,https://github.com/mattvenn/multi-project-harness.git,2020-11-11 12:18:23+00:00,,mattvenn/multi-project-harness,Verilog,multi-project-harness,385,4,2021-03-12 21:39:52+00:00,4
10753,307692583,https://github.com/ootyyyyy/Real-time-binocular-stereo-vision-system-based-on-Xilinx-artix7.git,2020-10-27 12:28:43+00:00,,ootyyyyy/Real-time-binocular-stereo-vision-system-based-on-Xilinx-artix7,Verilog,Real-time-binocular-stereo-vision-system-based-on-Xilinx-artix7,1640,4,2023-12-18 08:52:29+00:00,1
10754,312676550,https://github.com/tomkhenry/SHA-1_Verilog.git,2020-11-13 20:28:37+00:00,"SHA-1 Encryption Algorithm created using Verilog. Project completed in the Fall of 2020 with contributions from Tom Henry, Mike Prieto, and Eli Nordan.",tomkhenry/SHA-1_Verilog,Verilog,SHA-1_Verilog,318,4,2023-06-13 07:12:48+00:00,0
10755,309036809,https://github.com/ZYSF/gen1cpu.git,2020-11-01 06:25:31+00:00,"Finally, a CPU that isn't mind-numbingly complex. Batteries sold separately.",ZYSF/gen1cpu,Verilog,gen1cpu,708,4,2023-08-07 22:38:08+00:00,1
10756,306006140,https://github.com/UESTClijin/BCH-encode-decode.git,2020-10-21 11:44:32+00:00,BCH encoder/decoder,UESTClijin/BCH-encode-decode,Verilog,BCH-encode-decode,8,4,2024-09-06 06:46:43+00:00,0
10757,303228869,https://github.com/neptuno-fpga/Next186_SoC.git,2020-10-11 23:08:00+00:00,Next186_SoC PC/XT core,neptuno-fpga/Next186_SoC,Verilog,Next186_SoC,770,4,2022-03-30 20:26:59+00:00,1
10758,312000753,https://github.com/kofinandi/alchitryau.git,2020-11-11 14:49:51+00:00,Modules and constraint file (xdc) for the Alchitry Au FPGA development board,kofinandi/alchitryau,Verilog,alchitryau,9,4,2024-07-17 22:10:00+00:00,0
10759,312343414,https://github.com/syahmisenpai97/jkff-counter.git,2020-11-12 17:07:57+00:00,jkff counter up verilog,syahmisenpai97/jkff-counter,Verilog,jkff-counter,4,4,2022-07-27 00:25:21+00:00,0
10760,303695095,https://github.com/asfdrwe/ASFRV32I.git,2020-10-13 12:25:34+00:00,small RISC-V RV32I implementation,asfdrwe/ASFRV32I,Verilog,ASFRV32I,1432,4,2024-01-26 02:21:11+00:00,1
10761,311336066,https://github.com/chinchwadkarrenuka/CNN-FPGA.git,2020-11-09 12:46:41+00:00,"This folder contains CNN layer such as Convolution, ReLU, Maxpool and fully connected implemented on FPGA",chinchwadkarrenuka/CNN-FPGA,Verilog,CNN-FPGA,79,4,2024-09-15 09:58:29+00:00,0
10762,305460067,https://github.com/marsohod4you/m2rpi-dpi2hdmi-display.git,2020-10-19 17:20:27+00:00,Use M2rpi FPGA board attached to Raspberry Pi3 as DPI-to-HDMI convertor. This allows to attach second HDMI monitor to RPI3 with resolution 1280x720,marsohod4you/m2rpi-dpi2hdmi-display,Verilog,m2rpi-dpi2hdmi-display,53,4,2022-06-06 02:14:00+00:00,1
10763,304360812,https://github.com/rggen/rggen-verilog-rtl.git,2020-10-15 14:57:58+00:00,Common Verilog RTL modules for RgGen,rggen/rggen-verilog-rtl,Verilog,rggen-verilog-rtl,87,4,2024-08-31 04:15:54+00:00,1
10764,307132436,https://github.com/NavidFayezi/Pipeline-MIPS.git,2020-10-25 15:43:44+00:00,,NavidFayezi/Pipeline-MIPS,Verilog,Pipeline-MIPS,1516,3,2022-01-29 16:02:40+00:00,0
10765,311806744,https://github.com/kendimce/sine_wave_generator.git,2020-11-10 23:09:46+00:00,verilog sine wave generator through LUT.,kendimce/sine_wave_generator,Verilog,sine_wave_generator,155,3,2024-03-26 10:37:03+00:00,0
10766,306530297,https://github.com/scsole/nano-morse-encoder.git,2020-10-23 04:37:12+00:00,Convert ASCII into Morse code on the Tang Nano using the UART interface,scsole/nano-morse-encoder,Verilog,nano-morse-encoder,44,3,2024-04-10 01:57:55+00:00,2
10767,312343912,https://github.com/syahmisenpai97/tff-counter-up.git,2020-11-12 17:09:49+00:00,t flip flop counter up verilog,syahmisenpai97/tff-counter-up,Verilog,tff-counter-up,4,3,2022-05-23 03:58:45+00:00,0
10768,306900903,https://github.com/DDoSolitary/buaa-computer-organization.git,2020-10-24 14:26:17+00:00,,DDoSolitary/buaa-computer-organization,Verilog,buaa-computer-organization,11156,3,2023-01-28 05:06:58+00:00,0
10769,304089095,https://github.com/fpgasystems/hashing-XeonFPGA.git,2020-10-14 17:33:32+00:00,,fpgasystems/hashing-XeonFPGA,Verilog,hashing-XeonFPGA,1796489,3,2022-05-25 23:16:28+00:00,2
10770,312342748,https://github.com/syahmisenpai97/2s-complement-verilog.git,2020-11-12 17:05:09+00:00,2's complement for verilog,syahmisenpai97/2s-complement-verilog,Verilog,2s-complement-verilog,3,3,2022-05-23 03:58:46+00:00,0
10771,306431452,https://github.com/LukasPettersson/Engr_697_RSA_Decrytion_module.git,2020-10-22 18:52:36+00:00,this is a repository for ENGR 697 (Senior Design Project),LukasPettersson/Engr_697_RSA_Decrytion_module,Verilog,Engr_697_RSA_Decrytion_module,1284,3,2024-08-20 01:58:12+00:00,1
10772,312340892,https://github.com/syahmisenpai97/7-segment-verilog.git,2020-11-12 16:57:27+00:00,2 led of 7 segment verilog 0 to 99,syahmisenpai97/7-segment-verilog,Verilog,7-segment-verilog,12,3,2022-05-23 03:58:38+00:00,0
10773,310181415,https://github.com/purang2/PingpongGame_SoC.git,2020-11-05 03:33:54+00:00,"SoC HW,SW 설계 프로젝트: ELEC/SoC설계 및 프로그래밍/2020 1학기/경북대학교 문병인 교수님",purang2/PingpongGame_SoC,Verilog,PingpongGame_SoC,1052,3,2024-01-07 02:44:53+00:00,1
10774,306673265,https://github.com/abhishek2002228/RISCV_MYTH_CORE.git,2020-10-23 15:17:40+00:00,RISCV-MYTH Core,abhishek2002228/RISCV_MYTH_CORE,Verilog,RISCV_MYTH_CORE,1108,3,2021-06-06 16:54:21+00:00,0
10775,312618494,https://github.com/AISkyLab/EPM240T100C5N-MiniBoard-Examples.git,2020-11-13 15:50:21+00:00,Example Verilog code for AISkyLab-EPM240-570-100Pin-MiniBoard,AISkyLab/EPM240T100C5N-MiniBoard-Examples,Verilog,EPM240T100C5N-MiniBoard-Examples,12340,3,2023-07-06 08:42:21+00:00,0
10776,312345743,https://github.com/syahmisenpai97/relative-magnitude-detector.git,2020-11-12 17:16:51+00:00,Verilog relative-magnitude detector,syahmisenpai97/relative-magnitude-detector,Verilog,relative-magnitude-detector,7,3,2022-05-23 03:58:42+00:00,0
10777,310741019,https://github.com/alecamaracm/LED-Matrix-with-Render-and-HDMI-support.git,2020-11-07 01:14:36+00:00,LED Matrix driver with support rendering/overlay of content on top of an HDMI input,alecamaracm/LED-Matrix-with-Render-and-HDMI-support,Verilog,LED-Matrix-with-Render-and-HDMI-support,18171,3,2024-07-25 09:04:24+00:00,0
10778,308382313,https://github.com/SergiuBabin/Laboratoare-CN2.git,2020-10-29 16:12:00+00:00,Calculatoare Numerice 2,SergiuBabin/Laboratoare-CN2,Verilog,Laboratoare-CN2,2596,3,2023-10-30 10:19:13+00:00,0
10779,307564549,https://github.com/KJeanpol/ASIP-Vectorial.git,2020-10-27 02:34:00+00:00,,KJeanpol/ASIP-Vectorial,Verilog,ASIP-Vectorial,119617,3,2022-06-22 21:57:38+00:00,0
10780,307724983,https://github.com/dkaerit/EDC.git,2020-10-27 14:23:04+00:00,Estructura de computadores,dkaerit/EDC,Verilog,EDC,4997,3,2023-01-04 00:12:43+00:00,0
10781,302716081,https://github.com/neptuno-fpga/Arcade-CPS1.git,2020-10-09 17:55:23+00:00,Capcom CPS1 by Jotego,neptuno-fpga/Arcade-CPS1,Verilog,Arcade-CPS1,136832,3,2023-10-18 09:52:08+00:00,0
10782,311066400,https://github.com/aparajith21/Dadda_multiplier.git,2020-11-08 13:15:26+00:00,A 16-bit dadda multiplier using a 4:2 compressor,aparajith21/Dadda_multiplier,Verilog,Dadda_multiplier,214,3,2023-02-10 12:30:42+00:00,0
10783,311347853,https://github.com/JianmingTONG/AreaPower.git,2020-11-09 13:30:45+00:00,The repo implement area and power estimation using synopsys design compiler,JianmingTONG/AreaPower,Verilog,AreaPower,4413,3,2024-02-27 06:58:52+00:00,0
10784,312345176,https://github.com/syahmisenpai97/counter-up-and-down.git,2020-11-12 17:14:33+00:00,"Verilog.Design a 3-bit up and down counter that has an enable input X. When X=0, the counter will start counting down the value. When X=1, the counter continues to count up the value.",syahmisenpai97/counter-up-and-down,Verilog,counter-up-and-down,5,3,2022-05-23 03:58:43+00:00,0
10785,312327360,https://github.com/syahmisenpai97/verilog-alu.git,2020-11-12 16:05:01+00:00,Arithmetic logic unit multiplexer 3 to 1 and 5 to 1,syahmisenpai97/verilog-alu,Verilog,verilog-alu,544,3,2022-05-23 03:57:15+00:00,0
10786,304510661,https://github.com/annahung31/CA_2020.git,2020-10-16 03:34:57+00:00,Computer Architecture @NTU,annahung31/CA_2020,Verilog,CA_2020,1386,3,2023-10-09 07:37:44+00:00,1
10787,302939504,https://github.com/ByronHsu/Single-Cycle-MIPS-CPU.git,2020-10-10 16:07:41+00:00,2019 NTUEE Computer Architecture Final Project,ByronHsu/Single-Cycle-MIPS-CPU,Verilog,Single-Cycle-MIPS-CPU,11362,3,2023-03-05 06:33:22+00:00,0
10788,309278415,https://github.com/efabless/nm.git,2020-11-02 06:30:34+00:00,,efabless/nm,Verilog,nm,44561,2,2022-03-17 19:23:34+00:00,1
10789,307643612,https://github.com/skylight0306/ALU-Multiplier-Design.git,2020-10-27 09:10:53+00:00,,skylight0306/ALU-Multiplier-Design,Verilog,ALU-Multiplier-Design,1822,2,2021-08-07 13:28:41+00:00,0
10790,304697788,https://github.com/ManjunathKalmath/RISCV-RV32I.git,2020-10-16 17:40:30+00:00, Hardware implementation of RV32I,ManjunathKalmath/RISCV-RV32I,Verilog,RISCV-RV32I,74,2,2023-09-07 07:18:49+00:00,3
10791,309929869,https://github.com/aik2mlj/RISC-V-CPU.git,2020-11-04 07:48:42+00:00,RISCV32I CPU homework written in verilog,aik2mlj/RISC-V-CPU,Verilog,RISC-V-CPU,139,2,2023-12-04 15:22:48+00:00,0
10792,305662663,https://github.com/joshajohnson/ecp5-mini-projects.git,2020-10-20 09:52:02+00:00,,joshajohnson/ecp5-mini-projects,Verilog,ecp5-mini-projects,65,2,2022-10-31 04:40:43+00:00,1
10793,305327568,https://github.com/xiaoshou-zheng/A-Simple-RISC-Core.git,2020-10-19 09:14:39+00:00,用Verilog实现了一个自定义指令集的极简RISC核,xiaoshou-zheng/A-Simple-RISC-Core,Verilog,A-Simple-RISC-Core,6,2,2022-03-29 05:37:31+00:00,1
10794,309720730,https://github.com/teekamkhandelwal/verilog_memeory.git,2020-11-03 14:59:30+00:00,,teekamkhandelwal/verilog_memeory,Verilog,verilog_memeory,8,2,2021-04-28 18:22:53+00:00,0
10795,310383258,https://github.com/miladebrahimipour/Adaam_ICCAD2020.git,2020-11-05 18:21:10+00:00,,miladebrahimipour/Adaam_ICCAD2020,Verilog,Adaam_ICCAD2020,108561,2,2022-09-14 05:14:14+00:00,0
10796,308234692,https://github.com/jborza/fpga-ps2-typewriter.git,2020-10-29 06:12:05+00:00,,jborza/fpga-ps2-typewriter,Verilog,fpga-ps2-typewriter,10,2,2023-03-13 05:47:14+00:00,0
10797,304892161,https://github.com/shoaibdipu/BRACU_CSE460_VLSIDesign.git,2020-10-17 14:09:52+00:00,"CSE 460 : VLSI Design [CSE, BRACU]",shoaibdipu/BRACU_CSE460_VLSIDesign,Verilog,BRACU_CSE460_VLSIDesign,10260,2,2024-05-28 16:38:08+00:00,0
10798,302401313,https://github.com/neptuno-fpga/Arcade-Gaplus.git,2020-10-08 16:33:47+00:00,,neptuno-fpga/Arcade-Gaplus,Verilog,Arcade-Gaplus,136897,2,2021-10-22 22:22:15+00:00,0
10799,303978023,https://github.com/mcleod-ideafix/i8088_tester.git,2020-10-14 10:20:05+00:00,A small core and board to test Intel 8088 chips for minimal functionality,mcleod-ideafix/i8088_tester,Verilog,i8088_tester,775,2,2020-10-14 23:38:15+00:00,1
10800,311514574,https://github.com/ross-hugo/Gate_Level_Trojans.git,2020-11-10 01:47:04+00:00,This is a project for my hardware security class that takes in a gate level design for a circuit and then adds the defined trojan to the design,ross-hugo/Gate_Level_Trojans,Verilog,Gate_Level_Trojans,22,2,2021-07-29 02:10:40+00:00,0
10801,305710537,https://github.com/alessionaclerio22/Integrated-Systems-Architecture-Labs.git,2020-10-20 13:06:01+00:00,,alessionaclerio22/Integrated-Systems-Architecture-Labs,Verilog,Integrated-Systems-Architecture-Labs,59885,2,2023-11-24 15:55:13+00:00,0
10802,304856927,https://github.com/14010007517/CO_ext_lab-CQU.git,2020-10-17 10:55:35+00:00,重庆大学计算机硬综拓展实验，对应在写的教材。,14010007517/CO_ext_lab-CQU,,CO_ext_lab-CQU,0,2,2024-04-07 01:11:37+00:00,0
10803,311443777,https://github.com/RAPcores/caravel_rapcores.git,2020-11-09 19:29:10+00:00,rapcore ASIC prototype on the openmpw/caravel shuttle ,RAPcores/caravel_rapcores,Verilog,caravel_rapcores,1932851,2,2024-08-22 19:52:59+00:00,0
10804,304172734,https://github.com/gabewehrle/VgaTextMode.git,2020-10-15 01:00:37+00:00,"Standard 16 color, 80 x 30 character VGA text mode on the DE10-Lite FPGA",gabewehrle/VgaTextMode,Verilog,VgaTextMode,6712,2,2024-07-08 17:47:02+00:00,0
10805,306642984,https://github.com/virtualsecureplatform/Sudachi.git,2020-10-23 13:18:37+00:00,,virtualsecureplatform/Sudachi,Verilog,Sudachi,428,2,2024-10-03 11:13:40+00:00,0
10806,308917416,https://github.com/HasinduKariyawasam/Multicore-Processor-Design.git,2020-10-31 15:54:26+00:00,,HasinduKariyawasam/Multicore-Processor-Design,Verilog,Multicore-Processor-Design,204,2,2021-12-24 13:39:05+00:00,0
10807,307101406,https://github.com/GongZheng/KLEIN.git,2020-10-25 13:09:21+00:00,The source codes of the KLEIN block cipher,GongZheng/KLEIN,Verilog,KLEIN,54,2,2024-06-09 14:10:10+00:00,0
10808,309068735,https://github.com/Tushu19/16-bit-RISC-processor.git,2020-11-01 10:13:19+00:00,Verilog code for ALU and Control unit of a 16-Bit RISC processor,Tushu19/16-bit-RISC-processor,Verilog,16-bit-RISC-processor,6,2,2021-05-21 13:25:16+00:00,0
10809,303464462,https://github.com/asanaullah/edge_testbed.git,2020-10-12 17:27:41+00:00,,asanaullah/edge_testbed,Verilog,edge_testbed,115,2,2022-04-20 09:47:29+00:00,2
10810,302574888,https://github.com/sids174/Square-Root-Carry-Select-Adder.git,2020-10-09 08:06:35+00:00,Implementation of Square Root Carry Select Adder in Verilog,sids174/Square-Root-Carry-Select-Adder,Verilog,Square-Root-Carry-Select-Adder,173,2,2024-05-29 23:30:28+00:00,0
10811,303123354,https://github.com/qiaosiyi/dflow.git,2020-10-11 13:09:44+00:00,,qiaosiyi/dflow,Verilog,dflow,13,2,2020-10-12 07:21:40+00:00,0
10812,306285089,https://github.com/Live4dreamCH/Computer-Organization-Experiment.git,2020-10-22 09:19:22+00:00,2020年第一学期西交计组实验,Live4dreamCH/Computer-Organization-Experiment,Verilog,Computer-Organization-Experiment,192,2,2022-12-18 13:57:04+00:00,0
10813,308047930,https://github.com/Xiaoni-61/Computer_Organization_CourseProject.git,2020-10-28 14:48:04+00:00,,Xiaoni-61/Computer_Organization_CourseProject,Verilog,Computer_Organization_CourseProject,4554,2,2020-10-30 13:44:13+00:00,0
10814,304629110,https://github.com/ujjawalece/Verilog-code-for-different-modes-of-DES.git,2020-10-16 13:03:20+00:00,Verilog code for different modes of DES,ujjawalece/Verilog-code-for-different-modes-of-DES,Verilog,Verilog-code-for-different-modes-of-DES,26565,2,2023-12-17 18:33:05+00:00,1
10815,309570850,https://github.com/CSCI-442-Mines/project-4-starter.git,2020-11-03 04:16:58+00:00,,CSCI-442-Mines/project-4-starter,Verilog,project-4-starter,1933,2,2024-10-10 04:23:05+00:00,3
10816,311260790,https://github.com/skylight0306/FSM_CoinMachine.git,2020-11-09 07:45:48+00:00,,skylight0306/FSM_CoinMachine,Verilog,FSM_CoinMachine,8,2,2021-08-07 13:28:54+00:00,0
10817,308951493,https://github.com/VladikNeVladik/Quantum-Random-Number-Generator.git,2020-10-31 18:52:06+00:00,LED + single photon photoamplifier detection + analog signal amplifier + FPGA + UART-transmitter to PC = 250kbps Quantum Random Number Generator,VladikNeVladik/Quantum-Random-Number-Generator,Verilog,Quantum-Random-Number-Generator,7,2,2023-08-06 00:34:58+00:00,0
10818,307529884,https://github.com/nikossoultanis/VGA.git,2020-10-26 23:20:03+00:00,VGA driver using FPGA,nikossoultanis/VGA,Verilog,VGA,2,2,2021-12-23 08:15:53+00:00,0
10819,306889384,https://github.com/Nettimi-Satya-Sai-Srinivas/AES-algorithm-verilog.git,2020-10-24 13:27:43+00:00,,Nettimi-Satya-Sai-Srinivas/AES-algorithm-verilog,Verilog,AES-algorithm-verilog,59,2,2022-02-20 17:54:17+00:00,2
10820,312583307,https://github.com/sai-kaushik-s/16-bit-Kogge-Stone-Adder.git,2020-11-13 13:28:18+00:00,,sai-kaushik-s/16-bit-Kogge-Stone-Adder,Verilog,16-bit-Kogge-Stone-Adder,179,2,2020-11-16 13:14:13+00:00,1
10821,307608555,https://github.com/shohamc1/50002-1D.git,2020-10-27 06:36:51+00:00,ISTD 50.002 Computation Structures Beta CPU [SUTD],shohamc1/50002-1D,Verilog,50002-1D,4538,2,2023-01-28 07:34:45+00:00,0
10822,310778131,https://github.com/kazkojima/sha3-fpga.git,2020-11-07 05:56:03+00:00,An SHA3 digest module on ECP5 on top of freecores/sha3,kazkojima/sha3-fpga,Verilog,sha3-fpga,7,2,2023-07-09 10:03:25+00:00,1
10823,312118852,https://github.com/robbruern/5-Stage_RISC-V_Processor.git,2020-11-11 23:49:23+00:00,"Worked on a team of 3 to complete a pipelined RISC-V processor from scratch in System Verilog, complete with dual L1 Caches, a L2 cache, prefetching, and a branch predictor.",robbruern/5-Stage_RISC-V_Processor,Verilog,5-Stage_RISC-V_Processor,1199,2,2023-05-17 11:12:14+00:00,1
10824,311157007,https://github.com/dominic-meads/Quartus-Projects.git,2020-11-08 21:19:51+00:00,Projects with Quartus Prime software and Intel/Altera FPGAs,dominic-meads/Quartus-Projects,Verilog,Quartus-Projects,24,2,2023-09-23 23:17:13+00:00,6
10825,311077568,https://github.com/fedemic/ISA_2020_Group_09.git,2020-11-08 14:13:05+00:00,Integrated Systems Architecture - FIR filter,fedemic/ISA_2020_Group_09,Verilog,ISA_2020_Group_09,2616,2,2023-11-17 18:59:18+00:00,0
10826,312323932,https://github.com/zhangshijie1998/MIPS-CPU.git,2020-11-12 15:51:36+00:00,A simple 5 stage pipelined CPU based on MIPS.,zhangshijie1998/MIPS-CPU,Verilog,MIPS-CPU,115,2,2021-07-08 08:07:28+00:00,0
10827,308757378,https://github.com/cheevang6/RISC-V_FreeRTOS_Computer_Vision.git,2020-10-30 22:31:02+00:00,"This is a repository for the ""Full Stack RISC-V SoC Accelerations for AI Computer Vision Application""",cheevang6/RISC-V_FreeRTOS_Computer_Vision,Verilog,RISC-V_FreeRTOS_Computer_Vision,699785,2,2023-11-09 11:24:34+00:00,0
10828,305637492,https://github.com/GVictorsd/Error-correctionCodes.git,2020-10-20 08:16:50+00:00,,GVictorsd/Error-correctionCodes,Verilog,Error-correctionCodes,17,2,2022-05-02 22:00:38+00:00,2
10829,305697346,https://github.com/CristiSandu/CN2.git,2020-10-20 12:16:15+00:00,Implementarea unui procesor RISC-V,CristiSandu/CN2,Verilog,CN2,144333,2,2023-10-30 10:18:00+00:00,0
10830,306842575,https://github.com/ippond/cordic_sincos.git,2020-10-24 08:48:59+00:00,,ippond/cordic_sincos,Verilog,cordic_sincos,508,2,2023-11-30 01:41:32+00:00,1
10831,310025316,https://github.com/Chennex/Ethernet-Switch.git,2020-11-04 14:23:32+00:00,,Chennex/Ethernet-Switch,Verilog,Ethernet-Switch,5350,2,2024-04-29 02:01:16+00:00,5
10832,308996344,https://github.com/BabarZKhan/Kiwi-compiler-HLS.git,2020-11-01 00:27:30+00:00,"Kiwi was developed at the University of Cambridge Computer Laboratory and Microsoft Research Limited, headed by **David Greaves (UoCCL)** and **Satnam Singh (MRL)**",BabarZKhan/Kiwi-compiler-HLS,Verilog,Kiwi-compiler-HLS,8263,2,2022-09-04 12:38:30+00:00,0
10833,312624322,https://github.com/wjdwls0630/khu_sensor_65n.git,2020-11-13 16:14:10+00:00,khu_sensor_65n,wjdwls0630/khu_sensor_65n,Verilog,khu_sensor_65n,90143,2,2020-11-20 08:46:30+00:00,2
10834,302345294,https://github.com/FFD-UAB/RISC-V-Instruction-sets-M-and-F.git,2020-10-08 13:14:52+00:00,"RTL modules development to expand a RISC-V RV32I core with the capabilities of the instructions sets M and F  by student from the UAB, Spain.",FFD-UAB/RISC-V-Instruction-sets-M-and-F,Verilog,RISC-V-Instruction-sets-M-and-F,86823,2,2024-06-14 04:00:09+00:00,2
10835,310598185,https://github.com/jzhang38/FPGA_Snake_Game_Using_16bit_CPU.git,2020-11-06 12:59:33+00:00,"reckoning, judgement, apocalypse",jzhang38/FPGA_Snake_Game_Using_16bit_CPU,Verilog,FPGA_Snake_Game_Using_16bit_CPU,59815,2,2024-10-09 20:50:58+00:00,1
10836,308930177,https://github.com/merledu/Core-SweRV-EH2--verilog.git,2020-10-31 16:58:47+00:00,,merledu/Core-SweRV-EH2--verilog,Verilog,Core-SweRV-EH2--verilog,2172,2,2023-07-28 08:23:17+00:00,1
10837,310839526,https://github.com/ian-lab/luke_xidian_lab.git,2020-11-07 12:26:57+00:00,路科验证西电课程实验,ian-lab/luke_xidian_lab,Verilog,luke_xidian_lab,1828,2,2023-05-02 16:35:55+00:00,0
10838,304815868,https://github.com/sai-palisetti/Functional-verification-of-PICORV-32-Processor.git,2020-10-17 06:46:47+00:00,System Verilog Layered Testbench,sai-palisetti/Functional-verification-of-PICORV-32-Processor,Verilog,Functional-verification-of-PICORV-32-Processor,757,2,2022-04-30 02:20:57+00:00,1
10839,311563492,https://github.com/dixiyao/SJTU_CS145.git,2020-11-10 06:12:55+00:00,Simple Five Level Pipeline CPU,dixiyao/SJTU_CS145,Verilog,SJTU_CS145,586,2,2022-07-14 11:22:30+00:00,0
10840,310676140,https://github.com/mmoshiurr/Obf_benchmarks_CAD4Assurance.git,2020-11-06 18:29:34+00:00,Obfuscated benchmarks being locked using sequential obfuscation technique: ProtectIP,mmoshiurr/Obf_benchmarks_CAD4Assurance,Verilog,Obf_benchmarks_CAD4Assurance,27810,2,2024-09-21 07:41:18+00:00,0
10841,304718690,https://github.com/DOOMKEKER/RISC-V_proc.git,2020-10-16 19:17:25+00:00,Processor on architecture RISC-V that i made on labs in university,DOOMKEKER/RISC-V_proc,Verilog,RISC-V_proc,44,2,2022-09-07 14:44:55+00:00,0
10842,311555294,https://github.com/acmoser/riscv_vt52.git,2020-11-10 05:28:01+00:00,"An attempt to cram picosoc (from the tinyfpga bx repository), vt52-fpga, and verilog-uart into one verilog wrapper.",acmoser/riscv_vt52,Verilog,riscv_vt52,467,2,2022-06-29 16:58:44+00:00,3
10843,306480341,https://github.com/EECS150/fpga_project_skeleton_fa20.git,2020-10-22 23:21:01+00:00,,EECS150/fpga_project_skeleton_fa20,Verilog,fpga_project_skeleton_fa20,1521,2,2024-05-22 10:37:36+00:00,3
10844,309372518,https://github.com/ardimr/ReinforcementLearning.git,2020-11-02 13:06:10+00:00,,ardimr/ReinforcementLearning,Verilog,ReinforcementLearning,572,1,2023-09-13 04:58:20+00:00,0
10845,308344837,https://github.com/semaphoric775/Simple-Acc.git,2020-10-29 13:57:10+00:00,A simple accumulator based on a RISC written in Verilog and System Verilog.,semaphoric775/Simple-Acc,Verilog,Simple-Acc,60,1,2020-10-30 21:36:18+00:00,0
10846,306517769,https://github.com/robertosc/PCI_capa_transmision.git,2020-10-23 03:16:21+00:00,,robertosc/PCI_capa_transmision,Verilog,PCI_capa_transmision,14860,1,2023-05-17 05:26:49+00:00,0
10847,307176723,https://github.com/L4rralde/PLD_2020.git,2020-10-25 19:32:49+00:00,,L4rralde/PLD_2020,Verilog,PLD_2020,99,1,2022-11-26 03:34:40+00:00,1
10848,311183916,https://github.com/ajs0429/EECS3201Project.git,2020-11-09 00:32:21+00:00,"EECS 3201 Final Project with @tuansydau. Built a simple robot with a DE-10 Lite FPGA, HC-SR04 ultrasonic sensor, and L298N motor controller. Contains VGA output capabilities to display the distance to the nearest object, and reacts to proximity by moving back or turning around.",ajs0429/EECS3201Project,Verilog,EECS3201Project,31783,1,2023-03-24 13:30:58+00:00,0
10849,307574918,https://github.com/Mayank-Parasar/verilog_code.git,2020-10-27 03:29:01+00:00,Contains sample verilog (HDL) code,Mayank-Parasar/verilog_code,Verilog,verilog_code,24,1,2024-07-09 10:34:59+00:00,1
10850,307651028,https://github.com/leoizzi/isa_labs.git,2020-10-27 09:39:29+00:00,Group 36 ISA labs,leoizzi/isa_labs,Verilog,isa_labs,46847,1,2023-12-16 09:20:15+00:00,0
10851,303062834,https://github.com/jborza/lcd-12864-graphic.git,2020-10-11 07:07:06+00:00,Verilog demo of graphic mode on the ST7920 128x64 LCD,jborza/lcd-12864-graphic,Verilog,lcd-12864-graphic,9,1,2024-02-27 21:06:40+00:00,0
10852,307631481,https://github.com/ManjunathKalmath/Digital_System_Design-Lab.git,2020-10-27 08:21:49+00:00,Contains all the basic Digital Circuits which are written in Verilog HDL,ManjunathKalmath/Digital_System_Design-Lab,Verilog,Digital_System_Design-Lab,9,1,2023-09-15 12:03:59+00:00,1
10853,306843074,https://github.com/ippond/crc.git,2020-10-24 08:51:59+00:00,,ippond/crc,Verilog,crc,1,1,2021-07-27 13:00:48+00:00,0
10854,307508460,https://github.com/AliRezaBeigy/ShiftRegister.git,2020-10-26 21:26:09+00:00,Verilog implementation of a shift register,AliRezaBeigy/ShiftRegister,Verilog,ShiftRegister,4,1,2021-11-29 16:26:04+00:00,1
10855,310272573,https://github.com/mattvenn/spi-reset-investigation.git,2020-11-05 11:04:38+00:00,,mattvenn/spi-reset-investigation,Verilog,spi-reset-investigation,336,1,2022-03-17 00:19:50+00:00,0
10856,308874034,https://github.com/tu-darmstadt-informatik/Computer-Microsystems.git,2020-10-31 12:12:38+00:00,Computer Microsystem,tu-darmstadt-informatik/Computer-Microsystems,Verilog,Computer-Microsystems,26800,1,2020-12-29 01:15:12+00:00,0
10857,311586595,https://github.com/AleLovesio/Laboratory_ISA_Group20.20.git,2020-11-10 08:02:07+00:00,Repository for Laboratory of the Politecnico di Torino Integrated Systems Architecture course Academic Year 2020/2021,AleLovesio/Laboratory_ISA_Group20.20,Verilog,Laboratory_ISA_Group20.20,43338,1,2024-02-21 09:32:31+00:00,0
10858,308529109,https://github.com/ArSpi/BUAA-CO-2020.git,2020-10-30 04:57:24+00:00,北航计组2020秋课下测试,ArSpi/BUAA-CO-2020,Verilog,BUAA-CO-2020,79772,1,2024-02-28 14:56:44+00:00,0
10859,305106799,https://github.com/mattliu123/Digital-system-design.git,2020-10-18 13:22:31+00:00,,mattliu123/Digital-system-design,Verilog,Digital-system-design,33624,1,2024-08-14 08:23:21+00:00,0
10860,312589932,https://github.com/sai-kaushik-s/64-bit-4-2-Compression-Dadda-Multiplier.git,2020-11-13 13:56:06+00:00,,sai-kaushik-s/64-bit-4-2-Compression-Dadda-Multiplier,Verilog,64-bit-4-2-Compression-Dadda-Multiplier,97,1,2020-11-13 16:02:29+00:00,0
10861,305124259,https://github.com/GabrielGiurgica/8-bit-MIPS-Processor.git,2020-10-18 14:46:14+00:00,A Verilog implementation of an 8-bit MIPS processor,GabrielGiurgica/8-bit-MIPS-Processor,Verilog,8-bit-MIPS-Processor,603,1,2024-10-08 19:01:01+00:00,0
10862,303000261,https://github.com/zzhang681/EE272_NOC.git,2020-10-10 22:27:02+00:00,,zzhang681/EE272_NOC,Verilog,EE272_NOC,13251,1,2022-02-18 16:00:15+00:00,1
10863,303100486,https://github.com/pmassolino/hw-gimli.git,2020-10-11 11:00:44+00:00,Gimli AEAD/Hash LWC hardware implementation,pmassolino/hw-gimli,Verilog,hw-gimli,189,1,2021-01-27 11:14:32+00:00,0
10864,308629136,https://github.com/wu-huipeng/FPGA.git,2020-10-30 12:49:33+00:00,A series of demos for learning FPGA ,wu-huipeng/FPGA,Verilog,FPGA,653,1,2020-12-31 02:59:39+00:00,0
10865,304785749,https://github.com/joat28/digital-circuits210.git,2020-10-17 03:03:33+00:00,"All codes in Digital circuits, including assignments and practice problems",joat28/digital-circuits210,Verilog,digital-circuits210,21,1,2020-12-09 05:00:29+00:00,0
10866,305109512,https://github.com/JimKnowler/alchitry-verilog-exercises.git,2020-10-18 13:35:46+00:00,Sequence of exercises used to learn Verilog on Alchitry Au FPGA ,JimKnowler/alchitry-verilog-exercises,Verilog,alchitry-verilog-exercises,76528,1,2023-04-28 21:01:39+00:00,0
10867,305561558,https://github.com/wolframalexa/HardwareDesign.git,2020-10-20 01:54:49+00:00,"Code for ECE311: Hardware Design at the Cooper Union, Fall 2020. Programming FPGAs in Verilog using Xilinx Vivado and ZedBoard.",wolframalexa/HardwareDesign,Verilog,HardwareDesign,10,1,2022-04-27 22:23:15+00:00,0
10868,309711330,https://github.com/zipotron/ziposoc.git,2020-11-03 14:27:02+00:00,,zipotron/ziposoc,Verilog,ziposoc,62,1,2022-05-19 21:35:43+00:00,0
10869,311941655,https://github.com/liordanis/MIPS-5-stage-pipeline-implementation.git,2020-11-11 10:49:30+00:00,,liordanis/MIPS-5-stage-pipeline-implementation,Verilog,MIPS-5-stage-pipeline-implementation,10,1,2022-09-29 10:46:37+00:00,0
10870,308785038,https://github.com/curlymess/ee108_final.git,2020-10-31 02:05:08+00:00,"Final Project for EE 108 - Music Synthesizer with custom extensions including chords, harmonics, interactive instrument editing, and more!",curlymess/ee108_final,Verilog,ee108_final,244,1,2023-03-20 21:57:20+00:00,0
10871,306999855,https://github.com/nettok/RV32E-tangprimer-multiprocessor.git,2020-10-25 01:01:52+00:00,,nettok/RV32E-tangprimer-multiprocessor,Verilog,RV32E-tangprimer-multiprocessor,24,1,2023-12-19 07:09:57+00:00,1
10872,312591970,https://github.com/Ashkan-Soleymani98/DigitalSystemsDesign---Fall2017-2018.git,2020-11-13 14:04:51+00:00,"  Digital Systems Design, Undergraduate Course (Fall 2017-2018), Sharif University of Technology, Instructor: Prof. Alireza Ejlali",Ashkan-Soleymani98/DigitalSystemsDesign---Fall2017-2018,Verilog,DigitalSystemsDesign---Fall2017-2018,4,1,2024-04-01 12:51:29+00:00,0
10873,303605369,https://github.com/coolcircle2020/Chisel-STFT-test.git,2020-10-13 06:12:11+00:00,用于写测试部分的个人仓库,coolcircle2020/Chisel-STFT-test,Verilog,Chisel-STFT-test,1089,1,2023-05-16 11:09:35+00:00,1
10874,306323585,https://github.com/atomsi7/Pipeline.git,2020-10-22 12:03:54+00:00,,atomsi7/Pipeline,Verilog,Pipeline,3385,1,2023-01-28 11:43:28+00:00,0
10875,309919213,https://github.com/rileychin/50.002-ALU.git,2020-11-04 07:05:31+00:00,,rileychin/50.002-ALU,Verilog,50.002-ALU,4071,1,2022-03-18 17:09:06+00:00,0
10876,307136121,https://github.com/liordanis/Artix7-XC7A100T-1CSG324C_LEDdisplay.git,2020-10-25 16:02:15+00:00,"Cycling through the message of ""0123456789abcdef"" using Artix7's led display",liordanis/Artix7-XC7A100T-1CSG324C_LEDdisplay,Verilog,Artix7-XC7A100T-1CSG324C_LEDdisplay,34,1,2022-09-29 10:46:35+00:00,0
10877,311733632,https://github.com/Gianmarco9/ISA05.git,2020-11-10 17:22:18+00:00,Labs ISA 2020/2021,Gianmarco9/ISA05,Verilog,ISA05,5102,1,2022-03-10 18:10:23+00:00,2
10878,311291319,https://github.com/rubensseva/spi-vivado.git,2020-11-09 09:46:25+00:00,,rubensseva/spi-vivado,Verilog,spi-vivado,1844,1,2020-12-15 21:54:08+00:00,0
10879,310613359,https://github.com/shadowoflight/CourseProjects.git,2020-11-06 14:04:23+00:00,A viterbi decoder for convolutional encoder,shadowoflight/CourseProjects,Verilog,CourseProjects,14,1,2024-02-28 09:49:36+00:00,1
10880,302464662,https://github.com/ucb-cs250/ix_yukio.git,2020-10-08 21:21:41+00:00,Yukio's interconnect,ucb-cs250/ix_yukio,Verilog,ix_yukio,14352,1,2021-01-30 08:35:27+00:00,0
10881,301909891,https://github.com/bimamuhammad/ALU_Design.git,2020-10-07 02:46:05+00:00,Some simple FPGA projects for beginners,bimamuhammad/ALU_Design,Verilog,ALU_Design,4,1,2021-05-21 14:19:12+00:00,0
10882,303329796,https://github.com/thegabriele97/VHDL_Learning.git,2020-10-12 08:41:12+00:00,,thegabriele97/VHDL_Learning,Verilog,VHDL_Learning,124928,1,2021-03-29 08:27:38+00:00,0
10883,305489094,https://github.com/chrisbinsunny/verilog.git,2020-10-19 19:14:44+00:00,,chrisbinsunny/verilog,Verilog,verilog,4,1,2023-06-06 05:06:31+00:00,0
10884,307734221,https://github.com/Furabot/snake-game-zedboard.git,2020-10-27 14:53:15+00:00,,Furabot/snake-game-zedboard,Verilog,snake-game-zedboard,9,1,2021-07-06 10:52:16+00:00,0
10885,307139589,https://github.com/Speccery/tiny-tms9900.git,2020-10-25 16:19:20+00:00,Simple breadboard project for the ICE40UP5K based UPduino V3,Speccery/tiny-tms9900,Verilog,tiny-tms9900,46,1,2022-05-31 18:37:50+00:00,1
10886,306200286,https://github.com/XOR-op/TransistorU.git,2020-10-22 02:23:09+00:00,A Tomasulo based RISC-V CPU supporting partial of rv32i ISA.,XOR-op/TransistorU,Verilog,TransistorU,286,1,2022-06-08 08:46:34+00:00,0
10887,305554392,https://github.com/FDE-Course-Team/FDE-Rex-Runner.git,2020-10-20 01:16:03+00:00,,FDE-Course-Team/FDE-Rex-Runner,Verilog,FDE-Rex-Runner,12555,1,2021-04-12 10:32:39+00:00,0
10888,307793062,https://github.com/chris-dmello/verilog_alu.git,2020-10-27 18:29:40+00:00,,chris-dmello/verilog_alu,Verilog,verilog_alu,30,1,2020-12-13 22:42:22+00:00,0
10889,310744418,https://github.com/G-pacman/Seven-Seg-Display-Verilog.git,2020-11-07 01:39:25+00:00,,G-pacman/Seven-Seg-Display-Verilog,Verilog,Seven-Seg-Display-Verilog,8,1,2021-11-23 06:25:05+00:00,0
10890,310796585,https://github.com/NestorRegaladoVivanco/Datapath_instrucciones.git,2020-11-07 08:04:06+00:00,"Fue un proyecto para Seminario de Arquitectura en computadoras, funcional, solo tiene un detalle de error mio donde para los cables use todo el rato wire, en vez de agregar el nombre de se conexión, a cambio todo esta comentado. Solo seria agregar su propio tb para probarlo o usarlo de manera manual.",NestorRegaladoVivanco/Datapath_instrucciones,Verilog,Datapath_instrucciones,6,1,2020-11-13 23:02:03+00:00,0
10891,301881566,https://github.com/zarem21/Breakout-Game---System-Verilog.git,2020-10-06 23:47:03+00:00,"This version of Breakout that we implemented, is a single player game that has one level with 50 bricks, a paddle, and a ball. The goal is to destroy every brick displayed in the game with the ball. The difficult part of this game is keeping the ball from hitting the bottom of the screen. The ball must only ricochet off the paddle. Usings the left and right keys on the keyboard, you can move the paddle to where you think the ball will fall next. The score of the game is kept on the HEX0, and HEX1 of the DE1_SoC board. For every brick destroyed, the player is awarded one point, and there is a total of 50 points available to be awarded. If the ball ever touches the bottom of the screen, the game is over, and the player is presented with a red screen. Likewise, when the player destroys all 50 blocks, they are presented with a fully green screen, and a score of 50.",zarem21/Breakout-Game---System-Verilog,Verilog,Breakout-Game---System-Verilog,430,1,2023-08-05 10:26:02+00:00,0
10892,304993454,https://github.com/seamusos/FPGA-VGA-Text-Mode-Driver.git,2020-10-18 00:27:10+00:00,"Writes ASCII text to a 640x480 VGA monitor, communicating with a microcontroller over SPI.",seamusos/FPGA-VGA-Text-Mode-Driver,Verilog,FPGA-VGA-Text-Mode-Driver,10333,1,2022-06-01 16:04:46+00:00,0
10893,303483674,https://github.com/brunosampaio08-zz/acc_proccessor.git,2020-10-12 18:48:01+00:00,Complete accumulator-based architecture CPU implemented using HDL Verilog.,brunosampaio08-zz/acc_proccessor,Verilog,acc_proccessor,24,1,2021-11-05 19:35:01+00:00,0
10894,301903933,https://github.com/CodiWanKenobi/Senior-Design.git,2020-10-07 02:11:42+00:00,,CodiWanKenobi/Senior-Design,Verilog,Senior-Design,5304,1,2021-05-03 17:54:25+00:00,0
10895,302968254,https://github.com/chyavanphadke/FPGA_DE10-Lite-BlinkCode.git,2020-10-10 18:44:04+00:00,FPGA_DE10-Lite-BlinkCode,chyavanphadke/FPGA_DE10-Lite-BlinkCode,Verilog,FPGA_DE10-Lite-BlinkCode,1,1,2022-03-13 09:03:21+00:00,1
10896,303091523,https://github.com/Numinus1/IndustrialEncoderTester.git,2020-10-11 10:07:09+00:00,FPGA tool to measure the accuracy of industrial encoders (device that measures angle of rotation),Numinus1/IndustrialEncoderTester,Verilog,IndustrialEncoderTester,10571,1,2023-03-11 07:34:58+00:00,0
10897,308215743,https://github.com/wtao0221/corundum-forked.git,2020-10-29 04:20:20+00:00,,wtao0221/corundum-forked,Verilog,corundum-forked,22328,1,2021-08-23 07:11:09+00:00,0
10898,305863609,https://github.com/gustavomotadev/engg57-ransac.git,2020-10-21 00:14:43+00:00,Application of the RANSAC algorithm in embedded C and Verilog for Altera Nios II and Cyclone IV E.,gustavomotadev/engg57-ransac,Verilog,engg57-ransac,38472,1,2023-07-01 22:01:17+00:00,3
10899,308488042,https://github.com/cathylin-wang/ECE350_Dino.git,2020-10-30 00:58:47+00:00,ECE 350 Final Project: Chrome Dino Game,cathylin-wang/ECE350_Dino,Verilog,ECE350_Dino,32791,1,2021-12-01 16:35:09+00:00,0
10900,307173437,https://github.com/ufukkaraca/verilogCalculator.git,2020-10-25 19:13:45+00:00,"Verilog Calculator with functions of add, subtract, multiply, divide, square root, tangent, cotangent as per the given input.",ufukkaraca/verilogCalculator,Verilog,verilogCalculator,31,1,2023-04-12 07:04:30+00:00,0
10901,312122256,https://github.com/cpantel/HardwareMalwareSupervisor.git,2020-11-12 00:11:49+00:00,,cpantel/HardwareMalwareSupervisor,Verilog,HardwareMalwareSupervisor,3461,1,2022-05-25 06:28:12+00:00,0
10902,310565737,https://github.com/destiny0118/ALU32.git,2020-11-06 10:33:03+00:00,32位ALU的verilog实现,destiny0118/ALU32,Verilog,ALU32,7,1,2024-07-09 06:06:39+00:00,0
10903,312435965,https://github.com/Jb591/Simple-Matrix-Engine.git,2020-11-13 01:03:27+00:00,"For this project I created a basic matrix unit that could be utilized in deep learning. The matrix unit will perform matrix multiplication, scaler multiplication, subtraction, addition and transposition. A testbench will place a starting set of matrix RAM and place opcodes fro the execution unit to perform the matrix functions using the matrix modules.",Jb591/Simple-Matrix-Engine,Verilog,Simple-Matrix-Engine,55,1,2024-05-21 02:27:42+00:00,0
10904,307787068,https://github.com/SirMaximilian/ECE178_Project_System.git,2020-10-27 18:05:14+00:00,ECE178 Project Hardware Configuration,SirMaximilian/ECE178_Project_System,Verilog,ECE178_Project_System,68097,1,2021-08-27 19:13:08+00:00,0
10905,309203499,https://github.com/chyavanphadke/FPGA_DE10-Alarm_Clock_EE221.git,2020-11-01 22:45:53+00:00,,chyavanphadke/FPGA_DE10-Alarm_Clock_EE221,Verilog,FPGA_DE10-Alarm_Clock_EE221,30919,1,2022-12-02 02:43:48+00:00,0
10906,305678218,https://github.com/SSD9573/adderFourByFPGA.git,2020-10-20 10:55:29+00:00,,SSD9573/adderFourByFPGA,Verilog,adderFourByFPGA,8,1,2020-10-21 07:01:48+00:00,0
10907,307049103,https://github.com/nvrmvx/128_AES_algo.git,2020-10-25 07:49:00+00:00,"Final project for ELCE 202, Fall 2020",nvrmvx/128_AES_algo,Verilog,128_AES_algo,55,1,2022-02-19 09:12:13+00:00,1
10908,303559707,https://github.com/TomHuangsrc/PCIe.git,2020-10-13 01:53:28+00:00,PCIe Protocol Implementation ,TomHuangsrc/PCIe,,PCIe,41,1,2022-06-29 09:26:20+00:00,2
10909,304012160,https://github.com/Mintsteam/SoC_AXI_Lite.git,2020-10-14 12:44:58+00:00,SoC for NSCSCC ,Mintsteam/SoC_AXI_Lite,Verilog,SoC_AXI_Lite,300,1,2021-12-16 06:56:34+00:00,0
10910,307336569,https://github.com/vmazashvili/parallel-to-serial-serial-to-parallel.git,2020-10-26 10:30:43+00:00,parallel to serial/ serial to parallel shift register in Verilog,vmazashvili/parallel-to-serial-serial-to-parallel,Verilog,parallel-to-serial-serial-to-parallel,8694,1,2023-11-23 03:32:23+00:00,0
10911,302387206,https://github.com/Jake-Rice/fpga_shift_counter.git,2020-10-08 15:38:42+00:00,Simple FPGA design that drives LEDs using external 74HC595 shift register,Jake-Rice/fpga_shift_counter,Verilog,fpga_shift_counter,3694,1,2024-04-25 11:09:33+00:00,0
10912,303734561,https://github.com/ogarnica/TFG2020-21_RISC-V.git,2020-10-13 14:43:21+00:00,Proyecto desarrollo chip RISC-V en tecnología STMicroelectronics,ogarnica/TFG2020-21_RISC-V,Verilog,TFG2020-21_RISC-V,385920,1,2022-06-09 20:54:21+00:00,1
10913,304793375,https://github.com/rajchordia14/Design-ISA-in-tkgate.git,2020-10-17 04:02:15+00:00,CPU circuit based on self instruction set architecture ,rajchordia14/Design-ISA-in-tkgate,Verilog,Design-ISA-in-tkgate,702,1,2022-10-15 03:57:36+00:00,0
10914,307063727,https://github.com/ippond/prbs.git,2020-10-25 09:24:26+00:00,,ippond/prbs,Verilog,prbs,1,1,2021-03-30 10:29:49+00:00,0
10915,309674819,https://github.com/FaezehShakouri/RISC-Processor-Verilog.git,2020-11-03 12:09:41+00:00,A RISC processor in verilog,FaezehShakouri/RISC-Processor-Verilog,Verilog,RISC-Processor-Verilog,1616,1,2020-12-17 11:37:16+00:00,0
10916,309202377,https://github.com/vulkanbets/IIR_Filter.git,2020-11-01 22:38:01+00:00,,vulkanbets/IIR_Filter,Verilog,IIR_Filter,6,1,2023-05-24 06:13:07+00:00,0
10917,311585873,https://github.com/usmanaslam712/Digital-System-Design.git,2020-11-10 07:59:23+00:00,Verilog coding of all the respective work regarding Digital System Design,usmanaslam712/Digital-System-Design,Verilog,Digital-System-Design,48,1,2023-03-10 07:12:17+00:00,0
10918,304046303,https://github.com/docmatrix/arty35.git,2020-10-14 14:47:43+00:00,,docmatrix/arty35,Verilog,arty35,39,1,2020-12-02 22:14:27+00:00,0
10919,310484015,https://github.com/cjhonlyone/axi_max1270.git,2020-11-06 03:42:29+00:00,"AXI interface Driver For Max1270, External Clock, 18 Conversion Timing",cjhonlyone/axi_max1270,Verilog,axi_max1270,9,1,2023-07-17 03:22:37+00:00,0
10920,311021917,https://github.com/acrazyczy/Foundation.git,2020-11-08 08:58:18+00:00,"MS108 homework in ACM 2019 class, a toy RISCV CPU",acrazyczy/Foundation,Verilog,Foundation,110611,1,2021-07-17 13:11:17+00:00,0
10921,307522885,https://github.com/Ian2123/RC-CL-Adders.git,2020-10-26 22:41:50+00:00,"This is a collection of 4-bit and 8-bit ripple carry and carry-lookahead full adders all built off of the full_adder.v implementation. Testbenches included, and Synopsys was used for simulation.",Ian2123/RC-CL-Adders,Verilog,RC-CL-Adders,3,1,2021-05-13 22:48:34+00:00,0
10922,307790725,https://github.com/SirMaximilian/ECE178_Qsys_Software_Project.git,2020-10-27 18:20:04+00:00,ECE178 Software Project ,SirMaximilian/ECE178_Qsys_Software_Project,Verilog,ECE178_Qsys_Software_Project,2273,1,2021-08-27 19:15:08+00:00,0
10923,308739407,https://github.com/ariwanski/ECE552_project.git,2020-10-30 20:41:27+00:00,processor implementation for ECE552 project,ariwanski/ECE552_project,Verilog,ECE552_project,3072,1,2022-02-28 23:20:28+00:00,0
10924,308955800,https://github.com/JimKnowler/nandland-verilog-exercises.git,2020-10-31 19:19:46+00:00,Verilog Go Board Exercises from https://www.nandland.com/goboard/index.html,JimKnowler/nandland-verilog-exercises,Verilog,nandland-verilog-exercises,82123,1,2023-07-14 10:45:21+00:00,0
10925,309126471,https://github.com/iank/julia_lcd.git,2020-11-01 15:30:39+00:00,"TFT LCD panel, capacitive touch controller, Xilinx Cyclone IV FPGA, SDR SDRAM",iank/julia_lcd,Verilog,julia_lcd,18409,1,2023-08-03 11:31:42+00:00,1
10926,312585975,https://github.com/sai-kaushik-s/16-bit-5-2-Compression-Dadda-Multiplier.git,2020-11-13 13:40:19+00:00,,sai-kaushik-s/16-bit-5-2-Compression-Dadda-Multiplier,Verilog,16-bit-5-2-Compression-Dadda-Multiplier,116,1,2020-11-13 16:02:33+00:00,0
10927,312588165,https://github.com/sai-kaushik-s/32-bit-15-4-Compression-Dadda-Multiplier.git,2020-11-13 13:48:57+00:00,,sai-kaushik-s/32-bit-15-4-Compression-Dadda-Multiplier,Verilog,32-bit-15-4-Compression-Dadda-Multiplier,53,1,2020-11-13 16:02:30+00:00,0
10928,302047228,https://github.com/gzyon/1D-Computation-Structures.git,2020-10-07 13:35:50+00:00,,gzyon/1D-Computation-Structures,Verilog,1D-Computation-Structures,9386,1,2022-04-24 13:40:36+00:00,0
10929,309265839,https://github.com/zzp1012/MIPS-pipeline-processor.git,2020-11-02 05:17:51+00:00,MIPS pipeline processor modeling by verilog,zzp1012/MIPS-pipeline-processor,Verilog,MIPS-pipeline-processor,23025,1,2023-03-25 16:23:44+00:00,0
10930,310124511,https://github.com/JairCopete17/maquina-expendedora.git,2020-11-04 21:44:30+00:00,Se hace una maquina expendedora a partir de un diagrama de estados para conocer el proceso de venta de 3 gaseosas distintas en las que se tiene en cuenta el sistema de devolución de dinero.,JairCopete17/maquina-expendedora,Verilog,maquina-expendedora,5,1,2023-03-25 16:23:48+00:00,0
10931,310399673,https://github.com/jgesc/VerilogTests.git,2020-11-05 19:38:12+00:00,A repository for some modules I made while learning Verilog,jgesc/VerilogTests,Verilog,VerilogTests,11,1,2022-05-23 03:30:27+00:00,0
10932,305513481,https://github.com/AliRezaBeigy/FullAdder64Bit.git,2020-10-19 21:07:48+00:00,Verilog implementation of a full adder,AliRezaBeigy/FullAdder64Bit,Verilog,FullAdder64Bit,32,1,2020-10-26 21:13:24+00:00,0
10933,307040092,https://github.com/Sciencethebird/DLAB_2020.git,2020-10-25 06:43:01+00:00,Digital Lab 2020 @ NCTU CS,Sciencethebird/DLAB_2020,Verilog,DLAB_2020,50626,1,2022-12-09 10:35:09+00:00,0
10934,304506085,https://github.com/code-by-jin/processor.git,2020-10-16 03:09:55+00:00,Final Project for Duke ECE 550: A Fully Functional Processor,code-by-jin/processor,Verilog,processor,647,1,2023-09-16 22:05:25+00:00,0
10935,303002529,https://github.com/PaulMCarrillo/ProjectLab1.git,2020-10-10 22:46:14+00:00,,PaulMCarrillo/ProjectLab1,Verilog,ProjectLab1,11,1,2020-10-19 02:55:12+00:00,0
10936,310977637,https://github.com/nel417/Random_Hello_Worlds.git,2020-11-08 03:27:49+00:00,lots of hello worlds,nel417/Random_Hello_Worlds,Verilog,Random_Hello_Worlds,25,1,2020-11-09 19:58:54+00:00,0
10937,312058442,https://github.com/sethi-bhumika/FPGA-Design.git,2020-11-11 18:41:31+00:00,"FPGA design for implementing encoder, adder and counter circuits. (using logic tiles and switch boxes)",sethi-bhumika/FPGA-Design,Verilog,FPGA-Design,8,1,2020-11-27 19:14:04+00:00,0
10938,302184110,https://github.com/brown9804/VerilogQflowDesignTestAnalysisHub.git,2020-10-07 23:26:03+00:00,"Here you can find different verifications, time analysis, etc.",brown9804/VerilogQflowDesignTestAnalysisHub,Verilog,VerilogQflowDesignTestAnalysisHub,5794,1,2024-07-03 22:02:31+00:00,0
10939,306223581,https://github.com/erinjense/Digital-Logic-Collection.git,2020-10-22 04:37:23+00:00,"A collection of VHDL, Verilog, and SystemVerilog designs.",erinjense/Digital-Logic-Collection,Verilog,Digital-Logic-Collection,616,1,2021-05-13 22:59:27+00:00,0
10940,304516786,https://github.com/recogni/jpeg_enc.git,2020-10-16 04:12:09+00:00,JPEG encoder from opencored converted to IPapprox,recogni/jpeg_enc,Verilog,jpeg_enc,191,1,2024-09-20 08:11:50+00:00,1
10941,307891766,https://github.com/yaoyaolll/MDEMRT_Code.git,2020-10-28 03:02:42+00:00,The repository contains both the DSP and FPGA code projects for event control board and master board in multiple dimension EMRT instrument.,yaoyaolll/MDEMRT_Code,Verilog,MDEMRT_Code,63784,1,2021-12-21 06:32:24+00:00,0
10942,311872960,https://github.com/kkeevin123456/Logic-Design.git,2020-11-11 05:35:29+00:00,,kkeevin123456/Logic-Design,Verilog,Logic-Design,16553,1,2023-02-07 18:41:27+00:00,0
10943,311392622,https://github.com/erfan-kanani/ArchitechtureLab.git,2020-11-09 16:06:53+00:00,,erfan-kanani/ArchitechtureLab,Verilog,ArchitechtureLab,2420,1,2022-08-25 07:48:32+00:00,0
10944,307521768,https://github.com/Ian2123/4Bit-Adder_Subtractor.git,2020-10-26 22:35:13+00:00,This is a four bit ripple carry adder/subtractor built off of the one bit full_adder.v provided. Testbench included.,Ian2123/4Bit-Adder_Subtractor,Verilog,4Bit-Adder_Subtractor,1,1,2021-05-13 22:48:40+00:00,0
10945,304903985,https://github.com/prabhakar9263/BRACU_CSE460_VLSIDesign.git,2020-10-17 15:06:31+00:00,"CSE 460 : VLSI Design [CSE, BRACU]",prabhakar9263/BRACU_CSE460_VLSIDesign,,BRACU_CSE460_VLSIDesign,10261,1,2024-05-28 16:37:42+00:00,0
10946,306820753,https://github.com/kavyareddy-2510/errorCorrectingCodes.git,2020-10-24 06:28:16+00:00,A verilog implementation of hamming code...,kavyareddy-2510/errorCorrectingCodes,Verilog,errorCorrectingCodes,2,1,2024-04-26 05:47:30+00:00,0
10947,308366423,https://github.com/kanishkjeet911/Pong_p_chu-_codes.git,2020-10-29 15:13:14+00:00,Pong_p_chu codes in verilog,kanishkjeet911/Pong_p_chu-_codes,Verilog,Pong_p_chu-_codes,6,1,2021-08-26 18:47:46+00:00,0
10948,309124156,https://github.com/kasiim/CTF-Write-Ups.git,2020-11-01 15:19:11+00:00,,kasiim/CTF-Write-Ups,Verilog,CTF-Write-Ups,11111,1,2021-06-02 08:02:24+00:00,0
10949,309460072,https://github.com/dominic-meads/iCEcube2-projects.git,2020-11-02 18:28:53+00:00,Lattice Semiconductor FPGA projects using the iCEcube2 software ,dominic-meads/iCEcube2-projects,Verilog,iCEcube2-projects,67,1,2021-07-25 02:21:58+00:00,0
10950,312483371,https://github.com/zzp1012/cache-verilog-modeling.git,2020-11-13 05:39:14+00:00,cache modeling using verilog,zzp1012/cache-verilog-modeling,Verilog,cache-verilog-modeling,247,1,2023-05-15 16:19:42+00:00,0
10951,307860369,https://github.com/salmasoliman23/RISC-V-Single-Cycle-Microprocessor.git,2020-10-28 00:12:15+00:00,,salmasoliman23/RISC-V-Single-Cycle-Microprocessor,Verilog,RISC-V-Single-Cycle-Microprocessor,6704,1,2020-10-29 02:21:40+00:00,0
10952,305328775,https://github.com/curtoalessio/isa16_lab1.git,2020-10-19 09:19:21+00:00,,curtoalessio/isa16_lab1,Verilog,isa16_lab1,25694,1,2020-11-19 18:01:47+00:00,0
10953,306841451,https://github.com/ippond/cordic_angle.git,2020-10-24 08:42:17+00:00,,ippond/cordic_angle,Verilog,cordic_angle,478,1,2022-09-08 13:10:52+00:00,1
10954,309038020,https://github.com/m-bassiri/FIR-Filter.git,2020-11-01 06:35:18+00:00,FIR filter implementation with verilog,m-bassiri/FIR-Filter,Verilog,FIR-Filter,3354,1,2022-04-10 20:13:39+00:00,0
10955,309647474,https://github.com/RutujaGogulwar/Pong_Game.git,2020-11-03 10:18:58+00:00,,RutujaGogulwar/Pong_Game,Verilog,Pong_Game,2181,1,2023-04-19 20:47:07+00:00,0
10956,312617615,https://github.com/TaoTao-real/HDLBits.git,2020-11-13 15:47:02+00:00,HDLBits上的verilog练习,TaoTao-real/HDLBits,Verilog,HDLBits,21,1,2021-11-12 07:41:06+00:00,0
10957,303937540,https://github.com/Amoschen9/code_box.git,2020-10-14 07:33:07+00:00,北邮数电作业,Amoschen9/code_box,Verilog,code_box,5700,1,2023-11-29 12:59:56+00:00,0
10958,307836547,https://github.com/rosta99/BlackParrot.git,2020-10-27 21:50:27+00:00,,rosta99/BlackParrot,Verilog,BlackParrot,22533,1,2021-03-06 02:20:15+00:00,1
10959,312530075,https://github.com/zyp351791/-.git,2020-11-13 09:26:27+00:00,MIPS流水线处理器,zyp351791/-,Verilog,-,30,1,2023-10-24 06:43:52+00:00,0
10960,306228733,https://github.com/amitb9296/Division-Circuit.git,2020-10-22 05:08:43+00:00,,amitb9296/Division-Circuit,Verilog,Division-Circuit,2,1,2021-11-09 13:29:36+00:00,0
10961,309627863,https://github.com/mistrpokr/fpga_awg.git,2020-11-03 08:56:38+00:00,Arbitrary waveform generator with Direct Digital Synthesis method on FPGA written in Verilog HDL. ,mistrpokr/fpga_awg,Verilog,fpga_awg,186,1,2024-06-11 09:23:30+00:00,0
10962,304068744,https://github.com/pedromiguelcp/Hadware_Convolutional-Module.git,2020-10-14 16:11:19+00:00,Hardware implementation of a configurable Convolutional Module.,pedromiguelcp/Hadware_Convolutional-Module,Verilog,Hadware_Convolutional-Module,2336,1,2022-06-13 10:15:04+00:00,2
10963,307441880,https://github.com/GustavoBarbaro/Zeus-Processor.git,2020-10-26 16:50:08+00:00,This is a MIPS based processor developed while I made the Architecture and Organization of Computers Laboratory in graduation,GustavoBarbaro/Zeus-Processor,Verilog,Zeus-Processor,51166,1,2023-01-15 18:09:22+00:00,0
10964,310973389,https://github.com/washli/test.git,2020-11-08 02:53:10+00:00,项目描述,washli/test,Verilog,test,25,1,2020-11-08 04:29:11+00:00,0
10965,312232022,https://github.com/ntsdwkr/Verilog.git,2020-11-12 09:45:39+00:00,,ntsdwkr/Verilog,Verilog,Verilog,65,1,2022-08-16 13:24:06+00:00,0
10966,308151218,https://github.com/RohanSahaTurai/MIPS-32.git,2020-10-28 22:01:08+00:00,,RohanSahaTurai/MIPS-32,Verilog,MIPS-32,45907,1,2020-11-01 13:25:35+00:00,0
10967,303806217,https://github.com/Archfx/V2G.git,2020-10-13 19:18:33+00:00,Verilog variables descriptions to graphs converting tool,Archfx/V2G,Verilog,V2G,99,1,2023-04-21 18:12:48+00:00,0
10968,308575805,https://github.com/eingkim/Multipliacation_Division_ofGaloisField_usingVerilog.git,2020-10-30 08:59:06+00:00,These are the sources of Multiplication and Division in the Galois Field(2^8) using Verilog. The purpose of these codes is to make a AES ourselves.,eingkim/Multipliacation_Division_ofGaloisField_usingVerilog,Verilog,Multipliacation_Division_ofGaloisField_usingVerilog,2,1,2023-12-21 07:42:09+00:00,0
10969,305949213,https://github.com/caomei123456789/DHCP_on_EPA.git,2020-10-21 07:54:19+00:00,Implement the DHCP protocol in the EPA(Ethernet for Plant Automation) protocol stack,caomei123456789/DHCP_on_EPA,,DHCP_on_EPA,215,1,2024-08-14 14:39:35+00:00,3
10970,313984698,https://github.com/LIV2/GottaGoFastRAM.git,2020-11-18 15:58:56+00:00,8MB Autoconfig FastRAM for Amiga 500/1000/2000/CDTV,LIV2/GottaGoFastRAM,Verilog,GottaGoFastRAM,10069,88,2024-09-29 21:48:22+00:00,7
10971,317019633,https://github.com/schlae/snark-barker-mca.git,2020-11-29 18:46:57+00:00,A Sound Blaster compatible sound card for Micro Channel bus computers,schlae/snark-barker-mca,Verilog,snark-barker-mca,5249,51,2024-06-01 21:46:28+00:00,6
10972,315222577,https://github.com/whutddk/RiftCore.git,2020-11-23 06:36:06+00:00,"RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System",whutddk/RiftCore,Verilog,RiftCore,11637,35,2024-09-27 22:52:11+00:00,11
10973,314248788,https://github.com/luppp22/MIPS54SP-Lifesaver.git,2020-11-19 12:59:01+00:00,,luppp22/MIPS54SP-Lifesaver,Verilog,MIPS54SP-Lifesaver,4707,26,2024-04-05 03:57:56+00:00,0
10974,313336718,https://github.com/red435/verilog_APB_SPI_interface.git,2020-11-16 14:58:21+00:00,SPI interface connect to APB BUS with Verilog HDL,red435/verilog_APB_SPI_interface,Verilog,verilog_APB_SPI_interface,261,24,2024-10-22 05:41:55+00:00,5
10975,317166748,https://github.com/abdelazeem201/ASIC-implementation-of-AES.git,2020-11-30 09:05:13+00:00,"Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and high throughput implementation of AES algorithm using key expansion approach. We minimize the power consumption and critical path delay using the proposed high performance architecture. It supports both encryption and decryption using 256-bit keys with a throughput of 0.06 Gbps. The Verilog language is utilized for simulating the design and an fpga & ASIC chip has been used for the hardware implementations. Experimental results reveal that the proposed AES architectures offer superior performance than the existing VLSI architectures in terms of power, throughput, and critical path delay.",abdelazeem201/ASIC-implementation-of-AES,Verilog,ASIC-implementation-of-AES,379,18,2024-09-27 11:44:43+00:00,3
10976,315463818,https://github.com/fiberhood/MorphleLogic.git,2020-11-23 23:14:31+00:00,"Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD",fiberhood/MorphleLogic,Verilog,MorphleLogic,2060234,13,2024-07-08 04:35:59+00:00,6
10977,313687853,https://github.com/roife/dasm.git,2020-11-17 17:06:27+00:00,A Verilog module for disassembling MIPS code.,roife/dasm,Verilog,dasm,30,12,2024-10-29 04:30:07+00:00,1
10978,317298519,https://github.com/shalan/Chameleon_SoC.git,2020-11-30 17:33:54+00:00,AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...,shalan/Chameleon_SoC,Verilog,Chameleon_SoC,509816,12,2024-08-22 19:52:31+00:00,6
10979,313833257,https://github.com/zoubs/PrinciplesofComputerOrganization.git,2020-11-18 05:33:38+00:00,南京航空航天大学计算机专业计算机组成原理，单周期和流水线cpu设计实验相关代码,zoubs/PrinciplesofComputerOrganization,Verilog,PrinciplesofComputerOrganization,13,12,2024-09-18 09:30:43+00:00,2
10980,315920553,https://github.com/wuhanstudio/picorv32_EG4S20.git,2020-11-25 11:37:47+00:00,A 32-bit RISC-V SoC on FPGA that supports RT-Thread.,wuhanstudio/picorv32_EG4S20,Verilog,picorv32_EG4S20,2093,12,2024-10-01 05:13:12+00:00,4
10981,316103277,https://github.com/cebarobot/UCAS-CALab-mycpu_axi_verify.git,2020-11-26 02:29:33+00:00,计算机体系结构研讨课  2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15,cebarobot/UCAS-CALab-mycpu_axi_verify,Verilog,UCAS-CALab-mycpu_axi_verify,132,11,2024-09-12 16:21:44+00:00,4
10982,316055438,https://github.com/shalan/QSPI_XIP_CTRL_DMC.git,2020-11-25 21:16:48+00:00,Quad SPI Flash XIP Controller with a direct mapped cache ,shalan/QSPI_XIP_CTRL_DMC,Verilog,QSPI_XIP_CTRL_DMC,55,11,2024-10-21 13:11:44+00:00,0
10983,315957047,https://github.com/PyFive-RISC-V/pyfive_top_202011.git,2020-11-25 14:04:01+00:00,Top level for the November shuttle,PyFive-RISC-V/pyfive_top_202011,Verilog,pyfive_top_202011,2323,11,2023-02-15 07:23:09+00:00,2
10984,314962152,https://github.com/ika-musume/ArcadeStuffs.git,2020-11-22 04:52:59+00:00,Excavating and rediscovering of random arcade craps,ika-musume/ArcadeStuffs,Verilog,ArcadeStuffs,14517,11,2024-10-01 03:37:52+00:00,1
10985,316190336,https://github.com/Banyc/Verilog-Workplace.git,2020-11-26 10:04:36+00:00,"CPU (MIPS, RISC-V), ALU, Multiplier, Divider, and more...",Banyc/Verilog-Workplace,Verilog,Verilog-Workplace,3357,9,2024-04-21 16:58:45+00:00,0
10986,316103982,https://github.com/srimanthtenneti/SOC-Design-ARM-M0.git,2020-11-26 02:33:36+00:00,"This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.",srimanthtenneti/SOC-Design-ARM-M0,Verilog,SOC-Design-ARM-M0,1853,9,2024-06-28 16:19:02+00:00,2
10987,312493978,https://github.com/JackHCC/EGo1-Vivado-Lock.git,2020-11-13 06:40:10+00:00,"FPGA设计，借助Vivado和Ego1实验平台设计的密码锁【内附报告】（FPGA design, password lock designed by vivado and ego1 experimental platform [attached report]）",JackHCC/EGo1-Vivado-Lock,Verilog,EGo1-Vivado-Lock,13140,8,2024-10-11 16:33:26+00:00,0
10988,314009583,https://github.com/akashlevy/NEM-Relay-CGRA.git,2020-11-18 17:34:37+00:00,"Jade CGRA using NEM relay interconnect fabric. Related repositories: NEM-Relay-CGRA-Flow, NEM-Relay-CAD",akashlevy/NEM-Relay-CGRA,Verilog,NEM-Relay-CGRA,1871069,8,2023-11-20 16:27:45+00:00,3
10989,315249644,https://github.com/calphool/M4ToVGA.git,2020-11-23 08:36:08+00:00,M4ToVGA FPGA Project,calphool/M4ToVGA,Verilog,M4ToVGA,29207,8,2023-11-27 17:28:51+00:00,0
10990,317137091,https://github.com/CodePurble/sap.git,2020-11-30 06:57:52+00:00,"The SAP-1 in Verilog, and now as an ASIC!",CodePurble/sap,Verilog,sap,29122,8,2024-10-25 11:06:49+00:00,0
10991,316160427,https://github.com/kumarraj5364/AMBA-APB-PROTOCOL.git,2020-11-26 07:58:43+00:00,RTL Design and Verification,kumarraj5364/AMBA-APB-PROTOCOL,Verilog,AMBA-APB-PROTOCOL,432,7,2024-10-20 11:40:50+00:00,3
10992,316537583,https://github.com/Uzair540/Reverse-Engineering-Rocket-Chip.git,2020-11-27 15:30:14+00:00,,Uzair540/Reverse-Engineering-Rocket-Chip,Verilog,Reverse-Engineering-Rocket-Chip,77441,7,2024-05-10 01:41:06+00:00,4
10993,313032267,https://github.com/MiSTer-devel/Arcade-SEGASYS1_MiSTer.git,2020-11-15 13:01:46+00:00,Sega System 1 for MiSTer,MiSTer-devel/Arcade-SEGASYS1_MiSTer,Verilog,Arcade-SEGASYS1_MiSTer,14915,7,2024-06-08 16:58:58+00:00,16
10994,316225682,https://github.com/flyjancy/common_cells.git,2020-11-26 12:33:02+00:00,common verilog components,flyjancy/common_cells,Verilog,common_cells,86,7,2023-09-07 05:41:58+00:00,0
10995,314557861,https://github.com/JosiahMendes/MIPS32-T501.git,2020-11-20 13:11:43+00:00,"A low power, high performance 32-bit, 5-cycle MIPS core that implements a subset of instructions.",JosiahMendes/MIPS32-T501,Verilog,MIPS32-T501,1092,7,2024-05-07 19:23:20+00:00,2
10996,313515066,https://github.com/BeeBeansTechnologies/SiTCPXG_Netlist_for_Kintex7.git,2020-11-17 05:19:12+00:00,SiTCPXG Library (edif file) for Xilinx Kintex7.,BeeBeansTechnologies/SiTCPXG_Netlist_for_Kintex7,Verilog,SiTCPXG_Netlist_for_Kintex7,3354,7,2024-09-02 07:16:26+00:00,0
10997,316237370,https://github.com/rsnkhatri3/vsdPLLSoC.git,2020-11-26 13:20:47+00:00,,rsnkhatri3/vsdPLLSoC,Verilog,vsdPLLSoC,24886,6,2024-08-22 19:52:55+00:00,7
10998,317324352,https://github.com/hsc-latte/hs32core-rtl.git,2020-11-30 19:26:48+00:00,The rtl code for hs32-latte.,hsc-latte/hs32core-rtl,Verilog,hs32core-rtl,453,6,2022-07-04 19:54:25+00:00,1
10999,313967076,https://github.com/millerresearch/spinet.git,2020-11-18 14:54:36+00:00,Minimalist Network-on-Chip,millerresearch/spinet,Verilog,spinet,1037,6,2024-09-15 12:28:52+00:00,0
11000,313532805,https://github.com/vipinkmenon/tutorialsOnVerilog.git,2020-11-17 06:54:50+00:00,,vipinkmenon/tutorialsOnVerilog,Verilog,tutorialsOnVerilog,4,5,2023-08-21 12:08:21+00:00,2
11001,314324782,https://github.com/jinyier/RTL_INFOTRACK.git,2020-11-19 17:42:07+00:00,The repo contains the binary to perform RTL information tracking for hardware Trojan and hardware vulnerabilities detection and tracking.,jinyier/RTL_INFOTRACK,Verilog,RTL_INFOTRACK,7034,5,2024-06-11 08:38:14+00:00,2
11002,314047200,https://github.com/cole-maxwell/network_on_chip.git,2020-11-18 20:14:47+00:00,"Simulation, synthesis, and physical design for an NoC. Each tile of the chip multiprocessor (CMP) NoC has a router and associated processing core.",cole-maxwell/network_on_chip,Verilog,network_on_chip,42277,5,2024-10-04 17:58:50+00:00,1
11003,316704304,https://github.com/nr-electronics/FPGA.git,2020-11-28 10:02:08+00:00,for FPGA,nr-electronics/FPGA,Verilog,FPGA,133505,5,2024-07-07 15:28:39+00:00,3
11004,316815847,https://github.com/daneshvar-amrollahi/Computer-Architecture-Course-Projects.git,2020-11-28 20:24:47+00:00,"MIPS Processor (Single-Cycle, Multi-Cycle, Pipeline) Implementation in Verilog HDL. ",daneshvar-amrollahi/Computer-Architecture-Course-Projects,Verilog,Computer-Architecture-Course-Projects,3056,4,2024-05-15 06:17:10+00:00,0
11005,315493625,https://github.com/ggrummer/Dazzelite.git,2020-11-24 02:13:16+00:00,Ring of tri-color LED lights controlled via an FPGA using a few simple instructions,ggrummer/Dazzelite,Verilog,Dazzelite,5128,4,2022-08-28 23:59:33+00:00,0
11006,312676550,https://github.com/tomkhenry/SHA-1_Verilog.git,2020-11-13 20:28:37+00:00,"SHA-1 Encryption Algorithm created using Verilog. Project completed in the Fall of 2020 with contributions from Tom Henry, Mike Prieto, and Eli Nordan.",tomkhenry/SHA-1_Verilog,Verilog,SHA-1_Verilog,318,4,2023-06-13 07:12:48+00:00,0
11007,314684706,https://github.com/suoglu/Verilog-Utilty-Modules.git,2020-11-20 22:29:32+00:00,Collection of utility modules written in Verilog,suoglu/Verilog-Utilty-Modules,Verilog,Verilog-Utilty-Modules,94,4,2024-08-31 17:50:50+00:00,2
11008,314114391,https://github.com/secure-foundations/herqules.git,2020-11-19 02:27:07+00:00,,secure-foundations/herqules,Verilog,herqules,1751,4,2024-08-26 13:29:41+00:00,0
11009,315022596,https://github.com/merledu/Ibtida.git,2020-11-22 11:36:37+00:00,A basic System on a Chip (SoC) based on the Buraq core for the Internet of Things (IoT).,merledu/Ibtida,Verilog,Ibtida,2459,4,2023-10-09 04:36:02+00:00,2
11010,315214115,https://github.com/sytan98/MIPS-CPU-Coursework.git,2020-11-23 05:53:42+00:00,,sytan98/MIPS-CPU-Coursework,Verilog,MIPS-CPU-Coursework,10811,3,2022-05-01 17:54:40+00:00,0
11011,316578629,https://github.com/hamza-akhtar-dev/Verilog_Designs.git,2020-11-27 18:56:02+00:00,Repository contains Verilog Models (Hardware Descriptive Language) of some simple Combinational and Sequential Logical Circuits.,hamza-akhtar-dev/Verilog_Designs,Verilog,Verilog_Designs,20,3,2023-12-14 07:01:29+00:00,0
11012,314272015,https://github.com/gatecat/nexus-dsp-hwtests.git,2020-11-19 14:25:58+00:00,,gatecat/nexus-dsp-hwtests,Verilog,nexus-dsp-hwtests,12,3,2022-02-21 14:21:04+00:00,0
11013,312988359,https://github.com/Feb22th1997/modulation_recog.git,2020-11-15 08:27:26+00:00,Modulation-recognition  based on fpga,Feb22th1997/modulation_recog,Verilog,modulation_recog,47,3,2024-07-10 02:38:41+00:00,1
11014,316009324,https://github.com/MiSTer-devel/CoCo2_MiSTer.git,2020-11-25 17:27:39+00:00,CoCo2 / Dragon Core for MiSTer,MiSTer-devel/CoCo2_MiSTer,Verilog,CoCo2_MiSTer,22930,3,2024-06-09 02:13:33+00:00,5
11015,315129558,https://github.com/Arkaeriit/reflet-microcontroller.git,2020-11-22 20:50:15+00:00,A micro-controller based on a Reflet CPU,Arkaeriit/reflet-microcontroller,Verilog,reflet-microcontroller,505,3,2024-06-23 13:48:39+00:00,0
11016,316743053,https://github.com/syahmisenpai97/finite-state-machine.git,2020-11-28 13:45:00+00:00,finite state machine moore and mealy,syahmisenpai97/finite-state-machine,Verilog,finite-state-machine,10,3,2022-05-23 03:58:11+00:00,0
11017,313082065,https://github.com/Soham-coder/processor.git,2020-11-15 17:12:16+00:00,,Soham-coder/processor,Verilog,processor,103284,3,2023-10-25 17:21:54+00:00,4
11018,312956608,https://github.com/XIAO-V/Handwriting_digits_detect.git,2020-11-15 04:21:02+00:00,基于随机计算的手写数字神经网络识别加速器,XIAO-V/Handwriting_digits_detect,Verilog,Handwriting_digits_detect,6191,3,2024-07-08 07:54:34+00:00,0
11019,313677164,https://github.com/hohaicongthuan/Verilog-Assignments.git,2020-11-17 16:25:37+00:00,Contain all assignments from my Verilog class.,hohaicongthuan/Verilog-Assignments,Verilog,Verilog-Assignments,27698,3,2023-11-21 08:09:23+00:00,0
11020,314946614,https://github.com/MiSTer-devel/Arcade-TimePilot84_MISTer.git,2020-11-22 02:50:40+00:00,Time Pilot '84 for MiSTer,MiSTer-devel/Arcade-TimePilot84_MISTer,Verilog,Arcade-TimePilot84_MISTer,10559,3,2024-06-08 16:58:03+00:00,4
11021,312618494,https://github.com/AISkyLab/EPM240T100C5N-MiniBoard-Examples.git,2020-11-13 15:50:21+00:00,Example Verilog code for AISkyLab-EPM240-570-100Pin-MiniBoard,AISkyLab/EPM240T100C5N-MiniBoard-Examples,Verilog,EPM240T100C5N-MiniBoard-Examples,12340,3,2023-07-06 08:42:21+00:00,0
11022,317415211,https://github.com/seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog-AMS.git,2020-12-01 03:34:26+00:00,The Verilog AMS Programming language IDE submodule for SNU Programming Tools (2D Mode) ,seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog-AMS,Verilog,SNU_2D_ProgrammingTools_IDE_Verilog-AMS,1045,3,2023-08-31 15:36:16+00:00,2
11023,317436029,https://github.com/crusader2000/Intro_To_Verilog.git,2020-12-01 05:37:14+00:00,,crusader2000/Intro_To_Verilog,Verilog,Intro_To_Verilog,920,3,2022-06-23 19:27:49+00:00,0
11024,314829933,https://github.com/ChernichenkoStephan/Riscv_Processor.git,2020-11-21 14:27:24+00:00,Simple RISC-V processor project,ChernichenkoStephan/Riscv_Processor,Verilog,Riscv_Processor,37,3,2024-09-26 17:36:44+00:00,2
11025,314839155,https://github.com/lwaekfjlk/5-Stage-Pipeline-CPU.git,2020-11-21 15:12:30+00:00,"A MIPS-based 5-stage Pipeline CPU with 4 forwarding paths, stalls, standard CP0 co-processor, and cache improvement.",lwaekfjlk/5-Stage-Pipeline-CPU,Verilog,5-Stage-Pipeline-CPU,125,3,2022-06-16 01:10:29+00:00,1
11026,315126349,https://github.com/xw2519/ISA-MIPS-coursework.git,2020-11-22 20:30:40+00:00,Imperial College London Electronic and Information Engineering 2nd year ISA MIPS winter term coursework,xw2519/ISA-MIPS-coursework,Verilog,ISA-MIPS-coursework,53014,3,2024-09-02 10:12:47+00:00,1
11027,314792293,https://github.com/chinoproject/chinocpu.git,2020-11-21 11:06:38+00:00,Chino CPU源码,chinoproject/chinocpu,Verilog,chinocpu,151,3,2021-03-21 09:28:26+00:00,0
11028,315674228,https://github.com/ichirodev/basic-cpu-vhdl.git,2020-11-24 15:29:02+00:00,Basic CPU made in a hardware description language,ichirodev/basic-cpu-vhdl,Verilog,basic-cpu-vhdl,199,2,2023-03-04 14:27:31+00:00,0
11029,316291820,https://github.com/sebajor/verilog_codes.git,2020-11-26 17:03:40+00:00,Verilog codes,sebajor/verilog_codes,Verilog,verilog_codes,133696,2,2024-10-22 22:01:15+00:00,1
11030,317684423,https://github.com/keven-deoliveira/EC_3-In-A-Row.git,2020-12-01 22:28:10+00:00,,keven-deoliveira/EC_3-In-A-Row,Verilog,EC_3-In-A-Row,2194,2,2021-10-18 01:33:11+00:00,0
11031,316299353,https://github.com/azzeloof/snek.git,2020-11-26 17:39:16+00:00,,azzeloof/snek,Verilog,snek,3248,2,2022-10-15 11:05:59+00:00,1
11032,312793174,https://github.com/kazkojima/device-key.git,2020-11-14 10:23:27+00:00,An experimental device ROT,kazkojima/device-key,Verilog,device-key,20,2,2023-09-29 14:32:37+00:00,2
11033,314660675,https://github.com/nandland/keypad-state-machine-demo.git,2020-11-20 20:21:02+00:00,Demo project showing Go Board interfacing to PmodKYPD with state machine logic.,nandland/keypad-state-machine-demo,Verilog,keypad-state-machine-demo,9,2,2021-07-20 07:22:41+00:00,0
11034,314382137,https://github.com/Colin-Suckow/fpga_vga_display.git,2020-11-19 22:12:01+00:00,A VGA display driver implemented on an Altera FPGA,Colin-Suckow/fpga_vga_display,Verilog,fpga_vga_display,15090,2,2022-01-02 04:08:35+00:00,0
11035,314283977,https://github.com/Li-Zhe-Alex/verilog-execise.git,2020-11-19 15:09:03+00:00,,Li-Zhe-Alex/verilog-execise,Verilog,verilog-execise,366,2,2024-03-28 09:22:40+00:00,0
11036,316721998,https://github.com/neptuno-fpga/Arcade-BUBBLE_BOBBLE_HARDWARE.git,2020-11-28 11:48:49+00:00,Bubble Bobble hardware by Jotego. Port from MIST FPGA and MC2+,neptuno-fpga/Arcade-BUBBLE_BOBBLE_HARDWARE,Verilog,Arcade-BUBBLE_BOBBLE_HARDWARE,4781,2,2021-10-22 22:22:02+00:00,0
11037,314107268,https://github.com/jhmny/DE2-115-Piano.git,2020-11-19 01:49:44+00:00,,jhmny/DE2-115-Piano,Verilog,DE2-115-Piano,102289,2,2023-05-25 05:54:26+00:00,0
11038,314406045,https://github.com/mballance/caravel_fwpayload.git,2020-11-20 00:42:04+00:00,Test project for the Open MPW shuttle,mballance/caravel_fwpayload,Verilog,caravel_fwpayload,2220041,2,2021-03-04 00:52:50+00:00,1
11039,316587304,https://github.com/favioacostad/SPI_IP_Core.git,2020-11-27 19:47:38+00:00,Synchronous communication protocol SPI for FPGA,favioacostad/SPI_IP_Core,Verilog,SPI_IP_Core,2617,2,2021-10-28 11:39:02+00:00,1
11040,317415204,https://github.com/seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog.git,2020-12-01 03:34:24+00:00,The Verilog Programming language IDE submodule for SNU Programming Tools (2D Mode) ,seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog,Verilog,SNU_2D_ProgrammingTools_IDE_Verilog,1659,2,2022-11-06 07:52:10+00:00,2
11041,314663826,https://github.com/nitrogar/K-Means-Clustering-Verilog.git,2020-11-20 20:37:11+00:00,,nitrogar/K-Means-Clustering-Verilog,Verilog,K-Means-Clustering-Verilog,42192,2,2024-10-21 03:15:40+00:00,0
11042,317289782,https://github.com/shalan/N5_SoC.git,2020-11-30 16:58:35+00:00,N5 Based SoC to validate several open-source projects and IPs,shalan/N5_SoC,Verilog,N5_SoC,606912,2,2024-08-22 19:52:32+00:00,0
11043,317669601,https://github.com/ngdxzy/FF_Test.git,2020-12-01 21:15:23+00:00,,ngdxzy/FF_Test,Verilog,FF_Test,255,2,2024-06-27 00:27:11+00:00,0
11044,316566932,https://github.com/lbbaker5900/ece-cortical-MainResearch.git,2020-11-27 17:51:31+00:00,,lbbaker5900/ece-cortical-MainResearch,Verilog,ece-cortical-MainResearch,387087,2,2021-06-15 02:38:08+00:00,1
11045,312583307,https://github.com/sai-kaushik-s/16-bit-Kogge-Stone-Adder.git,2020-11-13 13:28:18+00:00,,sai-kaushik-s/16-bit-Kogge-Stone-Adder,Verilog,16-bit-Kogge-Stone-Adder,179,2,2020-11-16 13:14:13+00:00,1
11046,317359972,https://github.com/wojtek2407/FPGA_CAN.git,2020-11-30 22:17:45+00:00,,wojtek2407/FPGA_CAN,Verilog,FPGA_CAN,14592,2,2024-04-03 11:41:11+00:00,0
11047,312995079,https://github.com/pluierry/BUMIANZHE.git,2020-11-15 09:13:05+00:00,helping,pluierry/BUMIANZHE,Verilog,BUMIANZHE,49,2,2023-08-03 17:16:01+00:00,1
11048,315078867,https://github.com/fpelogia/RVSP.git,2020-11-22 16:15:21+00:00,RISC V based Simple Processor,fpelogia/RVSP,Verilog,RVSP,19347,2,2022-01-10 18:00:46+00:00,1
11049,315719415,https://github.com/mo-hemdan/femto_RISCV.git,2020-11-24 18:28:17+00:00,A small RISCV processor implemented in Verilog and tested on real FPGA,mo-hemdan/femto_RISCV,Verilog,femto_RISCV,3456,2,2023-08-18 01:49:32+00:00,0
11050,317133729,https://github.com/cyx233/cod20-cpu.git,2020-11-30 06:42:00+00:00,a RISC-V computer - course project,cyx233/cod20-cpu,Verilog,cod20-cpu,189,2,2023-02-07 20:35:41+00:00,0
11051,316724836,https://github.com/shrubbroom/Simple-RISC-V.git,2020-11-28 12:05:11+00:00,A simple RISC-V implementation in verilog,shrubbroom/Simple-RISC-V,Verilog,Simple-RISC-V,129,2,2023-05-18 01:31:38+00:00,0
11052,312624322,https://github.com/wjdwls0630/khu_sensor_65n.git,2020-11-13 16:14:10+00:00,khu_sensor_65n,wjdwls0630/khu_sensor_65n,Verilog,khu_sensor_65n,90143,2,2020-11-20 08:46:30+00:00,2
11053,313675691,https://github.com/povik/wiretrace.git,2020-11-17 16:20:02+00:00,FPGA design for a basic logic analyzer,povik/wiretrace,Verilog,wiretrace,5,2,2024-05-09 03:17:58+00:00,0
11054,316171161,https://github.com/sizhewan/MIPSCPU-Course.git,2020-11-26 08:45:17+00:00,,sizhewan/MIPSCPU-Course,Verilog,MIPSCPU-Course,12090,2,2024-10-24 03:08:27+00:00,0
11055,316177791,https://github.com/Palmr/gameboy-vga.git,2020-11-26 09:11:29+00:00,FPGA based VGA output for Gameboys,Palmr/gameboy-vga,Verilog,gameboy-vga,4407,2,2023-02-09 20:09:26+00:00,0
11056,316721703,https://github.com/sinoyou/BUAA_Computer_Organization.git,2020-11-28 11:46:56+00:00,"Repo for the coursework of BUAA ""Computer Organization"" ",sinoyou/BUAA_Computer_Organization,Verilog,BUAA_Computer_Organization,30892,2,2021-04-23 08:30:28+00:00,0
11057,315673622,https://github.com/stneng/RISCV-CPU.git,2020-11-24 15:26:46+00:00,A 5-stage pipeline RISCV CPU.,stneng/RISCV-CPU,Verilog,RISCV-CPU,162,2,2023-05-13 11:17:04+00:00,0
11058,314649429,https://github.com/Yuming-s-Project/NetworkOnChip.git,2020-11-20 19:23:15+00:00,,Yuming-s-Project/NetworkOnChip,Verilog,NetworkOnChip,8275,1,2021-09-18 22:44:06+00:00,1
11059,316883241,https://github.com/JJJayyyy/CPU_verilog.git,2020-11-29 05:30:59+00:00,,JJJayyyy/CPU_verilog,Verilog,CPU_verilog,377,1,2023-01-11 23:02:03+00:00,1
11060,314634396,https://github.com/jedmijares/Tangled-Qat-Team-47.git,2020-11-20 18:14:03+00:00,Pseudo-quantum CPU in Verilog,jedmijares/Tangled-Qat-Team-47,Verilog,Tangled-Qat-Team-47,1152,1,2024-10-21 09:40:19+00:00,1
11061,316162508,https://github.com/sizhewan/DigitalLogic-Course.git,2020-11-26 08:08:05+00:00,,sizhewan/DigitalLogic-Course,Verilog,DigitalLogic-Course,100,1,2024-07-03 13:20:04+00:00,0
11062,313637463,https://github.com/pasindumarasinghe/Verilog_8bit-CPU_Model.git,2020-11-17 14:01:53+00:00,Model of a simple 8-bit CPU,pasindumarasinghe/Verilog_8bit-CPU_Model,Verilog,Verilog_8bit-CPU_Model,691,1,2023-09-22 10:24:58+00:00,0
11063,312816308,https://github.com/Nik-Sch/EDiC.git,2020-11-14 12:50:32+00:00,"Developement, Simulation and Emulation of an 8 bit CPU including a Software Framework for my Masters Thesis",Nik-Sch/EDiC,Verilog,EDiC,468478,1,2023-02-09 10:04:14+00:00,0
11064,316055716,https://github.com/shalan/ADPoR.git,2020-11-25 21:18:27+00:00,All Digital Power on Reset (PoR),shalan/ADPoR,Verilog,ADPoR,85,1,2022-05-11 06:26:37+00:00,0
11065,316838486,https://github.com/fnmolina/traffic-lights-controller-FPGA.git,2020-11-28 23:10:37+00:00,,fnmolina/traffic-lights-controller-FPGA,Verilog,traffic-lights-controller-FPGA,22,1,2023-02-03 02:33:20+00:00,0
11066,315620889,https://github.com/UestcXiye/Computer-Composition-and-Structure.git,2020-11-24 12:10:16+00:00,电子科技大学《计算机组成与结构》课程的实验与实验报告,UestcXiye/Computer-Composition-and-Structure,Verilog,Computer-Composition-and-Structure,2349,1,2024-06-14 16:08:03+00:00,0
11067,312589932,https://github.com/sai-kaushik-s/64-bit-4-2-Compression-Dadda-Multiplier.git,2020-11-13 13:56:06+00:00,,sai-kaushik-s/64-bit-4-2-Compression-Dadda-Multiplier,Verilog,64-bit-4-2-Compression-Dadda-Multiplier,97,1,2020-11-13 16:02:29+00:00,0
11068,316410375,https://github.com/JorgeGarcia2/MIPS.git,2020-11-27 05:41:59+00:00,Repository for MIPS project,JorgeGarcia2/MIPS,Verilog,MIPS,79,1,2020-12-02 17:05:32+00:00,0
11069,317361121,https://github.com/austinjonathan1/ATMMachine.git,2020-11-30 22:23:50+00:00,https://youtu.be/zxWJdmqf-cs,austinjonathan1/ATMMachine,Verilog,ATMMachine,28899,1,2022-02-19 13:01:19+00:00,1
11070,315783292,https://github.com/seanhwang10/ASIC-Design-works-in-HDL.git,2020-11-25 00:08:09+00:00,Sample ASIC Design works done in System Verilog,seanhwang10/ASIC-Design-works-in-HDL,Verilog,ASIC-Design-works-in-HDL,409,1,2021-03-04 12:54:23+00:00,0
11071,316198998,https://github.com/ranjanbhai/Arty-S7-50-Verilog-Codes.git,2020-11-26 10:41:18+00:00,Tested working codes for Digilent Arty S7-50 Xilinx Spartan 7 based FPGA board written in Verilog,ranjanbhai/Arty-S7-50-Verilog-Codes,Verilog,Arty-S7-50-Verilog-Codes,21,1,2021-01-04 01:39:32+00:00,1
11072,314825005,https://github.com/tianyilim/mips_proj.git,2020-11-21 14:02:01+00:00,Verilog implementation of a MIPS CPU for the IAC module,tianyilim/mips_proj,Verilog,mips_proj,1983,1,2021-02-04 17:05:43+00:00,0
11073,315236508,https://github.com/kumarkhandagle/Verilog_Interview_Preparation.git,2020-11-23 07:41:37+00:00,,kumarkhandagle/Verilog_Interview_Preparation,Verilog,Verilog_Interview_Preparation,10,1,2024-02-16 19:39:47+00:00,0
11074,312591970,https://github.com/Ashkan-Soleymani98/DigitalSystemsDesign---Fall2017-2018.git,2020-11-13 14:04:51+00:00,"  Digital Systems Design, Undergraduate Course (Fall 2017-2018), Sharif University of Technology, Instructor: Prof. Alireza Ejlali",Ashkan-Soleymani98/DigitalSystemsDesign---Fall2017-2018,Verilog,DigitalSystemsDesign---Fall2017-2018,4,1,2024-04-01 12:51:29+00:00,0
11075,313257248,https://github.com/rlangoy/CRC32-Avalon-MM-IP.git,2020-11-16 09:54:13+00:00,CRC32-checksum ip example for Quatrus using memory mapped I/O,rlangoy/CRC32-Avalon-MM-IP,Verilog,CRC32-Avalon-MM-IP,6082,1,2022-02-23 10:27:59+00:00,0
11076,313778079,https://github.com/jiaxu-2019/i2c.git,2020-11-18 00:25:03+00:00,,jiaxu-2019/i2c,Verilog,i2c,8,1,2023-06-21 01:30:47+00:00,0
11077,313241961,https://github.com/azarmadr/xge.git,2020-11-16 08:53:11+00:00,,azarmadr/xge,Verilog,xge,2903,1,2022-04-19 22:23:52+00:00,0
11078,312973279,https://github.com/DDHHZ/PPG.git,2020-11-15 06:37:42+00:00,it's a project to detect you heart rate continously,DDHHZ/PPG,Verilog,PPG,1376,1,2024-09-15 17:00:13+00:00,0
11079,317259472,https://github.com/diezep/ProyectoFinal-SSPAC-E5-D12.git,2020-11-30 15:05:59+00:00,Proyecto final de la materia Seminario de Solución de Problemas de Arquitectura de Computadoras:D12.,diezep/ProyectoFinal-SSPAC-E5-D12,Verilog,ProyectoFinal-SSPAC-E5-D12,569,1,2020-12-11 08:49:15+00:00,0
11080,312959197,https://github.com/TIANYU-Li-HFUT/Smartpark.git,2020-11-15 04:42:22+00:00,A smartcar with RISC-V cpu communicates  with sytem of parking （stm32）,TIANYU-Li-HFUT/Smartpark,Verilog,Smartpark,31,1,2023-04-12 09:57:44+00:00,0
11081,312967491,https://github.com/FINE3-max/DSST-tracker.git,2020-11-15 05:51:22+00:00,,FINE3-max/DSST-tracker,Verilog,DSST-tracker,37,1,2020-11-15 06:15:55+00:00,0
11082,314662428,https://github.com/ARMINPAN/Verilog-HWs.git,2020-11-20 20:30:20+00:00,LogicCr_Sharif,ARMINPAN/Verilog-HWs,Verilog,Verilog-HWs,51,1,2022-03-31 18:12:03+00:00,0
11083,316957474,https://github.com/flywang606/2d_fir.git,2020-11-29 13:29:49+00:00,a ip for 2d fir design,flywang606/2d_fir,Verilog,2d_fir,28,1,2022-05-25 07:13:15+00:00,0
11084,316670853,https://github.com/wtfuzz/cyclone10-riscv.git,2020-11-28 06:20:43+00:00,Cyclone 10 RISC-V FuseSoC core,wtfuzz/cyclone10-riscv,Verilog,cyclone10-riscv,119,1,2021-03-29 17:43:46+00:00,2
11085,313173227,https://github.com/myminieye/Runber.git,2020-11-16 02:41:47+00:00,,myminieye/Runber,Verilog,Runber,35961,1,2020-11-16 05:38:24+00:00,2
11086,312435965,https://github.com/Jb591/Simple-Matrix-Engine.git,2020-11-13 01:03:27+00:00,"For this project I created a basic matrix unit that could be utilized in deep learning. The matrix unit will perform matrix multiplication, scaler multiplication, subtraction, addition and transposition. A testbench will place a starting set of matrix RAM and place opcodes fro the execution unit to perform the matrix functions using the matrix modules.",Jb591/Simple-Matrix-Engine,Verilog,Simple-Matrix-Engine,55,1,2024-05-21 02:27:42+00:00,0
11087,313099912,https://github.com/rileychin/50.002-1D-GAME.git,2020-11-15 18:47:33+00:00,++BEAT CITY++ yeap,rileychin/50.002-1D-GAME,Verilog,50.002-1D-GAME,103,1,2022-03-18 17:09:01+00:00,0
11088,317017540,https://github.com/JairCopete17/sensores-verilog.git,2020-11-29 18:35:20+00:00,Se hace una recopilación de los sensores utilizados para el proyecto de una casa domotica. Compilado en ISE Design 14.6 y Simulado en ISim.,JairCopete17/sensores-verilog,Verilog,sensores-verilog,4,1,2023-03-25 16:22:34+00:00,0
11089,316863997,https://github.com/SweeperAA/skywater130_decred_miner_old.git,2020-11-29 02:54:10+00:00,,SweeperAA/skywater130_decred_miner_old,Verilog,skywater130_decred_miner_old,52850,1,2020-12-04 14:59:56+00:00,0
11090,315093141,https://github.com/mohithsathyanarayanan/caches.git,2020-11-22 17:25:56+00:00,implementation of direct-mapped and set-associative caches in verilog.,mohithsathyanarayanan/caches,Verilog,caches,4244,1,2021-04-06 16:49:47+00:00,0
11091,313208519,https://github.com/khaizon/1DFlashQuantumTunneling.git,2020-11-16 06:17:59+00:00,1DFlashQuantumTunneling Alchitry Code,khaizon/1DFlashQuantumTunneling,Verilog,1DFlashQuantumTunneling,47311,1,2022-01-24 05:51:55+00:00,2
11092,313499171,https://github.com/lloo099/MIPI_VA-Model.git,2020-11-17 03:43:09+00:00,,lloo099/MIPI_VA-Model,Verilog,MIPI_VA-Model,22,1,2022-09-30 08:08:34+00:00,1
11093,314504750,https://github.com/supleed2/ELEC50010-IAC-CW.git,2020-11-20 09:22:13+00:00,"Synthesizable 32-bit MIPS 1 CPU, uses a memory-mapped bus to access memory and peripherals. (Unverified Commits are from before I signed commits)",supleed2/ELEC50010-IAC-CW,Verilog,ELEC50010-IAC-CW,9346,1,2024-01-19 04:13:59+00:00,1
11094,314712581,https://github.com/pat19218/Proyecto_final.git,2020-11-21 01:59:00+00:00,NIBBLER 4 bits,pat19218/Proyecto_final,Verilog,Proyecto_final,188,1,2021-02-11 21:38:53+00:00,0
11095,313417050,https://github.com/keven-deoliveira/FPGA-DigitalClock.git,2020-11-16 20:18:36+00:00,,keven-deoliveira/FPGA-DigitalClock,Verilog,FPGA-DigitalClock,24,1,2021-02-23 20:03:32+00:00,0
11096,315724122,https://github.com/Nastya880/quartus.git,2020-11-24 18:49:26+00:00,,Nastya880/quartus,Verilog,quartus,11,1,2023-06-13 05:44:04+00:00,0
11097,314593766,https://github.com/eemans21/Creating-Different-Circuits-in-Verilog.git,2020-11-20 15:29:51+00:00,,eemans21/Creating-Different-Circuits-in-Verilog,Verilog,Creating-Different-Circuits-in-Verilog,13,1,2022-05-20 06:57:39+00:00,0
11098,312585975,https://github.com/sai-kaushik-s/16-bit-5-2-Compression-Dadda-Multiplier.git,2020-11-13 13:40:19+00:00,,sai-kaushik-s/16-bit-5-2-Compression-Dadda-Multiplier,Verilog,16-bit-5-2-Compression-Dadda-Multiplier,116,1,2020-11-13 16:02:33+00:00,0
11099,312588165,https://github.com/sai-kaushik-s/32-bit-15-4-Compression-Dadda-Multiplier.git,2020-11-13 13:48:57+00:00,,sai-kaushik-s/32-bit-15-4-Compression-Dadda-Multiplier,Verilog,32-bit-15-4-Compression-Dadda-Multiplier,53,1,2020-11-13 16:02:30+00:00,0
11100,317617026,https://github.com/Dud3ek/ESL.git,2020-12-01 17:26:49+00:00,ESL class repository,Dud3ek/ESL,Verilog,ESL,4996,1,2020-12-04 11:18:33+00:00,0
11101,312786903,https://github.com/Dhruval360/16-bit-Shift-adder-Serial-adder.git,2020-11-14 09:41:42+00:00,This is a 16 bit shift serial adder written in verilog,Dhruval360/16-bit-Shift-adder-Serial-adder,Verilog,16-bit-Shift-adder-Serial-adder,379,1,2023-11-09 08:38:00+00:00,3
11102,313407759,https://github.com/li-t2016/AHB-SLAVE.git,2020-11-16 19:36:41+00:00,Single Transfer,li-t2016/AHB-SLAVE,Verilog,AHB-SLAVE,2,1,2022-04-27 09:41:51+00:00,0
11103,312862202,https://github.com/SandaruJayawardana/fpga-base-pipelined-processor.git,2020-11-14 17:04:03+00:00,,SandaruJayawardana/fpga-base-pipelined-processor,Verilog,fpga-base-pipelined-processor,1886,1,2020-12-10 08:34:20+00:00,3
11104,316559325,https://github.com/kargaranamir/Sobel-Filter-Verilog.git,2020-11-27 17:11:59+00:00,,kargaranamir/Sobel-Filter-Verilog,Verilog,Sobel-Filter-Verilog,229,1,2022-03-18 11:40:36+00:00,1
11105,312995404,https://github.com/HayXaQAQ/FlappyBird.git,2020-11-15 09:15:14+00:00,基于FPGA平台的图像识别游戏,HayXaQAQ/FlappyBird,Verilog,FlappyBird,390,1,2023-04-17 10:48:28+00:00,1
11106,313926864,https://github.com/kmisimn76/Spartan3_200_MLP.git,2020-11-18 12:25:03+00:00,Small MLP Inference in XC3S200,kmisimn76/Spartan3_200_MLP,Verilog,Spartan3_200_MLP,1999,1,2022-02-15 05:27:34+00:00,0
11107,315077890,https://github.com/dac2021-submission/dac2021-submission.git,2020-11-22 16:10:47+00:00,,dac2021-submission/dac2021-submission,Verilog,dac2021-submission,4915,1,2021-01-19 13:08:58+00:00,2
11108,316903016,https://github.com/Kyokoning/DigitSerialMultiplier.git,2020-11-29 08:00:20+00:00,,Kyokoning/DigitSerialMultiplier,Verilog,DigitSerialMultiplier,69,1,2021-03-22 20:02:08+00:00,0
11109,315966439,https://github.com/mwwhited/EmbeddedBakery.git,2020-11-25 14:38:59+00:00,"Collection of arduino, avr and pic projects",mwwhited/EmbeddedBakery,Verilog,EmbeddedBakery,263395,1,2023-04-23 13:10:57+00:00,2
11110,317248552,https://github.com/Alyssonmach/sistema-seguranca-residencial.git,2020-11-30 14:27:35+00:00,Projeto final da disciplina Laboratório de Circuitos Lógicos - Sistema de Segurança Residencial.,Alyssonmach/sistema-seguranca-residencial,Verilog,sistema-seguranca-residencial,2852,1,2021-07-12 18:13:11+00:00,0
11111,312483371,https://github.com/zzp1012/cache-verilog-modeling.git,2020-11-13 05:39:14+00:00,cache modeling using verilog,zzp1012/cache-verilog-modeling,Verilog,cache-verilog-modeling,247,1,2023-05-15 16:19:42+00:00,0
11112,313501182,https://github.com/PhoenixTAN/Computer-Organizaion.git,2020-11-17 03:54:26+00:00,,PhoenixTAN/Computer-Organizaion,Verilog,Computer-Organizaion,62958,1,2023-02-07 08:08:13+00:00,0
11113,314648177,https://github.com/Yuming-s-Project/FPGA_Car_Racing_Game.git,2020-11-20 19:17:07+00:00,,Yuming-s-Project/FPGA_Car_Racing_Game,Verilog,FPGA_Car_Racing_Game,477,1,2021-11-30 10:24:13+00:00,0
11114,315038464,https://github.com/nuclearliu/Verilog.git,2020-11-22 13:00:28+00:00,,nuclearliu/Verilog,Verilog,Verilog,16,1,2020-11-22 13:06:11+00:00,0
11115,313844048,https://github.com/albertomata8/Digitales2-PCI_capa_transmision.git,2020-11-18 06:31:45+00:00,"Secnd proyect of the course Digitals 2, in which we design a Transaction Layer of a PCIE",albertomata8/Digitales2-PCI_capa_transmision,Verilog,Digitales2-PCI_capa_transmision,10295,1,2023-05-17 06:25:05+00:00,0
11116,314130682,https://github.com/ninlar/DistanceLED-Altera-Cyclone-II.git,2020-11-19 03:55:13+00:00,Detecting the distance using an HC-SR04 Module and an Altera Cyclone II FPGA,ninlar/DistanceLED-Altera-Cyclone-II,Verilog,DistanceLED-Altera-Cyclone-II,15,1,2020-11-24 17:39:02+00:00,0
11117,316012955,https://github.com/milovanovic/spectrometer.git,2020-11-25 17:43:33+00:00,Digital Spectrometer Generator,milovanovic/spectrometer,Verilog,spectrometer,2717,1,2023-02-04 12:06:44+00:00,0
11118,315978966,https://github.com/za1nrkhan/Ghazi.git,2020-11-25 15:25:27+00:00,,za1nrkhan/Ghazi,Verilog,Ghazi,255536,1,2022-05-01 08:02:05+00:00,1
11119,315979113,https://github.com/neeldug/elec50010-2020-cpu-cw.git,2020-11-25 15:26:01+00:00,,neeldug/elec50010-2020-cpu-cw,Verilog,elec50010-2020-cpu-cw,774,1,2023-01-28 11:02:31+00:00,1
11120,312617615,https://github.com/TaoTao-real/HDLBits.git,2020-11-13 15:47:02+00:00,HDLBits上的verilog练习,TaoTao-real/HDLBits,Verilog,HDLBits,21,1,2021-11-12 07:41:06+00:00,0
11121,312530075,https://github.com/zyp351791/-.git,2020-11-13 09:26:27+00:00,MIPS流水线处理器,zyp351791/-,Verilog,-,30,1,2023-10-24 06:43:52+00:00,0
11122,316655521,https://github.com/MeenakshiShankar/Verilog-For-Comparator.git,2020-11-28 04:23:08+00:00,,MeenakshiShankar/Verilog-For-Comparator,Verilog,Verilog-For-Comparator,34,1,2022-05-23 03:50:32+00:00,0
11123,317656069,https://github.com/wolframalexa/MIPSProcessor.git,2020-12-01 20:11:56+00:00,Final project for Hardware Design - designing a MIPS processor in Verilog.,wolframalexa/MIPSProcessor,Verilog,MIPSProcessor,55,1,2022-04-27 22:23:52+00:00,1
11124,312970603,https://github.com/my123123123/digital_recognition.git,2020-11-15 06:17:00+00:00,this is a project about digital recognition based on verilog code,my123123123/digital_recognition,Verilog,digital_recognition,60,1,2021-05-25 11:04:22+00:00,0
11125,313969196,https://github.com/chmo2019/EC311_Final_Project.git,2020-11-18 15:01:55+00:00,,chmo2019/EC311_Final_Project,Verilog,EC311_Final_Project,9935,1,2024-03-06 17:10:21+00:00,0
11126,313157148,https://github.com/bingwaa/Low-pass-filter.git,2020-11-16 01:05:13+00:00,designed a lowpass filter using verilog and matlab,bingwaa/Low-pass-filter,Verilog,Low-pass-filter,32,1,2024-06-28 14:45:13+00:00,0
11127,316507548,https://github.com/VasilyMarkov/LFSR.git,2020-11-27 13:23:07+00:00,,VasilyMarkov/LFSR,Verilog,LFSR,2,1,2022-05-09 16:12:17+00:00,0
11128,316173940,https://github.com/KorotkiyEugene/pipe_mult.git,2020-11-26 08:56:25+00:00,,KorotkiyEugene/pipe_mult,Verilog,pipe_mult,2,1,2023-04-29 13:24:21+00:00,0
11129,316963036,https://github.com/akshaygodse13/PE_Coprocessor.git,2020-11-29 13:58:00+00:00,,akshaygodse13/PE_Coprocessor,Verilog,PE_Coprocessor,2880,1,2021-08-11 06:14:50+00:00,2
11130,317407591,https://github.com/SandaruJayawardana/fyp_slave_device.git,2020-12-01 02:54:53+00:00,,SandaruJayawardana/fyp_slave_device,Verilog,fyp_slave_device,1086,1,2021-06-17 12:19:21+00:00,1
11131,314614886,https://github.com/Renliang-dotcom/USTB_MIPS.git,2020-11-20 16:51:37+00:00,,Renliang-dotcom/USTB_MIPS,Verilog,USTB_MIPS,17101,1,2024-07-23 07:08:40+00:00,0
11132,317919042,https://github.com/sudhamshu091/32-Verilog-Mini-Projects.git,2020-12-02 16:15:32+00:00,"Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 754 Addition Subtraction, Floating Point IEEE 754 Division, Floating Point IEEE 754 Multiplication, Fraction Multiplier, High Radix Multiplier, I2C and SPI Protocols, LFSR and CFSR, Logarithm Implementation, Mealy and Moore State Machine Implementation of Sequence Detector, Modified Booth Algorithm, Pipelined Multiplier, Restoring and Non Restoring Division, Sequential Multiplier, Shift and Add Binary Multiplier, Traffic Light Controller, Universal_Shift_Register, BCD Adder, Dual Address RAM and Dual Address ROM",sudhamshu091/32-Verilog-Mini-Projects,Verilog,32-Verilog-Mini-Projects,13230,572,2024-10-21 18:01:23+00:00,112
11133,322460500,https://github.com/racerxdl/riskow.git,2020-12-18 01:53:38+00:00,Learning how to make a RISC-V ,racerxdl/riskow,Verilog,riskow,190,130,2024-09-24 02:22:35+00:00,9
11134,321054187,https://github.com/padhi499/Image-Classification-using-CNN-on-FPGA.git,2020-12-13 11:58:46+00:00,Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.,padhi499/Image-Classification-using-CNN-on-FPGA,Verilog,Image-Classification-using-CNN-on-FPGA,26748,116,2024-10-26 09:45:17+00:00,24
11135,320377288,https://github.com/kooscode/srgh-matrix-trinity.git,2020-12-10 20:03:35+00:00,XBOX 360 advanced glitching - Reverse Engineered using a logic analyzer.,kooscode/srgh-matrix-trinity,Verilog,srgh-matrix-trinity,3433,42,2024-10-17 06:51:34+00:00,9
11136,320314784,https://github.com/defparam/PCI2Nano-RTL.git,2020-12-10 15:36:12+00:00,An open source FPGA PCI core & 8250-Compatible PCI UART core,defparam/PCI2Nano-RTL,Verilog,PCI2Nano-RTL,672,39,2024-10-23 05:14:18+00:00,5
11137,319442946,https://github.com/janschiefer/verilog_spi.git,2020-12-07 20:59:50+00:00,A simple Verilog SPI master / slave implementation featuring all 4 modes.,janschiefer/verilog_spi,Verilog,verilog_spi,18,36,2024-10-24 01:29:14+00:00,9
11138,320835334,https://github.com/flyjancy/CortexM0_SoC_Task.git,2020-12-12 13:18:56+00:00,Step by step tutorial for building CortexM0 SoC,flyjancy/CortexM0_SoC_Task,Verilog,CortexM0_SoC_Task,9205,35,2024-06-18 15:39:55+00:00,8
11139,322749088,https://github.com/santoshsmalagi/Benchmarks.git,2020-12-19 02:21:47+00:00,"A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.",santoshsmalagi/Benchmarks,Verilog,Benchmarks,1270,33,2024-10-17 07:26:35+00:00,2
11140,319398582,https://github.com/yrrapt/caravel_amsat_txrx_ic.git,2020-12-07 17:46:15+00:00,,yrrapt/caravel_amsat_txrx_ic,Verilog,caravel_amsat_txrx_ic,2204042,29,2024-07-11 16:14:14+00:00,6
11141,319496249,https://github.com/defparam/PCI2Nano-PCB.git,2020-12-08 01:55:28+00:00,An FPGA/PCI Device Reference Platform,defparam/PCI2Nano-PCB,Verilog,PCI2Nano-PCB,2197,29,2024-08-12 20:08:17+00:00,3
11142,318664208,https://github.com/ucb-cs250/caravel_fpga250.git,2020-12-05 00:06:09+00:00,FPGA250 aboard the eFabless Caravel,ucb-cs250/caravel_fpga250,Verilog,caravel_fpga250,2095482,27,2024-08-22 19:52:51+00:00,2
11143,321844971,https://github.com/asinghani/crypto-accelerator-chip.git,2020-12-16 02:26:23+00:00,Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December 2020.,asinghani/crypto-accelerator-chip,Verilog,crypto-accelerator-chip,253957,19,2024-08-27 12:36:58+00:00,3
11144,321770459,https://github.com/ombhilare999/riscv-core.git,2020-12-15 19:36:34+00:00,A customized RISCV core made using verilog,ombhilare999/riscv-core,Verilog,riscv-core,4848,18,2024-10-20 18:19:34+00:00,3
11145,320856439,https://github.com/qxdn/16QAM.git,2020-12-12 15:03:35+00:00,16QAM modulation and demodulation by Verilog,qxdn/16QAM,Verilog,16QAM,108,16,2024-10-25 08:56:56+00:00,3
11146,318051967,https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hd.git,2020-12-03 02:31:19+00:00,"""High density"" digital standard cells for SKY130 provided by SkyWater.",google/skywater-pdk-libs-sky130_fd_sc_hd,Verilog,skywater-pdk-libs-sky130_fd_sc_hd,216946,14,2024-08-22 19:50:51+00:00,29
11147,322765467,https://github.com/GameboxSystems/DMTV-v2.git,2020-12-19 04:23:15+00:00,"v2 of VGA Out for Game Boy: 800x600 60hz, NES controller support, custom color palettes, and scanlines for DMG Gameboy! ",GameboxSystems/DMTV-v2,Verilog,DMTV-v2,9665,14,2024-05-27 08:54:29+00:00,2
11148,318530504,https://github.com/har-in-air/SIPEED_TANG_PRIMER.git,2020-12-04 13:50:33+00:00,Projects using the Sipeed Tang Primer FPGA development board ,har-in-air/SIPEED_TANG_PRIMER,Verilog,SIPEED_TANG_PRIMER,1784,13,2024-07-06 05:03:29+00:00,0
11149,320464222,https://github.com/z0gSh1u/minisys-1-cpu.git,2020-12-11 04:12:03+00:00,支持 31 条 MIPS 指令的 Minisys-1 单周期 CPU,z0gSh1u/minisys-1-cpu,Verilog,minisys-1-cpu,12475,13,2024-10-11 03:46:32+00:00,1
11150,320863011,https://github.com/jacquesdriessen/MiSTer-mandelbrot.git,2020-12-12 15:35:09+00:00,Mandelbrot core for the MiSTer system,jacquesdriessen/MiSTer-mandelbrot,Verilog,MiSTer-mandelbrot,4068,12,2023-08-20 21:25:53+00:00,1
11151,319402190,https://github.com/Bryce-Readyhough/caravel_UNCC_MPW_1.git,2020-12-07 18:00:44+00:00,This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transistor array.,Bryce-Readyhough/caravel_UNCC_MPW_1,Verilog,caravel_UNCC_MPW_1,2113381,10,2024-08-23 12:43:07+00:00,1
11152,319156047,https://github.com/jprx/pretty-secure-processor.git,2020-12-06 23:44:27+00:00,A security oriented SoC featuring a custom pipelined RISC-V core and LCD-TFT controller,jprx/pretty-secure-processor,Verilog,pretty-secure-processor,31228,10,2024-05-31 16:04:03+00:00,2
11153,318379183,https://github.com/SH-Hattrick/NJU-Digital-Circuits-Projects.git,2020-12-04 02:26:30+00:00,NJU Digital Circuits: Projects,SH-Hattrick/NJU-Digital-Circuits-Projects,Verilog,NJU-Digital-Circuits-Projects,7554,10,2024-06-27 13:49:11+00:00,1
11154,321205850,https://github.com/adwranovsky/hdmi_pmod.git,2020-12-14 02:03:05+00:00,A simple digital video breakout board,adwranovsky/hdmi_pmod,Verilog,hdmi_pmod,1531,9,2024-09-23 02:11:19+00:00,2
11155,321862538,https://github.com/asinghani/crypto-accelerator-builds.git,2020-12-16 03:58:11+00:00,Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).,asinghani/crypto-accelerator-builds,Verilog,crypto-accelerator-builds,1675074,9,2024-05-30 07:45:42+00:00,2
11156,318052046,https://github.com/google/skywater-pdk-libs-sky130_fd_io.git,2020-12-03 02:31:38+00:00,IO and periphery cells for SKY130 provided by SkyWater.,google/skywater-pdk-libs-sky130_fd_io,Verilog,skywater-pdk-libs-sky130_fd_io,35692,9,2024-09-04 10:33:12+00:00,8
11157,321504861,https://github.com/natanvotre/fm-transmitter.git,2020-12-15 00:03:53+00:00,"FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic and so forth.",natanvotre/fm-transmitter,Verilog,fm-transmitter,204,9,2024-09-07 12:48:34+00:00,6
11158,319751090,https://github.com/ClockWorkKid/FGPA-Based-Piano.git,2020-12-08 20:18:56+00:00,FPGA based MIDI keyboard project for EEE 304 (Digital Electronics Laboratory),ClockWorkKid/FGPA-Based-Piano,Verilog,FGPA-Based-Piano,10694,9,2024-03-28 06:53:11+00:00,1
11159,319868036,https://github.com/risclite/rv3n.git,2020-12-09 06:48:47+00:00,"RV3N--- a RV32IMC processor core, which has a new pipeline with ""3+N"" stages.",risclite/rv3n,Verilog,rv3n,1111,9,2024-04-10 14:26:49+00:00,2
11160,323160670,https://github.com/abdelazeem201/ASIC-Implementation-UART.git,2020-12-20 20:39:36+00:00,"This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between computer and peripherals. UART mainly contains Transmitter, Receiver and Baud Rate Generator. Baud Rate Generator generates the clock for the UART. We can achieve the desired Baud Rate by using divide factor from system clock. If we increase the baud rate, speed of serial data transmission increases. As the dividing factor decrease baud rate increases. in this paper we set the system clock frequency as 50MHz and time to transfer each data bit is 23.75ns with baud rate of 42.1 Mbps (dividing factor is 32). Due to increase in the baud rate the time taken to transfer the data decreases, so it is very useful for faster communication devices. Transmitter and Receiver blocks designed by algorithm state machine method simulated in ModelSim, synthesized in Design Compiler, and extracted in ICC in Nangate 45 nm CMOS cell library.",abdelazeem201/ASIC-Implementation-UART,Verilog,ASIC-Implementation-UART,9528,9,2024-10-20 11:38:27+00:00,4
11161,321116652,https://github.com/mabrains/caravel_analog_rf.git,2020-12-13 17:08:03+00:00,Analog and RF blocks on Skywaters 130nm,mabrains/caravel_analog_rf,Verilog,caravel_analog_rf,1156307,8,2024-09-24 12:15:43+00:00,4
11162,320723517,https://github.com/suoglu/Pmod.git,2020-12-12 01:34:03+00:00,Collection of simple interfaces for Digilent Pmods,suoglu/Pmod,Verilog,Pmod,337,8,2024-10-21 09:38:19+00:00,3
11163,321766640,https://github.com/adimitris/verilog-LDPC-decoder.git,2020-12-15 19:18:33+00:00,A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012),adimitris/verilog-LDPC-decoder,Verilog,verilog-LDPC-decoder,74,7,2024-03-26 03:20:57+00:00,2
11164,320139784,https://github.com/JJ300119/FPGA-DDSsignalgenerator.git,2020-12-10 02:44:41+00:00,基于黑金AX301 AN108模块的DDS信号发生器,JJ300119/FPGA-DDSsignalgenerator,Verilog,FPGA-DDSsignalgenerator,2915,7,2024-09-22 12:11:56+00:00,6
11165,321362930,https://github.com/leepersie/nexys4-ddr.git,2020-12-14 13:53:02+00:00,"Some demo about Nexys4-ddr, such as UART, ADT7420.",leepersie/nexys4-ddr,Verilog,nexys4-ddr,18,7,2024-05-23 05:23:26+00:00,0
11166,323148217,https://github.com/paulsonkantony/risk-five.git,2020-12-20 19:24:36+00:00,A Verilog based implementation of the unprivileged RV32I ISA,paulsonkantony/risk-five,Verilog,risk-five,103166,7,2023-12-10 06:56:31+00:00,2
11167,319767723,https://github.com/hsc-latte/caravel-hs32core.git,2020-12-08 21:40:46+00:00,Repo for Nov 2020 Skywater 120nm shuttle run containing our custom HS32 CPU 🚀. This contains our GDS + tape-out files and post-synthesis tests 🧪. The RTL design is in a submodule.,hsc-latte/caravel-hs32core,Verilog,caravel-hs32core,1707514,7,2024-04-02 08:24:46+00:00,2
11168,318451044,https://github.com/way-zer/FPGA.git,2020-12-04 08:24:53+00:00,"My Project about FPGA, 包含数电课内作业 和 数电实验 彩蛋机",way-zer/FPGA,Verilog,FPGA,1058,6,2023-09-26 05:52:57+00:00,1
11169,322203420,https://github.com/yasir-javed/bram_xilinxise.git,2020-12-17 06:35:23+00:00,,yasir-javed/bram_xilinxise,Verilog,bram_xilinxise,3,6,2024-09-27 22:52:11+00:00,2
11170,322950620,https://github.com/PetrM1/PMD85.git,2020-12-19 22:38:23+00:00,PMD85 core for MISTer FPGA,PetrM1/PMD85,Verilog,PMD85,3040,6,2023-11-02 20:40:13+00:00,0
11171,318240598,https://github.com/shalan/NfiVe32.git,2020-12-03 15:41:05+00:00,Area Optimized RV32IC CPU core with a single AHB-Lite master Interface for Data and Instructions,shalan/NfiVe32,Verilog,NfiVe32,119,6,2024-10-20 11:35:22+00:00,1
11172,318051974,https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hdll.git,2020-12-03 02:31:22+00:00,"""High density, low leakage"" digital standard cells for SKY130 provided by SkyWater.",google/skywater-pdk-libs-sky130_fd_sc_hdll,Verilog,skywater-pdk-libs-sky130_fd_sc_hdll,223467,6,2024-10-25 12:12:50+00:00,4
11173,322734046,https://github.com/affanabbasi/G_Skywater130nm_1stTO.git,2020-12-19 00:22:41+00:00,,affanabbasi/G_Skywater130nm_1stTO,Verilog,G_Skywater130nm_1stTO,223961,6,2023-07-13 13:53:00+00:00,2
11174,322661479,https://github.com/goran-mahovlic/ECPIX5_blink.git,2020-12-18 17:27:24+00:00,,goran-mahovlic/ECPIX5_blink,Verilog,ECPIX5_blink,3,5,2023-10-24 22:45:46+00:00,0
11175,321523949,https://github.com/letyrodri/fpga-super-mario.git,2020-12-15 01:55:26+00:00,This is an implementation in Verilog of Super Mario Bros console game levels to be uploaded in a FPGA card.,letyrodri/fpga-super-mario,Verilog,fpga-super-mario,2760,5,2024-02-04 23:11:48+00:00,1
11176,320599158,https://github.com/nmrenyi/RISCV-MultiCycle-CPU.git,2020-12-11 14:39:04+00:00,"2020Fall Computer Organization, Tsinghua University",nmrenyi/RISCV-MultiCycle-CPU,Verilog,RISCV-MultiCycle-CPU,401,5,2024-01-23 23:57:39+00:00,1
11177,318052019,https://github.com/google/skywater-pdk-libs-sky130_fd_sc_ls.git,2020-12-03 02:31:33+00:00,"""Low speed"" digital standard cells for SKY130 provided by SkyWater.",google/skywater-pdk-libs-sky130_fd_sc_ls,Verilog,skywater-pdk-libs-sky130_fd_sc_ls,1247771,5,2024-10-25 12:12:54+00:00,3
11178,317709247,https://github.com/hplp/MEMulator.git,2020-12-02 00:56:07+00:00,Memory Emulation on FPGA Boards,hplp/MEMulator,Verilog,MEMulator,17343,5,2024-10-28 12:00:22+00:00,1
11179,318052010,https://github.com/google/skywater-pdk-libs-sky130_fd_sc_ms.git,2020-12-03 02:31:30+00:00,"""Medium speed"" digital standard cells for SKY130 provided by SkyWater.",google/skywater-pdk-libs-sky130_fd_sc_ms,Verilog,skywater-pdk-libs-sky130_fd_sc_ms,965140,5,2024-10-25 12:12:55+00:00,3
11180,322441776,https://github.com/duyubo/DigitalDesign-And-ComputerArchitecture.git,2020-12-17 23:58:46+00:00,,duyubo/DigitalDesign-And-ComputerArchitecture,Verilog,DigitalDesign-And-ComputerArchitecture,1310,5,2024-10-10 01:08:14+00:00,1
11181,323138082,https://github.com/kas573/AGC-and-FM.git,2020-12-20 18:26:11+00:00,Курсовая работа Automatic Gain Control and Frequency Demodulation Block,kas573/AGC-and-FM,Verilog,AGC-and-FM,2196,5,2023-11-28 07:25:18+00:00,3
11182,321135289,https://github.com/jborza/vga_serial_display.git,2020-12-13 18:44:53+00:00,,jborza/vga_serial_display,Verilog,vga_serial_display,13,5,2024-10-28 00:43:56+00:00,1
11183,318646529,https://github.com/rlee287/hardware-bus-infrastructure.git,2020-12-04 22:11:53+00:00,"A collection of formal properties for hardware buses, and cores using them.",rlee287/hardware-bus-infrastructure,Verilog,hardware-bus-infrastructure,80,5,2024-10-09 23:51:41+00:00,0
11184,318052001,https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hs.git,2020-12-03 02:31:27+00:00,"""High speed"" digital standard cells for SKY130 provided by SkyWater.",google/skywater-pdk-libs-sky130_fd_sc_hs,Verilog,skywater-pdk-libs-sky130_fd_sc_hs,1199102,5,2024-10-25 12:12:51+00:00,3
11185,318853153,https://github.com/ibrahimayaz95/UART.git,2020-12-05 17:53:09+00:00,UART communication between FPGA and Computer,ibrahimayaz95/UART,Verilog,UART,9176,4,2023-01-03 21:38:02+00:00,0
11186,318432722,https://github.com/ktpss95112/CA2020-Project-1.git,2020-12-04 07:05:47+00:00,,ktpss95112/CA2020-Project-1,Verilog,CA2020-Project-1,4162,4,2021-12-15 09:22:11+00:00,1
11187,321620860,https://github.com/ARMINPAN/Verilog_Project_Sharif.git,2020-12-15 09:42:01+00:00,Convolutional Encoder & Viterbi Decoder,ARMINPAN/Verilog_Project_Sharif,Verilog,Verilog_Project_Sharif,18,4,2024-02-28 09:48:02+00:00,0
11188,318313799,https://github.com/lnis-uofu/Caravel-QLAP3.git,2020-12-03 20:38:43+00:00,,lnis-uofu/Caravel-QLAP3,Verilog,Caravel-QLAP3,1408594,4,2024-08-22 19:52:51+00:00,0
11189,318051989,https://github.com/google/skywater-pdk-libs-sky130_fd_sc_lp.git,2020-12-03 02:31:24+00:00,"""Low power"" digital standard cells for SKY130 provided by SkyWater.",google/skywater-pdk-libs-sky130_fd_sc_lp,Verilog,skywater-pdk-libs-sky130_fd_sc_lp,976020,4,2024-10-25 12:12:56+00:00,4
11190,318052029,https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hvl.git,2020-12-03 02:31:35+00:00,"""High voltage"" digital standard cells for SKY130 provided by SkyWater.",google/skywater-pdk-libs-sky130_fd_sc_hvl,Verilog,skywater-pdk-libs-sky130_fd_sc_hvl,75446,4,2024-10-25 12:12:53+00:00,3
11191,319007136,https://github.com/jborza/fpga-chip8.git,2020-12-06 10:34:10+00:00,,jborza/fpga-chip8,Verilog,fpga-chip8,80,4,2024-04-17 07:52:02+00:00,0
11192,318308782,https://github.com/lnis-uofu/Caravel-SOFA-CHD.git,2020-12-03 20:15:44+00:00,,lnis-uofu/Caravel-SOFA-CHD,Verilog,Caravel-SOFA-CHD,1908337,4,2024-08-22 19:52:54+00:00,0
11193,319364516,https://github.com/lakshmi-sathi/caravel_avsdpll1v8.git,2020-12-07 15:37:44+00:00,PLL IP on Caravel with OpAmps,lakshmi-sathi/caravel_avsdpll1v8,Verilog,caravel_avsdpll1v8,843371,4,2024-08-22 19:52:29+00:00,1
11194,322473012,https://github.com/kuashio/conways-game-of-life.git,2020-12-18 03:00:57+00:00,A Verilog implementation of Conway's Game of Life,kuashio/conways-game-of-life,Verilog,conways-game-of-life,998,4,2024-07-10 02:31:12+00:00,1
11195,319183374,https://github.com/Featherweight-IP/fw-wishbone-bridges.git,2020-12-07 02:35:22+00:00,Various Wishbone bridges,Featherweight-IP/fw-wishbone-bridges,Verilog,fw-wishbone-bridges,20,3,2024-09-20 07:51:15+00:00,0
11196,318961479,https://github.com/lzhj73/fft64.git,2020-12-06 05:47:34+00:00,,lzhj73/fft64,Verilog,fft64,41,3,2023-06-29 09:43:34+00:00,0
11197,318760839,https://github.com/duixiaoji/single-cycle-cpu.git,2020-12-05 10:35:31+00:00,合肥工业大学计组实验，单周期CPU,duixiaoji/single-cycle-cpu,Verilog,single-cycle-cpu,99,3,2024-05-16 07:32:17+00:00,1
11198,323137306,https://github.com/SE-and-verification/SE-prototype.git,2020-12-20 18:21:46+00:00,,SE-and-verification/SE-prototype,Verilog,SE-prototype,47593,3,2024-05-10 12:15:57+00:00,0
11199,317976560,https://github.com/Holonium/74xx-verilog.git,2020-12-02 20:00:46+00:00,A Verilog implementation of the 7400-series ICs.,Holonium/74xx-verilog,Verilog,74xx-verilog,8,3,2023-06-19 01:59:47+00:00,1
11200,320805708,https://github.com/daneshvar-amrollahi/Digital-Logic-Design-Lab.git,2020-12-12 10:38:22+00:00,DLD Lab Course Experiments (Fall 2020),daneshvar-amrollahi/Digital-Logic-Design-Lab,Verilog,Digital-Logic-Design-Lab,38275,3,2021-06-30 09:12:20+00:00,0
11201,322305301,https://github.com/miyakelp/FPGA_MNIST_RandomForest.git,2020-12-17 13:36:28+00:00,MNIST RandomForestClassifier for DE0-CV (Cyclone V) written in Verilog,miyakelp/FPGA_MNIST_RandomForest,Verilog,FPGA_MNIST_RandomForest,317,3,2024-03-15 10:35:23+00:00,2
11202,317415211,https://github.com/seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog-AMS.git,2020-12-01 03:34:26+00:00,The Verilog AMS Programming language IDE submodule for SNU Programming Tools (2D Mode) ,seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog-AMS,Verilog,SNU_2D_ProgrammingTools_IDE_Verilog-AMS,1045,3,2023-08-31 15:36:16+00:00,2
11203,317436029,https://github.com/crusader2000/Intro_To_Verilog.git,2020-12-01 05:37:14+00:00,,crusader2000/Intro_To_Verilog,Verilog,Intro_To_Verilog,920,3,2022-06-23 19:27:49+00:00,0
11204,318656674,https://github.com/AdamHastings/ReedSolomon.git,2020-12-04 23:14:37+00:00,Reed Solomon workspace,AdamHastings/ReedSolomon,Verilog,ReedSolomon,63,3,2024-07-12 08:55:56+00:00,0
11205,321564956,https://github.com/yasir-javed/vga_bram.git,2020-12-15 05:41:21+00:00,,yasir-javed/vga_bram,Verilog,vga_bram,73,3,2024-09-27 22:52:11+00:00,1
11206,322227113,https://github.com/imarcher/HIT-digital-logic.git,2020-12-17 08:18:30+00:00,哈工大数字逻辑实验和大作业相关资料,imarcher/HIT-digital-logic,Verilog,HIT-digital-logic,36889,3,2023-10-16 01:03:22+00:00,1
11207,320545704,https://github.com/nietzhuang/2011-CIC-contest---Image-Display-Control.git,2020-12-11 10:47:17+00:00,2011 CIC contest preliminary topic,nietzhuang/2011-CIC-contest---Image-Display-Control,Verilog,2011-CIC-contest---Image-Display-Control,14,3,2024-04-13 07:10:40+00:00,0
11208,321758630,https://github.com/oscaracgg/sonar_tracker_fpga.git,2020-12-15 18:45:53+00:00,,oscaracgg/sonar_tracker_fpga,Verilog,sonar_tracker_fpga,10,3,2024-10-04 17:29:01+00:00,1
11209,323020476,https://github.com/hit-zblv/crypto-lab.git,2020-12-20 07:46:47+00:00,FPGA硬件加密模块（DES、AES128、SHA1）,hit-zblv/crypto-lab,Verilog,crypto-lab,42,2,2024-08-17 12:01:15+00:00,1
11210,317944465,https://github.com/apdn/WBSoC.git,2020-12-02 17:46:51+00:00,,apdn/WBSoC,Verilog,WBSoC,292,2,2024-03-31 21:26:41+00:00,1
11211,322979047,https://github.com/alaql89/SARO_benchmarks_CAD4Assurance.git,2020-12-20 02:36:38+00:00,,alaql89/SARO_benchmarks_CAD4Assurance,Verilog,SARO_benchmarks_CAD4Assurance,4610,2,2024-09-21 07:41:07+00:00,1
11212,318456419,https://github.com/Lucky-H6/MIPS-pipeline.git,2020-12-04 08:47:03+00:00,an implementation of MIPS Pipline processor. Verilog,Lucky-H6/MIPS-pipeline,Verilog,MIPS-pipeline,5983,2,2020-12-04 08:57:11+00:00,1
11213,322888799,https://github.com/Kyp069/zx48.sidi.git,2020-12-19 16:22:53+00:00,ZX Spectrum 48K FPGA implementation for SiDi board,Kyp069/zx48.sidi,Verilog,zx48.sidi,153,2,2022-11-03 21:58:44+00:00,4
11214,321161980,https://github.com/sbansal22/dual-core-mips-processor.git,2020-12-13 21:17:30+00:00,We created a multicore processor with the intent of parallelizing program execution and allowing for optimized computing units.,sbansal22/dual-core-mips-processor,Verilog,dual-core-mips-processor,4022,2,2021-01-01 18:52:53+00:00,1
11215,320619873,https://github.com/Pyrokar100/Frequency_Domain_Hilbert_Transformer.git,2020-12-11 16:01:22+00:00,,Pyrokar100/Frequency_Domain_Hilbert_Transformer,Verilog,Frequency_Domain_Hilbert_Transformer,5608,2,2024-07-19 12:59:01+00:00,0
11216,319371968,https://github.com/PhattOZ/SpaceInvaderVerilog.git,2020-12-07 16:04:36+00:00,,PhattOZ/SpaceInvaderVerilog,Verilog,SpaceInvaderVerilog,4808,2,2023-01-28 07:34:01+00:00,0
11217,317684423,https://github.com/keven-deoliveira/EC_3-In-A-Row.git,2020-12-01 22:28:10+00:00,,keven-deoliveira/EC_3-In-A-Row,Verilog,EC_3-In-A-Row,2194,2,2021-10-18 01:33:11+00:00,0
11218,317797828,https://github.com/litex-hub/litex-on-profpga-systems.git,2020-12-02 08:32:19+00:00,Experiment with LiteX on proFPGA systems,litex-hub/litex-on-profpga-systems,Verilog,litex-on-profpga-systems,101,2,2021-10-22 08:27:13+00:00,1
11219,319685372,https://github.com/AlexLB97/Verilog_ALU.git,2020-12-08 15:46:38+00:00,This is a Verilog arithmetic logic unit designed to receive input via the switches on the Basys 3 FPGA and output the result of the operation to the onboard seven segment display.,AlexLB97/Verilog_ALU,Verilog,Verilog_ALU,8,2,2023-02-23 11:06:55+00:00,0
11220,321547152,https://github.com/mztknhao1/FPGA-subpixel-edge.git,2020-12-15 03:57:30+00:00,FPGA实现边缘提取算法，matlab原型和FPGA实现verilog语言,mztknhao1/FPGA-subpixel-edge,Verilog,FPGA-subpixel-edge,40723,2,2023-09-20 09:18:20+00:00,1
11221,323017398,https://github.com/2bWant2b/HDU_DC_Student_Want.git,2020-12-20 07:26:56+00:00,杭电计算机学院数字电路设计，你想要的都在这。,2bWant2b/HDU_DC_Student_Want,,HDU_DC_Student_Want,0,2,2023-12-31 14:22:37+00:00,1
11222,322206066,https://github.com/DA21S321D/led-matrix-fan.git,2020-12-17 06:48:11+00:00,led点阵风扇,DA21S321D/led-matrix-fan,Verilog,led-matrix-fan,20,2,2023-01-29 10:25:47+00:00,0
11223,317415204,https://github.com/seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog.git,2020-12-01 03:34:24+00:00,The Verilog Programming language IDE submodule for SNU Programming Tools (2D Mode) ,seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog,Verilog,SNU_2D_ProgrammingTools_IDE_Verilog,1659,2,2022-11-06 07:52:10+00:00,2
11224,321551498,https://github.com/MiSTer-devel/Arcade-Breakout_MiSTer.git,2020-12-15 04:22:49+00:00,Arcade: Atari Breakout (1976) for MiSTer,MiSTer-devel/Arcade-Breakout_MiSTer,Verilog,Arcade-Breakout_MiSTer,7584,2,2024-05-26 04:25:52+00:00,3
11225,317669601,https://github.com/ngdxzy/FF_Test.git,2020-12-01 21:15:23+00:00,,ngdxzy/FF_Test,Verilog,FF_Test,255,2,2024-06-27 00:27:11+00:00,0
11226,318537826,https://github.com/tcy1999/VE270.git,2020-12-04 14:17:36+00:00,VE270 Lab Materials,tcy1999/VE270,Verilog,VE270,4371,2,2024-10-08 09:32:56+00:00,1
11227,319719724,https://github.com/Sakthiarun666/FPGA-Based-Low-Visibility-Enhancement-Adaptive-Histogram-Equalization.git,2020-12-08 18:01:50+00:00,,Sakthiarun666/FPGA-Based-Low-Visibility-Enhancement-Adaptive-Histogram-Equalization,Verilog,FPGA-Based-Low-Visibility-Enhancement-Adaptive-Histogram-Equalization,27858,2,2024-03-19 12:52:09+00:00,0
11228,321301706,https://github.com/l2l7l9p/Single-Cycle-CPU-based-on-MIPS.git,2020-12-14 09:45:52+00:00,Single Cycle CPU based on MIPS,l2l7l9p/Single-Cycle-CPU-based-on-MIPS,Verilog,Single-Cycle-CPU-based-on-MIPS,11,2,2022-05-07 08:15:35+00:00,1
11229,321726364,https://github.com/stineje/SpringerBookArith04.git,2020-12-15 16:34:04+00:00,"These are files from my 2004 book, ""Digital Computer Arithmetic Datapath Design Using Verilog HDL""",stineje/SpringerBookArith04,Verilog,SpringerBookArith04,476,2,2023-11-07 09:23:16+00:00,0
11230,320140057,https://github.com/scp10086/altera-HDB3-coding.git,2020-12-10 02:45:55+00:00,东南大学信息学院大四通信系统实验组HDB3编码FPGA实验,scp10086/altera-HDB3-coding,Verilog,altera-HDB3-coding,64,2,2024-03-26 18:38:56+00:00,1
11231,319076359,https://github.com/Icarus92/FPGA-img.git,2020-12-06 16:19:26+00:00,直方图均衡化 自适应阈值二值化 自动仿真,Icarus92/FPGA-img,,FPGA-img,24663,2,2024-04-11 09:45:33+00:00,0
11232,321953010,https://github.com/LYRbbding/taximeter.git,2020-12-16 10:53:50+00:00,简易出租车计价器,LYRbbding/taximeter,Verilog,taximeter,3475,2,2024-06-11 14:24:04+00:00,0
11233,318308948,https://github.com/lnis-uofu/Caravel-QLSOFA-HD.git,2020-12-03 20:16:29+00:00,,lnis-uofu/Caravel-QLSOFA-HD,Verilog,Caravel-QLSOFA-HD,1889890,2,2024-08-22 19:52:54+00:00,1
11234,321563254,https://github.com/yasir-javed/vga.git,2020-12-15 05:31:17+00:00,,yasir-javed/vga,Verilog,vga,4,2,2024-09-27 22:52:11+00:00,1
11235,320995220,https://github.com/fluctlight001/single_cycle_mips_cpu.git,2020-12-13 05:58:18+00:00,单周期mips指令集处理器,fluctlight001/single_cycle_mips_cpu,Verilog,single_cycle_mips_cpu,2001,1,2023-06-02 04:21:57+00:00,0
11236,322916184,https://github.com/VrajeshPatel20/Verilog.git,2020-12-19 18:49:41+00:00,Understanding the operation of registers (Verilog),VrajeshPatel20/Verilog,Verilog,Verilog,11,1,2021-01-08 00:29:10+00:00,0
11237,319817937,https://github.com/rsmith66/FPGAGuitar.git,2020-12-09 02:23:48+00:00,"We are Mux It Up, and for our EC311 final project, we created a guitar on an FPGA.",rsmith66/FPGAGuitar,Verilog,FPGAGuitar,2450,1,2020-12-10 03:02:18+00:00,0
11238,319146698,https://github.com/AutoRunCD-Johnny/2017-COE3DQ5-Project-Hardware-Implementation-of-an-Image-Decompressor.git,2020-12-06 22:40:16+00:00,2017-COE3DQ5-Project-Hardware-Implementation-of-an-Image-Decompressor,AutoRunCD-Johnny/2017-COE3DQ5-Project-Hardware-Implementation-of-an-Image-Decompressor,Verilog,2017-COE3DQ5-Project-Hardware-Implementation-of-an-Image-Decompressor,10582,1,2023-11-22 03:17:01+00:00,0
11239,318956495,https://github.com/Make-Machine-Association/FakeCPU.git,2020-12-06 05:11:45+00:00,A fake cpu made by verilog,Make-Machine-Association/FakeCPU,Verilog,FakeCPU,4272,1,2020-12-28 08:16:34+00:00,0
11240,319289270,https://github.com/nargesalavi/MIPS-Processor-in-Verilog.git,2020-12-07 10:51:50+00:00,,nargesalavi/MIPS-Processor-in-Verilog,Verilog,MIPS-Processor-in-Verilog,17114,1,2021-05-13 19:18:50+00:00,0
11241,319717355,https://github.com/Mousatat/Computer-Architecture.git,2020-12-08 17:52:02+00:00,,Mousatat/Computer-Architecture,Verilog,Computer-Architecture,202,1,2023-03-16 20:35:24+00:00,0
11242,322821715,https://github.com/Hanyuezhuohua/toy-tomasulo-cpu.git,2020-12-19 10:31:48+00:00,,Hanyuezhuohua/toy-tomasulo-cpu,Verilog,toy-tomasulo-cpu,35,1,2022-04-14 08:33:19+00:00,0
11243,321909835,https://github.com/george-shaw-czx/-verilog.git,2020-12-16 07:56:47+00:00,BUPT数电部分课内实验,george-shaw-czx/-verilog,Verilog,-verilog,72,1,2021-04-23 14:36:38+00:00,0
11244,318961033,https://github.com/amirhz99/ComputerArchitectureLab.git,2020-12-06 05:44:28+00:00,,amirhz99/ComputerArchitectureLab,Verilog,ComputerArchitectureLab,29856,1,2023-03-26 13:56:54+00:00,0
11245,319368353,https://github.com/MaicDf/ProyectoDigital2.git,2020-12-07 15:51:42+00:00,,MaicDf/ProyectoDigital2,Verilog,ProyectoDigital2,56,1,2024-02-29 15:43:25+00:00,0
11246,319535698,https://github.com/dparmar2/4bit-8-Register-File-.git,2020-12-08 05:27:20+00:00,Verilog Gate level implementation,dparmar2/4bit-8-Register-File-,Verilog,4bit-8-Register-File-,415,1,2024-03-13 22:04:15+00:00,0
11247,319786426,https://github.com/Harshil1995/FPGA_Traffic-Light-Controller-using-verilog.git,2020-12-08 23:24:23+00:00,Constructed RTL for traffic light control system for multiple intersections supporting pedestrian signals on FPGA board. ,Harshil1995/FPGA_Traffic-Light-Controller-using-verilog,Verilog,FPGA_Traffic-Light-Controller-using-verilog,2480,1,2021-01-13 00:33:57+00:00,0
11248,319184552,https://github.com/vulkanbets/IIR_Filter_Time_Multiplexed.git,2020-12-07 02:41:46+00:00,,vulkanbets/IIR_Filter_Time_Multiplexed,Verilog,IIR_Filter_Time_Multiplexed,11,1,2023-05-24 06:14:00+00:00,0
11249,318395964,https://github.com/michaelmengistu/ARM-Processor-Implementation.git,2020-12-04 03:49:36+00:00,Created a ARMv8 Single-cycle Processor using Verilog ,michaelmengistu/ARM-Processor-Implementation,Verilog,ARM-Processor-Implementation,33,1,2020-12-04 06:26:32+00:00,0
11250,317938982,https://github.com/mattvenn/seven_segment_wrapper.git,2020-12-02 17:26:59+00:00,,mattvenn/seven_segment_wrapper,Verilog,seven_segment_wrapper,581,1,2022-03-17 00:19:35+00:00,1
11251,319842157,https://github.com/chrsthur/WildWest2048.git,2020-12-09 04:32:49+00:00,,chrsthur/WildWest2048,Verilog,WildWest2048,1714,1,2020-12-09 20:00:52+00:00,1
11252,321815386,https://github.com/D3r3k23/VGA-Char-ROM.git,2020-12-15 23:34:14+00:00,,D3r3k23/VGA-Char-ROM,Verilog,VGA-Char-ROM,377,1,2023-10-12 13:14:28+00:00,0
11253,317942083,https://github.com/apdn/ClusterSoC.git,2020-12-02 17:38:05+00:00,,apdn/ClusterSoC,Verilog,ClusterSoC,570,1,2024-03-31 21:26:43+00:00,0
11254,319801947,https://github.com/NCDCCC/MatrixMultiply-verilog.git,2020-12-09 00:58:26+00:00,FPGA Matrix Multiply method,NCDCCC/MatrixMultiply-verilog,Verilog,MatrixMultiply-verilog,98,1,2021-12-12 09:49:12+00:00,0
11255,319825536,https://github.com/r08922128/CA-2020-Project1.git,2020-12-09 03:02:14+00:00,,r08922128/CA-2020-Project1,Verilog,CA-2020-Project1,56,1,2022-01-19 20:40:12+00:00,0
11256,321799034,https://github.com/Darkkogging/Neo-Ligth.git,2020-12-15 21:57:38+00:00,,Darkkogging/Neo-Ligth,Verilog,Neo-Ligth,7802,1,2021-08-24 03:49:07+00:00,0
11257,321122815,https://github.com/koakuma666/2-Bit-by-3-Bit-Multiplier-in-Gate-Level-Verilog-HDL.git,2020-12-13 17:39:15+00:00,2-Bit by 3-Bit Multiplier in Gate-Level Verilog HDL. Use Auto Verifying.,koakuma666/2-Bit-by-3-Bit-Multiplier-in-Gate-Level-Verilog-HDL,Verilog,2-Bit-by-3-Bit-Multiplier-in-Gate-Level-Verilog-HDL,267,1,2023-03-02 21:11:49+00:00,0
11258,318722995,https://github.com/VindulaNR/CO224--Computer-Architecture.git,2020-12-05 06:53:37+00:00,,VindulaNR/CO224--Computer-Architecture,Verilog,CO224--Computer-Architecture,1413,1,2021-03-10 11:26:30+00:00,0
11259,319799079,https://github.com/joshshterenberg/311_Project.git,2020-12-09 00:42:00+00:00,,joshshterenberg/311_Project,Verilog,311_Project,1579,1,2020-12-10 00:03:24+00:00,1
11260,320190701,https://github.com/HarishKMurali/VLSI-Lab.git,2020-12-10 07:15:48+00:00,"Codes done as a part of VLSI Lab course - from different adders to multipliers, from sim file generation to path enumeration in circuits",HarishKMurali/VLSI-Lab,Verilog,VLSI-Lab,1654,1,2020-12-10 09:48:23+00:00,0
11261,321613132,https://github.com/neurorulez/CtrlModule_Loader_Sram.git,2020-12-15 09:12:39+00:00,,neurorulez/CtrlModule_Loader_Sram,Verilog,CtrlModule_Loader_Sram,282,1,2021-03-25 21:28:02+00:00,0
11262,321845452,https://github.com/VinhTA-Computer-Master/VerilogHDL-Divide_by_3.git,2020-12-16 02:28:53+00:00,"Realizations of 3-divider implemented by behavioral, structural and sequential models using Verilog.",VinhTA-Computer-Master/VerilogHDL-Divide_by_3,Verilog,VerilogHDL-Divide_by_3,10,1,2022-11-07 01:08:47+00:00,0
11263,322811083,https://github.com/zbs9804/Whole-process-design-of-digital-and-analog-circuits.git,2020-12-19 09:28:06+00:00,,zbs9804/Whole-process-design-of-digital-and-analog-circuits,Verilog,Whole-process-design-of-digital-and-analog-circuits,1333,1,2023-07-23 22:21:10+00:00,0
11264,318686038,https://github.com/zyu-c/verilog_TD4.git,2020-12-05 02:41:56+00:00,,zyu-c/verilog_TD4,Verilog,verilog_TD4,3,1,2023-07-27 07:10:10+00:00,0
11265,321620189,https://github.com/Karikaranvetti/Building-a-Simple-Processor-and-Memory-Hierarchy.git,2020-12-15 09:39:29+00:00,"The microarchitecture of a processor is designed based on an Instruction Set. Your processor should implement the instructions add, sub, and, or, mov, loadi, j and beq. All instructions are of 32-bit fixed length",Karikaranvetti/Building-a-Simple-Processor-and-Memory-Hierarchy,Verilog,Building-a-Simple-Processor-and-Memory-Hierarchy,2042,1,2023-01-13 22:07:26+00:00,0
11266,321705095,https://github.com/DogeW/TechV.git,2020-12-15 15:13:28+00:00,mips cpu core,DogeW/TechV,Verilog,TechV,392,1,2020-12-17 13:04:24+00:00,0
11267,318743225,https://github.com/Darkstar1403/Sem.-Arquitectura-2020B-D12-ArribaPython.git,2020-12-05 08:54:13+00:00,"Proyecto sobre procesador MIPS, equipo 3.",Darkstar1403/Sem.-Arquitectura-2020B-D12-ArribaPython,Verilog,Sem.-Arquitectura-2020B-D12-ArribaPython,2135,1,2020-12-07 13:30:35+00:00,1
11268,322035841,https://github.com/ChrisUSC/EE457_exercises.git,2020-12-16 16:14:01+00:00,,ChrisUSC/EE457_exercises,Verilog,EE457_exercises,7777,1,2024-03-31 09:52:22+00:00,0
11269,320257703,https://github.com/Wenkyjong/MemsControl.git,2020-12-10 11:55:10+00:00,using fpag to control mems and laser,Wenkyjong/MemsControl,Verilog,MemsControl,4,1,2024-08-07 06:13:23+00:00,1
11270,321271263,https://github.com/TheWayForward/DigitalSystemDesign.git,2020-12-14 07:46:45+00:00,Digital System Design demos in Verilog HDL.,TheWayForward/DigitalSystemDesign,Verilog,DigitalSystemDesign,27,1,2020-12-16 23:56:13+00:00,0
11271,322004421,https://github.com/zhengyanghan28/FlowNet.git,2020-12-16 14:18:10+00:00,,zhengyanghan28/FlowNet,Verilog,FlowNet,1,1,2020-12-16 14:41:46+00:00,0
11272,317617026,https://github.com/Dud3ek/ESL.git,2020-12-01 17:26:49+00:00,ESL class repository,Dud3ek/ESL,Verilog,ESL,4996,1,2020-12-04 11:18:33+00:00,0
11273,319784464,https://github.com/Harshil1995/Spread-Spectrum-Correlator.git,2020-12-08 23:12:30+00:00,"The aim of this project is to recover a signal using correlator that was spread with a Gold code using Phase Shift Keying. So, to do so. we built a unit that runs on 333MHz Frequency which accepts a base band sample every clock and produces a correlation output.",Harshil1995/Spread-Spectrum-Correlator,Verilog,Spread-Spectrum-Correlator,57,1,2021-01-13 00:29:38+00:00,1
11274,321843348,https://github.com/VinhTA-Computer-Master/VerilogHDL-4x16_Decoder.git,2020-12-16 02:17:53+00:00,A realization of 4x16 decoder derived from primary 3x8 decoder using Verilog.,VinhTA-Computer-Master/VerilogHDL-4x16_Decoder,Verilog,VerilogHDL-4x16_Decoder,2,1,2020-12-18 03:02:07+00:00,1
11275,320778079,https://github.com/Storm-Rage0/MIPS-CPU.git,2020-12-12 07:54:35+00:00,MIPS架构CPU，基于Nexys4板,Storm-Rage0/MIPS-CPU,Verilog,MIPS-CPU,430,1,2021-12-02 16:19:51+00:00,0
11276,321011248,https://github.com/strong-Ting/FFT_verilog_IP_core.git,2020-12-13 07:44:51+00:00,,strong-Ting/FFT_verilog_IP_core,Verilog,FFT_verilog_IP_core,401,1,2022-05-19 03:27:00+00:00,0
11277,321027989,https://github.com/filimonadrian/cn2.git,2020-12-13 09:27:47+00:00,Computer Architecture - RISC V,filimonadrian/cn2,Verilog,cn2,6308,1,2023-01-03 09:19:54+00:00,0
11278,321657706,https://github.com/unal-edigital2-labs/2020-2-w07_entrega-_final-grupo02.git,2020-12-15 12:13:32+00:00,w07_entrega-_final-grupo02 created by GitHub Classroom,unal-edigital2-labs/2020-2-w07_entrega-_final-grupo02,Verilog,2020-2-w07_entrega-_final-grupo02,147217,1,2022-11-07 01:03:02+00:00,0
11279,321854913,https://github.com/VinhTA-Computer-Master/VerilogHDL-GCD.git,2020-12-16 03:17:24+00:00,"A realization of greatest common divisor using previously built ALU, control unit and datapath.",VinhTA-Computer-Master/VerilogHDL-GCD,Verilog,VerilogHDL-GCD,4,1,2021-05-21 13:19:11+00:00,0
11280,320458443,https://github.com/Fisheep1207/CA-project.git,2020-12-11 03:37:51+00:00,,Fisheep1207/CA-project,Verilog,CA-project,342,1,2020-12-31 04:00:21+00:00,0
11281,320755839,https://github.com/DanielTeranF/proyecto_electronica1.git,2020-12-12 05:29:44+00:00,,DanielTeranF/proyecto_electronica1,Verilog,proyecto_electronica1,5862,1,2021-05-30 01:16:20+00:00,0
11282,321295335,https://github.com/Abhijit123Gupta/Hardware_Implementation-of-Image_Processing_Algorithms.git,2020-12-14 09:21:35+00:00,,Abhijit123Gupta/Hardware_Implementation-of-Image_Processing_Algorithms,Verilog,Hardware_Implementation-of-Image_Processing_Algorithms,91537,1,2020-12-14 09:44:53+00:00,0
11283,317977801,https://github.com/apdn/P2PSoC.git,2020-12-02 20:05:53+00:00,,apdn/P2PSoC,Verilog,P2PSoC,553,1,2024-03-31 21:26:39+00:00,2
11284,317944555,https://github.com/apdn/AXISoC.git,2020-12-02 17:47:12+00:00,,apdn/AXISoC,Verilog,AXISoC,310,1,2024-03-31 21:26:40+00:00,1
11285,322466491,https://github.com/LittleLemon666/Overcook.git,2020-12-18 02:25:18+00:00,Lab of Digital Logic Design final project.,LittleLemon666/Overcook,Verilog,Overcook,72,1,2022-09-29 12:27:15+00:00,0
11286,319471489,https://github.com/MorganJamesSmith/mips-processor.git,2020-12-07 23:32:23+00:00,,MorganJamesSmith/mips-processor,Verilog,mips-processor,26,1,2021-01-25 18:10:09+00:00,0
11287,319786151,https://github.com/Harshil1995/FPGA_Vending-Machine-uisng-Verilog.git,2020-12-08 23:22:40+00:00,"• Built RTL for Vending Machine on FPGA board that accepts money, selects an item and gives out the change.  Four 7-segment display employed for displaying product price and selection.",Harshil1995/FPGA_Vending-Machine-uisng-Verilog,Verilog,FPGA_Vending-Machine-uisng-Verilog,1765,1,2021-01-13 00:35:08+00:00,0
11288,320502630,https://github.com/bellwood420/Arcade-Breakout_MiSTer.git,2020-12-11 07:42:11+00:00,Arcade: Atari Breakout (1976) for MiSTer. This repository had been used until the official release. Now it is a mirror of official (https://github.com/MiSTer-devel/Arcade-Breakout_MiSTer),bellwood420/Arcade-Breakout_MiSTer,Verilog,Arcade-Breakout_MiSTer,5240,1,2023-08-06 10:06:30+00:00,0
11289,320057737,https://github.com/pratimakv/EC311-Keyboard-Battleship.git,2020-12-09 19:24:05+00:00,,pratimakv/EC311-Keyboard-Battleship,Verilog,EC311-Keyboard-Battleship,6228,1,2020-12-10 00:23:54+00:00,2
11290,321107779,https://github.com/gitred-e/verilog.git,2020-12-13 16:23:09+00:00,Some example codes,gitred-e/verilog,Verilog,verilog,365,1,2021-09-30 08:34:26+00:00,0
11291,318395757,https://github.com/sfu-arch/TensorBricks.git,2020-12-04 03:48:31+00:00,Building blocks for spatial convolutions,sfu-arch/TensorBricks,Verilog,TensorBricks,17760,1,2022-09-30 08:21:54+00:00,2
11292,319447520,https://github.com/kdator/Microprocessing_Operations.git,2020-12-07 21:21:21+00:00,,kdator/Microprocessing_Operations,Verilog,Microprocessing_Operations,33,1,2024-09-25 20:56:49+00:00,1
11293,319543511,https://github.com/Jaffar4u2/king4u2.git,2020-12-08 06:09:43+00:00,Signature Registers for Small-Delay Defect Detection,Jaffar4u2/king4u2,Verilog,king4u2,123,1,2021-03-18 11:09:34+00:00,0
11294,319757021,https://github.com/abdelazeem201/Pipelined-FFT-IFFT-64-points.git,2020-12-08 20:46:57+00:00,The USFFT64 User Manual contains description of the USFFT64 core architecture to explain its proper use. USFFT64 soft core is the unit to perform the Fast Fourier Transform (FFT). It performs one dimensional 64 – complex point FFT. The data and coefficient widths are adjustable in the range 8 to 16.,abdelazeem201/Pipelined-FFT-IFFT-64-points,Verilog,Pipelined-FFT-IFFT-64-points,92,1,2022-04-05 01:21:22+00:00,0
11295,323139389,https://github.com/abdelazeem201/ASIC-Implementation-of-a-Cruise-Control-System-.git,2020-12-20 18:33:26+00:00,"This Paper presents a modified Cruise Control System application specific integrated circuit (ASIC) with speed feedback controller in motor drive. The proposed cruise Control ASIC not only decreases the ripple of hysteresis controller but also enhances the performance of motor controller. Verilog hardware description language (Verilog HDL) is used to implement the hardware architecture; and that an ASIC is fabricated in Nangate 45nm process with cell-based design method. Both switching and calculating delay times mainly contribute the ripples which degrade the control quality in motor drive. By using the predictive scheme, we not only improve the ripple issue of the traditional direct torque control technique, but also make the control system more stable by decreasing the time delay in hysteresis controller. According to the measured results, the proposed Cruise Control System ASIC performs with the coverage of 99.10 % and the fault coverage of 98.28 % at the operating frequency of 250 MHz, the supplied voltage of 1.2 V and the power consumption of 36.9976 uW.",abdelazeem201/ASIC-Implementation-of-a-Cruise-Control-System-,Verilog,ASIC-Implementation-of-a-Cruise-Control-System-,4052,1,2022-04-05 01:20:59+00:00,2
11296,319076606,https://github.com/Icarus92/4-lane-histogram.git,2020-12-06 16:20:34+00:00,,Icarus92/4-lane-histogram,,4-lane-histogram,806,1,2024-03-03 19:56:46+00:00,0
11297,320395272,https://github.com/AyushRajSharma/Hardware_AES_Algorithm.git,2020-12-10 21:33:30+00:00,AES Algorithm written in verilog for 128 bits key hardware simulation,AyushRajSharma/Hardware_AES_Algorithm,Verilog,Hardware_AES_Algorithm,1812,1,2021-03-03 06:05:31+00:00,0
11298,319029781,https://github.com/electricdream11/FPGA_qr.git,2020-12-06 12:38:46+00:00,,electricdream11/FPGA_qr,Verilog,FPGA_qr,1205,1,2020-12-26 09:29:39+00:00,0
11299,320794149,https://github.com/Capelito1112/HLS-gomoku.git,2020-12-12 09:30:32+00:00,,Capelito1112/HLS-gomoku,Verilog,HLS-gomoku,32,1,2021-03-11 00:04:38+00:00,0
11300,322146550,https://github.com/suoglu/Simple-UART.git,2020-12-17 01:30:46+00:00,  Set of simple modules to communicate via UART,suoglu/Simple-UART,Verilog,Simple-UART,177,1,2023-12-23 15:47:02+00:00,1
11301,319438382,https://github.com/mustafaR35/Rainbow-Road.git,2020-12-07 20:38:40+00:00,Simple driving game played on Basys3 Board and monitor,mustafaR35/Rainbow-Road,,Rainbow-Road,98210,1,2022-10-21 09:32:24+00:00,0
11302,320421098,https://github.com/chazhurd/Lava-Walls.git,2020-12-11 00:08:19+00:00,An Embedded Systems game I made in Verilog.This was a team effort and we got this game to work great and the professor chose it to showcase Verilogs abilities. ,chazhurd/Lava-Walls,Verilog,Lava-Walls,5,1,2021-04-23 23:05:55+00:00,0
11303,317656069,https://github.com/wolframalexa/MIPSProcessor.git,2020-12-01 20:11:56+00:00,Final project for Hardware Design - designing a MIPS processor in Verilog.,wolframalexa/MIPSProcessor,Verilog,MIPSProcessor,55,1,2022-04-27 22:23:52+00:00,1
11304,318740469,https://github.com/how861025ard/HDLBITS.git,2020-12-05 08:38:03+00:00,,how861025ard/HDLBITS,Verilog,HDLBITS,258,1,2021-02-05 01:14:31+00:00,0
11305,322683692,https://github.com/Art2Live/128-p-11-bit-FFT.git,2020-12-18 19:12:59+00:00,"This repository contains all files that needed to generate SoC implementation of 128-point 11-bit FFT using Vivado, Cadence RTL Compiler and Cadence Encounter",Art2Live/128-p-11-bit-FFT,Verilog,128-p-11-bit-FFT,349,1,2023-03-20 11:53:07+00:00,0
11306,321953898,https://github.com/wakaba123/computer-composing.git,2020-12-16 10:57:37+00:00,mysccpu,wakaba123/computer-composing,Verilog,computer-composing,839,1,2023-10-20 10:01:40+00:00,0
11307,321818116,https://github.com/PeterAyad/SPI.git,2020-12-15 23:51:57+00:00,Serial Peripheral Interface using Verilog,PeterAyad/SPI,Verilog,SPI,69,1,2022-06-14 00:33:30+00:00,0
11308,321900842,https://github.com/18520381/Inverse_Matrix.git,2020-12-16 07:17:55+00:00,Inverse matrix 4x4 32bit with floating point,18520381/Inverse_Matrix,Verilog,Inverse_Matrix,46,1,2024-03-03 13:13:24+00:00,1
11309,319727347,https://github.com/oscarodrigues/System-Level-Design-of-MIPS-Processor.git,2020-12-08 18:32:54+00:00,,oscarodrigues/System-Level-Design-of-MIPS-Processor,Verilog,System-Level-Design-of-MIPS-Processor,6,1,2024-08-26 12:17:16+00:00,0
11310,317407591,https://github.com/SandaruJayawardana/fyp_slave_device.git,2020-12-01 02:54:53+00:00,,SandaruJayawardana/fyp_slave_device,Verilog,fyp_slave_device,1086,1,2021-06-17 12:19:21+00:00,1
11311,319006593,https://github.com/mars441998/32_bit_single_cycle_microprocessor.git,2020-12-06 10:31:11+00:00,A single cycle 16-bit ARM microprocessor,mars441998/32_bit_single_cycle_microprocessor,Verilog,32_bit_single_cycle_microprocessor,12,1,2022-09-21 11:18:28+00:00,0
11312,321760854,https://github.com/oscaracgg/Quadrature_Motor.git,2020-12-15 18:54:04+00:00,,oscaracgg/Quadrature_Motor,Verilog,Quadrature_Motor,10,1,2022-05-31 22:36:31+00:00,0
11313,319014968,https://github.com/SKlayer/vcu1525_sprocket.git,2020-12-06 11:18:36+00:00,Sprocket's original VCU1525 release from 2017.,SKlayer/vcu1525_sprocket,,vcu1525_sprocket,131,1,2024-01-31 05:54:33+00:00,1
11314,327681879,https://github.com/abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU.git,2021-01-07 17:33:58+00:00,IC implementation of Systolic Array for TPU,abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU,Verilog,Systolic-array-implementation-in-RTL-for-TPU,17820,144,2024-10-22 06:47:57+00:00,24
11315,327624432,https://github.com/simbricks/simbricks.git,2021-01-07 13:45:41+00:00,Main Repository for the SimBricks Modular Full-System Simulation Framework.,simbricks/simbricks,Verilog,simbricks,6906,124,2024-10-11 12:58:28+00:00,23
11316,329188560,https://github.com/WangXuan95/FPGA-RMII-SMII.git,2021-01-13 03:59:37+00:00,An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII，用来连接LAN8720、KSZ8041TLI-S等百兆以太网PHY芯片。,WangXuan95/FPGA-RMII-SMII,Verilog,FPGA-RMII-SMII,308,77,2024-10-21 03:45:55+00:00,17
11317,329862975,https://github.com/Daniel-GGB/My-Digital-IC-Library.git,2021-01-15 09:13:02+00:00,我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;,Daniel-GGB/My-Digital-IC-Library,Verilog,My-Digital-IC-Library,46738,64,2024-10-18 12:34:54+00:00,20
11318,328400076,https://github.com/cjhonlyone/ADC-lvds.git,2021-01-10 14:18:12+00:00,"Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS",cjhonlyone/ADC-lvds,Verilog,ADC-lvds,119,45,2024-10-16 02:00:17+00:00,20
11319,331616819,https://github.com/akilm/FPU-IEEE-754.git,2021-01-21 12:11:28+00:00,"Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Square Root Operations based on the IEEE-754 standard for floating point numbers",akilm/FPU-IEEE-754,Verilog,FPU-IEEE-754,1807,40,2024-10-23 15:42:07+00:00,9
11320,330848117,https://github.com/DinoMax00/TJ-FPGA_MP3.git,2021-01-19 03:02:26+00:00,同济大学数字逻辑课程期末大作业,DinoMax00/TJ-FPGA_MP3,Verilog,TJ-FPGA_MP3,15,36,2024-10-14 16:59:18+00:00,2
11321,330244730,https://github.com/mbattyani/sub-25-ns-nasdaq-itch-fpga-parser.git,2021-01-16 19:54:28+00:00,,mbattyani/sub-25-ns-nasdaq-itch-fpga-parser,Verilog,sub-25-ns-nasdaq-itch-fpga-parser,208,36,2024-10-16 08:56:09+00:00,7
11322,323878345,https://github.com/rave1sking/single_cycle_RISCV_CPU_Design-32bit.git,2020-12-23 11:00:08+00:00,Verilog实现单周期非流水线32位RISCV指令集（45条）CPU,rave1sking/single_cycle_RISCV_CPU_Design-32bit,Verilog,single_cycle_RISCV_CPU_Design-32bit,5287,35,2024-10-11 15:29:05+00:00,2
11323,327671545,https://github.com/sudhamshu091/Single-Cycle-Risc-Processor-32-bit-Verilog.git,2021-01-07 16:49:31+00:00,Single Cycle RISC MIPS Processor,sudhamshu091/Single-Cycle-Risc-Processor-32-bit-Verilog,Verilog,Single-Cycle-Risc-Processor-32-bit-Verilog,584,29,2024-09-25 19:47:32+00:00,3
11324,329653866,https://github.com/milochen0418/hello-verilog.git,2021-01-14 15:21:36+00:00,Hello Verilog by Mac + VSCode ,milochen0418/hello-verilog,Verilog,hello-verilog,2319,25,2024-07-09 18:04:53+00:00,4
11325,332390402,https://github.com/tomverbeure/ecp5_jtag.git,2021-01-24 07:22:32+00:00,Use ECP5 JTAG port to interact with user design,tomverbeure/ecp5_jtag,Verilog,ecp5_jtag,238,24,2024-07-16 08:54:10+00:00,6
11326,333049757,https://github.com/dan-rodrigues/ym2610-pcb.git,2021-01-26 10:31:48+00:00,FPGA-based PCB to control a YM2610 sound synthesis chip.,dan-rodrigues/ym2610-pcb,Verilog,ym2610-pcb,5005,23,2024-10-17 16:37:16+00:00,3
11327,324967363,https://github.com/barryZZJ/Hardware_Design.git,2020-12-28 09:24:30+00:00,,barryZZJ/Hardware_Design,Verilog,Hardware_Design,45077,23,2023-02-24 12:15:49+00:00,1
11328,329668444,https://github.com/ajackevic/ELEC5882.git,2021-01-14 16:15:56+00:00,The Design and Implementation of a Pulse Compression Filter on an FPGA.,ajackevic/ELEC5882,Verilog,ELEC5882,32398,22,2024-10-17 07:00:41+00:00,10
11329,323971327,https://github.com/abdelazeem201/Introduction-to-System-on-Chip-Design-Online-Course.git,2020-12-23 18:10:15+00:00,"To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA platforms using standard hardware description and software programming languages",abdelazeem201/Introduction-to-System-on-Chip-Design-Online-Course,Verilog,Introduction-to-System-on-Chip-Design-Online-Course,18242,20,2024-10-20 06:25:39+00:00,6
11330,331049928,https://github.com/zli87/Integrated_Circuit_Design_Laboratory_IC_Lab.git,2021-01-19 17:00:14+00:00,"Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.",zli87/Integrated_Circuit_Design_Laboratory_IC_Lab,Verilog,Integrated_Circuit_Design_Laboratory_IC_Lab,30375,19,2024-08-07 01:57:59+00:00,4
11331,328091068,https://github.com/owczhlol/HITCCLab.git,2021-01-09 06:31:12+00:00,哈工大计算机组成原理课程实验,owczhlol/HITCCLab,Verilog,HITCCLab,37,18,2024-09-04 06:36:29+00:00,4
11332,326822155,https://github.com/UDXS/floof.git,2021-01-04 22:24:02+00:00,32-bit Fixed-Point Embedded 3D Graphics Processor,UDXS/floof,Verilog,floof,153,16,2024-10-10 16:52:53+00:00,1
11333,326950263,https://github.com/WiFiBoy/OK-iCE40Pro.git,2021-01-05 09:32:14+00:00,"OK:iCE40Pro, based on iCE40up5k FPGA Core, is an Open Source Educational FPGA GamePad Console. ",WiFiBoy/OK-iCE40Pro,Verilog,OK-iCE40Pro,16990,15,2023-08-22 00:46:37+00:00,4
11334,328272558,https://github.com/Saanlima/RISC5Verilog_psram.git,2021-01-10 00:23:43+00:00,,Saanlima/RISC5Verilog_psram,Verilog,RISC5Verilog_psram,1761,14,2024-09-12 20:49:03+00:00,2
11335,324298659,https://github.com/GhostFrankWu/SUSTech_CS207_Final-Project_2020f.git,2020-12-25 06:02:07+00:00,Digital logic design FinalProject CS207 数字逻辑(105/100)满分project,GhostFrankWu/SUSTech_CS207_Final-Project_2020f,Verilog,SUSTech_CS207_Final-Project_2020f,554,14,2024-10-28 03:42:02+00:00,4
11336,327823022,https://github.com/Corle-hyz/UCAS-COD-Lab.git,2021-01-08 06:54:24+00:00,中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业,Corle-hyz/UCAS-COD-Lab,Verilog,UCAS-COD-Lab,39379,14,2024-09-02 16:12:49+00:00,5
11337,324106377,https://github.com/Chair-for-Security-Engineering/AES_masked_BRAM.git,2020-12-24 08:28:57+00:00,Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM),Chair-for-Security-Engineering/AES_masked_BRAM,Verilog,AES_masked_BRAM,91,14,2024-04-26 13:57:13+00:00,4
11338,327718538,https://github.com/sudhamshu091/Single-Cycle-Risc-Pipelined-Processor-Verilog.git,2021-01-07 20:32:05+00:00,Single Cycle MIPS Pipelined Processor using Verilog,sudhamshu091/Single-Cycle-Risc-Pipelined-Processor-Verilog,Verilog,Single-Cycle-Risc-Pipelined-Processor-Verilog,937,13,2024-06-14 06:45:33+00:00,0
11339,329169638,https://github.com/dldldlfma/super_small_toy_tpu.git,2021-01-13 02:23:04+00:00,,dldldlfma/super_small_toy_tpu,Verilog,super_small_toy_tpu,78,12,2024-07-16 05:26:36+00:00,6
11340,332283315,https://github.com/jg-fossh/Goldschmidt_Integer_Divider_Parallel.git,2021-01-23 18:43:08+00:00,A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined. ,jg-fossh/Goldschmidt_Integer_Divider_Parallel,Verilog,Goldschmidt_Integer_Divider_Parallel,86394,12,2024-07-19 07:20:18+00:00,2
11341,332159763,https://github.com/bhuvansingla/cs220-computer-organization.git,2021-01-23 08:11:28+00:00,Assignment submissions of the semester 2020-21-II offering of CS220 at IIT Kanpur,bhuvansingla/cs220-computer-organization,Verilog,cs220-computer-organization,515,12,2024-10-19 22:38:48+00:00,1
11342,329483839,https://github.com/OpenXiangShan/env-scripts.git,2021-01-14 02:16:47+00:00,Scripts for XiangShan,OpenXiangShan/env-scripts,Verilog,env-scripts,2494,11,2024-10-14 11:55:19+00:00,14
11343,326235560,https://github.com/CTSRD-CHERI/garnet.git,2021-01-02 17:30:53+00:00,Amazon F1-inspired Xilinx VCU118 hardware design framework,CTSRD-CHERI/garnet,Verilog,garnet,69966,10,2024-08-26 07:28:24+00:00,5
11344,328333689,https://github.com/forth32/mc1201-02.git,2021-01-10 08:08:46+00:00,FPGA-версия платы МС1201.02 и ЭВМ ДВК-3,forth32/mc1201-02,Verilog,mc1201-02,12603,10,2024-10-18 02:13:38+00:00,6
11345,332501860,https://github.com/mattvenn/frequency_counter.git,2021-01-24 16:47:16+00:00,Project 2.2 Frequency counter,mattvenn/frequency_counter,Verilog,frequency_counter,51,10,2024-10-25 07:23:12+00:00,8
11346,328019296,https://github.com/mikeroyal/FPGA-Guide.git,2021-01-08 21:46:11+00:00,FPGA Guide,mikeroyal/FPGA-Guide,Verilog,FPGA-Guide,26,9,2024-10-18 18:05:10+00:00,0
11347,332989227,https://github.com/Spiritator/FPGA_LeNet5_ws_8x8.git,2021-01-26 06:10:24+00:00,FPGA implement of 8x8 weight stationary systolic array DNN accelerator,Spiritator/FPGA_LeNet5_ws_8x8,Verilog,FPGA_LeNet5_ws_8x8,4418,9,2024-09-17 17:57:02+00:00,4
11348,328394373,https://github.com/RBahrami/Adaptive-Median-Filter-in-Verilog.git,2021-01-10 13:52:17+00:00,Implementation of an Adaptive Median Filter in Verilog (Simulation only),RBahrami/Adaptive-Median-Filter-in-Verilog,Verilog,Adaptive-Median-Filter-in-Verilog,1547,9,2024-08-28 18:32:43+00:00,1
11349,330922002,https://github.com/qmj0923/2020-Fall-NJU-Experiments-in-Digital-Logical-Circuits.git,2021-01-19 09:06:26+00:00,2020秋-南大数电实验,qmj0923/2020-Fall-NJU-Experiments-in-Digital-Logical-Circuits,Verilog,2020-Fall-NJU-Experiments-in-Digital-Logical-Circuits,199611,9,2024-04-12 08:43:24+00:00,0
11350,326408035,https://github.com/folisa-ic/FlsV.git,2021-01-03 13:00:37+00:00,,folisa-ic/FlsV,Verilog,FlsV,1102,9,2023-06-01 12:16:46+00:00,1
11351,333212556,https://github.com/mfkiwl/E203_dma.git,2021-01-26 20:45:06+00:00,,mfkiwl/E203_dma,,E203_dma,9,9,2024-10-01 13:48:44+00:00,0
11352,323160670,https://github.com/abdelazeem201/ASIC-Implementation-UART.git,2020-12-20 20:39:36+00:00,"This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between computer and peripherals. UART mainly contains Transmitter, Receiver and Baud Rate Generator. Baud Rate Generator generates the clock for the UART. We can achieve the desired Baud Rate by using divide factor from system clock. If we increase the baud rate, speed of serial data transmission increases. As the dividing factor decrease baud rate increases. in this paper we set the system clock frequency as 50MHz and time to transfer each data bit is 23.75ns with baud rate of 42.1 Mbps (dividing factor is 32). Due to increase in the baud rate the time taken to transfer the data decreases, so it is very useful for faster communication devices. Transmitter and Receiver blocks designed by algorithm state machine method simulated in ModelSim, synthesized in Design Compiler, and extracted in ICC in Nangate 45 nm CMOS cell library.",abdelazeem201/ASIC-Implementation-UART,Verilog,ASIC-Implementation-UART,9528,9,2024-10-20 11:38:27+00:00,4
11353,330656605,https://github.com/mattvenn/wrapped_rgb_mixer.git,2021-01-18 12:17:56+00:00,Demo project for the Zero to ASIC Course.,mattvenn/wrapped_rgb_mixer,Verilog,wrapped_rgb_mixer,13374,8,2024-03-19 13:26:33+00:00,9
11354,331038970,https://github.com/TaKeTube/FPGA-based-3D-renderer-Project.git,2021-01-19 16:19:30+00:00,👾 Complete Quartus Project for FPGA-based-3D-renderer,TaKeTube/FPGA-based-3D-renderer-Project,Verilog,FPGA-based-3D-renderer-Project,60598,8,2024-05-15 10:42:44+00:00,1
11355,330123417,https://github.com/kimianoorbakhsh/Verilog-Matrix-Multiplier.git,2021-01-16 09:04:10+00:00,"Final Project for Digital Systems Design Course, Fall 2020",kimianoorbakhsh/Verilog-Matrix-Multiplier,Verilog,Verilog-Matrix-Multiplier,7850,8,2024-04-07 06:00:01+00:00,0
11356,329215426,https://github.com/tomverbeure/spdif_pmod.git,2021-01-13 06:32:09+00:00,S/PDIF Output PMOD,tomverbeure/spdif_pmod,Verilog,spdif_pmod,2362,8,2024-09-05 06:52:35+00:00,3
11357,326612689,https://github.com/cyyself/cpu232.git,2021-01-04 08:09:30+00:00,The MIPS CPU from previous CQU NSCSCC team and debugged by me running uCore MIPS porting successfully,cyyself/cpu232,Verilog,cpu232,61,8,2024-01-06 10:07:58+00:00,0
11358,323502259,https://github.com/MaxMorning/Handwritting-number-distinguishing-with-DNN-by-Nexys-4-DDR-in-Verilog-HDL.git,2020-12-22 02:42:57+00:00,Digital Logic Lecture Final Project in the first term of year 2020-21,MaxMorning/Handwritting-number-distinguishing-with-DNN-by-Nexys-4-DDR-in-Verilog-HDL,Verilog,Handwritting-number-distinguishing-with-DNN-by-Nexys-4-DDR-in-Verilog-HDL,6200,8,2024-01-19 11:47:03+00:00,0
11359,326687851,https://github.com/Armingodiz/LogicDesignFinalProject.git,2021-01-04 13:10:53+00:00,,Armingodiz/LogicDesignFinalProject,Verilog,LogicDesignFinalProject,12,7,2021-05-08 14:39:13+00:00,0
11360,326702278,https://github.com/UT-LCA/tpu_v2.git,2021-01-04 14:02:44+00:00,,UT-LCA/tpu_v2,Verilog,tpu_v2,8818,7,2024-07-23 06:12:32+00:00,3
11361,331982853,https://github.com/mattvenn/gate_level_simulation.git,2021-01-22 15:18:01+00:00,,mattvenn/gate_level_simulation,Verilog,gate_level_simulation,134,7,2024-10-22 11:33:52+00:00,2
11362,327161927,https://github.com/jes/jescpu.git,2021-01-06 01:06:02+00:00,Silly toy CPU project,jes/jescpu,Verilog,jescpu,29,7,2022-11-21 03:30:34+00:00,1
11363,330750862,https://github.com/wuhanstudio/picorv32_MXO2.git,2021-01-18 18:16:39+00:00,A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga),wuhanstudio/picorv32_MXO2,Verilog,picorv32_MXO2,657,7,2023-07-23 14:58:22+00:00,1
11364,323148217,https://github.com/paulsonkantony/risk-five.git,2020-12-20 19:24:36+00:00,A Verilog based implementation of the unprivileged RV32I ISA,paulsonkantony/risk-five,Verilog,risk-five,103166,7,2023-12-10 06:56:31+00:00,2
11365,328197057,https://github.com/Patt-Senior-Design/core-design.git,2021-01-09 16:27:16+00:00,Out-of-Order RISC-V Core Design in Behavioral Verilog and RTL,Patt-Senior-Design/core-design,Verilog,core-design,664,7,2024-06-07 02:32:21+00:00,1
11366,331558319,https://github.com/surfer-rfid/FPGA.git,2021-01-21 08:08:31+00:00,FPGA configuration and verilog source code for the S.U.R.F.E.R. MAX10 10M02 FPGA,surfer-rfid/FPGA,Verilog,FPGA,130,6,2023-12-04 13:25:43+00:00,1
11367,323566895,https://github.com/XduDavid/MIPS_CPU.git,2020-12-22 08:31:27+00:00,第一个CPU项目,XduDavid/MIPS_CPU,Verilog,MIPS_CPU,32849,6,2024-05-11 07:07:46+00:00,1
11368,328244614,https://github.com/PaletiKrishnasai/Computer-Architecture.git,2021-01-09 20:56:53+00:00,Hardware designs modelled with verilog ,PaletiKrishnasai/Computer-Architecture,Verilog,Computer-Architecture,3691,6,2024-10-11 22:58:16+00:00,3
11369,328028811,https://github.com/GMUCERG/Ascon.git,2021-01-08 22:46:38+00:00,,GMUCERG/Ascon,Verilog,Ascon,433,6,2023-06-27 23:47:10+00:00,0
11370,332680769,https://github.com/abdelazeem201/IC-Compiler-Block-Level-Implementation.git,2021-01-25 08:36:28+00:00,IC Compiler Block-Level Implementation,abdelazeem201/IC-Compiler-Block-Level-Implementation,Verilog,IC-Compiler-Block-Level-Implementation,417534,6,2024-07-08 08:01:12+00:00,4
11371,324344611,https://github.com/lawrie/ulx3s_sms.git,2020-12-25 10:55:46+00:00,Sega Master System for Ulx3s ECP5 FPGA,lawrie/ulx3s_sms,Verilog,ulx3s_sms,297,6,2024-09-04 05:56:35+00:00,2
11372,328401530,https://github.com/Pavendhan-PAV/Computer-Architecture.git,2021-01-10 14:24:26+00:00,"In computer engineering, computer architecture is a set of rules and methods that describe the functionality, organization, and implementation of computer systems. Some definitions of architecture define it as describing the capabilities and programming model of a computer but not a particular implementation.",Pavendhan-PAV/Computer-Architecture,Verilog,Computer-Architecture,3213,6,2021-09-05 03:58:52+00:00,0
11373,332021644,https://github.com/Featherweight-IP/fwperiph-dma.git,2021-01-22 17:51:03+00:00,Provides a simple peripheral-capable DMA engine,Featherweight-IP/fwperiph-dma,Verilog,fwperiph-dma,262,6,2024-09-11 13:58:54+00:00,2
11374,328376507,https://github.com/RBahrami/FIR-Filter.git,2021-01-10 12:21:18+00:00,Simple FIR Filter Simulation in Verilog,RBahrami/FIR-Filter,Verilog,FIR-Filter,78,6,2024-08-23 14:41:05+00:00,0
11375,325902266,https://github.com/ricynlee/femto.git,2021-01-01 01:58:05+00:00,支持调试的极简RISCV-V微控制器 A minimalist RISC-V microcontroller with debugging support,ricynlee/femto,Verilog,femto,16832,5,2023-03-16 13:08:52+00:00,1
11376,328318243,https://github.com/kutukvpavel/ISA_POST_card.git,2021-01-10 06:25:34+00:00,Simple 8-bit port 80h listener for ISA bus with 7-segment display.,kutukvpavel/ISA_POST_card,Verilog,ISA_POST_card,4322,5,2024-04-19 20:08:15+00:00,1
11377,329566090,https://github.com/samidhm/DSP_Slice.git,2021-01-14 09:24:49+00:00,"Floating Point building blocks; Stratix-10, Agilex, Arria-10 DSP Slices",samidhm/DSP_Slice,Verilog,DSP_Slice,2675,5,2024-08-12 11:40:49+00:00,2
11378,326710506,https://github.com/H874589148/Basic-Experiment-of-Microelectronics.git,2021-01-04 14:31:39+00:00,大四上学期2020年秋季学期微电子专业基础实验实验课文件,H874589148/Basic-Experiment-of-Microelectronics,Verilog,Basic-Experiment-of-Microelectronics,439213,5,2024-10-25 12:51:01+00:00,1
11379,323138082,https://github.com/kas573/AGC-and-FM.git,2020-12-20 18:26:11+00:00,Курсовая работа Automatic Gain Control and Frequency Demodulation Block,kas573/AGC-and-FM,Verilog,AGC-and-FM,2196,5,2023-11-28 07:25:18+00:00,3
11380,327409667,https://github.com/Utodev/smartROM.git,2021-01-06 19:25:57+00:00,An alternative boot firmware (ROM) for ZX-Uno core running in FPGA boards without a flash RAM,Utodev/smartROM,Verilog,smartROM,26751,5,2023-09-03 20:58:18+00:00,3
11381,330732285,https://github.com/suoglu/IR-Transreceiver.git,2021-01-18 16:59:29+00:00,"Encoder and decoder modules for infrared receivers, transmitters and remotes",suoglu/IR-Transreceiver,Verilog,IR-Transreceiver,30,5,2024-05-13 14:36:56+00:00,2
11382,326354369,https://github.com/amirhnajafiz-university/S3LC01.git,2021-01-03 07:44:15+00:00,Basic collection for learning logic circuits.,amirhnajafiz-university/S3LC01,Verilog,S3LC01,16226,5,2023-06-27 12:10:19+00:00,0
11383,324548490,https://github.com/ljl0222/DynamicPipeline.git,2020-12-26 12:15:57+00:00,动态流水线的实现，Verilog,ljl0222/DynamicPipeline,Verilog,DynamicPipeline,16,4,2024-01-12 12:45:40+00:00,0
11384,328735520,https://github.com/mattvenn/mph-tristate-test.git,2021-01-11 17:08:43+00:00,,mattvenn/mph-tristate-test,Verilog,mph-tristate-test,2539,4,2022-03-17 00:19:42+00:00,1
11385,326841223,https://github.com/maded2/68000.git,2021-01-05 00:22:55+00:00,68000 Retro computer with Amiga Chipset,maded2/68000,Verilog,68000,16233,4,2023-05-31 13:03:30+00:00,0
11386,326263099,https://github.com/ombhilare999/Seven-Segment-with-Tang-Primer-FPGA.git,2021-01-02 20:13:20+00:00,Seven Segment Interface with Tang Primer,ombhilare999/Seven-Segment-with-Tang-Primer-FPGA,Verilog,Seven-Segment-with-Tang-Primer-FPGA,29087,4,2022-07-20 09:22:12+00:00,0
11387,326196592,https://github.com/MiSTer-devel/Arcade-QBert_MiSTer.git,2021-01-02 14:11:20+00:00,Q*Bert core for MiSTer,MiSTer-devel/Arcade-QBert_MiSTer,Verilog,Arcade-QBert_MiSTer,9932,4,2024-10-11 05:50:57+00:00,15
11388,332182260,https://github.com/AmirMohamadBabaee/smart-home-verilog.git,2021-01-23 10:22:55+00:00,,AmirMohamadBabaee/smart-home-verilog,Verilog,smart-home-verilog,23,4,2021-04-11 08:31:56+00:00,0
11389,330118158,https://github.com/Iteratorlittle/myCPU.git,2021-01-16 08:29:55+00:00,硬件综合设计实现57条指令的单周期五级流水cpu,Iteratorlittle/myCPU,Verilog,myCPU,30,4,2024-03-09 18:36:23+00:00,1
11390,323280904,https://github.com/JiaxuanCai/IntegratedHardwareDesign.git,2020-12-21 08:53:58+00:00,,JiaxuanCai/IntegratedHardwareDesign,Verilog,IntegratedHardwareDesign,2863,4,2023-12-23 15:02:21+00:00,0
11391,328323938,https://github.com/sinamna/AUT-LC-Lab.git,2021-01-10 07:04:49+00:00,,sinamna/AUT-LC-Lab,Verilog,AUT-LC-Lab,18,4,2021-02-10 17:54:07+00:00,0
11392,331647849,https://github.com/abdelazeem201/Mini-Stereo-Digital-Audio-Processor-MSDAP.git,2021-01-21 14:09:56+00:00,"This is a project of ASIC. MSDAP is a low-cost, low-power and application specific mini stereo digital audio processor used in a hearing aid. The main function of this processor is a two-channel, 256 order, finite impulse response (FIR) digital filter. It receives 16 bits voice data(sampled at 50 kHz) and computes the FIR result at the speed of 25.MHz.",abdelazeem201/Mini-Stereo-Digital-Audio-Processor-MSDAP,Verilog,Mini-Stereo-Digital-Audio-Processor-MSDAP,16580,4,2024-05-03 13:57:08+00:00,0
11393,326752437,https://github.com/nguyenhong-hoa/WatchdogTimer.git,2021-01-04 17:04:50+00:00,Project to build Watchdog Timer with APB interface.,nguyenhong-hoa/WatchdogTimer,Verilog,WatchdogTimer,305,4,2024-09-20 10:21:31+00:00,0
11394,332170538,https://github.com/yatharth0610/CS220.git,2021-01-23 09:15:56+00:00,,yatharth0610/CS220,Verilog,CS220,535,4,2024-02-19 03:18:30+00:00,0
11395,330423063,https://github.com/acsoto/BUAA-Computer-Organization.git,2021-01-17 15:31:17+00:00,BUAA计算机组成,acsoto/BUAA-Computer-Organization,Verilog,BUAA-Computer-Organization,2888,4,2024-07-15 15:52:34+00:00,0
11396,326804224,https://github.com/cyan333/2020CIM_FPGA.git,2021-01-04 20:49:13+00:00,,cyan333/2020CIM_FPGA,Verilog,2020CIM_FPGA,4491,4,2024-09-07 10:58:14+00:00,0
11397,332478607,https://github.com/gabrielganzer/VHDL-DesignSynthesis.git,2021-01-24 15:04:41+00:00,"Design & Synthesis of several digital circuits in VHDL and Verilog. Scripting in TCL, simulation with Intel® ModelSim®, and synthesis under Synopsys® DC Ultra™.",gabrielganzer/VHDL-DesignSynthesis,Verilog,VHDL-DesignSynthesis,7763,4,2024-05-09 11:00:17+00:00,1
11398,326619877,https://github.com/CHN-ChenYi/Tetris-on-SWORD-LCDF2021.git,2021-01-04 08:39:39+00:00,Tetris in Verilog -- a course project for Logic and Computer Design Fundamentals Course at ZJU.,CHN-ChenYi/Tetris-on-SWORD-LCDF2021,Verilog,Tetris-on-SWORD-LCDF2021,14225,4,2024-05-26 08:00:12+00:00,0
11399,333144133,https://github.com/ain1084/serial_audio_decoder.git,2021-01-26 16:24:12+00:00,Serial audio data (I2S or Left justified) decoder,ain1084/serial_audio_decoder,Verilog,serial_audio_decoder,11,4,2023-11-27 01:04:39+00:00,2
11400,332387864,https://github.com/go4retro/UltiMEM.git,2021-01-24 07:05:01+00:00,8 Megabyte FLASH ROM/1 Megabyte SRAM VIC-20 Memory Expansion,go4retro/UltiMEM,Verilog,UltiMEM,804,4,2024-09-18 00:02:25+00:00,1
11401,327109997,https://github.com/RuyiZhou0622/HDLBits_Solutions.git,2021-01-05 20:20:56+00:00,,RuyiZhou0622/HDLBits_Solutions,Verilog,HDLBits_Solutions,84,3,2022-06-22 06:54:07+00:00,0
11402,330764751,https://github.com/bunnyverma29/verilog.git,2021-01-18 19:19:44+00:00,my projects,bunnyverma29/verilog,Verilog,verilog,939,3,2022-06-21 19:51:02+00:00,0
11403,324908529,https://github.com/yuanb/laser310_64k.git,2020-12-28 04:07:55+00:00,64K RAM extension for Vtech Laser 310 computer,yuanb/laser310_64k,Verilog,laser310_64k,4060,3,2023-02-18 11:42:23+00:00,0
11404,329919370,https://github.com/nietzhuang/2014-CIC-Contest---Serial-Transmitter-and-Data-Arrange-Controller.git,2021-01-15 13:26:41+00:00,2014 CIC contest preliminary topic,nietzhuang/2014-CIC-Contest---Serial-Transmitter-and-Data-Arrange-Controller,Verilog,2014-CIC-Contest---Serial-Transmitter-and-Data-Arrange-Controller,921,3,2024-04-13 07:10:35+00:00,0
11405,324029592,https://github.com/mircea-pavel-anton/VHDL-Decryption.git,2020-12-24 00:30:21+00:00,"A small decryption module, written in Verilog, as a university assignment.",mircea-pavel-anton/VHDL-Decryption,Verilog,VHDL-Decryption,570,3,2023-03-25 16:26:35+00:00,0
11406,324978167,https://github.com/shalan/Caravel_N5_SoC.git,2020-12-28 10:15:08+00:00,,shalan/Caravel_N5_SoC,Verilog,Caravel_N5_SoC,2120938,3,2024-06-07 07:31:51+00:00,1
11407,332579267,https://github.com/suoglu/MCP4725.git,2021-01-24 23:25:17+00:00,Interface module for MCP4725 DAC,suoglu/MCP4725,Verilog,MCP4725,30,3,2024-08-31 17:51:18+00:00,1
11408,323245573,https://github.com/Hrier/RISC-V_pipeline.git,2020-12-21 06:03:08+00:00,Use verilog to simulate RSIC-V five-stage pipeline,Hrier/RISC-V_pipeline,Verilog,RISC-V_pipeline,15,3,2024-09-27 09:31:53+00:00,0
11409,328000972,https://github.com/masc-ucsc/livehd_regression.git,2021-01-08 20:05:04+00:00,LiveHD Regression suite and scripts,masc-ucsc/livehd_regression,Verilog,livehd_regression,53470,3,2023-02-28 13:54:37+00:00,0
11410,328633263,https://github.com/SyrexMinus/Combinational_lock_code.git,2021-01-11 10:53:09+00:00,Verilog code for combinational lock on FPGA,SyrexMinus/Combinational_lock_code,Verilog,Combinational_lock_code,32,3,2022-11-09 06:40:00+00:00,3
11411,323137306,https://github.com/SE-and-verification/SE-prototype.git,2020-12-20 18:21:46+00:00,,SE-and-verification/SE-prototype,Verilog,SE-prototype,47593,3,2024-05-10 12:15:57+00:00,0
11412,325952602,https://github.com/nietzhuang/2013-CIC-Contest---Frequency-Analysis-System.git,2021-01-01 09:46:25+00:00,2013 CIC contest preliminary topic,nietzhuang/2013-CIC-Contest---Frequency-Analysis-System,Verilog,2013-CIC-Contest---Frequency-Analysis-System,124,3,2024-04-13 07:10:41+00:00,0
11413,326714130,https://github.com/asfdzxcv/verilog_ele-organ.git,2021-01-04 14:44:27+00:00,北邮数电实验之电子琴,asfdzxcv/verilog_ele-organ,Verilog,verilog_ele-organ,603,3,2024-09-07 13:26:18+00:00,0
11414,327462679,https://github.com/ehsanyousefzadehasl/MBC.git,2021-01-07 00:35:43+00:00,MBC stands for Mano's Basic Computer,ehsanyousefzadehasl/MBC,Verilog,MBC,38,3,2024-04-22 22:28:59+00:00,0
11415,325916180,https://github.com/Mike-Rush/mp3_decoder_01.git,2021-01-01 04:27:59+00:00,MP3 Decoder IP,Mike-Rush/mp3_decoder_01,Verilog,mp3_decoder_01,58070,3,2022-07-19 04:08:45+00:00,1
11416,327267847,https://github.com/amirhnajafiz-university/S3LC02.git,2021-01-06 09:50:46+00:00,Logical circuits course final project.,amirhnajafiz-university/S3LC02,Verilog,S3LC02,288,3,2023-01-31 15:48:47+00:00,0
11417,328186291,https://github.com/liu-hz18/TrivialRISCV-CPU.git,2021-01-09 15:33:00+00:00,Five-cycle RISC-V processor (Soc) that supports exception handling and virtual memory,liu-hz18/TrivialRISCV-CPU,Verilog,TrivialRISCV-CPU,24859,3,2024-06-01 06:18:58+00:00,0
11418,330948360,https://github.com/Bankee-256/CQU_MIPS32.git,2021-01-19 10:49:39+00:00,Hardware design of CQU,Bankee-256/CQU_MIPS32,Verilog,CQU_MIPS32,25,3,2022-05-29 07:25:23+00:00,0
11419,327602340,https://github.com/hjzboss/mipscpu.git,2021-01-07 12:15:50+00:00,MIPS-based five-stage pipeline CPU.基于mips的五级流水线cpu。,hjzboss/mipscpu,Verilog,mipscpu,1888,3,2023-12-02 21:12:07+00:00,1
11420,327189428,https://github.com/pyoumg/comsil2_hw.git,2021-01-06 03:32:04+00:00,2020-2 컴퓨터공학실험2 verilog code,pyoumg/comsil2_hw,Verilog,comsil2_hw,15,3,2024-09-03 09:01:11+00:00,0
11421,326787795,https://github.com/jotego/jtsdram.git,2021-01-04 19:30:37+00:00,Checks the sanity of the SDRAM module on MiST and MiSTer systems,jotego/jtsdram,Verilog,jtsdram,62,3,2023-02-24 19:27:54+00:00,4
11422,331553969,https://github.com/Peter-Peng-Su/Communication-between-two-FPGAs-base-on-ARINC429-protocal.git,2021-01-21 07:49:34+00:00,"This code is running on Cyclone IV E development board. Users are allowed to input the number that are going to send. The number will display on Nixie tube. Users can set the ""wrong"" lower frequency in order to observer conveniently. ",Peter-Peng-Su/Communication-between-two-FPGAs-base-on-ARINC429-protocal,Verilog,Communication-between-two-FPGAs-base-on-ARINC429-protocal,12,3,2022-07-30 11:59:29+00:00,0
11423,326501340,https://github.com/SoCFPGA-learning/SoCKit.git,2021-01-03 21:10:46+00:00,Arrow SoCKit development kit by Terasic based on Intel® Cyclone V SoC FPGA,SoCFPGA-learning/SoCKit,Verilog,SoCKit,39094,3,2024-10-05 11:14:07+00:00,7
11424,330468998,https://github.com/mattvenn/formal_timer.git,2021-01-17 19:24:04+00:00,Project 3.1 Formal timer,mattvenn/formal_timer,Verilog,formal_timer,7,3,2024-09-10 03:37:58+00:00,5
11425,327601027,https://github.com/realchonk/rv32-cpu.git,2021-01-07 12:10:09+00:00,My first successful attempt on building a RISC-V CPU.,realchonk/rv32-cpu,Verilog,rv32-cpu,8204,3,2024-08-24 16:09:58+00:00,1
11426,330142806,https://github.com/songzhishuo/Step_verilog.git,2021-01-16 11:02:57+00:00,,songzhishuo/Step_verilog,Verilog,Step_verilog,93319,3,2021-12-01 11:53:35+00:00,1
11427,330203658,https://github.com/suoglu/HC-SR04.git,2021-01-16 16:18:55+00:00,Verilog interface for HC-SR04 Ultrasonic Ranging Module ,suoglu/HC-SR04,Verilog,HC-SR04,11,3,2024-05-08 15:03:54+00:00,5
11428,329597252,https://github.com/FPGA-Systems/spi-mpc3201.git,2021-01-14 11:38:53+00:00,Different SPI implementation,FPGA-Systems/spi-mpc3201,Verilog,spi-mpc3201,27,3,2021-01-15 11:53:58+00:00,2
11429,325473815,https://github.com/catherine499/myCPU.git,2020-12-30 06:30:30+00:00,2020虫大硬综,catherine499/myCPU,Verilog,myCPU,71,3,2022-12-22 01:04:12+00:00,0
11430,323505927,https://github.com/wtfuzz/hyperbus.git,2020-12-22 03:03:20+00:00,HyperBus/HyperRAM Controller Core,wtfuzz/hyperbus,Verilog,hyperbus,422,3,2024-06-28 14:12:14+00:00,2
11431,329404822,https://github.com/armixz/ALU-Design-and-Development.git,2021-01-13 19:02:03+00:00,32 bits ALU include 16 commands to run/Verilog Code (.v) + Digital Circuit (.circ) ,armixz/ALU-Design-and-Development,Verilog,ALU-Design-and-Development,137,3,2023-10-27 17:18:15+00:00,0
11432,328105889,https://github.com/sujoyyyy/Computer-Architecture.git,2021-01-09 08:05:52+00:00,"In computer engineering, computer architecture is a set of rules and methods that describe the functionality, organization, and implementation of computer systems.",sujoyyyy/Computer-Architecture,Verilog,Computer-Architecture,3268,3,2021-03-16 05:15:50+00:00,0
11433,330925257,https://github.com/lawrie/ulx3s_z80_template.git,2021-01-19 09:19:15+00:00,Template for Z80 computer on the Ulx3s FPGA board,lawrie/ulx3s_z80_template,Verilog,ulx3s_z80_template,261,3,2022-07-18 18:26:55+00:00,2
11434,332054611,https://github.com/gurbaaz27/cs220a-verilog-design-assignments.git,2021-01-22 20:24:59+00:00,"Verilog and MIPS codes of design assignments course CS220, Spring 2021 IITK. ",gurbaaz27/cs220a-verilog-design-assignments,Verilog,cs220a-verilog-design-assignments,1507,3,2023-03-04 09:17:53+00:00,0
11435,333151489,https://github.com/Kirill-Anufriev/Ethernet-1G.git,2021-01-26 16:49:37+00:00,"Example of verilog-2001 code for realization Ethernet 1G receive/transmit UDP, ICMP, IP data on Virtex6 MAC IP.",Kirill-Anufriev/Ethernet-1G,Verilog,Ethernet-1G,91,3,2024-07-01 06:45:22+00:00,4
11436,323871632,https://github.com/Harshitha172000/IMPLEMENTATION-OF-I2C-AND-SPI-PROTOCOLS.git,2020-12-23 10:28:18+00:00,Implementation of I2C and SPI Protocols,Harshitha172000/IMPLEMENTATION-OF-I2C-AND-SPI-PROTOCOLS,Verilog,IMPLEMENTATION-OF-I2C-AND-SPI-PROTOCOLS,49,3,2023-06-11 14:25:58+00:00,4
11437,327807144,https://github.com/sliuCN/AD9361_spi.git,2021-01-08 05:26:13+00:00,just for 9361 spi read test using pure HDL,sliuCN/AD9361_spi,Verilog,AD9361_spi,3,3,2024-09-14 07:12:03+00:00,4
11438,326211300,https://github.com/nikhil-feb/Digital-Design-and-Computer-Architecture.git,2021-01-02 15:26:49+00:00,,nikhil-feb/Digital-Design-and-Computer-Architecture,Verilog,Digital-Design-and-Computer-Architecture,12,2,2024-01-18 08:53:10+00:00,0
11439,323020476,https://github.com/hit-zblv/crypto-lab.git,2020-12-20 07:46:47+00:00,FPGA硬件加密模块（DES、AES128、SHA1）,hit-zblv/crypto-lab,Verilog,crypto-lab,42,2,2024-08-17 12:01:15+00:00,1
11440,322979047,https://github.com/alaql89/SARO_benchmarks_CAD4Assurance.git,2020-12-20 02:36:38+00:00,,alaql89/SARO_benchmarks_CAD4Assurance,Verilog,SARO_benchmarks_CAD4Assurance,4610,2,2024-09-21 07:41:07+00:00,1
11441,329924360,https://github.com/cococo2000/myCPU.git,2021-01-15 13:47:55+00:00,,cococo2000/myCPU,Verilog,myCPU,77,2,2024-08-10 13:16:09+00:00,0
11442,323632521,https://github.com/Kenchu123/Computer_Architecture_Final.git,2020-12-22 13:23:53+00:00,,Kenchu123/Computer_Architecture_Final,Verilog,Computer_Architecture_Final,807,2,2022-01-12 08:54:14+00:00,0
11443,324063779,https://github.com/18520381/Floating_Point_ALU.git,2020-12-24 04:20:16+00:00,"A Floating Point ALU 32 bit with Add, Sub, Mul, Div",18520381/Floating_Point_ALU,Verilog,Floating_Point_ALU,1537,2,2022-09-17 07:45:39+00:00,1
11444,328003163,https://github.com/andydo111/moded-systolic.git,2021-01-08 20:16:03+00:00,Moded systolic array with modified MAC units.,andydo111/moded-systolic,Verilog,moded-systolic,5,2,2022-02-24 07:31:09+00:00,1
11445,331282802,https://github.com/mahlashrifi/SmartHouseProject.git,2021-01-20 11:15:53+00:00,,mahlashrifi/SmartHouseProject,Verilog,SmartHouseProject,61,2,2021-02-13 09:10:43+00:00,1
11446,325923279,https://github.com/Mike-Rush/mp3_decoder_reliable.git,2021-01-01 05:35:54+00:00,MP3 decoder IP reliable,Mike-Rush/mp3_decoder_reliable,Verilog,mp3_decoder_reliable,79083,2,2023-09-16 03:35:37+00:00,0
11447,331593490,https://github.com/jerry-chandler/Jerry_ZJU_EE_junior1.git,2021-01-21 10:32:23+00:00,浙江大学信电学院EE大三上学期部分课程自己整理的资料（无考试题，只有资料）,jerry-chandler/Jerry_ZJU_EE_junior1,Verilog,Jerry_ZJU_EE_junior1,163457,2,2022-12-25 06:18:36+00:00,1
11448,328283687,https://github.com/lkpengcs/CS207_Project_AutomaticSellingMachine.git,2021-01-10 01:56:32+00:00,"This is the project for CS207 in 2020-2021 Fall at SUSTech, which is an automatic selling machine.",lkpengcs/CS207_Project_AutomaticSellingMachine,Verilog,CS207_Project_AutomaticSellingMachine,114,2,2024-03-31 03:14:12+00:00,0
11449,328656804,https://github.com/liuzikai/ECE411-RV32I-Processor.git,2021-01-11 12:27:07+00:00,Pipelined RV32I Processor as UIUC ECE411 FA20 Final Project,liuzikai/ECE411-RV32I-Processor,Verilog,ECE411-RV32I-Processor,1223,2,2024-07-17 08:26:43+00:00,1
11450,325629461,https://github.com/shalan/Caravel_Plus.git,2020-12-30 19:14:59+00:00,,shalan/Caravel_Plus,Verilog,Caravel_Plus,2663717,2,2022-02-22 13:17:24+00:00,2
11451,324997458,https://github.com/yasnakateb/SdramController.git,2020-12-28 11:45:24+00:00,🛠 A SDRAM controller in Verilog HDL,yasnakateb/SdramController,Verilog,SdramController,49,2,2024-07-15 23:14:42+00:00,0
11452,323017398,https://github.com/2bWant2b/HDU_DC_Student_Want.git,2020-12-20 07:26:56+00:00,杭电计算机学院数字电路设计，你想要的都在这。,2bWant2b/HDU_DC_Student_Want,,HDU_DC_Student_Want,0,2,2023-12-31 14:22:37+00:00,1
11453,328284567,https://github.com/virobot/5-stage-Pipelined-CPU-Design.git,2021-01-10 02:03:35+00:00,This repository focuses on a 5-stage pipelined built of a CPU design. This project has been built in Cadence Virtuoso as well as in Verilog. The performance review is conducted through power optimization techniques and through overall power consumption.,virobot/5-stage-Pipelined-CPU-Design,Verilog,5-stage-Pipelined-CPU-Design,1898,2,2023-09-04 16:55:24+00:00,0
11454,328971690,https://github.com/nouraan-ahmed/PCI_Target_Device.git,2021-01-12 11:54:50+00:00,"A Verilog Project To Create a synthesizable PCI Target Device with many scenarios of reading and writing Data to and from a buffer in the device with a condition that if the data to be written to the buffer is greater than his limit a larger buffer will store the previous data in the small buffer to let the small buffer able to store again and during the transfer of data TRDY=1 as an active low signal until transfer is completed, We Test it Using Test Bench That act as a Master Device  ",nouraan-ahmed/PCI_Target_Device,Verilog,PCI_Target_Device,46103,2,2023-05-17 05:23:22+00:00,0
11455,325315691,https://github.com/shalan/Caravel_Chameleon_SoC.git,2020-12-29 15:03:06+00:00,,shalan/Caravel_Chameleon_SoC,Verilog,Caravel_Chameleon_SoC,359709,2,2024-09-25 01:38:06+00:00,1
11456,323219925,https://github.com/kainthpr/linuxcnc_fpga_controller.git,2020-12-21 03:24:45+00:00,DE2 Design for LinuxCNC controller + LinuxCNC component + LinuxCNC config ,kainthpr/linuxcnc_fpga_controller,Verilog,linuxcnc_fpga_controller,86111,2,2023-03-12 06:29:39+00:00,1
11457,330360783,https://github.com/Komeiji-Green/Elevator.git,2021-01-17 10:02:22+00:00,Xilinx-EGO1-Elevator_Controller,Komeiji-Green/Elevator,Verilog,Elevator,4,2,2023-04-27 07:39:27+00:00,0
11458,328177213,https://github.com/duixiaoji/mutil-cycle-CPU.git,2021-01-09 14:47:51+00:00,,duixiaoji/mutil-cycle-CPU,Verilog,mutil-cycle-CPU,11,2,2023-06-15 00:48:42+00:00,0
11459,329756022,https://github.com/Salmasherif33/PCI-Target-Device.git,2021-01-14 23:07:56+00:00,,Salmasherif33/PCI-Target-Device,Verilog,PCI-Target-Device,689,2,2023-05-17 06:19:50+00:00,0
11460,330225499,https://github.com/PrashanthHC16/Audio-Synthesizer-on-Xilinx-FPGAs.git,2021-01-16 18:08:42+00:00,,PrashanthHC16/Audio-Synthesizer-on-Xilinx-FPGAs,Verilog,Audio-Synthesizer-on-Xilinx-FPGAs,874,2,2024-04-24 17:27:25+00:00,1
11461,325120512,https://github.com/flo-schuster/sdram-controller-quartusPrime.git,2020-12-28 21:29:08+00:00,A FPGA-based controller for a winbond W9864G6JT-6 SDRAM. This is a complete Intel Quartus Prime project for the Trenz CYC1000.,flo-schuster/sdram-controller-quartusPrime,Verilog,sdram-controller-quartusPrime,9,2,2023-04-08 14:30:57+00:00,1
11462,325436296,https://github.com/Jackhuang-code/riscv_core.git,2020-12-30 02:37:27+00:00,five stage pipeline of a riscv core,Jackhuang-code/riscv_core,Verilog,riscv_core,27,2,2024-06-24 09:07:07+00:00,0
11463,326386070,https://github.com/lowlander/riscv_soc.git,2021-01-03 11:01:59+00:00,Pipelined RISC-V SoC,lowlander/riscv_soc,Verilog,riscv_soc,16003,2,2024-07-06 08:46:05+00:00,0
11464,326734668,https://github.com/nguyenhong-hoa/IEEE754-FPCalculator.git,2021-01-04 15:58:01+00:00,This repo will describe some module to calculate with Floating-Point 32 bit,nguyenhong-hoa/IEEE754-FPCalculator,Verilog,IEEE754-FPCalculator,70,2,2024-06-13 02:43:56+00:00,0
11465,323783173,https://github.com/Super-Karl/CPU.git,2020-12-23 02:34:10+00:00,完结，基于FPGA开发板、使用硬件描述语言编写的CPU,Super-Karl/CPU,Verilog,CPU,22979,2,2022-10-11 01:40:22+00:00,0
11466,332327634,https://github.com/jpinedaa/Single-Cycle-CPU.git,2021-01-23 23:16:17+00:00,,jpinedaa/Single-Cycle-CPU,Verilog,Single-Cycle-CPU,229,2,2022-09-26 06:57:20+00:00,0
11467,328314167,https://github.com/kutukvpavel/ISABusListener.git,2021-01-10 05:55:17+00:00,Altera Cyclone-II-based ISA bus address listener developed for reverse-engineering of custom ISA boards.,kutukvpavel/ISABusListener,Verilog,ISABusListener,475,2,2022-02-16 11:17:07+00:00,0
11468,330862149,https://github.com/MrPenguins/SUSTech-CS202-ComputerOrganization-2021spring.git,2021-01-19 04:20:40+00:00,The lab practice and homework in CS202: ComputerOrganization 2021spring.,MrPenguins/SUSTech-CS202-ComputerOrganization-2021spring,Verilog,SUSTech-CS202-ComputerOrganization-2021spring,12602,2,2023-05-18 06:33:56+00:00,0
11469,332556750,https://github.com/Ryan-Lukas/VerilogDesign-fpga-implemnted-chess-game.git,2021-01-24 21:10:18+00:00, Designed and modeled CPU architecture within a FPGA using Verilog to implement a modern digital chess game,Ryan-Lukas/VerilogDesign-fpga-implemnted-chess-game,Verilog,VerilogDesign-fpga-implemnted-chess-game,527,2,2022-08-12 19:57:37+00:00,0
11470,330695199,https://github.com/fatemedbghi/neural_network_verilog.git,2021-01-18 14:40:54+00:00,,fatemedbghi/neural_network_verilog,Verilog,neural_network_verilog,1528,2,2023-11-08 18:10:28+00:00,1
11471,324558794,https://github.com/ClubieDong/MIPS-CPU.git,2020-12-26 13:16:05+00:00,"5-stage pipelined 32-bit MIPS CPU, supporting 57 kinds of instructions and 7 kinds of exceptions.",ClubieDong/MIPS-CPU,Verilog,MIPS-CPU,780,2,2021-05-26 07:21:30+00:00,0
11472,325349627,https://github.com/Gotg3/ISA_Lab3.git,2020-12-29 17:39:14+00:00,,Gotg3/ISA_Lab3,Verilog,ISA_Lab3,81036,2,2024-02-21 09:24:05+00:00,0
11473,331686379,https://github.com/brad-newby/Image_Recognition_Neural_Net_Node.git,2021-01-21 16:28:21+00:00,This is a project for a university course in which I made a node of a neural net that can recognize a hand written character. The project utilizes Verliog and Vivado. The node is made up of a Multiplier Accumulator and a sigmoid block. The node uses the files digits_hex and weights_hex as inputs.,brad-newby/Image_Recognition_Neural_Net_Node,Verilog,Image_Recognition_Neural_Net_Node,7050,2,2024-06-01 13:50:49+00:00,0
11474,324328481,https://github.com/Hesse73/Simple-Implementation-of-Image-Convolution-on-FPGA.git,2020-12-25 09:10:43+00:00,用FPGA实现简单的图像卷积操作,Hesse73/Simple-Implementation-of-Image-Convolution-on-FPGA,Verilog,Simple-Implementation-of-Image-Convolution-on-FPGA,1511,2,2023-06-02 15:27:55+00:00,0
11475,325873831,https://github.com/FVGAce/FPGA.git,2020-12-31 21:10:36+00:00,,FVGAce/FPGA,Verilog,FPGA,41,2,2022-12-03 08:15:36+00:00,0
11476,324094235,https://github.com/kyle-one/multi_cycle_processor.git,2020-12-24 07:25:08+00:00,青岛理工大学计算机组成原理多周期处理器,kyle-one/multi_cycle_processor,Verilog,multi_cycle_processor,7,2,2024-07-02 14:43:59+00:00,2
11477,333040521,https://github.com/HenryWInfinityX/MIPS-Pipeline-CPU.git,2021-01-26 09:54:10+00:00,54 MIPS instructions static / dynamic pipeline CPU,HenryWInfinityX/MIPS-Pipeline-CPU,Verilog,MIPS-Pipeline-CPU,50,2,2024-10-29 06:15:58+00:00,1
11478,324916196,https://github.com/travisg/logic.git,2020-12-28 05:01:39+00:00,,travisg/logic,Verilog,logic,10,2,2022-01-13 16:07:19+00:00,0
11479,330841797,https://github.com/Daniel-GGB/DigitalClock.git,2021-01-19 02:29:37+00:00,课程设计_数字钟项目,Daniel-GGB/DigitalClock,Verilog,DigitalClock,616,2,2024-06-19 12:49:25+00:00,0
11480,323948982,https://github.com/neginkheirmand/LogicalCircuits_Lab.git,2020-12-23 16:21:09+00:00,Lab  HWs of Logical Circuits,neginkheirmand/LogicalCircuits_Lab,Verilog,LogicalCircuits_Lab,660,1,2021-11-26 17:26:13+00:00,0
11481,326770689,https://github.com/GradCristi/verilog-prime.git,2021-01-04 18:16:42+00:00,"A relatively simple program that removes non-prime numbers from an array, but which is based on a complex(for me, at least) architecture of a calculator, which has been implemented in Verilog.",GradCristi/verilog-prime,Verilog,verilog-prime,125,1,2021-06-11 09:33:32+00:00,0
11482,331164848,https://github.com/danjapapajani/djverilog.git,2021-01-20 02:04:34+00:00,"Final project for ECE241, Fall 2017",danjapapajani/djverilog,Verilog,djverilog,343,1,2021-11-10 19:27:15+00:00,0
11483,330126552,https://github.com/pradyumnac26/MISR-Multiple-Input-Signature-Register-.git,2021-01-16 09:23:41+00:00,"Design the five-stage MISR shown usingf(x)=1+x+x3+x4+x5fx=1+x+x3+x4+x5. Compute the fault-free signature for fault free sequence M0 = {011011}, M1= {101101}, M2 = {010101}, M3 = {011110} and M4={100001}. Then, compute the signature for the faulty sequences M0’ = {011100}, M1’ = {111101}, M2’ = {010111}, M3’ = {011111},M4’={100001}",pradyumnac26/MISR-Multiple-Input-Signature-Register-,Verilog,MISR-Multiple-Input-Signature-Register-,1,1,2022-01-25 08:59:02+00:00,0
11484,332943478,https://github.com/lorehndz/LorenaHernandez.git,2021-01-26 02:09:46+00:00,sistemas digitales ,lorehndz/LorenaHernandez,Verilog,LorenaHernandez,22,1,2021-04-16 04:18:38+00:00,0
11485,327944927,https://github.com/Salah-M/Depth-First-Search-Finite-State-Machine.git,2021-01-08 15:47:37+00:00,Hardware Implementation for Depth First Search using Verilog,Salah-M/Depth-First-Search-Finite-State-Machine,Verilog,Depth-First-Search-Finite-State-Machine,1547,1,2021-01-08 16:00:20+00:00,0
11486,327242439,https://github.com/ParimalaS27/Parallel-Prefix-Adder-8bit-UE19CS206-DDCOLab.git,2021-01-06 08:05:42+00:00,This repo consists of the iverilog implementation of a Parallel Prefix adder - 8bit (I/P - O/P). This was done as a part of a project Under UE19CS206 - Digital Design and Computer Organization Laboratory Course at PES University. ,ParimalaS27/Parallel-Prefix-Adder-8bit-UE19CS206-DDCOLab,Verilog,Parallel-Prefix-Adder-8bit-UE19CS206-DDCOLab,509,1,2023-03-09 16:51:25+00:00,2
11487,331673281,https://github.com/pmassolino/hw-friet.git,2021-01-21 15:40:23+00:00,FRIET authenticated encryption hardware implementation compatible with NIST LWC,pmassolino/hw-friet,Verilog,hw-friet,242,1,2021-07-26 20:09:20+00:00,1
11488,329729106,https://github.com/riasingh12/16-bit-shift-adder.git,2021-01-14 20:40:11+00:00,,riasingh12/16-bit-shift-adder,Verilog,16-bit-shift-adder,5905,1,2021-07-06 07:11:10+00:00,0
11489,325042818,https://github.com/nr-electronics/FPGA.Verilog.git,2020-12-28 15:07:15+00:00,FPGA course on Verilog,nr-electronics/FPGA.Verilog,Verilog,FPGA.Verilog,18122,1,2022-08-30 19:47:17+00:00,0
11490,325212868,https://github.com/wh201906/HDLBits.git,2020-12-29 07:06:50+00:00,Some exercises,wh201906/HDLBits,Verilog,HDLBits,51,1,2022-06-05 07:46:10+00:00,0
11491,325244383,https://github.com/mariamhmousa/femtoRV32.git,2020-12-29 09:32:02+00:00,,mariamhmousa/femtoRV32,Verilog,femtoRV32,2249,1,2022-10-07 14:41:32+00:00,0
11492,327815354,https://github.com/sahanashettigar/shift-registers.git,2021-01-08 06:15:08+00:00,Verilog code for Parallel In Parallel Out and Parallel In Serial Out Shift Registers,sahanashettigar/shift-registers,Verilog,shift-registers,3,1,2024-04-19 05:38:29+00:00,0
11493,326189277,https://github.com/r08922128/CA-2020-Project2.git,2021-01-02 13:31:41+00:00,Pipelined CPU Using Verilog,r08922128/CA-2020-Project2,Verilog,CA-2020-Project2,157,1,2022-01-22 08:31:05+00:00,0
11494,323277390,https://github.com/teekamkhandelwal/Floating_point_32_bit_adder_sub.git,2020-12-21 08:38:52+00:00,in this respiratory cover adder and subtractor part  and containing testbench and simulation waveform,teekamkhandelwal/Floating_point_32_bit_adder_sub,Verilog,Floating_point_32_bit_adder_sub,29,1,2020-12-21 09:08:44+00:00,0
11495,328431225,https://github.com/tejakrishna1996/1-3-router-using-verilog.git,2021-01-10 16:46:52+00:00,,tejakrishna1996/1-3-router-using-verilog,Verilog,1-3-router-using-verilog,4,1,2021-01-10 17:15:26+00:00,0
11496,332273042,https://github.com/VasiliyTurchenko/d3_28.git,2021-01-23 17:52:22+00:00,,VasiliyTurchenko/d3_28,Verilog,d3_28,477,1,2021-04-08 23:27:52+00:00,0
11497,328719401,https://github.com/abhishek2002228/uart-core.git,2021-01-11 16:09:09+00:00,Basic UART RX/TX modules with FIFO interface for FPGA's,abhishek2002228/uart-core,Verilog,uart-core,922,1,2021-01-11 16:16:13+00:00,0
11498,324189361,https://github.com/thesrsakabuvttchi/VLSI.git,2020-12-24 15:50:59+00:00,Collection of exercises done in VLSI LAB at college,thesrsakabuvttchi/VLSI,Verilog,VLSI,692,1,2020-12-25 14:15:11+00:00,0
11499,325191009,https://github.com/jensdaci/FIR-Filter.git,2020-12-29 05:05:09+00:00,Design of a 64-tap and 16-bit Finite Impulse Response (FIR) Filter using Verilog. ,jensdaci/FIR-Filter,Verilog,FIR-Filter,19466,1,2022-11-09 05:15:08+00:00,0
11500,324940759,https://github.com/Arvind595/Verilog-stuff.git,2020-12-28 07:20:14+00:00,An verilog repository for VHDL codes and Testbench with RTL (Xilinx 14.7),Arvind595/Verilog-stuff,Verilog,Verilog-stuff,1020,1,2022-04-16 21:38:06+00:00,0
11501,324625463,https://github.com/RMolaei/fifo_generator.git,2020-12-26 19:55:14+00:00,This Repository was created and aimed to study FIFO vs FWFT.,RMolaei/fifo_generator,Verilog,fifo_generator,29,1,2022-11-07 07:44:29+00:00,0
11502,325995839,https://github.com/yehia2000000/Usart-hardware-implementation-.git,2021-01-01 14:37:21+00:00,Design USART communication protocol by verilog ,yehia2000000/Usart-hardware-implementation-,Verilog,Usart-hardware-implementation-,233,1,2022-02-16 08:26:34+00:00,1
11503,329991206,https://github.com/DimiLaprog/3-Bit-ALU-With-Overflow-Bit.git,2021-01-15 18:25:13+00:00,"3 Bit Arithmetic Logic Unit(ALU) with Overflow Bit ,implemented with DSCH 3.5, Microwind and Verilog.",DimiLaprog/3-Bit-ALU-With-Overflow-Bit,Verilog,3-Bit-ALU-With-Overflow-Bit,8,1,2022-03-22 19:56:34+00:00,0
11504,329796923,https://github.com/udithhaputhanthri/FPGA-Multicore-Matrix-Multiplication-Sem5.git,2021-01-15 03:17:57+00:00,Multicore FPGA Matrix Multiplication,udithhaputhanthri/FPGA-Multicore-Matrix-Multiplication-Sem5,Verilog,FPGA-Multicore-Matrix-Multiplication-Sem5,22605,1,2022-08-11 18:20:07+00:00,1
11505,332161194,https://github.com/xinyishi01/RISCV-CPU.git,2021-01-23 08:19:52+00:00,A toy RISCV-CPU for Computer Systems 2020 Fall,xinyishi01/RISCV-CPU,Verilog,RISCV-CPU,1393,1,2024-09-16 17:33:33+00:00,0
11506,325997181,https://github.com/raps500/MAX10_ADC.git,2021-01-01 14:45:06+00:00,ADC example for the DE10-Lite (MAX10),raps500/MAX10_ADC,Verilog,MAX10_ADC,584,1,2024-10-08 13:52:43+00:00,0
11507,327760960,https://github.com/realchonk/eater-8bit.git,2021-01-08 00:51:23+00:00,Ben Eaters CPU in Verilog,realchonk/eater-8bit,Verilog,eater-8bit,20,1,2024-10-17 05:36:11+00:00,0
11508,324781421,https://github.com/mukulgarg015/VGA-Game-Design-using-Verilog-on-Basys-3-FPGA-Board.git,2020-12-27 14:40:38+00:00,"In the designed game, the player has to reach the maze's end in a given time crossing all the hurdles. The player can also take certain powers available on the path. BROMs and different frequency clocks are extensively utilized.",mukulgarg015/VGA-Game-Design-using-Verilog-on-Basys-3-FPGA-Board,Verilog,VGA-Game-Design-using-Verilog-on-Basys-3-FPGA-Board,129,1,2021-03-02 07:31:43+00:00,0
11509,326139910,https://github.com/CapSylar/65C02-SBC.git,2021-01-02 08:24:48+00:00,single board computer based on the venerable 6502 with graphics capabilities,CapSylar/65C02-SBC,Verilog,65C02-SBC,20432,1,2022-05-29 15:46:08+00:00,0
11510,325578717,https://github.com/alanswx/Arcade-TempestFromBZ_MiSTer.git,2020-12-30 15:02:25+00:00,,alanswx/Arcade-TempestFromBZ_MiSTer,Verilog,Arcade-TempestFromBZ_MiSTer,16127,1,2022-03-13 22:07:57+00:00,2
11511,325398721,https://github.com/ianjchadwick/FPGA-pseudo-terminal.git,2020-12-29 22:21:06+00:00,"A custom ""psuedo-terminal"" completed as a final project in collaboration with Sophia Delia, John Ngo and Jack Locke in EC311 at Boston University.",ianjchadwick/FPGA-pseudo-terminal,Verilog,FPGA-pseudo-terminal,2027,1,2021-01-27 01:50:45+00:00,0
11512,326092618,https://github.com/MeenakshiShankar/parking_system.git,2021-01-02 02:19:09+00:00,,MeenakshiShankar/parking_system,Verilog,parking_system,209,1,2022-11-22 11:00:21+00:00,0
11513,323601301,https://github.com/scott306lr/pikachu_volleyball.git,2020-12-22 11:03:55+00:00,NCTU Dlab 2020 final project,scott306lr/pikachu_volleyball,Verilog,pikachu_volleyball,28339,1,2022-12-18 06:08:52+00:00,1
11514,323427960,https://github.com/mostafasamir9/PCI-SLAVE.git,2020-12-21 19:21:19+00:00,Verilog-PCI Slave,mostafasamir9/PCI-SLAVE,Verilog,PCI-SLAVE,1303,1,2023-05-17 04:57:51+00:00,0
11515,323369124,https://github.com/AdityaNG/Parallel-Prefix-Adder.git,2020-12-21 15:05:04+00:00,"Parallel Prefix Adders achieve logarithmic time complexity by means of parallelizing the operation. For an n bit prefix adder, the critical path is one xor gate, one and/or gate and log(n) modules.",AdityaNG/Parallel-Prefix-Adder,Verilog,Parallel-Prefix-Adder,1385,1,2023-01-31 06:31:49+00:00,1
11516,326018849,https://github.com/MiSTer-devel/ADCTest_MiSTer.git,2021-01-01 16:55:06+00:00,Utility core to test the ADC board and input levels (for tape input),MiSTer-devel/ADCTest_MiSTer,Verilog,ADCTest_MiSTer,2344,1,2024-06-11 03:27:50+00:00,1
11517,324914298,https://github.com/SH-Hattrick/NJUTyping-game.git,2020-12-28 04:48:49+00:00,南京大学数字电路大实验 （verilog）,SH-Hattrick/NJUTyping-game,Verilog,NJUTyping-game,795,1,2023-11-04 10:49:46+00:00,0
11518,330386685,https://github.com/dhruvshah0208/FPGA-Neuro-Interface.git,2021-01-17 12:32:51+00:00,,dhruvshah0208/FPGA-Neuro-Interface,Verilog,FPGA-Neuro-Interface,13,1,2021-11-19 06:57:37+00:00,0
11519,328923870,https://github.com/Genj1Kai/ECE385-FinalProject.git,2021-01-12 08:44:12+00:00,ECE385 FinalProject from ZJUI FA2020,Genj1Kai/ECE385-FinalProject,Verilog,ECE385-FinalProject,52735,1,2021-02-18 03:18:16+00:00,0
11520,330755608,https://github.com/BasmalaMagdy/PCI-Target-Device.git,2021-01-18 18:38:00+00:00,,BasmalaMagdy/PCI-Target-Device,Verilog,PCI-Target-Device,993,1,2021-01-21 22:55:32+00:00,0
11521,326704973,https://github.com/Rahg29/Hardware-Security.git,2021-01-04 14:12:17+00:00,Mitigating SAT attack by integrating Anti-SAT block into a locked circuit,Rahg29/Hardware-Security,Verilog,Hardware-Security,638,1,2023-01-24 15:39:57+00:00,0
11522,327111014,https://github.com/G-pacman/CORDIC-Verilog.git,2021-01-05 20:25:32+00:00,CORDIC,G-pacman/CORDIC-Verilog,Verilog,CORDIC-Verilog,6,1,2021-11-23 06:24:24+00:00,0
11523,325420352,https://github.com/zli87/Verilog_Practice.git,2020-12-30 00:57:20+00:00,This repo shows my practice of some interview questions.,zli87/Verilog_Practice,Verilog,Verilog_Practice,224,1,2022-10-23 11:05:03+00:00,0
11524,329200237,https://github.com/erictaur/Component-Labeler.git,2021-01-13 05:09:13+00:00,A hardware implementation of component labeling,erictaur/Component-Labeler,Verilog,Component-Labeler,243,1,2022-12-03 07:33:03+00:00,0
11525,332547763,https://github.com/DiscreteVic/Simple-8bit-CPU-Verilog.git,2021-01-24 20:23:43+00:00,Verilog implementation of a Simple 8-bit CPU ONLY FOR LEARNING,DiscreteVic/Simple-8bit-CPU-Verilog,Verilog,Simple-8bit-CPU-Verilog,57792,1,2021-07-11 22:13:44+00:00,0
11526,331889965,https://github.com/Pruth11/Dobby_RISCV.git,2021-01-22 08:55:30+00:00,A RISC-V processor design from specifications to gds generation.,Pruth11/Dobby_RISCV,Verilog,Dobby_RISCV,2494,1,2022-07-01 07:38:32+00:00,0
11527,331722772,https://github.com/Abdelrhman-CaT/Verilog-PCI-target-device.git,2021-01-21 18:48:47+00:00,A simulation for PCI target device interaction with master PCI device using verilog,Abdelrhman-CaT/Verilog-PCI-target-device,Verilog,Verilog-PCI-target-device,5,1,2023-05-17 05:13:24+00:00,0
11528,332694281,https://github.com/harshreddyP/vsdstdcelldesign.git,2021-01-25 09:28:46+00:00,,harshreddyP/vsdstdcelldesign,Verilog,vsdstdcelldesign,24655,1,2023-10-01 17:55:47+00:00,0
11529,332806997,https://github.com/ashwin2802/CS220.git,2021-01-25 16:18:16+00:00,Verilog Design Assignments.,ashwin2802/CS220,Verilog,CS220,177,1,2023-02-16 18:00:27+00:00,0
11530,326808920,https://github.com/erfanshayegani/wlan802.11a_scrambler_descrambler_V.git,2021-01-04 21:12:52+00:00,synchronous data scrambler and descrambler synthesized on Spartan6 FPGA,erfanshayegani/wlan802.11a_scrambler_descrambler_V,Verilog,wlan802.11a_scrambler_descrambler_V,24,1,2023-04-22 00:05:41+00:00,0
11531,328614370,https://github.com/zhuyh128/Computer_Organization.git,2021-01-11 09:37:43+00:00,計算機組織 mips/fpa/riscv_cpu/cache,zhuyh128/Computer_Organization,,Computer_Organization,18175,1,2021-06-06 13:45:08+00:00,0
11532,330558343,https://github.com/WrathofBhuvan11/32bit_risc_verilog.git,2021-01-18 04:55:42+00:00,a generic Verilog based description of risc processor,WrathofBhuvan11/32bit_risc_verilog,Verilog,32bit_risc_verilog,799,1,2023-10-21 10:13:34+00:00,0
11533,323676663,https://github.com/ChungChenWei/CA2020_RISK-V_project2.git,2020-12-22 16:23:07+00:00,,ChungChenWei/CA2020_RISK-V_project2,Verilog,CA2020_RISK-V_project2,3808,1,2023-12-21 09:19:44+00:00,2
11534,331003933,https://github.com/DrCaH4ec/signal_generator_on_FPGA.git,2021-01-19 14:18:41+00:00,,DrCaH4ec/signal_generator_on_FPGA,Verilog,signal_generator_on_FPGA,31,1,2024-07-15 00:01:06+00:00,0
11535,329104283,https://github.com/h-enes-simsek/2DConvolutionFPGA.git,2021-01-12 20:28:53+00:00,2D convolution implementation with 3x3 kernel and 128x128 sized image with 1 padding,h-enes-simsek/2DConvolutionFPGA,Verilog,2DConvolutionFPGA,621,1,2024-09-19 17:00:31+00:00,0
11536,332212078,https://github.com/HybridJoy/ToyProject-MipsCpu.git,2021-01-23 13:05:10+00:00,The Hardware Integrated Design course project code about five stage pipeline CPU,HybridJoy/ToyProject-MipsCpu,Verilog,ToyProject-MipsCpu,47,1,2021-03-22 09:16:43+00:00,0
11537,332209518,https://github.com/yashprakash28/Divide-by-3-FSM.git,2021-01-23 12:51:57+00:00,I tried Verilog. It is easy!,yashprakash28/Divide-by-3-FSM,Verilog,Divide-by-3-FSM,772,1,2022-10-15 17:19:42+00:00,0
11538,331841603,https://github.com/rolfesl/FPGA_UAV.git,2021-01-22 05:01:58+00:00,FPGA Team 2,rolfesl/FPGA_UAV,Verilog,FPGA_UAV,19,1,2023-05-17 01:12:37+00:00,1
11539,332154483,https://github.com/SarthakRout/CS220_Assignments.git,2021-01-23 07:37:48+00:00,This repository shall contain assignments of 4th semester courses.,SarthakRout/CS220_Assignments,Verilog,CS220_Assignments,117,1,2021-05-09 14:51:29+00:00,0
11540,331657182,https://github.com/LordRafa/BusBlasterV3_Template.git,2021-01-21 14:43:16+00:00,BusBlasterV3 ISE Template,LordRafa/BusBlasterV3_Template,Verilog,BusBlasterV3_Template,19,1,2021-05-29 21:40:23+00:00,0
11541,328264915,https://github.com/santhosh-raghul/Computer-Architecture.git,2021-01-09 23:19:08+00:00,Work done in Computer Architecture course,santhosh-raghul/Computer-Architecture,Verilog,Computer-Architecture,2941,1,2021-05-14 09:32:35+00:00,0
11542,323431047,https://github.com/aia39/Arithmetic-Logic-Unit-ALU-Design-and-Simulation-In-Verilog-and-Proteus.git,2020-12-21 19:36:45+00:00,This is a repository for our EEE 304 course project. The name of the course is Digital Electronics Laboratory. We have explored the ALU section of modern CPU using the concept of elementary digital electronics. Here verilog HDL was coded using Quartus II 9.0 version software and 4 bit ALU hardware design was done using Proteus software. ,aia39/Arithmetic-Logic-Unit-ALU-Design-and-Simulation-In-Verilog-and-Proteus,Verilog,Arithmetic-Logic-Unit-ALU-Design-and-Simulation-In-Verilog-and-Proteus,1692,1,2021-02-26 13:58:14+00:00,0
11543,326913836,https://github.com/pbaral5/Implementation-of-ANN-to-predict-Handwritten-Language-in-FPGA.git,2021-01-05 06:55:52+00:00,,pbaral5/Implementation-of-ANN-to-predict-Handwritten-Language-in-FPGA,Verilog,Implementation-of-ANN-to-predict-Handwritten-Language-in-FPGA,2119,1,2021-11-23 09:52:47+00:00,0
11544,324689784,https://github.com/Mcc748/FPGA_item.git,2020-12-27 04:57:47+00:00,all_.v_file,Mcc748/FPGA_item,Verilog,FPGA_item,85122,1,2023-02-15 08:14:10+00:00,1
11545,332225490,https://github.com/shalan/Caravel_EL2_SoC.git,2021-01-23 14:09:10+00:00,,shalan/Caravel_EL2_SoC,Verilog,Caravel_EL2_SoC,681758,1,2024-08-22 19:52:30+00:00,1
11546,323541000,https://github.com/hust-gaoyujing/E200.git,2020-12-22 06:25:20+00:00,That's for E200-opensource,hust-gaoyujing/E200,Verilog,E200,73737,1,2023-02-14 08:19:12+00:00,0
11547,323463112,https://github.com/quangphan2405/VLA.git,2020-12-21 22:34:32+00:00,Create a simple RISC processor using Verilog and explore Verilog constructs,quangphan2405/VLA,Verilog,VLA,814,1,2021-01-13 08:45:09+00:00,0
11548,328364994,https://github.com/vladshup/ub1amz_v05.git,2021-01-10 11:17:53+00:00,,vladshup/ub1amz_v05,Verilog,ub1amz_v05,17938,1,2022-08-30 04:48:01+00:00,0
11549,327044996,https://github.com/diamond2nv/Basys3HexaDisplay.git,2021-01-05 15:47:13+00:00,"A Verilog module, which can display four hexadecimal digits on the seven-segment display of the Basys 3 Artix-7 FPGA.",diamond2nv/Basys3HexaDisplay,,Basys3HexaDisplay,154,1,2021-05-13 03:14:59+00:00,0
11550,327389255,https://github.com/abdallah-elsawy/7-4-Hamming-code.git,2021-01-06 17:54:13+00:00,"The (7,4) Hamming code encodes 4-bits message using only 3-parity bits for a total of 7-bits, each of the 3-parity bits are parity for 3 of the 4-data bits, and no 2-parity bits are for the same 3-data bits. All of the parity bits are even parity   The total 7-bits are arranged using a special layout plan that is determined by creating a 4×7 generator matrix [G] which was implemented by R.W Hamming using these equations -comes from parity bit definitions- and some mathematics   ",abdallah-elsawy/7-4-Hamming-code,Verilog,7-4-Hamming-code,677,1,2022-06-23 21:10:47+00:00,0
11551,330692043,https://github.com/mattvenn/part3_intro.git,2021-01-18 14:29:53+00:00,,mattvenn/part3_intro,Verilog,part3_intro,7,1,2022-03-17 00:19:44+00:00,0
11552,327902098,https://github.com/develone/iverilog-examples.git,2021-01-08 12:51:12+00:00,,develone/iverilog-examples,Verilog,iverilog-examples,275,1,2021-02-04 05:17:00+00:00,0
11553,328935742,https://github.com/HamedGhoochanian/Single-cycle-mips.git,2021-01-12 09:30:44+00:00,A single cycle MIPS processor implemented in verilog,HamedGhoochanian/Single-cycle-mips,Verilog,Single-cycle-mips,8,1,2021-01-14 06:16:08+00:00,0
11554,331795561,https://github.com/Wolf-Tungsten/Project-Zipline-Alveo-U280.git,2021-01-22 00:46:38+00:00,Project Zipline on Alveo U280 Board,Wolf-Tungsten/Project-Zipline-Alveo-U280,Verilog,Project-Zipline-Alveo-U280,199899,1,2022-04-30 20:07:23+00:00,1
11555,325832017,https://github.com/zettasticks/Bdd-Fpga.git,2020-12-31 16:02:46+00:00,,zettasticks/Bdd-Fpga,Verilog,Bdd-Fpga,120,1,2023-11-22 12:37:40+00:00,2
11556,331911384,https://github.com/kangjian888/DMT-for-VLC-FPGA.git,2021-01-22 10:24:05+00:00,This is the project of VLC transmitter employing DMT with bit and energy allocation,kangjian888/DMT-for-VLC-FPGA,Verilog,DMT-for-VLC-FPGA,26,1,2024-03-21 07:42:21+00:00,1
11557,331697513,https://github.com/apdn/AutoSoC.git,2021-01-21 17:10:33+00:00,,apdn/AutoSoC,Verilog,AutoSoC,716,1,2024-03-31 21:26:38+00:00,2
11558,323712756,https://github.com/miamedra2/Transceiver_zcu102_adrv9009_hdl.git,2020-12-22 19:14:45+00:00,,miamedra2/Transceiver_zcu102_adrv9009_hdl,Verilog,Transceiver_zcu102_adrv9009_hdl,259795,1,2022-12-02 11:52:03+00:00,1
11559,329578692,https://github.com/Madhu-balaji-01/MemoryGame.git,2021-01-14 10:18:06+00:00,A simple game built using the Alchitry Au FPGA in Lucid HDL,Madhu-balaji-01/MemoryGame,Verilog,MemoryGame,1485,1,2021-05-31 09:36:45+00:00,0
11560,330126045,https://github.com/pradyumnac26/Cellular-Automation-Rule-05.git,2021-01-16 09:20:38+00:00,"Build a four flip-flop rule cellular automaton (CA),using rule 05(rule is given in octal format)and compute its pattern sequence. Seed the CA pattern generator with “0001.",pradyumnac26/Cellular-Automation-Rule-05,Verilog,Cellular-Automation-Rule-05,1,1,2022-01-25 08:59:00+00:00,0
11561,330125609,https://github.com/pradyumnac26/LFSR.git,2021-01-16 09:17:36+00:00,"Design a 4-bit maximal LFSR for primitive polynomial 1+x+x4 1+x+x4. Write the system of equation with the companion matrix for this LFSR. Compute the pattern generated by this LFSR if initialized as “0001”, with the ‘1’ in the least significant bit.  Add hardware to map the test-pattern “0011,” which is not useful, into the pattern “0000,” which detects several circuit faults.",pradyumnac26/LFSR,Verilog,LFSR,1,1,2022-01-12 09:39:32+00:00,0
11562,330416510,https://github.com/FPGA-Systems/vga-basic.git,2021-01-17 15:00:36+00:00,,FPGA-Systems/vga-basic,Verilog,vga-basic,79,1,2021-01-17 17:59:29+00:00,0
11563,332806481,https://github.com/rampa069/sp0256-trainer.git,2021-01-25 16:16:39+00:00,atempt to speak tests using sp0256,rampa069/sp0256-trainer,Verilog,sp0256-trainer,82,1,2022-03-25 03:40:59+00:00,0
11564,330972036,https://github.com/ain1084/dual_clock_buffer.git,2021-01-19 12:26:43+00:00,Dual clock buffer for modules connected by valid-ready protocol,ain1084/dual_clock_buffer,Verilog,dual_clock_buffer,7,1,2021-11-13 17:41:52+00:00,0
11565,326288443,https://github.com/Mohanito/RISCy-Business.git,2021-01-02 23:11:26+00:00,Pipelined Processor for RISC-V Instruction Set,Mohanito/RISCy-Business,Verilog,RISCy-Business,164,1,2021-03-31 18:39:49+00:00,0
11566,324743804,https://github.com/lskating/convolutionVerilog.git,2020-12-27 11:10:19+00:00,convilution,lskating/convolutionVerilog,Verilog,convolutionVerilog,6,1,2022-11-21 05:50:38+00:00,0
11567,327407948,https://github.com/abdallah-elsawy/15-11-Hamming-code.git,2021-01-06 19:17:33+00:00,"This work presents a way of designing (11, 15) Hamming encoder and decoder using Verilog  Hardware Description Language . Its an error detection and correction coding technique used to detect double and single bit errors when binary data is transmitted from one end to other. It is type for forward error correction coding which doesn't require re-transmission of data when received data is found to be corrupted. In this design, Hamming code for single bit error detection and correction is implemented using Verilog HDL",abdallah-elsawy/15-11-Hamming-code,Verilog,15-11-Hamming-code,513,1,2022-06-23 21:08:25+00:00,0
11568,331589111,https://github.com/Kuo-chia-yuan/Mask_machine.git,2021-01-21 10:13:57+00:00,,Kuo-chia-yuan/Mask_machine,Verilog,Mask_machine,367,1,2022-11-20 09:06:02+00:00,0
11569,325367663,https://github.com/mfkiwl/hdmi-vpu-card.git,2020-12-29 19:13:43+00:00,hdmi-vpu-card FPGA project folder,mfkiwl/hdmi-vpu-card,,hdmi-vpu-card,34699,1,2024-10-09 08:24:56+00:00,0
11570,323429458,https://github.com/L4rralde/Arquitectura-de-Procesadores.git,2020-12-21 19:28:46+00:00,Descripciones desarrolladas para las clases de arquitectura de Lagarto. ,L4rralde/Arquitectura-de-Procesadores,Verilog,Arquitectura-de-Procesadores,59,1,2021-09-01 14:40:15+00:00,0
11571,326390724,https://github.com/mennyt11/SaCriWaB.git,2021-01-03 11:26:34+00:00,Safety Critical WatchDog timer and Burnout detector,mennyt11/SaCriWaB,Verilog,SaCriWaB,412,1,2022-06-15 09:54:50+00:00,3
11572,327207434,https://github.com/agn77/SoC_NiosII.git,2021-01-06 05:15:53+00:00,SoC projects using the Nios II cpu on the altera DE10-Standard FPGA,agn77/SoC_NiosII,Verilog,SoC_NiosII,41,1,2021-10-21 10:06:02+00:00,0
11573,325478315,https://github.com/Icefoxzhx/Exhalation.git,2020-12-30 06:54:20+00:00,"MS108 Project in ACM class, a toy RISCV CPU",Icefoxzhx/Exhalation,Verilog,Exhalation,1579,1,2021-01-04 15:25:40+00:00,0
11574,325458229,https://github.com/samyakjain5559/Verilog-Projects.git,2020-12-30 04:55:01+00:00,,samyakjain5559/Verilog-Projects,Verilog,Verilog-Projects,12508,1,2022-07-16 05:52:30+00:00,0
11575,326362048,https://github.com/giomate/AnalogDevices.git,2021-01-03 08:34:32+00:00,Analog Devices Drivers,giomate/AnalogDevices,Verilog,AnalogDevices,27290,1,2023-04-21 11:38:14+00:00,0
11576,332417991,https://github.com/MohamedAhmed412000/PCI-Target-Device.git,2021-01-24 10:15:12+00:00,This project is made by verilog to implement PCI device.,MohamedAhmed412000/PCI-Target-Device,Verilog,PCI-Target-Device,8556,1,2023-05-17 06:20:43+00:00,0
11577,328932817,https://github.com/HamedGhoochanian/mips-pipelined.git,2021-01-12 09:19:33+00:00,A pipelined MIPS processor implemented in Verilog,HamedGhoochanian/mips-pipelined,Verilog,mips-pipelined,6,1,2021-03-02 19:55:55+00:00,0
11578,332003101,https://github.com/ERICXUCHI/DigitalDesign.git,2021-01-22 16:35:20+00:00,"These are assignments and codes of digital design course @ SUSTech, take with caution if you need. The project is a vending mechine with minisys by FPGA.",ERICXUCHI/DigitalDesign,Verilog,DigitalDesign,150823,1,2022-02-15 07:30:27+00:00,0
11579,332057433,https://github.com/staydh/adder.git,2021-01-22 20:39:19+00:00,Somador em VHDL para teste do fluxo digital com front-end (ghdl + GTKwave) e back-end (openlane).,staydh/adder,Verilog,adder,3491,1,2021-09-23 02:11:16+00:00,5
11580,330268157,https://github.com/ShamsElgohary/PCI-Target.git,2021-01-16 22:14:28+00:00,,ShamsElgohary/PCI-Target,Verilog,PCI-Target,778,1,2023-05-17 05:11:54+00:00,0
11581,329248104,https://github.com/kuoyaoming93/picorv32_galois_field.git,2021-01-13 08:55:28+00:00,PicoRV32 Galois Field submodule,kuoyaoming93/picorv32_galois_field,Verilog,picorv32_galois_field,35,1,2024-04-25 19:38:03+00:00,0
11582,325255919,https://github.com/pgimenes/F1_controller.git,2020-12-29 10:26:51+00:00,University project on F1 race countdown,pgimenes/F1_controller,Verilog,F1_controller,63,1,2024-09-01 09:45:08+00:00,0
11583,332548093,https://github.com/iremnurcolak/Fixed-Point-Square-Root-Pipeline-Implementation.git,2021-01-24 20:25:26+00:00,,iremnurcolak/Fixed-Point-Square-Root-Pipeline-Implementation,Verilog,Fixed-Point-Square-Root-Pipeline-Implementation,47,1,2024-07-28 08:29:55+00:00,0
11584,331711200,https://github.com/Dennis-Johnson/dsd_lab.git,2021-01-21 18:03:06+00:00,Digital System Design Lab - CSE Semester 3,Dennis-Johnson/dsd_lab,Verilog,dsd_lab,274,1,2023-03-04 11:20:34+00:00,0
11585,329973914,https://github.com/Liang-Z8/Mips_CPU-with-Tomasulo.git,2021-01-15 17:06:34+00:00,,Liang-Z8/Mips_CPU-with-Tomasulo,Verilog,Mips_CPU-with-Tomasulo,19,1,2022-11-18 22:09:10+00:00,0
11586,332501879,https://github.com/nehalyasser/PCI-Target.git,2021-01-24 16:47:23+00:00,An output device connected on PCI bus,nehalyasser/PCI-Target,Verilog,PCI-Target,1755,1,2023-05-17 05:07:41+00:00,0
11587,332463773,https://github.com/ninja3011/verilog-examples.git,2021-01-24 14:00:26+00:00,test code for anyone learning the language verilog,ninja3011/verilog-examples,Verilog,verilog-examples,3,1,2021-01-24 14:41:28+00:00,0
11588,323759866,https://github.com/pybfms/pybfms-spi.git,2020-12-23 00:03:27+00:00,BFMs for the SPI protocol,pybfms/pybfms-spi,Verilog,pybfms-spi,30,1,2021-10-28 22:26:43+00:00,0
11589,331091035,https://github.com/AntwanEmil/PCI-SLAVE.git,2021-01-19 19:45:27+00:00,PCI-Slave Verilog code,AntwanEmil/PCI-SLAVE,Verilog,PCI-SLAVE,5,1,2023-05-17 04:57:08+00:00,0
11590,329312228,https://github.com/yuex1994/hier_soc.git,2021-01-13 13:10:48+00:00,,yuex1994/hier_soc,Verilog,hier_soc,1756,1,2022-09-22 10:55:09+00:00,0
11591,324136277,https://github.com/Sarthakchandra/FIFO-64bit.git,2020-12-24 11:05:04+00:00,"In this part, we will learn how to implement a FIFO Memory using FIFO Generator IP with given size and customize it. We will also look into various signals and their use associated with FIFO. For more details refer to Lab6.pdf",Sarthakchandra/FIFO-64bit,Verilog,FIFO-64bit,1390,1,2022-11-04 04:09:38+00:00,0
11592,324165097,https://github.com/eda-lab/QR_Codes_Decoding_Accelerator.git,2020-12-24 13:42:09+00:00,Software and  accelerator project for decoding of QR codes,eda-lab/QR_Codes_Decoding_Accelerator,Verilog,QR_Codes_Decoding_Accelerator,2147,1,2021-03-07 08:24:11+00:00,0
11593,329636689,https://github.com/Sayed-Abdul-Monem/11-15-Hamming-Encoder-Decoder.git,2021-01-14 14:18:58+00:00,This project introduces how to design a 11-bit hamming code encoder to 15-bit hamming code decoder ,Sayed-Abdul-Monem/11-15-Hamming-Encoder-Decoder,Verilog,11-15-Hamming-Encoder-Decoder,9,1,2023-11-23 10:32:27+00:00,0
11594,325953812,https://github.com/shalan/EL2_SoC.git,2021-01-01 09:56:37+00:00,,shalan/EL2_SoC,Verilog,EL2_SoC,454260,1,2021-04-26 11:46:45+00:00,2
11595,323139389,https://github.com/abdelazeem201/ASIC-Implementation-of-a-Cruise-Control-System-.git,2020-12-20 18:33:26+00:00,"This Paper presents a modified Cruise Control System application specific integrated circuit (ASIC) with speed feedback controller in motor drive. The proposed cruise Control ASIC not only decreases the ripple of hysteresis controller but also enhances the performance of motor controller. Verilog hardware description language (Verilog HDL) is used to implement the hardware architecture; and that an ASIC is fabricated in Nangate 45nm process with cell-based design method. Both switching and calculating delay times mainly contribute the ripples which degrade the control quality in motor drive. By using the predictive scheme, we not only improve the ripple issue of the traditional direct torque control technique, but also make the control system more stable by decreasing the time delay in hysteresis controller. According to the measured results, the proposed Cruise Control System ASIC performs with the coverage of 99.10 % and the fault coverage of 98.28 % at the operating frequency of 250 MHz, the supplied voltage of 1.2 V and the power consumption of 36.9976 uW.",abdelazeem201/ASIC-Implementation-of-a-Cruise-Control-System-,Verilog,ASIC-Implementation-of-a-Cruise-Control-System-,4052,1,2022-04-05 01:20:59+00:00,2
11596,333218800,https://github.com/ThierryJones21/374_Labs.git,2021-01-26 21:13:09+00:00,lab code,ThierryJones21/374_Labs,Verilog,374_Labs,13348,1,2021-04-13 01:12:58+00:00,2
11597,328228975,https://github.com/prateekagrawaliiit/Computer-Architecture.git,2021-01-09 19:18:18+00:00,The following repository contains various programs developed as a part of Computer Architecture Practice Course,prateekagrawaliiit/Computer-Architecture,Verilog,Computer-Architecture,5825,1,2021-03-22 08:00:13+00:00,0
11598,327296244,https://github.com/widcardw/Clock.git,2021-01-06 11:51:55+00:00,Quartus II project Clock,widcardw/Clock,Verilog,Clock,7040,1,2022-05-17 08:20:06+00:00,0
11599,328153145,https://github.com/vnegnev/flocra_system.git,2021-01-09 12:45:18+00:00,,vnegnev/flocra_system,Verilog,flocra_system,64,1,2023-12-14 10:13:40+00:00,0
11600,333160002,https://github.com/cooke99/8-bit-CPU.git,2021-01-26 17:19:53+00:00,Verilog code for 8 bit CPU architecture design and testbench.,cooke99/8-bit-CPU,Verilog,8-bit-CPU,34,1,2024-06-11 02:19:56+00:00,0
11601,333117174,https://github.com/donayam1/RISC-V.git,2021-01-26 14:51:43+00:00,RISC-V processor implementation on Artix-7 35T Arty FPGA Evaluation Kit,donayam1/RISC-V,Verilog,RISC-V,326,1,2022-05-29 19:50:54+00:00,0
11602,330888932,https://github.com/lancelotxk/FMA.git,2021-01-19 06:45:54+00:00,,lancelotxk/FMA,Verilog,FMA,7470,1,2022-02-16 04:44:47+00:00,0
11603,329202759,https://github.com/landoty/apb-slave.git,2021-01-13 05:23:55+00:00,Advanced Peripheral Bus Protocol,landoty/apb-slave,Verilog,apb-slave,1055,1,2023-05-22 17:31:31+00:00,0
11604,324787958,https://github.com/VasilyMarkov/UART.git,2020-12-27 15:14:01+00:00,,VasilyMarkov/UART,Verilog,UART,3,1,2022-09-15 06:00:36+00:00,0
11605,324327254,https://github.com/pulpannie/riscv-cpu.git,2020-12-25 09:02:40+00:00,RISC-V CPU coded for the class COSE222 in Verilog HDL,pulpannie/riscv-cpu,Verilog,riscv-cpu,7,1,2022-05-02 22:04:57+00:00,0
11606,325667654,https://github.com/craigjb/BFFPGA.git,2020-12-30 23:19:33+00:00,RTL to make a Big Fun FPGA board work,craigjb/BFFPGA,Verilog,BFFPGA,7,1,2023-09-09 00:24:00+00:00,0
11607,325734520,https://github.com/Fisheep1207/CA-project2.git,2020-12-31 06:43:45+00:00,,Fisheep1207/CA-project2,Verilog,CA-project2,402,1,2021-01-05 13:58:49+00:00,0
11608,326609070,https://github.com/Aoi-cn/Single_Cycle_CPU.git,2021-01-04 07:54:58+00:00,单周期CPU，可以运行冒泡排序及jal，jr,Aoi-cn/Single_Cycle_CPU,Verilog,Single_Cycle_CPU,677,1,2021-05-09 10:14:34+00:00,0
11609,323561293,https://github.com/vibsaa/OpenSource_verilog.git,2020-12-22 08:05:30+00:00,A brief go through for writing and simulating verilog codes using open source softwares- iverilog and GTKwave,vibsaa/OpenSource_verilog,Verilog,OpenSource_verilog,1002,1,2023-06-13 08:18:30+00:00,1
11610,328648446,https://github.com/liuzikai/FPGA-Boxhead.git,2021-01-11 11:54:50+00:00,Game on FPGA as UIUC ECE385 SP20 ZJUI Final Project,liuzikai/FPGA-Boxhead,Verilog,FPGA-Boxhead,7615,1,2022-09-07 20:33:45+00:00,0
11611,329804745,https://github.com/ruby5487/Tetris-Verilog-FPGA-.git,2021-01-15 04:04:21+00:00,,ruby5487/Tetris-Verilog-FPGA-,Verilog,Tetris-Verilog-FPGA-,11672,1,2021-03-24 08:09:45+00:00,0
11612,328155243,https://github.com/fedemic/ISA_2020_Group_09_Lab_3.git,2021-01-09 12:56:13+00:00,Integrated Systems Architecture - RISC V processor implementation,fedemic/ISA_2020_Group_09_Lab_3,Verilog,ISA_2020_Group_09_Lab_3,5031,1,2024-02-21 09:30:30+00:00,0
11613,324485375,https://github.com/abisubramanya27/EE2003_Assgn.git,2020-12-26 05:05:12+00:00,contains my assignment submissions of EE2003 course in 2020,abisubramanya27/EE2003_Assgn,Verilog,EE2003_Assgn,112,1,2024-07-06 08:46:59+00:00,0
11614,325106588,https://github.com/emrdagkusu/digital-design-vdhl.git,2020-12-28 20:08:58+00:00,EE203 Digital Design Course - VHDL circuit design assignments,emrdagkusu/digital-design-vdhl,Verilog,digital-design-vdhl,1347,1,2021-03-29 19:02:14+00:00,0
11615,331329737,https://github.com/hamidrezarashidian/Polynomial-Multiplication-Used-in-NTRU-Prime.git,2021-01-20 14:23:17+00:00,,hamidrezarashidian/Polynomial-Multiplication-Used-in-NTRU-Prime,Verilog,Polynomial-Multiplication-Used-in-NTRU-Prime,113,1,2022-12-02 08:46:33+00:00,0
11616,328197674,https://github.com/Mohammed-CE/5-bits-input-ALU-using-Magic.git,2021-01-09 16:30:25+00:00,,Mohammed-CE/5-bits-input-ALU-using-Magic,Verilog,5-bits-input-ALU-using-Magic,269,1,2023-02-14 20:15:23+00:00,0
11617,329374944,https://github.com/chrismoon-code/Memory-game-on-the-DE10-lite.git,2021-01-13 16:58:46+00:00,,chrismoon-code/Memory-game-on-the-DE10-lite,Verilog,Memory-game-on-the-DE10-lite,4,1,2023-11-06 17:57:17+00:00,0
11618,323220880,https://github.com/D3r3k23/Blackboard-Servo.git,2020-12-21 03:30:30+00:00,Servo motor IP with PS control,D3r3k23/Blackboard-Servo,Verilog,Blackboard-Servo,54,1,2023-10-12 13:14:36+00:00,0
11619,331761189,https://github.com/Heba-Atef99/PCI_Target_Device.git,2021-01-21 21:35:40+00:00,A verilog software project to create a synthesizable PCI Target Device which was able to read or write data from memory according to the given signal from the master. With different scenarios and constraints using test bench that acts as a Master Device to test these scenarios.,Heba-Atef99/PCI_Target_Device,Verilog,PCI_Target_Device,3159,1,2023-05-17 06:09:59+00:00,0
11620,330124273,https://github.com/KareimGazer/PCI_Target_Device.git,2021-01-16 09:09:39+00:00,Verilog simulation for a Target Device on a PCI bus with read and write transactions.,KareimGazer/PCI_Target_Device,Verilog,PCI_Target_Device,8,1,2023-05-17 03:54:36+00:00,5
11621,329914538,https://github.com/lawrie/ulx3s_gamegear.git,2021-01-15 13:06:26+00:00,Segs Game Gear for the Ulx3s ECP5 FPGA board,lawrie/ulx3s_gamegear,Verilog,ulx3s_gamegear,78,1,2022-07-18 18:27:01+00:00,1
11622,330806138,https://github.com/LDelhez/verilog-tutorial.git,2021-01-18 22:55:06+00:00,,LDelhez/verilog-tutorial,Verilog,verilog-tutorial,248,1,2021-04-18 22:15:07+00:00,1
11623,327041127,https://github.com/GVictorsd/MyMos6502.git,2021-01-05 15:31:57+00:00,A Verilog implementation of the Mos 6502 done as one of my personal projects.,GVictorsd/MyMos6502,Verilog,MyMos6502,47,1,2022-05-02 22:01:16+00:00,0
11624,328313210,https://github.com/itspacchu/College-lab-project-files.git,2021-01-10 05:48:22+00:00,College lab programs and stuff for jntuh,itspacchu/College-lab-project-files,Verilog,College-lab-project-files,9229,1,2021-08-10 16:47:20+00:00,1
11625,332378800,https://github.com/Ryan-Lukas/VerilogDesign-fsm.git,2021-01-24 06:01:46+00:00,FSM in behavioral Verilog,Ryan-Lukas/VerilogDesign-fsm,Verilog,VerilogDesign-fsm,6,1,2022-07-15 10:20:09+00:00,0
11626,325564420,https://github.com/guagnanomichele6/isa16_lab3.git,2020-12-30 13:59:19+00:00,# isa16_lab3  Third laboratory project for ISA course,guagnanomichele6/isa16_lab3,Verilog,isa16_lab3,74287,1,2021-02-20 13:42:28+00:00,0
11627,324567456,https://github.com/Kiran1689/Non-restoring-division-algorithm-for-unsigned-integer.git,2020-12-26 14:04:59+00:00,Development of Non restoring division algorithm for unsigned integer by using Iverilog and GTK wave .,Kiran1689/Non-restoring-division-algorithm-for-unsigned-integer,Verilog,Non-restoring-division-algorithm-for-unsigned-integer,4,1,2022-05-14 09:00:48+00:00,0
11628,341099147,https://github.com/WangXuan95/FPGA-FOC.git,2021-02-22 06:16:41+00:00,FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器，用于驱动BLDC/PMSM电机。,WangXuan95/FPGA-FOC,Verilog,FPGA-FOC,682,543,2024-10-29 07:19:00+00:00,167
11629,340046124,https://github.com/omarelhedaby/CNN-FPGA.git,2021-02-18 12:40:19+00:00,Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database,omarelhedaby/CNN-FPGA,Verilog,CNN-FPGA,29042,386,2024-10-29 07:08:16+00:00,91
11630,334413901,https://github.com/lawrie/fpga_pio.git,2021-01-30 13:02:37+00:00,An attempt to recreate the RP2040 PIO in an FPGA,lawrie/fpga_pio,Verilog,fpga_pio,768,289,2024-09-27 22:52:14+00:00,30
11631,342916296,https://github.com/abdelazeem201/ASIC-Design-Roadmap.git,2021-02-27 17:29:46+00:00,"The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges.",abdelazeem201/ASIC-Design-Roadmap,Verilog,ASIC-Design-Roadmap,6028,248,2024-10-27 22:11:49+00:00,33
11632,333377514,https://github.com/WangXuan95/FPGA-DDR-SDRAM.git,2021-01-27 10:05:27+00:00,"An AXI4-based DDR1 controller to realize mass, cheap memory for FPGA. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。",WangXuan95/FPGA-DDR-SDRAM,Verilog,FPGA-DDR-SDRAM,447,143,2024-10-21 22:46:12+00:00,31
11633,337579882,https://github.com/LIV2/Bluster.git,2021-02-10 00:58:27+00:00,CPLD Replacement for A2000 Buster,LIV2/Bluster,Verilog,Bluster,1507,68,2024-08-16 20:45:59+00:00,18
11634,334542383,https://github.com/SMB784/SQRL_quickstart.git,2021-01-31 00:37:45+00:00,"Basic loadout for SQRL Acorn CLE 215/215+ board.  Blinks all LEDs, outputs square waves on all 12 GPIO outputs",SMB784/SQRL_quickstart,Verilog,SQRL_quickstart,741,61,2024-09-22 09:10:40+00:00,8
11635,333766474,https://github.com/mgtm98/pcie5_phy.git,2021-01-28 13:25:44+00:00,PCIE 5.0 Graduation project (Verification Team),mgtm98/pcie5_phy,Verilog,pcie5_phy,2387,55,2024-10-25 06:07:04+00:00,22
11636,341691720,https://github.com/robinsonb5/DeMiSTify.git,2021-02-23 21:12:53+00:00,Code to support porting MiST cores to other boards.,robinsonb5/DeMiSTify,Verilog,DeMiSTify,2001,44,2024-10-28 12:20:50+00:00,14
11637,336074468,https://github.com/multitenancy-project/menshen.git,2021-02-04 20:29:36+00:00,,multitenancy-project/menshen,Verilog,menshen,2677,43,2024-09-27 01:21:14+00:00,4
11638,334862773,https://github.com/aseddin/ece_3300.git,2021-02-01 07:15:02+00:00,ECE 3300 HDL Code,aseddin/ece_3300,Verilog,ece_3300,128,41,2024-10-25 19:12:58+00:00,10
11639,333723134,https://github.com/fast-codesign/OpenTSN2.0.git,2021-01-28 10:25:48+00:00,"an opensource project to enable TSN research, including distributed and centralized version.",fast-codesign/OpenTSN2.0,Verilog,OpenTSN2.0,31909,27,2024-02-20 06:16:36+00:00,17
11640,333049757,https://github.com/dan-rodrigues/ym2610-pcb.git,2021-01-26 10:31:48+00:00,FPGA-based PCB to control a YM2610 sound synthesis chip.,dan-rodrigues/ym2610-pcb,Verilog,ym2610-pcb,5005,23,2024-10-17 16:37:16+00:00,3
11641,341724867,https://github.com/hlslibs/ac_ml.git,2021-02-23 23:59:39+00:00,Algorithmic C Machine Learning Library,hlslibs/ac_ml,Verilog,ac_ml,22250,22,2024-09-30 04:54:50+00:00,7
11642,343638601,https://github.com/forth32/dvk-fpga.git,2021-03-02 03:53:07+00:00,FPGA-Конструктор для сборки эвм ДВК и Электроника-60,forth32/dvk-fpga,Verilog,dvk-fpga,41150,22,2024-10-27 06:37:04+00:00,9
11643,338718397,https://github.com/roife/BUAA-CO.git,2021-02-14 03:05:35+00:00,Pipelined MIPS CPU（course assignment for BUAA-Computer-Organization）,roife/BUAA-CO,Verilog,BUAA-CO,97,21,2024-10-28 20:55:36+00:00,2
11644,336748915,https://github.com/adithyasunil26/Y86-64-Processor.git,2021-02-07 09:29:09+00:00,A Y86-64 processor implemented using Verilog,adithyasunil26/Y86-64-Processor,Verilog,Y86-64-Processor,2776,16,2024-10-15 04:42:12+00:00,6
11645,337615671,https://github.com/sam-t-davies/LatticeFPGA-CSI2---Jetson-Nano.git,2021-02-10 04:24:43+00:00,Lattice Crosslink FPGA is programmed to simulate an IMX219 image stream to a Jetson Nano,sam-t-davies/LatticeFPGA-CSI2---Jetson-Nano,Verilog,LatticeFPGA-CSI2---Jetson-Nano,28,15,2024-08-22 08:42:24+00:00,7
11646,337056181,https://github.com/yueyang2000/riscv-cpu.git,2021-02-08 11:38:24+00:00,RISC-V multi cycle CPU. Project of Computer Organization (THU 2020),yueyang2000/riscv-cpu,Verilog,riscv-cpu,31264,15,2024-09-19 11:37:23+00:00,3
11647,338496811,https://github.com/kingyoPiyo/Tang-Nano_I2C_Monitor.git,2021-02-13 04:33:29+00:00,I2C Bus monitor on Tang-Nano FPGA,kingyoPiyo/Tang-Nano_I2C_Monitor,Verilog,Tang-Nano_I2C_Monitor,2918,14,2024-04-26 00:01:33+00:00,0
11648,342268487,https://github.com/JimmyStones/Hiscores_MiSTer.git,2021-02-25 14:19:55+00:00,,JimmyStones/Hiscores_MiSTer,Verilog,Hiscores_MiSTer,150,13,2022-12-12 12:20:02+00:00,6
11649,343762917,https://github.com/huijjj/Architecture.git,2021-03-02 12:14:20+00:00,POSTECH CSED311 Computer Architecture,huijjj/Architecture,Verilog,Architecture,404,12,2024-02-11 02:42:11+00:00,2
11650,337193409,https://github.com/ryaanluke/DNN-Hardware-Accelerator.git,2021-02-08 19:57:16+00:00,SystemVerilog files for lab project on a DNN hardware accelerator,ryaanluke/DNN-Hardware-Accelerator,Verilog,DNN-Hardware-Accelerator,14428,12,2024-10-20 05:40:38+00:00,4
11651,333424837,https://github.com/sascha-kirch/Bit_Error_Tester.git,2021-01-27 13:12:34+00:00,This project implements a bit error rate tester. A PRBS (pseudo random bit sequence) is generated that can feed the DUT. The receiver compares the internally delayed transmitted signals with received signal and counts up an error counter if their logic levels differ.,sascha-kirch/Bit_Error_Tester,Verilog,Bit_Error_Tester,904,11,2024-07-18 03:30:43+00:00,0
11652,337043919,https://github.com/seunghyukcho/pipelined-cpu-verilog.git,2021-02-08 10:50:07+00:00,Verilog implementation of pipelined cpu,seunghyukcho/pipelined-cpu-verilog,Verilog,pipelined-cpu-verilog,599,11,2024-09-06 03:42:25+00:00,1
11653,337116286,https://github.com/newaetech/chipwhisperer-husky-fpga.git,2021-02-08 15:14:57+00:00,FPGA design and test files for ChipWhisperer-Husky.,newaetech/chipwhisperer-husky-fpga,Verilog,chipwhisperer-husky-fpga,397493,11,2024-08-28 18:46:56+00:00,2
11654,338474290,https://github.com/kazkojima/lwtrng.git,2021-02-13 01:36:35+00:00,lightweight TRNG core for LiteX,kazkojima/lwtrng,Verilog,lwtrng,287,11,2024-05-18 14:50:39+00:00,1
11655,340936544,https://github.com/jaybee-117/Verilog_Codes.git,2021-02-21 15:38:35+00:00,All of my Verilog_HDL codes,jaybee-117/Verilog_Codes,Verilog,Verilog_Codes,361,11,2022-06-16 04:32:47+00:00,0
11656,336323885,https://github.com/kalhorghazal/ARM-Processor.git,2021-02-05 16:19:19+00:00,"ARM Processor, Computer Architecture laboratory, University of Tehran",kalhorghazal/ARM-Processor,Verilog,ARM-Processor,34,10,2024-08-28 17:51:38+00:00,2
11657,337622356,https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git,2021-02-10 05:02:31+00:00,,kunalg123/sky130RTLDesignAndSynthesisWorkshop,Verilog,sky130RTLDesignAndSynthesisWorkshop,11203,10,2023-08-08 18:05:46+00:00,12
11658,335653183,https://github.com/FHDO-ICLAB/Canakari.git,2021-02-03 14:35:49+00:00,CAN 2.0B Controller in VHDL and Verilog ,FHDO-ICLAB/Canakari,Verilog,Canakari,5515,9,2024-07-08 06:38:55+00:00,2
11659,332989227,https://github.com/Spiritator/FPGA_LeNet5_ws_8x8.git,2021-01-26 06:10:24+00:00,FPGA implement of 8x8 weight stationary systolic array DNN accelerator,Spiritator/FPGA_LeNet5_ws_8x8,Verilog,FPGA_LeNet5_ws_8x8,4418,9,2024-09-17 17:57:02+00:00,4
11660,335600647,https://github.com/wang-rq/Experiments-in-Computer-Organization.git,2021-02-03 11:21:11+00:00,计算机组成原理实验，内有mips程序设计、单周期cpu仿真实验、多周期cpu仿真实验,wang-rq/Experiments-in-Computer-Organization,Verilog,Experiments-in-Computer-Organization,14675,9,2024-05-31 17:51:32+00:00,1
11661,335324068,https://github.com/leeds-embedded-systems/ELEC5566M-Resources.git,2021-02-02 14:53:58+00:00,University-provided resources for ELEC5566M: FPGA Design,leeds-embedded-systems/ELEC5566M-Resources,Verilog,ELEC5566M-Resources,1986,9,2024-10-27 12:47:27+00:00,11
11662,333212556,https://github.com/mfkiwl/E203_dma.git,2021-01-26 20:45:06+00:00,,mfkiwl/E203_dma,,E203_dma,9,9,2024-10-01 13:48:44+00:00,0
11663,341652955,https://github.com/Aashish3970/MNIST_FPGA.git,2021-02-23 18:36:43+00:00,3 layern artificial ANN to recognize handwritten digits and implement in FPGA,Aashish3970/MNIST_FPGA,Verilog,MNIST_FPGA,409,9,2024-04-29 11:20:13+00:00,1
11664,334240265,https://github.com/ombhilare999/vga-interface-with-TANG-PRIMER-FPGA.git,2021-01-29 19:15:29+00:00,Interfacing Tang primer with VGA display.,ombhilare999/vga-interface-with-TANG-PRIMER-FPGA,Verilog,vga-interface-with-TANG-PRIMER-FPGA,3396,8,2023-10-06 23:15:33+00:00,0
11665,337906808,https://github.com/paranlee/picoJava-II.git,2021-02-11 02:03:18+00:00,Heritage of Sun Microsystems,paranlee/picoJava-II,Verilog,picoJava-II,11328,8,2024-08-07 23:21:16+00:00,0
11666,337470658,https://github.com/cyjjj/Greedy-Snake-Game.git,2021-02-09 16:44:15+00:00,2019-2020浙江大学数字逻辑设计小组大作业-基于数字系统的贪吃蛇游戏,cyjjj/Greedy-Snake-Game,Verilog,Greedy-Snake-Game,194,8,2024-06-07 15:12:39+00:00,1
11667,336318557,https://github.com/Mohamed-Elesaily/PCIe_specs.git,2021-02-05 15:58:17+00:00,,Mohamed-Elesaily/PCIe_specs,Verilog,PCIe_specs,10986,8,2024-08-12 17:32:02+00:00,2
11668,342115377,https://github.com/amaranth-lang/amaranth-lang.github.io.git,2021-02-25 03:50:30+00:00,Amaranth HDL website and documentation,amaranth-lang/amaranth-lang.github.io,Verilog,amaranth-lang.github.io,259346,7,2024-10-20 22:47:04+00:00,1
11669,336061229,https://github.com/amin-norollah/SAFAS.git,2021-02-04 19:30:39+00:00,Secure and Fast FPGA-based Hardware Scheduler for Accelerating Task Scheduling in Multi-core Systems,amin-norollah/SAFAS,Verilog,SAFAS,372,7,2023-09-18 11:45:52+00:00,0
11670,341141413,https://github.com/nctu-ms07/Computer-Organization.git,2021-02-22 09:12:55+00:00,108下 計算機組織 Computer Organization 李毅郎,nctu-ms07/Computer-Organization,Verilog,Computer-Organization,2109,7,2024-07-03 13:22:53+00:00,0
11671,339802316,https://github.com/mec391/dcdc_mpc.git,2021-02-17 17:27:57+00:00,Implementation of kalman filter-based Model Predictive Controller in FPGA for DC-DC converters used in smart grids,mec391/dcdc_mpc,Verilog,dcdc_mpc,282840,6,2024-06-16 02:35:02+00:00,0
11672,334159341,https://github.com/oscarab/MusicGame.git,2021-01-29 13:51:09+00:00,基于fpga的音乐小游戏,oscarab/MusicGame,Verilog,MusicGame,606,6,2024-07-28 17:59:05+00:00,2
11673,341328362,https://github.com/jedbrooke/FPGA-face-detection.git,2021-02-22 20:28:40+00:00,implementation in verilog rtl for an FPGA to detect the presence of a face in an image,jedbrooke/FPGA-face-detection,Verilog,FPGA-face-detection,10175,6,2023-07-01 07:00:00+00:00,2
11674,338628695,https://github.com/cyjjj/CPU.git,2021-02-13 17:26:36+00:00,2019-2020浙江大学计算机组成实验-单周期&多周期CPU,cyjjj/CPU,Verilog,CPU,1719,6,2024-07-02 03:54:30+00:00,2
11675,338402383,https://github.com/djh82uk/8-Bit-Computer.git,2021-02-12 18:38:48+00:00,,djh82uk/8-Bit-Computer,Verilog,8-Bit-Computer,16385,6,2024-09-18 17:05:07+00:00,0
11676,335163228,https://github.com/aseddin/3300L_lab_guides.git,2021-02-02 04:01:09+00:00,,aseddin/3300L_lab_guides,Verilog,3300L_lab_guides,3353,6,2024-01-31 23:50:03+00:00,14
11677,334072588,https://github.com/tomverbeure/uart2jtag_uart.git,2021-01-29 07:43:10+00:00,Small project to connect UART pins to JTAG UART,tomverbeure/uart2jtag_uart,Verilog,uart2jtag_uart,77,6,2024-07-18 21:04:04+00:00,2
11678,341170931,https://github.com/sathvikswaminathan/Single-Cycle-RISC-V-Processor.git,2021-02-22 11:03:15+00:00,"Single Cycle Processor based on the RISC-V ISA. Supports R-type, lw, sw, and beq instructions.",sathvikswaminathan/Single-Cycle-RISC-V-Processor,Verilog,Single-Cycle-RISC-V-Processor,419,6,2024-09-23 11:50:37+00:00,0
11679,340195607,https://github.com/NYU-MLDA/robust-pnr-time.git,2021-02-18 22:36:50+00:00,"Implementation of ASPDAC 2021 paper: ""Read your circuit: Leveraging word embedding to guide logic optimization""",NYU-MLDA/robust-pnr-time,Verilog,robust-pnr-time,124486,5,2024-04-29 01:48:45+00:00,2
11680,337425690,https://github.com/Andrew-Hany/FemtoRV32-Piplined-Processor.git,2021-02-09 14:11:24+00:00,The project description of this project was the major project in the Computer Architecture course. It's a RISC-V processor and tested on Nexys A7 kit.,Andrew-Hany/FemtoRV32-Piplined-Processor,Verilog,FemtoRV32-Piplined-Processor,20401,5,2024-08-08 15:22:04+00:00,1
11681,337751160,https://github.com/scarv/hydra.git,2021-02-10 14:35:15+00:00,HYDRA: a multi-core RISC-V with cryptographically useful modes of operation,scarv/hydra,Verilog,hydra,1336,5,2024-10-20 11:35:14+00:00,2
11682,341463018,https://github.com/kingyoPiyo/Tang-Nano_100BASE-FX_ping.git,2021-02-23 07:15:09+00:00,ARP / ICMP test for Tang-Nano FPGA.,kingyoPiyo/Tang-Nano_100BASE-FX_ping,Verilog,Tang-Nano_100BASE-FX_ping,12,5,2023-09-05 05:30:08+00:00,0
11683,334246630,https://github.com/emmapaczkowski/ELEC374.git,2021-01-29 19:44:09+00:00,"The purpose of this project is to design, simulate, implement, and verify a simpleRISC Computer (Mini SRC) consisting of a simple RISC processor, memory, and I/O.",emmapaczkowski/ELEC374,Verilog,ELEC374,118,5,2024-08-05 09:06:58+00:00,5
11684,333333392,https://github.com/thedatabusdotio/testbench-automation.git,2021-01-27 07:04:27+00:00,This repo contains code for the article on testbench automation using python posted at https://thedatabus.io/python-iverilog-verification,thedatabusdotio/testbench-automation,Verilog,testbench-automation,7,5,2024-08-22 14:03:56+00:00,0
11685,337763320,https://github.com/TCLbasedVSDFLOW2021/TCLbasedVSDflow_Internship2021.git,2021-02-10 15:17:34+00:00,"The internship to develop IP/VLSI system design flow at $0 cost using opensource EDA tools are being organized by https://www.vlsisystemdesign.com/ip/ . This is very good opportunity to develop skillset by doing projects on your own and implement ideas. The project topic is ""TCL based 'vsdflow' for OpenLANE/Sky130"" wherein VLSI system design flow (RTL to GDSII) needs to be developed using TCL scripting on OpenLANE platform using Google's free process design kit (PDK) sky130A.",TCLbasedVSDFLOW2021/TCLbasedVSDflow_Internship2021,Verilog,TCLbasedVSDflow_Internship2021,3705,5,2024-10-25 16:35:01+00:00,1
11686,338748262,https://github.com/dsdnu/FPGA_LSTM.git,2021-02-14 07:01:25+00:00,,dsdnu/FPGA_LSTM,Verilog,FPGA_LSTM,8,5,2023-07-03 18:00:00+00:00,1
11687,341054166,https://github.com/drovak/verilogpdp.git,2021-02-22 02:13:08+00:00,Synthesizable Verilog implementations from original schematics of Digital Equipment Corporation PDP series of computers,drovak/verilogpdp,Verilog,verilogpdp,3055,5,2023-08-28 04:30:18+00:00,1
11688,343469163,https://github.com/edw4rdyao/sdcard_digital_recognition.git,2021-03-01 15:44:35+00:00,FPGA based SD card reads and displays pictures and performs digital recognition experiments.,edw4rdyao/sdcard_digital_recognition,Verilog,sdcard_digital_recognition,2679,5,2024-03-13 06:07:35+00:00,3
11689,343080981,https://github.com/lawrie/ulx3s_amstrad_cpc.git,2021-02-28 10:51:53+00:00,The Amstrad CPC on the Ulx3s Ecp5 FPGA board,lawrie/ulx3s_amstrad_cpc,Verilog,ulx3s_amstrad_cpc,481,5,2022-07-18 18:23:55+00:00,2
11690,341108089,https://github.com/IAIK/rebecca.git,2021-02-22 06:59:52+00:00,"REBECCA is a tool for the formal verification of masked cryptographic hardware implementations that, given the netlist of a masked hardware circuit, determines if a correct separation between shares is preserved throughout the circuit.",IAIK/rebecca,Verilog,rebecca,102,4,2022-03-09 02:39:31+00:00,2
11691,338929354,https://github.com/howard789/verilog_mnist.git,2021-02-15 00:08:42+00:00,run mnist with verilog ,howard789/verilog_mnist,Verilog,verilog_mnist,227,4,2023-02-13 07:14:09+00:00,0
11692,338775032,https://github.com/cw1997/graphical_card.git,2021-02-14 10:02:42+00:00,a graphical card for displaying text on VGA text mode by D-Sub port,cw1997/graphical_card,Verilog,graphical_card,2735,4,2023-03-25 16:19:35+00:00,0
11693,343112007,https://github.com/MiSTer-devel/Arcade-SpaceRace_MiSTer.git,2021-02-28 13:27:47+00:00,Arcade: Atari Space Race(1973) for MiSTer,MiSTer-devel/Arcade-SpaceRace_MiSTer,Verilog,Arcade-SpaceRace_MiSTer,3708,4,2024-05-28 08:51:34+00:00,5
11694,341037817,https://github.com/johnzja/PolarDecoder.git,2021-02-22 00:40:38+00:00,"PolarDecoders implemented in Verilog. SC, SCL, CA-SCL and CA-PC-SCL are supported.",johnzja/PolarDecoder,Verilog,PolarDecoder,51,4,2024-09-19 16:15:45+00:00,0
11695,342040770,https://github.com/Hollbrok/Verilog.git,2021-02-24 21:29:40+00:00,My projects for FPGA,Hollbrok/Verilog,Verilog,Verilog,16990,4,2022-01-03 17:11:46+00:00,0
11696,343639099,https://github.com/EECS150/project_skeleton_sp21.git,2021-03-02 03:55:39+00:00,,EECS150/project_skeleton_sp21,Verilog,project_skeleton_sp21,14266,4,2023-11-03 04:02:28+00:00,5
11697,338457969,https://github.com/Fallqs/BUAA-CO-2020.git,2021-02-12 23:31:49+00:00,Explorations on MIPS CPU design,Fallqs/BUAA-CO-2020,Verilog,BUAA-CO-2020,179,4,2024-03-09 10:57:00+00:00,0
11698,334401042,https://github.com/lgc0208/electronic_organ.git,2021-01-30 11:54:16+00:00,[Verilog HDL]简易电子琴_北京邮电大学2019级信通院数字电路实验,lgc0208/electronic_organ,Verilog,electronic_organ,7,4,2024-08-31 16:09:05+00:00,0
11699,333663886,https://github.com/arjunrajasekharan/16bit-Sklansky-Adder.git,2021-01-28 06:12:36+00:00,16-bit Slansky Adder design using verilog HDL,arjunrajasekharan/16bit-Sklansky-Adder,Verilog,16bit-Sklansky-Adder,370,4,2023-05-02 14:06:59+00:00,1
11700,338102862,https://github.com/crlarsen/fp_mul.git,2021-02-11 17:37:45+00:00,Parameterized Verilog code to build a multiply circuit for all four IEEE 754 binary floating point formats.,crlarsen/fp_mul,Verilog,fp_mul,1386,4,2024-10-05 20:47:54+00:00,0
11701,333942421,https://github.com/Manarabdelaty/Fault-SPM.git,2021-01-28 20:58:54+00:00,SPM with DFT structure automatically injected by Fault,Manarabdelaty/Fault-SPM,Verilog,Fault-SPM,31768,4,2024-07-15 08:24:14+00:00,1
11702,336769886,https://github.com/RichardPar/SDRAM_Controller_Verilog.git,2021-02-07 11:29:12+00:00,This SDRAM controller is for MT48LC32M16 SDRAM. This module was designed under the assumption that the clock rate is 100MHz. ,RichardPar/SDRAM_Controller_Verilog,Verilog,SDRAM_Controller_Verilog,567,4,2023-06-12 01:30:28+00:00,1
11703,333144133,https://github.com/ain1084/serial_audio_decoder.git,2021-01-26 16:24:12+00:00,Serial audio data (I2S or Left justified) decoder,ain1084/serial_audio_decoder,Verilog,serial_audio_decoder,11,4,2023-11-27 01:04:39+00:00,2
11704,333515143,https://github.com/FarshidNooshi/CE202-Logic-Circuits-Lab.git,2021-01-27 18:00:14+00:00,Manual and Source codes of Logic Circuit Laboratory (Verilog),FarshidNooshi/CE202-Logic-Circuits-Lab,Verilog,CE202-Logic-Circuits-Lab,1243,4,2024-04-02 17:48:36+00:00,0
11705,341967655,https://github.com/OmriRaz/Kiwi-Project-Samples.git,2021-02-24 16:45:41+00:00,"Sample projects for the uLab Kiwi FPGA + ESP32, and the Kiwi Lite development boards",OmriRaz/Kiwi-Project-Samples,Verilog,Kiwi-Project-Samples,15074,4,2021-08-23 20:54:25+00:00,0
11706,337766866,https://github.com/cong258258/riscv-cpu-verilog-code.git,2021-02-10 15:30:07+00:00,大二上学期 MS108大作业，verilog实现五级流水cpu,cong258258/riscv-cpu-verilog-code,Verilog,riscv-cpu-verilog-code,175,4,2024-10-25 14:12:23+00:00,2
11707,340030163,https://github.com/KireinaHoro/vu9p-playground.git,2021-02-18 11:33:41+00:00,FPGA playground.,KireinaHoro/vu9p-playground,Verilog,vu9p-playground,103419,4,2021-05-07 09:56:13+00:00,1
11708,336360752,https://github.com/AmirAbaskohi/Hardware-implementation-of-Neural-Network-for-MNIST-using-verilog.git,2021-02-05 18:50:36+00:00,This is a hardware implementation of Neural Network for MNIST using verilog.,AmirAbaskohi/Hardware-implementation-of-Neural-Network-for-MNIST-using-verilog,Verilog,Hardware-implementation-of-Neural-Network-for-MNIST-using-verilog,12,3,2023-12-15 15:50:32+00:00,1
11709,344127915,https://github.com/teamwong111/System-Experiment-Course.git,2021-03-03 13:01:26+00:00,"89 instructions' CPU and more, It is my term project repo of System-Experiment-Course(2020-2021) in Tongji University [89条指令CPU及其他，这是我在同济大学系统实验课程（2020-2021）的大作业]",teamwong111/System-Experiment-Course,Verilog,System-Experiment-Course,310,3,2024-08-20 02:25:48+00:00,0
11710,338550460,https://github.com/hungnguyen3/Ingredient-Decoder.git,2021-02-13 10:36:09+00:00,Provide a solution for shoppers wanting to know more about the ingredients inside the things they buy.,hungnguyen3/Ingredient-Decoder,Verilog,Ingredient-Decoder,150109,3,2023-03-07 07:57:28+00:00,0
11711,343115679,https://github.com/BrainHunter/EBAZ4205_base_wo_crystal.git,2021-02-28 13:45:31+00:00,,BrainHunter/EBAZ4205_base_wo_crystal,Verilog,EBAZ4205_base_wo_crystal,502,3,2022-10-09 12:52:25+00:00,0
11712,342549030,https://github.com/khyamling/Vexriscv_Stratix10.git,2021-02-26 11:02:15+00:00,Vexriscv on Stratix10 FPGA board using HyperFlex Techniques,khyamling/Vexriscv_Stratix10,Verilog,Vexriscv_Stratix10,35179,3,2022-05-26 08:19:49+00:00,2
11713,337883877,https://github.com/rakibhn/dnn-trojan.git,2021-02-10 23:38:53+00:00,"This project uses reverse  engineering-based ML  approach for Hardware-Trojan  detection. Here, supervised  Deep Neural Network (DNN) is implemented for  detecting  whether a chip is golden (Trojan-free) or not.",rakibhn/dnn-trojan,Verilog,dnn-trojan,65005,3,2021-07-29 02:05:17+00:00,2
11714,333741808,https://github.com/lawrie/ulx3s_z80_trs80.git,2021-01-28 11:45:05+00:00,"The TRS-80 Model 1 for the Ulx3s FPGA Ecp5 board, created from the Z80 template",lawrie/ulx3s_z80_trs80,Verilog,ulx3s_z80_trs80,149,3,2023-10-11 10:07:25+00:00,1
11715,336897723,https://github.com/mfkiwl/ArmleoCPU.git,2021-02-07 21:51:00+00:00,RISC-V RV32IM compatible CPU created from scratch. Includes MMU and D/I-Caches,mfkiwl/ArmleoCPU,,ArmleoCPU,1356,3,2024-09-10 16:01:24+00:00,1
11716,337803947,https://github.com/microuzi9797/ICDesign2020.git,2021-02-10 17:43:40+00:00,NTU EE 109-1 Integrated Circuit Design,microuzi9797/ICDesign2020,Verilog,ICDesign2020,18487,3,2021-11-23 23:43:18+00:00,1
11717,334225170,https://github.com/ain1084/spdif_frame_encoder.git,2021-01-29 18:08:26+00:00,S/PDIF frame encoder.,ain1084/spdif_frame_encoder,Verilog,spdif_frame_encoder,18,3,2023-08-23 07:41:13+00:00,1
11718,333295830,https://github.com/gyx3598/AMBA_AXI_AHB_APB.git,2021-01-27 03:48:49+00:00,,gyx3598/AMBA_AXI_AHB_APB,Verilog,AMBA_AXI_AHB_APB,19176,3,2023-05-22 11:18:00+00:00,1
11719,339218630,https://github.com/meiyizheng/sound-specturm-analyzer.git,2021-02-15 22:00:21+00:00,FFT algorithm coded in Verilog. ,meiyizheng/sound-specturm-analyzer,Verilog,sound-specturm-analyzer,5,3,2024-04-29 13:45:23+00:00,0
11720,334994825,https://github.com/IObundle/iob-yolo.git,2021-02-01 15:29:50+00:00,,IObundle/iob-yolo,Verilog,iob-yolo,183165,3,2024-08-05 16:37:26+00:00,1
11721,335300862,https://github.com/chnjstyj/cache.git,2021-02-02 13:37:38+00:00,cpu的cache和cache控制器,chnjstyj/cache,Verilog,cache,13,3,2023-06-17 02:44:29+00:00,0
11722,340197369,https://github.com/MiSTer-devel/VC4000_MiSTer.git,2021-02-18 22:46:50+00:00,Interton VC4000 game console,MiSTer-devel/VC4000_MiSTer,Verilog,VC4000_MiSTer,1581,3,2022-08-28 15:44:46+00:00,1
11723,334308168,https://github.com/Mohamed-Ammar/Arithmetic_Circuits.git,2021-01-30 02:09:00+00:00,,Mohamed-Ammar/Arithmetic_Circuits,Verilog,Arithmetic_Circuits,574,3,2022-10-19 08:26:07+00:00,0
11724,336154769,https://github.com/HateHanzo/ahb2sram.git,2021-02-05 03:37:55+00:00,,HateHanzo/ahb2sram,Verilog,ahb2sram,2956,3,2023-01-18 17:19:13+00:00,0
11725,333151489,https://github.com/Kirill-Anufriev/Ethernet-1G.git,2021-01-26 16:49:37+00:00,"Example of verilog-2001 code for realization Ethernet 1G receive/transmit UDP, ICMP, IP data on Virtex6 MAC IP.",Kirill-Anufriev/Ethernet-1G,Verilog,Ethernet-1G,91,3,2024-07-01 06:45:22+00:00,4
11726,338115118,https://github.com/YoussefAbaas/Pci-Target-Device.git,2021-02-11 18:24:58+00:00,,YoussefAbaas/Pci-Target-Device,Verilog,Pci-Target-Device,716,2,2023-05-17 05:28:52+00:00,0
11727,337557917,https://github.com/GradyThompson/cpen391team11.git,2021-02-09 22:50:58+00:00,,GradyThompson/cpen391team11,Verilog,cpen391team11,96672,2,2022-09-30 06:13:24+00:00,2
11728,336290154,https://github.com/gokberkakdeniz/verilog-mips-single-cycle.git,2021-02-05 14:10:27+00:00,A MIPS-like Single Cycle CPU implementation in Verilog,gokberkakdeniz/verilog-mips-single-cycle,Verilog,verilog-mips-single-cycle,332,2,2023-03-07 11:30:28+00:00,0
11729,336660560,https://github.com/MiSTer-devel/ChannelF_MiSTer.git,2021-02-06 23:46:04+00:00,Fairchild Channel F core for MiSTer,MiSTer-devel/ChannelF_MiSTer,Verilog,ChannelF_MiSTer,1641,2,2021-11-02 10:02:30+00:00,2
11730,343260850,https://github.com/AmnesiacGarden/Digital-Signal-Processing-WithFie.git,2021-03-01 01:53:11+00:00,2014 Book matter Digital Signal Processing WithFie,AmnesiacGarden/Digital-Signal-Processing-WithFie,Verilog,Digital-Signal-Processing-WithFie,615,2,2024-06-15 02:35:25+00:00,0
11731,343465801,https://github.com/Hannah246/ELEC374.git,2021-03-01 15:34:00+00:00,,Hannah246/ELEC374,Verilog,ELEC374,44190,2,2024-02-26 14:23:34+00:00,1
11732,337779902,https://github.com/galich1/Implementation-of-a-power-supply-side-channel-attack-on-FPGA-based-neural-network.git,2021-02-10 16:17:05+00:00,"Završni rad, FER 2019",galich1/Implementation-of-a-power-supply-side-channel-attack-on-FPGA-based-neural-network,Verilog,Implementation-of-a-power-supply-side-channel-attack-on-FPGA-based-neural-network,21292,2,2023-08-29 06:17:05+00:00,1
11733,337105388,https://github.com/qinchuanhui/SJTU-CS-project.git,2021-02-08 14:38:05+00:00,"The projects of some undergraduate courses of CSE, SJTU ",qinchuanhui/SJTU-CS-project,Verilog,SJTU-CS-project,5991,2,2024-02-14 17:42:36+00:00,0
11734,337832409,https://github.com/Baldanos/ecpix5-blinky.git,2021-02-10 19:33:37+00:00,,Baldanos/ecpix5-blinky,Verilog,ecpix5-blinky,1,2,2021-03-05 16:05:33+00:00,0
11735,341057266,https://github.com/PrincetonUniversity/ILA_AXI_Protocol.git,2021-02-22 02:29:52+00:00,,PrincetonUniversity/ILA_AXI_Protocol,Verilog,ILA_AXI_Protocol,233,2,2022-05-02 01:13:27+00:00,0
11736,335720616,https://github.com/Ian2123/Verilog-Labs.git,2021-02-03 18:39:44+00:00,"This is a collection of some more complex verilog circuits including some pipelined adders, 3:8 decoder, and more ROM circuits.",Ian2123/Verilog-Labs,Verilog,Verilog-Labs,6,2,2022-05-23 04:18:05+00:00,0
11737,342970971,https://github.com/deepfinessed/VGA-Text-Mode.git,2021-02-27 22:23:11+00:00,A VGA Text Mode controller implemented in Verilog for the TinyFPGA BX board,deepfinessed/VGA-Text-Mode,Verilog,VGA-Text-Mode,22,2,2024-04-18 15:27:16+00:00,0
11738,343795931,https://github.com/teamwong111/System-Structure-Course.git,2021-03-02 14:08:19+00:00,It is my big assignment repo of System Structure Course(2020) in Tongji University,teamwong111/System-Structure-Course,Verilog,System-Structure-Course,15349,2,2023-11-13 04:01:38+00:00,0
11739,338470564,https://github.com/PassantSamirkh/RISC-V-Implementation.git,2021-02-13 01:05:34+00:00,,PassantSamirkh/RISC-V-Implementation,Verilog,RISC-V-Implementation,52,2,2022-08-03 02:54:08+00:00,0
11740,340481040,https://github.com/mayshin10/FPU.git,2021-02-19 20:23:56+00:00,"FPU(Floating Point Unit) design, following IEEE 754.",mayshin10/FPU,Verilog,FPU,3207,2,2022-10-30 18:16:25+00:00,0
11741,336082581,https://github.com/CPEN-391-TEAM-7/DE1_Computer.git,2021-02-04 21:06:39+00:00,,CPEN-391-TEAM-7/DE1_Computer,Verilog,DE1_Computer,21640,2,2024-09-05 00:54:23+00:00,0
11742,337629548,https://github.com/MmahdiM79/Smart-Home.git,2021-02-10 05:44:46+00:00,some simple modules in Verilog for a simple smart house,MmahdiM79/Smart-Home,Verilog,Smart-Home,14,2,2021-04-23 14:36:28+00:00,0
11743,334811094,https://github.com/sky-orion/Level-6-Pipeline-MIPS-Processor.git,2021-02-01 02:45:06+00:00,"数字逻辑与微型处理器设计课程设计，6级流水线mips处理器,可以进行 行列交织，卷积运算",sky-orion/Level-6-Pipeline-MIPS-Processor,Verilog,Level-6-Pipeline-MIPS-Processor,1450,2,2024-07-10 07:03:10+00:00,1
11744,338708304,https://github.com/viktor-prutyanov/fpga-ir.git,2021-02-14 01:43:45+00:00,IR receiver with UART interface,viktor-prutyanov/fpga-ir,Verilog,fpga-ir,10,2,2023-08-03 04:42:43+00:00,0
11745,337033324,https://github.com/Xiangze-Li/ThinPad_2020.git,2021-02-08 10:08:49+00:00,,Xiangze-Li/ThinPad_2020,Verilog,ThinPad_2020,13268,2,2023-10-08 03:17:51+00:00,1
11746,338782683,https://github.com/Prajjw4l/Floating-Point-ALU-32-bit.git,2021-02-14 10:47:35+00:00,"Floating Point ALU perming Addition , subtraction , division, multiplication",Prajjw4l/Floating-Point-ALU-32-bit,Verilog,Floating-Point-ALU-32-bit,171,2,2023-07-26 20:33:00+00:00,1
11747,342662919,https://github.com/Featherweight-IP/fwgpio.git,2021-02-26 18:19:06+00:00,Simple GPIO component with support for pin muxing,Featherweight-IP/fwgpio,Verilog,fwgpio,15,2,2022-03-01 07:21:03+00:00,0
11748,337154259,https://github.com/RISCuinho/LibFPGA.git,2021-02-08 17:26:43+00:00,"Minha biblioteca de módulos útil a qualquer projeto com FPGA, de PLL, Gerador de números pseudo aleatórios, controladores externos, entre outros.",RISCuinho/LibFPGA,Verilog,LibFPGA,497,2,2024-03-26 18:44:29+00:00,1
11749,338131347,https://github.com/neptuno-fpga/Arcade-DOUBLE_DRAGON_HARDWARE.git,2021-02-11 19:31:40+00:00,,neptuno-fpga/Arcade-DOUBLE_DRAGON_HARDWARE,Verilog,Arcade-DOUBLE_DRAGON_HARDWARE,6941,2,2021-10-22 22:21:38+00:00,0
11750,340302627,https://github.com/jamieiles/a5-1-wb-macro.git,2021-02-19 08:20:08+00:00,A5/1 Wishbone macro for Caravel ZeroToAsic group submission,jamieiles/a5-1-wb-macro,Verilog,a5-1-wb-macro,17874,2,2023-07-20 03:50:30+00:00,2
11751,333974016,https://github.com/fiberhood/caravel_MorphleLogic.git,2021-01-28 22:34:27+00:00,Morphle Logic Large V1.0,fiberhood/caravel_MorphleLogic,Verilog,caravel_MorphleLogic,1963942,2,2021-05-04 23:25:59+00:00,1
11752,335715576,https://github.com/Ian2123/Verilog-Assignments.git,2021-02-03 18:19:20+00:00,"This repository contains a collection of various verilog assignments I have worked on in previous classes and labs. Included are D-flipflop, MUX, FSM, ROM modules, and more.",Ian2123/Verilog-Assignments,Verilog,Verilog-Assignments,6,2,2022-05-23 04:17:58+00:00,0
11753,336203390,https://github.com/akifkartal03/CSE331-Computer-Organization.git,2021-02-05 08:00:06+00:00,,akifkartal03/CSE331-Computer-Organization,Verilog,CSE331-Computer-Organization,5282,2,2022-03-19 23:17:33+00:00,0
11754,340194764,https://github.com/abhishek2002228/RISCV-Processors.git,2021-02-18 22:32:06+00:00,,abhishek2002228/RISCV-Processors,Verilog,RISCV-Processors,668,2,2021-07-12 11:33:37+00:00,0
11755,333835478,https://github.com/Featherweight-IP/fwuart-16550.git,2021-01-28 17:36:04+00:00,UART 16550 packaged for featherweight IP,Featherweight-IP/fwuart-16550,Verilog,fwuart-16550,181,2,2022-09-12 09:19:11+00:00,0
11756,343977601,https://github.com/yuya-isaka/X-FP.git,2021-03-03 02:31:45+00:00,Exhaustive-Fingerprinting,yuya-isaka/X-FP,Verilog,X-FP,5166,2,2023-05-01 02:19:19+00:00,1
11757,338942340,https://github.com/t4rcisio/Arquivos_Verilog.git,2021-02-15 01:42:27+00:00,"Processador nano-Risc, controlaor de display, e muito mais...",t4rcisio/Arquivos_Verilog,Verilog,Arquivos_Verilog,5399,2,2022-04-16 21:36:59+00:00,0
11758,344095201,https://github.com/asurkis/circuits-labs.git,2021-03-03 10:57:09+00:00,,asurkis/circuits-labs,Verilog,circuits-labs,1900,2,2024-07-22 13:06:13+00:00,0
11759,334927970,https://github.com/jh0011/CE2003-Labs.git,2021-02-01 11:30:07+00:00,,jh0011/CE2003-Labs,Verilog,CE2003-Labs,537,2,2023-04-17 10:43:00+00:00,0
11760,341573939,https://github.com/Simon-0801/SingleCycle-CPU.git,2021-02-23 14:03:37+00:00,Single Cycle CPU / 单周期CPU,Simon-0801/SingleCycle-CPU,Verilog,SingleCycle-CPU,1217,2,2022-03-28 08:00:20+00:00,0
11761,333040521,https://github.com/HenryWInfinityX/MIPS-Pipeline-CPU.git,2021-01-26 09:54:10+00:00,54 MIPS instructions static / dynamic pipeline CPU,HenryWInfinityX/MIPS-Pipeline-CPU,Verilog,MIPS-Pipeline-CPU,50,2,2024-10-29 06:15:58+00:00,1
11762,343169963,https://github.com/teilairwin/CMPE_297-1_CourseProject.git,2021-02-28 17:38:22+00:00,Course project for CMPE 297-1.,teilairwin/CMPE_297-1_CourseProject,Verilog,CMPE_297-1_CourseProject,997,2,2021-04-10 08:03:21+00:00,0
11763,340875173,https://github.com/PassantSamirkh/RISC-V-Implementation-Piplined.git,2021-02-21 10:36:46+00:00,,PassantSamirkh/RISC-V-Implementation-Piplined,Verilog,RISC-V-Implementation-Piplined,17,2,2022-08-03 02:54:14+00:00,0
11764,337491627,https://github.com/hamzaashraf781/StopWatchVerilog.git,2021-02-09 18:01:54+00:00,This project is about to design digital stop watch using Verilog.,hamzaashraf781/StopWatchVerilog,Verilog,StopWatchVerilog,485,2,2024-10-09 14:47:00+00:00,0
11765,339214846,https://github.com/ME-IRL/VGArty.git,2021-02-15 21:41:53+00:00,VGA on the Arty A7 via serial,ME-IRL/VGArty,Verilog,VGArty,88,1,2021-03-05 16:02:16+00:00,0
11766,339132271,https://github.com/alainlou/pong.git,2021-02-15 16:10:38+00:00,"no software, no cap",alainlou/pong,Verilog,pong,83558,1,2022-06-07 12:21:34+00:00,0
11767,342442236,https://github.com/Offliners/HDLBits-writeup.git,2021-02-26 02:40:54+00:00,My writeup for HDLBits,Offliners/HDLBits-writeup,Verilog,HDLBits-writeup,2719,1,2023-08-23 15:42:53+00:00,0
11768,335936319,https://github.com/Joshua1227/kmeans-verilog.git,2021-02-04 11:41:52+00:00,,Joshua1227/kmeans-verilog,Verilog,kmeans-verilog,18,1,2022-09-26 20:56:28+00:00,0
11769,334215751,https://github.com/i-arihant/AES.git,2021-01-29 17:28:15+00:00,AES Encryption,i-arihant/AES,Verilog,AES,5,1,2021-01-29 17:30:06+00:00,0
11770,334362832,https://github.com/bind-TIAN/computer_organization_P6_Final-Version.git,2021-01-30 08:16:00+00:00,,bind-TIAN/computer_organization_P6_Final-Version,Verilog,computer_organization_P6_Final-Version,25,1,2023-09-03 03:08:36+00:00,0
11771,334918787,https://github.com/hanji91/stratus_20210201.git,2021-02-01 10:54:19+00:00,,hanji91/stratus_20210201,Verilog,stratus_20210201,20595,1,2021-04-30 05:49:04+00:00,1
11772,332943478,https://github.com/lorehndz/LorenaHernandez.git,2021-01-26 02:09:46+00:00,sistemas digitales ,lorehndz/LorenaHernandez,Verilog,LorenaHernandez,22,1,2021-04-16 04:18:38+00:00,0
11773,337482060,https://github.com/abisubramanya27/PatternMatching_Peripheral.git,2021-02-09 17:26:43+00:00,Computer Organisation Project for EE2003,abisubramanya27/PatternMatching_Peripheral,Verilog,PatternMatching_Peripheral,1017,1,2022-03-11 05:43:20+00:00,0
11774,337222448,https://github.com/Diwanga/Single-Cycle-Processor-with-Memory-Hierarchy.git,2021-02-08 22:05:48+00:00,"This is 8-bit single-cycle processor which includes an ALU, a register file and control logic with  a memory sub-system which includes Data Cache and Memory ,Instruction Cache and Memory  using Verilog HDL.",Diwanga/Single-Cycle-Processor-with-Memory-Hierarchy,Verilog,Single-Cycle-Processor-with-Memory-Hierarchy,2481,1,2021-09-16 19:46:14+00:00,0
11775,336551505,https://github.com/UART-Rockers/UART-Design-and-Verification.git,2021-02-06 14:05:46+00:00,This repository consists of all the files related to the design and verification of UART protocol. ,UART-Rockers/UART-Design-and-Verification,Verilog,UART-Design-and-Verification,305,1,2021-08-13 15:47:20+00:00,0
11776,337215536,https://github.com/ghanimmustafa/Modular-Multiplication-.git,2021-02-08 21:33:12+00:00,Implementation & verification of Modular Multiplication algorithm which is widely used in cryptography. ,ghanimmustafa/Modular-Multiplication-,Verilog,Modular-Multiplication-,2,1,2022-10-10 08:32:55+00:00,0
11777,334651706,https://github.com/UJ-SIAO/IR-Infrared--decoder-IP.git,2021-01-31 12:38:24+00:00,IR(Infrared) decoder IP,UJ-SIAO/IR-Infrared--decoder-IP,Verilog,IR-Infrared--decoder-IP,5371,1,2024-04-23 13:09:44+00:00,0
11778,336481487,https://github.com/arashsm79/mips-hdl.git,2021-02-06 07:31:02+00:00,Single-cycle and multi-cycle implementation of a subset of MIPS instruction set,arashsm79/mips-hdl,Verilog,mips-hdl,516,1,2022-01-04 05:15:43+00:00,0
11779,338065319,https://github.com/RazerKev/Computer_Arc_Section3_Group7.git,2021-02-11 15:16:32+00:00,Lab #2,RazerKev/Computer_Arc_Section3_Group7,Verilog,Computer_Arc_Section3_Group7,12781,1,2022-10-11 19:50:42+00:00,0
11780,344021857,https://github.com/PromitR99/VLSI-Deign-Internship.git,2021-03-03 06:12:45+00:00,,PromitR99/VLSI-Deign-Internship,Verilog,VLSI-Deign-Internship,71732,1,2021-10-12 16:29:08+00:00,1
11781,343563086,https://github.com/ThrudTheBarbarian/pixl.git,2021-03-01 21:32:06+00:00,"Pixl is an interface to the Atari XL to a Raspberry Pi Zero W, via an FPGA with SDRAM",ThrudTheBarbarian/pixl,Verilog,pixl,943,1,2021-03-04 03:25:59+00:00,0
11782,343273304,https://github.com/regishsu/fpga.git,2021-03-01 03:01:13+00:00,fpga projects,regishsu/fpga,Verilog,fpga,32,1,2022-07-08 16:17:20+00:00,0
11783,344247490,https://github.com/rnp5285/pipelined-mips-processor.git,2021-03-03 19:55:47+00:00,Design and implementation of MIPS based architecture instruction cycle in VHDL on Basys3 FPGA.,rnp5285/pipelined-mips-processor,Verilog,pipelined-mips-processor,35398,1,2022-04-16 21:37:38+00:00,0
11784,344583932,https://github.com/apoorv19151/ECE270_ELD.git,2021-03-04 19:18:11+00:00,This repository contains all the lab assignments done during the course ECE270-Embedded Logic Design using Verilog HDL.,apoorv19151/ECE270_ELD,Verilog,ECE270_ELD,29,1,2022-06-25 02:48:52+00:00,0
11785,334250717,https://github.com/XabierFernandez/MyVerilogProjects.git,2021-01-29 20:03:29+00:00,My projects for verilog language,XabierFernandez/MyVerilogProjects,Verilog,MyVerilogProjects,305,1,2022-11-07 19:45:56+00:00,0
11786,333537372,https://github.com/Dimonij/B1_SCFIFO.git,2021-01-27 19:30:48+00:00,,Dimonij/B1_SCFIFO,Verilog,B1_SCFIFO,432,1,2022-06-05 17:12:33+00:00,0
11787,342698292,https://github.com/amanahuja62/AHB3Lite.git,2021-02-26 20:53:04+00:00,,amanahuja62/AHB3Lite,Verilog,AHB3Lite,45,1,2024-03-29 18:14:07+00:00,0
11788,342796797,https://github.com/cz4e/Bumblebee.git,2021-02-27 07:24:29+00:00,,cz4e/Bumblebee,Verilog,Bumblebee,555,1,2023-03-08 08:51:58+00:00,0
11789,333347864,https://github.com/WenkaiTu/Verilog-MIPS-single-cycle-CPU.git,2021-01-27 08:07:35+00:00,,WenkaiTu/Verilog-MIPS-single-cycle-CPU,Verilog,Verilog-MIPS-single-cycle-CPU,339,1,2021-11-16 12:33:28+00:00,0
11790,333467676,https://github.com/Ekate-Sa/verilog-study.git,2021-01-27 15:27:47+00:00,"The repository contains some finished excercises from ""Verilog HDL: A Guide to Digital Design and Synthesis"" by Samir Palnitkar and ""Digital Design and Computer Architecture"" by David Harris and Sarah Harris.",Ekate-Sa/verilog-study,Verilog,verilog-study,92,1,2023-08-23 07:01:30+00:00,0
11791,342339168,https://github.com/jedbrooke/RISCV-CPU.git,2021-02-25 18:22:01+00:00,"Verilog implementation of RISCV soft core, Supports most of the RV32I instruction set",jedbrooke/RISCV-CPU,Verilog,RISCV-CPU,2441,1,2021-04-27 12:24:52+00:00,0
11792,339316127,https://github.com/mtootoonchi/ECE_3300L_LAB1.git,2021-02-16 07:21:56+00:00,,mtootoonchi/ECE_3300L_LAB1,Verilog,ECE_3300L_LAB1,1104,1,2021-02-22 06:37:49+00:00,0
11793,340691517,https://github.com/ursonor99/PESURV.git,2021-02-20 15:50:01+00:00,capstone project ,ursonor99/PESURV,Verilog,PESURV,542,1,2021-09-24 23:03:53+00:00,2
11794,339838402,https://github.com/efabless/caravel_fasoc.git,2021-02-17 19:48:51+00:00,,efabless/caravel_fasoc,Verilog,caravel_fasoc,265070,1,2021-10-13 20:52:22+00:00,3
11795,344174307,https://github.com/SalHe/WHUSimpleCPUForMIPS.git,2021-03-03 15:32:43+00:00,,SalHe/WHUSimpleCPUForMIPS,Verilog,WHUSimpleCPUForMIPS,8379,1,2023-01-28 10:08:21+00:00,0
11796,335349352,https://github.com/annngineer/hw_tester.git,2021-02-02 16:18:20+00:00,Hardware tester based on GRLIB library and GDB debug concept,annngineer/hw_tester,Verilog,hw_tester,26,1,2021-11-23 15:02:51+00:00,1
11797,343626180,https://github.com/YeQiao/Customizable-Hardware-Image-Filter-Processor-Base-on-Altera-FPGA.git,2021-03-02 02:53:00+00:00,,YeQiao/Customizable-Hardware-Image-Filter-Processor-Base-on-Altera-FPGA,Verilog,Customizable-Hardware-Image-Filter-Processor-Base-on-Altera-FPGA,787,1,2023-03-18 08:21:54+00:00,0
11798,334786045,https://github.com/imchristina/pipelined-mandelbrot.git,2021-02-01 00:16:25+00:00,,imchristina/pipelined-mandelbrot,Verilog,pipelined-mandelbrot,74,1,2021-06-10 18:17:02+00:00,0
11799,343420052,https://github.com/psw9808/Logic-Design.git,2021-03-01 13:08:16+00:00,,psw9808/Logic-Design,Verilog,Logic-Design,23727,1,2022-05-17 10:49:52+00:00,0
11800,343132696,https://github.com/wh201906/bitClockRecovery.git,2021-02-28 15:02:46+00:00,,wh201906/bitClockRecovery,Verilog,bitClockRecovery,58,1,2023-01-28 09:52:12+00:00,1
11801,341850301,https://github.com/Kikyoko/HS7A35.git,2021-02-24 09:42:44+00:00,基于HSEDA的7A35开发板的一些练手项目,Kikyoko/HS7A35,Verilog,HS7A35,11516,1,2024-04-12 13:11:10+00:00,0
11802,335084064,https://github.com/piotr-binkowski/atx040-soc.git,2021-02-01 21:06:05+00:00,FPGA SoC for ATX040 board,piotr-binkowski/atx040-soc,Verilog,atx040-soc,125,1,2023-10-07 15:04:51+00:00,1
11803,336285831,https://github.com/jadenliu12/Multifunctional-Clock.git,2021-02-05 13:53:36+00:00,"A clock that can tell what day is it today by making whichever slot lights up, it also have other basic features such as alarm, stopwatch and timer.",jadenliu12/Multifunctional-Clock,Verilog,Multifunctional-Clock,21891,1,2023-02-25 11:22:26+00:00,0
11804,342997744,https://github.com/racerxdl/colorlight-picorv32.git,2021-02-28 01:42:33+00:00,"Colorlight Boards (i5, hub75) with ECP5 picorv32 example",racerxdl/colorlight-picorv32,Verilog,colorlight-picorv32,27,1,2021-02-28 02:54:17+00:00,0
11805,339966445,https://github.com/ToshikiRen/Decryption-Modules.git,2021-02-18 07:13:52+00:00,"Caesar, Scytale and Zigzag decryption in Verilog",ToshikiRen/Decryption-Modules,Verilog,Decryption-Modules,264,1,2021-03-05 20:43:04+00:00,0
11806,337987531,https://github.com/narsan/HealthcareSystem.git,2021-02-11 09:50:52+00:00,Logic Circuits Lab project implemented in Verilog,narsan/HealthcareSystem,Verilog,HealthcareSystem,11,1,2021-02-11 09:52:13+00:00,0
11807,338154588,https://github.com/elecbrick/a2fomu.git,2021-02-11 21:14:11+00:00,,elecbrick/a2fomu,Verilog,a2fomu,531,1,2021-08-17 04:13:27+00:00,0
11808,339228953,https://github.com/HazemAbdo/SPI-Interface.git,2021-02-15 22:52:12+00:00,Design and implement the following components of the SPI using verilog,HazemAbdo/SPI-Interface,Verilog,SPI-Interface,724,1,2021-02-17 15:29:57+00:00,0
11809,334360514,https://github.com/bind-TIAN/computer_organization_P5_Final-Version.git,2021-01-30 08:02:27+00:00,,bind-TIAN/computer_organization_P5_Final-Version,Verilog,computer_organization_P5_Final-Version,65,1,2023-09-05 10:06:27+00:00,0
11810,334382210,https://github.com/BelmY/SDRMS-fpga-tb-eval.git,2021-01-30 10:08:41+00:00,,BelmY/SDRMS-fpga-tb-eval,Verilog,SDRMS-fpga-tb-eval,882,1,2022-03-25 00:45:13+00:00,0
11811,333769050,https://github.com/zding1016/NJU-DDPP-Experiments.git,2021-01-28 13:35:19+00:00,,zding1016/NJU-DDPP-Experiments,Verilog,NJU-DDPP-Experiments,162721,1,2021-04-28 10:48:17+00:00,0
11812,343007661,https://github.com/Harshith5299/Hardware-Acceleration-FPGA-Design-Projects.git,2021-02-28 02:58:23+00:00,,Harshith5299/Hardware-Acceleration-FPGA-Design-Projects,Verilog,Hardware-Acceleration-FPGA-Design-Projects,42494,1,2022-01-14 15:26:34+00:00,0
11813,340356329,https://github.com/kaidegit/EETreeWinter.git,2021-02-19 12:01:53+00:00,a  multiply fpga project for Step FPGA,kaidegit/EETreeWinter,Verilog,EETreeWinter,1629,1,2022-06-17 08:27:40+00:00,0
11814,344049934,https://github.com/JavadZandiyeh/AUT-LD-Lab.git,2021-03-03 08:09:52+00:00,AUT Logic Design Lab,JavadZandiyeh/AUT-LD-Lab,Verilog,AUT-LD-Lab,612,1,2023-11-04 05:25:06+00:00,0
11815,344297144,https://github.com/aledquin/xilinx-fpga-test-reg-8.git,2021-03-03 23:56:51+00:00,,aledquin/xilinx-fpga-test-reg-8,Verilog,xilinx-fpga-test-reg-8,2,1,2023-01-31 16:06:13+00:00,0
11816,340011889,https://github.com/ultimatedilip/4-bit-wallace.git,2021-02-18 10:21:02+00:00,A 4x4 wallace tree multiplier,ultimatedilip/4-bit-wallace,Verilog,4-bit-wallace,3,1,2023-05-22 12:35:10+00:00,0
11817,336729701,https://github.com/Godsavelain/HITWH_NSCSCC2021.git,2021-02-07 07:36:57+00:00,,Godsavelain/HITWH_NSCSCC2021,Verilog,HITWH_NSCSCC2021,374,1,2021-08-02 17:13:30+00:00,0
11818,334957615,https://github.com/Brayton-Han/Digital-Logic-Design.git,2021-02-01 13:24:21+00:00,Course labs,Brayton-Han/Digital-Logic-Design,Verilog,Digital-Logic-Design,5377,1,2022-01-23 08:17:36+00:00,0
11819,333494765,https://github.com/mfkiwl/multi_layer_perceptron_verilog.git,2021-01-27 16:44:37+00:00,,mfkiwl/multi_layer_perceptron_verilog,,multi_layer_perceptron_verilog,45,1,2023-04-17 22:50:50+00:00,0
11820,334746522,https://github.com/jborza/tang_metronome.git,2021-01-31 20:09:10+00:00,,jborza/tang_metronome,Verilog,tang_metronome,6,1,2021-04-29 21:57:31+00:00,0
11821,340786655,https://github.com/soahnk/Vending-Machine.git,2021-02-21 00:48:50+00:00,Code to create a vending machine using State Machine in Verilog,soahnk/Vending-Machine,Verilog,Vending-Machine,45,1,2021-07-28 06:59:58+00:00,0
11822,337622430,https://github.com/strong-Ting/ICDC_2009_grad.git,2021-02-10 05:02:55+00:00,,strong-Ting/ICDC_2009_grad,Verilog,ICDC_2009_grad,167509,1,2022-08-02 07:24:42+00:00,2
11823,337447019,https://github.com/NickSica/ECEC472.git,2021-02-09 15:21:40+00:00,,NickSica/ECEC472,Verilog,ECEC472,2654,1,2022-07-20 19:36:41+00:00,0
11824,336515606,https://github.com/greggdaug/Hermes-Lite2.git,2021-02-06 10:53:39+00:00,,greggdaug/Hermes-Lite2,Verilog,Hermes-Lite2,329997,1,2022-10-07 12:05:31+00:00,1
11825,337207827,https://github.com/Sargastico/Neko-V.git,2021-02-08 20:58:48+00:00,RISC-V 32-bit FPGA [Verilog] Processor,Sargastico/Neko-V,Verilog,Neko-V,35,1,2023-03-05 22:28:38+00:00,1
11826,341461685,https://github.com/shibatchii/Tang_Primer.git,2021-02-23 07:09:46+00:00,SiPEED Tang Primer Board RTL,shibatchii/Tang_Primer,Verilog,Tang_Primer,9,1,2021-08-05 11:59:02+00:00,0
11827,340219450,https://github.com/TingchenFu/Pipeline-CPU.git,2021-02-19 00:55:56+00:00,a multi-cycle pipeline CPU supporting for 50 commands,TingchenFu/Pipeline-CPU,Verilog,Pipeline-CPU,1427,1,2024-02-01 18:40:40+00:00,0
11828,334327771,https://github.com/haha12138138/UART-controller.git,2021-01-30 04:32:00+00:00,,haha12138138/UART-controller,Verilog,UART-controller,14,1,2021-02-07 03:39:01+00:00,0
11829,340207209,https://github.com/cynthi8/test-power.git,2021-02-18 23:42:32+00:00,A collection of VLSI design files.,cynthi8/test-power,Verilog,test-power,46090,1,2021-09-25 15:08:49+00:00,0
11830,333328266,https://github.com/SBucur/riscv.git,2021-01-27 06:40:43+00:00,"Pipelined RISC-V core made as a learning exercise in Verilog, SystemVerilog and UVM.",SBucur/riscv,Verilog,riscv,131,1,2024-05-09 23:58:17+00:00,0
11831,334357991,https://github.com/jalexnoel/4x4-to-8x8-upsample-code.git,2021-01-30 07:47:07+00:00,Supplementary File-A Systolic nxn to 2nx2n Deconvolution Architecture for Upsampling,jalexnoel/4x4-to-8x8-upsample-code,Verilog,4x4-to-8x8-upsample-code,107,1,2024-07-08 08:25:18+00:00,1
11832,343838377,https://github.com/junbao-zhou/pipeline-CPU.git,2021-03-02 16:25:40+00:00,,junbao-zhou/pipeline-CPU,Verilog,pipeline-CPU,1523,1,2023-02-08 01:38:09+00:00,0
11833,338902733,https://github.com/palnikola1996/MIPS-32-bit-pipelined-processor.git,2021-02-14 21:10:40+00:00,The following processor is hazard free processor designed in Verilog-HDL and implemented on Xilinx Artix-7 FPGA,palnikola1996/MIPS-32-bit-pipelined-processor,Verilog,MIPS-32-bit-pipelined-processor,5945,1,2023-05-07 13:07:40+00:00,0
11834,342350305,https://github.com/mr-gaurav/SIGNED-MULTIPLICATION-USING-BOOTH-ALGORITHM.git,2021-02-25 19:04:56+00:00,MULTIPLICATION OF TWO 8-BIT SIGNED NUMBER RANGE(-128 TO 127) USING BOOTH ALGORITHM,mr-gaurav/SIGNED-MULTIPLICATION-USING-BOOTH-ALGORITHM,Verilog,SIGNED-MULTIPLICATION-USING-BOOTH-ALGORITHM,7,1,2021-03-19 12:12:41+00:00,0
11835,344125698,https://github.com/teamwong111/Digital-Logic-Course.git,2021-03-03 12:53:41+00:00,It is my term project repo of Digital Logic Course(2019) in Tongji University,teamwong111/Digital-Logic-Course,Verilog,Digital-Logic-Course,512,1,2023-06-26 14:48:50+00:00,0
11836,340270871,https://github.com/EllieCh/ECE241.git,2021-02-19 05:46:32+00:00,Compilation of verilog projects done for second year digital systems course. Includes labs and a final project.,EllieCh/ECE241,,ECE241,1777,1,2024-05-14 17:26:41+00:00,0
11837,341932832,https://github.com/f380cedric/UHD4_RFNOC_OOT_IP.git,2021-02-24 14:48:42+00:00,,f380cedric/UHD4_RFNOC_OOT_IP,Verilog,UHD4_RFNOC_OOT_IP,24,1,2024-05-21 07:31:07+00:00,0
11838,342331895,https://github.com/legokor/FPGA-Utils.git,2021-02-25 17:54:56+00:00,Little modules that make life easier,legokor/FPGA-Utils,Verilog,FPGA-Utils,73,1,2021-06-07 19:11:12+00:00,0
11839,335798692,https://github.com/lemonflynn/sun-riscv.git,2021-02-04 00:58:38+00:00,This is riscv cpu written by verilog,lemonflynn/sun-riscv,Verilog,sun-riscv,145,1,2021-10-12 00:13:14+00:00,1
11840,341668270,https://github.com/brianworts/ARM-Pipeline-Processor.git,2021-02-23 19:36:07+00:00,,brianworts/ARM-Pipeline-Processor,Verilog,ARM-Pipeline-Processor,1319,1,2021-03-15 22:29:25+00:00,0
11841,338729725,https://github.com/haha12138138/Connect4.git,2021-02-14 04:37:19+00:00,,haha12138138/Connect4,Verilog,Connect4,40,1,2021-02-15 13:32:26+00:00,0
11842,341357942,https://github.com/aysencakir/BLM-102-FBU-CPU-RTL.git,2021-02-22 22:39:28+00:00,,aysencakir/BLM-102-FBU-CPU-RTL,Verilog,BLM-102-FBU-CPU-RTL,10663,1,2021-02-22 22:50:06+00:00,0
11843,334603302,https://github.com/shilinti/Asynchronous-Interface.git,2021-01-31 07:59:23+00:00,The asynchronous interface is spercifically designed for  scalable parallel datapaths. ,shilinti/Asynchronous-Interface,Verilog,Asynchronous-Interface,42,1,2021-09-13 05:06:03+00:00,0
11844,341103717,https://github.com/franknguen/my-Audio-DSP-FPGA.git,2021-02-22 06:38:48+00:00,,franknguen/my-Audio-DSP-FPGA,Verilog,my-Audio-DSP-FPGA,15906,1,2021-09-17 02:02:19+00:00,0
11845,334651123,https://github.com/HebaAliNassif/Viterbi_Decoder_in_Verilog.git,2021-01-31 12:35:27+00:00,This is a verilog implementation of the Viterbi Decoder.,HebaAliNassif/Viterbi_Decoder_in_Verilog,Verilog,Viterbi_Decoder_in_Verilog,7,1,2023-11-15 13:45:25+00:00,0
11846,333968859,https://github.com/MiSTer-devel/Arcade-DonkeyKong3_MiSTer.git,2021-01-28 22:07:22+00:00,,MiSTer-devel/Arcade-DonkeyKong3_MiSTer,Verilog,Arcade-DonkeyKong3_MiSTer,4784,1,2024-05-26 23:50:20+00:00,5
11847,337969635,https://github.com/soheil647/ARM-implementation-Verilog.git,2021-02-11 08:26:59+00:00,An implementation of ARM with custom instructions and 5 pipeline stages,soheil647/ARM-implementation-Verilog,Verilog,ARM-implementation-Verilog,6386,1,2021-03-03 07:54:35+00:00,0
11848,335811549,https://github.com/brichi15/3TB4-Labs.git,2021-02-04 02:08:58+00:00,Mechtron 3TB4 labs,brichi15/3TB4-Labs,Verilog,3TB4-Labs,66787,1,2021-04-01 14:33:55+00:00,0
11849,334613473,https://github.com/cam-n/handwritten-digits-recognition-hls.git,2021-01-31 09:02:05+00:00,Handwritten Digits Recognition Application on Python and FPGA.,cam-n/handwritten-digits-recognition-hls,Verilog,handwritten-digits-recognition-hls,3849,1,2022-07-25 12:22:37+00:00,0
11850,337171772,https://github.com/amirhossein-alizad/MIPS-MultiCycle-Implementation.git,2021-02-08 18:32:23+00:00,"Multi Cycle Implementation of MIPS processor, a project for Computer Architecture course in University of Tehran",amirhossein-alizad/MIPS-MultiCycle-Implementation,Verilog,MIPS-MultiCycle-Implementation,22,1,2022-01-03 00:36:23+00:00,0
11851,339919628,https://github.com/donlon/hbird-e200-zynq.git,2021-02-18 02:59:59+00:00,,donlon/hbird-e200-zynq,Verilog,hbird-e200-zynq,94482,1,2021-11-12 01:35:05+00:00,0
11852,341188699,https://github.com/aneeketMangal/FPGA.git,2021-02-22 12:11:57+00:00,"This repository contains my projext of digital logic design course. It is a FPGA composed of logic tiles and switch boxes. It can be used as a MUX, adder and shift register.",aneeketMangal/FPGA,Verilog,FPGA,100,1,2021-04-22 09:36:43+00:00,0
11853,342130677,https://github.com/Speedweener/EE2026-Project.git,2021-02-25 05:14:01+00:00,Verilog code for our EE2026 project,Speedweener/EE2026-Project,Verilog,EE2026-Project,7961,1,2024-06-07 12:48:46+00:00,0
11854,337500443,https://github.com/aaron-zhao-ut/ECE241-FPGA-Verilog.git,2021-02-09 18:35:31+00:00,,aaron-zhao-ut/ECE241-FPGA-Verilog,Verilog,ECE241-FPGA-Verilog,551,1,2021-11-14 03:49:31+00:00,0
11855,337035070,https://github.com/chongrufan123/VGA_tan.git,2021-02-08 10:15:22+00:00,,chongrufan123/VGA_tan,Verilog,VGA_tan,23619,1,2022-03-10 10:27:54+00:00,0
11856,343718733,https://github.com/HouHou0925/MIPS_CPU.git,2021-03-02 09:34:45+00:00,,HouHou0925/MIPS_CPU,Verilog,MIPS_CPU,3817,1,2023-05-04 02:45:16+00:00,0
11857,338205866,https://github.com/drazner/ECE-552-Single-Cycle-Processor.git,2021-02-12 02:23:27+00:00,,drazner/ECE-552-Single-Cycle-Processor,Verilog,ECE-552-Single-Cycle-Processor,33,1,2021-02-12 02:30:56+00:00,0
11858,339227852,https://github.com/sebajor/aliexpress_kintex325.git,2021-02-15 22:46:20+00:00,,sebajor/aliexpress_kintex325,Verilog,aliexpress_kintex325,37361,1,2022-07-10 21:02:57+00:00,0
11859,334357598,https://github.com/bind-TIAN/computer_organization_P5_Alpha-Version.git,2021-01-30 07:44:36+00:00,,bind-TIAN/computer_organization_P5_Alpha-Version,Verilog,computer_organization_P5_Alpha-Version,20,1,2023-09-05 00:53:32+00:00,0
11860,333218800,https://github.com/ThierryJones21/374_Labs.git,2021-01-26 21:13:09+00:00,lab code,ThierryJones21/374_Labs,Verilog,374_Labs,13348,1,2021-04-13 01:12:58+00:00,2
11861,344116330,https://github.com/axytho/FHEWHW.git,2021-03-03 12:19:17+00:00,,axytho/FHEWHW,Verilog,FHEWHW,75546,1,2022-03-23 05:38:43+00:00,0
11862,333160002,https://github.com/cooke99/8-bit-CPU.git,2021-01-26 17:19:53+00:00,Verilog code for 8 bit CPU architecture design and testbench.,cooke99/8-bit-CPU,Verilog,8-bit-CPU,34,1,2024-06-11 02:19:56+00:00,0
11863,333495117,https://github.com/mfkiwl/ORCs.git,2021-01-27 16:45:45+00:00,Open-source RISC-V Cores,mfkiwl/ORCs,Verilog,ORCs,73167,1,2024-06-14 02:16:47+00:00,1
11864,335256568,https://github.com/KINGDOMWARE/K-SYNTH.git,2021-02-02 10:51:07+00:00,FPGA SYNTH,KINGDOMWARE/K-SYNTH,Verilog,K-SYNTH,2045,1,2021-02-02 11:00:28+00:00,0
11865,337263211,https://github.com/lolusy/IC_Project1_VT1.git,2021-02-09 01:53:50+00:00,"HDL implemention of martrix multiplication between A and x, both of them are 7-bits unsigned data. ",lolusy/IC_Project1_VT1,Verilog,IC_Project1_VT1,12,1,2021-02-24 03:47:26+00:00,1
11866,333117174,https://github.com/donayam1/RISC-V.git,2021-01-26 14:51:43+00:00,RISC-V processor implementation on Artix-7 35T Arty FPGA Evaluation Kit,donayam1/RISC-V,Verilog,RISC-V,326,1,2022-05-29 19:50:54+00:00,0
11867,333696165,https://github.com/Qingchuan-Ma/HDLBits.git,2021-01-28 08:37:05+00:00,HDLBits solutions and A spyder,Qingchuan-Ma/HDLBits,Verilog,HDLBits,35,1,2021-10-30 11:41:02+00:00,0
11868,343905928,https://github.com/skumlos/bkm-68x-fpga.git,2021-03-02 20:37:28+00:00,BKM-68X FPGA re-implementation,skumlos/bkm-68x-fpga,Verilog,bkm-68x-fpga,72,1,2022-06-10 10:27:19+00:00,1
11869,342356401,https://github.com/MrQubo/tricpu.git,2021-02-25 19:29:13+00:00,,MrQubo/tricpu,Verilog,tricpu,332,1,2022-11-17 19:40:28+00:00,0
11870,336400090,https://github.com/J-Johnson-Git/Digital_Systems.git,2021-02-05 22:06:39+00:00,Digital Systems projects using Xilinx Zynq SoC,J-Johnson-Git/Digital_Systems,Verilog,Digital_Systems,101,1,2023-04-12 10:12:03+00:00,0
11871,343440022,https://github.com/realtimeradio/wr-cores-Quabo.git,2021-03-01 14:13:38+00:00,,realtimeradio/wr-cores-Quabo,,wr-cores-Quabo,38330,1,2022-03-23 13:33:22+00:00,0
11872,334562779,https://github.com/liyown/verilog-electronic-clock-course.git,2021-01-31 03:19:01+00:00,,liyown/verilog-electronic-clock-course,Verilog,verilog-electronic-clock-course,19,1,2024-03-27 12:10:28+00:00,0
11873,333854692,https://github.com/alakh125/DP-FPGA-Project.git,2021-01-28 18:43:36+00:00,"Personal project with the intention to implement Dynamic Programming concepts in digital hardware. Used the n-th Fibonacci number calculation problem. Includes Pseudocode for reduced memory CS implementation of DP algorithm in Java, and developed code for low memory and high speed implementation in Verilog ",alakh125/DP-FPGA-Project,Verilog,DP-FPGA-Project,69,1,2022-08-30 17:57:13+00:00,0
11874,337311072,https://github.com/Adithya-S-Bhat/Barrel-Shifter-16-bit-Using-Verilog.git,2021-02-09 06:16:48+00:00,16-bit Barrel Shifter written in Verilog,Adithya-S-Bhat/Barrel-Shifter-16-bit-Using-Verilog,Verilog,Barrel-Shifter-16-bit-Using-Verilog,508,1,2021-11-20 05:49:00+00:00,0
11875,338221539,https://github.com/qiufengtiger/FPGA-chip-design.git,2021-02-12 04:14:03+00:00,CMU Spring 2021 18725 Cozy-Fabric FPGA Project,qiufengtiger/FPGA-chip-design,Verilog,FPGA-chip-design,160,1,2022-05-24 08:44:19+00:00,0
11876,339336674,https://github.com/tommythorn/0toasic.git,2021-02-16 08:51:13+00:00,Stuff I did for Matt Venn's Zero-to-ASIC course,tommythorn/0toasic,Verilog,0toasic,14,1,2022-03-17 19:20:18+00:00,0
11877,340432902,https://github.com/mattvenn/wrapped_frequency_counter.git,2021-02-19 16:53:02+00:00,,mattvenn/wrapped_frequency_counter,Verilog,wrapped_frequency_counter,8060,1,2022-03-17 00:17:05+00:00,1
11878,343069053,https://github.com/omerkarslioglu/Image_Rotation_Verilog_Code_Converted_From_Matlab.git,2021-02-28 09:45:44+00:00,,omerkarslioglu/Image_Rotation_Verilog_Code_Converted_From_Matlab,Verilog,Image_Rotation_Verilog_Code_Converted_From_Matlab,1683,1,2023-07-20 06:35:51+00:00,0
11879,341050694,https://github.com/nulface/tiny-fpga-bx-74hc595-8x8-dot-matrix-display.git,2021-02-22 01:54:44+00:00,Controlling a pair of 74hc595 to control a 8x8 dot matrix display,nulface/tiny-fpga-bx-74hc595-8x8-dot-matrix-display,Verilog,tiny-fpga-bx-74hc595-8x8-dot-matrix-display,13,1,2024-04-17 06:55:33+00:00,0
11880,343718107,https://github.com/tolikttaaa/circuit_design_labs.git,2021-03-02 09:32:38+00:00,,tolikttaaa/circuit_design_labs,Verilog,circuit_design_labs,3471,1,2021-05-19 18:25:22+00:00,0
11881,343159442,https://github.com/rakesh208/TLC.git,2021-02-28 16:54:42+00:00,TRAFFIC LIGHT CONTROLLER,rakesh208/TLC,Verilog,TLC,2,1,2021-05-19 15:53:51+00:00,0
11882,344179664,https://github.com/ddribin/go-board-tutorials.git,2021-03-03 15:50:38+00:00,Tutorial projects for the Nandland Go Board.,ddribin/go-board-tutorials,Verilog,go-board-tutorials,172,1,2023-05-28 20:29:58+00:00,0
11883,335868176,https://github.com/Maginal336/verilog-AES-encryption-decryption-128bit.git,2021-02-04 07:01:54+00:00,,Maginal336/verilog-AES-encryption-decryption-128bit,Verilog,verilog-AES-encryption-decryption-128bit,56,1,2021-03-03 06:00:52+00:00,1
11884,334721264,https://github.com/theapi/beneater_fpga.git,2021-01-31 18:00:32+00:00,,theapi/beneater_fpga,Verilog,beneater_fpga,1070,1,2022-01-18 12:51:07+00:00,0
11885,334532687,https://github.com/Featherweight-IP/fwspi-memio.git,2021-01-30 23:22:46+00:00,Read-only memory interface to spi flash devices,Featherweight-IP/fwspi-memio,Verilog,fwspi-memio,12,1,2022-07-19 12:32:21+00:00,0
11886,333660693,https://github.com/Bowenzbw/Reaction-Timer.git,2021-01-28 05:56:38+00:00,,Bowenzbw/Reaction-Timer,Verilog,Reaction-Timer,11,1,2023-08-02 12:31:29+00:00,0
11887,338297597,https://github.com/yusufaakgul/Mips32Processor.git,2021-02-12 11:19:25+00:00,"Processor Design mips32, with extra instructions",yusufaakgul/Mips32Processor,Verilog,Mips32Processor,734,1,2023-10-13 18:51:24+00:00,0
11888,334062216,https://github.com/jasonzzzzzzz/Network-on-Chip-Router-RTL.git,2021-01-29 06:50:44+00:00,,jasonzzzzzzz/Network-on-Chip-Router-RTL,Verilog,Network-on-Chip-Router-RTL,224,1,2024-05-22 08:13:58+00:00,1
11889,346151420,https://github.com/google/CFU-Playground.git,2021-03-09 21:38:18+00:00,"Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM).    . . . . .   Online tutorial: https://google.github.io/CFU-Playground/   For reference docs, see the link below.",google/CFU-Playground,Verilog,CFU-Playground,41642,468,2024-10-25 11:04:28+00:00,119
11890,347701888,https://github.com/danfoisy/vdatp.git,2021-03-14 17:15:20+00:00,Volumetric Display using an Acoustically Trapped Particle,danfoisy/vdatp,Verilog,vdatp,25760,445,2024-10-21 06:52:14+00:00,47
11891,354876752,https://github.com/efabless/caravel_user_project.git,2021-04-05 15:14:33+00:00,https://caravel-user-project.readthedocs.io,efabless/caravel_user_project,Verilog,caravel_user_project,305985,183,2024-10-25 03:14:01+00:00,329
11892,346750536,https://github.com/YosysHQ/riscv-formal.git,2021-03-11 15:36:23+00:00,RISC-V Formal Verification Framework,YosysHQ/riscv-formal,Verilog,riscv-formal,1158,102,2024-10-25 16:07:23+00:00,24
11893,346944073,https://github.com/compsec-snu/difuzz-rtl.git,2021-03-12 05:00:23+00:00,,compsec-snu/difuzz-rtl,Verilog,difuzz-rtl,10527,73,2024-10-28 08:13:42+00:00,18
11894,354461530,https://github.com/redlightASl/Notes.git,2021-04-04 05:12:58+00:00,,redlightASl/Notes,Verilog,Notes,234410,64,2024-10-23 09:12:17+00:00,8
11895,347530538,https://github.com/FourPhonon/FourPhonon.git,2021-03-14 02:57:12+00:00,An extension module to ShengBTE for computing four-phonon scattering rates and thermal conductivity,FourPhonon/FourPhonon,Verilog,FourPhonon,12234,61,2024-10-26 01:20:04+00:00,17
11896,354584424,https://github.com/VeriGOOD-ML/public.git,2021-04-04 15:53:20+00:00,,VeriGOOD-ML/public,Verilog,public,505522,51,2024-10-25 17:33:48+00:00,11
11897,345641662,https://github.com/buttercutter/DDR.git,2021-03-08 12:02:35+00:00,A simple DDR3 memory controller,buttercutter/DDR,Verilog,DDR,570,51,2024-10-29 07:29:07+00:00,10
11898,353625306,https://github.com/antmicro/nvme-verilog-pcie.git,2021-04-01 08:13:34+00:00,,antmicro/nvme-verilog-pcie,Verilog,nvme-verilog-pcie,979,45,2024-10-25 04:57:26+00:00,16
11899,353376933,https://github.com/olofk/subservient.git,2021-03-31 14:02:56+00:00,Small SERV-based SoC primarily for OpenMPW tapeout,olofk/subservient,Verilog,subservient,190,35,2024-09-29 16:06:26+00:00,10
11900,349281385,https://github.com/FPGA-Networking/HyperParser.git,2021-03-19 02:50:10+00:00,,FPGA-Networking/HyperParser,Verilog,HyperParser,365,29,2024-10-21 01:21:10+00:00,10
11901,347700711,https://github.com/teekamkhandelwal/asynchronous_fifo.git,2021-03-14 17:10:41+00:00,Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.,teekamkhandelwal/asynchronous_fifo,Verilog,asynchronous_fifo,38,29,2024-10-13 22:10:15+00:00,6
11902,347888468,https://github.com/xiesicong/fpga_sobel_ov5640_hdmi.git,2021-03-15 08:20:14+00:00,fpga跑sobel识别算法,xiesicong/fpga_sobel_ov5640_hdmi,Verilog,fpga_sobel_ov5640_hdmi,48176,26,2024-09-18 10:50:40+00:00,6
11903,351665304,https://github.com/Alpha-Girl/USTC_CA_labs.git,2021-03-26 04:50:10+00:00,USTC_CA_2021Spring 中科大 计算机体系结构,Alpha-Girl/USTC_CA_labs,Verilog,USTC_CA_labs,82382,22,2024-09-10 12:13:48+00:00,6
11904,349337612,https://github.com/tishi43/h264_decoder.git,2021-03-19 07:31:21+00:00,,tishi43/h264_decoder,Verilog,h264_decoder,951,21,2023-12-12 15:57:17+00:00,9
11905,355421680,https://github.com/jeremysee2/Lichee-Tang-Tutorial.git,2021-04-07 05:22:37+00:00,,jeremysee2/Lichee-Tang-Tutorial,Verilog,Lichee-Tang-Tutorial,27348,20,2024-07-04 11:01:47+00:00,6
11906,348202437,https://github.com/himanshu5-prog/vortexGPU.git,2021-03-16 03:32:30+00:00,,himanshu5-prog/vortexGPU,Verilog,vortexGPU,216975,19,2024-08-21 02:43:07+00:00,7
11907,345434763,https://github.com/hakan-demirli/PID-FPGA.git,2021-03-07 19:30:39+00:00,PID controller on an FPGA with custom RS232 addressing protocol.,hakan-demirli/PID-FPGA,Verilog,PID-FPGA,3318,18,2024-10-13 13:37:35+00:00,2
11908,347886816,https://github.com/xiesicong/fpga_eth_dual_ov5640.git,2021-03-15 08:13:57+00:00,fpga读取摄像头数据上传到上位机，720P@60Hz,xiesicong/fpga_eth_dual_ov5640,Verilog,fpga_eth_dual_ov5640,48393,17,2024-09-18 07:56:32+00:00,1
11909,344955932,https://github.com/Jefferson-Lopes/FFT.git,2021-03-05 23:02:34+00:00,FFT algorithm for fpga,Jefferson-Lopes/FFT,Verilog,FFT,182677,16,2024-09-23 08:55:40+00:00,3
11910,350644488,https://github.com/RPTU-EIS/upec-boom-verification-suite.git,2021-03-23 09:02:49+00:00,This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks based on the Unique Program Execution Checking (UPEC) approach.,RPTU-EIS/upec-boom-verification-suite,Verilog,upec-boom-verification-suite,5591,15,2024-08-02 15:34:46+00:00,2
11911,346458392,https://github.com/antmicro/openssd-nvme.git,2021-03-10 18:47:39+00:00,,antmicro/openssd-nvme,Verilog,openssd-nvme,281,13,2024-08-25 14:57:06+00:00,8
11912,354515800,https://github.com/KoroB14/DVP_to_FT.git,2021-04-04 10:32:19+00:00,Streaming video over USB using FT232H and Cyclone IV FPGA.,KoroB14/DVP_to_FT,Verilog,DVP_to_FT,43,12,2024-03-17 04:54:24+00:00,2
11913,345311561,https://github.com/fjpolo/CourseraFPGADesignforEmbeddedSystemsSpecialization.git,2021-03-07 09:59:46+00:00,"Projects and labs from the courses dictated in https://www.coursera.org/specializations/fpga-design. Projects are sometimes simulated, and implemented in either a MAX10-Lite or an Arrow MAX1000 board.-",fjpolo/CourseraFPGADesignforEmbeddedSystemsSpecialization,Verilog,CourseraFPGADesignforEmbeddedSystemsSpecialization,98837,12,2024-10-04 05:45:21+00:00,3
11914,355575905,https://github.com/AIC2021/AIC2021_TPU_Template.git,2021-04-07 14:30:32+00:00,Template for project1 TPU,AIC2021/AIC2021_TPU_Template,Verilog,AIC2021_TPU_Template,169,11,2024-04-23 02:51:15+00:00,21
11915,349896469,https://github.com/vsdip/avsddac_3v3_sky130_v1.git,2021-03-21 04:04:36+00:00,,vsdip/avsddac_3v3_sky130_v1,Verilog,avsddac_3v3_sky130_v1,19993,11,2024-10-27 11:29:29+00:00,5
11916,351259814,https://github.com/eldrickm/wakey_wakey.git,2021-03-25 00:16:56+00:00,EE 272B - VLSI Design Project,eldrickm/wakey_wakey,Verilog,wakey_wakey,430853,10,2024-08-12 08:38:25+00:00,4
11917,353665228,https://github.com/Kyp069/zx48.git,2021-04-01 10:42:40+00:00,"zx48, a Sinclair ZX Spectrum 48K FPGA implementation",Kyp069/zx48,Verilog,zx48,244,10,2024-07-07 13:28:42+00:00,5
11918,347316771,https://github.com/Staok/HDL-FPGA-study-and-norms.git,2021-03-13 08:37:01+00:00,HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。,Staok/HDL-FPGA-study-and-norms,Verilog,HDL-FPGA-study-and-norms,361377,9,2024-07-20 14:29:06+00:00,2
11919,351031249,https://github.com/tharunchitipolu/Multi-operations-toolbox-with-baugh-wooley-multiplier.git,2021-03-24 10:08:09+00:00,"Given A and B are 64-bit inputs. With two selection lines s1 and s0 to perform the operations, A+B, A-B, AB, C+AB using  Baugh Wooley multiplier",tharunchitipolu/Multi-operations-toolbox-with-baugh-wooley-multiplier,Verilog,Multi-operations-toolbox-with-baugh-wooley-multiplier,54,9,2024-04-19 16:39:21+00:00,1
11920,347889048,https://github.com/xiesicong/pcie_x2.git,2021-03-15 08:22:24+00:00,fpga  PCIE测速，采用riffa架构,xiesicong/pcie_x2,Verilog,pcie_x2,20602,9,2024-08-11 17:32:55+00:00,5
11921,354388156,https://github.com/Otter-IO/GPS-Synchronized-Clock.git,2021-04-03 20:29:50+00:00,FPGA Based GPS Synchronized Clock,Otter-IO/GPS-Synchronized-Clock,Verilog,GPS-Synchronized-Clock,7141,8,2024-09-19 17:35:00+00:00,2
11922,347885499,https://github.com/xiesicong/fpga_dual_cam_lcd.git,2021-03-15 08:09:10+00:00,fpga双目摄像头采集,xiesicong/fpga_dual_cam_lcd,Verilog,fpga_dual_cam_lcd,33571,8,2024-08-05 14:04:26+00:00,3
11923,350721015,https://github.com/anupam-io/ES203-COA-CNN.git,2021-03-23 13:22:16+00:00,ES-203 Computer Organization & Architecture CNN on FPGA board,anupam-io/ES203-COA-CNN,Verilog,ES203-COA-CNN,16868,8,2024-09-28 11:18:36+00:00,8
11924,350571175,https://github.com/MiSTer-devel/Arcade-MrDo_MiSTer.git,2021-03-23 03:46:24+00:00,Mr. Do! Universal 1982,MiSTer-devel/Arcade-MrDo_MiSTer,Verilog,Arcade-MrDo_MiSTer,11726,7,2024-05-31 11:07:20+00:00,4
11925,353526458,https://github.com/sushi-aa/hw2vec.git,2021-04-01 00:28:26+00:00,Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans,sushi-aa/hw2vec,,hw2vec,150239,7,2024-10-26 17:06:45+00:00,0
11926,355483272,https://github.com/samarth1612/VLIW-Architecture.git,2021-04-07 09:17:41+00:00,Simulation of a 32-bit 5-stage pipelined VLIW processor with an assembly file as input and track the processor register file's updating it constantly.,samarth1612/VLIW-Architecture,Verilog,VLIW-Architecture,31708,7,2022-04-20 13:48:30+00:00,0
11927,347318459,https://github.com/surangamh/synchronous-fifo.git,2021-03-13 08:45:42+00:00,Synchronous FIFO verilog code and testbench,surangamh/synchronous-fifo,Verilog,synchronous-fifo,1,7,2024-10-09 08:19:08+00:00,3
11928,354607361,https://github.com/Kyp069/zx48-MiSTer.git,2021-04-04 17:37:53+00:00,ZX Spectrum 48K FPGA implementation for Mister boards,Kyp069/zx48-MiSTer,Verilog,zx48-MiSTer,5234,7,2024-07-07 13:31:16+00:00,5
11929,352355214,https://github.com/shelljane/HEAM.git,2021-03-28 14:45:11+00:00,HEAM: High-Efficiency Approximate Multiplier Optimization for Deep Neural Network Accelerators,shelljane/HEAM,Verilog,HEAM,58,7,2023-09-29 14:27:27+00:00,3
11930,350597885,https://github.com/Oscarkai9139/AIC2021-TPU.git,2021-03-23 06:05:24+00:00,,Oscarkai9139/AIC2021-TPU,Verilog,AIC2021-TPU,169,6,2024-05-15 06:54:38+00:00,3
11931,354626180,https://github.com/jingkaih/FPGA-digit-recognition.git,2021-04-04 19:11:03+00:00,This is simply a binary neural network implemented on FPGA. The one and only functionality of this crap is to recognize handwritten digit and hopefully display the correct guess.,jingkaih/FPGA-digit-recognition,Verilog,FPGA-digit-recognition,14650,6,2023-07-19 15:06:35+00:00,3
11932,355316632,https://github.com/mcjtag/v8b10b.git,2021-04-06 20:07:29+00:00,Verilog 8b10b encoder/decoder,mcjtag/v8b10b,Verilog,v8b10b,4,6,2024-08-30 00:46:59+00:00,5
11933,351214230,https://github.com/Ankit-kumar65/Elevator-Control-System-using-Verilog.git,2021-03-24 20:27:54+00:00,Elevator Controller for 60 floors building using Verilog code,Ankit-kumar65/Elevator-Control-System-using-Verilog,Verilog,Elevator-Control-System-using-Verilog,52,6,2024-10-02 12:05:55+00:00,2
11934,346058415,https://github.com/Netnod/md5.git,2021-03-09 15:46:17+00:00,MD5 core written in Verilog,Netnod/md5,Verilog,md5,17,6,2024-03-20 09:14:56+00:00,3
11935,356209734,https://github.com/surangamh/trafficgen.git,2021-04-09 09:14:48+00:00,AXI-4 stream traffic generator with configurable word size,surangamh/trafficgen,Verilog,trafficgen,39,6,2024-07-11 01:38:53+00:00,0
11936,352566753,https://github.com/Sea-n/NCTU-109A-DLab.git,2021-03-29 08:17:51+00:00,109 Autumn - Digital Circuit Lab,Sea-n/NCTU-109A-DLab,Verilog,NCTU-109A-DLab,132,6,2024-10-20 07:27:34+00:00,0
11937,348939125,https://github.com/sai-kaushik-s/VLIW-Architecture.git,2021-03-18 04:20:19+00:00,A Python - Verilog combination that simulates the working of a 32-bit 5-stage pipelined VLIW processor from input assembly code while monitoring the updates in the processor register file.,sai-kaushik-s/VLIW-Architecture,Verilog,VLIW-Architecture,31710,6,2024-08-09 05:56:57+00:00,0
11938,345086658,https://github.com/electronicayciencia/fpga-learn.git,2021-03-06 12:19:32+00:00,First experiments in FPGA world.,electronicayciencia/fpga-learn,Verilog,fpga-learn,313,5,2024-08-21 18:53:47+00:00,1
11939,350275455,https://github.com/adithyasunil26/Carry-Lookahead-Adder.git,2021-03-22 09:04:15+00:00,"4-bit Carry Lookahead Adder - RTL implementation in Verilog, SPICE netlist and MAGIC layouts",adithyasunil26/Carry-Lookahead-Adder,Verilog,Carry-Lookahead-Adder,8188,5,2024-03-18 19:18:11+00:00,1
11940,355238752,https://github.com/BobAnkh/THUEE_DLP.git,2021-04-06 15:26:53+00:00,THUEE Course: Experiments of Digital Logic and Processor,BobAnkh/THUEE_DLP,Verilog,THUEE_DLP,16220,5,2024-06-10 14:28:31+00:00,0
11941,349901975,https://github.com/vsdip/avsdbgp_3v3_sky130_v2.git,2021-03-21 04:44:59+00:00,,vsdip/avsdbgp_3v3_sky130_v2,Verilog,avsdbgp_3v3_sky130_v2,37665,5,2022-12-08 08:12:48+00:00,6
11942,348762564,https://github.com/mcjtag/axis_usbd.git,2021-03-17 15:38:17+00:00,AXI-Stream USB 2.0 HS Device Bridge (Verilog),mcjtag/axis_usbd,Verilog,axis_usbd,59,5,2024-03-12 17:40:55+00:00,5
11943,347887638,https://github.com/xiesicong/fpga_gtx_ibert.git,2021-03-15 08:16:53+00:00,FPGA光纤通信,xiesicong/fpga_gtx_ibert,Verilog,fpga_gtx_ibert,13318,5,2024-07-11 12:40:57+00:00,0
11944,348102846,https://github.com/PrincetonUniversity/ILA_Rocket.git,2021-03-15 19:48:01+00:00,,PrincetonUniversity/ILA_Rocket,Verilog,ILA_Rocket,127,5,2024-04-22 18:37:23+00:00,1
11945,356183390,https://github.com/rvboards/X-Core.git,2021-04-09 07:47:33+00:00,in-order 5 stages RV32 core,rvboards/X-Core,Verilog,X-Core,943,5,2023-10-22 00:40:30+00:00,1
11946,353747687,https://github.com/Infineon/sx3_hdmi_1080p.git,2021-04-01 15:38:53+00:00,FPGA project source code to interface HDMI Receiver with SX3 without frame buffer implementation to support video resolutions of up to 1080p 60fps.,Infineon/sx3_hdmi_1080p,Verilog,sx3_hdmi_1080p,1474,5,2024-09-03 15:56:27+00:00,1
11947,351312653,https://github.com/fhrgithub/FPGA.git,2021-03-25 04:52:14+00:00,,fhrgithub/FPGA,Verilog,FPGA,435,4,2024-05-02 09:18:36+00:00,1
11948,352375942,https://github.com/sharc-lab/MeLoPPR.git,2021-03-28 16:11:36+00:00,,sharc-lab/MeLoPPR,Verilog,MeLoPPR,5885,4,2023-01-30 13:41:40+00:00,3
11949,354001699,https://github.com/strong-Ting/VerilogBoyDE2-115.git,2021-04-02 11:41:50+00:00,Gameboy compatible architecture implement on fpga,strong-Ting/VerilogBoyDE2-115,Verilog,VerilogBoyDE2-115,57241,4,2024-08-09 14:52:52+00:00,0
11950,351484260,https://github.com/salsina/Computer-Aided-Design-CA2-Phase2.git,2021-03-25 15:24:44+00:00,Hardware implementation of a Multi-Layer Perceptron (MLP) Neural Network,salsina/Computer-Aided-Design-CA2-Phase2,Verilog,Computer-Aided-Design-CA2-Phase2,1431,4,2024-04-01 13:01:41+00:00,0
11951,348816923,https://github.com/bingsen0806/EE2026.git,2021-03-17 18:45:30+00:00,A Sound and Sight Entertainment System (SSES) implemented on Basys3 FPGA Board,bingsen0806/EE2026,Verilog,EE2026,826,4,2024-05-30 14:28:06+00:00,0
11952,347631737,https://github.com/jibanhuanan/ISA-to-ExoKernel.git,2021-03-14 12:33:06+00:00,exokernel Operate System、Only deal with system security and surveillance termination agreements,jibanhuanan/ISA-to-ExoKernel,Verilog,ISA-to-ExoKernel,23,4,2023-01-15 23:19:22+00:00,0
11953,346743495,https://github.com/KUL-CA-Exercise/CA_Exercise.git,2021-03-11 15:12:57+00:00,,KUL-CA-Exercise/CA_Exercise,Verilog,CA_Exercise,3162,4,2024-06-12 17:10:12+00:00,42
11954,349849666,https://github.com/cynthi8/GNNUnlock.git,2021-03-20 22:36:24+00:00,Reproduction of https://github.com/DfX-NYUAD/GNNUnlock,cynthi8/GNNUnlock,Verilog,GNNUnlock,187051,4,2024-01-09 11:04:54+00:00,0
11955,348810045,https://github.com/dieruiqu/Tanh-x-Verilog.git,2021-03-17 18:20:08+00:00,Implementation of hyperbolic tangent in verilog for Intel FPGA's,dieruiqu/Tanh-x-Verilog,Verilog,Tanh-x-Verilog,12134,4,2024-08-20 08:21:04+00:00,0
11956,348233276,https://github.com/ForeverTime20/Computer_Architecture.git,2021-03-16 06:07:08+00:00,"Labs of Computer Architecture in 2021 Spring, USTC",ForeverTime20/Computer_Architecture,Verilog,Computer_Architecture,6961,4,2023-05-05 09:16:50+00:00,0
11957,349925685,https://github.com/Aesopd/NJU2020-Digital-circuit-and-digital-system-experiment.git,2021-03-21 07:13:18+00:00,南京大学2020年数字电路与数字系统实验,Aesopd/NJU2020-Digital-circuit-and-digital-system-experiment,Verilog,NJU2020-Digital-circuit-and-digital-system-experiment,134196,4,2024-09-04 16:42:12+00:00,2
11958,353566388,https://github.com/camrbuss/gol-ice40-hub75.git,2021-04-01 03:54:26+00:00,Learning experience - Conway's Game of Life implemented in Verilog on a ICE40 with a Hub75 LED Panel,camrbuss/gol-ice40-hub75,Verilog,gol-ice40-hub75,10924,4,2022-04-17 17:51:38+00:00,0
11959,346622183,https://github.com/CharlieQYQ/BUPT-DigitalCircuitExperiment.git,2021-03-11 07:57:16+00:00,北邮信通院19届数电课程实验代码,CharlieQYQ/BUPT-DigitalCircuitExperiment,Verilog,BUPT-DigitalCircuitExperiment,52311,4,2024-03-19 09:37:24+00:00,0
11960,355462423,https://github.com/klasnordmark/chip_integration_test.git,2021-04-07 08:05:55+00:00,,klasnordmark/chip_integration_test,Verilog,chip_integration_test,228,4,2022-03-21 17:00:34+00:00,1
11961,348776843,https://github.com/shalan/SoCBUS.git,2021-03-17 16:24:44+00:00,Set of HDL modules to construct SoC buses,shalan/SoCBUS,Verilog,SoCBUS,146,4,2024-09-23 18:12:32+00:00,1
11962,354711378,https://github.com/he-actlab/AxBench_old.git,2021-04-05 03:59:55+00:00,,he-actlab/AxBench_old,Verilog,AxBench_old,5274,4,2024-02-18 02:35:17+00:00,0
11963,352670680,https://github.com/thomson008/microprocessor-rc.git,2021-03-29 14:22:04+00:00,"Verilog project of a simple microprocessor with peripherals such as mouse, VGA display and IR transmitter. Can be run on Xilinx Basys 3 FPGA board with an additional IR module in order to control a RC car.",thomson008/microprocessor-rc,Verilog,microprocessor-rc,128,4,2024-09-19 11:37:23+00:00,1
11964,346058844,https://github.com/Netnod/rosc_entropy.git,2021-03-09 15:47:46+00:00,Ring oscillator core written in Verilog.  Forked from https://git.cryptech.is/rng/rosc_entropy.git/,Netnod/rosc_entropy,Verilog,rosc_entropy,12,4,2024-10-03 15:16:18+00:00,0
11965,344702081,https://github.com/deokhk/CSED311.git,2021-03-05 05:14:29+00:00,Postech CSED311 2021 spring,deokhk/CSED311,Verilog,CSED311,3424,3,2023-05-17 19:45:55+00:00,0
11966,353747506,https://github.com/Infineon/sx3_hdmi_4k_framebuffer.git,2021-04-01 15:38:20+00:00,FPGA project source code to interface HDMI Receiver with SX3 with DDR based frame buffer implementation to support resolutions of up to 4K 30fps.,Infineon/sx3_hdmi_4k_framebuffer,Verilog,sx3_hdmi_4k_framebuffer,5248,3,2024-09-28 03:51:33+00:00,1
11967,346944202,https://github.com/Alan-Tony/RISC-V-Datapath-and-Control.git,2021-03-12 05:00:54+00:00,A basic ALU and ALU Control Unit Implementation using Verilog,Alan-Tony/RISC-V-Datapath-and-Control,Verilog,RISC-V-Datapath-and-Control,881,3,2024-04-21 17:01:15+00:00,0
11968,345963466,https://github.com/lanxiang1234/single_cpu.git,2021-03-09 10:10:49+00:00,实现 minisys-cpu,lanxiang1234/single_cpu,Verilog,single_cpu,16,3,2023-09-02 06:54:10+00:00,1
11969,356027713,https://github.com/sina-negarandeh/arm-processor.git,2021-04-08 19:34:40+00:00,A simple implementation of an ARM-based processor.,sina-negarandeh/arm-processor,Verilog,arm-processor,3041,3,2022-11-09 08:19:11+00:00,0
11970,348317442,https://github.com/MiSTer-devel/Arcade-VBall_MiSTer.git,2021-03-16 11:14:00+00:00,This is a port of V'Ball for MiSTer FPGA,MiSTer-devel/Arcade-VBall_MiSTer,Verilog,Arcade-VBall_MiSTer,11272,3,2024-06-08 16:59:33+00:00,6
11971,346342006,https://github.com/mohammadrezaabdi/AZ_DSD_SOURCE_2021.git,2021-03-10 12:04:23+00:00,the source for digital system design lab (40203) spring 2021,mohammadrezaabdi/AZ_DSD_SOURCE_2021,Verilog,AZ_DSD_SOURCE_2021,18890,3,2021-08-14 06:34:29+00:00,1
11972,353585269,https://github.com/Sea-n/NCTU-109B-Comp-Org.git,2021-04-01 05:31:35+00:00,NCTU 109 Spring - Computer Organization,Sea-n/NCTU-109B-Comp-Org,Verilog,NCTU-109B-Comp-Org,12924,3,2023-11-03 00:58:14+00:00,1
11973,350575725,https://github.com/zwm/8051.git,2021-03-23 04:11:40+00:00,,zwm/8051,Verilog,8051,2133,3,2024-08-08 05:35:59+00:00,0
11974,350412095,https://github.com/97anand/cdc_pulse_synchronizer_toggle.git,2021-03-22 16:24:07+00:00,This is a sample circuit for sampling a pulse from one clock domain to another clock domain using a toggle circuit.,97anand/cdc_pulse_synchronizer_toggle,Verilog,cdc_pulse_synchronizer_toggle,34,3,2024-06-24 08:43:28+00:00,0
11975,352918972,https://github.com/zhaolaoge/defog_by_verilog.git,2021-03-30 08:01:51+00:00,,zhaolaoge/defog_by_verilog,Verilog,defog_by_verilog,10,3,2023-10-07 01:16:33+00:00,0
11976,346903690,https://github.com/SalHe/mips-cpu.git,2021-03-12 02:06:16+00:00,A simple MIPS CPU implementation for a CPU design course. 《计算机组成与设计实验课程》实验代码,SalHe/mips-cpu,Verilog,mips-cpu,116,3,2023-04-22 10:37:16+00:00,0
11977,354033176,https://github.com/robinsonb5/DACTests.git,2021-04-02 13:50:57+00:00,Some Verilator-based testbenches for audio DACs,robinsonb5/DACTests,Verilog,DACTests,872,3,2024-07-07 06:39:27+00:00,2
11978,354304473,https://github.com/syedarafia13/RISCV-RV32I-LOGISIM.git,2021-04-03 13:53:11+00:00,RISCV is an open source software.,syedarafia13/RISCV-RV32I-LOGISIM,Verilog,RISCV-RV32I-LOGISIM,1069,3,2024-03-01 20:56:19+00:00,1
11979,348208449,https://github.com/fluctlight001/March_CPU.git,2021-03-16 04:02:41+00:00,第一版能完成所有测试的带cache的cpu,fluctlight001/March_CPU,Verilog,March_CPU,44,3,2021-11-03 00:37:30+00:00,0
11980,345283162,https://github.com/TaoTao-real/video_dither.git,2021-03-07 07:18:40+00:00,this is a dither module convert convert color video to pseudo gray video,TaoTao-real/video_dither,Verilog,video_dither,433,3,2023-10-17 13:23:34+00:00,0
11981,346197783,https://github.com/quintonarnaud/5_stage_pipeline_CPU_verilog.git,2021-03-10 01:42:39+00:00,"Complete 5 stage pipeline proccessor with a cohesive hazard detection unit, forwarding unit, and controller. Written by me in Verilog HDL. Loaded instruction memory of MIPS ISA converted from C code written and converted by me.",quintonarnaud/5_stage_pipeline_CPU_verilog,Verilog,5_stage_pipeline_CPU_verilog,31,3,2023-07-03 09:21:49+00:00,0
11982,354344768,https://github.com/jqtangust/3_Stage_MIPS_CPU.git,2021-04-03 16:49:55+00:00,"2020西北工业大学计算机学院 计算机组成原理与系统结构试点班 Computer Architecture Principle and System Structure pilot class, School of Computer science, Northwestern Polytechnical University",jqtangust/3_Stage_MIPS_CPU,Verilog,3_Stage_MIPS_CPU,237,3,2024-10-05 17:15:09+00:00,0
11983,346080544,https://github.com/Bharath-S-N/Implementation-of-GPGPU-on-FPGA.git,2021-03-09 17:01:17+00:00,"Implementing a simple GPGPU on an FPGA, using a load/store ISA. This GPU can then be used for different purposes; For E.g. accelerating repeated floating-point operations.",Bharath-S-N/Implementation-of-GPGPU-on-FPGA,Verilog,Implementation-of-GPGPU-on-FPGA,2,3,2022-09-15 15:00:44+00:00,1
11984,352944428,https://github.com/FPGA-Research-Manchester/FABulous-SKY130.git,2021-03-30 09:30:04+00:00,,FPGA-Research-Manchester/FABulous-SKY130,Verilog,FABulous-SKY130,3193,3,2023-10-26 10:20:23+00:00,1
11985,356388383,https://github.com/mateibarbu19/digital-computers-1.git,2021-04-09 20:15:50+00:00,A open-source alternative to the OCW Digital Computers 1 (Calculatoare Numerice 1) Laboratories taught at Politehnica University of Bucharest.,mateibarbu19/digital-computers-1,Verilog,digital-computers-1,259,3,2024-01-20 20:57:42+00:00,0
11986,354100419,https://github.com/D3r3k23/clk_divider.git,2021-04-02 18:22:59+00:00,Verilog clock divider circuit & testbench,D3r3k23/clk_divider,Verilog,clk_divider,74,3,2024-07-19 20:17:28+00:00,1
11987,347561443,https://github.com/RutwikPandit/AES_SBox_GF-2-4-2_composite_field.git,2021-03-14 06:26:56+00:00,"This is an AES S-Box implementation in verilog , the inverse has been calculated in GF(2^4) field. The irreducible polynomial used is x^4+x+1 , and tau =1 and mu=9 ",RutwikPandit/AES_SBox_GF-2-4-2_composite_field,Verilog,AES_SBox_GF-2-4-2_composite_field,19,3,2024-09-06 08:05:58+00:00,1
11988,352949611,https://github.com/VLukinov/Ethernet-on-FPGA.git,2021-03-30 09:48:17+00:00,,VLukinov/Ethernet-on-FPGA,Verilog,Ethernet-on-FPGA,988,2,2022-05-28 21:47:25+00:00,2
11989,352264250,https://github.com/Reconfigurable-Computing-CalPoly-Pomona/RSA-on-Chip.git,2021-03-28 07:07:55+00:00,,Reconfigurable-Computing-CalPoly-Pomona/RSA-on-Chip,Verilog,RSA-on-Chip,46,2,2023-04-25 08:54:41+00:00,0
11990,347609725,https://github.com/dyumnin/NCGPythonCocotb.git,2021-03-14 10:48:43+00:00,Written test for Python + Cocotb QC developer,dyumnin/NCGPythonCocotb,Verilog,NCGPythonCocotb,229,2,2023-12-20 04:40:08+00:00,14
11991,346057847,https://github.com/Netnod/cmac.git,2021-03-09 15:44:19+00:00,CMAC core written in verilog,Netnod/cmac,Verilog,cmac,41,2,2024-03-14 03:30:09+00:00,0
11992,354197360,https://github.com/mec391/fpga_audio_effects.git,2021-04-03 04:19:28+00:00,exploring various filters and audio effect on the cyclone V FPGA,mec391/fpga_audio_effects,Verilog,fpga_audio_effects,27,2,2024-04-24 17:18:27+00:00,0
11993,345306221,https://github.com/teekamkhandelwal/24-12_DIGITAL_CLOCK_DESIGN_USING_VERILOG.git,2021-03-07 09:31:04+00:00,"DESIGN DIGITAL CLOCK FOR 24/12 HOURS, USING TWO BLOCKS COUNTER AND BCD TOSEVEN SEGMENT. ALL CODE WRITTEN IN VERILOG.",teekamkhandelwal/24-12_DIGITAL_CLOCK_DESIGN_USING_VERILOG,Verilog,24-12_DIGITAL_CLOCK_DESIGN_USING_VERILOG,45,2,2023-01-22 15:51:58+00:00,2
11994,353060273,https://github.com/dieruiqu/OpenCL-Basic-Functions.git,2021-03-30 16:01:35+00:00,"The following modules implements basic arithmetic functions in OpenCL via Verilog modules. The functions are ReLU, IdxShift (multiply by 2 in fixed point) and the operators IEEE-754 multiplication and IEEE-754 addition-subtraction.",dieruiqu/OpenCL-Basic-Functions,Verilog,OpenCL-Basic-Functions,219,2,2022-05-12 09:42:08+00:00,1
11995,351768636,https://github.com/GradCristi/Verilog-Decryption.git,2021-03-26 12:04:31+00:00,"A small verilog program which decrypts the Zig Zag, Scytale and Caesar cyphers",GradCristi/Verilog-Decryption,Verilog,Verilog-Decryption,17,2,2021-05-13 22:49:36+00:00,0
11996,347006571,https://github.com/TheRainstorm/EggMIPS-SoC.git,2021-03-12 09:13:42+00:00,"The SoC for EggMIPS, a superscalar MIPS CPU",TheRainstorm/EggMIPS-SoC,Verilog,EggMIPS-SoC,227,2,2022-01-01 12:22:19+00:00,3
11997,350755616,https://github.com/whoisjim/LC-3-FPGA.git,2021-03-23 15:05:41+00:00,Verilog implementation of a CPU capable of executing LC-3 assembly.,whoisjim/LC-3-FPGA,Verilog,LC-3-FPGA,20,2,2024-08-12 17:52:46+00:00,0
11998,348381982,https://github.com/konda-jayant-reddy/Y86-ISA.git,2021-03-16 14:38:30+00:00,,konda-jayant-reddy/Y86-ISA,Verilog,Y86-ISA,650,2,2022-05-23 04:04:20+00:00,0
11999,346677495,https://github.com/MiyuruThathsara/lineBuffer.git,2021-03-11 11:21:39+00:00,Line Buffer for Convolutional Neural Network,MiyuruThathsara/lineBuffer,Verilog,lineBuffer,219,2,2023-05-01 21:18:33+00:00,0
12000,352062477,https://github.com/thegabriele97/TCL-Learning.git,2021-03-27 12:03:42+00:00,Contains some TCL scriping language excercises + 2 university contests on HIgh Level Synthesis (winner contest) and Logic Level Synthesis,thegabriele97/TCL-Learning,Verilog,TCL-Learning,170333,2,2023-04-05 05:55:47+00:00,0
12001,346062106,https://github.com/Netnod/keymem.git,2021-03-09 15:58:25+00:00,Key memory core written in Verilog.   Used by the FPGA_NTP_SERVER project,Netnod/keymem,Verilog,keymem,51,2,2023-11-20 08:47:28+00:00,0
12002,344917960,https://github.com/raminrasoulinezhad/DeepBenchVerilog.git,2021-03-05 19:49:52+00:00,"Verilog version of Deep Bench Benchmark, Baidu",raminrasoulinezhad/DeepBenchVerilog,Verilog,DeepBenchVerilog,46844,2,2024-04-22 09:44:18+00:00,0
12003,354023414,https://github.com/chesha1/COA_experiment.git,2021-04-02 13:12:10+00:00,computer architecture experiemtn 东南大学信息学院大三下机组实验,chesha1/COA_experiment,Verilog,COA_experiment,271,2,2024-02-29 06:53:09+00:00,0
12004,348774964,https://github.com/PaklogicTech/aes_gcm.git,2021-03-17 16:18:39+00:00,,PaklogicTech/aes_gcm,Verilog,aes_gcm,5449,2,2023-06-23 09:01:23+00:00,2
12005,347869860,https://github.com/kaizen75/motor_drive.git,2021-03-15 07:05:27+00:00,"Verilog code for motor drives. Will include center-aligned PWM, incremental encoder, etc verilog codes",kaizen75/motor_drive,Verilog,motor_drive,44,2,2022-12-22 21:38:13+00:00,0
12006,353992283,https://github.com/Ank-RTL-dev/Flash-Controller.git,2021-04-02 10:58:44+00:00,,Ank-RTL-dev/Flash-Controller,Verilog,Flash-Controller,15,2,2023-10-07 09:06:00+00:00,0
12007,354681142,https://github.com/BeeBeansTechnologies/SiTCPXG_Sample_Code_for_KC705.git,2021-04-05 01:04:27+00:00,This is the SiTCPXG sample source code for KC705 communication confirmation.,BeeBeansTechnologies/SiTCPXG_Sample_Code_for_KC705,Verilog,SiTCPXG_Sample_Code_for_KC705,1649,2,2024-08-02 05:32:12+00:00,0
12008,351770641,https://github.com/GradCristi/Verilog-Temperature.git,2021-03-26 12:11:48+00:00,A small program for temperature monitoring using combinational logic and a series of intermittently active sensors.,GradCristi/Verilog-Temperature,Verilog,Verilog-Temperature,4,2,2021-06-11 09:33:34+00:00,1
12009,354604120,https://github.com/Pruthvi-Sanghavi/learning-verilog-in-a-day.git,2021-04-04 17:22:25+00:00,A one day streak at learning verilog,Pruthvi-Sanghavi/learning-verilog-in-a-day,Verilog,learning-verilog-in-a-day,38,2,2024-10-28 03:41:37+00:00,0
12010,346484412,https://github.com/salsina/DIgital-Logic-Design-CA6.git,2021-03-10 20:32:38+00:00,Accelerator RTL design with a simple wrapper (sinus function using system verilog),salsina/DIgital-Logic-Design-CA6,Verilog,DIgital-Logic-Design-CA6,68,2,2022-11-05 07:08:13+00:00,0
12011,352254029,https://github.com/andrewzarour/RSA-Implementation-Using-Verilog.git,2021-03-28 06:03:20+00:00,,andrewzarour/RSA-Implementation-Using-Verilog,Verilog,RSA-Implementation-Using-Verilog,330,2,2023-09-27 12:08:05+00:00,0
12012,350046181,https://github.com/air029/MIPS32_Instruction-set-architecture.git,2021-03-21 15:56:47+00:00,This project uses Verilog language to implement single cycle and multi-cycle MIP32 architecture CPU respectively,air029/MIPS32_Instruction-set-architecture,Verilog,MIPS32_Instruction-set-architecture,34,2,2021-11-11 12:06:07+00:00,0
12013,350226485,https://github.com/ScottDuckworth/PulseController.git,2021-03-22 06:05:45+00:00,FPGA implementation of a PWM kill switch for an autonomous RC car,ScottDuckworth/PulseController,Verilog,PulseController,1242,2,2021-12-21 21:12:04+00:00,1
12014,354548117,https://github.com/ChewyChair/EE2026-Final-Project.git,2021-04-04 13:17:09+00:00,,ChewyChair/EE2026-Final-Project,Verilog,EE2026-Final-Project,28521,2,2021-04-06 01:24:06+00:00,0
12015,355588201,https://github.com/efabless/caravel_ibex.git,2021-04-07 15:07:14+00:00,An example project that utilizes caravel user space for an ibex based SoC,efabless/caravel_ibex,Verilog,caravel_ibex,594542,2,2024-08-22 19:49:03+00:00,3
12016,348191170,https://github.com/WeiCheng14159/icc.git,2021-03-16 02:41:04+00:00,,WeiCheng14159/icc,Verilog,icc,70577,2,2022-04-29 16:49:41+00:00,8
12017,352442382,https://github.com/nihirash/Ice81.git,2021-03-28 21:27:33+00:00,ZX81 for iCESugar board,nihirash/Ice81,Verilog,Ice81,222,2,2023-03-29 12:53:12+00:00,0
12018,355716548,https://github.com/lam-n-ha/tiny_risc_v.git,2021-04-08 00:19:05+00:00,Tiny Risc-V architecture implemented on FPGA,lam-n-ha/tiny_risc_v,Verilog,tiny_risc_v,25328,2,2023-03-02 17:55:55+00:00,1
12019,344849660,https://github.com/betarixm/CSED311.git,2021-03-05 15:18:55+00:00,POSTECH: Computer Architecture (Spring 2021),betarixm/CSED311,Verilog,CSED311,11112,2,2023-05-23 09:08:50+00:00,0
12020,355164653,https://github.com/patilankush/intrrupt-controller-APB-.git,2021-04-06 11:31:07+00:00,interrupt controller is a design used to collect interrupts from verious peripheral controller and forwards the interrupt to processor on priority basis. this continue till all interrupt serviced by processor. it interfaces with processor on one side using APB interface another side with peripheral controller.,patilankush/intrrupt-controller-APB-,Verilog,intrrupt-controller-APB-,3,2,2024-05-07 10:30:58+00:00,0
12021,344987965,https://github.com/18520381/434_Project_10.git,2021-03-06 02:36:35+00:00,Project for CE434 by Team 10,18520381/434_Project_10,Verilog,434_Project_10,184654,2,2021-07-26 16:15:13+00:00,2
12022,348388994,https://github.com/magic3007/VLSI-CAD.git,2021-03-16 14:58:56+00:00,"🍪  Implementation for the lesson Chip Design Automation and Intelligent Optimization(2021 Spring, advised by Prof. Yibo Lin) in Peking University.",magic3007/VLSI-CAD,Verilog,VLSI-CAD,47383,2,2022-09-25 21:34:35+00:00,0
12023,352023989,https://github.com/saiankit/Digital-Design.git,2021-03-27 08:46:11+00:00,This repo contains all laboratory course work of ECE F215 Digital Design at BITS Pilani.,saiankit/Digital-Design,Verilog,Digital-Design,30,2,2023-03-04 09:30:42+00:00,0
12024,349552219,https://github.com/LudwigAJ/FPGA_Floating-Point_Artithmetic.git,2021-03-19 20:51:37+00:00,Hardware Acceleration for Floating-Point Arithmetic using IEEE-754 Standard.,LudwigAJ/FPGA_Floating-Point_Artithmetic,Verilog,FPGA_Floating-Point_Artithmetic,4737,2,2024-04-09 01:13:41+00:00,3
12025,351125687,https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_mar21-rahulgupta177.git,2021-03-24 15:13:34+00:00,riscv_myth_workshop_mar21-rahulgupta177 created by GitHub Classroom,RISCV-MYTH-WORKSHOP/riscv_myth_workshop_mar21-rahulgupta177,Verilog,riscv_myth_workshop_mar21-rahulgupta177,4048,2,2021-09-27 12:24:05+00:00,0
12026,348274733,https://github.com/jingkaih/74HC595-driver.git,2021-03-16 08:49:53+00:00,First attempt on FPGA & verilog programming. A driver design for shift register chip 74HC595 implemented on Xilinx board.,jingkaih/74HC595-driver,Verilog,74HC595-driver,4,2,2024-04-23 05:10:04+00:00,0
12027,349621710,https://github.com/memj401/Calculadora-Verilog.git,2021-03-20 03:58:28+00:00,"Projeto Final do Laboratório Circuitos Lógicos, da Universidade de Brasília, utilizando o software Quartus.",memj401/Calculadora-Verilog,Verilog,Calculadora-Verilog,1748,2,2023-01-27 13:24:14+00:00,1
12028,354257664,https://github.com/asfdrwe/ASFRV32IM-super.git,2021-04-03 10:04:17+00:00,Single Cycle In-Order SuperScalar RISC-V RV32IM implementations,asfdrwe/ASFRV32IM-super,Verilog,ASFRV32IM-super,1139,2,2023-05-09 06:23:02+00:00,2
12029,351758705,https://github.com/XDEv11/IC-Design-Contest.git,2021-03-26 11:26:11+00:00,,XDEv11/IC-Design-Contest,Verilog,IC-Design-Contest,31,2,2024-08-04 19:06:46+00:00,0
12030,348341278,https://github.com/MentatU/UCAS-CA-Lab.git,2021-03-16 12:35:58+00:00,中国科学院大学(UCAS) 2020 秋季学期 体系结构课程设计,MentatU/UCAS-CA-Lab,,UCAS-CA-Lab,29,2,2023-09-09 08:24:11+00:00,0
12031,353171112,https://github.com/taleman1997/Verilog_ToyCar.git,2021-03-30 23:48:12+00:00,,taleman1997/Verilog_ToyCar,Verilog,Verilog_ToyCar,31123,2,2022-04-04 05:53:45+00:00,0
12032,354180489,https://github.com/tiltil9/mypng.git,2021-04-03 02:23:56+00:00,Simple Implementation of PNG in RTL,tiltil9/mypng,Verilog,mypng,19690,2,2022-05-30 10:26:21+00:00,1
12033,355365138,https://github.com/lancelotxk/xk_pipeline_FMA_9.git,2021-04-07 00:24:15+00:00,,lancelotxk/xk_pipeline_FMA_9,Verilog,xk_pipeline_FMA_9,4070,2,2024-06-19 09:34:20+00:00,0
12034,348443372,https://github.com/wabrams/riscv-core-altera.git,2021-03-16 17:56:19+00:00,RISC-V System on Intel / Altera Cyclone V (Terasic DE10-Standard),wabrams/riscv-core-altera,Verilog,riscv-core-altera,84,2,2024-06-12 19:26:28+00:00,0
12035,352926345,https://github.com/yyongjae/Verilog-HDL_DC.git,2021-03-30 08:27:51+00:00,,yyongjae/Verilog-HDL_DC,Verilog,Verilog-HDL_DC,4,2,2024-09-23 06:43:34+00:00,0
12036,348637570,https://github.com/jonidaedalus/verilog-internship.git,2021-03-17 08:44:12+00:00,,jonidaedalus/verilog-internship,Verilog,verilog-internship,1040,2,2021-05-13 10:47:44+00:00,0
12037,344873075,https://github.com/oleitersdorf/ECC-SIMPLER-MAGIC.git,2021-03-05 16:44:11+00:00,Updated version of SIMPLER-MAGIC to account for operations needed for ECC computations.,oleitersdorf/ECC-SIMPLER-MAGIC,Verilog,ECC-SIMPLER-MAGIC,409,2,2024-09-25 18:22:42+00:00,1
12038,346057398,https://github.com/Netnod/aes.git,2021-03-09 15:42:42+00:00,AES core written in Verilog.  Forked from https://git.cryptech.is/cipher/aes.git/,Netnod/aes,Verilog,aes,76,1,2022-01-29 23:22:14+00:00,0
12039,344684495,https://github.com/bach19991/RISC-V32b.git,2021-03-05 03:35:51+00:00,RISC-V,bach19991/RISC-V32b,Verilog,RISC-V32b,20002,1,2021-06-11 21:50:47+00:00,0
12040,356475660,https://github.com/mossan-hoshi/iverilog-vscode.git,2021-04-10 05:02:24+00:00,VSCode environment for iverilog(tasks for build  and run),mossan-hoshi/iverilog-vscode,Verilog,iverilog-vscode,16,1,2021-07-13 00:56:28+00:00,1
12041,353077925,https://github.com/gabriellopez23/ClockDivider.git,2021-03-30 17:01:44+00:00,"Simple clock divider in Verilog. It divides the signal of the clock (i.e. decreases the signal) by 2, 4, 8, and 16 times. Made using the book ""Designing Video Game Hardware in Verilog""",gabriellopez23/ClockDivider,Verilog,ClockDivider,1,1,2022-05-31 23:51:24+00:00,1
12042,348732469,https://github.com/shalan/N5_SoC_Peripherals.git,2021-03-17 14:06:25+00:00,SoC Peripherals,shalan/N5_SoC_Peripherals,Verilog,N5_SoC_Peripherals,45,1,2021-04-07 14:41:05+00:00,0
12043,348652260,https://github.com/r-rishabh-j/FPGA.git,2021-03-17 09:34:10+00:00,"Verilog model of an FPGA to implement an adder, an encoder and a counter on the same circuit board.",r-rishabh-j/FPGA,Verilog,FPGA,795,1,2021-05-21 13:21:14+00:00,0
12044,347367503,https://github.com/Marzie79/DigitalLab.git,2021-03-13 12:41:26+00:00,,Marzie79/DigitalLab,Verilog,DigitalLab,4193,1,2022-10-19 11:24:06+00:00,0
12045,355185548,https://github.com/patilankush/FIFO-synchronous-Asynchronous-.git,2021-04-06 12:46:00+00:00,FIFO is a design component used for interfacing data transfer between two components either working on same frequency or a different frequencies. I have implemented both Synchronous FIFO and Asynchronous FIFO using Verilog and the RTL code also verified using Verilog The design was implemented in such a way that there are no race or glitch conditions arise due to design working in two different clock domains,patilankush/FIFO-synchronous-Asynchronous-,Verilog,FIFO-synchronous-Asynchronous-,4,1,2021-04-06 13:06:01+00:00,0
12046,355169132,https://github.com/patilankush/SPI-protocol.git,2021-04-06 11:47:47+00:00,"SPI Controller is design block that acts as an interface between processor and SPI slaves. SPI architecture is based on one master and multiple slaves. SPI controller has 2 interfaces, one is APB interface used for configuring the SPI registers, address and data, other is SPI interface used for connecting with SPI slaves. SPI uses SCLK, MOSI, MISO and CS to connect master to slave. I was responsible for developing SPI Controller RTL code and verification of the same using SV  Responsibilities  • Listing down design features  • Setting up Testbench and testbench component coding.  • Test Plan development  • Testcase coding",patilankush/SPI-protocol,Verilog,SPI-protocol,4,1,2021-04-06 12:09:31+00:00,0
12047,355385739,https://github.com/blucifer22/strum.git,2021-04-07 02:14:15+00:00,"Final Project for ECE 350 at Duke University (Spring, 2021)",blucifer22/strum,Verilog,strum,55457,1,2021-04-21 18:12:27+00:00,0
12048,354473496,https://github.com/hao310rui140326/uvm_ref_flow_1.1.git,2021-04-04 06:33:17+00:00,uvm_ref_flow_1.1,hao310rui140326/uvm_ref_flow_1.1,Verilog,uvm_ref_flow_1.1,4317,1,2022-05-04 09:28:56+00:00,0
12049,346629573,https://github.com/CharlieQYQ/BUPT-DigitalCircuitExperiment-Project.git,2021-03-11 08:25:18+00:00,北邮信通院19届数电实验课程大作业,CharlieQYQ/BUPT-DigitalCircuitExperiment-Project,Verilog,BUPT-DigitalCircuitExperiment-Project,9111,1,2023-11-29 13:01:48+00:00,0
12050,345209539,https://github.com/mahsaabeedi/Implementing-Adders-Fualt-Tolerance.git,2021-03-06 22:33:21+00:00,,mahsaabeedi/Implementing-Adders-Fualt-Tolerance,Verilog,Implementing-Adders-Fualt-Tolerance,513,1,2024-01-31 15:59:02+00:00,0
12051,346059125,https://github.com/Netnod/sha1.git,2021-03-09 15:48:42+00:00,SHA1 core written in Verilog.  Forked from https://git.cryptech.is/hash/sha1.git/,Netnod/sha1,Verilog,sha1,26,1,2022-01-29 23:21:34+00:00,0
12052,350524776,https://github.com/97anand/bus_synchronizer_mux_recirculation.git,2021-03-22 23:59:18+00:00,,97anand/bus_synchronizer_mux_recirculation,Verilog,bus_synchronizer_mux_recirculation,36,1,2021-03-23 00:52:35+00:00,0
12053,351724854,https://github.com/wang-66999/-.git,2021-03-26 09:16:20+00:00,检测环境,wang-66999/-,Verilog,-,236,1,2021-03-27 07:58:47+00:00,0
12054,354514348,https://github.com/FlyingFrank515/32-point-FFT-Processor.git,2021-04-04 10:24:42+00:00,Hardware implementation of 32-point DIF Fast fourier transform,FlyingFrank515/32-point-FFT-Processor,Verilog,32-point-FFT-Processor,14141,1,2022-02-18 02:51:49+00:00,0
12055,349370787,https://github.com/alpaslanhamzaoglu/cs303-lab3.git,2021-03-19 09:39:50+00:00,,alpaslanhamzaoglu/cs303-lab3,Verilog,cs303-lab3,1423,1,2021-05-26 19:18:54+00:00,0
12056,352245541,https://github.com/arthurbm/sd-verilog-questions.git,2021-03-28 05:05:31+00:00,,arthurbm/sd-verilog-questions,Verilog,sd-verilog-questions,7,1,2023-03-07 15:57:30+00:00,0
12057,349074904,https://github.com/ludmilalima/Processador.git,2021-03-18 12:59:42+00:00,,ludmilalima/Processador,Verilog,Processador,4117,1,2021-12-17 21:29:50+00:00,0
12058,346491738,https://github.com/salsina/Computer-Architecture-CA1.git,2021-03-10 21:04:31+00:00,booth multiplier,salsina/Computer-Architecture-CA1,Verilog,Computer-Architecture-CA1,71,1,2021-07-04 21:14:56+00:00,0
12059,346887623,https://github.com/Holonium/HoloRiscV.git,2021-03-12 00:58:48+00:00,A Verilog RISC-V core.,Holonium/HoloRiscV,Verilog,HoloRiscV,44244,1,2021-04-26 03:03:30+00:00,1
12060,345962795,https://github.com/rishijohri/Verilog-Code-CS203.git,2021-03-09 10:08:24+00:00,these are all the coding assignments done in CS203 course,rishijohri/Verilog-Code-CS203,Verilog,Verilog-Code-CS203,77,1,2022-05-23 04:06:36+00:00,0
12061,344583932,https://github.com/apoorv19151/ECE270_ELD.git,2021-03-04 19:18:11+00:00,This repository contains all the lab assignments done during the course ECE270-Embedded Logic Design using Verilog HDL.,apoorv19151/ECE270_ELD,Verilog,ECE270_ELD,29,1,2022-06-25 02:48:52+00:00,0
12062,352187597,https://github.com/shar-rahman/combinational-design.git,2021-03-27 22:08:06+00:00,,shar-rahman/combinational-design,Verilog,combinational-design,54,1,2022-05-15 22:39:45+00:00,0
12063,355657762,https://github.com/gpochsil8/rtl.git,2021-04-07 19:17:57+00:00,Código rtl para la memoria FIFO,gpochsil8/rtl,Verilog,rtl,6,1,2021-04-08 06:50:44+00:00,0
12064,352820610,https://github.com/asdcxsd/UART_FPGA.git,2021-03-30 00:19:04+00:00,,asdcxsd/UART_FPGA,Verilog,UART_FPGA,17670,1,2021-05-23 15:32:18+00:00,0
12065,351481811,https://github.com/salsina/Computer-Aided-Design-CA2-Phase1.git,2021-03-25 15:17:17+00:00,Hardware implementation of a basic “Neuron” in Artificial Neural Networks (ANNs),salsina/Computer-Aided-Design-CA2-Phase1,Verilog,Computer-Aided-Design-CA2-Phase1,1707,1,2022-03-08 09:18:02+00:00,0
12066,350887560,https://github.com/97anand/asynchronous_fifo.git,2021-03-23 23:35:45+00:00,,97anand/asynchronous_fifo,Verilog,asynchronous_fifo,5,1,2021-06-07 10:49:34+00:00,0
12067,355887544,https://github.com/vshrotriya/Sorting_verilog.git,2021-04-08 11:54:35+00:00,Bubble sort module using verilog ,vshrotriya/Sorting_verilog,Verilog,Sorting_verilog,72,1,2024-07-28 01:50:29+00:00,0
12068,354944462,https://github.com/ThomasQuesadilla/ECE350Tetris.git,2021-04-05 19:12:28+00:00,,ThomasQuesadilla/ECE350Tetris,Verilog,ECE350Tetris,2260,1,2021-04-27 03:55:33+00:00,0
12069,355614151,https://github.com/vogeldylan/G1_DCTCompressor.git,2021-04-07 16:33:56+00:00,"A course project where we built a DCT compressor for the Nexys 4 DDR board, along with SD card access and networking.",vogeldylan/G1_DCTCompressor,Verilog,G1_DCTCompressor,35100,1,2021-04-14 21:18:52+00:00,0
12070,355702693,https://github.com/ylm/fpga-sandbox.git,2021-04-07 22:54:19+00:00,Catch all repository for FPGA learning/testing,ylm/fpga-sandbox,Verilog,fpga-sandbox,23,1,2021-04-16 01:14:48+00:00,1
12071,353495251,https://github.com/j-archit/LBIST.git,2021-03-31 21:30:47+00:00,,j-archit/LBIST,Verilog,LBIST,3604,1,2023-04-12 00:22:43+00:00,1
12072,356406668,https://github.com/NinjaInFog/I2C.git,2021-04-09 21:54:16+00:00,I2C interface based on Verilog HDL,NinjaInFog/I2C,Verilog,I2C,5,1,2022-03-18 04:00:22+00:00,0
12073,349297148,https://github.com/TinyRetroWarehouse/MAX10-Audio-Mixer.git,2021-03-19 04:11:47+00:00,MAX10 Audio Mixer Project,TinyRetroWarehouse/MAX10-Audio-Mixer,,MAX10-Audio-Mixer,1024,1,2023-10-31 23:18:43+00:00,0
12074,350326900,https://github.com/ArcanusNEO/fpga.git,2021-03-22 12:00:15+00:00,,ArcanusNEO/fpga,Verilog,fpga,113515,1,2022-03-15 07:16:34+00:00,0
12075,352007452,https://github.com/Stupidd-Pumpkin/Verilog-Projects.git,2021-03-27 07:13:47+00:00,,Stupidd-Pumpkin/Verilog-Projects,Verilog,Verilog-Projects,30,1,2022-08-28 04:11:14+00:00,0
12076,350802111,https://github.com/97anand/binary2gray_converter.git,2021-03-23 17:36:32+00:00,,97anand/binary2gray_converter,Verilog,binary2gray_converter,20,1,2021-03-23 17:48:09+00:00,0
12077,347344938,https://github.com/shiyongWu/RISCV_Sample.git,2021-03-13 10:54:46+00:00,RISCV CPU (32-bit  RV32I),shiyongWu/RISCV_Sample,Verilog,RISCV_Sample,78,1,2024-02-17 00:26:12+00:00,0
12078,348165376,https://github.com/ALIGN-analoglayout/PnR-testcases.git,2021-03-16 00:41:21+00:00,,ALIGN-analoglayout/PnR-testcases,Verilog,PnR-testcases,62,1,2021-05-04 17:12:20+00:00,0
12079,348628173,https://github.com/summerr0007/NCUE_v.git,2021-03-17 08:08:58+00:00,,summerr0007/NCUE_v,Verilog,NCUE_v,124803,1,2021-06-23 08:40:32+00:00,0
12080,355388871,https://github.com/saltmurai/Verilog-practice.git,2021-04-07 02:30:26+00:00,,saltmurai/Verilog-practice,Verilog,Verilog-practice,66,1,2023-03-05 06:35:27+00:00,0
12081,351346249,https://github.com/97anand/Divide_by_3_ckt.git,2021-03-25 07:30:30+00:00,,97anand/Divide_by_3_ckt,Verilog,Divide_by_3_ckt,32,1,2021-03-27 17:13:54+00:00,0
12082,346483303,https://github.com/salsina/Digital-Logic-Design-CA5.git,2021-03-10 20:28:28+00:00,RTL Datapath and Controller in system verilog,salsina/Digital-Logic-Design-CA5,Verilog,Digital-Logic-Design-CA5,105,1,2021-07-04 21:15:03+00:00,0
12083,344841303,https://github.com/tucanae47/mem_test_caravel.git,2021-03-05 14:48:15+00:00,,tucanae47/mem_test_caravel,Verilog,mem_test_caravel,5,1,2021-03-19 22:53:25+00:00,0
12084,344784540,https://github.com/rherman213/VerilogProcessor.git,2021-03-05 11:08:21+00:00,,rherman213/VerilogProcessor,Verilog,VerilogProcessor,854,1,2021-03-05 11:12:13+00:00,0
12085,345284241,https://github.com/jinilpatel25/Simple_iPod.git,2021-03-07 07:25:40+00:00,"Interfacing to electronic components, and in particular reading from a memory, are fundamental things in any hardware system. This project is quite representative of many things that hardware designers do in the real world. I loaded the flash memory of the De1-SoC board with the song file and moved it to the audio D/A converter to listen to them. This simple iPod can play, pause, change the speed of the song, change the direction of playing the song. This project also makes use of picoblaze 8 bit microcontroller. If you implement it on De1-Soc you can see the intensity of each sound sample using LEDs",jinilpatel25/Simple_iPod,Verilog,Simple_iPod,39130,1,2022-01-08 22:50:05+00:00,0
12086,349914672,https://github.com/AnkitaMoholkar/one-bit-register.git,2021-03-21 06:11:41+00:00,,AnkitaMoholkar/one-bit-register,Verilog,one-bit-register,6,1,2021-03-21 07:06:04+00:00,0
12087,348794671,https://github.com/mabrains/UART.git,2021-03-17 17:25:34+00:00,,mabrains/UART,Verilog,UART,10312,1,2023-09-28 15:20:29+00:00,0
12088,346061892,https://github.com/Netnod/api_extension.git,2021-03-09 15:57:38+00:00,api_extension core written in Verilog.  Used by the FPGA_NTP_SERVER project,Netnod/api_extension,Verilog,api_extension,19,1,2022-01-29 23:20:50+00:00,0
12089,348667263,https://github.com/ayberkbozkus/LogicCircuitsLaboratory.git,2021-03-17 10:25:51+00:00,Verilog experiments,ayberkbozkus/LogicCircuitsLaboratory,Verilog,LogicCircuitsLaboratory,508,1,2023-03-08 10:29:27+00:00,0
12090,347054914,https://github.com/realtimeradio/snap_acceptance_tests.git,2021-03-12 12:14:24+00:00,,realtimeradio/snap_acceptance_tests,Verilog,snap_acceptance_tests,3691,1,2022-03-23 13:33:21+00:00,0
12091,346663811,https://github.com/JieHong-Liu/Computer_Organization.git,2021-03-11 10:29:35+00:00,This repo will be used to store my hw from CO,JieHong-Liu/Computer_Organization,Verilog,Computer_Organization,33378,1,2022-03-26 07:51:07+00:00,0
12092,355985504,https://github.com/2237montala/FpgaGuitarPedal.git,2021-04-08 16:53:02+00:00,,2237montala/FpgaGuitarPedal,Verilog,FpgaGuitarPedal,2379,1,2022-03-07 18:12:51+00:00,0
12093,351591675,https://github.com/Stephen-Campbell-UTD/Computer-Architecture-Project.git,2021-03-25 22:21:26+00:00,,Stephen-Campbell-UTD/Computer-Architecture-Project,Verilog,Computer-Architecture-Project,496,1,2021-05-25 12:10:54+00:00,0
12094,354263391,https://github.com/aben20807/digital_ic_design.git,2021-04-03 10:34:29+00:00,1092_數位IC設計 DIGITAL IC DESIGN,aben20807/digital_ic_design,Verilog,digital_ic_design,8058,1,2022-04-19 05:47:19+00:00,0
12095,353607238,https://github.com/L-Chambers/Learning-LogicDesign.git,2021-04-01 07:04:53+00:00,,L-Chambers/Learning-LogicDesign,Verilog,Learning-LogicDesign,18282,1,2022-08-15 22:40:16+00:00,0
12096,350439679,https://github.com/jgustave/bitcoin_miner.git,2021-03-22 17:57:36+00:00,"Bitcoin FPGA Miner, possibly ASIC miner, possibly 10 minute lottery ticket.",jgustave/bitcoin_miner,Verilog,bitcoin_miner,30435,1,2024-07-24 17:21:52+00:00,2
12097,355593626,https://github.com/mabrains/i2c_skywater_130nm.git,2021-04-07 15:24:21+00:00,I2C implementation on Skywater 130nm,mabrains/i2c_skywater_130nm,Verilog,i2c_skywater_130nm,31504,1,2024-04-01 13:08:27+00:00,0
12098,350857831,https://github.com/nconn711/mnist-nn-fpga.git,2021-03-23 21:07:59+00:00,MNIST-trained neural network design for FPGA with VGA GUI,nconn711/mnist-nn-fpga,Verilog,mnist-nn-fpga,42572,1,2021-05-09 16:42:30+00:00,0
12099,351480758,https://github.com/salsina/Computer-Aided-Design-CA1-Phase2.git,2021-03-25 15:13:50+00:00,Review on logic design and introduction to FPGA bit-stream,salsina/Computer-Aided-Design-CA1-Phase2,Verilog,Computer-Aided-Design-CA1-Phase2,883,1,2021-07-04 21:14:48+00:00,0
12100,354476318,https://github.com/gabriellopez23/TestPattern.git,2021-04-04 06:51:01+00:00,"A plaid-pattern for testing the Video Sync Generator written in Verilog. Made using the book ""Designing Video Game Hardware in Verilog""",gabriellopez23/TestPattern,Verilog,TestPattern,1,1,2022-05-31 23:45:36+00:00,0
12101,354259195,https://github.com/asfdrwe/ASFRV32IM-super2.git,2021-04-03 10:12:36+00:00,Single Cycle In-Order SuperScalar RISC-V RV32IM implementations,asfdrwe/ASFRV32IM-super2,Verilog,ASFRV32IM-super2,858,1,2023-05-09 06:23:02+00:00,1
12102,355987418,https://github.com/kgetech/IPU-MatrixMultiplier-UMKC-ECE228.git,2021-04-08 17:00:06+00:00,,kgetech/IPU-MatrixMultiplier-UMKC-ECE228,Verilog,IPU-MatrixMultiplier-UMKC-ECE228,11072,1,2021-05-06 21:34:39+00:00,0
12103,356065196,https://github.com/nikifori/Hardware_fsm_lights_project.git,2021-04-08 22:34:10+00:00,Traffic lights in verilog.,nikifori/Hardware_fsm_lights_project,Verilog,Hardware_fsm_lights_project,2850,1,2023-12-26 02:37:19+00:00,0
12104,348723523,https://github.com/xinyuan96/DES_Encryption.git,2021-03-17 13:39:11+00:00,DES Encryption in Verilog,xinyuan96/DES_Encryption,Verilog,DES_Encryption,25,1,2024-09-28 00:09:55+00:00,0
12105,353692480,https://github.com/GUOPengfe1/pingpong_asyn_fifo.git,2021-04-01 12:27:55+00:00,,GUOPengfe1/pingpong_asyn_fifo,Verilog,pingpong_asyn_fifo,83,1,2024-10-08 08:50:05+00:00,0
12106,356683699,https://github.com/programmeruser2/verilog-modules.git,2021-04-10 20:10:20+00:00,,programmeruser2/verilog-modules,Verilog,verilog-modules,5,1,2023-04-19 23:24:58+00:00,0
12107,353482822,https://github.com/gabriellopez23/VideoSyncGenerator.git,2021-03-31 20:33:08+00:00,"Verilog module that generates the required horizontal and vertical sync signals for a simulated CRT. Made using the book ""Designing Video Game Hardware in Verilog""",gabriellopez23/VideoSyncGenerator,Verilog,VideoSyncGenerator,1,1,2022-05-31 23:45:56+00:00,0
12108,347906054,https://github.com/TaoTao-real/RISC-V-Single-Cycle-CPU.git,2021-03-15 09:21:36+00:00,,TaoTao-real/RISC-V-Single-Cycle-CPU,Verilog,RISC-V-Single-Cycle-CPU,12,1,2022-04-06 10:44:07+00:00,0
12109,346493301,https://github.com/salsina/Computer-Architecture-CA3.git,2021-03-10 21:11:52+00:00,MIPS processor - version2(multi-cycle),salsina/Computer-Architecture-CA3,Verilog,Computer-Architecture-CA3,16,1,2021-07-04 21:14:54+00:00,0
12110,350079518,https://github.com/TheSUPERCD/EE5516_VLSI_Architectures.git,2021-03-21 18:07:25+00:00,,TheSUPERCD/EE5516_VLSI_Architectures,Verilog,EE5516_VLSI_Architectures,47,1,2022-12-01 13:04:50+00:00,0
12111,351479621,https://github.com/salsina/Computer-Aided-Design-CA1-phase1.git,2021-03-25 15:10:24+00:00, Review on logic design and introduction to FPGA bit-stream ,salsina/Computer-Aided-Design-CA1-phase1,Verilog,Computer-Aided-Design-CA1-phase1,2166,1,2021-07-04 21:14:48+00:00,0
12112,350435233,https://github.com/lucianobajr/risc-v.git,2021-03-22 17:41:48+00:00,datapath risc-v with pipeline,lucianobajr/risc-v,Verilog,risc-v,53,1,2022-09-16 12:02:38+00:00,0
12113,348295602,https://github.com/shubham11941140/Logic-Design-.git,2021-03-16 09:59:07+00:00,Contains verilog files and encoding files used in Logic Design,shubham11941140/Logic-Design-,Verilog,Logic-Design-,11,1,2021-09-15 07:46:30+00:00,0
12114,346098934,https://github.com/splinedrive/my_multiplier.git,2021-03-09 18:06:07+00:00,"one cycle unsigned multiplier, don't cares of resources fpga or asic structures",splinedrive/my_multiplier,Verilog,my_multiplier,84,1,2021-12-22 00:09:40+00:00,0
12115,344643272,https://github.com/xzg5101/MIPS-5-Stage-Piplined-CPU.git,2021-03-05 00:03:23+00:00,,xzg5101/MIPS-5-Stage-Piplined-CPU,Verilog,MIPS-5-Stage-Piplined-CPU,1036,1,2023-04-28 15:07:44+00:00,0
12116,355998314,https://github.com/xingyuli9961/EE290-finalprojectbackpup.git,2021-04-08 17:39:24+00:00,,xingyuli9961/EE290-finalprojectbackpup,Verilog,EE290-finalprojectbackpup,22641,1,2024-06-03 20:33:28+00:00,1
12117,345324146,https://github.com/wakass/europa.git,2021-03-07 11:05:23+00:00,FPGA based single PCB frontpanel and module for modular synthesis.,wakass/europa,Verilog,europa,36773,1,2021-05-22 14:38:06+00:00,0
12118,346493902,https://github.com/salsina/Computer-Architecture-CA4-pipeline.git,2021-03-10 21:14:44+00:00,MIPS processor - version 3(Pipeline),salsina/Computer-Architecture-CA4-pipeline,Verilog,Computer-Architecture-CA4-pipeline,20,1,2021-07-04 21:14:53+00:00,0
12119,352721658,https://github.com/shreytheshreyas/EE2026-Project---The-Sky-is-Falling.git,2021-03-29 17:05:20+00:00,"Team Project my partner and I made during the course of the module using verilog, Basys3, an OLED and Mic",shreytheshreyas/EE2026-Project---The-Sky-is-Falling,Verilog,EE2026-Project---The-Sky-is-Falling,19,1,2021-03-31 17:43:39+00:00,0
12120,355953325,https://github.com/GuessWhoIAm-MyGithub/RISCV-SingleCycleCpu.git,2021-04-08 15:06:23+00:00,,GuessWhoIAm-MyGithub/RISCV-SingleCycleCpu,Verilog,RISCV-SingleCycleCpu,44,1,2023-01-26 11:21:36+00:00,0
12121,344830095,https://github.com/El-Gayar/ITI41-PCI.git,2021-03-05 14:07:51+00:00,,El-Gayar/ITI41-PCI,Verilog,ITI41-PCI,14,1,2023-05-17 05:19:57+00:00,0
12122,347814676,https://github.com/tan-giang/calc-tb-uvm.git,2021-03-15 02:40:45+00:00,Design testbench for calculator using UVM-1.2,tan-giang/calc-tb-uvm,Verilog,calc-tb-uvm,295,1,2021-07-20 15:50:05+00:00,0
12123,351311872,https://github.com/97anand/divide_by_two_circuit.git,2021-03-25 04:47:50+00:00,,97anand/divide_by_two_circuit,Verilog,divide_by_two_circuit,20,1,2021-03-25 05:36:21+00:00,0
12124,352700122,https://github.com/Alen-Issac-Cherian/verilog_image_filters.git,2021-03-29 15:54:40+00:00,,Alen-Issac-Cherian/verilog_image_filters,Verilog,verilog_image_filters,44,1,2023-09-15 01:11:40+00:00,0
12125,355334761,https://github.com/rlchen1/Pipelined-Microprocessor.git,2021-04-06 21:30:17+00:00,,rlchen1/Pipelined-Microprocessor,Verilog,Pipelined-Microprocessor,2170,1,2021-04-06 21:43:16+00:00,0
12126,352728437,https://github.com/pdp11gy/DEC-RL02-01-disk-emulator-reader-cloner-writer.git,2021-03-29 17:28:37+00:00,rl02-01-disk-emulator-reader-cloner-(writer),pdp11gy/DEC-RL02-01-disk-emulator-reader-cloner-writer,Verilog,DEC-RL02-01-disk-emulator-reader-cloner-writer,75676,1,2022-12-27 10:20:33+00:00,0
12127,351196924,https://github.com/xinoip/mips32-cpu.git,2021-03-24 19:17:41+00:00,MIPS Architecture 32 bit CPU in Verilog Quartus,xinoip/mips32-cpu,Verilog,mips32-cpu,765,1,2024-07-05 11:34:05+00:00,0
12128,346625753,https://github.com/doug65536/toycore.git,2021-03-11 08:10:51+00:00,Out-of-order verilog CPU implementation,doug65536/toycore,Verilog,toycore,52,1,2021-05-07 00:50:51+00:00,0
12129,350938471,https://github.com/sunxiuqi-stacked/ee4218_project.git,2021-03-24 03:49:36+00:00,,sunxiuqi-stacked/ee4218_project,Verilog,ee4218_project,2528,1,2024-02-16 12:24:15+00:00,0
12130,351012701,https://github.com/JeevanNataraju/16_BIT_RISC_PROCESSOR.git,2021-03-24 09:04:16+00:00,Design of custom 16 Bit RISC Processor using Verilog,JeevanNataraju/16_BIT_RISC_PROCESSOR,Verilog,16_BIT_RISC_PROCESSOR,34,1,2024-02-24 13:22:39+00:00,0
12131,346059796,https://github.com/Netnod/siphash.git,2021-03-09 15:51:02+00:00,SIPHASH core written in Verilog,Netnod/siphash,Verilog,siphash,23,1,2022-01-29 23:21:14+00:00,0
12132,346056313,https://github.com/Netnod/aes-siv.git,2021-03-09 15:39:07+00:00,AES-SIV core written in Verilog,Netnod/aes-siv,Verilog,aes-siv,102,1,2022-01-29 23:22:27+00:00,0
12133,347951169,https://github.com/kadirhzrc/bird-design-in-fpga.git,2021-03-15 11:58:34+00:00,,kadirhzrc/bird-design-in-fpga,Verilog,bird-design-in-fpga,1624,1,2021-05-13 22:45:15+00:00,0
12134,349677488,https://github.com/Deepak1338/Medical_Ultrasound.git,2021-03-20 09:11:45+00:00,,Deepak1338/Medical_Ultrasound,Verilog,Medical_Ultrasound,73,1,2021-09-29 10:55:41+00:00,0
12135,349873865,https://github.com/perfect-DDD/My-LeetCode.git,2021-03-21 01:28:04+00:00,Daily record.,perfect-DDD/My-LeetCode,Verilog,My-LeetCode,33228,1,2021-12-25 02:13:39+00:00,0
12136,352230463,https://github.com/tangerine1202/EECS207001-Logic-Design-Lab.git,2021-03-28 03:16:21+00:00,The team assignments and projects of LDL.,tangerine1202/EECS207001-Logic-Design-Lab,Verilog,EECS207001-Logic-Design-Lab,157365,1,2022-11-03 16:02:39+00:00,0
12137,356051189,https://github.com/yangli900520/FPGA-design.git,2021-04-08 21:21:45+00:00,hardware design related,yangli900520/FPGA-design,Verilog,FPGA-design,342,1,2021-04-08 21:53:54+00:00,0
12138,353440260,https://github.com/Yashwant4777/Improved-Hardware-design-of-Matrix-Multiplier.git,2021-03-31 17:38:47+00:00,,Yashwant4777/Improved-Hardware-design-of-Matrix-Multiplier,Verilog,Improved-Hardware-design-of-Matrix-Multiplier,90,1,2021-04-01 10:39:57+00:00,0
12139,352126744,https://github.com/ain1084/serial_audio_encoder.git,2021-03-27 16:52:07+00:00,Serial audio encoder,ain1084/serial_audio_encoder,Verilog,serial_audio_encoder,18,1,2023-07-03 00:15:17+00:00,1
12140,353747829,https://github.com/Infineon/sx3_data_slavefifo_example.git,2021-04-01 15:39:22+00:00,"FPGA source code that can be used to test SX3 data parts (CYUSB3015 / CYUSB3016). Three modes are supported. 1- IN only, 2- OUT only, 3- IN + OUT only",Infineon/sx3_data_slavefifo_example,Verilog,sx3_data_slavefifo_example,462,1,2023-07-20 23:46:36+00:00,0
12141,354093973,https://github.com/zliao555/three_phase_FCML.git,2021-04-02 17:55:31+00:00,,zliao555/three_phase_FCML,Verilog,three_phase_FCML,88,1,2022-06-04 08:17:19+00:00,0
12142,347482146,https://github.com/M-Gurgel/HDLBitsSolutions.git,2021-03-13 21:26:16+00:00,Solutions from HDLBits,M-Gurgel/HDLBitsSolutions,Verilog,HDLBitsSolutions,51,1,2022-03-10 23:36:58+00:00,0
12143,346063202,https://github.com/Netnod/nts_noncegen.git,2021-03-09 16:01:47+00:00,Nonce generator core written in Verilog,Netnod/nts_noncegen,Verilog,nts_noncegen,25,1,2022-01-29 23:20:00+00:00,0
12144,346494420,https://github.com/salsina/Computer-Architecture-CA5-cache.git,2021-03-10 21:17:04+00:00,cache hit and miss calculator,salsina/Computer-Architecture-CA5-cache,Verilog,Computer-Architecture-CA5-cache,11,1,2021-07-04 21:14:52+00:00,0
12145,347948814,https://github.com/kadirhzrc/fpga-7segment-keypad-connection.git,2021-03-15 11:50:36+00:00,,kadirhzrc/fpga-7segment-keypad-connection,Verilog,fpga-7segment-keypad-connection,251,1,2021-05-13 22:45:27+00:00,0
12146,351322294,https://github.com/97anand/Divide_by_4_circuit.git,2021-03-25 05:43:58+00:00,,97anand/Divide_by_4_circuit,Verilog,Divide_by_4_circuit,54,1,2021-03-28 18:09:43+00:00,0
12147,352897253,https://github.com/Wder4/ICC.git,2021-03-30 06:41:54+00:00,IC Contest,Wder4/ICC,Verilog,ICC,9883,1,2022-01-10 05:20:47+00:00,0
12148,352437824,https://github.com/ToTamire/PIPE_REG.git,2021-03-28 21:02:18+00:00,Pipeline register,ToTamire/PIPE_REG,Verilog,PIPE_REG,24,1,2022-01-24 19:01:24+00:00,0
12149,355263121,https://github.com/adriandrag18/RISC_V_Verilog.git,2021-04-06 16:46:27+00:00,,adriandrag18/RISC_V_Verilog,Verilog,RISC_V_Verilog,1215,1,2022-03-04 18:39:04+00:00,0
12150,353992236,https://github.com/ZahraMousaviZiabari/Processor-Components.git,2021-04-02 10:58:28+00:00,"These files are various components of a processor, and I implemented them using Verilog.",ZahraMousaviZiabari/Processor-Components,Verilog,Processor-Components,4,1,2021-04-02 11:00:20+00:00,0
12151,356021157,https://github.com/abdallahabusedo/CMP305-introduction-Verilog.git,2021-04-08 19:06:40+00:00,introduction to Verilog in Integrated Circuit Design And VLSI technology,abdallahabusedo/CMP305-introduction-Verilog,Verilog,CMP305-introduction-Verilog,6,1,2021-04-29 19:33:05+00:00,0
12152,349906615,https://github.com/AnkitaMoholkar/D-ff-.git,2021-03-21 05:16:54+00:00,,AnkitaMoholkar/D-ff-,Verilog,D-ff-,4,1,2021-03-21 07:06:04+00:00,0
12153,354146768,https://github.com/mfkiwl/ecrv32.git,2021-04-02 22:23:13+00:00,A simple RISC-V implementation running on Arty S7-25 FPGA boards,mfkiwl/ecrv32,,ecrv32,2967,1,2023-12-14 13:05:02+00:00,0
12154,352425502,https://github.com/kooscode/fpga-timer.git,2021-03-28 19:57:58+00:00,High Resolution FPGA timer,kooscode/fpga-timer,Verilog,fpga-timer,124,1,2023-12-27 11:45:16+00:00,0
12155,345135267,https://github.com/HumanBeingXenon/function-generator.git,2021-03-06 16:04:53+00:00,A naive signal generator using Verilog HDL.,HumanBeingXenon/function-generator,Verilog,function-generator,10067,1,2024-07-12 13:37:00+00:00,0
12156,348093632,https://github.com/mr-gaurav/Traffic-Signal-Controller.git,2021-03-15 19:13:10+00:00,,mr-gaurav/Traffic-Signal-Controller,Verilog,Traffic-Signal-Controller,4,1,2021-04-23 20:49:15+00:00,0
12157,348448640,https://github.com/tbchhetri/VerilogProjects.git,2021-03-16 18:14:50+00:00,,tbchhetri/VerilogProjects,Verilog,VerilogProjects,465,1,2021-04-07 23:11:04+00:00,0
12158,345255347,https://github.com/bhayame/Slug-Cross-FPGA.git,2021-03-07 04:07:35+00:00,"'Slug Cross' arcade game on Basys3 FPGA board, consisting of controllable 'slug' navigating around obstacles",bhayame/Slug-Cross-FPGA,Verilog,Slug-Cross-FPGA,10489,1,2022-03-13 22:20:43+00:00,1
12159,347818443,https://github.com/emanuel-bs/CTF.git,2021-03-15 02:58:46+00:00,"Notes, writeups, stuff",emanuel-bs/CTF,Verilog,CTF,472,1,2022-01-08 17:43:23+00:00,0
12160,352978976,https://github.com/kanishk333gupta/Verilog-Project.git,2021-03-30 11:37:00+00:00,"Verilog project on linear feedback shift register , complete feedback shift register and barrel register",kanishk333gupta/Verilog-Project,Verilog,Verilog-Project,12,1,2021-05-06 12:06:58+00:00,1
12161,346058238,https://github.com/sujansr/Implementation-of-GPU-on-FPGA.git,2021-03-09 15:45:43+00:00,,sujansr/Implementation-of-GPU-on-FPGA,Verilog,Implementation-of-GPU-on-FPGA,4,1,2021-06-17 13:25:26+00:00,1
12162,346492561,https://github.com/salsina/Computer-Architecture-CA2.git,2021-03-10 21:08:20+00:00,MIPS version1,salsina/Computer-Architecture-CA2,Verilog,Computer-Architecture-CA2,101,1,2021-07-04 21:14:55+00:00,0
12163,347321317,https://github.com/leo304git/Square-Root-Calculator-HDL.git,2021-03-13 09:00:25+00:00,,leo304git/Square-Root-Calculator-HDL,Verilog,Square-Root-Calculator-HDL,610,1,2021-05-13 23:35:44+00:00,0
12164,354741278,https://github.com/Ikarthikmb/VerilogFod.git,2021-04-05 06:28:05+00:00,,Ikarthikmb/VerilogFod,Verilog,VerilogFod,2520,1,2023-11-06 02:33:45+00:00,0
12165,352387409,https://github.com/jvarnon1/ECE459PUF-Maker.git,2021-03-28 17:02:15+00:00,,jvarnon1/ECE459PUF-Maker,Verilog,ECE459PUF-Maker,26601,1,2023-04-24 00:06:59+00:00,0
12166,348704906,https://github.com/lsj30224/Baugh-Wooly-Multiplier.git,2021-03-17 12:40:40+00:00,"Baugh-Wooly Multiplier, 보울리 고속승산기",lsj30224/Baugh-Wooly-Multiplier,Verilog,Baugh-Wooly-Multiplier,6,1,2023-11-13 14:58:49+00:00,0
12167,348383295,https://github.com/ifrozenwhale/digital-logic.git,2021-03-16 14:42:18+00:00,数字逻辑的部分实验和project。,ifrozenwhale/digital-logic,Verilog,digital-logic,27,1,2021-04-10 06:37:55+00:00,1
12168,347071890,https://github.com/mpdg837/Korelator-Cyfrowy.git,2021-03-12 13:15:12+00:00,"Projekt zaliczeniowy w ramach przedmiotu ""Systemy Cyfrowe"". Projekt miał na celu stworzenie układu DSP do pomiaru odległości za pomocą odbitego światła lasera. Wykonano układ który można finalnie uruchomić na płytce Cyclone IV Altera (model EP4CE6E22), który można sterować bezpośrednio na płytce. Objaśnienie projektu znajduje się w załączonym do repozytorium raporcie",mpdg837/Korelator-Cyfrowy,Verilog,Korelator-Cyfrowy,18160,1,2023-04-23 23:09:29+00:00,0
12169,353225789,https://github.com/gabriellopez23/BinaryCounter.git,2021-03-31 04:32:48+00:00,"A simple binary counter. Adds 1 every clock cycle, counting up to 15. Made using the book ""Designing Video Game Hardware in Verilog""",gabriellopez23/BinaryCounter,Verilog,BinaryCounter,2,1,2022-05-31 23:51:07+00:00,0
12170,352997059,https://github.com/Vokerlee/FPGA-MIPT-Course.git,2021-03-30 12:42:28+00:00,"This repo contains educational projects, connected with FPGA. All program are written for Altera Quartus IV.",Vokerlee/FPGA-MIPT-Course,Verilog,FPGA-MIPT-Course,13053,1,2023-05-21 11:28:57+00:00,0
12171,351666767,https://github.com/dajoariando/ESR_HDLv1_2021_Quartus.git,2021-03-26 04:58:23+00:00,ESR spectrometer controller (Quartus HDL design),dajoariando/ESR_HDLv1_2021_Quartus,Verilog,ESR_HDLv1_2021_Quartus,10004,1,2022-06-16 06:19:04+00:00,0
12172,350352688,https://github.com/shasikaud/fpga_processor.git,2021-03-22 13:24:52+00:00,,shasikaud/fpga_processor,Verilog,fpga_processor,20998,1,2022-09-11 03:30:46+00:00,0
12173,347228417,https://github.com/Alireza1999/DigitalCircuitLab.git,2021-03-12 23:53:49+00:00,,Alireza1999/DigitalCircuitLab,Verilog,DigitalCircuitLab,5319,1,2023-11-20 08:18:38+00:00,0
12174,356413281,https://github.com/ray979/EECS112L-MIPS-32-Processor.git,2021-04-09 22:31:55+00:00,,ray979/EECS112L-MIPS-32-Processor,Verilog,EECS112L-MIPS-32-Processor,18,1,2024-02-03 21:58:35+00:00,0
12175,349666965,https://github.com/soham1192k/CS220-Computer-Organisation.git,2021-03-20 08:20:18+00:00,,soham1192k/CS220-Computer-Organisation,Verilog,CS220-Computer-Organisation,2527,1,2024-02-19 03:19:58+00:00,0
12176,348475920,https://github.com/MogoBagginz/Laser-Based-FSO-TinyFPGA-BX.git,2021-03-16 20:00:02+00:00,,MogoBagginz/Laser-Based-FSO-TinyFPGA-BX,Verilog,Laser-Based-FSO-TinyFPGA-BX,4,1,2023-12-17 10:04:49+00:00,0
12177,346062814,https://github.com/Netnod/nts.git,2021-03-09 16:00:37+00:00,"NTS core written in Verilog.  This is just a core, see the FPGA_NTP_SERVER project for a complete implementation of the NTS protocol in a FPGA.",Netnod/nts,Verilog,nts,721,1,2022-01-29 23:20:22+00:00,0
12178,350390552,https://github.com/julliatran/c4HoloPyramid.git,2021-03-22 15:16:54+00:00,18-500: Capstone project for Spring 2021,julliatran/c4HoloPyramid,Verilog,c4HoloPyramid,462,1,2021-04-21 14:39:56+00:00,0
12179,353656304,https://github.com/Yashwant4777/9-Bit_UART_Module.git,2021-04-01 10:08:00+00:00,,Yashwant4777/9-Bit_UART_Module,Verilog,9-Bit_UART_Module,6,1,2021-04-01 10:39:58+00:00,0
12180,352819419,https://github.com/paulorodrigues07/iverilog.git,2021-03-30 00:12:24+00:00,,paulorodrigues07/iverilog,Verilog,iverilog,13,1,2021-08-20 14:06:07+00:00,0
12181,353848063,https://github.com/jack12324/RGBSetMeFree.git,2021-04-01 23:06:34+00:00,554 Project,jack12324/RGBSetMeFree,Verilog,RGBSetMeFree,37394,1,2021-05-07 19:38:00+00:00,0
12182,354242892,https://github.com/miyakelp/FPGA_mnist_randomforest_pipeline.git,2021-04-03 08:48:52+00:00,,miyakelp/FPGA_mnist_randomforest_pipeline,Verilog,FPGA_mnist_randomforest_pipeline,112,1,2021-05-19 18:11:31+00:00,0
12183,345945698,https://github.com/wufeng15226/ComputerOrganization.git,2021-03-09 09:07:25+00:00,,wufeng15226/ComputerOrganization,Verilog,ComputerOrganization,53600,1,2021-12-11 04:25:21+00:00,0
12184,352188001,https://github.com/shar-rahman/finite-state-machine.git,2021-03-27 22:10:16+00:00,,shar-rahman/finite-state-machine,Verilog,finite-state-machine,3,1,2022-05-15 22:39:33+00:00,0
12185,350057183,https://github.com/PriyankaPeri/AES_FPGA.git,2021-03-21 16:38:28+00:00,Verilog implementation of AES-128 algorithm for hardware acceleration.,PriyankaPeri/AES_FPGA,Verilog,AES_FPGA,44,1,2023-09-03 13:45:37+00:00,0
12186,347451193,https://github.com/hizbi-github/Four_Way_Traffic_Lights_On_FPGA.git,2021-03-13 18:42:19+00:00,A 4-way traffic lights system based on Nexys-2 FPGA board written in Verilog.,hizbi-github/Four_Way_Traffic_Lights_On_FPGA,Verilog,Four_Way_Traffic_Lights_On_FPGA,4855,1,2023-11-25 06:17:44+00:00,0
12187,344996250,https://github.com/liuyangme/HDLBits.git,2021-03-06 03:31:04+00:00,HDLBits刷题记录（基于Verilog）,liuyangme/HDLBits,Verilog,HDLBits,963,1,2023-01-28 04:42:27+00:00,0
12188,345399375,https://github.com/ahmadsalimi/DigitalSystemsDesignLab.git,2021-03-07 16:44:14+00:00,Sharif University of Technology DSD Lab,ahmadsalimi/DigitalSystemsDesignLab,Verilog,DigitalSystemsDesignLab,6406,1,2024-04-22 18:13:49+00:00,0
12189,367424771,https://github.com/schlae/graphics-gremlin.git,2021-05-14 16:45:09+00:00,Open source retro ISA video card,schlae/graphics-gremlin,Verilog,graphics-gremlin,1159,509,2024-10-26 00:30:09+00:00,27
12190,360813256,https://github.com/LeiWang1999/ZYNQ-NVDLA.git,2021-04-23 08:20:35+00:00,NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.,LeiWang1999/ZYNQ-NVDLA,Verilog,ZYNQ-NVDLA,102805,305,2024-10-29 00:56:04+00:00,61
12191,365439563,https://github.com/WangXuan95/FPGA-CAN.git,2021-05-08 06:40:35+00:00,An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。,WangXuan95/FPGA-CAN,Verilog,FPGA-CAN,426,215,2024-10-21 22:46:11+00:00,67
12192,364403964,https://github.com/eminfedar/fedar-f1-rv64im.git,2021-05-04 22:39:21+00:00,5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.,eminfedar/fedar-f1-rv64im,Verilog,fedar-f1-rv64im,2907,186,2024-10-11 09:55:50+00:00,18
12193,358794892,https://github.com/AugustinJose1221/FPGA-Build.git,2021-04-17 05:40:16+00:00,A novel architectural design for stitching video streams in real-time on an FPGA. ,AugustinJose1221/FPGA-Build,Verilog,FPGA-Build,33653,111,2024-10-24 08:32:26+00:00,27
12194,361744289,https://github.com/jbilander/SF500.git,2021-04-26 12:36:34+00:00,"Spitfire 500, A low-end 14 MHz Accelerator with IDE and 4/8 MB fast RAM for the Amiga 500.",jbilander/SF500,Verilog,SF500,15555,62,2024-10-18 05:31:20+00:00,5
12195,366142849,https://github.com/ultraembedded/core_uriscv.git,2021-05-10 18:40:27+00:00,Another tiny RISC-V implementation,ultraembedded/core_uriscv,Verilog,core_uriscv,67,52,2024-10-04 07:42:38+00:00,13
12196,366155826,https://github.com/ultraembedded/core_axi_cache.git,2021-05-10 19:35:39+00:00,"128KB AXI cache (32-bit in, 256-bit out)",ultraembedded/core_axi_cache,Verilog,core_axi_cache,19,44,2024-10-22 01:58:01+00:00,5
12197,361717437,https://github.com/efabless/caravel_user_project_analog.git,2021-04-26 11:01:28+00:00,,efabless/caravel_user_project_analog,Verilog,caravel_user_project_analog,3007,44,2024-10-13 09:10:39+00:00,88
12198,359409118,https://github.com/tharunchitipolu/Dadda-Multiplier-using-CSA.git,2021-04-19 09:53:42+00:00,"Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.",tharunchitipolu/Dadda-Multiplier-using-CSA,Verilog,Dadda-Multiplier-using-CSA,20,33,2024-09-06 03:15:03+00:00,6
12199,367232143,https://github.com/furrtek/Arcade-TMNT_MiSTer.git,2021-05-14 02:51:10+00:00,Konami's Teenage Mutant Ninja Turtles for the MiSTer FPGA platform,furrtek/Arcade-TMNT_MiSTer,Verilog,Arcade-TMNT_MiSTer,3187,30,2024-10-15 13:43:18+00:00,8
12200,357229115,https://github.com/LSTM-Kirigaya/ComputerDesignExperiment.git,2021-04-12 14:41:09+00:00,计算机组成原理的实验，包括单周期CPU和五级流水线CPU的verilog实现,LSTM-Kirigaya/ComputerDesignExperiment,Verilog,ComputerDesignExperiment,12121,30,2024-09-10 01:46:18+00:00,4
12201,359838861,https://github.com/xlxlqqq/DigSysDes_EGo1.git,2021-04-20 14:09:45+00:00,Some code made for digital system design lessons and homework.,xlxlqqq/DigSysDes_EGo1,Verilog,DigSysDes_EGo1,2211,30,2023-09-13 06:07:23+00:00,1
12202,358581018,https://github.com/fpgadeveloper/ethernet-fmc-processorless.git,2021-04-16 11:45:28+00:00,Example designs for using Ethernet FMC without a processor (ie. state machine based),fpgadeveloper/ethernet-fmc-processorless,Verilog,ethernet-fmc-processorless,273,27,2024-08-26 15:38:30+00:00,7
12203,362416697,https://github.com/FPGA-Research-Manchester/eFPGA---RTL-to-GDS-with-SKY130.git,2021-04-28 09:48:05+00:00,This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk,FPGA-Research-Manchester/eFPGA---RTL-to-GDS-with-SKY130,Verilog,eFPGA---RTL-to-GDS-with-SKY130,13419,26,2024-10-16 06:16:04+00:00,12
12204,367655460,https://github.com/Starrynightzyq/Delta-Sigma-Modulator.git,2021-05-15 14:41:41+00:00,Delta-Sigma modulator (DSM) for fractional phase locked loop.,Starrynightzyq/Delta-Sigma-Modulator,Verilog,Delta-Sigma-Modulator,21008,24,2024-09-26 09:20:46+00:00,5
12205,367017984,https://github.com/LIV2/GottaGoFastRAM2000.git,2021-05-13 10:47:21+00:00,8MB autoconfig fast memory for the Amiga 2000,LIV2/GottaGoFastRAM2000,Verilog,GottaGoFastRAM2000,935,24,2024-04-27 09:33:52+00:00,2
12206,362879751,https://github.com/sumukhathrey/Verilog_ASIC_Design.git,2021-04-29 16:26:17+00:00,Verilog for ASIC Design,sumukhathrey/Verilog_ASIC_Design,Verilog,Verilog_ASIC_Design,96319,24,2024-09-23 04:38:11+00:00,1
12207,366158493,https://github.com/PS-FPGA/ps-fpga.git,2021-05-10 19:47:40+00:00,The PS-FPGA project (top level),PS-FPGA/ps-fpga,Verilog,ps-fpga,275,22,2024-08-19 15:02:34+00:00,8
12208,364444884,https://github.com/yang-le/riscv_cpu.git,2021-05-05 02:51:26+00:00,a simple riscv cpu,yang-le/riscv_cpu,Verilog,riscv_cpu,166,21,2024-08-10 12:06:42+00:00,3
12209,358416345,https://github.com/Xilinx/pcie_qdma_ats_example.git,2021-04-15 23:11:39+00:00,,Xilinx/pcie_qdma_ats_example,Verilog,pcie_qdma_ats_example,7006,20,2024-10-25 04:30:59+00:00,5
12210,361747559,https://github.com/sadrasabouri/CORDIC.git,2021-04-26 12:47:49+00:00,Implementation of CORDIC Algorithms Using Verilog,sadrasabouri/CORDIC,Verilog,CORDIC,99,19,2024-10-19 20:49:44+00:00,2
12211,363762542,https://github.com/tomverbeure/jtag_uart_example.git,2021-05-02 22:23:59+00:00,Mini CPU design with JTAG UART support,tomverbeure/jtag_uart_example,Verilog,jtag_uart_example,90,18,2024-07-18 21:01:24+00:00,7
12212,363614575,https://github.com/VincentWang1998/ai_on_chip_project1.git,2021-05-02 09:38:10+00:00,tpu-systolic-array-weight-stationary,VincentWang1998/ai_on_chip_project1,Verilog,ai_on_chip_project1,4404,18,2024-09-24 03:41:16+00:00,2
12213,362878368,https://github.com/Chair-for-Security-Engineering/AGEMA.git,2021-04-29 16:21:07+00:00,Automated Generation of Masked Hardware,Chair-for-Security-Engineering/AGEMA,Verilog,AGEMA,31368,16,2024-09-11 11:21:01+00:00,2
12214,361605932,https://github.com/tomverbeure/fpga_quick_ram_update.git,2021-04-26 03:30:06+00:00,Quickly update a bitstream with new RAM contents,tomverbeure/fpga_quick_ram_update,Verilog,fpga_quick_ram_update,78,15,2024-10-05 08:45:59+00:00,3
12215,359620251,https://github.com/efabless/caravel-lite.git,2021-04-19 22:57:45+00:00,,efabless/caravel-lite,Verilog,caravel-lite,1436810,15,2024-09-12 21:14:18+00:00,17
12216,367445775,https://github.com/splinedrive/fpga_rtc_alarm_clock.git,2021-05-14 18:15:13+00:00,fpga i2c rtc oled based clock with alarm supports buzzer,splinedrive/fpga_rtc_alarm_clock,Verilog,fpga_rtc_alarm_clock,117,14,2024-09-30 14:57:46+00:00,2
12217,362118070,https://github.com/thesrsakabuvttchi/VLIW.git,2021-04-27 13:15:16+00:00,This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling. ,thesrsakabuvttchi/VLIW,Verilog,VLIW,197,14,2024-09-12 06:16:56+00:00,0
12218,358234588,https://github.com/Starrynightzyq/Fractional-N-DIV.git,2021-04-15 11:29:42+00:00,A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop,Starrynightzyq/Fractional-N-DIV,Verilog,Fractional-N-DIV,2343,13,2024-07-13 16:33:55+00:00,6
12219,363457337,https://github.com/vsdip/rvmyth_avsddac_interface.git,2021-05-01 16:33:40+00:00,,vsdip/rvmyth_avsddac_interface,Verilog,rvmyth_avsddac_interface,18916,13,2024-08-22 19:48:17+00:00,5
12220,360517879,https://github.com/xhwhht/FPGA_Digital-modulation.git,2021-04-22 12:51:45+00:00,基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK,xhwhht/FPGA_Digital-modulation,Verilog,FPGA_Digital-modulation,46,13,2024-08-26 15:58:49+00:00,2
12221,361221575,https://github.com/v9938/ESE_RC755.git,2021-04-24 17:13:41+00:00,MSX Flash cartridge compatible with 8K bank (KONAMI4),v9938/ESE_RC755,Verilog,ESE_RC755,1831,13,2023-07-07 12:22:21+00:00,2
12222,359494134,https://github.com/mattvenn/xor_vga_fpga.git,2021-04-19 14:44:29+00:00,playing with XOR video patterns on an FPGA,mattvenn/xor_vga_fpga,Verilog,xor_vga_fpga,2660,13,2022-11-09 08:15:16+00:00,1
12223,367847743,https://github.com/splinedrive/i2c_oled_fpga_bresenham.git,2021-05-16 10:24:14+00:00,i2c fpga oled sdd1306 bresenham implementation,splinedrive/i2c_oled_fpga_bresenham,Verilog,i2c_oled_fpga_bresenham,112,12,2024-08-26 13:24:51+00:00,0
12224,368072228,https://github.com/parnabghosh1004/Floating-Point-ALU.git,2021-05-17 05:59:02+00:00,Verilog Gate level Implementation of floating point arithmetic as per IEEE 754,parnabghosh1004/Floating-Point-ALU,Verilog,Floating-Point-ALU,12,11,2024-10-10 04:22:27+00:00,3
12225,358063003,https://github.com/ept221/pet-on-a-chip.git,2021-04-14 22:55:24+00:00,Senior Design,ept221/pet-on-a-chip,Verilog,pet-on-a-chip,12929,11,2024-07-16 08:32:32+00:00,3
12226,362405463,https://github.com/klasnordmark/openlane-examples.git,2021-04-28 09:08:24+00:00,"Examples from the Openlane repository, adapted as Fusesoc cores",klasnordmark/openlane-examples,Verilog,openlane-examples,642,11,2024-07-30 14:01:58+00:00,4
12227,364927675,https://github.com/hsiehong/tpu.git,2021-05-06 13:53:28+00:00,"AIChip 2021 project, NCKU",hsiehong/tpu,Verilog,tpu,10,11,2024-05-15 06:56:09+00:00,0
12228,363417379,https://github.com/Komorebi660/RV32I-CPU.git,2021-05-01 13:31:56+00:00,An implementation of 5-stages RISC-V CPU,Komorebi660/RV32I-CPU,Verilog,RV32I-CPU,16614,10,2024-06-06 13:19:45+00:00,1
12229,359506750,https://github.com/Hariharan-2711/UART-FIFO.git,2021-04-19 15:23:22+00:00,Behavioural design of UART with a FIFO buffer in verilog,Hariharan-2711/UART-FIFO,Verilog,UART-FIFO,13,10,2024-10-07 10:20:18+00:00,3
12230,363212230,https://github.com/splinedrive/i2c_sdd1306_framebuffer.git,2021-04-30 17:25:15+00:00,"It is a fpga implementation of an i2c master, framebuffer for sdd1306 display",splinedrive/i2c_sdd1306_framebuffer,Verilog,i2c_sdd1306_framebuffer,14,10,2024-09-26 04:35:27+00:00,3
12231,360761563,https://github.com/ljl0222/cpu89.git,2021-04-23 04:23:50+00:00,简单改造了自己动手实现CPU的代码,ljl0222/cpu89,Verilog,cpu89,210,9,2024-03-30 17:43:48+00:00,0
12232,357613672,https://github.com/neeraj1397/Performance-Analysis-of-Parallel-Prefix-Adders-Using-Zynq-7000-APSoC.git,2021-04-13 16:07:09+00:00,"Performed a comparative study of Parallel Prefix Adders using Verilog HDL on Zynq-7000 APSoC (PL) from XIlinx. Circuits are simulated, synthesized and implemented using Vivado Design Suite. ",neeraj1397/Performance-Analysis-of-Parallel-Prefix-Adders-Using-Zynq-7000-APSoC,Verilog,Performance-Analysis-of-Parallel-Prefix-Adders-Using-Zynq-7000-APSoC,669,9,2024-10-23 03:17:13+00:00,2
12233,364221109,https://github.com/lingbai-kong/MIPS54-multicycle-CPU.git,2021-05-04 10:37:21+00:00,同济大学CS《计算机组成原理课程设计》暑期作业TongJi University CS computer organization assignment,lingbai-kong/MIPS54-multicycle-CPU,Verilog,MIPS54-multicycle-CPU,24882,9,2024-07-30 16:45:37+00:00,1
12234,364012036,https://github.com/saikat27/riscvofdm.git,2021-05-03 17:41:46+00:00,An OFDM Accelerator for RISC-V based Processors,saikat27/riscvofdm,Verilog,riscvofdm,231,8,2024-06-01 13:53:49+00:00,3
12235,360421133,https://github.com/Syntonie/videomagazines.git,2021-04-22 06:54:03+00:00,Articles from hobbyist electronic magazines about video,Syntonie/videomagazines,Verilog,videomagazines,54275,8,2024-09-28 12:46:36+00:00,1
12236,359589087,https://github.com/korneliuszo/nhci.git,2021-04-19 20:27:08+00:00,USB for Win95 on PCMCIA,korneliuszo/nhci,Verilog,nhci,2106,8,2024-10-04 09:24:36+00:00,0
12237,365179410,https://github.com/MiskaMoska/Multi-NoC.git,2021-05-07 09:17:02+00:00,RTL and UVM test code of a Multi-NoC system,MiskaMoska/Multi-NoC,Verilog,Multi-NoC,3839,8,2024-10-23 09:39:25+00:00,3
12238,358176463,https://github.com/chipsalliance/fpga-interchange-tests.git,2021-04-15 08:01:28+00:00,Repository to run extensive tests on the FPGA interchange format,chipsalliance/fpga-interchange-tests,Verilog,fpga-interchange-tests,3761,8,2023-03-12 09:04:03+00:00,9
12239,357181378,https://github.com/gyd111/NAND-Flash-controller.git,2021-04-12 12:16:05+00:00,MT29F128G based  NAND flash controller,gyd111/NAND-Flash-controller,Verilog,NAND-Flash-controller,87,8,2024-04-09 23:21:26+00:00,0
12240,365208499,https://github.com/kbeckmann/wrapped_gfxdemo.git,2021-05-07 11:15:12+00:00,,kbeckmann/wrapped_gfxdemo,Verilog,wrapped_gfxdemo,6609,7,2023-03-01 09:18:12+00:00,2
12241,367277632,https://github.com/arjunrajasekharan/Tomasulo-Architecture.git,2021-05-14 07:00:59+00:00,Simulation of the Tomasulo algorithm using python and verilog.Python code has been included to simulate dynamic instruction scheduling.This project was done as the part of Computer Architecture course.,arjunrajasekharan/Tomasulo-Architecture,Verilog,Tomasulo-Architecture,72,7,2024-04-28 17:08:27+00:00,2
12242,363685811,https://github.com/dpgao/FMCAD2021.git,2021-05-02 15:37:30+00:00,,dpgao/FMCAD2021,Verilog,FMCAD2021,190,7,2024-06-07 14:24:54+00:00,0
12243,361198100,https://github.com/cjhonlyone/axi-lite-master-interface.git,2021-04-24 15:30:05+00:00,use verilog to config IP with axi-lite interface,cjhonlyone/axi-lite-master-interface,Verilog,axi-lite-master-interface,7,7,2024-09-12 02:25:42+00:00,2
12244,364553572,https://github.com/suisuisi/oldcpu.git,2021-05-05 11:26:42+00:00,Ancient CPU Revelation,suisuisi/oldcpu,Verilog,oldcpu,42711,7,2024-07-12 05:36:31+00:00,2
12245,368006186,https://github.com/icgrp/rosetta_vitis.git,2021-05-16 23:32:34+00:00,,icgrp/rosetta_vitis,Verilog,rosetta_vitis,3485146,6,2023-02-13 07:35:23+00:00,1
12246,362138556,https://github.com/jimmysitu/verilog-axi-formal.git,2021-04-27 14:19:07+00:00,Formal verification for alexforencich/verilog-axi using SymbiYosys,jimmysitu/verilog-axi-formal,Verilog,verilog-axi-formal,65,6,2023-11-18 16:45:01+00:00,1
12247,362771654,https://github.com/mattvenn/wrapped_project_template.git,2021-04-29 10:02:34+00:00,Template project for the Zero to ASIC course group ASIC application,mattvenn/wrapped_project_template,Verilog,wrapped_project_template,89572,6,2023-11-19 23:08:40+00:00,10
12248,359014805,https://github.com/mohammedBadawi/pcie5_RX_LTSSM.git,2021-04-18 00:57:47+00:00,,mohammedBadawi/pcie5_RX_LTSSM,Verilog,pcie5_RX_LTSSM,3507,6,2024-10-18 14:42:13+00:00,0
12249,366502997,https://github.com/gatecat/mistral-test.git,2021-05-11 20:18:33+00:00,,gatecat/mistral-test,Verilog,mistral-test,35,6,2022-05-30 08:42:31+00:00,0
12250,357226983,https://github.com/NCKUMaxSnake/ICContest.git,2021-04-12 14:34:41+00:00,IC contest,NCKUMaxSnake/ICContest,Verilog,ICContest,106990,6,2023-01-30 07:44:09+00:00,1
12251,360675996,https://github.com/ucb-ee290c/OsciBear.git,2021-04-22 20:39:10+00:00,,ucb-ee290c/OsciBear,Verilog,OsciBear,297784,6,2024-02-29 04:40:43+00:00,0
12252,367689116,https://github.com/Cameltr/WHU-CPUwork.git,2021-05-15 17:14:13+00:00,,Cameltr/WHU-CPUwork,Verilog,WHU-CPUwork,35127,6,2024-05-30 01:09:56+00:00,0
12253,368088154,https://github.com/JagrutJadhav/32_bit_MIPS_Pipeline_Datapath_Simulation.git,2021-05-17 07:04:17+00:00,Computer Architecture Project - Understand how the process of execution of the machine code in the MIPS pipelined data path takes place.,JagrutJadhav/32_bit_MIPS_Pipeline_Datapath_Simulation,Verilog,32_bit_MIPS_Pipeline_Datapath_Simulation,2619,6,2023-09-09 10:46:30+00:00,1
12254,367887524,https://github.com/ayaadelhassan/DCNN_Accelerator.git,2021-05-16 13:26:15+00:00,,ayaadelhassan/DCNN_Accelerator,Verilog,DCNN_Accelerator,3732,6,2021-12-09 22:32:36+00:00,1
12255,359852714,https://github.com/verimake-team/verilogic.git,2021-04-20 14:51:32+00:00,,verimake-team/verilogic,Verilog,verilogic,642,6,2023-11-09 16:18:03+00:00,2
12256,361801095,https://github.com/msaligane/opentitan_soc.git,2021-04-26 15:31:10+00:00,,msaligane/opentitan_soc,Verilog,opentitan_soc,37953,6,2024-06-17 17:39:27+00:00,5
12257,363377182,https://github.com/pr-mittal/AES128_Verilog.git,2021-05-01 10:00:09+00:00,,pr-mittal/AES128_Verilog,Verilog,AES128_Verilog,67357,6,2024-05-16 02:57:03+00:00,3
12258,359826264,https://github.com/ylm/gluten-free.git,2021-04-20 13:29:52+00:00,,ylm/gluten-free,Verilog,gluten-free,6859,6,2022-03-26 04:06:38+00:00,1
12259,364495010,https://github.com/Anthon1e/8B-10B-Encoder-Decoder.git,2021-05-05 07:29:02+00:00,"8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunications",Anthon1e/8B-10B-Encoder-Decoder,Verilog,8B-10B-Encoder-Decoder,225,6,2024-10-01 09:54:11+00:00,4
12260,362446876,https://github.com/Elrori/YUV422-10bit-to-RGB888.git,2021-04-28 11:43:02+00:00,,Elrori/YUV422-10bit-to-RGB888,Verilog,YUV422-10bit-to-RGB888,75,5,2024-08-01 14:07:20+00:00,1
12261,362889134,https://github.com/vlsicad/clock-divide-by-n.git,2021-04-29 17:01:26+00:00,"this is verilog code for clock divider by n ,  n may be odd or even , and output clock is 50% duty cycle .",vlsicad/clock-divide-by-n,Verilog,clock-divide-by-n,28,5,2024-07-13 07:15:41+00:00,2
12262,365005407,https://github.com/MarkMLl/tang_nano_as_shipped.git,2021-05-06 18:40:31+00:00,A close approximation of the demo code on Sipeed Tang Nano boards as shipped.,MarkMLl/tang_nano_as_shipped,Verilog,tang_nano_as_shipped,46,5,2023-09-05 05:33:04+00:00,0
12263,359038392,https://github.com/masoudem/logic_lab_2021.git,2021-04-18 03:55:31+00:00,,masoudem/logic_lab_2021,Verilog,logic_lab_2021,554,5,2024-02-06 18:10:59+00:00,14
12264,367538502,https://github.com/eda-rs/netlist.git,2021-05-15 04:25:05+00:00,generic NetList data structure for  VLSI,eda-rs/netlist,Verilog,netlist,18639,5,2023-09-13 15:56:05+00:00,2
12265,357948842,https://github.com/tojauch/riscv-boom-UPEC.git,2021-04-14 15:13:01+00:00,UPEC is a formal approach for detecting vulnerabilities to transient execution attacks in out-of-order processors,tojauch/riscv-boom-UPEC,Verilog,riscv-boom-UPEC,527647,5,2024-10-16 07:18:39+00:00,1
12266,367812581,https://github.com/prajwal1999/4x4-Swittch---Verilog.git,2021-05-16 07:27:01+00:00,4x4 Crossbar switch implemented in verilog,prajwal1999/4x4-Swittch---Verilog,Verilog,4x4-Swittch---Verilog,38,5,2024-04-19 14:32:23+00:00,1
12267,358857915,https://github.com/pbing/J1_BSV.git,2021-04-17 11:13:08+00:00,Forth CPU J1 in Bluespec SystemVerilog (BSV),pbing/J1_BSV,Verilog,J1_BSV,301,5,2023-10-04 11:04:47+00:00,1
12268,365498825,https://github.com/mindstation/DE2_115_Genesis.git,2021-05-08 11:37:14+00:00,FPGA Genesis core,mindstation/DE2_115_Genesis,Verilog,DE2_115_Genesis,13023,5,2024-08-09 14:52:56+00:00,2
12269,358221882,https://github.com/lawrie/blackicemx_zx81.git,2021-04-15 10:41:19+00:00,ZX81 on the Blackice Mx ice40 FPGA board,lawrie/blackicemx_zx81,Verilog,blackicemx_zx81,57,5,2024-10-15 14:13:45+00:00,2
12270,367346753,https://github.com/arjunrajasekharan/16-bit-DADDA-Multiplier.git,2021-05-14 11:50:44+00:00,16-bit DADDA Multiplier design using using 5:2 compressor as the major reduction compressor and 4:2 compressor; and FullAdder and HalfAdder to simulate 3:2 and 2:2 compressors respectively.,arjunrajasekharan/16-bit-DADDA-Multiplier,Verilog,16-bit-DADDA-Multiplier,28,5,2024-02-21 15:11:41+00:00,0
12271,363556951,https://github.com/Ashwin-Rajesh/Verilog_comm.git,2021-05-02 03:21:57+00:00,"Implementation of several common digital communication protocols, to be used in FPGAs.",Ashwin-Rajesh/Verilog_comm,Verilog,Verilog_comm,924,5,2024-01-18 00:55:10+00:00,2
12272,359373143,https://github.com/lawrie/ulx3s_altair_8800.git,2021-04-19 07:48:34+00:00,Altair 8800 on the Ulx3s ECP5 FPGA board,lawrie/ulx3s_altair_8800,Verilog,ulx3s_altair_8800,143,5,2024-07-23 08:02:35+00:00,1
12273,357173332,https://github.com/enics-labs/salamandra.git,2021-04-12 11:49:42+00:00,"infrastructure for loading, analyzing, generating, and storing netlists",enics-labs/salamandra,Verilog,salamandra,1118,4,2024-09-24 10:23:19+00:00,1
12274,364308847,https://github.com/sks9691901/32bit-Floating-Point-ALU-using-Verilog.git,2021-05-04 15:51:44+00:00,32bit Floating Point Arithmetical Logical Unit ,sks9691901/32bit-Floating-Point-ALU-using-Verilog,Verilog,32bit-Floating-Point-ALU-using-Verilog,109,4,2024-03-18 17:46:45+00:00,4
12275,364801865,https://github.com/mfkiwl/ad936x_lvds_if.git,2021-05-06 06:04:11+00:00,ad936x lvds interface,mfkiwl/ad936x_lvds_if,,ad936x_lvds_if,7,4,2024-10-16 06:34:48+00:00,1
12276,362099281,https://github.com/skandaprasad/UART-Verilog.git,2021-04-27 12:10:57+00:00,,skandaprasad/UART-Verilog,Verilog,UART-Verilog,829,4,2021-07-11 12:47:29+00:00,1
12277,362496955,https://github.com/MiSTer-devel/RX-78_MiSTer.git,2021-04-28 14:26:08+00:00,RX-78 core for MiSTer FPGA,MiSTer-devel/RX-78_MiSTer,Verilog,RX-78_MiSTer,6244,4,2023-02-25 05:24:52+00:00,2
12278,362616516,https://github.com/AndresNavarro82/vt52-fpga-ax2.git,2021-04-28 21:56:19+00:00,vt52-fpga port to the TinyFPGA AX2,AndresNavarro82/vt52-fpga-ax2,Verilog,vt52-fpga-ax2,343,4,2021-06-22 21:18:27+00:00,0
12279,361773317,https://github.com/Kyp069/zx128-MiSTer.git,2021-04-26 14:07:31+00:00,ZX Spectrum 128K FPGA implementation for Mister boards,Kyp069/zx128-MiSTer,Verilog,zx128-MiSTer,1768,4,2023-11-17 17:59:51+00:00,1
12280,363685271,https://github.com/XiGua-cooler/Equal_Freq_measurement.git,2021-05-02 15:35:08+00:00,基于Verilog的等精度频率测量法,XiGua-cooler/Equal_Freq_measurement,Verilog,Equal_Freq_measurement,1,4,2023-01-07 11:59:40+00:00,0
12281,359751721,https://github.com/HighLevelWallace/pulpino_project.git,2021-04-20 09:05:34+00:00,,HighLevelWallace/pulpino_project,Verilog,pulpino_project,27262,4,2023-08-31 02:06:39+00:00,1
12282,368085092,https://github.com/LewisChLiu/Tsinghua-MultiCycleCPU.git,2021-05-17 06:52:24+00:00,,LewisChLiu/Tsinghua-MultiCycleCPU,Verilog,Tsinghua-MultiCycleCPU,35,4,2022-12-27 17:09:26+00:00,0
12283,363635974,https://github.com/XiGua-cooler/Manchester_Coding.git,2021-05-02 11:37:03+00:00,基于Verilog的曼彻斯特编码,XiGua-cooler/Manchester_Coding,Verilog,Manchester_Coding,60,4,2023-09-03 04:15:12+00:00,1
12284,360673723,https://github.com/osresearch/train-display.git,2021-04-22 20:28:58+00:00,NS train display LED matrix,osresearch/train-display,Verilog,train-display,6466,4,2023-04-11 15:36:34+00:00,0
12285,361379290,https://github.com/cytvictor/bdic3001j-arch-mips-lite.git,2021-04-25 09:01:04+00:00,Lab project for BDIC3001J MIPS-Lite (WIP),cytvictor/bdic3001j-arch-mips-lite,Verilog,bdic3001j-arch-mips-lite,14,3,2023-01-28 07:47:37+00:00,0
12286,357602368,https://github.com/bhargavchanti/bch-code.git,2021-04-13 15:30:11+00:00,,bhargavchanti/bch-code,Verilog,bch-code,218,3,2024-03-27 13:29:01+00:00,0
12287,367222411,https://github.com/Moorvan/riscv-mini-formal.git,2021-05-14 01:57:23+00:00,通过使用 riscv-formal 框架验证 riscv-mini,Moorvan/riscv-mini-formal,Verilog,riscv-mini-formal,1193,3,2024-01-16 01:53:39+00:00,1
12288,365659935,https://github.com/abdelazeem201/Hardware-Ethernet-Implementation.git,2021-05-09 03:36:59+00:00,A hardware implementation of Ethernet communication on a on the DE2 development board,abdelazeem201/Hardware-Ethernet-Implementation,Verilog,Hardware-Ethernet-Implementation,3593,3,2024-07-08 08:02:57+00:00,0
12289,357083419,https://github.com/ZahraAbtahi/Dosage-Cpu.git,2021-04-12 06:33:07+00:00,"Dosage is a 20 bit risc cpu, based on Harvard architecrure aimed for educational purposes.",ZahraAbtahi/Dosage-Cpu,Verilog,Dosage-Cpu,773,3,2023-12-24 13:33:45+00:00,4
12290,363834693,https://github.com/yoshiki9636/my-riscv-rv32i.git,2021-05-03 06:16:02+00:00,RISC-V RV32I instruction set CPU for study,yoshiki9636/my-riscv-rv32i,Verilog,my-riscv-rv32i,205,3,2024-05-14 07:03:22+00:00,0
12291,362034383,https://github.com/programer-guan/mulaxe_controller.git,2021-04-27 08:17:06+00:00,基于SOC的多轴运动控制器设计,programer-guan/mulaxe_controller,Verilog,mulaxe_controller,36788,3,2024-09-26 08:43:29+00:00,1
12292,358082776,https://github.com/sifferman/ben_eater-gpu.git,2021-04-15 00:49:48+00:00,"Recreation of Ben Eater's ""World's Worst Video Card"" in Verilog",sifferman/ben_eater-gpu,Verilog,ben_eater-gpu,2231,3,2022-02-11 14:44:42+00:00,0
12293,358422959,https://github.com/DfX-NYUAD/Breaking_CAS-Lock.git,2021-04-15 23:51:38+00:00,,DfX-NYUAD/Breaking_CAS-Lock,Verilog,Breaking_CAS-Lock,45698,3,2024-02-02 11:51:50+00:00,1
12294,363428724,https://github.com/pha123661/Five-Stage-RISC-V-Pipeline-Processor-Verilog.git,2021-05-01 14:23:12+00:00,A Verilog implementation of a 5-stage pipeline RISC-V processor.,pha123661/Five-Stage-RISC-V-Pipeline-Processor-Verilog,Verilog,Five-Stage-RISC-V-Pipeline-Processor-Verilog,13860,3,2024-08-15 15:08:37+00:00,1
12295,362390869,https://github.com/samanehrz1374/Design-compiler.git,2021-04-28 08:17:01+00:00,8 bit adder synthesis with Design compiler,samanehrz1374/Design-compiler,Verilog,Design-compiler,6587,3,2024-02-27 03:54:58+00:00,0
12296,362889045,https://github.com/Alen-Issac-Cherian/CAN-Controller-chip-Design.git,2021-04-29 17:01:02+00:00,Verilog Implementation of Controller Area Network protocol in CC770 controller.,Alen-Issac-Cherian/CAN-Controller-chip-Design,Verilog,CAN-Controller-chip-Design,656,3,2024-03-01 01:56:06+00:00,1
12297,358624737,https://github.com/tkarthikeyan132/tomasulo-algorithm.git,2021-04-16 14:24:55+00:00,,tkarthikeyan132/tomasulo-algorithm,Verilog,tomasulo-algorithm,470,3,2021-06-06 07:22:31+00:00,0
12298,358945116,https://github.com/JimmyStones/Pause_MiSTer.git,2021-04-17 17:46:10+00:00,,JimmyStones/Pause_MiSTer,Verilog,Pause_MiSTer,27,3,2022-08-19 14:54:39+00:00,1
12299,363275332,https://github.com/Acc0rdeur/ece_6443_mbist.git,2021-04-30 22:41:15+00:00,Apr 2021 / no dedicated counter or comparator,Acc0rdeur/ece_6443_mbist,Verilog,ece_6443_mbist,25,3,2022-10-27 07:25:08+00:00,1
12300,361437173,https://github.com/KiosWong/MobileNetDilatedZynq.git,2021-04-25 13:32:35+00:00,,KiosWong/MobileNetDilatedZynq,Verilog,MobileNetDilatedZynq,11,3,2024-07-16 10:00:02+00:00,0
12301,363508764,https://github.com/onchipuis/A-Connect.git,2021-05-01 21:16:17+00:00,Custom library for A-Connect training methodology for neural networks. Available only in Keras/TensorFlow.,onchipuis/A-Connect,Verilog,A-Connect,1452,3,2023-03-04 16:56:41+00:00,0
12302,361765294,https://github.com/Kyp069/zx128.git,2021-04-26 13:43:39+00:00,"zx128, a Sinclair ZX Spectrum 128K FPGA implementation",Kyp069/zx128,Verilog,zx128,186,3,2023-11-17 15:32:49+00:00,3
12303,361913756,https://github.com/ArthurTaveiradaRocha/TFGRV.git,2021-04-26 22:45:25+00:00,A RISC-V implementation,ArthurTaveiradaRocha/TFGRV,Verilog,TFGRV,91,3,2024-02-22 14:40:39+00:00,1
12304,368159105,https://github.com/YC-Vertex/DTW-ASIC.git,2021-05-17 11:22:15+00:00,动态时间规整（DTW）算法的硬件加速器，清华大学 2021 春集成电路课程设计大作业,YC-Vertex/DTW-ASIC,Verilog,DTW-ASIC,1161,3,2024-05-24 09:55:17+00:00,0
12305,364276053,https://github.com/reticenceji/toy-riscv-cpu.git,2021-05-04 14:04:34+00:00,用FPGA写的简单的RISCV单周期CPU，支持少数指令,reticenceji/toy-riscv-cpu,Verilog,toy-riscv-cpu,265,3,2022-04-06 09:40:48+00:00,0
12306,364463678,https://github.com/jamon/jspcpu.git,2021-05-05 04:45:54+00:00,,jamon/jspcpu,Verilog,jspcpu,200,3,2021-11-23 14:43:53+00:00,0
12307,365563871,https://github.com/archisman-dey/mips.git,2021-05-08 16:40:20+00:00,Verilog implementation of 32-bit MIPS processor,archisman-dey/mips,Verilog,mips,156,3,2024-08-21 04:44:32+00:00,0
12308,359712237,https://github.com/AndreasKaratzas/graphics-driver.git,2021-04-20 06:45:04+00:00,Custom graphics driver using Verilog on Xilinx FPGA platform.,AndreasKaratzas/graphics-driver,Verilog,graphics-driver,160,3,2024-09-03 05:28:22+00:00,0
12309,357848113,https://github.com/FrancescoBattagin/AXI4-Lite-implementation.git,2021-04-14 09:27:36+00:00,Simple implementation of AXI4 Lite communication protocol in Verilog.,FrancescoBattagin/AXI4-Lite-implementation,Verilog,AXI4-Lite-implementation,55,3,2024-10-26 02:36:59+00:00,0
12310,364799445,https://github.com/zhangbaozhe/mips-five-stage-cpu.git,2021-05-06 05:51:57+00:00,Course project at  CUHK-Shenzhen,zhangbaozhe/mips-five-stage-cpu,Verilog,mips-five-stage-cpu,1174,2,2023-08-17 02:29:19+00:00,0
12311,363405923,https://github.com/aleferri/65HE06.git,2021-05-01 12:35:34+00:00,"Prototype implementation of a Pipelined 16 bit Accumulator CPU, derived by the 6502",aleferri/65HE06,Verilog,65HE06,2931,2,2021-10-24 09:18:34+00:00,0
12312,361781339,https://github.com/xw2519/EE-Mars-Rover.git,2021-04-26 14:31:10+00:00,,xw2519/EE-Mars-Rover,Verilog,EE-Mars-Rover,385749,2,2023-01-28 01:52:48+00:00,0
12313,359286377,https://github.com/racerxdl/riskow-cores.git,2021-04-19 00:49:13+00:00,Riskow Cores using Fusesoc (WIP),racerxdl/riskow-cores,Verilog,riskow-cores,35,2,2021-05-11 03:35:09+00:00,0
12314,364093825,https://github.com/wandergithub/Google_T-rex_Game.git,2021-05-04 00:06:51+00:00,This proyect is a game made with Verilog. Implementing a copy of the T-rex google game using an FPGA in a Spartan 6 with the use of VGA.,wandergithub/Google_T-rex_Game,Verilog,Google_T-rex_Game,4256,2,2023-05-13 15:42:43+00:00,0
12315,362814679,https://github.com/AshwinGhub/Processor-design.git,2021-04-29 12:45:44+00:00,Final year project files and resources,AshwinGhub/Processor-design,Verilog,Processor-design,7869,2,2022-06-27 11:09:13+00:00,9
12316,360870053,https://github.com/klasnordmark/subservient_wrapped.git,2021-04-23 12:03:45+00:00,The Subservient processor wrapped together with some memory for inclusion in the Caravel user project area.,klasnordmark/subservient_wrapped,Verilog,subservient_wrapped,9926,2,2022-01-29 23:09:33+00:00,1
12317,362080185,https://github.com/onedigitallife-net/ZoRAM-Amiga-2000-RAM.git,2021-04-27 11:00:16+00:00,Amiga 2000 Zorro II Fast RAM Expansion,onedigitallife-net/ZoRAM-Amiga-2000-RAM,,ZoRAM-Amiga-2000-RAM,950,2,2023-11-27 02:04:24+00:00,4
12318,359061295,https://github.com/surangamh/register-mode-dma.git,2021-04-18 06:16:49+00:00,A register mode DMA example that demonstrates moving data from a traffic generator to DDR memory,surangamh/register-mode-dma,Verilog,register-mode-dma,22,2,2024-01-25 20:33:04+00:00,3
12319,366504198,https://github.com/Kammann123/ev21g1.git,2021-05-11 20:24:09+00:00,"General purpose processor with a RISC architecture and a five stage pipeline, implemented on a Cyclone IV FPGA using a development board",Kammann123/ev21g1,Verilog,ev21g1,8858,2,2022-02-09 19:13:41+00:00,2
12320,366253062,https://github.com/bahaaEldeen1999/DCNN-IO-module.git,2021-05-11 04:19:03+00:00,,bahaaEldeen1999/DCNN-IO-module,Verilog,DCNN-IO-module,22692,2,2021-08-23 11:48:04+00:00,2
12321,360581305,https://github.com/good4Ya/FPGA-CRC32-8bit.git,2021-04-22 16:16:17+00:00,implement of a CRC32 on FPGA with GMII usable interface,good4Ya/FPGA-CRC32-8bit,Verilog,FPGA-CRC32-8bit,3,2,2024-07-04 14:05:30+00:00,1
12322,363057906,https://github.com/olofk/pdklite.git,2021-04-30 07:12:15+00:00,,olofk/pdklite,Verilog,pdklite,189528,2,2024-08-22 19:22:29+00:00,0
12323,358953047,https://github.com/hust-ccb/avalon-mm-master-template.git,2021-04-17 18:25:34+00:00,用于avalon-mm-master总线接口的内存读写控制器,hust-ccb/avalon-mm-master-template,Verilog,avalon-mm-master-template,57898,2,2024-10-12 10:57:35+00:00,3
12324,366343234,https://github.com/farhan-tallman/pwm_verilog.git,2021-05-11 10:30:19+00:00,basic pwm controller led dimmer based on coolrunner 2,farhan-tallman/pwm_verilog,Verilog,pwm_verilog,3,2,2022-05-19 08:52:31+00:00,0
12325,357932390,https://github.com/kumayu0108/CS220-Assignments.git,2021-04-14 14:22:19+00:00,This repository contains assignments for CS220 course at IIT Kanpur.,kumayu0108/CS220-Assignments,Verilog,CS220-Assignments,20,2,2022-01-25 07:02:08+00:00,0
12326,359306182,https://github.com/Rickyoung221/UCLA-CSM152A-SPRING2021.git,2021-04-19 02:32:13+00:00,UCLA CSM152A course taking in SPRING 2021 quarter. ,Rickyoung221/UCLA-CSM152A-SPRING2021,Verilog,UCLA-CSM152A-SPRING2021,31157,2,2024-02-11 23:20:56+00:00,0
12327,365892700,https://github.com/artiomtz/RISC-V.git,2021-05-10 02:11:52+00:00,5-stage pipeline RISC-V implementation with forwarding and static branch prediction,artiomtz/RISC-V,Verilog,RISC-V,192,2,2024-06-04 02:57:43+00:00,0
12328,367708134,https://github.com/PXVI/ip_vga_ctlr_v.git,2021-05-15 18:52:00+00:00,VGA controller RTL ( soft ip ) in Verilog,PXVI/ip_vga_ctlr_v,Verilog,ip_vga_ctlr_v,23,2,2022-10-25 19:21:28+00:00,0
12329,360108966,https://github.com/JeroenVanC/ScreamRun.git,2021-04-21 09:27:03+00:00,Soclab School project w/ Jonas vannieuwenhuijsen en Jeroen Van Caekenberghe,JeroenVanC/ScreamRun,Verilog,ScreamRun,39838,2,2021-05-22 09:10:23+00:00,0
12330,360062914,https://github.com/voltjia/pacman.git,2021-04-21 06:57:02+00:00,ECE 385 Final Project,voltjia/pacman,Verilog,pacman,54536,2,2021-05-12 08:40:39+00:00,1
12331,366170656,https://github.com/Featherweight-IP/fw-wishbone-sram-ctrl.git,2021-05-10 20:42:22+00:00,"Wishbone SRAM controllers, including support for atomic operations",Featherweight-IP/fw-wishbone-sram-ctrl,Verilog,fw-wishbone-sram-ctrl,20,2,2024-09-20 07:58:43+00:00,0
12332,368201722,https://github.com/sks9691901/Image-Processing-with-VERILOG.git,2021-05-17 13:47:09+00:00,"Operations involved => Red-filter, Green filter,  Blue-filter , Inversion, Grayscale, Brightness variation, Thresholding",sks9691901/Image-Processing-with-VERILOG,Verilog,Image-Processing-with-VERILOG,8267,2,2023-09-15 01:10:44+00:00,0
12333,357252061,https://github.com/yippiez/fpga-stepper-driver.git,2021-04-12 15:49:29+00:00,fpga stepper motor driver implemented in verilog,yippiez/fpga-stepper-driver,Verilog,fpga-stepper-driver,3,2,2022-01-23 20:40:28+00:00,0
12334,360097462,https://github.com/CTmH/singleCycleCPU.git,2021-04-21 08:52:30+00:00,Coursework,CTmH/singleCycleCPU,Verilog,singleCycleCPU,10,2,2023-01-26 11:16:11+00:00,2
12335,368331822,https://github.com/tomgwozdz/fbless-graphics-core.git,2021-05-17 21:58:43+00:00,Framebufferless Graphics Core,tomgwozdz/fbless-graphics-core,Verilog,fbless-graphics-core,123,2,2023-04-07 12:23:36+00:00,0
12336,367215580,https://github.com/jackphj/FPGA_Homework.git,2021-05-14 01:17:37+00:00,自动电梯控制系统,jackphj/FPGA_Homework,Verilog,FPGA_Homework,10,2,2023-11-24 04:14:52+00:00,2
12337,358765677,https://github.com/kunalg123/rvmyth.git,2021-04-17 02:21:33+00:00,,kunalg123/rvmyth,Verilog,rvmyth,42,2,2024-08-22 19:48:56+00:00,1
12338,362733116,https://github.com/ashwaninituk/Sigmoid-Calculation.git,2021-04-29 07:46:46+00:00,Sigmoid Calculation using CORDIC algorithm in Verilog,ashwaninituk/Sigmoid-Calculation,Verilog,Sigmoid-Calculation,4,2,2022-11-20 13:16:03+00:00,0
12339,359088990,https://github.com/shenhanjing/hkust_eesm5020_vlsi_project.git,2021-04-18 08:39:34+00:00,,shenhanjing/hkust_eesm5020_vlsi_project,Verilog,hkust_eesm5020_vlsi_project,4128,2,2023-08-13 15:24:20+00:00,0
12340,361352980,https://github.com/Adhesh148/Tomasulo-Sim.git,2021-04-25 06:49:47+00:00,A Simulation of Tomasulo Algorithm using Python & Verilog,Adhesh148/Tomasulo-Sim,Verilog,Tomasulo-Sim,5848,2,2022-04-01 18:19:13+00:00,0
12341,368035333,https://github.com/ChristopherMoralesA/Arquitectura-RISCV.git,2021-05-17 02:43:05+00:00,Proyecto de Microprocesadores y Microcontroladores,ChristopherMoralesA/Arquitectura-RISCV,Verilog,Arquitectura-RISCV,37,2,2021-06-09 21:34:22+00:00,1
12342,367614091,https://github.com/Talha-Ahmed-1/SPI-Chisel.git,2021-05-15 11:29:13+00:00,,Talha-Ahmed-1/SPI-Chisel,Verilog,SPI-Chisel,145,2,2023-06-25 06:10:55+00:00,1
12343,363483056,https://github.com/anishathalye/deterministic-start-benchmark.git,2021-05-01 18:43:28+00:00,,anishathalye/deterministic-start-benchmark,Verilog,deterministic-start-benchmark,63,2,2023-12-03 07:33:22+00:00,0
12344,362626093,https://github.com/abhishek2002228/DRUM_Approximate_Multiplier.git,2021-04-28 22:46:16+00:00,,abhishek2002228/DRUM_Approximate_Multiplier,Verilog,DRUM_Approximate_Multiplier,1756,2,2023-07-13 16:10:01+00:00,0
12345,366763820,https://github.com/chiplicity/openlane.git,2021-05-12 15:29:41+00:00,,chiplicity/openlane,Verilog,openlane,648468,2,2022-07-27 13:41:45+00:00,0
12346,363067615,https://github.com/kazkojima/x448-fpga.git,2021-04-30 07:52:14+00:00,An FPGA implementation of some curve448 operations,kazkojima/x448-fpga,Verilog,x448-fpga,351,2,2023-07-25 14:45:42+00:00,0
12347,358159773,https://github.com/uestc-panda/d2FPGA.git,2021-04-15 07:00:18+00:00,dive into FPGA,uestc-panda/d2FPGA,Verilog,d2FPGA,39,2,2024-04-14 04:02:07+00:00,2
12348,357738244,https://github.com/GaloisInc/BESSPIN-GFE.git,2021-04-14 01:35:56+00:00,BESSPIN Government Furnished Equipment (GFE).,GaloisInc/BESSPIN-GFE,Verilog,BESSPIN-GFE,1165260,2,2022-10-22 22:58:22+00:00,4
12349,364786458,https://github.com/trietvh/FPGA_vision_processing.git,2021-05-06 04:41:08+00:00,Final Year Project at Monash University working on FPGA Real Time Vision Processing Acceleration,trietvh/FPGA_vision_processing,Verilog,FPGA_vision_processing,349,2,2024-01-21 02:34:25+00:00,0
12350,363858492,https://github.com/gendy-98/Perl_CNN_gen.git,2021-05-03 08:04:03+00:00,,gendy-98/Perl_CNN_gen,Verilog,Perl_CNN_gen,891,2,2021-07-22 21:53:24+00:00,1
12351,367164255,https://github.com/prabuddha1/SAIL_GSC.git,2021-05-13 20:16:21+00:00,,prabuddha1/SAIL_GSC,Verilog,SAIL_GSC,453,2,2023-02-02 00:49:43+00:00,1
12352,367487714,https://github.com/ZeyadTarekk/Combinational-Multiplier.git,2021-05-14 21:55:17+00:00,Combinational Multiplier Using verilog,ZeyadTarekk/Combinational-Multiplier,Verilog,Combinational-Multiplier,846,2,2022-08-22 16:30:01+00:00,0
12353,367891916,https://github.com/AlishKanani/ACA-CSU_Approximate-Adders.git,2021-05-16 13:44:02+00:00,MATLAB and HDL models of ACA-CSU approximate adders,AlishKanani/ACA-CSU_Approximate-Adders,Verilog,ACA-CSU_Approximate-Adders,1571,2,2024-08-19 23:57:43+00:00,2
12354,358862960,https://github.com/samarth1612/Netlist-Viewer-and-Simulator.git,2021-04-17 11:39:11+00:00, A python program that takes input as the .vm files and generates a graph and simulates based on user inputs.,samarth1612/Netlist-Viewer-and-Simulator,Verilog,Netlist-Viewer-and-Simulator,5455,2,2024-10-17 01:43:58+00:00,0
12355,368317730,https://github.com/PauloHJ/ProyectoFinal_SistemasEmbebidosFJ21.git,2021-05-17 20:45:50+00:00,,PauloHJ/ProyectoFinal_SistemasEmbebidosFJ21,Verilog,ProyectoFinal_SistemasEmbebidosFJ21,16229,2,2021-06-11 01:31:50+00:00,0
12356,357609869,https://github.com/Qu-Xiangjun/MIPS_Hardware_Design.git,2021-04-13 15:54:32+00:00,MIPS_Hardware_Design,Qu-Xiangjun/MIPS_Hardware_Design,Verilog,MIPS_Hardware_Design,3701,2,2023-05-07 04:19:43+00:00,2
12357,361074509,https://github.com/daneshvar-amrollahi/Multiplier-Accumulator.git,2021-04-24 05:00:54+00:00,A Verilog implementation of a multiplier accumulator (MAC) unit.,daneshvar-amrollahi/Multiplier-Accumulator,Verilog,Multiplier-Accumulator,2182,2,2022-02-24 07:36:25+00:00,1
12358,363059964,https://github.com/Verywanrui/vivado_ram-asynchronous-FIFO.git,2021-04-30 07:20:47+00:00,use vivado ram ip to generate asynchronous FIFO,Verywanrui/vivado_ram-asynchronous-FIFO,Verilog,vivado_ram-asynchronous-FIFO,29,2,2023-04-17 08:00:21+00:00,0
12359,358706800,https://github.com/jsummer10/MIPS-Processor.git,2021-04-16 20:01:01+00:00,A five-stage pipelined 32-bit MIPS core written in Verilog.,jsummer10/MIPS-Processor,Verilog,MIPS-Processor,1519,2,2024-04-20 14:47:56+00:00,0
12360,357516540,https://github.com/MagicBossDu/SWJTU-.git,2021-04-13 10:42:30+00:00,,MagicBossDu/SWJTU-,Verilog,SWJTU-,538,2,2022-08-10 08:03:24+00:00,0
12361,361998741,https://github.com/Ellen7ions/AlphaCPU.git,2021-04-27 06:03:20+00:00,,Ellen7ions/AlphaCPU,Verilog,AlphaCPU,11467,2,2021-10-25 13:33:55+00:00,1
12362,363949487,https://github.com/navneet-kour/Tomasulo_Verilog.git,2021-05-03 14:04:09+00:00,Implemented a 4 staged pipelined out of order RISC-V processor which uses tomasulo algorithm with reservation stations and reorder buffers. This was a course assignment in Processor Architecture course.,navneet-kour/Tomasulo_Verilog,Verilog,Tomasulo_Verilog,10,2,2023-05-31 11:43:04+00:00,0
12363,361670386,https://github.com/Ellen7ions/ExploreMIPS.git,2021-04-26 08:14:59+00:00,A simple 5-stage pipelined MIPS CPU.,Ellen7ions/ExploreMIPS,Verilog,ExploreMIPS,13665,2,2021-05-31 03:27:40+00:00,0
12364,362862774,https://github.com/IanArko/MIPS_CPU.git,2021-04-29 15:26:25+00:00,This is a functioning MIPS CPU designed in Verilog to run an an xilinx fpga.,IanArko/MIPS_CPU,Verilog,MIPS_CPU,3944,1,2023-03-07 03:33:54+00:00,0
12365,363220040,https://github.com/18nygara/Custom_CPU.git,2021-04-30 17:59:45+00:00,Custom CPU built for a RISC ISA - fully pipelined with forwarding and hazard detection,18nygara/Custom_CPU,Verilog,Custom_CPU,1031,1,2021-05-05 15:36:53+00:00,0
12366,362133161,https://github.com/heiyu0/mCPU.git,2021-04-27 14:02:27+00:00,仿真CPU,heiyu0/mCPU,Verilog,mCPU,3,1,2021-04-27 23:07:58+00:00,1
12367,356475660,https://github.com/mossan-hoshi/iverilog-vscode.git,2021-04-10 05:02:24+00:00,VSCode environment for iverilog(tasks for build  and run),mossan-hoshi/iverilog-vscode,Verilog,iverilog-vscode,16,1,2021-07-13 00:56:28+00:00,1
12368,362226578,https://github.com/JFONLI/piplined-cpu.git,2021-04-27 19:22:45+00:00,Implement Pipelined CPU by using verilog,JFONLI/piplined-cpu,Verilog,piplined-cpu,268,1,2021-04-28 11:10:30+00:00,1
12369,363096443,https://github.com/merledu/azadi_apr.git,2021-04-30 09:48:33+00:00,This repo hold all of the source files and apr file for Azadi SoC.,merledu/azadi_apr,Verilog,azadi_apr,31758,1,2021-09-28 10:43:47+00:00,2
12370,360865182,https://github.com/endeneer/Files-for-My-Favourite-HDL-Workflow-in-ModelSim-and-Quartus.git,2021-04-23 11:44:49+00:00,https://youtube.com/playlist?list=PLSHT1m-5ou5ZhkHk_wnCtQn0pbrVI8jwD,endeneer/Files-for-My-Favourite-HDL-Workflow-in-ModelSim-and-Quartus,Verilog,Files-for-My-Favourite-HDL-Workflow-in-ModelSim-and-Quartus,5,1,2022-09-25 11:24:06+00:00,0
12371,367919916,https://github.com/ShiV-0312/MIPS_PROCESSOR.git,2021-05-16 15:33:20+00:00,32-bits MIPS Processor with 5-stage pipeline,ShiV-0312/MIPS_PROCESSOR,Verilog,MIPS_PROCESSOR,16,1,2023-03-25 16:23:10+00:00,0
12372,359557317,https://github.com/Durrantula/autopipe.git,2021-04-19 18:18:51+00:00,This project automates pipelining of combinational verilog files using forward or backward propagation.,Durrantula/autopipe,Verilog,autopipe,40,1,2021-05-09 16:04:06+00:00,0
12373,357006428,https://github.com/aravind-3105/VLSI-Project.git,2021-04-11 23:53:50+00:00,,aravind-3105/VLSI-Project,Verilog,VLSI-Project,6273,1,2023-02-18 04:40:46+00:00,0
12374,357632965,https://github.com/jay-trash/cpe-487-miner.git,2021-04-13 17:16:25+00:00,,jay-trash/cpe-487-miner,Verilog,cpe-487-miner,170,1,2022-01-10 02:12:02+00:00,1
12375,364266597,https://github.com/bhatiamanav/Final_Processor_Project.git,2021-05-04 13:32:44+00:00,"Implemented a 32 bit, 2 stage Pipelined MIPS Instruction Processor",bhatiamanav/Final_Processor_Project,Verilog,Final_Processor_Project,164,1,2022-06-23 19:23:45+00:00,0
12376,361053308,https://github.com/sz958/MIPS-CPU.git,2021-04-24 02:31:31+00:00,基于MIPS指令集的32位单周期CPU,sz958/MIPS-CPU,Verilog,MIPS-CPU,46,1,2021-08-23 08:20:51+00:00,1
12377,365765042,https://github.com/Russ420/Digital_Systems_Design_IR.git,2021-05-09 13:54:32+00:00,,Russ420/Digital_Systems_Design_IR,Verilog,Digital_Systems_Design_IR,11,1,2021-05-09 16:09:34+00:00,0
12378,364842298,https://github.com/venkatkumar1810/Digital_Clock_Design_24hrs_12hrs.git,2021-05-06 08:40:54+00:00,Problem Statement: Given If the time is set in 24hrs format while running it must run in 12 hrs format ,venkatkumar1810/Digital_Clock_Design_24hrs_12hrs,Verilog,Digital_Clock_Design_24hrs_12hrs,2438,1,2023-03-25 12:27:41+00:00,0
12379,357042506,https://github.com/luweidangwin/FPGA-Scientific-Calculator.git,2021-04-12 03:13:50+00:00,"DE1SOC+VGA, supports Matrixes, Complex Numbers, and other operations",luweidangwin/FPGA-Scientific-Calculator,,FPGA-Scientific-Calculator,7,1,2024-10-04 07:05:01+00:00,0
12380,361825318,https://github.com/praveendhananjaya/CPU-8-bit-FPGA-.git,2021-04-26 16:49:27+00:00,,praveendhananjaya/CPU-8-bit-FPGA-,Verilog,CPU-8-bit-FPGA-,698,1,2021-06-20 06:54:37+00:00,0
12381,357268731,https://github.com/anhtuhk/add_sub_32bit_floating_verilog.git,2021-04-12 16:42:22+00:00,,anhtuhk/add_sub_32bit_floating_verilog,Verilog,add_sub_32bit_floating_verilog,10,1,2021-04-13 16:13:08+00:00,0
12382,358105351,https://github.com/jovankokenshian/RISC_CPU_8bit.git,2021-04-15 02:40:40+00:00,8-bit Von-Neumann CPU Design using Quartus (Verilog),jovankokenshian/RISC_CPU_8bit,Verilog,RISC_CPU_8bit,7946,1,2023-09-18 17:03:41+00:00,0
12383,358030332,https://github.com/barzamin/93xx.git,2021-04-14 20:12:00+00:00,dog oscilloscope,barzamin/93xx,Verilog,93xx,3258,1,2021-05-19 04:09:12+00:00,0
12384,358595210,https://github.com/eziohhd/Matrix_multuplier.git,2021-04-16 12:40:39+00:00,,eziohhd/Matrix_multuplier,Verilog,Matrix_multuplier,202,1,2022-05-29 14:49:56+00:00,0
12385,365783451,https://github.com/HaripraveenS/fft-256-image-processing.git,2021-05-09 15:19:09+00:00,"A 256-point pipelined Fast Fourier Transform processor, using single path delay architecture. Design is based on radix2-DIF(decimation-in-frequency) algorithm.",HaripraveenS/fft-256-image-processing,Verilog,fft-256-image-processing,4910,1,2022-08-02 06:59:08+00:00,0
12386,367486816,https://github.com/ZeyadTarekk/Carry-Select-Adder.git,2021-05-14 21:49:20+00:00,Carry Select Adder Using verilog,ZeyadTarekk/Carry-Select-Adder,Verilog,Carry-Select-Adder,199,1,2022-08-22 16:30:02+00:00,0
12387,365176301,https://github.com/jjjaaafff/Computer-Organization.git,2021-05-07 09:06:13+00:00,SJTU EI332 计算机组成 lecture summary textbook lab,jjjaaafff/Computer-Organization,Verilog,Computer-Organization,229147,1,2021-06-27 13:51:21+00:00,0
12388,359866070,https://github.com/sagnik-r/Computer-Organization-Laboratory-CS39001.git,2021-04-20 15:33:19+00:00,The submissions for all the lab assignments for the Computer Organization Laboratory course at IIT Kharagpur for Autumn 2020,sagnik-r/Computer-Organization-Laboratory-CS39001,Verilog,Computer-Organization-Laboratory-CS39001,2292,1,2024-07-08 15:25:19+00:00,0
12389,364702218,https://github.com/Ammar-Bin-Amir/Verilog_Practice.git,2021-05-05 20:48:45+00:00,Practice Codes of Verilog Language,Ammar-Bin-Amir/Verilog_Practice,Verilog,Verilog_Practice,1469,1,2023-12-12 14:00:14+00:00,0
12390,358496914,https://github.com/ShivamPandey101/PipeLine-MIPS-CPU.git,2021-04-16 06:21:22+00:00,Pipeline MIPS CPU Using Verilog,ShivamPandey101/PipeLine-MIPS-CPU,Verilog,PipeLine-MIPS-CPU,2859,1,2021-04-16 08:32:36+00:00,0
12391,361180204,https://github.com/DrLiLab/iFlow.git,2021-04-24 14:16:11+00:00,,DrLiLab/iFlow,,iFlow,97785,1,2023-09-10 20:06:00+00:00,10
12392,362001763,https://github.com/amnesia13/noekeon-verilog.git,2021-04-27 06:16:25+00:00,,amnesia13/noekeon-verilog,Verilog,noekeon-verilog,5,1,2021-06-11 07:26:37+00:00,0
12393,364288773,https://github.com/XiGua-cooler/Serial_to_parallel.git,2021-05-04 14:45:16+00:00,基于Verilog的串并转换和并串转换,XiGua-cooler/Serial_to_parallel,Verilog,Serial_to_parallel,5,1,2022-04-21 11:49:59+00:00,0
12394,364923644,https://github.com/hsiehong/IC-Contest.git,2021-05-06 13:40:17+00:00,"practice of IC Contest, 2021, NCKU",hsiehong/IC-Contest,Verilog,IC-Contest,3135,1,2022-04-29 16:54:17+00:00,0
12395,361888856,https://github.com/ISauravSharma/VLSI-Project.git,2021-04-26 20:43:46+00:00,,ISauravSharma/VLSI-Project,Verilog,VLSI-Project,671,1,2021-06-01 19:29:13+00:00,0
12396,362596175,https://github.com/mohsenfayyaz/ARM968E-S.git,2021-04-28 20:19:17+00:00,This project aims to implement the ARM processor using Verilog,mohsenfayyaz/ARM968E-S,Verilog,ARM968E-S,2713,1,2024-04-02 17:49:21+00:00,0
12397,368187635,https://github.com/EdBloodedge/MIPS_microprocessor_simulator.git,2021-05-17 13:03:00+00:00,,EdBloodedge/MIPS_microprocessor_simulator,Verilog,MIPS_microprocessor_simulator,14,1,2024-02-13 05:51:36+00:00,0
12398,367712981,https://github.com/ilthraim/pheap.git,2021-05-15 19:20:37+00:00,,ilthraim/pheap,Verilog,pheap,10031,1,2024-10-15 01:00:03+00:00,0
12399,359121400,https://github.com/Logan-Fan/CPU-design-Glasgow-College.git,2021-04-18 11:14:37+00:00,"FPGA CPU design with VIVADO, single period",Logan-Fan/CPU-design-Glasgow-College,Verilog,CPU-design-Glasgow-College,25,1,2023-03-04 04:53:58+00:00,0
12400,361178211,https://github.com/fdarling/symbiflow-nexys4ddr-uart-example-project.git,2021-04-24 14:07:51+00:00,Digilent Nexys 4 DDR / SymbiFlow example project with the FTDI UART looped back on itself,fdarling/symbiflow-nexys4ddr-uart-example-project,Verilog,symbiflow-nexys4ddr-uart-example-project,5,1,2022-05-02 12:00:48+00:00,0
12401,360183222,https://github.com/lawrie/blackicemx_altair_8800.git,2021-04-21 13:35:45+00:00,Altair 8800 on the Blackice MX ice40 FPGA board,lawrie/blackicemx_altair_8800,Verilog,blackicemx_altair_8800,12,1,2022-07-18 18:26:41+00:00,1
12402,365013404,https://github.com/renas-ercan-384/FPGA_Signal_Processing_Development.git,2021-05-06 19:15:52+00:00,The complete Verilog RTL code used within the FPGA Signal Processing Development Final Year Project,renas-ercan-384/FPGA_Signal_Processing_Development,Verilog,FPGA_Signal_Processing_Development,21143,1,2023-10-23 08:01:49+00:00,1
12403,357939275,https://github.com/YunusStahlschmidt/CSE3038_Computer_Organization.git,2021-04-14 14:44:05+00:00,Marmara University 3rd year course,YunusStahlschmidt/CSE3038_Computer_Organization,Verilog,CSE3038_Computer_Organization,340,1,2023-06-01 09:43:46+00:00,1
12404,365523935,https://github.com/lilyof97/lab01.git,2021-05-08 13:40:26+00:00,,lilyof97/lab01,Verilog,lab01,7,1,2021-05-12 18:45:21+00:00,0
12405,361992138,https://github.com/lhwoxat/5states_Pipeline.git,2021-04-27 05:32:47+00:00,Just for practising,lhwoxat/5states_Pipeline,Verilog,5states_Pipeline,11824,1,2021-06-16 06:41:25+00:00,0
12406,365823725,https://github.com/mballance/coremesh.git,2021-05-09 18:40:13+00:00,SoC composed of 2d mesh of cores with chip-to-chip connectivity,mballance/coremesh,Verilog,coremesh,515,1,2024-03-01 18:21:04+00:00,0
12407,363194231,https://github.com/SaraBaradaran/MIPS-Processor.git,2021-04-30 16:11:59+00:00,Implementation of MIPS Processor Modules Using Verilog,SaraBaradaran/MIPS-Processor,Verilog,MIPS-Processor,1252,1,2024-08-29 14:08:02+00:00,0
12408,365878253,https://github.com/racerxdl/fpga-spi.git,2021-05-10 00:45:37+00:00,SPI Controller for FPGA,racerxdl/fpga-spi,Verilog,fpga-spi,17,1,2021-05-26 22:29:00+00:00,0
12409,363660452,https://github.com/nuclearliu/RollingDisplay.git,2021-05-02 13:41:51+00:00,Rolling characters on Nexys4 DDR,nuclearliu/RollingDisplay,Verilog,RollingDisplay,5,1,2021-12-10 10:43:01+00:00,0
12410,363881059,https://github.com/KeenanRobinson/DSP_Home_Kit.git,2021-05-03 09:37:29+00:00,"This is the code repository for the EEE4022F Final Research project. This contains the FPGA code and the Python control aspects. Created By: Keenan Robinson, Supervised: Dr Simon Winberg",KeenanRobinson/DSP_Home_Kit,Verilog,DSP_Home_Kit,72283,1,2022-01-31 11:00:56+00:00,0
12411,360730201,https://github.com/dajoariando/RC_Course_2021.git,2021-04-23 01:38:27+00:00,Reconfigurable Computing Final Project Course,dajoariando/RC_Course_2021,Verilog,RC_Course_2021,110240,1,2022-06-16 06:18:56+00:00,0
12412,365240450,https://github.com/maimaixiong/pdl.git,2021-05-07 13:21:50+00:00,,maimaixiong/pdl,Verilog,pdl,14,1,2023-07-16 21:32:57+00:00,0
12413,359072413,https://github.com/Ambika14-3/SDRAM-Controller.git,2021-04-18 07:17:03+00:00,Verilog Design and testbenches for SDRAM Controller for SDR Memory,Ambika14-3/SDRAM-Controller,Verilog,SDRAM-Controller,15,1,2021-09-18 07:38:35+00:00,0
12414,359620206,https://github.com/VLSIDA/storage.git,2021-04-19 22:57:25+00:00,,VLSIDA/storage,Verilog,storage,1239,1,2021-06-20 09:55:41+00:00,1
12415,359486864,https://github.com/aSpanefRost/Computer-Organisation-Laboratory.git,2021-04-19 14:21:55+00:00,,aSpanefRost/Computer-Organisation-Laboratory,Verilog,Computer-Organisation-Laboratory,1022,1,2021-04-21 11:25:57+00:00,0
12416,363116280,https://github.com/nahin100/VerilogClasses.git,2021-04-30 11:14:28+00:00,,nahin100/VerilogClasses,Verilog,VerilogClasses,44,1,2022-10-02 07:22:30+00:00,1
12417,368062619,https://github.com/farhan-tallman/uart-Verilog.git,2021-05-17 05:11:25+00:00,uart rx and tx,farhan-tallman/uart-Verilog,Verilog,uart-Verilog,25,1,2022-04-28 10:44:54+00:00,0
12418,365518776,https://github.com/IceShip423/5-stage-pipelined-CPU.git,2021-05-08 13:16:38+00:00,CSC3050 ,IceShip423/5-stage-pipelined-CPU,Verilog,5-stage-pipelined-CPU,99,1,2023-12-07 01:40:23+00:00,2
12419,362711263,https://github.com/kickingwolf/risc-v.git,2021-04-29 06:20:34+00:00,,kickingwolf/risc-v,Verilog,risc-v,45,1,2024-02-01 09:39:00+00:00,0
12420,358675307,https://github.com/WZY009/PipeLine-CPU.git,2021-04-16 17:37:29+00:00,,WZY009/PipeLine-CPU,Verilog,PipeLine-CPU,48,1,2024-04-15 22:48:30+00:00,0
12421,358220347,https://github.com/andreavico/saber-optimized-multipliers.git,2021-04-15 10:35:22+00:00,Hardware implementation of three optimized target-specific polynomial multipliers for SABER. https://ia.cr/2020/1482,andreavico/saber-optimized-multipliers,Verilog,saber-optimized-multipliers,15,1,2024-10-04 10:40:00+00:00,0
12422,365233393,https://github.com/wfjlulu/5G-LDPC-Partially-Sto-Decode.git,2021-05-07 12:55:38+00:00,,wfjlulu/5G-LDPC-Partially-Sto-Decode,Verilog,5G-LDPC-Partially-Sto-Decode,5,1,2024-10-24 08:00:05+00:00,0
12423,363757694,https://github.com/zhujialin2018/risc-v-test.git,2021-05-02 21:54:48+00:00,risc-v base 32i,zhujialin2018/risc-v-test,Verilog,risc-v-test,25022,1,2021-05-26 02:52:53+00:00,0
12424,365387475,https://github.com/alex-t-nguyen/Multicycle_Processor_ISA.git,2021-05-08 00:58:36+00:00,Multicycle processor that implements a specific ISA,alex-t-nguyen/Multicycle_Processor_ISA,Verilog,Multicycle_Processor_ISA,50,1,2021-07-09 02:39:52+00:00,0
12425,359872635,https://github.com/grahamjonesgs/FPGA_CPU_16_bits.git,2021-04-20 15:55:01+00:00,,grahamjonesgs/FPGA_CPU_16_bits,Verilog,FPGA_CPU_16_bits,137,1,2021-04-27 23:09:13+00:00,1
12426,361762245,https://github.com/yaoyaolll/LWD_NMR_Code.git,2021-04-26 13:34:16+00:00,The Event Board code of Logging While Drilling NMR Instrument. ,yaoyaolll/LWD_NMR_Code,Verilog,LWD_NMR_Code,149900,1,2022-11-25 07:33:26+00:00,0
12427,362678382,https://github.com/siriusBl4ck/digital-design-verilog-bluespec.git,2021-04-29 03:28:50+00:00,Experiments with small digital design miniprojects using mostly Verilog and BlueSpec SystemVerilog,siriusBl4ck/digital-design-verilog-bluespec,Verilog,digital-design-verilog-bluespec,11461,1,2023-04-06 16:51:47+00:00,0
12428,364097911,https://github.com/leus8/proyecto1-estructurasII.git,2021-05-04 00:30:37+00:00,Proyecto 1 del curso estructuras de computadores II,leus8/proyecto1-estructurasII,Verilog,proyecto1-estructurasII,270,1,2021-05-20 23:19:13+00:00,0
12429,361310071,https://github.com/vimtomk/MaximumReaction10.git,2021-04-25 02:13:37+00:00,"A reaction time game for the DE-10 Lite Board which uses the buttons, LEDs, and HEX displays to play out in a manner similar to the popular arcade game, Cyclone.",vimtomk/MaximumReaction10,Verilog,MaximumReaction10,131,1,2023-11-06 17:57:24+00:00,0
12430,361283221,https://github.com/loaydatrain/Hamming-Encoder-Decoder.git,2021-04-24 22:53:44+00:00,Final project for VLSI Design in Monsoon 2019,loaydatrain/Hamming-Encoder-Decoder,Verilog,Hamming-Encoder-Decoder,1316,1,2021-06-01 19:44:34+00:00,0
12431,365109985,https://github.com/letitbe0201/Costas.git,2021-05-07 04:05:44+00:00,,letitbe0201/Costas,Verilog,Costas,26,1,2023-10-09 17:44:46+00:00,0
12432,362434172,https://github.com/shubhi704/SynthesizableFIFO.git,2021-04-28 10:54:03+00:00,,shubhi704/SynthesizableFIFO,Verilog,SynthesizableFIFO,13,1,2023-11-25 06:21:23+00:00,1
12433,363332077,https://github.com/mfkiwl/Soc-Design-on-ARM-CM3.git,2021-05-01 05:37:07+00:00,"SoC Design on ARM Cortex M3, based on an online tutorial.",mfkiwl/Soc-Design-on-ARM-CM3,,Soc-Design-on-ARM-CM3,15519,1,2023-12-26 09:01:27+00:00,5
12434,356683699,https://github.com/programmeruser2/verilog-modules.git,2021-04-10 20:10:20+00:00,,programmeruser2/verilog-modules,Verilog,verilog-modules,5,1,2023-04-19 23:24:58+00:00,0
12435,358464041,https://github.com/ddxoxpp/AES128-chisel3.git,2021-04-16 03:27:38+00:00,"AES128 encoder&decoder hardware implemented by chisel ,with 11 stages pipeline",ddxoxpp/AES128-chisel3,Verilog,AES128-chisel3,441,1,2021-06-24 13:19:07+00:00,0
12436,363139637,https://github.com/vinayak-sethi/VLIW-Architecture.git,2021-04-30 12:52:00+00:00,,vinayak-sethi/VLIW-Architecture,Verilog,VLIW-Architecture,30,1,2021-06-06 00:20:16+00:00,0
12437,364867325,https://github.com/thunderzips/MLCB.git,2021-05-06 10:11:03+00:00,A basic ML circuit. The circuit initially predicts the value of an unknown bit (0 or 1). The user tells it if it's right or not. The circuit keeps updating the information and starts predicting the value more certainly.,thunderzips/MLCB,Verilog,MLCB,597,1,2023-03-01 06:05:18+00:00,0
12438,364507559,https://github.com/AtlasFPGA/Next186_SoC.git,2021-05-05 08:20:09+00:00,Next186 SoC port for the CYC1000,AtlasFPGA/Next186_SoC,Verilog,Next186_SoC,1440,1,2022-11-09 14:40:39+00:00,1
12439,363897547,https://github.com/tanvir-jewel/Synthesis_PnR_VLSI-II.git,2021-05-03 10:47:24+00:00,This repository contains the project report of and verilog file of VLSI-II lab course project. ,tanvir-jewel/Synthesis_PnR_VLSI-II,Verilog,Synthesis_PnR_VLSI-II,1442,1,2022-01-03 17:48:38+00:00,0
12440,359885450,https://github.com/CIDARLAB/verilog_examples.git,2021-04-20 16:39:52+00:00,Biologically interesting circuits in Verliog ,CIDARLAB/verilog_examples,Verilog,verilog_examples,24,1,2021-06-21 15:45:35+00:00,0
12441,361798312,https://github.com/QuickLogic-Corp/ql_designs.git,2021-04-26 15:22:39+00:00,Opensource designs for testing,QuickLogic-Corp/ql_designs,Verilog,ql_designs,3093,1,2022-07-11 23:34:33+00:00,2
12442,359814215,https://github.com/Adham-Mohamed-Ahmed-Abd-Elrahim/Memory-Counters-Verilog.git,2021-04-20 12:50:25+00:00,"Contains [Register-File, Binary-Counter ,Tri-state-buses ,Edge-Detector [mealy finite state machine]]",Adham-Mohamed-Ahmed-Abd-Elrahim/Memory-Counters-Verilog,Verilog,Memory-Counters-Verilog,137,1,2022-11-02 07:46:42+00:00,0
12443,367303875,https://github.com/jihoon1125/Digital-Logic-Circuit_term-project.git,2021-05-14 08:48:19+00:00,"Factorial , RAM hardware 그리고 direct memory access controller (DMAC)를 설계하고, bus를 통해 이들을 연결하여 검증과정까지 수행한다.",jihoon1125/Digital-Logic-Circuit_term-project,Verilog,Digital-Logic-Circuit_term-project,2748,1,2023-11-16 06:37:04+00:00,0
12444,359069419,https://github.com/paul90317-NCKU/Computer-Organization.git,2021-04-18 07:01:12+00:00,,paul90317-NCKU/Computer-Organization,Verilog,Computer-Organization,12131,1,2024-06-28 02:29:09+00:00,0
12445,363354605,https://github.com/AmitKharade82/Verilog.git,2021-05-01 07:56:10+00:00,,AmitKharade82/Verilog,Verilog,Verilog,25,1,2024-02-21 15:11:40+00:00,0
12446,367316866,https://github.com/NicoThls/StepperMotor_Control_VHDL.git,2021-05-14 09:39:43+00:00,"This project allows to control a stepper motor from a C code. The file includes the definition of the entity in VHDL as well as a test bench to test it but also the driver to make it work on a FPGA board and finally, the control code in C.",NicoThls/StepperMotor_Control_VHDL,Verilog,StepperMotor_Control_VHDL,3132,1,2021-11-01 13:26:41+00:00,0
12447,367795127,https://github.com/HarishKMurali/Computer_Architecture_Codes.git,2021-05-16 05:45:24+00:00,Codes done as a part of Computer Architecture course,HarishKMurali/Computer_Architecture_Codes,Verilog,Computer_Architecture_Codes,6017,1,2021-05-16 10:13:50+00:00,0
12448,361379038,https://github.com/certainly-cyber/EDA1-2.git,2021-04-25 08:59:51+00:00,EDA-Gang Zhao,certainly-cyber/EDA1-2,Verilog,EDA1-2,1834,1,2021-10-11 13:22:15+00:00,0
12449,357385314,https://github.com/JohnOhGod/Beginner-FPGA-Projects.git,2021-04-13 01:14:26+00:00,Verilog Beginner Level projects,JohnOhGod/Beginner-FPGA-Projects,,Beginner-FPGA-Projects,30,1,2023-02-08 01:10:26+00:00,0
12450,362788086,https://github.com/brtchkv/circuit-2.git,2021-04-29 11:06:42+00:00,Circuit lab 2,brtchkv/circuit-2,Verilog,circuit-2,67,1,2022-04-07 16:13:57+00:00,0
12451,363568264,https://github.com/sunzhan-19/FPGA-Digital-clock.git,2021-05-02 04:47:55+00:00,基于Nexys4的verilog数字钟,sunzhan-19/FPGA-Digital-clock,Verilog,FPGA-Digital-clock,11,1,2024-06-11 02:45:02+00:00,0
12452,368128201,https://github.com/oasm95/RV32I.git,2021-05-17 09:26:21+00:00,Implementación ISA RV32I como trabajo de graduación,oasm95/RV32I,Verilog,RV32I,206832,1,2024-03-08 02:15:05+00:00,0
12453,361544077,https://github.com/iamabdh/FPGAHWForMotionDetectionModelSimSimulation.git,2021-04-25 21:35:54+00:00,,iamabdh/FPGAHWForMotionDetectionModelSimSimulation,Verilog,FPGAHWForMotionDetectionModelSimSimulation,39,1,2024-03-08 08:40:30+00:00,0
12454,357494626,https://github.com/alan-sabu/verilog_101.git,2021-04-13 09:21:43+00:00,Verilog- basics to advanced,alan-sabu/verilog_101,Verilog,verilog_101,164,1,2021-05-11 11:29:41+00:00,0
12455,365224810,https://github.com/santhosh-raghul/tomasulo.git,2021-05-07 12:22:26+00:00,,santhosh-raghul/tomasulo,Verilog,tomasulo,1126,1,2021-05-07 16:13:03+00:00,1
12456,358890136,https://github.com/RobertGawron/DiscretePixelDetectorForRadiationAnalysis.git,2021-04-17 13:46:01+00:00,Scan physical object to find radioactive spots and create 2D images of theirs radioactivity levels.,RobertGawron/DiscretePixelDetectorForRadiationAnalysis,Verilog,DiscretePixelDetectorForRadiationAnalysis,1373,1,2021-10-17 19:32:27+00:00,0
12457,358276827,https://github.com/Peter52550/turboDecoder.git,2021-04-15 13:53:19+00:00,,Peter52550/turboDecoder,Verilog,turboDecoder,65952,1,2021-08-27 22:34:26+00:00,0
12458,360210974,https://github.com/SamueldaCostaAraujoNunes/CD-PBL2.git,2021-04-21 15:02:11+00:00,,SamueldaCostaAraujoNunes/CD-PBL2,Verilog,CD-PBL2,465,1,2021-05-07 20:43:10+00:00,0
12459,367480829,https://github.com/Dennis34png/EstructurasII.git,2021-05-14 21:14:05+00:00,,Dennis34png/EstructurasII,Verilog,EstructurasII,127,1,2021-05-18 16:38:07+00:00,0
12460,365920132,https://github.com/ic-cad/plode.git,2021-05-10 04:45:00+00:00,,ic-cad/plode,Verilog,plode,693,1,2023-11-17 09:38:36+00:00,0
12461,359137933,https://github.com/pouyam79i/logic_lab_2021.git,2021-04-18 12:33:25+00:00,,pouyam79i/logic_lab_2021,Verilog,logic_lab_2021,3912,1,2024-05-23 16:58:57+00:00,0
12462,360357856,https://github.com/Masthanaiah-C/RISCV-CPU-PIPELINE-verilog.git,2021-04-22 01:36:37+00:00,"note : no hazard mechanism implemented , only till datapath and implementation",Masthanaiah-C/RISCV-CPU-PIPELINE-verilog,Verilog,RISCV-CPU-PIPELINE-verilog,9166,1,2024-07-06 08:46:35+00:00,0
12463,362514603,https://github.com/lucasbrasilino/cocotbext-blk-mem-gen.git,2021-04-28 15:15:21+00:00,Xilinx Block Memory Generator Model for Cocotb,lucasbrasilino/cocotbext-blk-mem-gen,Verilog,cocotbext-blk-mem-gen,4,1,2021-07-12 00:01:41+00:00,0
12464,364485035,https://github.com/CYF0823/kws-accelerator.git,2021-05-05 06:45:23+00:00,,CYF0823/kws-accelerator,Verilog,kws-accelerator,1390,1,2021-08-08 11:59:24+00:00,0
12465,367107038,https://github.com/spdy1895/Systolic_Array.git,2021-05-13 16:21:04+00:00,a matrix multiplication hardware consisting of processing elements and mac unit.,spdy1895/Systolic_Array,Verilog,Systolic_Array,8014,1,2021-11-23 03:36:51+00:00,1
12466,366284893,https://github.com/Tecu23/decryption-verilog-program.git,2021-05-11 06:53:36+00:00,,Tecu23/decryption-verilog-program,Verilog,decryption-verilog-program,19,1,2024-02-16 20:05:06+00:00,0
12467,356746905,https://github.com/zhaolaoge/Elliptic_Curve_Cryptography.git,2021-04-11 02:20:18+00:00,,zhaolaoge/Elliptic_Curve_Cryptography,Verilog,Elliptic_Curve_Cryptography,11,1,2024-03-20 20:21:29+00:00,0
12468,366560917,https://github.com/ANNAmiuz/MIPS_5-Stage_Pipeline_CPU.git,2021-05-12 01:44:44+00:00,Five-stage pipeline CPU implementation for MIPS in verilog. Full hazards solved.,ANNAmiuz/MIPS_5-Stage_Pipeline_CPU,Verilog,MIPS_5-Stage_Pipeline_CPU,425,1,2024-09-02 09:04:53+00:00,0
12469,361369306,https://github.com/gustavonmartins/arisco.git,2021-04-25 08:13:07+00:00,Implements a subset of Risc V ISA in Verilog,gustavonmartins/arisco,Verilog,arisco,25029,1,2022-01-07 15:53:54+00:00,0
12470,365591496,https://github.com/I4N4P/Basys3_13_channels_voltage_displaying_instrument.git,2021-05-08 19:05:13+00:00,Project based on FPGA-Basys 3 development board and usage of Verilog language skill,I4N4P/Basys3_13_channels_voltage_displaying_instrument,Verilog,Basys3_13_channels_voltage_displaying_instrument,377,1,2023-05-03 18:44:40+00:00,0
12471,361510281,https://github.com/erikvanzijst/pong.git,2021-04-25 18:43:06+00:00,A pure hardware implementation of the game Pong in Verilog with VGA output.,erikvanzijst/pong,Verilog,pong,4140,1,2023-04-07 12:24:57+00:00,0
12472,361481765,https://github.com/Soham-Das-2021/MESI_Protocol.git,2021-04-25 16:36:12+00:00,,Soham-Das-2021/MESI_Protocol,Verilog,MESI_Protocol,11,1,2022-01-13 12:56:17+00:00,0
12473,367924374,https://github.com/antonyaraujo/PBL3-maquinadevendas.git,2021-05-16 15:51:35+00:00,,antonyaraujo/PBL3-maquinadevendas,Verilog,PBL3-maquinadevendas,1324,1,2023-11-20 08:19:05+00:00,0
12474,364985615,https://github.com/muskan89/DLD_Assignments.git,2021-05-06 17:20:20+00:00,The assignments of our Digital logic Design course.,muskan89/DLD_Assignments,Verilog,DLD_Assignments,15,1,2021-12-16 15:03:03+00:00,0
12475,357662697,https://github.com/MarziehLenjani/GearBoxRTL.git,2021-04-13 19:11:25+00:00,,MarziehLenjani/GearBoxRTL,Verilog,GearBoxRTL,137,1,2023-01-07 11:24:01+00:00,1
12476,367786378,https://github.com/tonyjoo974/RISC-V-Pipelined.git,2021-05-16 04:42:57+00:00,,tonyjoo974/RISC-V-Pipelined,Verilog,RISC-V-Pipelined,72806,1,2022-09-28 06:36:02+00:00,0
12477,363209577,https://github.com/viraj-dhanushka/Verilog-based-CPU.git,2021-04-30 17:13:22+00:00,"A 32-bit CPU which includes an ALU, a Register File, Control Unit, Data and Instruction memory",viraj-dhanushka/Verilog-based-CPU,Verilog,Verilog-based-CPU,897,1,2022-09-30 08:02:24+00:00,1
12478,366559558,https://github.com/gk2000/SHA256-Verilog.git,2021-05-12 01:37:39+00:00,Verilog code for SHA-256 hashing,gk2000/SHA256-Verilog,Verilog,SHA256-Verilog,26,1,2024-05-29 10:16:53+00:00,0
12479,365591910,https://github.com/ammrat13/fpga-playground.git,2021-05-08 19:07:31+00:00,An FPGA-based RISC-V SoC to mess around with,ammrat13/fpga-playground,Verilog,fpga-playground,40,1,2024-07-06 08:47:09+00:00,0
12480,362872216,https://github.com/nvbinh15/FPGA-Project-EE2026.git,2021-04-29 15:59:22+00:00,,nvbinh15/FPGA-Project-EE2026,Verilog,FPGA-Project-EE2026,24263,1,2023-06-13 01:53:19+00:00,0
12481,364315321,https://github.com/syedarafia13/verilog-practice.git,2021-05-04 16:14:49+00:00,,syedarafia13/verilog-practice,Verilog,verilog-practice,43,1,2022-05-02 21:30:21+00:00,0
12482,364711411,https://github.com/Osama-Nadeem/Practice-verilog.git,2021-05-05 21:34:50+00:00,,Osama-Nadeem/Practice-verilog,Verilog,Practice-verilog,4,1,2021-09-10 15:11:54+00:00,0
12483,361271266,https://github.com/bigBrain1901/64-bit-Single-Cycle-RISC-V-CPU.git,2021-04-24 21:33:20+00:00,,bigBrain1901/64-bit-Single-Cycle-RISC-V-CPU,Verilog,64-bit-Single-Cycle-RISC-V-CPU,1188,1,2021-04-27 23:10:22+00:00,1
12484,367274261,https://github.com/wacky199/MIPS32.git,2021-05-14 06:46:46+00:00,A pipelined implementation of MIPS32 processor using Verilog HDL,wacky199/MIPS32,Verilog,MIPS32,771,1,2021-05-18 09:32:52+00:00,0
12485,362627434,https://github.com/GaloisInc/BESSPIN-halcyon.git,2021-04-28 22:54:12+00:00,"BESSPIN Halcyon, a tool for analyzing information leakage in Verilog code.",GaloisInc/BESSPIN-halcyon,Verilog,BESSPIN-halcyon,5553,1,2022-10-20 13:56:34+00:00,0
12486,357493622,https://github.com/WilliamDYW/SimplifiedCPU.git,2021-04-13 09:18:23+00:00,,WilliamDYW/SimplifiedCPU,Verilog,SimplifiedCPU,519,1,2023-08-17 06:43:29+00:00,0
12487,361639448,https://github.com/Soham-Das-2021/Level-2_Branch_Predictor.git,2021-04-26 06:20:23+00:00,,Soham-Das-2021/Level-2_Branch_Predictor,Verilog,Level-2_Branch_Predictor,3,1,2023-04-09 08:49:04+00:00,0
12488,365824319,https://github.com/tnguyen-tx/AHB_lite.git,2021-05-09 18:44:04+00:00,,tnguyen-tx/AHB_lite,Verilog,AHB_lite,1142,1,2022-11-07 11:48:30+00:00,0
12489,365871698,https://github.com/afrodriguezfl/Implementation-of-an-alarm-system-in-Verilog.git,2021-05-09 23:56:13+00:00,,afrodriguezfl/Implementation-of-an-alarm-system-in-Verilog,Verilog,Implementation-of-an-alarm-system-in-Verilog,53,1,2023-10-18 22:07:07+00:00,0
12490,361815572,https://github.com/mnnuahg/OOOCPU.git,2021-04-26 16:17:37+00:00,"A CPU with out-of-order execution, register renaming, and speculative execution capability",mnnuahg/OOOCPU,Verilog,OOOCPU,65,1,2021-09-18 15:01:55+00:00,1
12491,361588450,https://github.com/yuanyiwei/ca.git,2021-04-26 02:03:11+00:00,体系结构,yuanyiwei/ca,Verilog,ca,16076,1,2024-02-06 06:25:24+00:00,0
12492,367868338,https://github.com/Ajay-Sai-Reddy/Vedic-Multiplier.git,2021-05-16 12:02:49+00:00,An 4-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics which is proved to consume less power and faster than conventional multipliers.,Ajay-Sai-Reddy/Vedic-Multiplier,Verilog,Vedic-Multiplier,2,1,2024-02-21 01:08:48+00:00,0
12493,368197508,https://github.com/vvsosed/verilog_examples.git,2021-05-17 13:33:51+00:00,Simple verilog examples,vvsosed/verilog_examples,Verilog,verilog_examples,78,1,2024-04-25 18:57:26+00:00,0
12494,366534910,https://github.com/matt-beach/memLCDdriver.git,2021-05-11 23:10:59+00:00,,matt-beach/memLCDdriver,Verilog,memLCDdriver,3877,1,2022-03-13 13:07:25+00:00,0
12495,362848125,https://github.com/arianhaddadi/ARM-Processor-32-bit.git,2021-04-29 14:37:55+00:00,"A 32-bit Arm Processor Using Verilog HDL With Hazard Detection, Forwarding Unit, SRAM Memory & A 2-Way Set-Associative Cache.",arianhaddadi/ARM-Processor-32-bit,Verilog,ARM-Processor-32-bit,702,1,2022-05-04 00:04:50+00:00,0
12496,366373364,https://github.com/ib619/Group7_design_project.git,2021-05-11 12:25:46+00:00,,ib619/Group7_design_project,Verilog,Group7_design_project,203122,1,2021-11-07 00:36:27+00:00,0
12497,360512907,https://github.com/Soham-Das-2021/Phase_Correlation.git,2021-04-22 12:34:12+00:00,,Soham-Das-2021/Phase_Correlation,Verilog,Phase_Correlation,4779,1,2022-11-07 15:02:59+00:00,0
12498,360014692,https://github.com/Flyingcat965/ADV_MCU_Lab3.git,2021-04-21 02:56:12+00:00,,Flyingcat965/ADV_MCU_Lab3,Verilog,ADV_MCU_Lab3,9931,1,2021-04-27 06:53:43+00:00,0
12499,363970161,https://github.com/nima-ab/cad.git,2021-05-03 15:10:24+00:00,Computer Aided Design Course Spring 2021,nima-ab/cad,Verilog,cad,266,1,2024-04-01 13:18:32+00:00,0
12500,357271207,https://github.com/jinwei-chang/Verilog-Simulation-Optimization-via-Instruction-Reduction.git,2021-04-12 16:50:42+00:00,,jinwei-chang/Verilog-Simulation-Optimization-via-Instruction-Reduction,Verilog,Verilog-Simulation-Optimization-via-Instruction-Reduction,6960,1,2024-06-12 12:11:22+00:00,0
12501,367193466,https://github.com/peterzhong2001/EE371_Labs.git,2021-05-13 22:55:27+00:00,,peterzhong2001/EE371_Labs,Verilog,EE371_Labs,23388,1,2023-04-25 18:11:09+00:00,0
12502,363657924,https://github.com/nuclearliu/DigitalClock.git,2021-05-02 13:29:53+00:00,Digital clock on Nexys4 DDR with multi-function,nuclearliu/DigitalClock,Verilog,DigitalClock,10,1,2021-05-23 02:04:50+00:00,0
12503,364308607,https://github.com/IanArko/Player-Piano.git,2021-05-04 15:50:50+00:00,A verilog player piano.,IanArko/Player-Piano,Verilog,Player-Piano,891,1,2023-03-07 03:33:54+00:00,0
12504,357965078,https://github.com/varshirathi/8-Bit-Vedic-ALU-Multiplier-.git,2021-04-14 16:04:59+00:00,,varshirathi/8-Bit-Vedic-ALU-Multiplier-,Verilog,8-Bit-Vedic-ALU-Multiplier-,6,1,2021-04-15 04:49:05+00:00,0
12505,364924638,https://github.com/sshhaawwnn111/Computer_Organization_hw4.git,2021-05-06 13:43:29+00:00,,sshhaawwnn111/Computer_Organization_hw4,Verilog,Computer_Organization_hw4,365,1,2023-08-23 15:05:53+00:00,0
12506,361787200,https://github.com/Being97/computer-architecture-lab5.git,2021-04-26 14:48:32+00:00,,Being97/computer-architecture-lab5,Verilog,computer-architecture-lab5,59,1,2021-05-12 19:40:25+00:00,0
12507,357897705,https://github.com/hust-ccb/Avalon-Multi-Ports-SDRAM-Controller.git,2021-04-14 12:29:06+00:00,基于Avalon总线的Qsys的SDRAM的IP核的多端口控制代码,hust-ccb/Avalon-Multi-Ports-SDRAM-Controller,Verilog,Avalon-Multi-Ports-SDRAM-Controller,14817,1,2021-04-16 13:33:27+00:00,0
12508,359460358,https://github.com/jordan2005/sdram_controler.git,2021-04-19 12:58:43+00:00,sdram_controler + sdram model,jordan2005/sdram_controler,Verilog,sdram_controler,13,1,2023-11-16 08:38:44+00:00,1
12509,369765988,https://github.com/Wren6991/Hazard3.git,2021-05-22 09:20:12+00:00,3-stage RV32IMACZb* processor with debug,Wren6991/Hazard3,Verilog,Hazard3,3945,696,2024-10-28 23:17:41+00:00,47
12510,378987424,https://github.com/lirui-shanghaitech/CNN-Accelerator-VLSI.git,2021-06-21 16:00:45+00:00,"Convolutional accelerator kernel, target ASIC & FPGA",lirui-shanghaitech/CNN-Accelerator-VLSI,Verilog,CNN-Accelerator-VLSI,1662,159,2024-10-28 18:04:51+00:00,25
12511,375122072,https://github.com/ulixxe/usb_cdc.git,2021-06-08 19:26:17+00:00,Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs,ulixxe/usb_cdc,Verilog,usb_cdc,7405,156,2024-10-24 05:20:33+00:00,11
12512,378749586,https://github.com/ultraembedded/openlogicbit.git,2021-06-20 22:13:33+00:00,Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.,ultraembedded/openlogicbit,Verilog,openlogicbit,621,117,2024-10-23 01:24:08+00:00,16
12513,371843749,https://github.com/rj45/rj32.git,2021-05-29 00:02:16+00:00,A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.,rj45/rj32,Verilog,rj32,8936,95,2024-10-21 05:26:06+00:00,16
12514,370462770,https://github.com/aignacio/mpsoc_example.git,2021-05-24 19:25:11+00:00,,aignacio/mpsoc_example,Verilog,mpsoc_example,39499,57,2024-09-22 11:37:51+00:00,12
12515,368834334,https://github.com/asicsforthemasses/LunaPnR.git,2021-05-19 10:44:44+00:00,LunaPnR is a place and router for integrated circuits,asicsforthemasses/LunaPnR,Verilog,LunaPnR,3610,42,2024-10-26 13:54:11+00:00,1
12516,369518328,https://github.com/gatecat/hrt.git,2021-05-21 11:50:26+00:00,Hot Reconfiguration Technology demo,gatecat/hrt,Verilog,hrt,20,38,2024-06-20 17:56:47+00:00,0
12517,377562419,https://github.com/shubhi704/APB-Protocol.git,2021-06-16 16:35:15+00:00,,shubhi704/APB-Protocol,Verilog,APB-Protocol,1571,36,2024-10-20 11:34:31+00:00,10
12518,371459125,https://github.com/no2fpga/no2muacm.git,2021-05-27 17:52:00+00:00,Drop In USB CDC ACM core for iCE40 FPGA,no2fpga/no2muacm,Verilog,no2muacm,82,33,2024-07-30 20:08:25+00:00,4
12519,376451989,https://github.com/suisuisi/FPGAandPeripheralInterface.git,2021-06-13 05:48:41+00:00, Peripheral Interface of FPGA,suisuisi/FPGAandPeripheralInterface,Verilog,FPGAandPeripheralInterface,353338,32,2024-09-28 14:48:06+00:00,23
12520,371085563,https://github.com/embedded-explorer/Open-Source-RTL-Design.git,2021-05-26 15:36:05+00:00,"This repository documents the learning from VSD ""RTL Design Using Verilog With SKY130 Technology"" workshop",embedded-explorer/Open-Source-RTL-Design,Verilog,Open-Source-RTL-Design,11354,31,2024-09-04 03:04:47+00:00,7
12521,371936715,https://github.com/tastynoob/FPGA_network.git,2021-05-29 09:53:42+00:00,,tastynoob/FPGA_network,Verilog,FPGA_network,4,30,2024-10-22 08:25:23+00:00,6
12522,374924088,https://github.com/Starrynightzyq/soNN.git,2021-06-08 07:39:56+00:00,A Reconﬁgurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.,Starrynightzyq/soNN,Verilog,soNN,13211,27,2024-04-28 02:14:02+00:00,6
12523,368773591,https://github.com/Anthon1e/JESD204B-Transport-and-Data-Link-Layer.git,2021-05-19 06:59:03+00:00,Implementation of JESD204B Transport Layer & part of Data Link Layer,Anthon1e/JESD204B-Transport-and-Data-Link-Layer,Verilog,JESD204B-Transport-and-Data-Link-Layer,181,26,2024-10-23 03:44:27+00:00,15
12524,371197251,https://github.com/mballance/clusterv-soc.git,2021-05-26 23:57:26+00:00,Quad cluster of RISC-V cores with peripherals and local memory,mballance/clusterv-soc,Verilog,clusterv-soc,789,22,2024-07-31 06:37:18+00:00,11
12525,375101026,https://github.com/ishfaqahmed29/SerDes.git,2021-06-08 18:02:26+00:00,Verilog RTL Design,ishfaqahmed29/SerDes,Verilog,SerDes,437,22,2024-10-26 01:21:08+00:00,6
12526,379737914,https://github.com/VoidMercy/Lattice-ECP5-Bitstream-Decompiler.git,2021-06-23 21:55:22+00:00,Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.,VoidMercy/Lattice-ECP5-Bitstream-Decompiler,Verilog,Lattice-ECP5-Bitstream-Decompiler,140,20,2024-10-14 22:27:12+00:00,4
12527,368398095,https://github.com/esden/icekeeb.git,2021-05-18 04:15:44+00:00,iCEBreaker FPGA Keyboard Gateware and Firmware.,esden/icekeeb,Verilog,icekeeb,144,18,2024-01-10 17:48:27+00:00,2
12528,371286127,https://github.com/Opatusos/SNES_TST.git,2021-05-27 07:34:30+00:00,SNES TST RGB,Opatusos/SNES_TST,Verilog,SNES_TST,184296,18,2024-03-07 13:58:20+00:00,3
12529,376948773,https://github.com/montedalrymple/yrv.git,2021-06-14 20:32:16+00:00,Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.,montedalrymple/yrv,Verilog,yrv,352,17,2024-08-15 18:34:48+00:00,20
12530,376463833,https://github.com/dineshannayya/yifive_r0.git,2021-06-13 06:52:15+00:00,"A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program",dineshannayya/yifive_r0,Verilog,yifive_r0,2006275,17,2024-09-12 17:16:14+00:00,4
12531,368723556,https://github.com/v00id852/LittleChip.git,2021-05-19 02:36:52+00:00,Little RISC-V 3-stage Pipeline CPU,v00id852/LittleChip,Verilog,LittleChip,10308,16,2024-07-23 02:42:26+00:00,5
12532,375241022,https://github.com/h1kari/hpcore.git,2021-06-09 05:50:57+00:00,Hogge Phase EMFI Detector,h1kari/hpcore,Verilog,hpcore,26,15,2024-07-19 02:13:09+00:00,2
12533,374022732,https://github.com/techvinodreddy/UART-IP-CORE16550A-Verification-UVM.git,2021-06-05 04:49:14+00:00,"The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a modem or other external devices, like another computer using a serial cable and RS232 protocol. This core is designed to be maximally compatible with the industry-standard National  Semiconductors’ 16550A device. ",techvinodreddy/UART-IP-CORE16550A-Verification-UVM,Verilog,UART-IP-CORE16550A-Verification-UVM,11830,15,2024-08-15 03:03:02+00:00,2
12534,373504304,https://github.com/KULeuven-COSIC/NTRU_NTT_HW.git,2021-06-03 12:45:49+00:00,,KULeuven-COSIC/NTRU_NTT_HW,Verilog,NTRU_NTT_HW,1325,15,2024-10-20 05:46:06+00:00,3
12535,373096457,https://github.com/andrewattwood/fuserisc.git,2021-06-02 08:48:07+00:00,Dual RISC-V DISC with integrated eFPGA,andrewattwood/fuserisc,Verilog,fuserisc,409351,15,2024-09-13 11:28:40+00:00,4
12536,377841699,https://github.com/CJH8668/risc_cpu.git,2021-06-17 13:33:25+00:00,,CJH8668/risc_cpu,Verilog,risc_cpu,22547,13,2024-05-29 08:50:26+00:00,5
12537,378352119,https://github.com/minhna1112/AdaptiveFilter-LMS-Verilog.git,2021-06-19 07:31:04+00:00,Class Project - Digital Signal Processing,minhna1112/AdaptiveFilter-LMS-Verilog,Verilog,AdaptiveFilter-LMS-Verilog,3,11,2024-10-22 09:27:36+00:00,0
12538,377404971,https://github.com/srg320/S32X_MiSTer.git,2021-06-16 07:12:22+00:00,,srg320/S32X_MiSTer,Verilog,S32X_MiSTer,498,11,2023-10-08 07:05:49+00:00,2
12539,368072228,https://github.com/parnabghosh1004/Floating-Point-ALU.git,2021-05-17 05:59:02+00:00,Verilog Gate level Implementation of floating point arithmetic as per IEEE 754,parnabghosh1004/Floating-Point-ALU,Verilog,Floating-Point-ALU,12,11,2024-10-10 04:22:27+00:00,3
12540,377500726,https://github.com/infphyny/FpgaRiscV.git,2021-06-16 13:11:23+00:00,RiscV cpu on FPGA  ,infphyny/FpgaRiscV,Verilog,FpgaRiscV,7359,11,2024-10-05 07:59:24+00:00,4
12541,374783226,https://github.com/rkbrooks/vg64.git,2021-06-07 19:48:29+00:00,A second screen for the Commodore 64,rkbrooks/vg64,Verilog,vg64,795,11,2024-07-09 04:09:28+00:00,0
12542,369250227,https://github.com/Adrofier/HDLBits-Verilog-Solutions.git,2021-05-20 15:12:34+00:00,Solutions to HDLBits Verilog Problem Set,Adrofier/HDLBits-Verilog-Solutions,Verilog,HDLBits-Verilog-Solutions,189,11,2024-10-27 14:12:11+00:00,2
12543,375306006,https://github.com/blazer82/gb.fpga.git,2021-06-09 09:53:32+00:00,FPGA-based handheld console that plays games from Gameboy cartridges,blazer82/gb.fpga,Verilog,gb.fpga,25936,11,2024-09-12 09:47:58+00:00,1
12544,378471249,https://github.com/sudhamshu091/ldpc-encoder-decoder.git,2021-06-19 17:41:30+00:00,,sudhamshu091/ldpc-encoder-decoder,Verilog,ldpc-encoder-decoder,11448,10,2024-09-25 07:14:41+00:00,5
12545,372298382,https://github.com/Ni-ChiTing/IC_contest_cell_based_design.git,2021-05-30 19:25:33+00:00,,Ni-ChiTing/IC_contest_cell_based_design,Verilog,IC_contest_cell_based_design,8701,10,2024-04-22 00:44:01+00:00,3
12546,369193407,https://github.com/kuopinghsu/biriscv.git,2021-05-20 12:02:33+00:00,biRISC-V - 32-bit dual issue RISC-V CPU Software Environment,kuopinghsu/biriscv,Verilog,biriscv,2356,9,2024-07-28 06:29:34+00:00,5
12547,372584876,https://github.com/nmk456/fpga-sdr.git,2021-05-31 17:37:30+00:00,Verilog code for Deca SDR,nmk456/fpga-sdr,Verilog,fpga-sdr,341,9,2024-06-06 08:36:26+00:00,2
12548,372418525,https://github.com/edwindj/rvee.git,2021-05-31 07:23:18+00:00,Recreational V programming for R,edwindj/rvee,Verilog,rvee,1891,8,2023-05-02 19:50:40+00:00,0
12549,371532694,https://github.com/acoimbramendes/uart_RTL_to_GDSII.git,2021-05-28 00:00:55+00:00,"Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.",acoimbramendes/uart_RTL_to_GDSII,Verilog,uart_RTL_to_GDSII,311,8,2024-10-02 01:24:27+00:00,0
12550,369418216,https://github.com/vsdip/rvmyth_avsdpll_interface.git,2021-05-21 04:59:49+00:00,,vsdip/rvmyth_avsdpll_interface,Verilog,rvmyth_avsdpll_interface,3925,8,2024-05-19 18:28:31+00:00,1
12551,374443626,https://github.com/xolod79/MC1201.git,2021-06-06 19:12:28+00:00,,xolod79/MC1201,Verilog,MC1201,37305,7,2024-01-07 19:56:33+00:00,2
12552,378637250,https://github.com/tharinduSamare/Multicore_processor_verilog_design.git,2021-06-20 12:14:26+00:00,This is  a multi-core processor specially designed for matrix multiplication using Verilog HDL.,tharinduSamare/Multicore_processor_verilog_design,Verilog,Multicore_processor_verilog_design,8194,6,2024-07-25 07:53:06+00:00,2
12553,368088154,https://github.com/JagrutJadhav/32_bit_MIPS_Pipeline_Datapath_Simulation.git,2021-05-17 07:04:17+00:00,Computer Architecture Project - Understand how the process of execution of the machine code in the MIPS pipelined data path takes place.,JagrutJadhav/32_bit_MIPS_Pipeline_Datapath_Simulation,Verilog,32_bit_MIPS_Pipeline_Datapath_Simulation,2619,6,2023-09-09 10:46:30+00:00,1
12554,379585801,https://github.com/lxlonlyn/MIPS_CPU.git,2021-06-23 11:52:20+00:00,31条指令MIPS多周期CPU，用来忽悠计组大作业。,lxlonlyn/MIPS_CPU,Verilog,MIPS_CPU,11,6,2024-09-01 03:32:01+00:00,0
12555,369418435,https://github.com/Lampro-Mellon/Caravel_FPU.git,2021-05-21 05:01:09+00:00,,Lampro-Mellon/Caravel_FPU,Verilog,Caravel_FPU,78322,6,2024-10-29 02:37:14+00:00,4
12556,378211370,https://github.com/martandrMC/cpu-design.git,2021-06-18 16:42:10+00:00,This repository contains files regarding my CPU designs,martandrMC/cpu-design,Verilog,cpu-design,8736,6,2024-06-10 19:43:02+00:00,1
12557,376298516,https://github.com/TernenceCao/MyCPU.git,2021-06-12 13:37:18+00:00,A simple 5-stage-pipeline CPU with forwarding.,TernenceCao/MyCPU,Verilog,MyCPU,22,6,2024-10-12 15:55:17+00:00,0
12558,377262170,https://github.com/lnis-uofu/SOFA-Plus-eFPGA.git,2021-06-15 18:41:03+00:00,SOFA-Plusis second version of SOFA eFPGA series. This is Heterogeneous eFPGA with enhanced DSP features.,lnis-uofu/SOFA-Plus-eFPGA,Verilog,SOFA-Plus-eFPGA,71804,5,2024-01-16 16:03:53+00:00,1
12559,372507517,https://github.com/tharunchitipolu/Parallel-Cordic.git,2021-05-31 12:58:36+00:00,,tharunchitipolu/Parallel-Cordic,Verilog,Parallel-Cordic,2,5,2024-02-21 15:11:42+00:00,2
12560,377066914,https://github.com/jhz701/class_d_audio_amplifier.git,2021-06-15 06:59:02+00:00,,jhz701/class_d_audio_amplifier,Verilog,class_d_audio_amplifier,464531,5,2023-11-28 13:00:20+00:00,1
12561,373408900,https://github.com/Chen-yu-Zheng/2021SpringCOE-WHU.git,2021-06-03 06:48:22+00:00,武汉大学2021年春季学期，计算机组成原理实验代码，包括modelsim和vivado工程文件,Chen-yu-Zheng/2021SpringCOE-WHU,Verilog,2021SpringCOE-WHU,17635,5,2024-05-15 17:03:58+00:00,0
12562,378784303,https://github.com/scarletea/MipsCPU_multi_cycle.git,2021-06-21 02:25:07+00:00,QUT青岛理工大学|2019级计算机组成原理课程设计|无流水线多周期MIPS,scarletea/MipsCPU_multi_cycle,Verilog,MipsCPU_multi_cycle,3910,5,2024-07-03 13:23:55+00:00,2
12563,378885856,https://github.com/veeYceeY/AUK-V-Aethia.git,2021-06-21 10:01:56+00:00,AUK-V  RV32I CPU,veeYceeY/AUK-V-Aethia,Verilog,AUK-V-Aethia,96,5,2024-10-14 19:04:06+00:00,1
12564,375297060,https://github.com/luuvanduc1999/UART_WithParityCodeCheck__Verilog.git,2021-06-09 09:21:35+00:00,UART with ParityCode check Verilog,luuvanduc1999/UART_WithParityCodeCheck__Verilog,Verilog,UART_WithParityCodeCheck__Verilog,525,4,2024-10-20 11:38:13+00:00,0
12565,372110427,https://github.com/Waxpple/Sparse_cnn_verilog.git,2021-05-30 02:54:33+00:00,,Waxpple/Sparse_cnn_verilog,Verilog,Sparse_cnn_verilog,60064,4,2024-01-10 08:38:34+00:00,0
12566,377058859,https://github.com/secworks/grain128.git,2021-06-15 06:26:20+00:00,Hardware implementation of the Grain128AEAD stream cipher,secworks/grain128,Verilog,grain128,25,4,2022-07-09 14:57:42+00:00,1
12567,371129016,https://github.com/spdy1895/RTL_synthesis_using_sky130.git,2021-05-26 18:12:47+00:00,,spdy1895/RTL_synthesis_using_sky130,Verilog,RTL_synthesis_using_sky130,120,4,2024-08-02 15:45:32+00:00,3
12568,369865956,https://github.com/manikajain11/Traffic-Signal-Controller.git,2021-05-22 17:17:11+00:00,Designing and Modelling of an Intelligent Traffic Signal Controller using FSM in Verilog HDL,manikajain11/Traffic-Signal-Controller,Verilog,Traffic-Signal-Controller,1192,4,2024-07-09 18:24:12+00:00,1
12569,371483232,https://github.com/pyadav1992/RTL-FixedPoint-Arithmetics-MathematicalFunctions.git,2021-05-27 19:29:52+00:00,RTL design and implementation of fixed-point parametric arithmetic operators and mathematical functions using Verilog HDL,pyadav1992/RTL-FixedPoint-Arithmetics-MathematicalFunctions,Verilog,RTL-FixedPoint-Arithmetics-MathematicalFunctions,98,4,2024-04-23 11:23:53+00:00,1
12570,378751898,https://github.com/mabrains/caravel_user_project_Analog_LDO_DPLL.git,2021-06-20 22:32:51+00:00,Skywater 130nm LDO parts and DPLL,mabrains/caravel_user_project_Analog_LDO_DPLL,Verilog,caravel_user_project_Analog_LDO_DPLL,48626,4,2024-08-22 19:47:52+00:00,1
12571,378575810,https://github.com/ShaofengWu123/RISC-V-pipeline-cpu.git,2021-06-20 06:33:05+00:00,"This is a course project of Computer Organization and Design. In this project, a 5-stage RISC-V Pipeline CPU with forwarding, hazard detection and handling, dynamic branch prediction and limited I/O is implemented..   ",ShaofengWu123/RISC-V-pipeline-cpu,Verilog,RISC-V-pipeline-cpu,20,4,2024-07-08 04:14:58+00:00,0
12572,374159517,https://github.com/ElectronAsh/Sega32_MiSTer.git,2021-06-05 16:16:58+00:00,,ElectronAsh/Sega32_MiSTer,Verilog,Sega32_MiSTer,70689,4,2022-04-12 07:10:12+00:00,0
12573,377784777,https://github.com/ombhilare999/Carry-Lookahead-Adder-Cocotb.git,2021-06-17 10:02:37+00:00, Verification test of Carry Lookahead Adder using cocotb,ombhilare999/Carry-Lookahead-Adder-Cocotb,Verilog,Carry-Lookahead-Adder-Cocotb,13,4,2023-09-29 06:54:22+00:00,0
12574,378329725,https://github.com/lakshmi-sathi/Analog-Neural-Network.git,2021-06-19 05:17:04+00:00,,lakshmi-sathi/Analog-Neural-Network,Verilog,Analog-Neural-Network,37337,4,2022-12-14 23:44:08+00:00,0
12575,372005356,https://github.com/KashifInayat/cpa-fsa.git,2021-05-29 15:18:43+00:00,,KashifInayat/cpa-fsa,Verilog,cpa-fsa,25171,4,2024-08-19 22:38:29+00:00,0
12576,368085092,https://github.com/LewisChLiu/Tsinghua-MultiCycleCPU.git,2021-05-17 06:52:24+00:00,,LewisChLiu/Tsinghua-MultiCycleCPU,Verilog,Tsinghua-MultiCycleCPU,35,4,2022-12-27 17:09:26+00:00,0
12577,375269825,https://github.com/tastynoob/FPGA_verilog_easy_cpu.git,2021-06-09 07:44:20+00:00,very easy cpu,tastynoob/FPGA_verilog_easy_cpu,Verilog,FPGA_verilog_easy_cpu,27,4,2023-01-22 16:52:13+00:00,0
12578,370870188,https://github.com/fontamsoc/hw.git,2021-05-26 01:16:32+00:00,,fontamsoc/hw,Verilog,hw,5326,4,2024-10-09 16:55:24+00:00,1
12579,378423463,https://github.com/ZJU2018/ECDSA.git,2021-06-19 13:50:54+00:00,ECDSA signature and verification,ZJU2018/ECDSA,Verilog,ECDSA,15983,4,2023-08-08 03:51:02+00:00,0
12580,371210623,https://github.com/fluctlight001/April_CPU.git,2021-05-27 01:19:03+00:00,A cpu plan in April,fluctlight001/April_CPU,Verilog,April_CPU,11806,4,2022-07-25 07:30:40+00:00,2
12581,369959718,https://github.com/schang412/verilog-spi.git,2021-05-23 04:25:17+00:00,,schang412/verilog-spi,Verilog,verilog-spi,86,3,2022-11-11 01:28:22+00:00,1
12582,369776605,https://github.com/null-a/ice40-breakout-pcb.git,2021-05-22 10:16:02+00:00,A development board for the Lattice iCE40 FPGA,null-a/ice40-breakout-pcb,Verilog,ice40-breakout-pcb,157,3,2023-06-04 20:23:24+00:00,1
12583,371750045,https://github.com/adz0612/medianFilter-Verilog.git,2021-05-28 15:50:15+00:00,,adz0612/medianFilter-Verilog,Verilog,medianFilter-Verilog,10,3,2024-05-04 13:56:05+00:00,0
12584,374651491,https://github.com/wengshihao/RISC-V_CPU.git,2021-06-07 12:05:57+00:00,,wengshihao/RISC-V_CPU,Verilog,RISC-V_CPU,167,3,2024-04-14 13:55:04+00:00,0
12585,371026464,https://github.com/david-oswald/giant-revB.git,2021-05-26 12:30:16+00:00,The GIAnT fault injection board in the new revision,david-oswald/giant-revB,Verilog,giant-revB,21250,3,2024-10-23 14:22:09+00:00,0
12586,373710911,https://github.com/tastynoob/FPGA_verilog_R8051.git,2021-06-04 03:38:12+00:00,,tastynoob/FPGA_verilog_R8051,Verilog,FPGA_verilog_R8051,14,3,2022-12-19 08:00:48+00:00,1
12587,376455450,https://github.com/ChienKaiMa/Image-Processing-Filter.git,2021-06-13 06:07:20+00:00,2021 ICD Project – Digital IC Design,ChienKaiMa/Image-Processing-Filter,Verilog,Image-Processing-Filter,623,3,2023-09-07 05:42:13+00:00,0
12588,370964939,https://github.com/kenneth96yd/gemm.git,2021-05-26 08:41:08+00:00,,kenneth96yd/gemm,Verilog,gemm,3,3,2023-10-18 07:48:35+00:00,0
12589,373148803,https://github.com/bardakcib/VerySimpleCPU.git,2021-06-02 11:49:07+00:00,,bardakcib/VerySimpleCPU,Verilog,VerySimpleCPU,5,3,2021-06-04 08:42:29+00:00,0
12590,369562036,https://github.com/18520460/3x3-filter-size-line-buffer-convolution.git,2021-05-21 14:30:39+00:00,,18520460/3x3-filter-size-line-buffer-convolution,Verilog,3x3-filter-size-line-buffer-convolution,4,3,2024-01-24 03:40:33+00:00,0
12591,371277403,https://github.com/abcgeneraion/CPU-based-RISC-V.git,2021-05-27 07:01:13+00:00,基于RISC-V架构CPU模型机的设计过程,abcgeneraion/CPU-based-RISC-V,Verilog,CPU-based-RISC-V,3151,3,2024-09-23 15:32:02+00:00,0
12592,375040309,https://github.com/embelon/wb_hyperram.git,2021-06-08 14:32:12+00:00,,embelon/wb_hyperram,Verilog,wb_hyperram,5872,3,2024-09-23 18:03:08+00:00,3
12593,375239987,https://github.com/h1kari/wrapped_hoggephase_project.git,2021-06-09 05:46:27+00:00,,h1kari/wrapped_hoggephase_project,Verilog,wrapped_hoggephase_project,2461,3,2023-02-04 14:32:46+00:00,1
12594,374663800,https://github.com/prasanthkumar333/apbtospi.git,2021-06-07 12:49:12+00:00,APB to SPI protocol Design and Verification,prasanthkumar333/apbtospi,Verilog,apbtospi,6,3,2024-03-21 01:34:17+00:00,0
12595,371330732,https://github.com/litex-hub/pythondata-misc-usb_ohci.git,2021-05-27 10:15:16+00:00,Python module containing verilog files for the Spinal-HDL USB OHCI core (for use with LiteX).,litex-hub/pythondata-misc-usb_ohci,Verilog,pythondata-misc-usb_ohci,43,3,2022-05-30 14:31:27+00:00,0
12596,370913175,https://github.com/ashkan-khd/conways-game-of-life-verilog.git,2021-05-26 05:09:51+00:00,An easy approach for Conway's Game Of Life with Verilog HDL,ashkan-khd/conways-game-of-life-verilog,Verilog,conways-game-of-life-verilog,7,3,2023-09-21 12:50:32+00:00,0
12597,373219712,https://github.com/kervias/mips-cpu.git,2021-06-02 15:37:28+00:00,系统硬件综合设计,kervias/mips-cpu,Verilog,mips-cpu,79,3,2023-10-16 05:43:43+00:00,0
12598,370282530,https://github.com/Adithya-S-Bhat/Pattern-Matching-Using-FPGA.git,2021-05-24 08:34:23+00:00,Pattern matching is the process of checking whether a specific sequence of characters/tokens/data exists among the given data.,Adithya-S-Bhat/Pattern-Matching-Using-FPGA,Verilog,Pattern-Matching-Using-FPGA,16585,3,2023-03-23 12:51:15+00:00,2
12599,368632887,https://github.com/mohadesehazari98/DLD.git,2021-05-18 18:38:28+00:00,all codes about digital logic design projects ,mohadesehazari98/DLD,Verilog,DLD,13684,3,2021-10-07 15:12:17+00:00,0
12600,377538917,https://github.com/efabless/openfpga-2.git,2021-06-16 15:13:54+00:00,,efabless/openfpga-2,Verilog,openfpga-2,328252,3,2021-12-22 21:01:18+00:00,2
12601,371696289,https://github.com/Ellen7ions/Gemini.git,2021-05-28 12:39:21+00:00,,Ellen7ions/Gemini,Verilog,Gemini,3288,3,2024-01-02 14:14:32+00:00,0
12602,369718575,https://github.com/tharunchitipolu/SHA-256-Verilog-HDL.git,2021-05-22 04:59:16+00:00,"SHA-2 (Secure Hash Algorithm 2), of which SHA-256 is a part, is one of the most popular hashing algorithms out there.",tharunchitipolu/SHA-256-Verilog-HDL,Verilog,SHA-256-Verilog-HDL,13,3,2024-02-21 15:11:42+00:00,1
12603,368159105,https://github.com/YC-Vertex/DTW-ASIC.git,2021-05-17 11:22:15+00:00,动态时间规整（DTW）算法的硬件加速器，清华大学 2021 春集成电路课程设计大作业,YC-Vertex/DTW-ASIC,Verilog,DTW-ASIC,1161,3,2024-05-24 09:55:17+00:00,0
12604,373649693,https://github.com/eslam2xm/digital-design-of-32-point-FFT.git,2021-06-03 21:48:22+00:00,digital design of a 32-point FFT in RTL using The Cooley-Tukey algorithm. our FFT is broken down into 2-point FFT  (butterfly method),eslam2xm/digital-design-of-32-point-FFT,Verilog,digital-design-of-32-point-FFT,56,2,2022-03-26 15:43:45+00:00,0
12605,373938461,https://github.com/AtaberkOKLU/SaleTerminal.git,2021-06-04 19:15:05+00:00,FPGA Based Point of Sale Project using Verilog,AtaberkOKLU/SaleTerminal,Verilog,SaleTerminal,516538,2,2024-10-09 04:51:55+00:00,1
12606,368731224,https://github.com/konradwilk/fibonacci.git,2021-05-19 03:16:54+00:00,,konradwilk/fibonacci,Verilog,fibonacci,37722,2,2023-08-05 09:50:45+00:00,1
12607,369439675,https://github.com/Melody0321/CS202_ComputerOrganization-2021Spring.git,2021-05-21 06:44:59+00:00,,Melody0321/CS202_ComputerOrganization-2021Spring,Verilog,CS202_ComputerOrganization-2021Spring,269,2,2022-12-31 06:14:21+00:00,0
12608,370419668,https://github.com/Aminsaveh/ComputerArchitectureLab.git,2021-05-24 16:37:34+00:00,Projects of SBU Architecture Laboratory Course - Spring 2021 ,Aminsaveh/ComputerArchitectureLab,Verilog,ComputerArchitectureLab,22966,2,2023-01-01 13:46:49+00:00,0
12609,379621355,https://github.com/redchenjs/hub75e_led_controller_max10.git,2021-06-23 13:58:52+00:00,(WIP....),redchenjs/hub75e_led_controller_max10,Verilog,hub75e_led_controller_max10,1407,2,2022-06-05 07:52:15+00:00,0
12610,373988496,https://github.com/pyadav1992/RTL-FIR-IIR-FILTERS.git,2021-06-05 00:31:38+00:00,RTL design and implementation of a fixed-point parametric FIR and IIR filters using Verilog HDL.,pyadav1992/RTL-FIR-IIR-FILTERS,Verilog,RTL-FIR-IIR-FILTERS,51,2,2023-02-03 09:09:23+00:00,0
12611,376064725,https://github.com/StrideZhou/riscv.git,2021-06-11 15:16:10+00:00,,StrideZhou/riscv,Verilog,riscv,293,2,2022-11-13 07:46:23+00:00,1
12612,377286895,https://github.com/dchwebb/FPGA_Risc_V_WS2812.git,2021-06-15 20:32:40+00:00,Lattice FPGA running Risc V processor with custom addressible LED IP,dchwebb/FPGA_Risc_V_WS2812,Verilog,FPGA_Risc_V_WS2812,14268,2,2023-07-20 13:39:35+00:00,0
12613,377779052,https://github.com/gautamshah6/Fruit-80-Cipher-Implementation-Verilog.git,2021-06-17 09:41:33+00:00,,gautamshah6/Fruit-80-Cipher-Implementation-Verilog,Verilog,Fruit-80-Cipher-Implementation-Verilog,2,2,2023-06-28 08:31:53+00:00,0
12614,372247786,https://github.com/microxblue/riscv_mx.git,2021-05-30 15:18:58+00:00,A PicoRV32 based system with many interface extension.,microxblue/riscv_mx,Verilog,riscv_mx,3055,2,2023-12-16 08:22:03+00:00,0
12615,371119432,https://github.com/balister/hdl.git,2021-05-26 17:35:39+00:00,Fork of pluto hdl code from ADI for pluto experiments,balister/hdl,Verilog,hdl,15008,2,2024-05-04 13:33:22+00:00,0
12616,377937021,https://github.com/MiSTer-devel/Arcade-DottoriKun_MiSTer.git,2021-06-17 19:13:13+00:00,MiSTer arcade core for Sega's Dottori-Kun,MiSTer-devel/Arcade-DottoriKun_MiSTer,Verilog,Arcade-DottoriKun_MiSTer,3181,2,2024-05-27 05:38:25+00:00,4
12617,372856617,https://github.com/shgabr/RISC-V-Processor.git,2021-06-01 14:21:24+00:00,Implementation of entire RISC-V ISA using Verilog to run on FPGA,shgabr/RISC-V-Processor,Verilog,RISC-V-Processor,2938,2,2022-01-31 08:16:43+00:00,1
12618,370303155,https://github.com/tian-y-x/CS202_computer_organization_project_CPU.git,2021-05-24 09:49:30+00:00,,tian-y-x/CS202_computer_organization_project_CPU,Verilog,CS202_computer_organization_project_CPU,47479,2,2022-07-06 13:14:34+00:00,0
12619,368522292,https://github.com/aignacio/deca_board_demo.git,2021-05-18 12:31:01+00:00,,aignacio/deca_board_demo,Verilog,deca_board_demo,135,2,2022-05-26 01:34:05+00:00,0
12620,368835771,https://github.com/KamalaVennelaVasireddy/HDL-based-projects.git,2021-05-19 10:50:30+00:00,Projects that can be simulated on Xilinx ISE. The language used is Verilog.,KamalaVennelaVasireddy/HDL-based-projects,Verilog,HDL-based-projects,2441,2,2021-05-22 14:35:07+00:00,0
12621,379254395,https://github.com/lrisora/FPGA-SHA256-UART.git,2021-06-22 12:02:34+00:00,,lrisora/FPGA-SHA256-UART,Verilog,FPGA-SHA256-UART,98,2,2022-12-30 08:57:12+00:00,0
12622,371659003,https://github.com/My-UIT-Students/VIPUsingFPGA.git,2021-05-28 10:06:38+00:00,Video And Image Processing Using FPGA,My-UIT-Students/VIPUsingFPGA,Verilog,VIPUsingFPGA,14372,2,2021-08-30 12:58:09+00:00,0
12623,376666835,https://github.com/justin78910/HardwareAccelerator.git,2021-06-14 00:28:09+00:00,Matrix Transpose using Hardware accelerator,justin78910/HardwareAccelerator,Verilog,HardwareAccelerator,122,2,2024-05-21 02:25:53+00:00,0
12624,375392548,https://github.com/Moeyulin/FPGAProject.git,2021-06-09 14:53:37+00:00,,Moeyulin/FPGAProject,Verilog,FPGAProject,66741,2,2021-11-08 11:35:44+00:00,0
12625,378498051,https://github.com/davidlenfesty/arvp-ofdm-modem-basics.git,2021-06-19 20:19:23+00:00,Just a repo for going over Verilog concepts with team members and making some usable hardware as well.,davidlenfesty/arvp-ofdm-modem-basics,Verilog,arvp-ofdm-modem-basics,1,2,2023-06-11 08:37:31+00:00,2
12626,378102714,https://github.com/gayangana/multi-core-processor.git,2021-06-18 09:39:53+00:00,,gayangana/multi-core-processor,Verilog,multi-core-processor,130,2,2022-09-30 18:54:41+00:00,3
12627,368447385,https://github.com/jgesc/riscv-cores.git,2021-05-18 07:57:46+00:00,Repository of RISC-V architecture soft-cores written while practicing computer architecture and Verilog,jgesc/riscv-cores,Verilog,riscv-cores,652,2,2024-07-06 08:46:03+00:00,0
12628,368201722,https://github.com/sks9691901/Image-Processing-with-VERILOG.git,2021-05-17 13:47:09+00:00,"Operations involved => Red-filter, Green filter,  Blue-filter , Inversion, Grayscale, Brightness variation, Thresholding",sks9691901/Image-Processing-with-VERILOG,Verilog,Image-Processing-with-VERILOG,8267,2,2023-09-15 01:10:44+00:00,0
12629,374943313,https://github.com/SahanGura/single-core-fpga-matrix-multiplyer.git,2021-06-08 08:46:55+00:00,This is the first version of the processor design for a matrix multiplication,SahanGura/single-core-fpga-matrix-multiplyer,Verilog,single-core-fpga-matrix-multiplyer,9464,2,2021-07-23 03:48:44+00:00,0
12630,372630273,https://github.com/smridhiseth/Costas_Loop.git,2021-05-31 21:14:47+00:00,,smridhiseth/Costas_Loop,Verilog,Costas_Loop,9,2,2024-01-10 17:07:04+00:00,0
12631,378680633,https://github.com/sidhantp1906/binary-to-csd.git,2021-06-20 15:37:32+00:00,verilog code to covert binary number into canonical signed digit(csd),sidhantp1906/binary-to-csd,Verilog,binary-to-csd,282,2,2023-03-03 07:59:30+00:00,0
12632,368750473,https://github.com/yxgi5/i2c_slave.git,2021-05-19 05:08:26+00:00,a i2c slave module on FPGA,yxgi5/i2c_slave,Verilog,i2c_slave,3132,2,2023-05-18 06:49:28+00:00,1
12633,368331822,https://github.com/tomgwozdz/fbless-graphics-core.git,2021-05-17 21:58:43+00:00,Framebufferless Graphics Core,tomgwozdz/fbless-graphics-core,Verilog,fbless-graphics-core,123,2,2023-04-07 12:23:36+00:00,0
12634,370732057,https://github.com/FadyGamilM/PCI-Target-Device.git,2021-05-25 15:00:12+00:00,,FadyGamilM/PCI-Target-Device,Verilog,PCI-Target-Device,2,2,2023-05-17 05:16:55+00:00,0
12635,374710490,https://github.com/dchwebb/propel_soc.git,2021-06-07 15:15:15+00:00,Test creating an SOC on a Lattice MachX03 FPGA using Propel,dchwebb/propel_soc,Verilog,propel_soc,17023,2,2023-07-20 15:18:13+00:00,1
12636,373755515,https://github.com/banxia-hnu/hnu_luyou_and_jiaohuanji.git,2021-06-04 07:19:11+00:00,,banxia-hnu/hnu_luyou_and_jiaohuanji,Verilog,hnu_luyou_and_jiaohuanji,484564,2,2023-03-31 09:44:37+00:00,2
12637,376390684,https://github.com/Purdue-SoCET/AFTx06_Caravel.git,2021-06-12 22:01:00+00:00,,Purdue-SoCET/AFTx06_Caravel,Verilog,AFTx06_Caravel,385355,2,2023-05-26 21:06:45+00:00,2
12638,368035333,https://github.com/ChristopherMoralesA/Arquitectura-RISCV.git,2021-05-17 02:43:05+00:00,Proyecto de Microprocesadores y Microcontroladores,ChristopherMoralesA/Arquitectura-RISCV,Verilog,Arquitectura-RISCV,37,2,2021-06-09 21:34:22+00:00,1
12639,373267014,https://github.com/shariethernet/RTL-design-using-Verilog-with-SKY130-Technology.git,2021-06-02 18:29:56+00:00,"This repository has a quick documentation covering the basics of RTL Design using verilog using the open source Skywater 130nm PDK. This covers the basics of RTL Design using Verilog and simulation, Logic synthesis and optimisations",shariethernet/RTL-design-using-Verilog-with-SKY130-Technology,Verilog,RTL-design-using-Verilog-with-SKY130-Technology,18302,2,2021-08-27 06:11:20+00:00,0
12640,377956200,https://github.com/shariethernet/Sequential-Binary-Multiplier---Design-and-Synthesis-with-Skywater-PDK.git,2021-06-17 20:43:04+00:00,This repository highlights the design procedure of a simple sequential binary multiplier manually using ASMD Charts and its RTL implementation in verilog and synthesis using Skywater130nm pdk. Refer Concept.pdf to look at the design steps,shariethernet/Sequential-Binary-Multiplier---Design-and-Synthesis-with-Skywater-PDK,Verilog,Sequential-Binary-Multiplier---Design-and-Synthesis-with-Skywater-PDK,6068,2,2021-08-27 06:10:43+00:00,1
12641,368632451,https://github.com/teekamkhandelwal/Uart_tx_main.git,2021-05-18 18:36:37+00:00,"Uart=Stands for Universal Asynchronous Reception and Transmission (UART).A simple serial communication protocol that allows the host communicates with the auxiliary device.UART supports bi-directional, asynchronous and serial data transmission.It has two data lines, one to transmit (TX) and another to receive (RX) which is used to communicate through digital pin 0, digital pin 1.",teekamkhandelwal/Uart_tx_main,Verilog,Uart_tx_main,18,2,2023-11-30 10:30:06+00:00,0
12642,375903674,https://github.com/vaibhav910/AHB-APB_BRIDGE.git,2021-06-11 04:25:53+00:00,,vaibhav910/AHB-APB_BRIDGE,Verilog,AHB-APB_BRIDGE,21733,2,2023-05-22 15:48:12+00:00,0
12643,372627649,https://github.com/vbrange/verilog_qarma.git,2021-05-31 20:59:43+00:00,,vbrange/verilog_qarma,Verilog,verilog_qarma,8,2,2023-12-15 08:19:09+00:00,0
12644,373042562,https://github.com/fanzfan/FPGA-Verilog.git,2021-06-02 04:49:06+00:00,FPGA课程实验代码,fanzfan/FPGA-Verilog,Verilog,FPGA-Verilog,1006,2,2022-11-11 12:43:56+00:00,0
12645,371490076,https://github.com/GaloisInc/BESSPIN-BSC.git,2021-05-27 19:59:37+00:00,,GaloisInc/BESSPIN-BSC,Verilog,BESSPIN-BSC,22965,2,2024-04-11 01:03:44+00:00,1
12646,370502370,https://github.com/PiChampion/VerilogBitFusion.git,2021-05-24 22:41:48+00:00,,PiChampion/VerilogBitFusion,Verilog,VerilogBitFusion,526,2,2024-05-07 13:18:51+00:00,0
12647,370513684,https://github.com/BerkeleyLab/LBNL-Cell-controller.git,2021-05-24 23:50:58+00:00,LBNL Fast Orbit Feedback (FOB) Cell controller firmware and software,BerkeleyLab/LBNL-Cell-controller,Verilog,LBNL-Cell-controller,5836,2,2024-08-15 21:37:13+00:00,1
12648,378061363,https://github.com/sa-patel/EECS151_FPGA_Processor.git,2021-06-18 06:54:43+00:00,Turn a Xilinx FPGA into a 100 Mhz RISC-V compliant processor. Additional graphics acceleration and logic modules included,sa-patel/EECS151_FPGA_Processor,Verilog,EECS151_FPGA_Processor,306,2,2024-10-28 23:19:57+00:00,0
12649,371754266,https://github.com/cjearls/Open-Source-Parameterized-Low-Latency-Aggressive-Hardware-Compressors-and-Decompressors.git,2021-05-28 16:07:01+00:00,,cjearls/Open-Source-Parameterized-Low-Latency-Aggressive-Hardware-Compressors-and-Decompressors,Verilog,Open-Source-Parameterized-Low-Latency-Aggressive-Hardware-Compressors-and-Decompressors,3031,2,2023-11-06 23:31:01+00:00,1
12650,375673803,https://github.com/dheeru-karanam/Convolution-Neural-Network.git,2021-06-10 11:28:14+00:00,Implementation of CNN on FPGA,dheeru-karanam/Convolution-Neural-Network,Verilog,Convolution-Neural-Network,9,2,2022-03-02 03:32:30+00:00,0
12651,376297626,https://github.com/tlp19/MarsRover-returnSuccess3.git,2021-06-12 13:33:01+00:00,Year 2 Final Project - Mars Rover,tlp19/MarsRover-returnSuccess3,Verilog,MarsRover-returnSuccess3,44509,2,2023-01-27 23:02:40+00:00,1
12652,373608526,https://github.com/lastweek/vcu118_fmcp_qsfp.git,2021-06-03 18:43:17+00:00,VCU118 + http://www.hitechglobal.com/FMCModules/x6QSFP28.htm,lastweek/vcu118_fmcp_qsfp,Verilog,vcu118_fmcp_qsfp,121,2,2024-10-16 07:25:27+00:00,5
12653,368317730,https://github.com/PauloHJ/ProyectoFinal_SistemasEmbebidosFJ21.git,2021-05-17 20:45:50+00:00,,PauloHJ/ProyectoFinal_SistemasEmbebidosFJ21,Verilog,ProyectoFinal_SistemasEmbebidosFJ21,16229,2,2021-06-11 01:31:50+00:00,0
12654,372740441,https://github.com/A-Sathvik/JPEG-compression.git,2021-06-01 07:30:25+00:00,Applying SDLC for JPEG compression project,A-Sathvik/JPEG-compression,Verilog,JPEG-compression,1628,2,2023-02-07 12:02:18+00:00,1
12655,369922814,https://github.com/lam-n-ha/dual_core_w_lock_memory.git,2021-05-22 23:15:16+00:00,Dual core RISC-V processor with shared memory with locking functionality,lam-n-ha/dual_core_w_lock_memory,Verilog,dual_core_w_lock_memory,14959,2,2023-12-31 12:39:02+00:00,0
12656,368473216,https://github.com/thebesttv/blog.git,2021-05-18 09:29:48+00:00,"blog, of EServer",thebesttv/blog,Verilog,blog,30290,2,2024-05-12 03:02:45+00:00,0
12657,375140647,https://github.com/kakshat1205/8-bit-cpu-in-verilog.git,2021-06-08 20:44:19+00:00,"this is my first repository, it is endsem project of coa ",kakshat1205/8-bit-cpu-in-verilog,,8-bit-cpu-in-verilog,7,2,2024-07-28 20:36:29+00:00,1
12658,369466766,https://github.com/BLG242E/codes.git,2021-05-21 08:26:15+00:00,,BLG242E/codes,Verilog,codes,3206,2,2021-05-21 08:57:59+00:00,2
12659,377550987,https://github.com/shariethernet/Controlpath-Datapath-ASMD-DesigntoSynthesiswithSkywater130.git,2021-06-16 15:55:03+00:00,This repository highlghts the manual design of datapath and control path with ASMD Chart and its comparison with the synthesis from behavior level RTL  and finally the synthesised design is mapped to the Skywater130nm standard cells and Netlist is generated ,shariethernet/Controlpath-Datapath-ASMD-DesigntoSynthesiswithSkywater130,Verilog,Controlpath-Datapath-ASMD-DesigntoSynthesiswithSkywater130,3951,2,2021-08-27 06:11:03+00:00,1
12660,375941722,https://github.com/LynnL4/HDLBits.git,2021-06-11 07:31:09+00:00,HDLBits ,LynnL4/HDLBits,Verilog,HDLBits,14,2,2023-12-18 07:00:30+00:00,0
12661,371443654,https://github.com/UniversityOfPlymouth-Electronics/DigitalSystems.git,2021-05-27 16:50:43+00:00,Digital Electronic Systems at the University of Plymouth,UniversityOfPlymouth-Electronics/DigitalSystems,Verilog,DigitalSystems,8994,2,2023-11-20 14:44:06+00:00,75
12662,369338620,https://github.com/F3L1X07/Seccion_D12_Equipo_1.git,2021-05-20 21:09:06+00:00,,F3L1X07/Seccion_D12_Equipo_1,Verilog,Seccion_D12_Equipo_1,15644,1,2021-06-23 01:58:26+00:00,0
12663,374056903,https://github.com/ZiadMansourM/SPI.git,2021-06-05 08:05:30+00:00,"Serial Peripheral Interface - SPI, using Verilog",ZiadMansourM/SPI,Verilog,SPI,31,1,2022-07-03 15:33:28+00:00,1
12664,377242190,https://github.com/heiallen/RISCV_CGRA.git,2021-06-15 17:23:42+00:00,,heiallen/RISCV_CGRA,Verilog,RISCV_CGRA,56,1,2023-02-04 04:08:44+00:00,0
12665,371616339,https://github.com/bunnyverma29/digital-hardware.git,2021-05-28 07:24:21+00:00,,bunnyverma29/digital-hardware,Verilog,digital-hardware,747,1,2022-06-21 19:52:10+00:00,0
12666,370701546,https://github.com/JayMoghariya/Verilog-Assignment.git,2021-05-25 13:24:33+00:00,,JayMoghariya/Verilog-Assignment,Verilog,Verilog-Assignment,13,1,2023-03-04 08:44:07+00:00,0
12667,379182689,https://github.com/forkaduck/stepper.git,2021-06-22 07:37:01+00:00,A RISC-V based uC written in Verilog to control a leged robot and hardware design that can be used with it.,forkaduck/stepper,Verilog,stepper,17273,1,2024-07-16 18:52:32+00:00,0
12668,368994470,https://github.com/electronica-5/TP2.git,2021-05-19 20:33:17+00:00,Trabajo Practico 2 - Electrónica 5,electronica-5/TP2,Verilog,TP2,10628,1,2024-02-05 22:20:06+00:00,1
12669,372545121,https://github.com/Qiaofanxing/tinyCPU.git,2021-05-31 15:03:48+00:00,利用verilog实现一个简单的8位CPU,Qiaofanxing/tinyCPU,Verilog,tinyCPU,730,1,2023-09-04 09:25:52+00:00,0
12670,369849688,https://github.com/Moaminseop/RTL_Design.git,2021-05-22 15:59:25+00:00,,Moaminseop/RTL_Design,Verilog,RTL_Design,33,1,2021-06-17 04:15:40+00:00,0
12671,370396328,https://github.com/whaoney/SingleCycle_CPU_RISCV32I.git,2021-05-24 15:17:22+00:00,,whaoney/SingleCycle_CPU_RISCV32I,Verilog,SingleCycle_CPU_RISCV32I,16,1,2023-03-20 03:01:34+00:00,0
12672,369061918,https://github.com/ryanwolters/vga-color-clock.git,2021-05-20 02:56:34+00:00,VGA color generator using an FPGA.,ryanwolters/vga-color-clock,Verilog,vga-color-clock,3,1,2022-11-30 20:42:18+00:00,0
12673,370496126,https://github.com/Riflecake1699/Equipo-5-SSPAC-D13.git,2021-05-24 22:05:42+00:00,,Riflecake1699/Equipo-5-SSPAC-D13,Verilog,Equipo-5-SSPAC-D13,958,1,2021-06-15 04:04:33+00:00,0
12674,377783975,https://github.com/KhanhNguyen1308/I2C.git,2021-06-17 09:59:41+00:00,,KhanhNguyen1308/I2C,Verilog,I2C,16,1,2023-06-11 15:02:39+00:00,0
12675,379460511,https://github.com/jayjunlee/AM04-MIPS-CPU.git,2021-06-23 02:49:33+00:00,A synthesizable 32-bit RISC microprocessor designed based on MIPS I ISA that uses a memory-mapped bus to access system memory and various peripherals that can be integrated on to an FPGA.,jayjunlee/AM04-MIPS-CPU,Verilog,AM04-MIPS-CPU,9350,1,2022-04-12 15:52:23+00:00,0
12676,369095745,https://github.com/fernandamariscal/Equipo_2_D14.git,2021-05-20 05:59:06+00:00,proyecto final,fernandamariscal/Equipo_2_D14,Verilog,Equipo_2_D14,1116,1,2021-06-25 01:11:49+00:00,0
12677,371632970,https://github.com/hyu-nani/Verilog_watch_second.git,2021-05-28 08:28:05+00:00,베릴로그팀,hyu-nani/Verilog_watch_second,Verilog,Verilog_watch_second,218249,1,2022-04-08 04:33:20+00:00,1
12678,375130206,https://github.com/SmirnuX/SHA256_verilog.git,2021-06-08 20:01:10+00:00,SHA256 realisation on Verilog.,SmirnuX/SHA256_verilog,Verilog,SHA256_verilog,5,1,2021-08-22 14:30:54+00:00,0
12679,374945685,https://github.com/mattvenn/test-template.git,2021-06-08 08:55:20+00:00,,mattvenn/test-template,Verilog,test-template,8,1,2022-03-17 00:19:20+00:00,0
12680,379366170,https://github.com/AlexThaFlex/LSDI_Assembly.git,2021-06-22 18:31:16+00:00,MIPS Assembly,AlexThaFlex/LSDI_Assembly,Verilog,LSDI_Assembly,49,1,2021-06-22 18:44:12+00:00,0
12681,378547688,https://github.com/Xie-Minghui/FPGA_cpu.git,2021-06-20 03:12:54+00:00,硬件综合设计-在Xilinx开发板上使用Virilog实现一个四级流水CPU添加了axi。,Xie-Minghui/FPGA_cpu,Verilog,FPGA_cpu,1329,1,2023-01-04 12:26:36+00:00,0
12682,376902663,https://github.com/j-sidney/pynq_z2-ps.git,2021-06-14 17:19:41+00:00,Basic vivado project with pynq-z2 ps configuration ,j-sidney/pynq_z2-ps,Verilog,pynq_z2-ps,319,1,2024-09-18 14:51:46+00:00,0
12683,372039670,https://github.com/3bdlslam/FFT_32_cooly_tukey_verilog.git,2021-05-29 18:02:41+00:00,,3bdlslam/FFT_32_cooly_tukey_verilog,Verilog,FFT_32_cooly_tukey_verilog,27349,1,2024-10-15 02:23:37+00:00,0
12684,369539486,https://github.com/dev-board-tech/arduFPGA-game-console-simple-tank-demo.git,2021-05-21 13:10:57+00:00,A simple micro tank controller using arduFPGA-game-console,dev-board-tech/arduFPGA-game-console-simple-tank-demo,Verilog,arduFPGA-game-console-simple-tank-demo,325,1,2022-05-02 21:52:45+00:00,1
12685,372095564,https://github.com/ncicek/riscv-core.git,2021-05-30 00:47:51+00:00,,ncicek/riscv-core,Verilog,riscv-core,25,1,2021-05-30 00:58:30+00:00,0
12686,374088473,https://github.com/pravinism-007/router_1x3.git,2021-06-05 10:47:13+00:00,Design of FSM based 1x3 router using verilog,pravinism-007/router_1x3,Verilog,router_1x3,7,1,2021-06-24 15:12:09+00:00,0
12687,378602974,https://github.com/HeHTao-3381/tinyCPU.git,2021-06-20 09:09:13+00:00,2021.大三下 计算机体系结构上机作业,HeHTao-3381/tinyCPU,Verilog,tinyCPU,2621,1,2023-06-20 02:22:16+00:00,0
12688,376875729,https://github.com/ProxyPlayerHD/65CE816-Softcore.git,2021-06-14 15:43:30+00:00,,ProxyPlayerHD/65CE816-Softcore,Verilog,65CE816-Softcore,18765,1,2022-08-28 16:32:05+00:00,1
12689,368187635,https://github.com/EdBloodedge/MIPS_microprocessor_simulator.git,2021-05-17 13:03:00+00:00,,EdBloodedge/MIPS_microprocessor_simulator,Verilog,MIPS_microprocessor_simulator,14,1,2024-02-13 05:51:36+00:00,0
12690,370197511,https://github.com/bozhao-li/Cache.git,2021-05-24 01:45:05+00:00,CPU cache part,bozhao-li/Cache,Verilog,Cache,139,1,2023-04-21 03:50:32+00:00,0
12691,370472289,https://github.com/isaac-fs/Proyecto-Digitales-II-G3.git,2021-05-24 20:07:59+00:00,,isaac-fs/Proyecto-Digitales-II-G3,Verilog,Proyecto-Digitales-II-G3,24052,1,2021-07-20 05:21:57+00:00,0
12692,378183883,https://github.com/daneshvar-amrollahi/FNN-Verilog.git,2021-06-18 14:55:47+00:00,A Feed Forward Neural Network in Verilog. ,daneshvar-amrollahi/FNN-Verilog,Verilog,FNN-Verilog,2827,1,2022-01-19 23:45:12+00:00,0
12693,378683151,https://github.com/sidhantp1906/csd-multiplier-using-booth-technique.git,2021-06-20 15:49:15+00:00,csd multiplier using booth technique in which i have converted binary multiplier into csd and multiplicand is binary.,sidhantp1906/csd-multiplier-using-booth-technique,Verilog,csd-multiplier-using-booth-technique,4,1,2023-05-04 03:15:49+00:00,0
12694,371770100,https://github.com/Arman5592/Matrix-Block-Multiplier-Verilog.git,2021-05-28 17:12:28+00:00,,Arman5592/Matrix-Block-Multiplier-Verilog,Verilog,Matrix-Block-Multiplier-Verilog,6766,1,2023-07-30 15:00:03+00:00,0
12695,371666716,https://github.com/CW-B-W/DIC-MedianFilter.git,2021-05-28 10:38:20+00:00,,CW-B-W/DIC-MedianFilter,Verilog,DIC-MedianFilter,2545,1,2023-02-03 08:09:11+00:00,0
12696,371886522,https://github.com/abhishek2002228/Floating-Point-ALU.git,2021-05-29 05:16:37+00:00,,abhishek2002228/Floating-Point-ALU,Verilog,Floating-Point-ALU,16,1,2021-06-10 19:10:38+00:00,0
12697,373598299,https://github.com/samlam723/median_filter.git,2021-06-03 18:01:26+00:00,"A chip that functions as an efficient 1-D median filter is implemented in this project. The ASIC design flow, from high level specification definition down to final layout extraction and simulation are completed.",samlam723/median_filter,Verilog,median_filter,1404,1,2022-04-23 11:42:29+00:00,1
12698,373040270,https://github.com/ajayjha5899/enhanced_aes.git,2021-06-02 04:35:47+00:00,Verilog implementation of various modules required for implementation of PN sequence based AES block cipher.,ajayjha5899/enhanced_aes,Verilog,enhanced_aes,464,1,2021-11-15 07:30:31+00:00,0
12699,375751129,https://github.com/subashchandran420/RISC-V_MIPS-32.git,2021-06-10 15:46:39+00:00,Desiging a basic risc processor in verilog (HDL) using behavioral modeling.,subashchandran420/RISC-V_MIPS-32,Verilog,RISC-V_MIPS-32,2,1,2021-06-10 16:04:26+00:00,0
12700,377431833,https://github.com/NeginKhalifat/MIPS.git,2021-06-16 08:53:06+00:00,A pipelined implementation of a MIPS processor with cache,NeginKhalifat/MIPS,Verilog,MIPS,347,1,2021-08-28 08:49:42+00:00,0
12701,378005828,https://github.com/tishi43/dsp48e1.git,2021-06-18 01:50:46+00:00,modelsim project to simulate dsp48e1.v,tishi43/dsp48e1,Verilog,dsp48e1,274,1,2024-04-24 08:07:06+00:00,0
12702,375758492,https://github.com/Luca-Dalmasso/LL_contest.git,2021-06-10 16:12:17+00:00,"Optimisation procedure written in tcl for (Area, Delay, Power) with the usage of Dual-Vth CMOS technology within Synopsys DC and PT",Luca-Dalmasso/LL_contest,Verilog,LL_contest,142,1,2024-03-07 03:02:04+00:00,1
12703,371105075,https://github.com/currylover-gokul/summer-project2021.git,2021-05-26 16:43:12+00:00,"Summer Project of our team consisting of Ashish, Anjanesh and Gokul",currylover-gokul/summer-project2021,Verilog,summer-project2021,576,1,2021-07-29 17:03:57+00:00,1
12704,368062619,https://github.com/farhan-tallman/uart-Verilog.git,2021-05-17 05:11:25+00:00,uart rx and tx,farhan-tallman/uart-Verilog,Verilog,uart-Verilog,25,1,2022-04-28 10:44:54+00:00,0
12705,369907211,https://github.com/SnrNotHere16/ALUMatrixReduced.git,2021-05-22 21:16:06+00:00,An ALU for Matrices that uses reduced ios ,SnrNotHere16/ALUMatrixReduced,Verilog,ALUMatrixReduced,131,1,2022-06-15 23:44:43+00:00,0
12706,374519570,https://github.com/DehitTrivedi/SIMD_ComputerArchietecture.git,2021-06-07 03:09:30+00:00,The aim of this project was to build a SIMD processor using Verilog in Quartus and analyse the simulation results. ,DehitTrivedi/SIMD_ComputerArchietecture,Verilog,SIMD_ComputerArchietecture,4179,1,2022-07-08 10:16:47+00:00,0
12707,373934842,https://github.com/jmstein7/65c02_errata.git,2021-06-04 18:57:27+00:00,"A very, very preliminary experiment with a soft 65c02 core. ",jmstein7/65c02_errata,Verilog,65c02_errata,15632,1,2021-07-03 14:16:21+00:00,1
12708,370066045,https://github.com/bhatmahadev6/openMSP430-on-Zynq.git,2021-05-23 13:53:09+00:00,openMSP430 implemented on Zynq using Vivado,bhatmahadev6/openMSP430-on-Zynq,Verilog,openMSP430-on-Zynq,25972,1,2024-03-28 07:52:05+00:00,0
12709,368607243,https://github.com/subhiksha-maker/DE1-Soc.git,2021-05-18 17:02:30+00:00,game,subhiksha-maker/DE1-Soc,Verilog,DE1-Soc,4,1,2024-05-28 06:34:17+00:00,0
12710,371721546,https://github.com/Buglik/AK2-projekt.git,2021-05-28 14:09:58+00:00,,Buglik/AK2-projekt,Verilog,AK2-projekt,3392,1,2023-10-22 16:33:12+00:00,1
12711,369472496,https://github.com/AlexanderKeithGreer/simpleArray.git,2021-05-21 08:47:17+00:00,This is meant to contain some VHDL/Verilog fragments so I can better understand how to implement DSP in FPGA.,AlexanderKeithGreer/simpleArray,Verilog,simpleArray,24,1,2022-03-29 22:23:08+00:00,0
12712,374578420,https://github.com/MartianSheep/CryptoProject_LWC.git,2021-06-07 07:44:09+00:00,,MartianSheep/CryptoProject_LWC,Verilog,CryptoProject_LWC,6817,1,2023-06-22 20:14:46+00:00,1
12713,368729497,https://github.com/Danny-xyy/AES_FPGA_new.git,2021-05-19 03:07:27+00:00,,Danny-xyy/AES_FPGA_new,Verilog,AES_FPGA_new,7220,1,2023-02-07 13:41:50+00:00,0
12714,369713354,https://github.com/ashvah/cpu-pipelining.git,2021-05-22 04:23:20+00:00,Implement a MIPS 5-stage pipelined CPU using Vivado,ashvah/cpu-pipelining,Verilog,cpu-pipelining,519,1,2023-08-30 15:00:41+00:00,1
12715,379642172,https://github.com/pratikkaul2011/hack-using-verilog.git,2021-06-23 15:04:54+00:00,A hack( Harvard architecture CPU) 16 bit implementation in Verilog HDL.,pratikkaul2011/hack-using-verilog,Verilog,hack-using-verilog,5,1,2022-10-17 08:40:31+00:00,0
12716,378961664,https://github.com/Ideasay/Course-VLSI-ConfigurableFIRFilter.git,2021-06-21 14:36:58+00:00,,Ideasay/Course-VLSI-ConfigurableFIRFilter,Verilog,Course-VLSI-ConfigurableFIRFilter,111,1,2022-05-20 13:26:55+00:00,0
12717,378431319,https://github.com/b-garbacz/Neokeon128.git,2021-06-19 14:26:55+00:00,Implementation of the neokeon block cipher,b-garbacz/Neokeon128,Verilog,Neokeon128,16,1,2023-03-25 16:22:30+00:00,0
12718,377697954,https://github.com/mikenie/FPGA-Key.git,2021-06-17 03:52:12+00:00,状态机实现简单按键消抖程序,mikenie/FPGA-Key,Verilog,FPGA-Key,34,1,2022-03-10 02:25:02+00:00,0
12719,372570241,https://github.com/dgarci23/8b-Computer.git,2021-05-31 16:37:00+00:00,"8 bit Computer design based on Ben Eater's 8 Bit Computer Youtube series. Hardware implementation of the design, KiCad schematics and Verilog implementation.",dgarci23/8b-Computer,Verilog,8b-Computer,38874,1,2022-02-08 02:38:07+00:00,0
12720,374497599,https://github.com/Nicholas1812216/FPGA_FIR_lopass_filter.git,2021-06-07 01:05:24+00:00,"Matlab files, HDL implementation, and simulation",Nicholas1812216/FPGA_FIR_lopass_filter,Verilog,FPGA_FIR_lopass_filter,2356,1,2022-07-20 19:43:59+00:00,0
12721,370880980,https://github.com/VARZero/verilog.git,2021-05-26 02:15:02+00:00,베릴로그 연습,VARZero/verilog,Verilog,verilog,630,1,2023-06-11 14:42:33+00:00,0
12722,379680374,https://github.com/PallAxelSigurdsson/MPC-Platform.git,2021-06-23 17:25:42+00:00,Master thesis work at KTH - A predictable multi-core platform using Qsys,PallAxelSigurdsson/MPC-Platform,Verilog,MPC-Platform,13061,1,2021-09-06 01:52:19+00:00,0
12723,369623391,https://github.com/Thorns-H/mips-architecture.git,2021-05-21 18:33:47+00:00,[S. Arquitectura de Computadoras - Jorge Ernesto López Arce] - This is a representation and a working code from a 32 bits mips architecture using Verilog.,Thorns-H/mips-architecture,Verilog,mips-architecture,4476,1,2023-11-13 16:36:52+00:00,1
12724,368821430,https://github.com/brsf11/BuzzerMusicSoC.git,2021-05-19 09:55:22+00:00,A Cortex-M0 based SoC,brsf11/BuzzerMusicSoC,Verilog,BuzzerMusicSoC,60,1,2024-06-26 01:27:45+00:00,0
12725,379029688,https://github.com/YC-Vertex/ComputerOrganization-Assignments.git,2021-06-21 18:38:08+00:00,加法器、乘法器、前导零计数器，清华大学2021春计算机原理与设计课程作业,YC-Vertex/ComputerOrganization-Assignments,Verilog,ComputerOrganization-Assignments,10,1,2024-02-19 08:08:42+00:00,2
12726,372236001,https://github.com/pwang7/spinal-net.git,2021-05-30 14:28:34+00:00,,pwang7/spinal-net,Verilog,spinal-net,85,1,2024-07-09 16:21:31+00:00,0
12727,370232169,https://github.com/siddharthoo7/Pipelined-fir-filter.git,2021-05-24 04:58:52+00:00,,siddharthoo7/Pipelined-fir-filter,Verilog,Pipelined-fir-filter,889,1,2021-09-10 14:38:47+00:00,0
12728,370501362,https://github.com/ishfaqahmed29/16-bit_RISC_Processor.git,2021-05-24 22:35:30+00:00,Verilog RTL Design,ishfaqahmed29/16-bit_RISC_Processor,Verilog,16-bit_RISC_Processor,25,1,2022-03-05 17:17:21+00:00,1
12729,373881287,https://github.com/samlam723/fir_filter.git,2021-06-04 15:15:45+00:00,A 16-tap FIR filter is implemented using adder and multiplier at frequency 5MHz.,samlam723/fir_filter,Verilog,fir_filter,954,1,2022-04-29 16:32:11+00:00,0
12730,377595631,https://github.com/minhna1112/FFT-Radix4-16Point-Verilog.git,2021-06-16 18:44:35+00:00,Class project - Digital Design,minhna1112/FFT-Radix4-16Point-Verilog,Verilog,FFT-Radix4-16Point-Verilog,28,1,2022-01-04 08:07:34+00:00,0
12731,369606663,https://github.com/HITSZ-COMP2008/Lab-Tilelink-Handout.git,2021-05-21 17:21:28+00:00,,HITSZ-COMP2008/Lab-Tilelink-Handout,Verilog,Lab-Tilelink-Handout,9,1,2024-01-02 14:04:20+00:00,0
12732,375821730,https://github.com/DRubioG/VLIW.git,2021-06-10 20:23:37+00:00,VLIW book example,DRubioG/VLIW,Verilog,VLIW,17,1,2024-04-12 10:05:02+00:00,0
12733,374366393,https://github.com/ShenTengTu/v-i18n.git,2021-06-06 13:23:45+00:00,Internationalization services for V Programming Language,ShenTengTu/v-i18n,Verilog,v-i18n,36,1,2024-10-11 17:41:08+00:00,0
12734,368128201,https://github.com/oasm95/RV32I.git,2021-05-17 09:26:21+00:00,Implementación ISA RV32I como trabajo de graduación,oasm95/RV32I,Verilog,RV32I,206832,1,2024-03-08 02:15:05+00:00,0
12735,370967583,https://github.com/fuboki10/DCNN-Accelerator-IO.git,2021-05-26 08:50:21+00:00,,fuboki10/DCNN-Accelerator-IO,Verilog,DCNN-Accelerator-IO,1999,1,2021-07-01 15:20:59+00:00,0
12736,377450891,https://github.com/MasoudHeidary/FPGA-Verilog-Serial-Communication.git,2021-06-16 10:02:02+00:00,,MasoudHeidary/FPGA-Verilog-Serial-Communication,Verilog,FPGA-Verilog-Serial-Communication,7,1,2022-02-27 11:00:00+00:00,0
12737,377728780,https://github.com/Jeff-Ray/Matrix-keyboard.git,2021-06-17 06:32:03+00:00,Verilog,Jeff-Ray/Matrix-keyboard,Verilog,Matrix-keyboard,739,1,2022-04-02 02:09:30+00:00,1
12738,372089891,https://github.com/ncicek/IQmodulator.git,2021-05-29 23:56:16+00:00,,ncicek/IQmodulator,Verilog,IQmodulator,46031,1,2023-04-05 04:36:30+00:00,0
12739,378708247,https://github.com/mr-gaurav/32-BIT_RISC_Processor.git,2021-06-20 17:55:47+00:00,"Designing a 32-bit RISC architecture-based processor with 5 Stage Pipeline stages. Implemented R-type, I-type, Load/Store, Branch, instruction on behavioural level and simulate Verilog code on Xilinx vivado for ALU operations.",mr-gaurav/32-BIT_RISC_Processor,Verilog,32-BIT_RISC_Processor,5,1,2021-06-20 18:11:25+00:00,0
12740,371944252,https://github.com/Gaukm01/CS220.git,2021-05-29 10:32:26+00:00,This contains all the assignments for CS220,Gaukm01/CS220,Verilog,CS220,114,1,2024-02-19 03:32:28+00:00,0
12741,374196144,https://github.com/FoxCode-JF/FPGA_odd_even_merge_sort.git,2021-06-05 19:25:31+00:00,Implementation of parallel Batcher's odd-even merge sort,FoxCode-JF/FPGA_odd_even_merge_sort,Verilog,FPGA_odd_even_merge_sort,4,1,2024-08-08 02:42:33+00:00,0
12742,369552685,https://github.com/18520460/Exponential-Function.git,2021-05-21 13:58:05+00:00,,18520460/Exponential-Function,Verilog,Exponential-Function,15784,1,2024-10-01 06:43:52+00:00,0
12743,374213094,https://github.com/arpitkumar1412/Multi-cycle-datapath.git,2021-06-05 21:11:37+00:00,,arpitkumar1412/Multi-cycle-datapath,Verilog,Multi-cycle-datapath,714,1,2021-06-17 21:48:01+00:00,0
12744,375015787,https://github.com/makerinchina-iot/syn_rom.git,2021-06-08 13:18:08+00:00,A ROM module can be synthesis,makerinchina-iot/syn_rom,Verilog,syn_rom,19,1,2021-08-06 00:16:29+00:00,0
12745,375655652,https://github.com/trung-pham-dinh/DigitalClock-FPGA.git,2021-06-10 10:16:12+00:00,Verilog on DE2I150 board,trung-pham-dinh/DigitalClock-FPGA,Verilog,DigitalClock-FPGA,9237,1,2021-12-07 14:42:08+00:00,0
12746,369787245,https://github.com/tarun-singla/Configurable-Fabric.git,2021-05-22 11:11:16+00:00,,tarun-singla/Configurable-Fabric,Verilog,Configurable-Fabric,395,1,2021-07-30 09:41:01+00:00,0
12747,371112091,https://github.com/Nzarite/crypto-FPGA.git,2021-05-26 17:08:02+00:00,,Nzarite/crypto-FPGA,Verilog,crypto-FPGA,50,1,2023-02-12 05:09:07+00:00,5
12748,371662116,https://github.com/kzwrime/priscv.git,2021-05-28 10:19:08+00:00,,kzwrime/priscv,Verilog,priscv,2941,1,2021-07-07 08:07:30+00:00,0
12749,368739378,https://github.com/TinyRetroWarehouse/vga-driver-fpga.git,2021-05-19 04:02:21+00:00,A VGA driver written in Verilog. 💻,TinyRetroWarehouse/vga-driver-fpga,,vga-driver-fpga,29,1,2022-05-25 23:09:46+00:00,0
12750,368407073,https://github.com/li123718/iu.git,2021-05-18 05:07:18+00:00,记忆库,li123718/iu,Verilog,iu,0,1,2021-05-19 04:30:52+00:00,0
12751,375178463,https://github.com/williamtien23/FPGA-DE10_LITE-I2C_Master.git,2021-06-09 00:18:59+00:00,,williamtien23/FPGA-DE10_LITE-I2C_Master,Verilog,FPGA-DE10_LITE-I2C_Master,4,1,2023-06-11 15:26:18+00:00,0
12752,375676044,https://github.com/yhs0602/verilog.git,2021-06-10 11:37:33+00:00,,yhs0602/verilog,Verilog,verilog,10246,1,2022-01-02 01:30:22+00:00,0
12753,374475717,https://github.com/MarcosSevert/VerilogGalileoX.git,2021-06-06 22:23:34+00:00,All codes created during the development of the GalileoX-CElectronica002x course.,MarcosSevert/VerilogGalileoX,Verilog,VerilogGalileoX,15,1,2021-07-03 20:07:04+00:00,0
12754,373222339,https://github.com/EricTtTtT/RISCV-Pipeline-Project.git,2021-06-02 15:46:05+00:00,,EricTtTtT/RISCV-Pipeline-Project,Verilog,RISCV-Pipeline-Project,35363,1,2021-12-20 16:32:32+00:00,1
12755,369030675,https://github.com/mriosrivas/pynq.git,2021-05-19 23:59:17+00:00,Respository with some examples using PYNQ-Z1 board.,mriosrivas/pynq,Verilog,pynq,4730,1,2022-03-24 23:00:40+00:00,0
12756,368542735,https://github.com/Daydreamer97/FPGA_Verilog_Learning.git,2021-05-18 13:35:36+00:00,FPGA_Verilog_Learning,Daydreamer97/FPGA_Verilog_Learning,Verilog,FPGA_Verilog_Learning,3030,1,2023-09-02 14:02:20+00:00,0
12757,368724711,https://github.com/Space-Odie/Zybo_Projects.git,2021-05-19 02:43:04+00:00,Lab Projects done in ECE520,Space-Odie/Zybo_Projects,Verilog,Zybo_Projects,1276,1,2022-06-10 02:27:15+00:00,0
12758,376030749,https://github.com/dchwebb/WS2812_IP.git,2021-06-11 13:15:37+00:00,Lattice IP Package for WS2812 controller module,dchwebb/WS2812_IP,Verilog,WS2812_IP,41,1,2023-07-20 15:18:12+00:00,0
12759,377116932,https://github.com/iremnurcolak/UART.git,2021-06-15 10:02:56+00:00,UART protocol implementation in Verilog.,iremnurcolak/UART,Verilog,UART,779,1,2021-06-21 10:47:56+00:00,0
12760,379568460,https://github.com/Jamboii/vlsi-projects.git,2021-06-23 10:42:54+00:00,Projects and assignments pertaining to VLSI,Jamboii/vlsi-projects,Verilog,vlsi-projects,1053,1,2022-05-23 04:17:36+00:00,0
12761,379220785,https://github.com/zyp-git01/course_risc-v.git,2021-06-22 09:55:04+00:00,,zyp-git01/course_risc-v,Verilog,course_risc-v,16448,1,2023-05-10 12:58:09+00:00,0
12762,375063997,https://github.com/JoaoGMSF/Microwave.git,2021-06-08 15:46:55+00:00,Um sistema de microondas implementado em verilog para a cadeira de Sistemas Digitais,JoaoGMSF/Microwave,Verilog,Microwave,4220,1,2021-06-09 01:00:55+00:00,0
12763,376544692,https://github.com/codamin/ARM-Processor-CALab.git,2021-06-13 12:59:33+00:00,,codamin/ARM-Processor-CALab,,ARM-Processor-CALab,588,1,2022-03-14 22:34:30+00:00,0
12764,377768348,https://github.com/ZLFan/EDA-Course.git,2021-06-17 09:03:07+00:00,EDA课程上写的乱七八糟的一堆代码，有的能成功运行，有的不能。,ZLFan/EDA-Course,Verilog,EDA-Course,185563,1,2024-03-06 07:31:22+00:00,0
12765,375186535,https://github.com/kuhiu/smartnav-platform.git,2021-06-09 01:06:46+00:00,,kuhiu/smartnav-platform,Verilog,smartnav-platform,762643,1,2024-09-12 12:45:00+00:00,0
12766,372584614,https://github.com/Saverio976/translator.git,2021-05-31 17:36:32+00:00,"v module to translate string (uses https://translate.google.com, https://mymemory.translated.net, https://www.linguee.com/)",Saverio976/translator,Verilog,translator,74,1,2024-07-31 21:24:54+00:00,0
12767,371967938,https://github.com/andykitchen/astra6502.git,2021-05-29 12:29:32+00:00,A small but mighty 6502 core,andykitchen/astra6502,Verilog,astra6502,15,1,2021-06-04 02:58:37+00:00,1
12768,374971961,https://github.com/Prokuma/Ayumu.git,2021-06-08 10:40:06+00:00,AYUMU is a simple 8-bit CPU,Prokuma/Ayumu,Verilog,Ayumu,6,1,2022-03-11 08:31:32+00:00,0
12769,377868606,https://github.com/BStar14/single-cycle-mips-processor-eee3530.git,2021-06-17 14:57:52+00:00,Implementation and Simulation of Single Cycle MIPS Processor Project 2021-1 Course EEE3530 Computer Architecture Yonsei University,BStar14/single-cycle-mips-processor-eee3530,Verilog,single-cycle-mips-processor-eee3530,7346,1,2022-02-21 14:54:51+00:00,1
12770,374268478,https://github.com/y38y38/floor_log2.git,2021-06-06 04:37:59+00:00,,y38y38/floor_log2,Verilog,floor_log2,1,1,2023-11-27 08:11:36+00:00,0
12771,377904307,https://github.com/HarryHuCodes/VGA_VerilogGame.git,2021-06-17 17:01:50+00:00,A Slot Machine simulator game made using HDL Verilog for VGA display. Uses Altera Cyclone V - SoC 5CSEMA with ARM Cortex A9 processor,HarryHuCodes/VGA_VerilogGame,Verilog,VGA_VerilogGame,26976,1,2024-04-18 13:40:39+00:00,0
12772,373605649,https://github.com/jinyier/CAD4EM.git,2021-06-03 18:30:36+00:00,We present our automatic RTL EM side channel toolset.,jinyier/CAD4EM,Verilog,CAD4EM,2865,1,2024-04-23 16:10:15+00:00,2
12773,368197508,https://github.com/vvsosed/verilog_examples.git,2021-05-17 13:33:51+00:00,Simple verilog examples,vvsosed/verilog_examples,Verilog,verilog_examples,78,1,2024-04-25 18:57:26+00:00,0
12774,371418615,https://github.com/UnnamedOrange/Vivado-Term-Project.git,2021-05-27 15:19:51+00:00,Vivado Term Project PKU 2021.,UnnamedOrange/Vivado-Term-Project,Verilog,Vivado-Term-Project,2643,1,2023-01-28 07:48:52+00:00,0
12775,374261240,https://github.com/Vishal1128/Implementation_of_32_bit_Multipliers_on_FPGA.git,2021-06-06 03:44:35+00:00,,Vishal1128/Implementation_of_32_bit_Multipliers_on_FPGA,Verilog,Implementation_of_32_bit_Multipliers_on_FPGA,463,1,2023-10-14 14:35:26+00:00,0
12776,378078112,https://github.com/dec880126/Verilog-Practice.git,2021-06-18 08:03:09+00:00,HDLBits,dec880126/Verilog-Practice,Verilog,Verilog-Practice,20,1,2021-06-19 10:10:37+00:00,0
12777,377938767,https://github.com/Liror/ECEG.git,2021-06-17 19:20:37+00:00,Small research unrolled verilog implementation of an Elliptic Curve ElGamal cryptosystem,Liror/ECEG,Verilog,ECEG,145,1,2022-05-04 11:50:24+00:00,0
12778,371958585,https://github.com/evgenii-lezhnev/HDLNoCGen.git,2021-05-29 11:44:06+00:00,Verilog Code Generator of Communication Subsystem for Networks-on-Chip,evgenii-lezhnev/HDLNoCGen,Verilog,HDLNoCGen,792,1,2023-07-22 09:18:40+00:00,1
12779,372488522,https://github.com/pratiksolav/Edge_Detection_in_Verilog.git,2021-05-31 11:50:21+00:00,The project aims to implement Edge Detection for an image using Sobel Operator on a Field Programmable Gate Array(FPGA) device. ,pratiksolav/Edge_Detection_in_Verilog,Verilog,Edge_Detection_in_Verilog,712,1,2023-07-24 02:06:35+00:00,0
12780,372201640,https://github.com/mateusxxlima/hardware-description.git,2021-05-30 11:53:58+00:00,Hardware description project in verilog language implemented in the area of Digital Systems in the third semester of the Computer Science course at UFFS,mateusxxlima/hardware-description,Verilog,hardware-description,2,1,2022-04-16 21:38:10+00:00,0
12781,376651663,https://github.com/siglabsoss/datapath.git,2021-06-13 22:26:38+00:00,,siglabsoss/datapath,Verilog,datapath,148,1,2022-06-01 04:38:35+00:00,0
12782,378956414,https://github.com/Chair-for-Security-Engineering/Low-Latency_Keccak.git,2021-06-21 14:20:38+00:00,,Chair-for-Security-Engineering/Low-Latency_Keccak,Verilog,Low-Latency_Keccak,13,1,2023-04-17 02:34:36+00:00,0
12783,371486597,https://github.com/ValentinAdam/LDH-Tema2.git,2021-05-27 19:44:31+00:00,,ValentinAdam/LDH-Tema2,Verilog,LDH-Tema2,2,1,2024-04-11 05:20:54+00:00,0
12784,378189015,https://github.com/singhvishvendra700/Simple-Processor.git,2021-06-18 15:14:19+00:00,A Simple processor developed using Verilog.,singhvishvendra700/Simple-Processor,Verilog,Simple-Processor,760,1,2021-06-24 18:58:26+00:00,0
12785,378857258,https://github.com/pouyanhessabi/LD-final-project.git,2021-06-21 08:18:11+00:00,Final project of LD(Logic Design) course in Amirkabir University Of Technology.,pouyanhessabi/LD-final-project,Verilog,LD-final-project,245,1,2023-11-07 07:56:07+00:00,0
12786,377377508,https://github.com/LoialOtter/RISCy-ICE.git,2021-06-16 05:09:07+00:00,Basic RISC-V based system set up for use in ICE40UP5K FPGAs,LoialOtter/RISCy-ICE,Verilog,RISCy-ICE,106,1,2021-08-14 20:35:13+00:00,1
12787,376802685,https://github.com/sahandzou/DESVerilog.git,2021-06-14 11:41:44+00:00,,sahandzou/DESVerilog,Verilog,DESVerilog,38,1,2022-05-14 09:25:05+00:00,0
12788,379676675,https://github.com/shrubbroom/CHORD_wujian100_impl.git,2021-06-23 17:11:27+00:00,,shrubbroom/CHORD_wujian100_impl,Verilog,CHORD_wujian100_impl,207696,1,2023-04-13 16:37:03+00:00,0
12789,378581624,https://github.com/anudeepnrao/anudeepnrao.github.io.git,2021-06-20 07:09:13+00:00,Base code for portfolio site,anudeepnrao/anudeepnrao.github.io,Verilog,anudeepnrao.github.io,12563,1,2024-02-07 02:33:13+00:00,0
12790,377569662,https://github.com/Asmaa601/Generic-QAM.git,2021-06-16 17:02:12+00:00,Repository of Generic QAM module which is implemented in verilog.,Asmaa601/Generic-QAM,Verilog,Generic-QAM,3,1,2024-02-23 01:47:28+00:00,0
12791,386151757,https://github.com/mirkat1206/2021_Spring_NCTU_ICLAB.git,2021-07-15 03:37:18+00:00,NCTU 2021 Spring Integrated Circuit Design Laboratory,mirkat1206/2021_Spring_NCTU_ICLAB,Verilog,2021_Spring_NCTU_ICLAB,77748,167,2024-10-22 03:12:16+00:00,37
12792,382298947,https://github.com/chipsalliance/synlig.git,2021-07-02 09:37:34+00:00,SystemVerilog support for Yosys,chipsalliance/synlig,Verilog,synlig,3411,163,2024-10-29 08:20:36+00:00,21
12793,386877573,https://github.com/AngeloJacobo/FPGA_Book_Experiments.git,2021-07-17 08:09:25+00:00,"My completed projects from ""FPGA Prototyping by Verilog Examples""  book by Pong P. Chu",AngeloJacobo/FPGA_Book_Experiments,Verilog,FPGA_Book_Experiments,498,89,2024-09-27 16:14:13+00:00,19
12794,388911836,https://github.com/HDLForBeginners/Examples.git,2021-07-23 19:54:54+00:00,,HDLForBeginners/Examples,Verilog,Examples,639,75,2024-10-25 09:43:01+00:00,25
12795,380509965,https://github.com/stillwater-sc/RISC-V-TensorCore.git,2021-06-26 13:36:27+00:00,Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra,stillwater-sc/RISC-V-TensorCore,Verilog,RISC-V-TensorCore,146,46,2024-10-25 06:26:58+00:00,14
12796,391096744,https://github.com/AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm.git,2021-07-30 14:41:29+00:00,This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clock domains and time-shared design,AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm,Verilog,32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm,80,38,2024-10-25 20:45:14+00:00,6
12797,381450472,https://github.com/shariethernet/Physical-Design-with-OpenLANE-using-SKY130-PDK.git,2021-06-29 17:47:17+00:00,"This project is done in the course of ""Advanced Physical Design using OpenLANE/Sky130"" workshop by VLSI System Design Corporation. In this project, a PicoRV32a SoC is taken and then the RTL to GDSII Flow is implemented with Openlane using Skywater130nm PDK. Custom-designed standard cells with Sky130 PDK are also used in the flow.  Timing Optimisations are carried out. Slack violations are removed. DRC is verified",shariethernet/Physical-Design-with-OpenLANE-using-SKY130-PDK,Verilog,Physical-Design-with-OpenLANE-using-SKY130-PDK,47047,37,2024-09-10 20:45:16+00:00,7
12798,390860603,https://github.com/bit-hack/icesid.git,2021-07-29 22:02:32+00:00,A C64 SID Chip recreation in FPGA,bit-hack/icesid,Verilog,icesid,1019,34,2024-07-04 11:28:24+00:00,5
12799,380588695,https://github.com/emeb/up5k_osc.git,2021-06-26 20:14:21+00:00,,emeb/up5k_osc,Verilog,up5k_osc,411,31,2024-10-28 18:36:47+00:00,3
12800,385019616,https://github.com/jgrip/c128-verilog.git,2021-07-11 18:04:40+00:00,Verilog code for C128 custom chips,jgrip/c128-verilog,Verilog,c128-verilog,61900,29,2024-04-21 23:46:06+00:00,1
12801,383242015,https://github.com/Zyy438/FPGAudio.git,2021-07-05 19:13:11+00:00,A set of audio processing functions implemented by FPGA,Zyy438/FPGAudio,Verilog,FPGAudio,220962,28,2024-07-08 09:16:56+00:00,2
12802,388784527,https://github.com/xyfJASON/hitsz-minirv-1.git,2021-07-23 11:51:08+00:00,HITSZ 2020春 计算机设计与实践课程，实现基于 miniRV-1 的单周期和流水线CPU,xyfJASON/hitsz-minirv-1,Verilog,hitsz-minirv-1,3931,22,2024-08-11 09:07:51+00:00,3
12803,381774105,https://github.com/cepdnaclk/e16-co502-RV32IM-pipeline-implementation-group1.git,2021-06-30 16:54:58+00:00,The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pipeline CPU supports the entire RV32IM ISA which contains 45 instructions. The designed pipeline CPU was implemented using behavioral modeling in verilogHDL and icarus Verilog was used compile and simulate. gtkWave was used to observe the behavior.,cepdnaclk/e16-co502-RV32IM-pipeline-implementation-group1,Verilog,e16-co502-RV32IM-pipeline-implementation-group1,8750,21,2024-10-16 21:20:00+00:00,4
12804,379737914,https://github.com/VoidMercy/Lattice-ECP5-Bitstream-Decompiler.git,2021-06-23 21:55:22+00:00,Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.,VoidMercy/Lattice-ECP5-Bitstream-Decompiler,Verilog,Lattice-ECP5-Bitstream-Decompiler,140,20,2024-10-14 22:27:12+00:00,4
12805,380706229,https://github.com/RatkoFri/MulApprox.git,2021-06-27 10:03:31+00:00,MulApprox - A comprehensive library of state-of-the-art approximate multipliers,RatkoFri/MulApprox,Verilog,MulApprox,96,19,2024-09-02 11:48:41+00:00,3
12806,389367544,https://github.com/lingbai-kong/computer-system.git,2021-07-25 14:32:30+00:00,同济大学CS《计算机系统实验》实验二TongJi University CS computer system experiment assignment 2《自己动手写 CPU》SOPC实现与操作系统移植,lingbai-kong/computer-system,Verilog,computer-system,114303,17,2024-09-04 02:38:56+00:00,0
12807,381762914,https://github.com/niklasekstrom/cia-verilog.git,2021-06-30 16:15:39+00:00,Implementation of 8250 Complex Interface Adapter (CIA) in Verilog,niklasekstrom/cia-verilog,Verilog,cia-verilog,11,17,2024-01-07 00:33:44+00:00,4
12808,386428324,https://github.com/osresearch/psionpi.git,2021-07-15 21:28:46+00:00,Raspberry Pi board to fit in a Psion PDA,osresearch/psionpi,Verilog,psionpi,3863,14,2024-06-16 18:10:40+00:00,0
12809,384304205,https://github.com/beebdev/HARU.git,2021-07-09 02:54:32+00:00,Hardware Accelerated Read Until,beebdev/HARU,Verilog,HARU,49191,14,2024-02-22 06:10:42+00:00,2
12810,390736835,https://github.com/WF-2021/BTC_FPGA_MINER.git,2021-07-29 13:41:30+00:00,,WF-2021/BTC_FPGA_MINER,Verilog,BTC_FPGA_MINER,1341,13,2024-04-25 19:40:45+00:00,5
12811,383219360,https://github.com/gyurco/Next186.git,2021-07-05 17:35:48+00:00,,gyurco/Next186,Verilog,Next186,1802,13,2024-01-21 08:25:06+00:00,9
12812,384108382,https://github.com/kaitoukito/YSYX-NJU-Group.git,2021-07-08 11:55:32+00:00,YSYX RISC-V Project NJU Study Group,kaitoukito/YSYX-NJU-Group,Verilog,YSYX-NJU-Group,1519,11,2024-10-05 19:43:18+00:00,2
12813,385573925,https://github.com/shalan/AD_SAR_ADC.git,2021-07-13 11:04:51+00:00,Digital Standard Cells based SAR ADC,shalan/AD_SAR_ADC,Verilog,AD_SAR_ADC,30426,11,2024-04-09 01:29:35+00:00,1
12814,385455665,https://github.com/shuiki/CPU54.git,2021-07-13 03:01:36+00:00,多周期54条MIPS指令CPU，通过前后仿真及下板验证,shuiki/CPU54,Verilog,CPU54,53291,11,2024-07-10 17:01:14+00:00,1
12815,384129975,https://github.com/Timothy-Liuxf/PipelineCPU.git,2021-07-08 13:15:43+00:00,清华大学电子工程系数字逻辑与处理器基础实验大作业——流水线 CPU,Timothy-Liuxf/PipelineCPU,Verilog,PipelineCPU,6356,10,2024-01-20 08:37:02+00:00,1
12816,380154051,https://github.com/ShonTaware/LowPower.git,2021-06-25 07:04:37+00:00,Various low power labs using sky130 ,ShonTaware/LowPower,Verilog,LowPower,6084,10,2024-08-22 19:23:52+00:00,4
12817,379899269,https://github.com/Chair-for-Security-Engineering/FIVER.git,2021-06-24 11:18:00+00:00,,Chair-for-Security-Engineering/FIVER,Verilog,FIVER,4108,10,2024-10-21 08:45:04+00:00,1
12818,385835577,https://github.com/charley871103/TPU.git,2021-07-14 06:21:35+00:00,AI Chip project,charley871103/TPU,Verilog,TPU,1041,10,2024-10-21 02:34:41+00:00,6
12819,390257336,https://github.com/Yikai-coder/HITsz_CPU_design.git,2021-07-28 07:32:21+00:00,哈尔滨工业大学（深圳）2021年夏季学期计算机设计与实践课程代码资料。,Yikai-coder/HITsz_CPU_design,Verilog,HITsz_CPU_design,53,10,2024-07-08 14:20:27+00:00,1
12820,383190555,https://github.com/lucasbrasilino/axis_exec_op.git,2021-07-05 15:43:24+00:00,Verilog module for executing logic operations over AXI4-Stream interface data.,lucasbrasilino/axis_exec_op,Verilog,axis_exec_op,13,9,2024-10-18 11:31:18+00:00,0
12821,389344270,https://github.com/ConstHall/Computer-Composition-Principle-Experiment.git,2021-07-25 12:39:18+00:00,2020中山大学计算机组成原理实验,ConstHall/Computer-Composition-Principle-Experiment,Verilog,Computer-Composition-Principle-Experiment,61751,9,2024-10-24 10:10:32+00:00,1
12822,386980950,https://github.com/King-ty/PlaneWarGame.git,2021-07-17 15:58:15+00:00,数字逻辑课程设计，飞机大战游戏。使用Verilog开发的基于FPGA的小游戏，代码比较垃圾，仅以此记录那段奋斗的日子~,King-ty/PlaneWarGame,Verilog,PlaneWarGame,11709,9,2024-10-18 05:19:42+00:00,1
12823,379843839,https://github.com/dininduwm/RV32IM-pipeline-implementation.git,2021-06-24 07:40:59+00:00,,dininduwm/RV32IM-pipeline-implementation,Verilog,RV32IM-pipeline-implementation,6010,8,2022-11-22 16:33:20+00:00,3
12824,382487029,https://github.com/RTimothyEdwards/ravenna_standalone.git,2021-07-02 23:43:56+00:00,A lightweight version of the efabless Ravenna RISC-V processor chip design files for public access,RTimothyEdwards/ravenna_standalone,Verilog,ravenna_standalone,18491,8,2024-08-22 19:49:03+00:00,2
12825,385519834,https://github.com/paxbun/float-matmul.git,2021-07-13 07:42:22+00:00,Floating-point matrix multiplication implementation (arbitrary precision),paxbun/float-matmul,Verilog,float-matmul,38,8,2024-05-02 15:36:29+00:00,3
12826,386850672,https://github.com/NimaSamadi007/cordic_tanh.git,2021-07-17 05:55:05+00:00,"Tanh function implementation on hardware (FPGA), based on CORDIC algorithms",NimaSamadi007/cordic_tanh,Verilog,cordic_tanh,7,8,2024-08-18 16:43:10+00:00,0
12827,389201025,https://github.com/merledu/OpenLane_Workshop.git,2021-07-24 21:04:06+00:00,This repository contains the training material for Tapeout Pakistan OpenLane workshop conducted by MERL-UIT.,merledu/OpenLane_Workshop,Verilog,OpenLane_Workshop,59742,8,2024-06-01 08:41:40+00:00,8
12828,382537094,https://github.com/hao0527/fpga-ov2640_fifo_spi.git,2021-07-03 05:53:32+00:00,FPGA配置OV2640，读取摄像头数据，SPI串行输出,hao0527/fpga-ov2640_fifo_spi,Verilog,fpga-ov2640_fifo_spi,10,7,2023-07-09 07:19:16+00:00,0
12829,382989453,https://github.com/nhpoole/mixed_signal_mmwave_edge_accelerator.git,2021-07-05 02:11:16+00:00,,nhpoole/mixed_signal_mmwave_edge_accelerator,Verilog,mixed_signal_mmwave_edge_accelerator,218300,7,2023-04-02 03:32:44+00:00,3
12830,382860064,https://github.com/hankshyu/Digital-Design.git,2021-07-04 13:34:19+00:00,Hardware Description Language on FPGA,hankshyu/Digital-Design,Verilog,Digital-Design,202,7,2024-10-25 11:56:01+00:00,0
12831,379988044,https://github.com/KastnerRG/AKER-Access-Control.git,2021-06-24 16:29:00+00:00,The public repo of the AKER framework for safe and secure SoC access control systems,KastnerRG/AKER-Access-Control,Verilog,AKER-Access-Control,5311,6,2024-03-01 21:50:30+00:00,4
12832,388312926,https://github.com/xunqianxun/jichuangsai-robei-guosan.git,2021-07-22 03:14:48+00:00,第五届集成电路创新创业大赛robei杯全国三等奖,xunqianxun/jichuangsai-robei-guosan,Verilog,jichuangsai-robei-guosan,9400,6,2024-09-03 04:33:34+00:00,1
12833,386567707,https://github.com/Lukeli0425/Verilog-Simulation-on-MacOS.git,2021-07-16 08:35:57+00:00,,Lukeli0425/Verilog-Simulation-on-MacOS,Verilog,Verilog-Simulation-on-MacOS,481,6,2023-10-16 05:57:53+00:00,0
12834,381321540,https://github.com/xiyurain/UltraMIPS-CPU.git,2021-06-29 10:11:56+00:00,"A Dual-issue MIPS CPU core feature with 5-level-pipeline, cache, Branch Predictor, TLB, UNIX OS SoC.",xiyurain/UltraMIPS-CPU,Verilog,UltraMIPS-CPU,42021,6,2024-09-20 12:10:50+00:00,1
12835,389621539,https://github.com/AnLingzhi/h264enc.git,2021-07-26 12:16:38+00:00,,AnLingzhi/h264enc,Verilog,h264enc,61341,6,2023-09-12 15:00:11+00:00,3
12836,379585801,https://github.com/lxlonlyn/MIPS_CPU.git,2021-06-23 11:52:20+00:00,31条指令MIPS多周期CPU，用来忽悠计组大作业。,lxlonlyn/MIPS_CPU,Verilog,MIPS_CPU,11,6,2024-09-01 03:32:01+00:00,0
12837,380537881,https://github.com/Zyy438/fpga_uart.git,2021-06-26 15:43:09+00:00,an uart module for fpga using RS232 protocol (no check digit). Used for ELEC5552 design project,Zyy438/fpga_uart,Verilog,fpga_uart,4501,6,2024-05-19 08:27:29+00:00,1
12838,387004481,https://github.com/seyfkutluk/ITU_CE_LECTURES.git,2021-07-17 17:49:37+00:00,ITU_CE_LECTURES,seyfkutluk/ITU_CE_LECTURES,Verilog,ITU_CE_LECTURES,392159,6,2024-01-05 17:40:19+00:00,0
12839,386984975,https://github.com/King-ty/CPU31.git,2021-07-17 16:14:50+00:00,计算机组成原理课程设计，CPU31,King-ty/CPU31,Verilog,CPU31,6717,6,2024-05-18 09:30:20+00:00,0
12840,382613123,https://github.com/santoshkrishna4138/Sparse_Dense_Matrix_Multiplication.git,2021-07-03 12:43:01+00:00,This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.,santoshkrishna4138/Sparse_Dense_Matrix_Multiplication,Verilog,Sparse_Dense_Matrix_Multiplication,945,6,2024-08-08 17:00:24+00:00,1
12841,386312401,https://github.com/sudhamshu091/25-VLSI-Miniprojects.git,2021-07-15 14:07:19+00:00,Implementing all aat topics given to students by college,sudhamshu091/25-VLSI-Miniprojects,Verilog,25-VLSI-Miniprojects,9485,6,2024-10-20 04:00:32+00:00,1
12842,382319730,https://github.com/iCopy-X-Community/icopyx-community-fpga.git,2021-07-02 11:04:38+00:00,,iCopy-X-Community/icopyx-community-fpga,Verilog,icopyx-community-fpga,615,5,2024-10-12 22:38:52+00:00,1
12843,385185821,https://github.com/ehsansajadi/SBU-DSD.git,2021-07-12 09:00:07+00:00,Projects of Digital System Design Course,ehsansajadi/SBU-DSD,Verilog,SBU-DSD,5356,5,2022-01-18 06:20:02+00:00,0
12844,384660872,https://github.com/while-TuRe/Single-cycle-CPU31.git,2021-07-10 09:32:35+00:00,,while-TuRe/Single-cycle-CPU31,Verilog,Single-cycle-CPU31,16,5,2024-05-19 12:10:25+00:00,0
12845,379890441,https://github.com/Ethan-yh/Nexys4DDR-Controller.git,2021-06-24 10:42:59+00:00,,Ethan-yh/Nexys4DDR-Controller,Verilog,Nexys4DDR-Controller,20,5,2023-09-11 04:51:23+00:00,1
12846,384592891,https://github.com/while-TuRe/multicycle-CPU54.git,2021-07-10 02:25:40+00:00,,while-TuRe/multicycle-CPU54,Verilog,multicycle-CPU54,2091,5,2024-07-12 13:43:30+00:00,0
12847,390187881,https://github.com/FDU-ME-ARC/HEAM.git,2021-07-28 02:33:27+00:00,HEAM: High-Efficiency Approximate Multiplier Optimization for Deep Neural Networks,FDU-ME-ARC/HEAM,Verilog,HEAM,53,5,2023-08-23 02:26:44+00:00,2
12848,387475387,https://github.com/zhu849/FPGA-based-TCAM.git,2021-07-19 13:33:08+00:00,Implementation TCAM use distruted RAM by virtex-7 FPGA.,zhu849/FPGA-based-TCAM,Verilog,FPGA-based-TCAM,5339,5,2024-05-31 10:19:35+00:00,0
12849,385618147,https://github.com/ycx122/RISC-V-cpu.git,2021-07-13 13:43:09+00:00,一个使用risc-指令集的cpu，五级流水线,ycx122/RISC-V-cpu,Verilog,RISC-V-cpu,96,5,2024-09-13 06:31:27+00:00,1
12850,387652178,https://github.com/DaimonG/128bitEncryptionCorePlaceAndRoute.git,2021-07-20 02:45:09+00:00,A project detailing the steps required to perform a full place and route using Cadence Innovus of a 128-bit core. ,DaimonG/128bitEncryptionCorePlaceAndRoute,Verilog,128bitEncryptionCorePlaceAndRoute,45073,5,2024-09-20 11:12:26+00:00,0
12851,381628629,https://github.com/danhans42/fpga_booty.git,2021-06-30 08:25:42+00:00,Fun experiment with booting a PSX from expansion & FPGA,danhans42/fpga_booty,Verilog,fpga_booty,781,5,2024-10-19 03:53:18+00:00,0
12852,384232754,https://github.com/ujjawalece/AES-and-DES-Implementation-in-Verilog-Xilinx-.git,2021-07-08 19:48:42+00:00,,ujjawalece/AES-and-DES-Implementation-in-Verilog-Xilinx-,Verilog,AES-and-DES-Implementation-in-Verilog-Xilinx-,14780,4,2024-06-27 05:41:23+00:00,0
12853,387415640,https://github.com/CPUchildren/cpu.git,2021-07-19 09:51:38+00:00,,CPUchildren/cpu,Verilog,cpu,285,4,2022-01-04 02:37:56+00:00,0
12854,383061206,https://github.com/andy39866821/FFT-Convolution-Verilog-Implmentation.git,2021-07-05 08:01:23+00:00,,andy39866821/FFT-Convolution-Verilog-Implmentation,Verilog,FFT-Convolution-Verilog-Implmentation,368,4,2024-04-08 07:12:14+00:00,0
12855,381388002,https://github.com/Dreadrik/fpga-stopwatch.git,2021-06-29 14:10:33+00:00,A breadboard stopwatch implemented using an iCE40HX8K FPGA.,Dreadrik/fpga-stopwatch,Verilog,fpga-stopwatch,675,4,2024-04-17 07:40:23+00:00,0
12856,382256243,https://github.com/Luca-Dalmasso/DLX.git,2021-07-02 06:46:17+00:00,"RTL description, synthesis and physical design of a 4-stage pipelined 32bit RISC processor",Luca-Dalmasso/DLX,Verilog,DLX,17105,4,2023-10-22 16:36:53+00:00,3
12857,382630680,https://github.com/IvyCharon/Verilog-Practice.git,2021-07-03 14:07:08+00:00,PPCA 2021 homework 0.5.,IvyCharon/Verilog-Practice,Verilog,Verilog-Practice,7,4,2021-07-09 01:09:38+00:00,2
12858,390800627,https://github.com/ad9933/FPGA_AcceleratorWrapper.git,2021-07-29 17:21:03+00:00,Accelerator wrapper with AXI3 DMA and AXI Lite for control,ad9933/FPGA_AcceleratorWrapper,Verilog,FPGA_AcceleratorWrapper,23,4,2024-06-17 12:52:39+00:00,2
12859,385551874,https://github.com/GauravSingh789/Customizing_RISC_V.git,2021-07-13 09:39:52+00:00,Implementing ORB Feature detection algorithm on RISC-V Core,GauravSingh789/Customizing_RISC_V,Verilog,Customizing_RISC_V,1618,4,2024-03-12 13:44:28+00:00,2
12860,382782606,https://github.com/7asebat/DCNN-Accelerator-FC.git,2021-07-04 06:41:58+00:00,The fully-connected layer for an Image Processing ASIC.,7asebat/DCNN-Accelerator-FC,Verilog,DCNN-Accelerator-FC,46015,4,2024-06-01 04:09:06+00:00,1
12861,379970372,https://github.com/microSharjeel/KNN.git,2021-06-24 15:26:20+00:00,Acceleration of KNN algorithm on FPGA. ,microSharjeel/KNN,Verilog,KNN,7118,4,2024-06-24 05:21:37+00:00,1
12862,381608175,https://github.com/os-fpga/RTL_Benchmark.git,2021-06-30 07:06:57+00:00,This repository contains the benchmarks.,os-fpga/RTL_Benchmark,Verilog,RTL_Benchmark,539568,4,2024-09-08 12:03:45+00:00,3
12863,387033062,https://github.com/abdelazeem201/Implementation-of-High-Speed-Microcontroller-for-Display-Applications..git,2021-07-17 20:39:53+00:00,"The System on Chip (SoC) prototyped in 180-nm CMOS occupies a chip area of 7.84 mm2 and dissipates 96.24uW from a 1.8 V supply at 100 MHz. Next, the design was synthesized with SMIC 180nm CMOS technology at Design Compiler platform, and the synthesis results show that the design fully met the design requirement. Subsequently, the design was physically implemented using the Place and Route flow, including the normal steps like Floorplanning, placement, optimization, clock tree synthesis (CTS) and routing. Finally, the design was verified by a series of verification and performance evaluation tests to guarantee its functionality and performance, using Encounter.",abdelazeem201/Implementation-of-High-Speed-Microcontroller-for-Display-Applications.,Verilog,Implementation-of-High-Speed-Microcontroller-for-Display-Applications.,6619,4,2024-10-25 16:57:11+00:00,0
12864,389117828,https://github.com/mnmhdanas/Universal-Shift-Register.git,2021-07-24 14:27:17+00:00,"Universal Shift Register is a register which can be configured to load and/or retrieve the data in any mode (either serial or parallel) by shifting it either towards right or towards left. In other words, a combined design of unidirectional (either right- or left-shift of data bits as in case of SISO, SIPO, PISO, PIPO) and bidirectional shift register along with parallel load provision is referred to as universal shift register.",mnmhdanas/Universal-Shift-Register,Verilog,Universal-Shift-Register,121,3,2023-08-31 15:41:56+00:00,0
12865,388732344,https://github.com/mocapapa/SpaceInvaders_BSV_Ultra96v2.git,2021-07-23 08:30:56+00:00,,mocapapa/SpaceInvaders_BSV_Ultra96v2,Verilog,SpaceInvaders_BSV_Ultra96v2,3510,3,2023-11-08 03:29:09+00:00,1
12866,389206088,https://github.com/darklyght/darKLYght-SoC.git,2021-07-24 21:33:52+00:00,,darklyght/darKLYght-SoC,Verilog,darKLYght-SoC,301,3,2023-10-11 14:01:27+00:00,1
12867,391194412,https://github.com/EslamAsHhraf/Serial-Peripheral-Interface.git,2021-07-30 21:49:50+00:00,"📡 In this project, we only focus on the Multi-Slave Regular Mode. We design and implement the following components of the SPI modules using Verilog such that they match the requirements of the development testbench and match the SPI specifications (Master - Slave - Self-Checking Testbenches for the Master and Slave)",EslamAsHhraf/Serial-Peripheral-Interface,Verilog,Serial-Peripheral-Interface,2317,3,2023-11-08 06:16:12+00:00,2
12868,390964449,https://github.com/InfinitelyAsymptotic/AMBA-APB4-Bridge-Interface.git,2021-07-30 06:57:59+00:00,Designed for Blueberry Semiconductors as a part of Project Deliverable. ,InfinitelyAsymptotic/AMBA-APB4-Bridge-Interface,Verilog,AMBA-APB4-Bridge-Interface,78,3,2023-10-21 08:29:44+00:00,1
12869,384905286,https://github.com/embedded-explorer/Verilog-Learning.git,2021-07-11 09:17:35+00:00,This repo documents the learning of verilog HDL from various resources,embedded-explorer/Verilog-Learning,Verilog,Verilog-Learning,469,3,2022-07-19 15:51:27+00:00,0
12870,382025092,https://github.com/cepdnaclk/e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2.git,2021-07-01 12:26:38+00:00,This is the RISC-V ISA implementation by Group 2,cepdnaclk/e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2,Verilog,e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2,376,3,2024-06-03 07:16:04+00:00,3
12871,380626062,https://github.com/Bingogogo8/fpga_stopwatch.git,2021-06-27 01:18:45+00:00,这是基于FPGA设计的秒表，实现了正向倒向计数、切换秒表/毫秒计时秒表、记时等功能，并实现通过VGA在640*480的显示屏上显示,Bingogogo8/fpga_stopwatch,Verilog,fpga_stopwatch,1185,3,2024-10-19 11:31:48+00:00,0
12872,382679471,https://github.com/YuanZhaoHui1999/trafficlight-based-on-Verilog.git,2021-07-03 17:57:25+00:00,采用Verilog编写程序，并在QUARTUS 13.1工具Modelsim平台仿真，在一个十字交叉路口，每个路口都有红、绿、黄、左转红、绿、黄共六盏灯。即北、东、南、西方向有二十四盏灯。红灯亮时表示禁止通行，绿灯亮是表示允许通行，黄灯亮则给行驶中的车辆有时间停在禁行线外。 显示采用LED光柱或数码管倒计时的方式。具有复位功能。具有紧急情况下的按钮功能，使只有东西or南北直行绿灯，左转和另一边全为红灯；同时设有夜间模式，东西、南北路口仅有黄灯闪烁。每个路口都采用2个七段共阳数码管倒计时（只有南北或东西直行方向有倒计时，左转为亮灯提示）。,YuanZhaoHui1999/trafficlight-based-on-Verilog,Verilog,trafficlight-based-on-Verilog,7328,3,2024-04-11 14:45:07+00:00,0
12873,388790795,https://github.com/merledu/briscv-merl.git,2021-07-23 12:15:13+00:00,"This repo holds the BRISC-V cores, used for the MERL APR training.",merledu/briscv-merl,Verilog,briscv-merl,158,3,2024-09-27 22:52:23+00:00,2
12874,389887533,https://github.com/shariethernet/Infiresv0.1-RV32IC-Core.git,2021-07-27 07:26:02+00:00,"""Infires"" is a series of RISC-V Cores developed using TL-Verilog. Infiresv0.1.x consists of different pipelined variants RV32I/C Cores. ",shariethernet/Infiresv0.1-RV32IC-Core,Verilog,Infiresv0.1-RV32IC-Core,5394,3,2022-01-11 19:09:20+00:00,1
12875,382370314,https://github.com/Repeerc/SJTAG-to-JTAG-for-STMP3770.git,2021-07-02 14:24:13+00:00,A FPGA-based SJTAG to PJTAG debugger for STMP3770,Repeerc/SJTAG-to-JTAG-for-STMP3770,Verilog,SJTAG-to-JTAG-for-STMP3770,3327,3,2022-09-04 18:09:44+00:00,0
12876,386138160,https://github.com/DownRangeDave/Bitcoin-Verilog.git,2021-07-15 02:33:48+00:00,Making a Bitcoin miner in verilog.,DownRangeDave/Bitcoin-Verilog,Verilog,Bitcoin-Verilog,70,3,2024-07-24 17:36:17+00:00,0
12877,385521076,https://github.com/CYOUNG-19/RISC_V-singlecycle-CPU.git,2021-07-13 07:46:59+00:00,鉴于网上RISC v版单周期CPU完整资料较少，基本无能够直接运行版本，上传代码，仅供大家参考。相关问题可以联系作者sunshinesheep9@gmail.com。,CYOUNG-19/RISC_V-singlecycle-CPU,Verilog,RISC_V-singlecycle-CPU,14,3,2024-10-08 01:35:33+00:00,0
12878,387516141,https://github.com/XinyiYuan/Computer_Architecture.git,2021-07-19 15:45:05+00:00,大三上计算机体系结构研讨课 源代码,XinyiYuan/Computer_Architecture,Verilog,Computer_Architecture,6831,3,2023-10-23 10:06:11+00:00,1
12879,387178427,https://github.com/1211562881/RV64I-CPU.git,2021-07-18 13:08:42+00:00,RV64I CPU,1211562881/RV64I-CPU,Verilog,RV64I-CPU,13,3,2021-10-02 04:58:31+00:00,0
12880,380097055,https://github.com/prateekmohan1/axi_ace.git,2021-06-25 01:56:13+00:00,This is the AXI ACE Protocol ,prateekmohan1/axi_ace,Verilog,axi_ace,1936,3,2024-06-06 08:32:20+00:00,0
12881,387383511,https://github.com/shivanishah269/Encryption_Algorithm_RSA_on_FPGA.git,2021-07-19 07:53:47+00:00,This project is done as a part of System Design with FPGA course.,shivanishah269/Encryption_Algorithm_RSA_on_FPGA,Verilog,Encryption_Algorithm_RSA_on_FPGA,150,3,2023-07-04 12:15:41+00:00,0
12882,387672886,https://github.com/Wolf-Tungsten/chisel-bitonic-sort.git,2021-07-20 04:36:40+00:00,Bitonic Sort Implementation in Chisel,Wolf-Tungsten/chisel-bitonic-sort,Verilog,chisel-bitonic-sort,107,3,2024-08-04 04:31:11+00:00,1
12883,389893304,https://github.com/Xuyang-FD/FSRCNN_Acc.git,2021-07-27 07:46:41+00:00,The hardware accelerator of FSRCNN for SR,Xuyang-FD/FSRCNN_Acc,Verilog,FSRCNN_Acc,1650,3,2023-10-14 03:20:36+00:00,0
12884,386292039,https://github.com/Banben07/clock.git,2021-07-15 13:02:28+00:00,用de2-115实现简易时钟,Banben07/clock,Verilog,clock,138,3,2023-10-24 14:51:01+00:00,0
12885,389623444,https://github.com/AnLingzhi/OSenLogic264decoder.git,2021-07-26 12:24:05+00:00,,AnLingzhi/OSenLogic264decoder,Verilog,OSenLogic264decoder,5442,3,2024-10-14 11:54:16+00:00,1
12886,380675928,https://github.com/jasonho610/FPGA_Biquad_Filter.git,2021-06-27 07:16:06+00:00,,jasonho610/FPGA_Biquad_Filter,Verilog,FPGA_Biquad_Filter,393,2,2023-12-18 14:30:40+00:00,0
12887,383342112,https://github.com/Vishvas286/sparse-dense.git,2021-07-06 04:46:11+00:00,,Vishvas286/sparse-dense,Verilog,sparse-dense,6,2,2024-06-09 04:21:37+00:00,0
12888,383290695,https://github.com/base-band/hardware.git,2021-07-05 23:58:05+00:00,,base-band/hardware,Verilog,hardware,731,2,2024-09-27 04:55:28+00:00,1
12889,379621355,https://github.com/redchenjs/hub75e_led_controller_max10.git,2021-06-23 13:58:52+00:00,(WIP....),redchenjs/hub75e_led_controller_max10,Verilog,hub75e_led_controller_max10,1407,2,2022-06-05 07:52:15+00:00,0
12890,383400418,https://github.com/Ideasay/Course-AdvancedVLSI-EccDeisgn.git,2021-07-06 08:43:28+00:00,Error Correcting Code Engine with hamming and RS,Ideasay/Course-AdvancedVLSI-EccDeisgn,Verilog,Course-AdvancedVLSI-EccDeisgn,2332,2,2024-04-12 06:41:53+00:00,2
12891,382560676,https://github.com/nh-turja/CSE-460-Lab-Session-Codes.git,2021-07-03 08:05:36+00:00,"These codes are used in the lab session of CSE 460: VLSI Design at the department of CSE, BRAC University. ",nh-turja/CSE-460-Lab-Session-Codes,Verilog,CSE-460-Lab-Session-Codes,15993,2,2024-05-28 16:38:15+00:00,0
12892,382283965,https://github.com/Henry-Fielding/DE1_SoC_FPGA_demo.git,2021-07-02 08:38:20+00:00,Verilog programme to demonstrate FPGA design skills on the DE1-SoC development board and LT24 LCD module,Henry-Fielding/DE1_SoC_FPGA_demo,Verilog,DE1_SoC_FPGA_demo,167,2,2024-04-26 12:24:20+00:00,0
12893,390458973,https://github.com/vatsalya-gupta/8-bit-Microcontroller-Verilog.git,2021-07-28 18:20:49+00:00,8-bit Microcontroller Design simulated and verified using Icarus Verilog.,vatsalya-gupta/8-bit-Microcontroller-Verilog,Verilog,8-bit-Microcontroller-Verilog,500,2,2024-08-04 07:15:53+00:00,0
12894,386912508,https://github.com/LexTran/Demo-CPU_using-FPGA.git,2021-07-17 10:53:56+00:00,A noobie prj using FPGA to realize a cpu,LexTran/Demo-CPU_using-FPGA,Verilog,Demo-CPU_using-FPGA,22,2,2021-08-01 09:14:59+00:00,0
12895,385448019,https://github.com/dngtuankiet/aes-gcm_128-256.git,2021-07-13 02:26:54+00:00,,dngtuankiet/aes-gcm_128-256,Verilog,aes-gcm_128-256,16432,2,2023-06-23 09:05:05+00:00,0
12896,385625918,https://github.com/horrhamid/noise-detection.git,2021-07-13 14:07:51+00:00,salt and pepper noise detection using verilog,horrhamid/noise-detection,Verilog,noise-detection,1025,2,2022-10-19 22:17:17+00:00,0
12897,380008399,https://github.com/Shrutisinha22/VOTING-MACHINE-USING-ZEDBOARD.git,2021-06-24 17:50:27+00:00,Designed a Simple Voting Machine using FPGAs with Verilog HDL and Vivado ON ZEDBOARD,Shrutisinha22/VOTING-MACHINE-USING-ZEDBOARD,Verilog,VOTING-MACHINE-USING-ZEDBOARD,168,2,2024-02-11 04:59:04+00:00,0
12898,383320987,https://github.com/xuezhen22/oscpu-framework.git,2021-07-06 02:53:01+00:00,A Verilator-based demo.,xuezhen22/oscpu-framework,,oscpu-framework,265,2,2024-09-04 09:18:28+00:00,25
12899,389280892,https://github.com/mnmhdanas/JK-Flipflop.git,2021-07-25 06:46:02+00:00,"The J-K flip-flop is the most versatile of the basic flip-flops. It has the input- following character of the clocked D flip-flop but has two inputs,traditionally labeled J and K. If J and K are different then the output Q takes the value of J at the next clock edge.If J and K are both low then no change occurs. If J and K are both high at the clock edge then the output will toggle from one state to the other. It can perform the functions of the set/reset flip-flop and has the advantage that there are no ambiguous states. It can also act as a T flip-flop to accomplish toggling action if J and K are tied together.",mnmhdanas/JK-Flipflop,Verilog,JK-Flipflop,45,2,2023-02-14 20:07:58+00:00,0
12900,387160828,https://github.com/escapefreeg/tiny-cpu.git,2021-07-18 11:36:57+00:00,多周期多流水带冲突处理的CPU,escapefreeg/tiny-cpu,Verilog,tiny-cpu,12,2,2023-12-05 14:33:59+00:00,0
12901,390428322,https://github.com/tanvirarafin/vlsi-cad.git,2021-07-28 16:47:14+00:00,,tanvirarafin/vlsi-cad,Verilog,vlsi-cad,309303,2,2024-02-27 20:54:05+00:00,6
12902,385198719,https://github.com/Ivan-Zhong/MIPS_SingleCycle_CPU54.git,2021-07-12 09:47:38+00:00,,Ivan-Zhong/MIPS_SingleCycle_CPU54,Verilog,MIPS_SingleCycle_CPU54,5553,2,2024-07-09 05:48:24+00:00,0
12903,387379547,https://github.com/pr-mittal/beta-risc.git,2021-07-19 07:38:29+00:00,Implementation of Beta Architecture with Reduced Instruction Set Architecture in Verilog,pr-mittal/beta-risc,Verilog,beta-risc,205,2,2023-09-07 05:42:15+00:00,1
12904,389736593,https://github.com/SparcLab/Syn-STELLAR.git,2021-07-26 18:47:21+00:00,,SparcLab/Syn-STELLAR,Verilog,Syn-STELLAR,1355,2,2024-02-01 14:06:26+00:00,0
12905,387500821,https://github.com/sa9978/Logic-Circuits-Final-Project.git,2021-07-19 14:53:44+00:00,,sa9978/Logic-Circuits-Final-Project,Verilog,Logic-Circuits-Final-Project,1960,2,2024-02-06 18:11:20+00:00,0
12906,380520560,https://github.com/no2fpga/no2muacm-bin.git,2021-06-26 14:23:38+00:00,Pre-built version of no2muacm,no2fpga/no2muacm-bin,Verilog,no2muacm-bin,259,2,2022-09-20 12:43:18+00:00,2
12907,384842340,https://github.com/Rajlee3107/HDLBits_Solution_Rajlee.git,2021-07-11 02:11:22+00:00,,Rajlee3107/HDLBits_Solution_Rajlee,Verilog,HDLBits_Solution_Rajlee,38,2,2021-08-14 16:23:53+00:00,0
12908,389139104,https://github.com/mnmhdanas/Parallel-IN-Parallel-OUT.git,2021-07-24 15:56:28+00:00,"In this type of register, there are no interconnections between the individual flip-flops since no serial shifting of the data is required. Data is given as input separately for each flip flop and in the same way, output also collected individually from each flip flop.",mnmhdanas/Parallel-IN-Parallel-OUT,Verilog,Parallel-IN-Parallel-OUT,51,2,2023-02-14 20:08:00+00:00,0
12909,390873643,https://github.com/sifferman/find_first_set.git,2021-07-29 23:23:31+00:00,Find first set operation in Verilog-2001 with logarithmic complexity.,sifferman/find_first_set,Verilog,find_first_set,93,2,2024-06-10 12:38:54+00:00,0
12910,388202395,https://github.com/MiSTer-devel/Arcade-Gyruss_MiSTer.git,2021-07-21 17:54:32+00:00,Gyruss for MiSTer,MiSTer-devel/Arcade-Gyruss_MiSTer,Verilog,Arcade-Gyruss_MiSTer,7954,2,2024-05-27 05:41:23+00:00,3
12911,382045927,https://github.com/leoleoasd/mips_cpu.git,2021-07-01 13:40:40+00:00,My MicroSystem Course Design.,leoleoasd/mips_cpu,Verilog,mips_cpu,169,2,2024-08-20 06:22:09+00:00,0
12912,384943950,https://github.com/HKpro2090/Basic-Calculator-implementation-using-Verilog.git,2021-07-11 12:36:08+00:00,"The aim of the project is to create a basic calculator which takes two single-digit numbers (each is a single-digit decimal base number entered by user via switches)as input and can perform unsigned addition, subtraction, multiplication and division (only quotient) based on user selection and display the output decimal number (two digits) to the user (sign is displayed for subtraction only).",HKpro2090/Basic-Calculator-implementation-using-Verilog,Verilog,Basic-Calculator-implementation-using-Verilog,3362,2,2024-10-03 19:08:56+00:00,2
12913,390574819,https://github.com/HorseC/FPGA-Verilog.git,2021-07-29 02:28:48+00:00,Verilog 的各个常用模块,HorseC/FPGA-Verilog,Verilog,FPGA-Verilog,8,2,2021-07-30 13:41:20+00:00,0
12914,388529391,https://github.com/yatharthsaxena17/AHBtoAPB-Bridge.git,2021-07-22 16:31:39+00:00,,yatharthsaxena17/AHBtoAPB-Bridge,Verilog,AHBtoAPB-Bridge,30978,2,2023-05-15 08:00:19+00:00,0
12915,390472239,https://github.com/yaohsiaopid/multicore_vscale_rtl2uspec_ae.git,2021-07-28 19:06:02+00:00,,yaohsiaopid/multicore_vscale_rtl2uspec_ae,Verilog,multicore_vscale_rtl2uspec_ae,68,2,2021-10-29 03:52:49+00:00,0
12916,387158432,https://github.com/18521449/Image-Classification-use-VGG16.git,2021-07-18 11:23:28+00:00,,18521449/Image-Classification-use-VGG16,Verilog,Image-Classification-use-VGG16,1280,2,2023-12-04 16:20:57+00:00,0
12917,389188447,https://github.com/12562/ECS-812.git,2021-07-24 19:51:34+00:00,Triple port RAM in verilog and synthesized and implemented on FPGA,12562/ECS-812,Verilog,ECS-812,50683,2,2024-09-18 02:26:53+00:00,0
12918,381903944,https://github.com/cepdnaclk/e16-co502-RISCV-pipeline-cpu-implementation-group04.git,2021-07-01 04:01:43+00:00,This is Advance Computer Architecture project of implementing Piplined Proccesor according to the RISC-V Instruction set,cepdnaclk/e16-co502-RISCV-pipeline-cpu-implementation-group04,Verilog,e16-co502-RISCV-pipeline-cpu-implementation-group04,2454,2,2023-09-10 03:06:28+00:00,1
12919,389277349,https://github.com/tastynoob/RITTER-RISCV-CORE.git,2021-07-25 06:22:00+00:00,Five-stage pipeline riscv kernel designed with verilog,tastynoob/RITTER-RISCV-CORE,Verilog,RITTER-RISCV-CORE,620,2,2022-05-16 08:16:17+00:00,0
12920,379758829,https://github.com/bricktrooper/Turing.git,2021-06-24 00:10:43+00:00,"A functional ALU circuit implemented in Verilog.  Includes dedicated adder, subtractor, multiplier, divider, comparator, and shifter blocks.",bricktrooper/Turing,Verilog,Turing,14222,2,2024-02-23 00:14:47+00:00,0
12921,383831510,https://github.com/mohammadalikakavand/DSD-final-project.git,2021-07-07 14:44:36+00:00,"Matrix Multiplier | Digital System Design Course Project, Spring 2021",mohammadalikakavand/DSD-final-project,Verilog,DSD-final-project,54,2,2023-11-12 14:34:53+00:00,0
12922,380350637,https://github.com/PrashanthHC16/Approximate-Multipliers.git,2021-06-25 20:47:30+00:00,Approximate multipliers of 8bit and 16bit ,PrashanthHC16/Approximate-Multipliers,Verilog,Approximate-Multipliers,313674,2,2024-08-19 23:57:52+00:00,0
12923,389257825,https://github.com/mnmhdanas/D-flipflop.git,2021-07-25 04:07:52+00:00,The D flip-flop is an edge triggered device which transfers input data to Q on clock rising or falling edge.,mnmhdanas/D-flipflop,Verilog,D-flipflop,89,2,2023-02-14 20:07:59+00:00,0
12924,383223797,https://github.com/hoglet67/SerialULA.git,2021-07-05 17:53:57+00:00,,hoglet67/SerialULA,Verilog,SerialULA,19,2,2022-05-26 02:36:24+00:00,0
12925,382551458,https://github.com/pranav-iitr/PID-controller.git,2021-07-03 07:15:19+00:00,,pranav-iitr/PID-controller,Verilog,PID-controller,27,2,2022-11-02 16:43:17+00:00,0
12926,380733428,https://github.com/eliecudkowicz/Implementation-of-Hummingbird-Encryption-Algorithm.git,2021-06-27 12:25:08+00:00,"Implementation of Hummingbird Encryption Algorithm for Xilinx competition, June 2021",eliecudkowicz/Implementation-of-Hummingbird-Encryption-Algorithm,Verilog,Implementation-of-Hummingbird-Encryption-Algorithm,15135,2,2023-06-29 09:32:46+00:00,0
12927,382725057,https://github.com/mahimarrao/CAN_Bus_verilog-.git,2021-07-03 23:15:38+00:00,,mahimarrao/CAN_Bus_verilog-,Verilog,CAN_Bus_verilog-,2,2,2024-05-01 13:34:17+00:00,0
12928,384259838,https://github.com/MiSTer-devel/Arcade-Cosmic_MiSTer.git,2021-07-08 22:11:44+00:00,Universal Cosmic series games (Z80 based),MiSTer-devel/Arcade-Cosmic_MiSTer,Verilog,Arcade-Cosmic_MiSTer,21798,2,2024-05-25 15:23:55+00:00,9
12929,383650895,https://github.com/NgoMinhNhan/FloatingPoint_IEEE754.git,2021-07-07 02:25:50+00:00,Project about calculate the floating point number 32bit ,NgoMinhNhan/FloatingPoint_IEEE754,Verilog,FloatingPoint_IEEE754,6117,2,2024-08-22 12:35:38+00:00,1
12930,387156402,https://github.com/yuchangyuan/run_c_snippet_on_picorv32.git,2021-07-18 11:12:25+00:00,A step by step guide to run trival C snippet on picorv32 core with simulator,yuchangyuan/run_c_snippet_on_picorv32,Verilog,run_c_snippet_on_picorv32,237,2,2023-11-12 07:53:34+00:00,0
12931,385528409,https://github.com/alpgurlee/FBU-CPU-RTL.git,2021-07-13 08:13:42+00:00,Fbu işlemcisi,alpgurlee/FBU-CPU-RTL,Verilog,FBU-CPU-RTL,2089,1,2021-07-26 08:51:35+00:00,0
12932,383634409,https://github.com/aymhwd/RTLs-TBs.git,2021-07-07 00:53:00+00:00,Verilog/VHDL codes for different projects,aymhwd/RTLs-TBs,Verilog,RTLs-TBs,9,1,2022-05-03 21:42:32+00:00,0
12933,383661031,https://github.com/NgoMinhNhan/LABs_of_AdvancedDigitalTechnique.git,2021-07-07 03:21:08+00:00,This is my project of Advanced Digital Techniques,NgoMinhNhan/LABs_of_AdvancedDigitalTechnique,Verilog,LABs_of_AdvancedDigitalTechnique,1162,1,2021-12-20 20:35:07+00:00,0
12934,383699253,https://github.com/ManasMulpuri/MNIST-Fashion-Images-Detection---ES203-Digital-Systems-Project.git,2021-07-07 06:38:46+00:00,A Neural Network for classifying MNIST fashion images in Verilog using Single-Precision Floating Point representation,ManasMulpuri/MNIST-Fashion-Images-Detection---ES203-Digital-Systems-Project,Verilog,MNIST-Fashion-Images-Detection---ES203-Digital-Systems-Project,942,1,2023-01-20 04:12:03+00:00,0
12935,387789562,https://github.com/8G6/basics-of-verilog.git,2021-07-20 12:46:36+00:00,,8G6/basics-of-verilog,Verilog,basics-of-verilog,4,1,2022-03-13 07:34:00+00:00,0
12936,389076333,https://github.com/asiagodtonegg3beo/FPGA-Flappy-bird.git,2021-07-24 11:06:32+00:00,,asiagodtonegg3beo/FPGA-Flappy-bird,Verilog,FPGA-Flappy-bird,24542,1,2021-08-10 07:05:49+00:00,0
12937,389246052,https://github.com/mnmhdanas/UP-DOWN-Counter.git,2021-07-25 02:55:20+00:00,"4 bit up down counter counts from 0000 to 1111 if control input is set HIGH ,else it would count from 1111 to 0000. it can be build by cascading 4 nos of D flipflops with a mux at the input node to choose between UP/DOWN",mnmhdanas/UP-DOWN-Counter,Verilog,UP-DOWN-Counter,62,1,2023-02-14 20:08:08+00:00,0
12938,389127063,https://github.com/SuhailAhamed2000/full-adder.git,2021-07-24 15:04:53+00:00,"A full adder circuit is central to most digital circuits that perform addition or subtraction. It is so called because it adds together two binary digits, plus a carry-in digit to produce a sum and carry-out digit.1 It therefore has three inputs and two outputs.",SuhailAhamed2000/full-adder,Verilog,full-adder,3,1,2024-02-21 15:11:47+00:00,0
12939,383131373,https://github.com/ruiqurm/cpu_design_and_practice_lab.git,2021-07-05 12:19:47+00:00,CPU设计实战lab,ruiqurm/cpu_design_and_practice_lab,Verilog,cpu_design_and_practice_lab,19,1,2024-06-19 10:38:06+00:00,0
12940,384405193,https://github.com/SaiEshwarReddyYellu/Vivado_projects.git,2021-07-09 10:40:15+00:00,Projects developed in Vivado using Verilog and VHDL languages.,SaiEshwarReddyYellu/Vivado_projects,Verilog,Vivado_projects,13764,1,2024-10-21 05:24:08+00:00,0
12941,383394488,https://github.com/3anWater/basic-verilog.git,2021-07-06 08:22:27+00:00,verilog learning,3anWater/basic-verilog,Verilog,basic-verilog,13397,1,2022-01-09 08:38:39+00:00,0
12942,384434154,https://github.com/zyad19975/Pass-Keeper.git,2021-07-09 12:43:51+00:00,An implementation of chrome password manger using verilog,zyad19975/Pass-Keeper,Verilog,Pass-Keeper,25507,1,2022-04-15 23:20:52+00:00,0
12943,387503530,https://github.com/thummala-sathvika/Adders_using_verilog.git,2021-07-19 15:02:38+00:00,,thummala-sathvika/Adders_using_verilog,Verilog,Adders_using_verilog,28,1,2021-08-06 07:23:53+00:00,0
12944,379460511,https://github.com/jayjunlee/AM04-MIPS-CPU.git,2021-06-23 02:49:33+00:00,A synthesizable 32-bit RISC microprocessor designed based on MIPS I ISA that uses a memory-mapped bus to access system memory and various peripherals that can be integrated on to an FPGA.,jayjunlee/AM04-MIPS-CPU,Verilog,AM04-MIPS-CPU,9350,1,2022-04-12 15:52:23+00:00,0
12945,388834556,https://github.com/mehrangoli/RISC-V-RV32I-Single-Cycle.git,2021-07-23 14:49:06+00:00,,mehrangoli/RISC-V-RV32I-Single-Cycle,Verilog,RISC-V-RV32I-Single-Cycle,12,1,2023-11-05 15:25:31+00:00,0
12946,389698316,https://github.com/YUZehuiIC/Full-Adder.git,2021-07-26 16:25:50+00:00,Full Adder and Testbench in Verilog.,YUZehuiIC/Full-Adder,Verilog,Full-Adder,673,1,2021-07-26 17:22:24+00:00,0
12947,389894480,https://github.com/Nallinikanth18/Vending_Machine.git,2021-07-27 07:50:51+00:00,Vending Machine implementation on Verilog,Nallinikanth18/Vending_Machine,Verilog,Vending_Machine,21,1,2022-10-12 17:08:22+00:00,0
12948,388192569,https://github.com/Soma-B/ProyectoF_Digitales.git,2021-07-21 17:15:59+00:00,Inserte hablada aqui,Soma-B/ProyectoF_Digitales,Verilog,ProyectoF_Digitales,78,1,2021-07-26 21:22:08+00:00,0
12949,388042355,https://github.com/huygovap1711/FLOATING_POINT-_ALU_32BIT.git,2021-07-21 08:06:14+00:00,Design a floating point ALU 32 bit ,huygovap1711/FLOATING_POINT-_ALU_32BIT,Verilog,FLOATING_POINT-_ALU_32BIT,3086,1,2022-07-01 16:23:25+00:00,0
12950,390028173,https://github.com/mnmhdanas/SPI-protocol.git,2021-07-27 15:08:14+00:00,"SPI is a synchronous, full duplex master-slave-based interface. The data from the master or the slave is synchronized on the rising or falling clock edge based on mode .Both master and slave can transmit data at the same time. The SPI interface got 4 wires.",mnmhdanas/SPI-protocol,Verilog,SPI-protocol,15,1,2024-10-20 11:43:01+00:00,1
12951,385916123,https://github.com/LuciferDarkStar/USTC_2021_CA_RISC-V.git,2021-07-14 11:29:05+00:00,,LuciferDarkStar/USTC_2021_CA_RISC-V,Verilog,USTC_2021_CA_RISC-V,71498,1,2023-05-05 09:32:05+00:00,0
12952,380430502,https://github.com/megharaj123-sh/INSTRUCTION-DECODE.git,2021-06-26 06:24:20+00:00,,megharaj123-sh/INSTRUCTION-DECODE,Verilog,INSTRUCTION-DECODE,34,1,2021-06-26 06:36:17+00:00,0
12953,389759649,https://github.com/LRandall76/Verilog_Schoolwork.git,2021-07-26 20:26:30+00:00,,LRandall76/Verilog_Schoolwork,Verilog,Verilog_Schoolwork,5088,1,2021-07-26 20:54:32+00:00,0
12954,385302517,https://github.com/jsmendaros/riscv-pipelined.git,2021-07-12 15:54:40+00:00,Pipelined RISC-V 64-bit processor implementation in Verilog,jsmendaros/riscv-pipelined,Verilog,riscv-pipelined,14,1,2022-09-26 04:42:32+00:00,1
12955,387536486,https://github.com/siriusBl4ck/Single-Cycle-RISC-V.git,2021-07-19 16:58:16+00:00,a single cycle RISC-V CPU using the RV32I instruction set in Verilog,siriusBl4ck/Single-Cycle-RISC-V,Verilog,Single-Cycle-RISC-V,74,1,2024-05-08 09:15:22+00:00,0
12956,381123760,https://github.com/davimoreno/quadrature_oscillator.git,2021-06-28 18:15:48+00:00,Low Cost FPGA Quadrature Oscillator,davimoreno/quadrature_oscillator,Verilog,quadrature_oscillator,230,1,2024-10-21 03:40:34+00:00,0
12957,385441008,https://github.com/AryaCherukuri/fpga_project.git,2021-07-13 01:56:07+00:00,,AryaCherukuri/fpga_project,Verilog,fpga_project,14,1,2021-12-20 20:09:10+00:00,0
12958,383042501,https://github.com/LakshmiAnanyaVemu/Car-Parking-System-Verilog.git,2021-07-05 06:50:00+00:00,,LakshmiAnanyaVemu/Car-Parking-System-Verilog,Verilog,Car-Parking-System-Verilog,1052,1,2021-08-08 18:48:33+00:00,0
12959,386136911,https://github.com/XDH-233/Risc-V.git,2021-07-15 02:27:36+00:00,,XDH-233/Risc-V,Verilog,Risc-V,817,1,2023-10-07 08:47:00+00:00,0
12960,388337381,https://github.com/Papu-RTL-Work/I2C_Master.git,2021-07-22 05:24:21+00:00,This is my i2c master controller project,Papu-RTL-Work/I2C_Master,Verilog,I2C_Master,198,1,2023-06-11 14:13:50+00:00,0
12961,389361050,https://github.com/SuhailAhamed2000/SIPO.git,2021-07-25 14:03:03+00:00,"The shift register, which allows serial input (one bit after the other through a single data line) and produces a parallel output is known as Serial-In Parallel-Out shift register.",SuhailAhamed2000/SIPO,Verilog,SIPO,1,1,2022-10-07 11:10:45+00:00,0
12962,388816390,https://github.com/SamAgarwal20/Combinatorial_Circuits.git,2021-07-23 13:48:07+00:00,"This repository contains some elementary combinatorial circuits with their test benches, vcd files and original code",SamAgarwal20/Combinatorial_Circuits,Verilog,Combinatorial_Circuits,34,1,2022-02-26 11:41:20+00:00,0
12963,389710756,https://github.com/Dhanraj98/16-bit-brent-Kung-adder.git,2021-07-26 17:10:17+00:00,,Dhanraj98/16-bit-brent-Kung-adder,Verilog,16-bit-brent-Kung-adder,1000,1,2021-08-15 18:22:51+00:00,0
12964,389704583,https://github.com/Zylanx/SIT329_Week_2.git,2021-07-26 16:48:21+00:00,,Zylanx/SIT329_Week_2,Verilog,SIT329_Week_2,17587,1,2023-09-02 03:44:28+00:00,0
12965,382804804,https://github.com/lakshyamahawar14/gaussian_filter.git,2021-07-04 08:48:42+00:00,This repo contains the code to apply gaussian filter on an image.,lakshyamahawar14/gaussian_filter,Verilog,gaussian_filter,18043,1,2024-05-22 06:26:36+00:00,0
12966,380244609,https://github.com/aaronrjmanj/Async-FIFO-RTL-Design.git,2021-06-25 13:20:33+00:00,,aaronrjmanj/Async-FIFO-RTL-Design,Verilog,Async-FIFO-RTL-Design,3,1,2024-06-23 16:12:28+00:00,0
12967,387344795,https://github.com/pradeep448/zynq-FPGA-projects.git,2021-07-19 05:03:40+00:00,,pradeep448/zynq-FPGA-projects,Verilog,zynq-FPGA-projects,142,1,2022-01-02 14:00:05+00:00,0
12968,388735467,https://github.com/akashjha25/aes-decryption.git,2021-07-23 08:42:28+00:00,Verilog code for decryption part of 128-aes.,akashjha25/aes-decryption,Verilog,aes-decryption,7,1,2023-09-13 18:16:44+00:00,0
12969,382753104,https://github.com/sgwc-mips/mycpu_verify.git,2021-07-04 03:22:14+00:00,,sgwc-mips/mycpu_verify,Verilog,mycpu_verify,18,1,2023-05-21 09:24:44+00:00,0
12970,384608953,https://github.com/ddribin/go-board-fun.git,2021-07-10 04:23:36+00:00,Fun Projects for the Nandland Go Board.,ddribin/go-board-fun,Verilog,go-board-fun,94,1,2023-05-28 20:30:03+00:00,0
12971,380813024,https://github.com/shreejnanesh/analog_to_digital_converter.git,2021-06-27 18:36:14+00:00,"The process of converting an analog voltage into an equivalent digital signal is known as Analog to Digital Conversion. The output depends upon the coding scheme followed in the ADC circuit. For example, Analog values may convert to Gray code, excess 3 code, and so on. The resolution, Speed, and Power Consumption are the three parameters of ADC.",shreejnanesh/analog_to_digital_converter,Verilog,analog_to_digital_converter,14174,1,2022-10-07 07:11:52+00:00,0
12972,380941319,https://github.com/hmgvelas/UEx_picosoc.git,2021-06-28 07:18:38+00:00,"Modifications of the ""picosoc"" picorv32 based SoC for my classes of DSH",hmgvelas/UEx_picosoc,Verilog,UEx_picosoc,5279,1,2021-07-06 08:56:33+00:00,1
12973,388080847,https://github.com/faizaan22/IITB-RISC-processor.git,2021-07-21 10:31:22+00:00,This project is a part of processor design (EE-739) course at IIT-Bombay,faizaan22/IITB-RISC-processor,Verilog,IITB-RISC-processor,1642,1,2022-06-23 07:56:44+00:00,0
12974,389030720,https://github.com/santoshkrishna4138/LDPC_CheckNode_GF16.git,2021-07-24 07:26:05+00:00,This repository contains the code for the check node processing block of a non-binary LDPC Decoder (GF-16).,santoshkrishna4138/LDPC_CheckNode_GF16,Verilog,LDPC_CheckNode_GF16,985,1,2022-08-04 12:55:03+00:00,1
12975,389227027,https://github.com/texelec/ResoundNewWaveMCA.git,2021-07-25 00:33:43+00:00,Resound New Wave MCA Derived from Snark Barker MCA,texelec/ResoundNewWaveMCA,Verilog,ResoundNewWaveMCA,1138,1,2021-11-10 18:11:26+00:00,0
12976,389702008,https://github.com/YUZehuiIC/State-Machine.git,2021-07-26 16:39:02+00:00,State Machine and Testbench in Verilog.,YUZehuiIC/State-Machine,Verilog,State-Machine,656,1,2021-07-26 17:22:21+00:00,0
12977,390959933,https://github.com/mihirvora04/MIPS-Single_Cycle_Datapath.git,2021-07-30 06:40:44+00:00,"Single Cycle Datapath implementation of MIPS architecture. This implementation can execute R-type (and, or, add, subtract, slt, nor, floating point addition), lw, sw and beq instructions.",mihirvora04/MIPS-Single_Cycle_Datapath,Verilog,MIPS-Single_Cycle_Datapath,477,1,2022-12-06 04:05:43+00:00,0
12978,389925428,https://github.com/DenizRumet/Direction_Detection.git,2021-07-27 09:34:49+00:00,Direction detection for signals with phase difference.,DenizRumet/Direction_Detection,Verilog,Direction_Detection,3,1,2021-07-30 10:49:06+00:00,0
12979,390621294,https://github.com/praneeth-github/RISC-V-ALU-Design.git,2021-07-29 06:16:38+00:00,,praneeth-github/RISC-V-ALU-Design,Verilog,RISC-V-ALU-Design,2346,1,2024-04-21 17:14:45+00:00,0
12980,386427640,https://github.com/jayz0123/Intel-Altera-FPGA-Development.git,2021-07-15 21:25:29+00:00,,jayz0123/Intel-Altera-FPGA-Development,Verilog,Intel-Altera-FPGA-Development,30995,1,2024-06-06 09:34:23+00:00,0
12981,383210614,https://github.com/pathange-s/AES.git,2021-07-05 17:00:57+00:00,,pathange-s/AES,Verilog,AES,43175,1,2022-04-23 11:47:58+00:00,0
12982,385284966,https://github.com/legkih/CrossbarSwitch_dim4.git,2021-07-12 14:57:32+00:00,,legkih/CrossbarSwitch_dim4,Verilog,CrossbarSwitch_dim4,4094,1,2023-02-09 19:03:57+00:00,0
12983,387834922,https://github.com/SoujanyaSR/Approximate-Multiplier-6x6.git,2021-07-20 15:26:02+00:00,Dadda 6x6 is used as the benchmark multiplier,SoujanyaSR/Approximate-Multiplier-6x6,Verilog,Approximate-Multiplier-6x6,108,1,2024-03-01 03:46:01+00:00,0
12984,382930062,https://github.com/NetFPGA/NRG-live.git,2021-07-04 19:12:00+00:00,NRG live repository,NetFPGA/NRG-live,Verilog,NRG-live,280,1,2024-10-25 17:44:29+00:00,0
12985,379642172,https://github.com/pratikkaul2011/hack-using-verilog.git,2021-06-23 15:04:54+00:00,A hack( Harvard architecture CPU) 16 bit implementation in Verilog HDL.,pratikkaul2011/hack-using-verilog,Verilog,hack-using-verilog,5,1,2022-10-17 08:40:31+00:00,0
12986,382304225,https://github.com/jeff999955/DSDL_2021Spring.git,2021-07-02 09:59:37+00:00,,jeff999955/DSDL_2021Spring,Verilog,DSDL_2021Spring,266,1,2022-04-30 18:16:01+00:00,0
12987,382258956,https://github.com/dheeru-karanam/Verilog-Snipets.git,2021-07-02 06:58:32+00:00,Verilog Code snipets ,dheeru-karanam/Verilog-Snipets,Verilog,Verilog-Snipets,150,1,2021-07-02 07:01:37+00:00,0
12988,383510790,https://github.com/hubertmucha/Warblade.git,2021-07-06 15:11:38+00:00,,hubertmucha/Warblade,Verilog,Warblade,11159,1,2021-12-16 09:07:04+00:00,0
12989,389292422,https://github.com/mnmhdanas/Mod-N-Counter.git,2021-07-25 07:53:12+00:00,"Counters are sequential logic devices that follow a predetermined sequence of counting states triggered by an external clock (CLK) signal. Modulus Counters, or MOD counters, are defined based on the number of states that the counter will sequence before returning to its original value.",mnmhdanas/Mod-N-Counter,Verilog,Mod-N-Counter,70,1,2023-02-14 20:07:57+00:00,0
12990,386170387,https://github.com/tim8557/HC-SR04__FPGA.git,2021-07-15 05:07:33+00:00,,tim8557/HC-SR04__FPGA,Verilog,HC-SR04__FPGA,1851,1,2023-02-28 14:16:55+00:00,0
12991,386228393,https://github.com/us03145/Bit-Plane-Compression.git,2021-07-15 09:04:35+00:00,,us03145/Bit-Plane-Compression,Verilog,Bit-Plane-Compression,7919,1,2023-10-07 12:44:04+00:00,1
12992,385615798,https://github.com/lixuf/gptp.git,2021-07-13 13:35:31+00:00,,lixuf/gptp,Verilog,gptp,110,1,2023-11-24 06:13:32+00:00,0
12993,385904270,https://github.com/Pooya448/ComputerAidedDesign.git,2021-07-14 10:42:22+00:00,My solutions to CAD course.,Pooya448/ComputerAidedDesign,Verilog,ComputerAidedDesign,9231,1,2024-04-01 13:06:43+00:00,0
12994,384548235,https://github.com/IamDestruction/DualPortSynchronousRAM.git,2021-07-09 20:51:18+00:00,This is the verilog code for a 16*8 Synchronous RAM with Dual port. Where one port is for read operation while the other is for write operation,IamDestruction/DualPortSynchronousRAM,Verilog,DualPortSynchronousRAM,2,1,2024-05-01 23:10:48+00:00,0
12995,379680374,https://github.com/PallAxelSigurdsson/MPC-Platform.git,2021-06-23 17:25:42+00:00,Master thesis work at KTH - A predictable multi-core platform using Qsys,PallAxelSigurdsson/MPC-Platform,Verilog,MPC-Platform,13061,1,2021-09-06 01:52:19+00:00,0
12996,380377221,https://github.com/Alighorab/single-cycle-MIPS-machine.git,2021-06-25 23:53:52+00:00,,Alighorab/single-cycle-MIPS-machine,Verilog,single-cycle-MIPS-machine,194,1,2021-12-14 12:36:52+00:00,0
12997,386584415,https://github.com/salsina/ARM-processor.git,2021-07-16 09:37:06+00:00,"implementing the ARM processor in 4 versions (pipeline, forwarding, cache, SRAM)",salsina/ARM-processor,Verilog,ARM-processor,1842,1,2022-02-25 11:33:10+00:00,0
12998,387109281,https://github.com/lakshita14/Digital-Communication-System.git,2021-07-18 06:43:19+00:00,Implementing the Transmitter Part of a Digital Communication System using Verilog.,lakshita14/Digital-Communication-System,Verilog,Digital-Communication-System,280,1,2023-10-09 17:40:23+00:00,0
12999,388857140,https://github.com/brennanmk/OvenSimulator.git,2021-07-23 16:10:01+00:00,,brennanmk/OvenSimulator,Verilog,OvenSimulator,32002,1,2021-08-18 01:07:10+00:00,1
13000,385481824,https://github.com/AryaCherukuri/fpga_camera_processing.git,2021-07-13 05:02:12+00:00,"FPGA camera proccesing in verilog that anyone can use, feel free to use it for yourself.",AryaCherukuri/fpga_camera_processing,Verilog,fpga_camera_processing,9,1,2021-12-20 20:08:49+00:00,0
13001,387844255,https://github.com/General-debug/Flappy-Bird-on-FPGA.git,2021-07-20 16:00:01+00:00,"Flappy Bird On EGO1. verilog, vivado.",General-debug/Flappy-Bird-on-FPGA,Verilog,Flappy-Bird-on-FPGA,14,1,2024-05-12 13:38:13+00:00,0
13002,386279950,https://github.com/erfanshayegani/wlan802.11a_interleaver_deinterleaver_V.git,2021-07-15 12:22:03+00:00,serial input/output interleaver and deinterleaver wifi wlan802.11a,erfanshayegani/wlan802.11a_interleaver_deinterleaver_V,Verilog,wlan802.11a_interleaver_deinterleaver_V,291,1,2024-08-16 07:34:20+00:00,1
13003,391115112,https://github.com/leilibrk/Smart-Home-Management-System.git,2021-07-30 15:41:13+00:00,This is my final project in the Logical Circuits course. In this project we designed a Smart Home Management System.,leilibrk/Smart-Home-Management-System,Verilog,Smart-Home-Management-System,20,1,2024-08-23 09:11:35+00:00,0
13004,387067704,https://github.com/crazytycoon/ftdi-engine.git,2021-07-18 01:34:05+00:00,245 fifo design in verilog,crazytycoon/ftdi-engine,Verilog,ftdi-engine,106,1,2021-09-20 18:47:16+00:00,1
13005,380990230,https://github.com/karentp/TransactionLayerPCIe.git,2021-06-28 10:21:08+00:00,Proyecto #2 de Circuitos Digitales II- UCR,karentp/TransactionLayerPCIe,Verilog,TransactionLayerPCIe,4934,1,2022-11-14 12:49:44+00:00,0
13006,384461286,https://github.com/bunnyverma29/verilog-image.git,2021-07-09 14:26:00+00:00,,bunnyverma29/verilog-image,Verilog,verilog-image,3149,1,2022-06-21 19:51:40+00:00,0
13007,388612680,https://github.com/FPGAsm/fpgasm-xc3s200.git,2021-07-22 22:21:56+00:00,,FPGAsm/fpgasm-xc3s200,Verilog,fpgasm-xc3s200,111,1,2022-03-27 19:50:36+00:00,1
13008,388475489,https://github.com/Mati1976/MojoStopWatch.git,2021-07-22 13:39:40+00:00,Mojo V3 Stop watch (up to 9 minutes 59 sec and 9 tenths ) . updated from the original project . ,Mati1976/MojoStopWatch,Verilog,MojoStopWatch,513,1,2022-08-20 21:29:41+00:00,0
13009,383290627,https://github.com/base-band/bladerf.git,2021-07-05 23:57:38+00:00,,base-band/bladerf,Verilog,bladerf,35,1,2022-06-01 04:30:15+00:00,0
13010,389286621,https://github.com/lingbai-kong/FPGA-lathe-simulation-system.git,2021-07-25 07:18:44+00:00,同济大学CS《数字逻辑》大作业: 车床仿真系统TongJi University CS digital logic assignment: lathe simulation system,lingbai-kong/FPGA-lathe-simulation-system,Verilog,FPGA-lathe-simulation-system,82202,1,2023-04-21 13:26:18+00:00,0
13011,381364745,https://github.com/RTimothyEdwards/vsd_lvs_lab.git,2021-06-29 12:55:48+00:00,"Laboratory exercises for the VSD course on physical verification, part 5: LVS",RTimothyEdwards/vsd_lvs_lab,Verilog,vsd_lvs_lab,1689,1,2024-08-22 19:49:04+00:00,4
13012,380801082,https://github.com/DilankaLaknath/Multi_Core_FPGA_Project.git,2021-06-27 17:33:03+00:00,Matrix Multiplication ,DilankaLaknath/Multi_Core_FPGA_Project,Verilog,Multi_Core_FPGA_Project,3825,1,2023-09-24 13:14:09+00:00,1
13013,384694617,https://github.com/arsalanyavari/UART-protocol.git,2021-07-10 12:38:38+00:00,UART protocol implementation using verilog (4th FPGA course project),arsalanyavari/UART-protocol,Verilog,UART-protocol,9,1,2023-01-23 02:34:30+00:00,0
13014,391129834,https://github.com/ShaheerSajid/RV32_with_MAC.git,2021-07-30 16:33:39+00:00,,ShaheerSajid/RV32_with_MAC,Verilog,RV32_with_MAC,568,1,2022-05-02 21:25:54+00:00,0
13015,390996737,https://github.com/DenizRumet/BCDcounter.git,2021-07-30 08:52:41+00:00,One counter to rule them all,DenizRumet/BCDcounter,Verilog,BCDcounter,1,1,2023-04-12 19:39:12+00:00,0
13016,382770769,https://github.com/mfkiwl/Verilog-Program-Counter-and-Shifter.git,2021-07-04 05:28:14+00:00,PC(Program counter) and SHIFTER(arithmatic and logical),mfkiwl/Verilog-Program-Counter-and-Shifter,,Verilog-Program-Counter-and-Shifter,712,1,2023-04-17 22:52:17+00:00,0
13017,385118780,https://github.com/thanh-cnguyen/N-bit-rotator.git,2021-07-12 03:56:31+00:00,"The rotator can perform 0-3 bits rotations on an N-bit number by changing the parameter N. A test bench to test the module is also provided. By default, it works with 4-bit input.",thanh-cnguyen/N-bit-rotator,Verilog,N-bit-rotator,4,1,2023-01-25 15:15:40+00:00,0
13018,387000422,https://github.com/Prashant43226/Verilog.git,2021-07-17 17:29:47+00:00,,Prashant43226/Verilog,Verilog,Verilog,5,1,2023-05-14 19:26:45+00:00,0
13019,389137533,https://github.com/mnmhdanas/Serial-IN-Parallel-OUT.git,2021-07-24 15:50:04+00:00,"In this shift register, we can send the bits serially from the input of left most D flip-flop. Hence, this input is also called as serial input. For every positive edge triggering of clock signal, the data shifts from one stage to the next. In this case, we can access the outputs of each D flip-flop in parallel. So, we will get parallel outputs from this shift register.",mnmhdanas/Serial-IN-Parallel-OUT,Verilog,Serial-IN-Parallel-OUT,47,1,2023-02-14 20:08:03+00:00,0
13020,389482430,https://github.com/MiSTer-devel/Arcade-Jackal_MiSTer.git,2021-07-26 02:05:15+00:00,Jackal (arcade version) for MiSTer,MiSTer-devel/Arcade-Jackal_MiSTer,Verilog,Arcade-Jackal_MiSTer,6800,1,2024-05-28 08:48:09+00:00,4
13021,380661536,https://github.com/hiep2910/Trapezoidal-Filter---Verilog-HDL.git,2021-06-27 05:48:34+00:00,,hiep2910/Trapezoidal-Filter---Verilog-HDL,Verilog,Trapezoidal-Filter---Verilog-HDL,3,1,2024-05-31 05:55:54+00:00,0
13022,385440019,https://github.com/Franscous/VE270.git,2021-07-13 01:52:19+00:00,,Franscous/VE270,Verilog,VE270,6145,1,2024-07-11 09:08:08+00:00,0
13023,382118975,https://github.com/Bragadeeshan/8-bit-CPU.git,2021-07-01 18:11:01+00:00,8-bit single-cycle CPU based on Harvard architecture which uses a 32-bit instruction word. This CPU is able to execute most algorithms.,Bragadeeshan/8-bit-CPU,Verilog,8-bit-CPU,12,1,2023-03-21 22:30:58+00:00,0
13024,385648400,https://github.com/tim8557/ADC__MCP3008__SPI__FPGA.git,2021-07-13 15:17:53+00:00,,tim8557/ADC__MCP3008__SPI__FPGA,Verilog,ADC__MCP3008__SPI__FPGA,5324,1,2022-09-15 11:48:20+00:00,0
13025,387305239,https://github.com/AbdelrahmanKassem/PCI_Slave_Device.git,2021-07-19 01:27:06+00:00,The slave receives commands from master and starts acting according to it.,AbdelrahmanKassem/PCI_Slave_Device,Verilog,PCI_Slave_Device,669,1,2023-05-17 06:21:36+00:00,0
13026,387199932,https://github.com/zixuanweeei/fpga-vga-controller.git,2021-07-18 14:49:49+00:00,A homework of making a VGA controller via Verilog/VHDL,zixuanweeei/fpga-vga-controller,Verilog,fpga-vga-controller,5688,1,2023-01-28 07:45:02+00:00,1
13027,388414683,https://github.com/Niveddita/Array-Multiplier.git,2021-07-22 10:02:03+00:00,This is the Verilog code for Array Multiplier,Niveddita/Array-Multiplier,Verilog,Array-Multiplier,3,1,2021-11-30 13:30:05+00:00,0
13028,381757812,https://github.com/SoujanyaSR/Tomasulo-Out-of-order-Processor.git,2021-06-30 15:58:45+00:00,,SoujanyaSR/Tomasulo-Out-of-order-Processor,Verilog,Tomasulo-Out-of-order-Processor,11,1,2024-03-21 23:50:38+00:00,0
13029,380479714,https://github.com/ehao222/viterbe_decoder.git,2021-06-26 10:56:20+00:00,Viterbi decoder Using tracing back method,ehao222/viterbe_decoder,Verilog,viterbe_decoder,24,1,2024-10-16 17:27:52+00:00,1
13030,379953816,https://github.com/pravinism-007/DES_ENCRYPTION_IP.git,2021-06-24 14:31:13+00:00,RTL design of Hardwired DES encryption circuit,pravinism-007/DES_ENCRYPTION_IP,Verilog,DES_ENCRYPTION_IP,11,1,2021-06-24 15:33:23+00:00,0
13031,384014569,https://github.com/JackeyLove1/TinyCPU.git,2021-07-08 05:46:42+00:00,Design of a Simple 8-bit RISC CPU in Verilog,JackeyLove1/TinyCPU,Verilog,TinyCPU,8,1,2021-07-13 12:35:43+00:00,0
13032,387843882,https://github.com/thummala-sathvika/Multiplexer.git,2021-07-20 15:58:30+00:00,,thummala-sathvika/Multiplexer,Verilog,Multiplexer,2,1,2021-08-06 07:23:52+00:00,0
13033,385696513,https://github.com/bimal-parajuli/dld.git,2021-07-13 18:14:43+00:00,,bimal-parajuli/dld,Verilog,dld,81294,1,2021-07-30 03:41:34+00:00,0
13034,387860479,https://github.com/thummala-sathvika/FSM_state.git,2021-07-20 17:04:04+00:00,,thummala-sathvika/FSM_state,Verilog,FSM_state,3,1,2021-08-06 07:23:49+00:00,0
13035,390975229,https://github.com/mtootoonchi/Morse-Code-Terminal.git,2021-07-30 07:36:51+00:00,,mtootoonchi/Morse-Code-Terminal,Verilog,Morse-Code-Terminal,28,1,2023-03-04 00:17:11+00:00,0
13036,389701671,https://github.com/YUZehuiIC/Flip-Flops.git,2021-07-26 16:37:45+00:00,Flip-Flops and Testbench in Verilog.,YUZehuiIC/Flip-Flops,Verilog,Flip-Flops,707,1,2021-07-26 17:22:22+00:00,0
13037,389124939,https://github.com/SuhailAhamed2000/MUX.git,2021-07-24 14:56:42+00:00,"In electronics, a multiplexer (or mux; spelled sometimes as multiplexer, also known as a data selector, is a device that selects between several analog or digital input signals and forwards the selected input to a single output line.",SuhailAhamed2000/MUX,Verilog,MUX,3,1,2023-02-14 20:06:59+00:00,0
13038,389136436,https://github.com/mnmhdanas/Serial-IN-Serial-OUT.git,2021-07-24 15:45:13+00:00,"In this shift register, we can send the bits serially from the input of left most D flip-flop. Hence, this input is also called as serial input. For every positive edge triggering of clock signal, the data shifts from one stage to the next. So, we can receive the bits serially from the output of right most D flip-flop. Hence, this output is also called as serial output.",mnmhdanas/Serial-IN-Serial-OUT,Verilog,Serial-IN-Serial-OUT,42,1,2023-02-14 20:08:04+00:00,0
13039,389138201,https://github.com/mnmhdanas/Parallel-IN-Serial-OUT.git,2021-07-24 15:52:51+00:00,"In this shift register, we can apply the parallel inputs to each D flip-flop by making Preset Enable to 1. For every positive edge triggering of clock signal, the data shifts from one stage to the next. So, we will get the serial output from the right most D flip-flop.",mnmhdanas/Parallel-IN-Serial-OUT,Verilog,Parallel-IN-Serial-OUT,40,1,2023-02-14 20:08:02+00:00,0
13040,389702955,https://github.com/YUZehuiIC/Game-Connect-4.git,2021-07-26 16:42:34+00:00,Game-Connect 4 and Testbench in Verilog,YUZehuiIC/Game-Connect-4,Verilog,Game-Connect-4,2792,1,2021-07-26 17:22:29+00:00,0
13041,385681782,https://github.com/andy155224/PIC16F1826.git,2021-07-13 17:18:27+00:00,This is PIC16F1826,andy155224/PIC16F1826,Verilog,PIC16F1826,194,1,2023-12-29 08:14:51+00:00,0
13042,380064057,https://github.com/IamDestruction/I2C_Master_Verilog.git,2021-06-24 22:24:45+00:00,Designing and implementation of I2C master in verilog.,IamDestruction/I2C_Master_Verilog,Verilog,I2C_Master_Verilog,17,1,2024-04-22 14:17:18+00:00,0
13043,387363241,https://github.com/HITsz-ZirconMIPS/CPU-_2021_7_19.git,2021-07-19 06:34:52+00:00,功能测试,HITsz-ZirconMIPS/CPU-_2021_7_19,Verilog,CPU-_2021_7_19,155,1,2022-08-31 06:23:43+00:00,0
13044,384368282,https://github.com/microSharjeel/KNN_Final.git,2021-07-09 08:11:49+00:00,,microSharjeel/KNN_Final,Verilog,KNN_Final,7139,1,2021-07-14 21:22:47+00:00,0
13045,387849891,https://github.com/thummala-sathvika/d_flipflop.git,2021-07-20 16:21:13+00:00,,thummala-sathvika/d_flipflop,Verilog,d_flipflop,1,1,2021-08-06 07:23:51+00:00,0
13046,380659124,https://github.com/deoregaurav92/3-Stage-Pipelined-Half-precision-Floating-Point-Adder.git,2021-06-27 05:32:31+00:00,,deoregaurav92/3-Stage-Pipelined-Half-precision-Floating-Point-Adder,Verilog,3-Stage-Pipelined-Half-precision-Floating-Point-Adder,455,1,2021-11-24 22:00:17+00:00,0
13047,380256939,https://github.com/akangakang/Digital-Component-Design.git,2021-06-25 14:05:56+00:00,2020-2021-2 SE358 🎫数字系统设计实验 🔢FPGA 💕CLOCK ❤单周期CPU 🌹流水线CPU,akangakang/Digital-Component-Design,Verilog,Digital-Component-Design,71314,1,2022-04-24 14:24:06+00:00,0
13048,379568460,https://github.com/Jamboii/vlsi-projects.git,2021-06-23 10:42:54+00:00,Projects and assignments pertaining to VLSI,Jamboii/vlsi-projects,Verilog,vlsi-projects,1053,1,2022-05-23 04:17:36+00:00,0
13049,380429280,https://github.com/megharaj123-sh/INSTRUCTION-FETCH.git,2021-06-26 06:16:43+00:00,in this file we wrote the verilog code for instruction fectch part,megharaj123-sh/INSTRUCTION-FETCH,Verilog,INSTRUCTION-FETCH,21,1,2021-06-26 06:22:10+00:00,0
13050,380427324,https://github.com/megharaj123-sh/ALU.git,2021-06-26 06:05:10+00:00,,megharaj123-sh/ALU,Verilog,ALU,69,1,2021-06-26 06:22:13+00:00,0
13051,380063495,https://github.com/ahmadrmirzaei/ARM32-CACHE.git,2021-06-24 22:21:12+00:00,,ahmadrmirzaei/ARM32-CACHE,Verilog,ARM32-CACHE,8864,1,2023-07-15 11:27:53+00:00,0
13052,389024663,https://github.com/tim8557/TOF10210__UART__FPGA.git,2021-07-24 06:56:06+00:00,,tim8557/TOF10210__UART__FPGA,Verilog,TOF10210__UART__FPGA,1996,1,2023-08-01 09:58:01+00:00,0
13053,389702417,https://github.com/YUZehuiIC/Matrix-Multiplier.git,2021-07-26 16:40:36+00:00,Matrix Multiplier and Testbench in Verilog,YUZehuiIC/Matrix-Multiplier,Verilog,Matrix-Multiplier,1016,1,2021-07-26 17:22:27+00:00,0
13054,389838084,https://github.com/TCopcutt/ELEC5552-Team-2.git,2021-07-27 03:36:56+00:00,,TCopcutt/ELEC5552-Team-2,Verilog,ELEC5552-Team-2,45638,1,2021-10-17 04:59:09+00:00,1
13055,384492926,https://github.com/amir-pma/Arm-Processor.git,2021-07-09 16:23:59+00:00,,amir-pma/Arm-Processor,Verilog,Arm-Processor,17,1,2021-12-22 17:30:21+00:00,0
13056,391154179,https://github.com/omiya2106/SABiNN.git,2021-07-30 18:07:43+00:00,Config files for my GitHub profile.,omiya2106/SABiNN,Verilog,SABiNN,43014,1,2022-10-21 16:20:18+00:00,1
13057,380405184,https://github.com/acada-sjtu/LSTM-IF-detection.git,2021-06-26 03:31:05+00:00,,acada-sjtu/LSTM-IF-detection,Verilog,LSTM-IF-detection,11828,1,2021-06-27 07:26:33+00:00,0
13058,388570392,https://github.com/DrYanPhD/ADC-Interface.git,2021-07-22 19:08:41+00:00,Currently not working properly,DrYanPhD/ADC-Interface,Verilog,ADC-Interface,3091,1,2022-05-27 07:53:37+00:00,1
13059,389359718,https://github.com/josephjeevan/Brent-Kung-adder.git,2021-07-25 13:57:02+00:00,,josephjeevan/Brent-Kung-adder,Verilog,Brent-Kung-adder,553,1,2021-08-10 11:27:08+00:00,0
13060,382770658,https://github.com/mfkiwl/Verilog-Register-File-and-ALU.git,2021-07-04 05:27:27+00:00,RF(register file) and ALU ,mfkiwl/Verilog-Register-File-and-ALU,,Verilog-Register-File-and-ALU,705,1,2023-04-17 22:52:15+00:00,0
13061,381942718,https://github.com/abhigy/Tic-Tac-Toe-.git,2021-07-01 07:12:00+00:00,,abhigy/Tic-Tac-Toe-,Verilog,Tic-Tac-Toe-,10,1,2023-07-13 18:10:37+00:00,0
13062,385710342,https://github.com/shubhi704/RISC-V-Processor.git,2021-07-13 19:13:30+00:00,,shubhi704/RISC-V-Processor,Verilog,RISC-V-Processor,2300,1,2024-09-12 13:11:13+00:00,2
13063,382536164,https://github.com/jiru1997/SRAM-Controller-interface-module.git,2021-07-03 05:47:46+00:00,SRAM-Controller interface module,jiru1997/SRAM-Controller-interface-module,Verilog,SRAM-Controller-interface-module,4,1,2024-05-23 02:48:22+00:00,0
13064,384165749,https://github.com/GVictorsd/riscie.git,2021-07-08 15:14:37+00:00,"A five stage piplined, RISCV processor written in Verilog HDL",GVictorsd/riscie,Verilog,riscie,16,1,2022-07-25 11:24:48+00:00,0
13065,386654708,https://github.com/8G6/HDL-Full_Adder.git,2021-07-16 13:55:43+00:00,,8G6/HDL-Full_Adder,Verilog,HDL-Full_Adder,0,1,2021-07-24 14:32:44+00:00,0
13066,386526864,https://github.com/jagrat7/Verilog-and-VHDL-projects.git,2021-07-16 06:00:00+00:00,,jagrat7/Verilog-and-VHDL-projects,Verilog,Verilog-and-VHDL-projects,253,1,2022-04-27 18:31:16+00:00,0
13067,387654004,https://github.com/DaimonG/StandardCellManualLayout.git,2021-07-20 02:54:13+00:00,"A standard cell library consisting of AND, NAND, NOR, and INV cells designed at the silicon-level using Cadence Virtuoso.",DaimonG/StandardCellManualLayout,Verilog,StandardCellManualLayout,4679,1,2023-12-21 03:44:34+00:00,0
13068,389482359,https://github.com/MiSTer-devel/Arcade-IronHorse_MiSTer.git,2021-07-26 02:04:55+00:00,Iron Horse for MiSTer,MiSTer-devel/Arcade-IronHorse_MiSTer,Verilog,Arcade-IronHorse_MiSTer,6404,1,2024-05-28 08:48:45+00:00,4
13069,381027043,https://github.com/nctu-ms07/Digital-Circuit-Design.git,2021-06-28 12:41:28+00:00,108下 數位電路設計 Digital Circuit Design 單智君,nctu-ms07/Digital-Circuit-Design,Verilog,Digital-Circuit-Design,3741,1,2024-10-14 20:53:41+00:00,0
13070,381932180,https://github.com/Bhavan-Naik/16bit_shift_adder.git,2021-07-01 06:27:24+00:00,Project to Design and Implement a 16-bit Shift Adder (Serial Adder) using Verilog.,Bhavan-Naik/16bit_shift_adder,Verilog,16bit_shift_adder,11,1,2024-06-07 09:07:10+00:00,1
13071,381418968,https://github.com/niketramani1/Advanced-Physical-Design_VSDIAT.git,2021-06-29 15:48:16+00:00,,niketramani1/Advanced-Physical-Design_VSDIAT,Verilog,Advanced-Physical-Design_VSDIAT,318103,1,2024-09-13 19:02:16+00:00,1
13072,380870318,https://github.com/Vieloooo/miniRv-1-CPU.git,2021-06-28 01:07:10+00:00,CPU in miniRV-1,Vieloooo/miniRv-1-CPU,Verilog,miniRv-1-CPU,88,1,2023-11-11 14:29:06+00:00,1
13073,379676675,https://github.com/shrubbroom/CHORD_wujian100_impl.git,2021-06-23 17:11:27+00:00,,shrubbroom/CHORD_wujian100_impl,Verilog,CHORD_wujian100_impl,207696,1,2023-04-13 16:37:03+00:00,0
13074,381278387,https://github.com/hchchiu/ICCAD2021_ProblemA.git,2021-06-29 07:33:48+00:00,,hchchiu/ICCAD2021_ProblemA,Verilog,ICCAD2021_ProblemA,27975,1,2023-04-21 17:59:04+00:00,0
13075,382275687,https://github.com/ChetanPrakash057/Implementation-of-FIFO-Memory.git,2021-07-02 08:05:48+00:00,"Designed 16 stages and 8-bit data-width FIFO memory using Verilog HDL. First-in, first-out (FIFO) memory chips are used in buffering applications between devices that operate at different speeds or in applications where data must be stored temporarily for further processing.",ChetanPrakash057/Implementation-of-FIFO-Memory,Verilog,Implementation-of-FIFO-Memory,448,1,2021-07-02 08:06:57+00:00,0
13076,381801314,https://github.com/david20571015/Programmable-Logic-System-Design.git,2021-06-30 18:42:12+00:00,2021 Spring @ NYCU,david20571015/Programmable-Logic-System-Design,Verilog,Programmable-Logic-System-Design,19,1,2023-01-25 17:52:57+00:00,0
13077,382807279,https://github.com/yangzhch6/Multi-cycle-CPU.git,2021-07-04 09:02:17+00:00,A Multi-cycle CPU based on MIPS instruction set,yangzhch6/Multi-cycle-CPU,Verilog,Multi-cycle-CPU,36452,1,2021-07-09 15:17:59+00:00,0
13078,389169018,https://github.com/jamesbowman/xpc.git,2021-07-24 18:10:29+00:00,,jamesbowman/xpc,Verilog,xpc,40,1,2021-10-15 14:33:35+00:00,0
13079,387161922,https://github.com/lewzs97/milestone6.git,2021-07-18 11:43:01+00:00,A simple music box on FPGA,lewzs97/milestone6,Verilog,milestone6,23589,1,2021-07-18 13:35:32+00:00,0
13080,387857536,https://github.com/thummala-sathvika/ram_memory.git,2021-07-20 16:52:27+00:00,,thummala-sathvika/ram_memory,Verilog,ram_memory,2,1,2021-08-06 07:23:50+00:00,0
13081,385080408,https://github.com/siglabsoss/expresso.git,2021-07-12 00:22:10+00:00,,siglabsoss/expresso,Verilog,expresso,68680,1,2022-06-01 04:35:26+00:00,0
13082,394879267,https://github.com/cucapra/filament.git,2021-08-11 05:59:28+00:00,Fearless hardware design,cucapra/filament,Verilog,filament,4734,159,2024-10-22 19:07:07+00:00,9
13083,403166122,https://github.com/will127534/RaspberryPiAtomicNixieClock.git,2021-09-04 22:18:16+00:00,,will127534/RaspberryPiAtomicNixieClock,Verilog,RaspberryPiAtomicNixieClock,1783,120,2024-09-22 17:32:14+00:00,6
13084,399573605,https://github.com/NYU-MLDA/OpenABC.git,2021-08-24 18:54:52+00:00,OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.,NYU-MLDA/OpenABC,Verilog,OpenABC,28094,110,2024-10-25 21:06:39+00:00,19
13085,398585426,https://github.com/smunaut/iCE40linux.git,2021-08-21 14:58:09+00:00,Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker,smunaut/iCE40linux,Verilog,iCE40linux,107,91,2024-10-09 19:13:56+00:00,11
13086,400527244,https://github.com/OSCPU/ysyxSoC.git,2021-08-27 14:00:11+00:00,,OSCPU/ysyxSoC,Verilog,ysyxSoC,17475,76,2024-10-11 06:51:48+00:00,31
13087,397100550,https://github.com/AngeloJacobo/FPGA_OV7670_Camera_Interface.git,2021-08-17 04:40:28+00:00,Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps,AngeloJacobo/FPGA_OV7670_Camera_Interface,Verilog,FPGA_OV7670_Camera_Interface,43,53,2024-10-23 22:01:28+00:00,3
13088,397623267,https://github.com/NetFPGA/NetFPGA-PLUS.git,2021-08-18 14:08:00+00:00,,NetFPGA/NetFPGA-PLUS,Verilog,NetFPGA-PLUS,683,47,2024-10-25 17:36:48+00:00,22
13089,398959900,https://github.com/AngeloJacobo/FPGA_RealTime_and_Static_Sobel_Edge_Detection.git,2021-08-23 03:16:30+00:00,Pipelined implementation of  Sobel Edge Detection on OV7670 camera and on still images,AngeloJacobo/FPGA_RealTime_and_Static_Sobel_Edge_Detection,Verilog,FPGA_RealTime_and_Static_Sobel_Edge_Detection,122,40,2024-10-29 06:03:48+00:00,4
13090,391096744,https://github.com/AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm.git,2021-07-30 14:41:29+00:00,This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clock domains and time-shared design,AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm,Verilog,32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm,80,38,2024-10-25 20:45:14+00:00,6
13091,392935370,https://github.com/manili/VSDBabySoC.git,2021-08-05 06:50:59+00:00,"VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.",manili/VSDBabySoC,Verilog,VSDBabySoC,12081,33,2024-08-22 19:48:19+00:00,11
13092,401736617,https://github.com/jiegec/fpu-wrappers.git,2021-08-31 14:37:38+00:00, Wrappers for open source FPU hardware implementations.,jiegec/fpu-wrappers,Verilog,fpu-wrappers,2411,31,2024-10-22 07:18:12+00:00,4
13093,395806403,https://github.com/alexforencich/dma-bench.git,2021-08-13 21:49:41+00:00,,alexforencich/dma-bench,Verilog,dma-bench,7712,25,2024-06-20 09:45:30+00:00,11
13094,396671481,https://github.com/AngeloJacobo/FPGA_SDRAM_Controller.git,2021-08-16 07:21:03+00:00,SDRAM controller optimized to a memory bandwidth of 316MB/s,AngeloJacobo/FPGA_SDRAM_Controller,Verilog,FPGA_SDRAM_Controller,19,25,2024-09-29 17:18:35+00:00,4
13095,400428781,https://github.com/fatheroflink/xiaohaizi_cpu.git,2021-08-27 07:39:40+00:00,,fatheroflink/xiaohaizi_cpu,Verilog,xiaohaizi_cpu,16,24,2024-08-16 12:04:59+00:00,3
13096,396613078,https://github.com/zeeshanrafique23/mdu.git,2021-08-16 04:15:47+00:00,M-extension for RISC-V cores.,zeeshanrafique23/mdu,Verilog,mdu,23,22,2024-09-14 06:32:52+00:00,9
13097,392415812,https://github.com/eminfedar/fedar-e1-rv32i.git,2021-08-03 18:25:33+00:00,5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.,eminfedar/fedar-e1-rv32i,Verilog,fedar-e1-rv32i,40,21,2024-06-03 13:58:59+00:00,3
13098,398955874,https://github.com/natu4u/GSOC_TensorCore.git,2021-08-23 02:55:47+00:00,TensorCore Vector Processor for Deep Learning - Google Summer of Code Project,natu4u/GSOC_TensorCore,Verilog,GSOC_TensorCore,58,20,2024-03-08 20:24:35+00:00,2
13099,394663735,https://github.com/kudelskisecurity/Verilaptor.git,2021-08-10 13:25:14+00:00,,kudelskisecurity/Verilaptor,Verilog,Verilaptor,73,20,2023-07-13 17:31:40+00:00,1
13100,403176725,https://github.com/hyf6661669/ARM_documents.git,2021-09-04 23:43:50+00:00,Documents for ARM,hyf6661669/ARM_documents,Verilog,ARM_documents,707491,17,2024-10-22 03:13:57+00:00,9
13101,400075053,https://github.com/mnmhdanas/DA-Based-LMS-Adaptive-filter.git,2021-08-26 07:09:54+00:00,"Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be effectively used to implement FIR, IIR and FFT type.The DA logic replaces the MAC operation of convolution summation o into a bit-serial look-up table read and addition operation .",mnmhdanas/DA-Based-LMS-Adaptive-filter,Verilog,DA-Based-LMS-Adaptive-filter,7,15,2024-09-21 17:24:05+00:00,2
13102,402229014,https://github.com/sprout-uci/RATA.git,2021-09-01 23:22:52+00:00,On the TOCTOU Problem in Remote Attestation,sprout-uci/RATA,Verilog,RATA,3889,13,2024-06-04 04:40:50+00:00,1
13103,396204360,https://github.com/AngeloJacobo/FPGA_Asynchronous_FIFO.git,2021-08-15 03:37:10+00:00,FIFO implementation with different clock domains for read and write.,AngeloJacobo/FPGA_Asynchronous_FIFO,Verilog,FPGA_Asynchronous_FIFO,10,13,2024-09-23 06:04:50+00:00,4
13104,397376730,https://github.com/jamchamb/cojiro.git,2021-08-17 19:58:40+00:00,Nintendo Joy Bus device design for iCEBreaker/iCE40UP5k,jamchamb/cojiro,Verilog,cojiro,94,12,2024-09-13 13:54:41+00:00,0
13105,395722378,https://github.com/Khalique13/dvsd_pe_sky130.git,2021-08-13 16:33:39+00:00,"This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral RTL of an 8-bit Priority Encoder, using SkyWater 130 nm PDK.",Khalique13/dvsd_pe_sky130,Verilog,dvsd_pe_sky130,33397,12,2024-07-26 09:57:06+00:00,3
13106,400061449,https://github.com/EECS150/fpga_labs_fa21.git,2021-08-26 06:15:51+00:00,FPGA Labs for EECS 151/251A (Fall 2021),EECS150/fpga_labs_fa21,Verilog,fpga_labs_fa21,4740,11,2023-07-24 02:41:29+00:00,23
13107,391849971,https://github.com/dineshannayya/usb1_host.git,2021-08-02 07:15:09+00:00,USB1.1 Host Controller + PHY,dineshannayya/usb1_host,Verilog,usb1_host,275,11,2024-10-07 15:19:15+00:00,4
13108,397530244,https://github.com/liyu-ao/PE-array-for-LeNet-accelerator-based-on-FPGA.git,2021-08-18 08:37:52+00:00,This is a 4*5 PE array for LeNet accelerator based on FPGA.,liyu-ao/PE-array-for-LeNet-accelerator-based-on-FPGA,Verilog,PE-array-for-LeNet-accelerator-based-on-FPGA,56,10,2024-06-12 10:38:52+00:00,3
13109,399692704,https://github.com/mnmhdanas/Router-1-x-3-.git,2021-08-25 04:48:21+00:00,Router 1 x 3  verilog implementation,mnmhdanas/Router-1-x-3-,Verilog,Router-1-x-3-,3063,10,2024-09-23 07:12:02+00:00,3
13110,395692112,https://github.com/Devipriya1921/vsdserializer_v1.git,2021-08-13 14:53:16+00:00,,Devipriya1921/vsdserializer_v1,Verilog,vsdserializer_v1,5285,10,2024-05-23 09:49:02+00:00,4
13111,393545401,https://github.com/sally20921/LogicDesignFinalProject.git,2021-08-07 01:18:25+00:00,Logic Design Final Project SNUCSE,sally20921/LogicDesignFinalProject,Verilog,LogicDesignFinalProject,44,10,2021-11-14 19:50:23+00:00,10
13112,399345087,https://github.com/explcre/21Summer-VE370-Intro-to-Computer-Organization-Projects.git,2021-08-24 05:25:14+00:00,"21Summer-VE370-Intro-to-Computer-Organization-Projects:     -Project1: RISC-V Assembly, simluating c code.      -Project2: 1.RISC-V64 single cycle processor. 2.RISC-V64 five-stage pipelined processor.     -Project3: Virtual memory, TLB, cache, memory simulator.      -Project4: Literature review on Computer Organization.",explcre/21Summer-VE370-Intro-to-Computer-Organization-Projects,Verilog,21Summer-VE370-Intro-to-Computer-Organization-Projects,12180,10,2024-09-25 06:43:33+00:00,0
13113,403189846,https://github.com/zli87/Processor-and-Accelerator.git,2021-09-05 01:32:01+00:00,"MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement",zli87/Processor-and-Accelerator,Verilog,Processor-and-Accelerator,39503,9,2024-09-10 07:50:57+00:00,0
13114,403214375,https://github.com/BrianHGinc/Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor.git,2021-09-05 04:26:37+00:00,Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.,BrianHGinc/Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor,Verilog,Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor,619,9,2024-02-07 09:11:01+00:00,1
13115,395322708,https://github.com/malapatipoojitha/AHB2APB-Bridge.git,2021-08-12 13:09:10+00:00,,malapatipoojitha/AHB2APB-Bridge,Verilog,AHB2APB-Bridge,1620,9,2023-05-26 08:12:07+00:00,3
13116,392617697,https://github.com/PrashanthHC16/Approximate-Multiplier.git,2021-08-04 08:55:09+00:00,"Approximate Multipliers of 8bit and 16bit operands, built with approximate compressors.",PrashanthHC16/Approximate-Multiplier,Verilog,Approximate-Multiplier,782,9,2024-10-12 20:08:01+00:00,1
13117,402043884,https://github.com/powgo377/NCTU_ICLAB.git,2021-09-01 11:58:24+00:00,,powgo377/NCTU_ICLAB,Verilog,NCTU_ICLAB,9120,8,2023-06-26 09:10:06+00:00,0
13118,399364494,https://github.com/secworks/gift.git,2021-08-24 06:50:32+00:00,Hardware implementation of the GIFT-128 lightweight block cipher,secworks/gift,Verilog,gift,91,8,2022-03-20 05:01:40+00:00,7
13119,399350126,https://github.com/IEEE-NITK/RDNA2-Compute-Unit.git,2021-08-24 05:49:16+00:00,This project aims to recreate the RDNA2 Compute Unit found in AMD's RX6000 series GPUs,IEEE-NITK/RDNA2-Compute-Unit,Verilog,RDNA2-Compute-Unit,23184,8,2024-06-07 03:26:56+00:00,3
13120,401389819,https://github.com/mnmhdanas/UART-protocol.git,2021-08-30 15:17:12+00:00,UART - RTL Design and Verification,mnmhdanas/UART-protocol,Verilog,UART-protocol,12,7,2024-01-19 05:43:28+00:00,1
13121,391222483,https://github.com/lhrodovalho/AFEBioPICO.git,2021-07-31 00:59:54+00:00,Analog Front End for Bio-Signals - IEEE SSCS PICO,lhrodovalho/AFEBioPICO,Verilog,AFEBioPICO,12688,7,2024-02-17 23:29:07+00:00,2
13122,392663366,https://github.com/RogerDTZ/EGO1-Piano.git,2021-08-04 11:30:53+00:00,,RogerDTZ/EGO1-Piano,Verilog,EGO1-Piano,6433,7,2024-01-01 15:22:19+00:00,0
13123,400616184,https://github.com/Frightwig/Handshake_protocol_of_AXI4.git,2021-08-27 19:29:47+00:00,handshake protocol with delay,Frightwig/Handshake_protocol_of_AXI4,Verilog,Handshake_protocol_of_AXI4,277,7,2024-10-21 13:12:15+00:00,0
13124,402391837,https://github.com/sinsanction/UCAS-CA.git,2021-09-02 11:15:15+00:00,UCAS 体系结构实验课，一个普通的 MIPS32 架构处理器,sinsanction/UCAS-CA,Verilog,UCAS-CA,29,6,2024-08-06 07:39:37+00:00,1
13125,399566789,https://github.com/ieee-ceda-datc/datc-rdf.git,2021-08-24 18:27:48+00:00,IEEE DATC Robust Design Flow 2021.,ieee-ceda-datc/datc-rdf,Verilog,datc-rdf,17454,6,2024-04-16 07:46:38+00:00,3
13126,396201134,https://github.com/AngeloJacobo/FPGA_I2C_Implementation.git,2021-08-15 03:21:20+00:00,Bit-bang i2c protocol for interfacing with DS1307 RTC,AngeloJacobo/FPGA_I2C_Implementation,Verilog,FPGA_I2C_Implementation,9,6,2024-07-22 13:04:26+00:00,0
13127,398898434,https://github.com/CMU-SAFARI/MIG-7-PHY-DDR3-Controller.git,2021-08-22 20:50:00+00:00,A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.,CMU-SAFARI/MIG-7-PHY-DDR3-Controller,Verilog,MIG-7-PHY-DDR3-Controller,44,6,2024-10-11 14:22:26+00:00,3
13128,394053542,https://github.com/RTimothyEdwards/chaos_automaton.git,2021-08-08 19:30:57+00:00,Chaos Automaton (efabless Caravel harness digital project),RTimothyEdwards/chaos_automaton,Verilog,chaos_automaton,632782,5,2024-08-22 19:49:04+00:00,2
13129,399571167,https://github.com/HsuChiChen/ncku-intro-vlsi.git,2021-08-24 18:45:07+00:00,grayscale conversion system and simple convolution system,HsuChiChen/ncku-intro-vlsi,Verilog,ncku-intro-vlsi,35272,5,2024-08-23 03:07:13+00:00,0
13130,403360468,https://github.com/hustgl/verilog_basic_module.git,2021-09-05 16:38:37+00:00,8 basic verilog module,hustgl/verilog_basic_module,Verilog,verilog_basic_module,17,5,2022-08-03 06:55:02+00:00,0
13131,392994235,https://github.com/aditya1746/Gaussian-Filter-Verilog-Implementation-.git,2021-08-05 10:07:30+00:00,,aditya1746/Gaussian-Filter-Verilog-Implementation-,Verilog,Gaussian-Filter-Verilog-Implementation-,3123,5,2024-10-17 10:27:53+00:00,0
13132,391499162,https://github.com/cospan/ip-cores.git,2021-08-01 01:49:18+00:00,,cospan/ip-cores,Verilog,ip-cores,576,5,2024-03-14 03:50:59+00:00,3
13133,396563239,https://github.com/MiSTer-devel/Interact_MiSTer.git,2021-08-16 01:26:30+00:00,"FPGA recreation of the Interact Home Computer, a early home computer from 1978",MiSTer-devel/Interact_MiSTer,Verilog,Interact_MiSTer,1671,5,2024-10-02 04:44:17+00:00,3
13134,395071276,https://github.com/georgeyhere/hdmi-core.git,2021-08-11 17:42:02+00:00,A barebones HDMI IP.,georgeyhere/hdmi-core,Verilog,hdmi-core,22,5,2024-04-05 10:01:51+00:00,0
13135,402999677,https://github.com/Arc3554/IC_contest.git,2021-09-04 08:02:50+00:00,,Arc3554/IC_contest,Verilog,IC_contest,29172,5,2024-08-02 11:56:23+00:00,1
13136,402882835,https://github.com/HWSec-UNC/Sylvia.git,2021-09-03 19:50:45+00:00,,HWSec-UNC/Sylvia,Verilog,Sylvia,17497,5,2024-10-15 20:53:57+00:00,1
13137,397279124,https://github.com/CompuSAR/6522.git,2021-08-17 14:04:09+00:00,,CompuSAR/6522,Verilog,6522,10,5,2023-11-29 19:22:50+00:00,1
13138,393362760,https://github.com/Avocadrew/Tic-Tac-Toe.git,2021-08-06 11:57:14+00:00,A Tic-Tac-Toe written in Verilog for implementation in FPGA,Avocadrew/Tic-Tac-Toe,Verilog,Tic-Tac-Toe,21,4,2024-10-21 16:02:54+00:00,0
13139,393802957,https://github.com/ae-96/DMA.git,2021-08-07 22:09:05+00:00,digital design using Verilog for 8237A HIGH PERFORMANCE PROGRAMMABLE DMA CONTROLLER,ae-96/DMA,Verilog,DMA,6,4,2022-06-09 06:50:24+00:00,0
13140,394232731,https://github.com/usmanaslam712/Convolution-Neural-Network-Using-FPGA.git,2021-08-09 09:38:32+00:00,This project focuses on the implementation of the deep learning method CNN using FPGA as a hardware accelerator.,usmanaslam712/Convolution-Neural-Network-Using-FPGA,Verilog,Convolution-Neural-Network-Using-FPGA,6,4,2024-03-22 07:01:17+00:00,1
13141,393031003,https://github.com/ray33ee/BitcoinHash-Verilog.git,2021-08-05 12:18:20+00:00,A Verilog implementation of the Bitcoin hashing algorithm,ray33ee/BitcoinHash-Verilog,Verilog,BitcoinHash-Verilog,9837,4,2024-10-28 22:10:14+00:00,0
13142,400184754,https://github.com/ASP-hellofriend/AHB-to-APB-bridge-interface.git,2021-08-26 13:47:23+00:00,Verilog code for AHB-to-APB interface. Synthesis and Simulation.,ASP-hellofriend/AHB-to-APB-bridge-interface,Verilog,AHB-to-APB-bridge-interface,4,4,2024-03-04 03:37:03+00:00,0
13143,397703361,https://github.com/no2fpga/no2hyperbus.git,2021-08-18 18:45:04+00:00,Nitro HyperBus core,no2fpga/no2hyperbus,Verilog,no2hyperbus,29,4,2024-07-30 20:08:06+00:00,3
13144,400986164,https://github.com/hzume/seccamp_nn.git,2021-08-29 08:08:10+00:00,quantized neural network,hzume/seccamp_nn,Verilog,seccamp_nn,44957,4,2021-12-24 15:47:37+00:00,0
13145,403414913,https://github.com/realchonk/quartus-make.git,2021-09-05 21:20:03+00:00,This is a template for projects using the Quartus Prime suite with the DE10-Lite FPGA board.,realchonk/quartus-make,Verilog,quartus-make,16,4,2024-08-16 06:26:30+00:00,0
13146,398501261,https://github.com/nisarg1631/COA_LAB_AUTUMN_2021.git,2021-08-21 08:01:47+00:00,This repository contains the lab assignments for Computer Organization and Architecture Laboratory.,nisarg1631/COA_LAB_AUTUMN_2021,Verilog,COA_LAB_AUTUMN_2021,2054,4,2024-08-14 14:43:56+00:00,5
13147,398703883,https://github.com/georgeyhere/i2c.git,2021-08-22 03:18:27+00:00,A Verilog i2c master,georgeyhere/i2c,Verilog,i2c,299,4,2023-12-08 15:04:15+00:00,0
13148,403009077,https://github.com/DECAfpga/freedom-e300.git,2021-09-04 08:53:45+00:00,SiFive's Freedom e300 for the DECA Max10 FPGA,DECAfpga/freedom-e300,Verilog,freedom-e300,3774,4,2024-07-18 05:01:49+00:00,2
13149,400505178,https://github.com/patricab/cmos_2021.git,2021-08-27 12:41:26+00:00,CMOS Pixel Sensor - TFE4152 2021,patricab/cmos_2021,Verilog,cmos_2021,159,3,2024-03-15 21:10:16+00:00,1
13150,391194412,https://github.com/EslamAsHhraf/Serial-Peripheral-Interface.git,2021-07-30 21:49:50+00:00,"📡 In this project, we only focus on the Multi-Slave Regular Mode. We design and implement the following components of the SPI modules using Verilog such that they match the requirements of the development testbench and match the SPI specifications (Master - Slave - Self-Checking Testbenches for the Master and Slave)",EslamAsHhraf/Serial-Peripheral-Interface,Verilog,Serial-Peripheral-Interface,2317,3,2023-11-08 06:16:12+00:00,2
13151,390964449,https://github.com/InfinitelyAsymptotic/AMBA-APB4-Bridge-Interface.git,2021-07-30 06:57:59+00:00,Designed for Blueberry Semiconductors as a part of Project Deliverable. ,InfinitelyAsymptotic/AMBA-APB4-Bridge-Interface,Verilog,AMBA-APB4-Bridge-Interface,78,3,2023-10-21 08:29:44+00:00,1
13152,395463067,https://github.com/Darvock2640/ArquitecturaProcesadores.git,2021-08-12 22:58:02+00:00,Este es el repositorio de la clase de Arquitectura de Procesadores,Darvock2640/ArquitecturaProcesadores,Verilog,ArquitecturaProcesadores,2751,3,2022-11-01 14:00:32+00:00,0
13153,395755764,https://github.com/FilippoCheein/Runge_Kutta_FPGA.git,2021-08-13 18:31:44+00:00,,FilippoCheein/Runge_Kutta_FPGA,Verilog,Runge_Kutta_FPGA,24187,3,2023-12-10 10:48:40+00:00,1
13154,391451015,https://github.com/OhGodAPet/NXS-FPGA.git,2021-07-31 19:50:39+00:00,NXS FPGA Verilog,OhGodAPet/NXS-FPGA,Verilog,NXS-FPGA,5028,3,2022-11-18 06:11:02+00:00,4
13155,394178447,https://github.com/hwiiiii/sky130A.git,2021-08-09 06:37:19+00:00,,hwiiiii/sky130A,Verilog,sky130A,132267,3,2023-02-28 16:50:09+00:00,0
13156,391641794,https://github.com/Ikarthikmb/dvsd_wt8216m.git,2021-08-01 13:57:33+00:00,IP layout design of a 8-bit binary multiplier using sky130 pdk with OpenLane,Ikarthikmb/dvsd_wt8216m,Verilog,dvsd_wt8216m,39687,3,2023-11-06 02:33:34+00:00,2
13157,398372687,https://github.com/georgeyhere/vga.git,2021-08-20 18:50:13+00:00,Verilog VGA module w/ parameterized VTC,georgeyhere/vga,Verilog,vga,15,3,2022-05-31 22:35:12+00:00,0
13158,398827043,https://github.com/dineshannayya/yifive.git,2021-08-22 14:59:56+00:00,,dineshannayya/yifive,Verilog,yifive,1723799,3,2024-07-03 09:05:17+00:00,4
13159,398104893,https://github.com/barrettotte/angstrom-cpu.git,2021-08-20 00:03:25+00:00,A 4-bit accumulator-based CPU designed to do the bare minimum and nothing more.,barrettotte/angstrom-cpu,Verilog,angstrom-cpu,280,3,2024-04-04 20:24:30+00:00,1
13160,400398573,https://github.com/mnmhdanas/Booths-multiplier.git,2021-08-27 05:28:07+00:00,"booth's multiplier defined by datapath and control path , where controller generates different control signals which are used by different modules to generate product",mnmhdanas/Booths-multiplier,Verilog,Booths-multiplier,57,3,2023-09-19 18:17:00+00:00,0
13161,403433499,https://github.com/marcostfermin/Stepper-Motor-Controller.git,2021-09-05 23:30:42+00:00,Stepper Motor Controller with Verilog,marcostfermin/Stepper-Motor-Controller,Verilog,Stepper-Motor-Controller,7086,3,2024-09-24 11:42:48+00:00,0
13162,399083553,https://github.com/HsuChiChen/ncku-computer-organization.git,2021-08-23 11:50:09+00:00,"assembly code, RISC-V, and some implementation regarding computer organization ",HsuChiChen/ncku-computer-organization,Verilog,ncku-computer-organization,62299,3,2024-10-17 15:48:19+00:00,0
13163,402609497,https://github.com/kevinGit777/2021-A-Space-Odyssey-Project.git,2021-09-03 01:22:34+00:00,,kevinGit777/2021-A-Space-Odyssey-Project,Verilog,2021-A-Space-Odyssey-Project,116,3,2021-12-06 23:28:37+00:00,0
13164,401869901,https://github.com/sfu-arch/HJ_solver.git,2021-08-31 23:28:05+00:00,Accelerators for solving Hamiltonian-Jacobi partial differential equation (PDE) on a 4D Dubins Car system,sfu-arch/HJ_solver,Verilog,HJ_solver,1239,3,2024-08-27 12:47:46+00:00,2
13165,401963496,https://github.com/Centre-for-Hardware-Security/saber-chip.git,2021-09-01 07:00:24+00:00,Source files of a SABER cryptocore that was taped out in September 2021. This is a collaborative work between TalTech and TU Graz.,Centre-for-Hardware-Security/saber-chip,Verilog,saber-chip,63,3,2024-09-06 10:05:58+00:00,0
13166,393547860,https://github.com/regymm/ymmepm.git,2021-08-07 01:34:15+00:00,Altera MAX II EPM1270 development board and more,regymm/ymmepm,Verilog,ymmepm,1058,3,2022-02-24 22:00:07+00:00,1
13167,398796159,https://github.com/phuhavan/fft-accelerator.git,2021-08-22 12:37:37+00:00,,phuhavan/fft-accelerator,Verilog,fft-accelerator,4293,3,2023-04-05 07:39:13+00:00,2
13168,396665134,https://github.com/kprasadvnsi/mistral-CV96-blinky.git,2021-08-16 07:03:25+00:00,,kprasadvnsi/mistral-CV96-blinky,Verilog,mistral-CV96-blinky,368,3,2022-02-13 06:05:53+00:00,1
13169,397908135,https://github.com/adps/adspacecnnlib.git,2021-08-19 10:44:48+00:00,Open Source Example FPGA VHDL code for Space Centric CNN DPU Research and Development ,adps/adspacecnnlib,Verilog,adspacecnnlib,1349,3,2022-05-20 16:13:13+00:00,2
13170,399443164,https://github.com/CompuSAR/BenEater.git,2021-08-24 11:41:22+00:00,Spartan-7 FPGA implementation of Ben Eater's 6502 breadboard computer,CompuSAR/BenEater,Verilog,BenEater,6,3,2022-05-26 04:54:01+00:00,0
13171,392603217,https://github.com/naoki9911/seccamp2021-l3.git,2021-08-04 08:05:28+00:00,,naoki9911/seccamp2021-l3,Verilog,seccamp2021-l3,34,3,2021-09-12 09:03:36+00:00,0
13172,399239605,https://github.com/Secure-Embedded-Systems/Open-Source-Threshold-Implementation-of-LED-Block-Cipher.git,2021-08-23 20:29:15+00:00,Threshold Implementation of Lightweight Encryption Device (LED) Block Cipher,Secure-Embedded-Systems/Open-Source-Threshold-Implementation-of-LED-Block-Cipher,Verilog,Open-Source-Threshold-Implementation-of-LED-Block-Cipher,55,3,2024-03-13 15:56:51+00:00,1
13173,399070693,https://github.com/vision-vlsi/verilog.git,2021-08-23 11:04:36+00:00,,vision-vlsi/verilog,Verilog,verilog,7890,3,2023-10-16 11:16:29+00:00,1
13174,391544365,https://github.com/kazuki-hr/rv-pc.git,2021-08-01 06:17:52+00:00,,kazuki-hr/rv-pc,Verilog,rv-pc,275,3,2024-10-28 21:03:35+00:00,5
13175,394858711,https://github.com/yvesemmanuel/introduction_verilog.git,2021-08-11 04:11:57+00:00,digital systems,yvesemmanuel/introduction_verilog,Verilog,introduction_verilog,207,2,2023-08-10 18:02:01+00:00,0
13176,393025523,https://github.com/Noconfiesenmiscodigos/IOE-Computer-Organization-Architecture-Lab-Code-Solutions.git,2021-08-05 12:00:25+00:00,B.E. III-I,Noconfiesenmiscodigos/IOE-Computer-Organization-Architecture-Lab-Code-Solutions,Verilog,IOE-Computer-Organization-Architecture-Lab-Code-Solutions,17833,2,2024-07-10 06:44:43+00:00,0
13177,391682494,https://github.com/revaldinho/cpc_cpucard.git,2021-08-01 16:40:46+00:00,External Z80 Card for Amstrad CPC Computers,revaldinho/cpc_cpucard,Verilog,cpc_cpucard,452,2,2022-04-12 04:36:03+00:00,0
13178,397454251,https://github.com/Onicc/Xcore.git,2021-08-18 02:55:38+00:00,RISC-V CPU,Onicc/Xcore,Verilog,Xcore,79,2,2022-11-16 14:05:43+00:00,0
13179,399202696,https://github.com/vitoriapinheiro/comunicacaoUART.git,2021-08-23 18:03:46+00:00,,vitoriapinheiro/comunicacaoUART,Verilog,comunicacaoUART,9,2,2022-10-29 23:52:26+00:00,0
13180,398790985,https://github.com/phuhavan/qam-16.git,2021-08-22 12:11:59+00:00,,phuhavan/qam-16,Verilog,qam-16,3047,2,2024-02-23 01:47:26+00:00,0
13181,403070164,https://github.com/raja-aadhithan/Maven_silicon_Verilog.git,2021-09-04 13:57:56+00:00,Verilog Programs used for advanced VLSI Design,raja-aadhithan/Maven_silicon_Verilog,Verilog,Maven_silicon_Verilog,22770,2,2024-06-11 06:34:37+00:00,0
13182,398331690,https://github.com/bvgayatri/Bit-Error-Rate-Testing.git,2021-08-20 16:06:29+00:00,BER testing project using FPGA. It is used to measure the quality of a communication system. ,bvgayatri/Bit-Error-Rate-Testing,Verilog,Bit-Error-Rate-Testing,9,2,2024-07-05 01:40:55+00:00,0
13183,394843498,https://github.com/AdamLee23/simple_uart.git,2021-08-11 02:56:25+00:00,,AdamLee23/simple_uart,Verilog,simple_uart,713,2,2024-02-01 02:47:47+00:00,1
13184,397864272,https://github.com/Sai-Manish/Tomasulo-based-RV32I-processor.git,2021-08-19 08:01:38+00:00,,Sai-Manish/Tomasulo-based-RV32I-processor,Verilog,Tomasulo-based-RV32I-processor,627,2,2024-03-21 23:51:54+00:00,0
13185,396060422,https://github.com/nimniorel/AES256-side-cahnnel-attack-countermeasures.git,2021-08-14 16:10:45+00:00,,nimniorel/AES256-side-cahnnel-attack-countermeasures,Verilog,AES256-side-cahnnel-attack-countermeasures,29,2,2024-08-26 09:47:22+00:00,0
13186,398325425,https://github.com/vijayk10/Arbiter-for-RAM-module.git,2021-08-20 15:44:14+00:00,"This project consists of Arbiter , RAM module and topmodule. An arbiter is used to interface 2 requesters accessing a single RAM module",vijayk10/Arbiter-for-RAM-module,Verilog,Arbiter-for-RAM-module,689,2,2022-05-02 13:16:44+00:00,1
13187,398633134,https://github.com/yvesemmanuel/microwave.git,2021-08-21 18:44:20+00:00,second project - Digital System,yvesemmanuel/microwave,Verilog,microwave,4412,2,2023-08-07 07:02:04+00:00,1
13188,392683583,https://github.com/mayank-kabra2001/WARPV-TSMC.git,2021-08-04 12:39:38+00:00,,mayank-kabra2001/WARPV-TSMC,Verilog,WARPV-TSMC,4814,2,2023-10-24 00:36:06+00:00,0
13189,399107079,https://github.com/AmitavMitra/FIFO_verilog.git,2021-08-23 13:07:33+00:00,"A basic implementation of different types of FIFO buffers (synchronous, asynchronous and circular).",AmitavMitra/FIFO_verilog,Verilog,FIFO_verilog,5,2,2022-04-19 06:24:34+00:00,0
13190,397435029,https://github.com/artn-dev/FPGA-microwave-controller.git,2021-08-18 01:18:40+00:00,Projeto 2 da disciplina de Sistemas Digitais,artn-dev/FPGA-microwave-controller,Verilog,FPGA-microwave-controller,695,2,2021-12-15 16:09:59+00:00,0
13191,400057660,https://github.com/Echo-b/Five-Stage-Pipeline-MipsCpu.git,2021-08-26 05:59:10+00:00,40指令的五级流水cpu,Echo-b/Five-Stage-Pipeline-MipsCpu,Verilog,Five-Stage-Pipeline-MipsCpu,106725,2,2024-05-12 14:08:07+00:00,0
13192,399659432,https://github.com/Frightwig/-64bit-Dual-Channel-Multiplier.git,2021-08-25 02:00:59+00:00,64bit Dual-Channel Multiplier,Frightwig/-64bit-Dual-Channel-Multiplier,Verilog,-64bit-Dual-Channel-Multiplier,735,2,2022-06-01 22:18:38+00:00,0
13193,391961497,https://github.com/mnmhdanas/8-3-Priority-encoder.git,2021-08-02 13:34:19+00:00,"A 4 to 2 priority encoder has 4 inputs : Y3, Y2, Y1 & Y0 and 2 outputs : A1 & A0. Here, the input, Y3 has the highest priority, whereas the input, Y0 has the lowest priority. In this case, even if more than one input is ‘1’ at the same time, the output will be the (binary) code corresponding to the input, which is having higher priority.",mnmhdanas/8-3-Priority-encoder,Verilog,8-3-Priority-encoder,2,2,2023-02-14 20:07:50+00:00,0
13194,393224024,https://github.com/dxmake/SipeedLicheeTangNano.git,2021-08-06 02:23:32+00:00,Sipeed Lichee Tang Nano simple FPGA Projects.,dxmake/SipeedLicheeTangNano,Verilog,SipeedLicheeTangNano,23,2,2023-09-05 15:42:01+00:00,0
13195,401693898,https://github.com/MorryAnderson/JPEG-Encoder.git,2021-08-31 12:25:02+00:00,,MorryAnderson/JPEG-Encoder,Verilog,JPEG-Encoder,77,2,2022-12-14 03:17:29+00:00,0
13196,397703210,https://github.com/no2fpga/no2qpimem.git,2021-08-18 18:44:30+00:00,Nitro QPI memory master core,no2fpga/no2qpimem,Verilog,no2qpimem,39,2,2024-07-30 20:05:31+00:00,2
13197,401864385,https://github.com/MEslamM/VerilogHDL_Slave-master-interface-with-Dual-Port-RAM-SPI.git,2021-08-31 22:55:37+00:00,verilog project : SPI Slave with Dual Port RAM,MEslamM/VerilogHDL_Slave-master-interface-with-Dual-Port-RAM-SPI,Verilog,VerilogHDL_Slave-master-interface-with-Dual-Port-RAM-SPI,2,2,2024-05-08 12:42:53+00:00,1
13198,400508084,https://github.com/5238801/VITI.git,2021-08-27 12:51:52+00:00,,5238801/VITI,Verilog,VITI,12,2,2022-12-01 08:04:45+00:00,0
13199,397703507,https://github.com/no2fpga/no2memcache.git,2021-08-18 18:45:40+00:00,Nitro Memory Cache core,no2fpga/no2memcache,Verilog,no2memcache,29,2,2024-06-06 20:39:38+00:00,1
13200,394050748,https://github.com/imocanu/pe_fpu.git,2021-08-08 19:17:28+00:00,Chisel project,imocanu/pe_fpu,Verilog,pe_fpu,92839,2,2023-05-24 14:58:45+00:00,0
13201,399293067,https://github.com/Herring-UGACSEE-4290/Labs.git,2021-08-24 01:07:57+00:00,All of the lab files for the class,Herring-UGACSEE-4290/Labs,Verilog,Labs,10174,2,2022-01-25 20:05:47+00:00,0
13202,403027740,https://github.com/piotro888/pcpu.git,2021-09-04 10:30:07+00:00,pcpu - cpu with custom architecture written in Verilog,piotro888/pcpu,Verilog,pcpu,140,2,2024-09-25 09:58:52+00:00,0
13203,394111788,https://github.com/sventhijssen/compact.git,2021-08-09 01:37:45+00:00,COMPACT is a state-of-the-art synthesis method for flow-based digital stateful in-memory computing based on finding the largest induced bipartite subgraph in a Binary Decision Diagram.,sventhijssen/compact,Verilog,compact,34742,2,2024-10-11 21:37:29+00:00,3
13204,402325268,https://github.com/UMitchC/FIR-Filter-on-FPGA.git,2021-09-02 07:10:31+00:00,,UMitchC/FIR-Filter-on-FPGA,Verilog,FIR-Filter-on-FPGA,103673,1,2021-10-15 15:16:07+00:00,0
13205,401031605,https://github.com/husterZC/pipeRV32N.git,2021-08-29 12:05:52+00:00,A 4 stage pipelined 32-bit  RISCV core with only  8  base integer registers,husterZC/pipeRV32N,Verilog,pipeRV32N,868,1,2021-09-04 08:02:04+00:00,0
13206,401859197,https://github.com/dmildon/ECE3710Group.git,2021-08-31 22:26:07+00:00,,dmildon/ECE3710Group,Verilog,ECE3710Group,51643,1,2021-12-18 02:24:06+00:00,1
13207,394588775,https://github.com/DylanDing54/OSCPU.git,2021-08-10 09:02:11+00:00,,DylanDing54/OSCPU,Verilog,OSCPU,274,1,2021-08-10 21:53:20+00:00,0
13208,394514027,https://github.com/vjabarca/Floating-Point-Adder-Multiplier.git,2021-08-10 03:32:53+00:00,This is a synthesizable block that adds six floating point numbers (in groups of two) and multiplies the results,vjabarca/Floating-Point-Adder-Multiplier,Verilog,Floating-Point-Adder-Multiplier,8404,1,2021-08-10 04:42:58+00:00,0
13209,396081714,https://github.com/ErickHDdS/Tomasulo.git,2021-08-14 17:37:23+00:00,,ErickHDdS/Tomasulo,,Tomasulo,7083,1,2021-08-24 20:43:50+00:00,0
13210,391907085,https://github.com/xolod79/hp300_MiSTer.git,2021-08-02 10:33:48+00:00,HP9000/300 core for MiSTer,xolod79/hp300_MiSTer,Verilog,hp300_MiSTer,2682,1,2024-01-23 16:33:19+00:00,1
13211,395954280,https://github.com/hao0527/fpga-freq_measure_uart.git,2021-08-14 09:12:54+00:00,等精度频率计，串口打印,hao0527/fpga-freq_measure_uart,Verilog,fpga-freq_measure_uart,3,1,2022-07-24 15:18:05+00:00,1
13212,392695035,https://github.com/a20815579/Whack_A_Mole_on_FPGA.git,2021-08-04 13:16:44+00:00,基於FPGA的打地鼠遊戲,a20815579/Whack_A_Mole_on_FPGA,Verilog,Whack_A_Mole_on_FPGA,4,1,2022-06-20 15:33:42+00:00,0
13213,400250229,https://github.com/SexySparrow/RISC_V.git,2021-08-26 17:20:39+00:00,RISC-V CPU arhitecture ,SexySparrow/RISC_V,Verilog,RISC_V,11,1,2022-03-06 13:10:03+00:00,0
13214,400341666,https://github.com/wdevore/A09-Softcore-Processor.git,2021-08-27 00:26:30+00:00,An FPGA softcore processor for a corresponding video series.,wdevore/A09-Softcore-Processor,Verilog,A09-Softcore-Processor,10678,1,2022-02-18 19:00:13+00:00,3
13215,399311252,https://github.com/64-bit/Trashbin.git,2021-08-24 02:33:52+00:00,A attempt at a RISC-V core.,64-bit/Trashbin,Verilog,Trashbin,703,1,2023-01-05 18:44:59+00:00,0
13216,399421117,https://github.com/booiris/cpu_work.git,2021-08-24 10:17:23+00:00,小学期硬件实验,booiris/cpu_work,Verilog,cpu_work,9,1,2023-05-26 12:35:43+00:00,0
13217,401904409,https://github.com/EE-Mike/EE-Mike.git,2021-09-01 02:19:32+00:00,Config files for my GitHub profile.,EE-Mike/EE-Mike,Verilog,EE-Mike,99,1,2021-11-18 01:45:08+00:00,0
13218,398034834,https://github.com/stkerr/Base-PUF-.git,2021-08-19 18:11:52+00:00,Basic PUF implementation,stkerr/Base-PUF-,Verilog,Base-PUF-,5,1,2023-04-24 00:06:51+00:00,0
13219,398116481,https://github.com/mluisass/UART-SD.git,2021-08-20 01:06:27+00:00,Projeto de um Receptor/Transmissor Universal Assíncrono (UART) para a disciplina de Sistema Digitais (SD),mluisass/UART-SD,Verilog,UART-SD,25,1,2021-09-21 18:41:41+00:00,0
13220,400846990,https://github.com/ffracica/UNPARKING.git,2021-08-28 17:05:28+00:00,"El proyecto se basa en el diseño de un parqueadero inteligente que sirva como una solución alternativa a otras propuestas de este tipo, centrado en la aplicación de un prototipo que pueda ser aplicado en un lugar específico como un centro comercial. Para la realización del prototipo se implemento una tarjeta de desarrollo Altera Cyclone IV, a la cual se le añadieron diferentes componentes con el propósito de crear un sistema automatizado que mejore el funcionamiento y la eficiencia de un parqueadero convencional.",ffracica/UNPARKING,Verilog,UNPARKING,11403,1,2021-10-11 17:21:56+00:00,0
13221,401498992,https://github.com/KhoaDTran/FPGA-Verilog-HDL-Design-Projects-Coursework.git,2021-08-30 22:09:04+00:00,Coursework and projects regarding the design of field programmable gate arrays (FPGA) model applications in System Verilog Hardware Description Language at the University of Washington,KhoaDTran/FPGA-Verilog-HDL-Design-Projects-Coursework,Verilog,FPGA-Verilog-HDL-Design-Projects-Coursework,307284,1,2021-09-01 00:19:25+00:00,0
13222,400726359,https://github.com/abhishekmittal15/ProcesXor.git,2021-08-28 07:04:33+00:00,A y86 processor I made in verilog ,abhishekmittal15/ProcesXor,Verilog,ProcesXor,382,1,2023-03-04 08:58:59+00:00,0
13223,394096321,https://github.com/taewoo96/RTLproject.git,2021-08-09 00:12:11+00:00,,taewoo96/RTLproject,Verilog,RTLproject,25,1,2024-06-04 16:28:40+00:00,0
13224,402870587,https://github.com/mfkiwl/DLFI-HW-ACC.git,2021-09-03 18:54:50+00:00,H/W Accelerator for Deep-learning-based frame interpolation ,mfkiwl/DLFI-HW-ACC,,DLFI-HW-ACC,1673,1,2024-04-19 11:45:24+00:00,0
13225,399390670,https://github.com/Nikola-Lab/icopy_fpga_3s_0921.git,2021-08-24 08:28:33+00:00,,Nikola-Lab/icopy_fpga_3s_0921,Verilog,icopy_fpga_3s_0921,423,1,2022-02-02 17:37:37+00:00,0
13226,395162183,https://github.com/Penchal9959/DUAL-PORT-RAM.git,2021-08-12 01:40:02+00:00,"Dual-ported RAM (DPRAM) is a type of random-access memory that allows multiple reads or writes to occur at the same time, or nearly the same time, unlike single-ported RAM which allows only one access at a time.",Penchal9959/DUAL-PORT-RAM,Verilog,DUAL-PORT-RAM,33,1,2022-01-07 14:49:12+00:00,0
13227,392578608,https://github.com/Rohit-Mundada/Approximate-Circuits.git,2021-08-04 06:39:04+00:00,,Rohit-Mundada/Approximate-Circuits,Verilog,Approximate-Circuits,47624,1,2022-06-11 09:36:59+00:00,0
13228,395383556,https://github.com/nadeenay/SPI.git,2021-08-12 16:39:05+00:00," Full SPI Module protocol ( Master ,Slave ,Test benches )",nadeenay/SPI,Verilog,SPI,4,1,2023-07-19 09:40:54+00:00,0
13229,400482370,https://github.com/tahaShm/digital-logic-design.git,2021-08-27 11:11:34+00:00,"This repo consists of 6 projects implemented with Verilog language, ModelSim environment, and Quartus.",tahaShm/digital-logic-design,Verilog,digital-logic-design,10115,1,2022-04-16 21:37:43+00:00,1
13230,398423014,https://github.com/ksooryakrishna1/eSIm_Marathon_Stage4_Report.git,2021-08-20 23:32:24+00:00,Design of 12 Bit Adder using 4 bit CLA logic,ksooryakrishna1/eSIm_Marathon_Stage4_Report,Verilog,eSIm_Marathon_Stage4_Report,1880,1,2021-09-15 07:27:10+00:00,0
13231,398559184,https://github.com/FilipeGomesMelo/IF675-Proj2.git,2021-08-21 13:02:12+00:00,Implementação de forno micro-ondas em verilog,FilipeGomesMelo/IF675-Proj2,Verilog,IF675-Proj2,61,1,2022-01-21 12:16:42+00:00,0
13232,400805671,https://github.com/mnmhdanas/simple-MIPS32-processor.git,2021-08-28 13:57:04+00:00,"A pipelined implementation of MIPS32 processor using Verilog HDL MIPS32 is a Reduced Instruction Set Computer (RISC) architecture, and here, this particular processor is designed in Verilog HDL with 5 phases of pipeline, namely Instruction Fetch (IF), Instruction Decode (ID), Execution (EX), Memory (MEM), Write Back (WB). This design has a small subset of the instructions (and some simplifying assumptions), and verification of the design is done using some testbench and GTKWave simulator.",mnmhdanas/simple-MIPS32-processor,Verilog,simple-MIPS32-processor,5,1,2023-02-14 20:07:41+00:00,0
13233,391428309,https://github.com/advaith-aduri/UTMI.git,2021-07-31 17:58:00+00:00,,advaith-aduri/UTMI,Verilog,UTMI,193,1,2023-09-21 10:26:05+00:00,0
13234,397335065,https://github.com/SakaSerbia/FPGA-DE10-Standard-Simple-Nios2-Project.git,2021-08-17 17:12:41+00:00,Designing a simple processor system on FPGA. This is demo project to test FPGA DE10-Standard and develop a simpe Nios2 app.,SakaSerbia/FPGA-DE10-Standard-Simple-Nios2-Project,Verilog,FPGA-DE10-Standard-Simple-Nios2-Project,1433,1,2024-07-15 16:29:01+00:00,0
13235,398778650,https://github.com/phuhavan/singular-value-decomposition.git,2021-08-22 11:05:58+00:00,,phuhavan/singular-value-decomposition,Verilog,singular-value-decomposition,691,1,2024-05-09 03:41:08+00:00,0
13236,401235491,https://github.com/mshetty149/Hardware-Designs.git,2021-08-30 06:12:38+00:00,RTL Designs along with testbenches to verify them written in Verilog. Icarus Verilog an open source simulator was used for simulations.,mshetty149/Hardware-Designs,Verilog,Hardware-Designs,4321,1,2021-10-12 16:30:39+00:00,0
13237,403157575,https://github.com/TheSonders/NCO.git,2021-09-04 21:16:29+00:00,Simple NCO (Numerically Controlled Oscillator),TheSonders/NCO,Verilog,NCO,3,1,2022-12-01 19:04:50+00:00,0
13238,393456071,https://github.com/contemplated/32-cpu.git,2021-08-06 17:44:54+00:00,计算机组成原理大作业,contemplated/32-cpu,Verilog,32-cpu,12,1,2022-05-30 16:17:29+00:00,0
13239,391834692,https://github.com/ChetanPrakash057/Implementation-of-Traffic-Light-Controller.git,2021-08-02 06:12:19+00:00,Designed Traffic Light Controller for detecting the density of vehicles at city road and allow them to cross the highway in an organized manner.,ChetanPrakash057/Implementation-of-Traffic-Light-Controller,Verilog,Implementation-of-Traffic-Light-Controller,523,1,2021-08-03 13:09:49+00:00,0
13240,391917100,https://github.com/ayush129/FPGA_BOT.git,2021-08-02 11:07:49+00:00,"Developed a line follower bot with colour sensing and wireless communication capabilities with the help of  DEO nano, Altera CYCLONE IV FPGA.",ayush129/FPGA_BOT,Verilog,FPGA_BOT,55,1,2023-02-21 10:01:09+00:00,0
13241,397750298,https://github.com/mriosrivas/Hardware_Labs_2021.git,2021-08-18 22:29:27+00:00,Laboratorios del curso de Hardware y Arquitecturas,mriosrivas/Hardware_Labs_2021,Verilog,Hardware_Labs_2021,164,1,2022-03-24 23:00:27+00:00,0
13242,401919861,https://github.com/KonstantinFed12344/signed_multiplier.git,2021-09-01 03:32:27+00:00,Signed multiplier made in Verilog using two's complement modules and an unsigned multiplier,KonstantinFed12344/signed_multiplier,Verilog,signed_multiplier,6,1,2022-10-27 23:37:00+00:00,0
13243,399362030,https://github.com/explcre/19Fall-VE270-Intro-to-Logic-Design.git,2021-08-24 06:40:32+00:00,19Fall-VE270-Intro-to-Logic-Design,explcre/19Fall-VE270-Intro-to-Logic-Design,Verilog,19Fall-VE270-Intro-to-Logic-Design,706,1,2023-05-01 02:25:56+00:00,0
13244,392044281,https://github.com/three-bee/manav33.git,2021-08-02 17:52:33+00:00,METU EE314 Digital Electronics Laboratory term project: FPGA based point-of-sale terminal. ,three-bee/manav33,Verilog,manav33,19,1,2024-09-11 05:28:01+00:00,0
13245,392226109,https://github.com/parnabghosh1004/FIFO-memory.git,2021-08-03 07:15:05+00:00,Behavioral implementation of basic FIFO ( First In First Out ) memory in verilog,parnabghosh1004/FIFO-memory,Verilog,FIFO-memory,7,1,2022-05-20 07:50:18+00:00,0
13246,402214503,https://github.com/sethm/mfm_emulator.git,2021-09-01 22:01:29+00:00,MFM Drive Emulator for the BeMicro CV FPGA Card,sethm/mfm_emulator,Verilog,mfm_emulator,10,1,2023-02-01 04:19:19+00:00,0
13247,396881913,https://github.com/Y-Galal/MIPS-Processor.git,2021-08-16 16:41:35+00:00,,Y-Galal/MIPS-Processor,Verilog,MIPS-Processor,956,1,2021-08-19 07:08:05+00:00,0
13248,390959933,https://github.com/mihirvora04/MIPS-Single_Cycle_Datapath.git,2021-07-30 06:40:44+00:00,"Single Cycle Datapath implementation of MIPS architecture. This implementation can execute R-type (and, or, add, subtract, slt, nor, floating point addition), lw, sw and beq instructions.",mihirvora04/MIPS-Single_Cycle_Datapath,Verilog,MIPS-Single_Cycle_Datapath,477,1,2022-12-06 04:05:43+00:00,0
13249,399875708,https://github.com/RahilEbrahimi98/Pipelined-MIPS-CPU.git,2021-08-25 15:52:07+00:00,Pipelined MIPS CPU- with Verilog,RahilEbrahimi98/Pipelined-MIPS-CPU,Verilog,Pipelined-MIPS-CPU,292,1,2021-08-29 19:09:35+00:00,0
13250,393216217,https://github.com/adam-wills/fpgaFM_matrix.git,2021-08-06 01:45:55+00:00,Ground-up reimplementation of the DE10-Lite synthesizer,adam-wills/fpgaFM_matrix,Verilog,fpgaFM_matrix,913,1,2023-11-28 05:37:14+00:00,0
13251,394538203,https://github.com/zhu849/routing-algo_on_FPGA.git,2021-08-10 05:41:53+00:00,,zhu849/routing-algo_on_FPGA,Verilog,routing-algo_on_FPGA,318,1,2024-05-11 13:43:43+00:00,0
13252,392804344,https://github.com/codingUniv/iob-soc-knn.git,2021-08-04 19:26:31+00:00,Based on iob-soc and integrates a new peripheral that implements K Nearest Neighbors algorithm. ,codingUniv/iob-soc-knn,Verilog,iob-soc-knn,179800,1,2024-10-22 00:47:24+00:00,0
13253,403323200,https://github.com/jiegec/opencores-fpu.git,2021-09-05 14:01:07+00:00,Mirror of https://opencores.org/projects/fpu with patches,jiegec/opencores-fpu,Verilog,opencores-fpu,98,1,2023-09-19 10:46:49+00:00,1
13254,391862219,https://github.com/pathces-gone/study-snuriscv-seq.git,2021-08-02 08:02:34+00:00,RISC-V RTL 설계 연습,pathces-gone/study-snuriscv-seq,Verilog,study-snuriscv-seq,182,1,2023-05-23 01:05:00+00:00,0
13255,391280330,https://github.com/Jerryliang123/sv_uvm_exercise.git,2021-07-31 07:03:26+00:00,"this repository is for gathering some basic sv and uvm projects from github, mainly for beginners training.",Jerryliang123/sv_uvm_exercise,Verilog,sv_uvm_exercise,2071,1,2021-11-22 13:16:28+00:00,0
13256,399037978,https://github.com/lgy-moon/Memory_read-write.git,2021-08-23 09:02:49+00:00,,lgy-moon/Memory_read-write,Verilog,Memory_read-write,4,1,2021-08-24 07:35:07+00:00,0
13257,401895020,https://github.com/Shihhaolin/VLSI-Design.git,2021-09-01 01:37:58+00:00,,Shihhaolin/VLSI-Design,Verilog,VLSI-Design,10862,1,2021-10-31 20:58:25+00:00,0
13258,403304828,https://github.com/mfkiwl/RV64_ysyx.git,2021-09-05 12:38:46+00:00,ysyx project : risc-v 64 cpu core ,mfkiwl/RV64_ysyx,,RV64_ysyx,3434,1,2024-06-14 02:48:02+00:00,1
13259,399186483,https://github.com/JeffreySamuel/FPGA-FPGA_Communication_using_USB2.0-.git,2021-08-23 17:09:59+00:00,This project uses a universal serial bus (USB) transceiver with a serial interface engine (SIE) and an asynchronous ﬁrst-in ﬁrst-out (FIFO) queue for packet transformation and data transmission in FPGA to FPGA communication.,JeffreySamuel/FPGA-FPGA_Communication_using_USB2.0-,Verilog,FPGA-FPGA_Communication_using_USB2.0-,43,1,2024-09-30 10:39:33+00:00,1
13260,399921633,https://github.com/JRRL157/Temperature_Monitor_Verilog.git,2021-08-25 18:35:07+00:00,"Projetar um monitor de temperatura ambiente com alarmes e avisos de temperatura alta ou baixa. Neste projeto deverá ser utilizada a linguagem Verilog para o interfaceamento com o sensor de temperatura LM75A. Se o grupo desejar, pode usufruir de códigos projetados anteriormente em AHDL ou VHDL para interfaceamento com os displays de sete segmentos e com o LCD. Para todas as rotinas em AHDL, VHDL ou Verilog DEVEM ser criado módulos distintos. A quantidade de módulos fica a critério do grupo, que deve saber equilibrar a descrição dos circuitos, de forma a manter harmonia entre sua quantidade e complexidade. Devem-se utilizar no mínimo um módulo para o LCD, um para os displays de sete segmentos e mais um para a interface de comunicação com o sensor de temperatura LM75A. Funções adicionais podem ser introduzidas ao projeto, desde que suas funcionalidades sejam relevantes.",JRRL157/Temperature_Monitor_Verilog,Verilog,Temperature_Monitor_Verilog,8674,1,2022-05-20 08:36:10+00:00,0
13261,400834567,https://github.com/gmojicar/Proyecto-Electr-nica-Digital-I-HelioSmart.git,2021-08-28 16:05:23+00:00,,gmojicar/Proyecto-Electr-nica-Digital-I-HelioSmart,Verilog,Proyecto-Electr-nica-Digital-I-HelioSmart,11943,1,2021-10-11 17:24:07+00:00,0
13262,394915801,https://github.com/mahaboobtech/vhdl.git,2021-08-11 08:17:47+00:00,,mahaboobtech/vhdl,Verilog,vhdl,10,1,2021-08-12 04:20:33+00:00,0
13263,396005753,https://github.com/realtimeradio/htg_usplus_10g.git,2021-08-14 12:42:13+00:00,,realtimeradio/htg_usplus_10g,Verilog,htg_usplus_10g,722,1,2022-03-23 13:33:20+00:00,0
13264,398501700,https://github.com/anurag-agrwal/Booth-Multiplier.git,2021-08-21 08:04:09+00:00,,anurag-agrwal/Booth-Multiplier,Verilog,Booth-Multiplier,9,1,2022-05-18 12:25:12+00:00,0
13265,394202057,https://github.com/hamzahassan-dot/axi_apb_bridge.git,2021-08-09 07:57:59+00:00,,hamzahassan-dot/axi_apb_bridge,Verilog,axi_apb_bridge,9758,1,2023-08-30 02:35:23+00:00,1
13266,397234408,https://github.com/junyang-zh/HeliumCPU.git,2021-08-17 11:48:05+00:00,Personal work for computer organization.,junyang-zh/HeliumCPU,Verilog,HeliumCPU,20,1,2021-08-30 14:48:39+00:00,0
13267,398485602,https://github.com/QianpengLi577/a-implement-cnn-using-verilog.git,2021-08-21 06:35:01+00:00,,QianpengLi577/a-implement-cnn-using-verilog,Verilog,a-implement-cnn-using-verilog,3068,1,2023-08-30 06:35:05+00:00,0
13268,392759165,https://github.com/MrNextor/MPU_6050.git,2021-08-04 16:34:28+00:00,Sensor control module MPU_6050,MrNextor/MPU_6050,Verilog,MPU_6050,5441,1,2023-04-17 06:34:24+00:00,0
13269,394502658,https://github.com/vjabarca/Box-Muller-Transform-Floating-Point-Random-Number-Distributions.git,2021-08-10 02:33:41+00:00,This is a synthesizable block that implements the Box-Muller transform to convert two random number to an approximation of a Gaussian random number distribution.,vjabarca/Box-Muller-Transform-Floating-Point-Random-Number-Distributions,Verilog,Box-Muller-Transform-Floating-Point-Random-Number-Distributions,130,1,2021-08-10 04:42:59+00:00,0
13270,399068032,https://github.com/suhas4122/COA-Lab-CS39001.git,2021-08-23 10:54:32+00:00,,suhas4122/COA-Lab-CS39001,Verilog,COA-Lab-CS39001,22860,1,2022-11-01 09:58:54+00:00,0
13271,398728200,https://github.com/SmirnuX/MD4_verilog.git,2021-08-22 06:12:38+00:00,Verilog realisation of MD4 algorithm for 16-bit input.,SmirnuX/MD4_verilog,Verilog,MD4_verilog,1,1,2021-08-22 14:30:35+00:00,0
13272,392113524,https://github.com/JoshTheAggie/gba_verilog.git,2021-08-02 22:36:24+00:00,Implementation of Game Boy Advance hardware on Virtex 5 FPGA,JoshTheAggie/gba_verilog,Verilog,gba_verilog,5683,1,2022-01-24 07:43:48+00:00,0
13273,394138289,https://github.com/warpmatrix/CPU-Design.git,2021-08-09 03:41:02+00:00,Single Cycle CPU Design written in Verilog,warpmatrix/CPU-Design,Verilog,CPU-Design,979,1,2023-05-21 06:29:28+00:00,0
13274,399370600,https://github.com/HsuChiChen/ncku-logic-design.git,2021-08-24 07:13:50+00:00,sequence detector with overlapped 2 patterns 010111 or 1101,HsuChiChen/ncku-logic-design,Verilog,ncku-logic-design,14198,1,2024-04-16 19:40:23+00:00,0
13275,391115112,https://github.com/leilibrk/Smart-Home-Management-System.git,2021-07-30 15:41:13+00:00,This is my final project in the Logical Circuits course. In this project we designed a Smart Home Management System.,leilibrk/Smart-Home-Management-System,Verilog,Smart-Home-Management-System,20,1,2024-08-23 09:11:35+00:00,0
13276,398449463,https://github.com/zbrydon/SIT329-Project.git,2021-08-21 02:41:48+00:00,,zbrydon/SIT329-Project,Verilog,SIT329-Project,3092,1,2022-03-13 05:44:13+00:00,0
13277,395164329,https://github.com/Penchal9959/FSM-SEQUENCE-DETECTOR.git,2021-08-12 01:51:48+00:00,A sequence detector is a sequential state machine that takes an input string of bits and generates an output 1 whenever the target sequence has been detected.,Penchal9959/FSM-SEQUENCE-DETECTOR,Verilog,FSM-SEQUENCE-DETECTOR,34,1,2022-01-07 14:49:07+00:00,0
13278,393495954,https://github.com/mfkiwl/verilog-advanced-synthesis-cookbook.git,2021-08-06 20:31:42+00:00,,mfkiwl/verilog-advanced-synthesis-cookbook,,verilog-advanced-synthesis-cookbook,0,1,2023-04-17 22:46:20+00:00,0
13279,392372276,https://github.com/PatelVatsalB21/Transmission_Gate_130nm.git,2021-08-03 15:59:26+00:00,"Transmission Gate designed with Skywater 130nm, Ngspice and Esim",PatelVatsalB21/Transmission_Gate_130nm,Verilog,Transmission_Gate_130nm,885,1,2024-08-01 09:10:15+00:00,0
13280,391129834,https://github.com/ShaheerSajid/RV32_with_MAC.git,2021-07-30 16:33:39+00:00,,ShaheerSajid/RV32_with_MAC,Verilog,RV32_with_MAC,568,1,2022-05-02 21:25:54+00:00,0
13281,390996737,https://github.com/DenizRumet/BCDcounter.git,2021-07-30 08:52:41+00:00,One counter to rule them all,DenizRumet/BCDcounter,Verilog,BCDcounter,1,1,2023-04-12 19:39:12+00:00,0
13282,399563378,https://github.com/QuickLogic-Corp/fpgabincombiner.git,2021-08-24 18:14:56+00:00,utility toolset to generate iomux bin and combine bitstream/meminit/iomux bins into fpgabin for EOSS3,QuickLogic-Corp/fpgabincombiner,Verilog,fpgabincombiner,1534,1,2022-02-16 17:58:44+00:00,2
13283,391969032,https://github.com/vrajpatel001/Mathematical-Series-Generation.git,2021-08-02 13:57:34+00:00,Generating various mathematical series using Verilog and 8051 Micro-controller Assembly,vrajpatel001/Mathematical-Series-Generation,Verilog,Mathematical-Series-Generation,2061,1,2021-12-26 12:05:35+00:00,0
13284,396956994,https://github.com/prannoypara/APB-Protocol.git,2021-08-16 20:16:06+00:00,,prannoypara/APB-Protocol,Verilog,APB-Protocol,1011,1,2022-08-26 11:31:13+00:00,0
13285,399785455,https://github.com/HesamAsad/Cosx-Accelerator-Verilog.git,2021-08-25 10:55:37+00:00,Computer Assignment #06 - Digital Logic Design Course - University of Tehran - Dr. Navabi,HesamAsad/Cosx-Accelerator-Verilog,Verilog,Cosx-Accelerator-Verilog,875,1,2022-11-05 07:21:46+00:00,0
13286,399665065,https://github.com/mashirol/miniCPU.git,2021-08-25 02:26:50+00:00,,mashirol/miniCPU,Verilog,miniCPU,49944,1,2022-03-02 05:36:21+00:00,0
13287,403081861,https://github.com/EUREG/AxLEAP.git,2021-09-04 14:47:55+00:00,Ax-LEAP: Enabling Low-Power Approximations Through Unified Power Format,EUREG/AxLEAP,Verilog,AxLEAP,9247,1,2024-09-29 03:56:22+00:00,0
13288,399717414,https://github.com/Torresplays/Brent-Kung-32-bit-adder.git,2021-08-25 06:44:25+00:00,This is the verilog code and simulation files for 32 BIT Adder based on Brent Kung Architecture,Torresplays/Brent-Kung-32-bit-adder,Verilog,Brent-Kung-32-bit-adder,166,1,2024-10-25 19:44:08+00:00,0
13289,400538880,https://github.com/ksooryakrishna1/dvsd-12-Bit_Adder_Using_4-Bit_CLA.git,2021-08-27 14:37:58+00:00,Designing a 12 Bit adder using 4 Bit CLA,ksooryakrishna1/dvsd-12-Bit_Adder_Using_4-Bit_CLA,Verilog,dvsd-12-Bit_Adder_Using_4-Bit_CLA,66,1,2021-09-15 07:26:45+00:00,1
13290,395584307,https://github.com/ksooryakrishna1/eSIM_Marathon_Stage3_12bit_Adder_Design_Using_CLA_Logic.git,2021-08-13 08:59:02+00:00,12 Bit Adder Design using 4 Bit CLA in Openlane,ksooryakrishna1/eSIM_Marathon_Stage3_12bit_Adder_Design_Using_CLA_Logic,Verilog,eSIM_Marathon_Stage3_12bit_Adder_Design_Using_CLA_Logic,1051,1,2021-09-15 07:27:08+00:00,0
13291,393630826,https://github.com/ThreeCatsLoveFish/VE370.git,2021-08-07 08:52:51+00:00,Projects for 2021 SUMMER VE370 Intro to Computer Organization.,ThreeCatsLoveFish/VE370,Verilog,VE370,530,1,2023-01-28 07:21:45+00:00,0
13292,395728923,https://github.com/krithik1008/FPGA_BOT.git,2021-08-13 16:57:01+00:00,,krithik1008/FPGA_BOT,Verilog,FPGA_BOT,24826,1,2023-01-17 18:12:15+00:00,0
13293,396296767,https://github.com/debtanu09/ee705-floating-point-multiplier.git,2021-08-15 09:33:31+00:00,This is a repository containing all the Quartus and NIOS II simulation files and the testcases for EE705 course,debtanu09/ee705-floating-point-multiplier,Verilog,ee705-floating-point-multiplier,450,1,2022-04-17 21:44:38+00:00,0
13294,402562557,https://github.com/mbeddedbk/AES-128-Encryption.git,2021-09-02 21:03:57+00:00,"With a focus on resource utilization efficiency and pipelining, this source code includes subparts for implementation of Advanced Encryption Standard using Verilog. Because this project was co-developed by several contributors, the codes may not be entirely working.",mbeddedbk/AES-128-Encryption,Verilog,AES-128-Encryption,7,1,2023-06-05 09:08:36+00:00,0
13295,402584497,https://github.com/smunaut/icecrash-playground.git,2021-09-02 23:01:18+00:00,,smunaut/icecrash-playground,Verilog,icecrash-playground,124,1,2021-09-29 11:15:55+00:00,0
13296,402574537,https://github.com/okjonny/16-Bit-CPU-Pong-Game.git,2021-09-02 22:05:16+00:00,3710 Lab,okjonny/16-Bit-CPU-Pong-Game,Verilog,16-Bit-CPU-Pong-Game,4969,1,2023-01-28 02:51:48+00:00,2
13297,398500929,https://github.com/anurag-agrwal/Wallace-Multiplier.git,2021-08-21 08:00:22+00:00,,anurag-agrwal/Wallace-Multiplier,Verilog,Wallace-Multiplier,16,1,2023-10-24 17:02:01+00:00,0
13298,398639886,https://github.com/borna-tl/University-DLD.git,2021-08-21 19:23:15+00:00,Contains all of the projects from both Digital Logic Design and Digital Logic Design Lab courses.,borna-tl/University-DLD,Verilog,University-DLD,10484,1,2021-11-11 09:19:51+00:00,0
13299,398652895,https://github.com/borna-tl/University-CA.git,2021-08-21 20:44:20+00:00,Contains some of the more challenging projects for our Computer Architecture course.,borna-tl/University-CA,Verilog,University-CA,689,1,2023-11-30 15:31:46+00:00,0
13300,401213489,https://github.com/ccxuan123/HDL-BIts-Solutions.git,2021-08-30 04:16:23+00:00,Here are my solutions to HDLbits Verilog problem sets (https://hdlbits.01xz.net/wiki/Main_Page). ,ccxuan123/HDL-BIts-Solutions,Verilog,HDL-BIts-Solutions,29,1,2021-11-09 16:28:03+00:00,0
13301,390975229,https://github.com/mtootoonchi/Morse-Code-Terminal.git,2021-07-30 07:36:51+00:00,,mtootoonchi/Morse-Code-Terminal,Verilog,Morse-Code-Terminal,28,1,2023-03-04 00:17:11+00:00,0
13302,393645319,https://github.com/sven0601/ddr3_ip_sim.git,2021-08-07 09:59:38+00:00,MIG ip simulation of Xilinx K7,sven0601/ddr3_ip_sim,Verilog,ddr3_ip_sim,542,1,2022-11-07 07:43:37+00:00,0
13303,400881795,https://github.com/horahh/riscv_i32_minimum.git,2021-08-28 20:12:33+00:00,Didactic implementation of a riscv processor,horahh/riscv_i32_minimum,Verilog,riscv_i32_minimum,156,1,2022-02-27 01:13:30+00:00,1
13304,398643601,https://github.com/DaiAlaa/Multiplication-Verilog.git,2021-08-21 19:45:56+00:00,,DaiAlaa/Multiplication-Verilog,Verilog,Multiplication-Verilog,59,1,2021-08-23 00:53:01+00:00,1
13305,399078152,https://github.com/srimanthtenneti/UART_Implementation_FPGA.git,2021-08-23 11:32:13+00:00,Design and Implementation of a UART Transreciever.,srimanthtenneti/UART_Implementation_FPGA,Verilog,UART_Implementation_FPGA,28,1,2024-06-28 16:19:31+00:00,0
13306,400059658,https://github.com/FCHXWH/ApproximateMult.git,2021-08-26 06:07:56+00:00,ILP-based Synthesized Approximate Multiplier (DATE'22),FCHXWH/ApproximateMult,Verilog,ApproximateMult,214,1,2024-05-06 07:50:06+00:00,1
13307,397453237,https://github.com/CamiloMaiaPires/MIPS-32.git,2021-08-18 02:50:27+00:00,32 Bits MIPS Single cycle processor,CamiloMaiaPires/MIPS-32,Verilog,MIPS-32,8812,1,2021-08-25 21:10:46+00:00,0
13308,395716693,https://github.com/K-Suneel-kumar/BrentKung-Adder-16bit.git,2021-08-13 16:13:33+00:00,logarithmic adder implemented in brentkung architecture,K-Suneel-kumar/BrentKung-Adder-16bit,Verilog,BrentKung-Adder-16bit,218,1,2021-11-06 13:28:49+00:00,0
13309,400511476,https://github.com/gabrielsalvi/expression-solver.git,2021-08-27 13:04:29+00:00,A program to solve the equation AX² + BX + C using verilog,gabrielsalvi/expression-solver,Verilog,expression-solver,38877,1,2023-09-08 19:45:39+00:00,0
13310,395166740,https://github.com/Penchal9959/DATAPATH-CONTROLPATH.git,2021-08-12 02:04:31+00:00,"A datapath is a collection of functional units such as arithmetic logic units or multipliers that perform data processing operations, registers, and buses. ",Penchal9959/DATAPATH-CONTROLPATH,Verilog,DATAPATH-CONTROLPATH,38,1,2022-01-07 14:48:52+00:00,0
13311,400838099,https://github.com/99swetha/AMBA-APB-and-AMBA-AHB-Lite.git,2021-08-28 16:21:57+00:00,,99swetha/AMBA-APB-and-AMBA-AHB-Lite,Verilog,AMBA-APB-and-AMBA-AHB-Lite,1111,1,2023-03-25 06:23:05+00:00,0
13312,391154179,https://github.com/omiya2106/SABiNN.git,2021-07-30 18:07:43+00:00,Config files for my GitHub profile.,omiya2106/SABiNN,Verilog,SABiNN,43014,1,2022-10-21 16:20:18+00:00,1
13313,391814767,https://github.com/pathces-gone/16bit-processor.git,2021-08-02 04:26:41+00:00,16bit processor ,pathces-gone/16bit-processor,Verilog,16bit-processor,1117,1,2023-05-23 01:06:49+00:00,0
13314,393379881,https://github.com/RodolfoPAraujo/First-Project.git,2021-08-06 13:07:23+00:00,Project Verilog,RodolfoPAraujo/First-Project,Verilog,First-Project,3,1,2021-08-06 16:02:57+00:00,0
13315,400071032,https://github.com/neelpambhar10/verilog.git,2021-08-26 06:55:11+00:00,,neelpambhar10/verilog,Verilog,verilog,29,1,2021-09-04 14:07:23+00:00,0
13316,402428278,https://github.com/IrlandaV01/IrlandaValadez.git,2021-09-02 13:20:50+00:00,,IrlandaV01/IrlandaValadez,Verilog,IrlandaValadez,23106,1,2021-09-02 23:00:04+00:00,0
13317,399954585,https://github.com/MehmetAnilIrfanoglu/VHDL.git,2021-08-25 20:53:39+00:00,,MehmetAnilIrfanoglu/VHDL,Verilog,VHDL,8467,1,2023-11-29 20:41:36+00:00,0
13318,392525994,https://github.com/ethan12377/Pipelined_MIPS_Design.git,2021-08-04 02:49:39+00:00,Final project of the course Digital System Design (DSD),ethan12377/Pipelined_MIPS_Design,Verilog,Pipelined_MIPS_Design,12492,1,2024-03-18 00:12:33+00:00,0
13319,398739390,https://github.com/MrAliTheGreat/CAD_Projects.git,2021-08-22 07:23:56+00:00,University of Tehran Computer Aided Design Course Projects ,MrAliTheGreat/CAD_Projects,Verilog,CAD_Projects,18026,1,2024-04-19 13:02:48+00:00,0
13320,398749456,https://github.com/MrAliTheGreat/ComputerArchitecture.git,2021-08-22 08:22:06+00:00,University of Tehran Computer Architecture Course Projects,MrAliTheGreat/ComputerArchitecture,Verilog,ComputerArchitecture,7479,1,2024-05-01 10:29:54+00:00,0
13321,391959901,https://github.com/mnmhdanas/Parallel-Adder-subtractor.git,2021-08-02 13:29:25+00:00,4 bit parallel adder/ subtractor circuit does both addition and subtraction by using 2 ripple carry adders and some xor gates,mnmhdanas/Parallel-Adder-subtractor,Verilog,Parallel-Adder-subtractor,3,1,2023-02-14 20:07:54+00:00,0
13322,391822388,https://github.com/RishabhAdiga/Computer-Organisation-Assignments-EE2003.git,2021-08-02 05:10:28+00:00,,RishabhAdiga/Computer-Organisation-Assignments-EE2003,Verilog,Computer-Organisation-Assignments-EE2003,86,1,2022-06-14 03:59:38+00:00,0
13323,398321982,https://github.com/faizaan22/Arbiter-for-RAM-module.git,2021-08-20 15:32:04+00:00,Arbiter is used to interface many devices with a single shared resource. Here we are having 2 requester devices want to access a single RAM module. Here we are using priority based arbiter.,faizaan22/Arbiter-for-RAM-module,Verilog,Arbiter-for-RAM-module,689,1,2022-06-23 07:56:29+00:00,0
13324,398568862,https://github.com/jeason-j/Zynq7010_eink_controller.git,2021-08-21 13:46:13+00:00,Zynq7010 FPGA eink controller,jeason-j/Zynq7010_eink_controller,,Zynq7010_eink_controller,70216,1,2024-05-15 10:38:30+00:00,0
13325,402568002,https://github.com/MeletChirino/vhdl_eea_BEROY_CHIRINO.git,2021-09-02 21:30:39+00:00,"Repo used for class ""Synthese et mise en oeuvre des systemes""",MeletChirino/vhdl_eea_BEROY_CHIRINO,Verilog,vhdl_eea_BEROY_CHIRINO,4337,1,2022-04-16 21:38:08+00:00,0
13326,393600580,https://github.com/raghuttamh/fourierTransform_verilog.git,2021-08-07 06:29:55+00:00,,raghuttamh/fourierTransform_verilog,Verilog,fourierTransform_verilog,1015,1,2022-05-20 08:14:58+00:00,0
13327,392058796,https://github.com/chenxl03/A-MOA.git,2021-08-02 18:45:19+00:00,Approximate multi-operand adder,chenxl03/A-MOA,Verilog,A-MOA,3906,1,2023-02-23 03:01:47+00:00,1
13328,391369546,https://github.com/deepsita/mythcore_synth.git,2021-07-31 13:51:00+00:00,,deepsita/mythcore_synth,Verilog,mythcore_synth,4957,1,2021-08-18 21:19:04+00:00,2
13329,392011837,https://github.com/dorbs35/Computer-Architectures-Systolic-Array-Verilog-Altera.git,2021-08-02 16:01:55+00:00,,dorbs35/Computer-Architectures-Systolic-Array-Verilog-Altera,Verilog,Computer-Architectures-Systolic-Array-Verilog-Altera,135,1,2022-04-17 22:20:03+00:00,0
13330,411838135,https://github.com/MoonbaseOtago/vroom.git,2021-09-29 21:45:06+00:00,VRoom! RISC-V CPU,MoonbaseOtago/vroom,Verilog,vroom,4333,477,2024-10-28 10:33:56+00:00,22
13331,414716046,https://github.com/efabless/caravel.git,2021-10-07 18:32:22+00:00,Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.,efabless/caravel,Verilog,caravel,14979535,290,2024-10-21 21:03:34+00:00,68
13332,409771511,https://github.com/randyrossi/vicii-kawari.git,2021-09-23 23:27:41+00:00,Commodore 64 VIC-II 6567/6569 Replacement Project,randyrossi/vicii-kawari,Verilog,vicii-kawari,87902,170,2024-10-24 22:24:22+00:00,21
13333,416401100,https://github.com/ShawnHymel/introduction-to-fpga.git,2021-10-12 15:50:33+00:00,,ShawnHymel/introduction-to-fpga,Verilog,introduction-to-fpga,8182,155,2024-10-28 09:09:25+00:00,36
13334,410775470,https://github.com/WangXuan95/UniPlug-FPGA.git,2021-09-27 06:59:39+00:00,一个FPGA核心板设计，体积小、低成本、易用、扩展性强。,WangXuan95/UniPlug-FPGA,Verilog,UniPlug-FPGA,21148,74,2024-10-01 11:08:49+00:00,14
13335,403604431,https://github.com/SilenceX12138/MIPS-Microsystems.git,2021-09-06 11:54:54+00:00,"A computer system containing CPU, OS and Compiler under MIPS architecture.",SilenceX12138/MIPS-Microsystems,Verilog,MIPS-Microsystems,9227,56,2024-06-18 14:08:50+00:00,0
13336,414819318,https://github.com/wangjidwb123/AHB-SRAMC.git,2021-10-08 02:22:23+00:00,IC Verification & SV Demo,wangjidwb123/AHB-SRAMC,,AHB-SRAMC,490,45,2024-10-27 08:29:23+00:00,22
13337,404570193,https://github.com/michaelliao/learn-verilog.git,2021-09-09 03:14:55+00:00,Learn Verilog,michaelliao/learn-verilog,Verilog,learn-verilog,1424,34,2024-05-20 17:59:43+00:00,7
13338,412734396,https://github.com/thu-cs-lab/verilog-coding-standard.git,2021-10-02 08:16:39+00:00,Recommended coding standard of Verilog and SystemVerilog.,thu-cs-lab/verilog-coding-standard,Verilog,verilog-coding-standard,14,33,2024-10-16 07:27:23+00:00,2
13339,408805262,https://github.com/lerogo/5-stage-pipeline-cpu.git,2021-09-21 12:09:08+00:00,实现了5段流水的CPU This project is verilog that implements 5-stage-pipeline-cpu,lerogo/5-stage-pipeline-cpu,Verilog,5-stage-pipeline-cpu,4171,29,2024-10-09 13:32:44+00:00,4
13340,409866250,https://github.com/ACMClassCourses/RISCV-CPU.git,2021-09-24 07:04:27+00:00,"MS108 Course Project, SJTU ACM Class.",ACMClassCourses/RISCV-CPU,Verilog,RISCV-CPU,7748,27,2024-10-18 03:37:00+00:00,1
13341,410272426,https://github.com/xiang-rc/cfntt_ref.git,2021-09-25 12:55:09+00:00,,xiang-rc/cfntt_ref,Verilog,cfntt_ref,360,24,2024-10-22 12:17:02+00:00,5
13342,413397386,https://github.com/johnathan-convertino-afrl/open1553.git,2021-10-04 11:44:52+00:00,Projects for building MIL-STD-1553 communications devices,johnathan-convertino-afrl/open1553,Verilog,open1553,9788,22,2024-10-11 15:25:49+00:00,4
13343,406265835,https://github.com/raviporna/HWSYNLAB2021.git,2021-09-14 07:20:49+00:00,"For HW-SYN-LAB Computer Engineering, Chulalongkorn University",raviporna/HWSYNLAB2021,Verilog,HWSYNLAB2021,50,19,2024-10-08 05:38:34+00:00,4
13344,410427647,https://github.com/0xArt/RGMII_Ethernet_Transceiver_Verilog.git,2021-09-26 02:16:20+00:00,Verilog module to transmit/receive to/from RGMII compatible ethernet PHY,0xArt/RGMII_Ethernet_Transceiver_Verilog,Verilog,RGMII_Ethernet_Transceiver_Verilog,68,19,2024-10-08 18:47:25+00:00,5
13345,416058412,https://github.com/barabanshek/Dagger.git,2021-10-11 19:23:27+00:00,HW/SW co-designed end-host RPC stack,barabanshek/Dagger,Verilog,Dagger,7386,19,2024-07-15 06:11:52+00:00,6
13346,409274971,https://github.com/klynch71/6502sim.git,2021-09-22 16:19:21+00:00,A near gate-level Verilog simulation of the 6502 microprocessor.,klynch71/6502sim,Verilog,6502sim,2760,18,2024-09-11 05:29:13+00:00,2
13347,410876377,https://github.com/ZJU-Andre/ISEE-zju.git,2021-09-27 12:31:24+00:00,Some data and review of the college live,ZJU-Andre/ISEE-zju,,ISEE-zju,221760,17,2024-07-10 03:23:04+00:00,1
13348,413415921,https://github.com/laurentiuduca/openverifla.git,2021-10-04 12:40:28+00:00,,laurentiuduca/openverifla,Verilog,openverifla,1050,16,2024-10-11 00:30:24+00:00,4
13349,403657458,https://github.com/PaserTech-Hardware/PaskiSoC.git,2021-09-06 14:42:20+00:00,"PaserTech PaskiSoC 一个低成本的riscv soc实现, 支持32bit linux with mmu",PaserTech-Hardware/PaskiSoC,Verilog,PaskiSoC,331,16,2023-11-24 23:20:49+00:00,6
13350,413492696,https://github.com/markos-stefanidis/FPGA-Based-HDR-algorithm.git,2021-10-04 16:03:45+00:00,Hardware implementation of HDR image producing algorithm,markos-stefanidis/FPGA-Based-HDR-algorithm,Verilog,FPGA-Based-HDR-algorithm,493,15,2024-09-05 04:40:33+00:00,5
13351,410028956,https://github.com/opalkelly-opensource/design-resources.git,2021-09-24 16:19:00+00:00,A collection of Opal Kelly provided design resources,opalkelly-opensource/design-resources,Verilog,design-resources,16670,15,2024-10-16 17:36:14+00:00,9
13352,405641836,https://github.com/CompuSAR/Ben8Bit.git,2021-09-12 12:56:17+00:00,Verilog implementation of Ben Eater's 8-bit breadboard computer,CompuSAR/Ben8Bit,Verilog,Ben8Bit,199,14,2024-10-20 14:19:53+00:00,3
13353,416265374,https://github.com/mabrains/caravel_user_project_ldo.git,2021-10-12 09:16:52+00:00,Completed LDO Design for Skywaters 130nm,mabrains/caravel_user_project_ldo,Verilog,caravel_user_project_ldo,102197,14,2024-08-22 19:19:09+00:00,4
13354,409962929,https://github.com/no2fpga/no2iso7816.git,2021-09-24 12:53:44+00:00,FPGA core for ISO7816 smart card communication,no2fpga/no2iso7816,Verilog,no2iso7816,14,12,2024-10-08 07:37:24+00:00,3
13355,408846259,https://github.com/YancyReal/2020-UCAS-CA-hw.git,2021-09-21 14:10:21+00:00,计算机体系结构基础 第二版 个人答案,YancyReal/2020-UCAS-CA-hw,,2020-UCAS-CA-hw,3636,11,2024-09-29 06:27:04+00:00,0
13356,403189846,https://github.com/zli87/Processor-and-Accelerator.git,2021-09-05 01:32:01+00:00,"MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement",zli87/Processor-and-Accelerator,Verilog,Processor-and-Accelerator,39503,9,2024-09-10 07:50:57+00:00,0
13357,409060214,https://github.com/SiriusNEO/NightWizard.git,2021-09-22 04:10:10+00:00,"SJTU CS2951 Computer Architecture Course Project, A Verilog HDL implemented RISC-V CPU.",SiriusNEO/NightWizard,Verilog,NightWizard,7591,9,2024-08-11 11:39:21+00:00,0
13358,403214375,https://github.com/BrianHGinc/Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor.git,2021-09-05 04:26:37+00:00,Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.,BrianHGinc/Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor,Verilog,Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor,619,9,2024-02-07 09:11:01+00:00,1
13359,404927926,https://github.com/observerw/USTB_verilog_elevator.git,2021-09-10 02:10:17+00:00,北京科技大学 数字逻辑 电梯,observerw/USTB_verilog_elevator,Verilog,USTB_verilog_elevator,1317,8,2024-07-04 15:50:50+00:00,3
13360,409436841,https://github.com/jmio/ECP5_Brieysoc.git,2021-09-23 03:39:12+00:00,Briey SoC on ECP5 (ICESugar Pro),jmio/ECP5_Brieysoc,Verilog,ECP5_Brieysoc,14872,8,2023-01-08 07:20:09+00:00,2
13361,412691037,https://github.com/wengwz/my-rv64-cpu.git,2021-10-02 04:39:06+00:00,本项目是基于“一生一芯”项目开发的64位RISC-V顺序单发射五级流水线CPU,wengwz/my-rv64-cpu,Verilog,my-rv64-cpu,40,8,2024-03-03 06:49:03+00:00,1
13362,415359450,https://github.com/Mostafa-Hassanien/-A-32-bit-5-stage-Pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture-.git,2021-10-09 16:17:13+00:00,"This project aims to implement a 32-bit 5-stage pipelined High-performance MIPS-based RISC Core based on Harvard Architecture.  The MIPS processor was designed using MIPS ISA (Instruction Set Architecture) and divided into three main modules: datapath unit, control unit, and hazard unit.  The processor is tested to run two programs: GCD Calculation of two numbers and Factorial Calculation of a number. Programs are written in MIPS assembly code, then converted to machine code.  Verilog HDL language is used on ModelSim Simulation tool to verify the functional simulation of the processor and compare between five-stage pipelined MIPS processor and single-cycle MIPS processor regarding performance analysis.  Keywords: Pipelined MIPS Processor, Harvard Architecture, MIPS Assembly, Functional Simulation, Datapath, Hazard Unit.",Mostafa-Hassanien/-A-32-bit-5-stage-Pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture-,Verilog,-A-32-bit-5-stage-Pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture-,1349,8,2024-10-23 07:12:50+00:00,4
13363,408094530,https://github.com/jmio/testvex.git,2021-09-19 10:18:44+00:00,Briey SoC on Sipeed Tang Primer,jmio/testvex,Verilog,testvex,14668,7,2024-10-09 11:57:41+00:00,4
13364,403987658,https://github.com/liangsun97/basic_rtl.git,2021-09-07 13:24:49+00:00,,liangsun97/basic_rtl,Verilog,basic_rtl,35,7,2024-09-12 02:32:24+00:00,2
13365,408686884,https://github.com/vsdip/VSDBabySoC.git,2021-09-21 04:27:59+00:00,,vsdip/VSDBabySoC,Verilog,VSDBabySoC,10545,7,2024-04-09 04:48:03+00:00,1
13366,413379110,https://github.com/KonstantinMS/SMPTE274M.git,2021-10-04 10:43:28+00:00,SMPTE274M coder for SMPTE292M (HD SDI 1920*1080@30p),KonstantinMS/SMPTE274M,Verilog,SMPTE274M,5474,7,2024-08-29 09:04:59+00:00,1
13367,414849753,https://github.com/cctvjack/Bactran_systolic_RangeBatchNormalization.git,2021-10-08 04:50:38+00:00,An accelerator with a systolic array and a range batch normalization engine,cctvjack/Bactran_systolic_RangeBatchNormalization,Verilog,Bactran_systolic_RangeBatchNormalization,63,6,2024-05-11 01:25:42+00:00,1
13368,409960974,https://github.com/hyj542682306/RISCV-CPU.git,2021-09-24 12:47:08+00:00,SJTU ACM2020 计算机系统 大作业 CPU,hyj542682306/RISCV-CPU,Verilog,RISCV-CPU,1177,6,2023-06-04 04:13:56+00:00,1
13369,412054896,https://github.com/m8pple/elec50010-2021-verilog-lab.git,2021-09-30 12:25:57+00:00,Verilog lab for 2021-22 Autumn term Instruction Architectures and Compilers,m8pple/elec50010-2021-verilog-lab,Verilog,elec50010-2021-verilog-lab,3315,6,2024-10-01 20:26:04+00:00,9
13370,409362753,https://github.com/dian-lun-lin/RTLflow-benchmarks.git,2021-09-22 21:34:41+00:00,Benchmarks for RTLflow,dian-lun-lin/RTLflow-benchmarks,Verilog,RTLflow-benchmarks,23194,6,2024-08-19 13:02:12+00:00,2
13371,404352637,https://github.com/L-I-M-I-T/CO_MIPS31.git,2021-09-08 13:12:16+00:00,实现MIPS架构指令集下31条指令的单周期CPU，经过Vivado和Modelsim联合仿真通过并在Nexys4开发板上下板通过。,L-I-M-I-T/CO_MIPS31,Verilog,CO_MIPS31,5665,6,2024-05-18 13:33:28+00:00,1
13372,405479620,https://github.com/q60/verilog-kata.git,2021-09-11 20:45:54+00:00,Verilog HDL and HDL in general basics through code examples.,q60/verilog-kata,Verilog,verilog-kata,28,5,2023-10-06 12:53:33+00:00,0
13373,414097193,https://github.com/EECS150/project_skeleton_fa21.git,2021-10-06 06:37:40+00:00,FPGA Project for EECS 151/251A (Fall 2021),EECS150/project_skeleton_fa21,Verilog,project_skeleton_fa21,2201,5,2024-10-06 15:53:42+00:00,18
13374,403360468,https://github.com/hustgl/verilog_basic_module.git,2021-09-05 16:38:37+00:00,8 basic verilog module,hustgl/verilog_basic_module,Verilog,verilog_basic_module,17,5,2022-08-03 06:55:02+00:00,0
13375,408816496,https://github.com/lambdaconcept/ecpix5-tester.git,2021-09-21 12:45:00+00:00,Factory test for ECPIX-5,lambdaconcept/ecpix5-tester,Verilog,ecpix5-tester,10459,5,2024-05-11 13:07:03+00:00,0
13376,404838991,https://github.com/thejpster/zube.git,2021-09-09 19:02:25+00:00,My entry for MPW2 on the Zero to ASIC Training Course,thejpster/zube,Verilog,zube,58,5,2023-04-07 12:35:52+00:00,0
13377,405596449,https://github.com/mmoldsvor/cmos-image-sensor.git,2021-09-12 09:11:46+00:00,CMOS image sensor implementation,mmoldsvor/cmos-image-sensor,Verilog,cmos-image-sensor,408,5,2024-07-17 08:56:17+00:00,1
13378,414504462,https://github.com/Neesky/CPU-Evolution.git,2021-10-07 07:35:32+00:00,"Make CPUs Higher, faster and stronger ",Neesky/CPU-Evolution,Verilog,CPU-Evolution,24645,5,2021-11-21 09:46:28+00:00,1
13379,414762304,https://github.com/Computer-103/hardware.git,2021-10-07 21:26:14+00:00,,Computer-103/hardware,Verilog,hardware,250,5,2024-05-16 10:19:19+00:00,0
13380,408212214,https://github.com/Ownasaurus/Ultra64.git,2021-09-19 18:59:42+00:00,So you want to control 64 N64s at once?,Ownasaurus/Ultra64,Verilog,Ultra64,56,5,2022-05-21 23:08:46+00:00,0
13381,406282728,https://github.com/lizhun1/cmos_pixel_sensor_verilog_pj.git,2021-09-14 08:18:07+00:00,,lizhun1/cmos_pixel_sensor_verilog_pj,Verilog,cmos_pixel_sensor_verilog_pj,1455,5,2024-07-31 03:58:46+00:00,0
13382,415843050,https://github.com/LiuRunky/SEUCSE-Lab-Minisys-1A.git,2021-10-11 08:35:45+00:00,"Verilog codes for CPU, Python / C++ codes for assembler and linker.",LiuRunky/SEUCSE-Lab-Minisys-1A,Verilog,SEUCSE-Lab-Minisys-1A,172,5,2023-04-26 08:32:39+00:00,0
13383,415364262,https://github.com/KHermanUBB/SSCS-SoC.git,2021-10-09 16:35:47+00:00,The documentation folder for the project Sonar On Chip being part of the SSCS IEEE Circuits and Systems 2021,KHermanUBB/SSCS-SoC,Verilog,SSCS-SoC,37199,5,2024-07-11 04:45:21+00:00,6
13384,407891716,https://github.com/CarloFable/risc-v-32-cpu.git,2021-09-18 15:04:52+00:00,risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog,CarloFable/risc-v-32-cpu,Verilog,risc-v-32-cpu,1025,5,2024-07-08 04:15:15+00:00,2
13385,410895267,https://github.com/zeeshanrafique23/rv-compressed.git,2021-09-27 13:27:45+00:00,Compressed instruction decoder (C-extension) for RISC-V Cores.,zeeshanrafique23/rv-compressed,Verilog,rv-compressed,7,4,2023-01-12 20:01:48+00:00,1
13386,412284801,https://github.com/ERC-IIITH/Verilog-Library.git,2021-10-01 01:26:40+00:00,Comprehensive hardware library in Verilog for hardware primitives,ERC-IIITH/Verilog-Library,Verilog,Verilog-Library,44,4,2023-09-08 08:35:35+00:00,11
13387,410481985,https://github.com/vsdip/VSDMemSoC.git,2021-09-26 07:28:21+00:00,,vsdip/VSDMemSoC,Verilog,VSDMemSoC,7846,4,2024-02-26 04:22:37+00:00,2
13388,410044658,https://github.com/lnis-uofu/FPGA_Secured_Bitstream.git,2021-09-24 17:14:56+00:00,eFGPA IP to decode on-the-fly an encrypted bitstream for different configuration protocol,lnis-uofu/FPGA_Secured_Bitstream,Verilog,FPGA_Secured_Bitstream,6403,4,2024-03-27 05:17:57+00:00,2
13389,412639346,https://github.com/giuseros/nand2tetris.git,2021-10-01 23:07:12+00:00,,giuseros/nand2tetris,Verilog,nand2tetris,155,4,2022-08-31 18:34:01+00:00,0
13390,406259888,https://github.com/hamzahassan-lm/AXI4Lite_To_APB_Bridge.git,2021-09-14 07:00:27+00:00,,hamzahassan-lm/AXI4Lite_To_APB_Bridge,Verilog,AXI4Lite_To_APB_Bridge,8343,4,2024-01-29 07:53:02+00:00,2
13391,404091490,https://github.com/FoRTE-Research/RingRAM.git,2021-09-07 18:59:05+00:00,"A superior, yet simple, foundation for PUFs and TRNGs",FoRTE-Research/RingRAM,Verilog,RingRAM,174,4,2024-02-27 00:42:44+00:00,0
13392,404376307,https://github.com/rayogunjimi/FPGA-HDC.git,2021-09-08 14:20:39+00:00,FPGA-Based Accelerator For HDC,rayogunjimi/FPGA-HDC,Verilog,FPGA-HDC,38782,4,2024-08-21 02:04:01+00:00,3
13393,413003984,https://github.com/nvitya/VRV100.git,2021-10-03 07:11:09+00:00,Standardized VexRiscV FPGA SoC,nvitya/VRV100,Verilog,VRV100,6110,4,2023-09-07 21:19:32+00:00,1
13394,414478739,https://github.com/ECSIS-lab/curse_of_re-encryption.git,2021-10-07 05:57:53+00:00,,ECSIS-lab/curse_of_re-encryption,Verilog,curse_of_re-encryption,54,4,2024-03-19 23:07:17+00:00,2
13395,415379650,https://github.com/Shadi-Gamal-Hassan/A-32-Bit-5-Stage-Pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture..git,2021-10-09 17:40:00+00:00,"This project aims to implement a 32-bit 5-stage pipelined High-performance MIPS-based RISC Core based on Harvard Architecture.   The MIPS processor was designed using MIPS ISA (Instruction Set Architecture) and divided into three main modules: datapath unit, control unit, and hazard unit.   The processor is tested to run two programs: GCD Calculation of two numbers and Factorial Calculation of a number. Programs are written in MIPS assembly code and then converted to machine code.  Verilog HDL language is used on ModelSim Simulation tool to verify the functional simulation of the processor and compare between five-stage pipelined MIPS processor and single-cycle MIPS processor regarding performance analysis.  Keywords: Pipelined MIPS Processor, Harvard Architecture, MIPS Assembly, Functional Simulation, Datapath, Hazard Unit.",Shadi-Gamal-Hassan/A-32-Bit-5-Stage-Pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture.,Verilog,A-32-Bit-5-Stage-Pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture.,1349,4,2024-10-16 09:19:14+00:00,0
13396,403761859,https://github.com/TripRichert/hdl_rosetta_stone.git,2021-09-06 21:23:27+00:00,"writing up a few examples using different languages and tools, mostly for personal learning.",TripRichert/hdl_rosetta_stone,Verilog,hdl_rosetta_stone,83,4,2024-04-28 15:35:16+00:00,1
13397,403414913,https://github.com/realchonk/quartus-make.git,2021-09-05 21:20:03+00:00,This is a template for projects using the Quartus Prime suite with the DE10-Lite FPGA board.,realchonk/quartus-make,Verilog,quartus-make,16,4,2024-08-16 06:26:30+00:00,0
13398,411740702,https://github.com/danielbayevski/PE_for_Eyeriss.git,2021-09-29 16:01:48+00:00,,danielbayevski/PE_for_Eyeriss,Verilog,PE_for_Eyeriss,663,4,2023-07-07 04:19:00+00:00,1
13399,404351337,https://github.com/L-I-M-I-T/DL_Piano.git,2021-09-08 13:08:05+00:00,基于Nexys4开发板和PS2通信协议的键盘设计的电子琴，能够支持24个音阶的弹奏。,L-I-M-I-T/DL_Piano,Verilog,DL_Piano,7209,3,2022-09-25 15:31:59+00:00,0
13400,409043910,https://github.com/silenuszhi/SoC_Design_Archive.git,2021-09-22 02:50:32+00:00,"Archive for scripts, codes, slides in the class",silenuszhi/SoC_Design_Archive,Verilog,SoC_Design_Archive,5255,3,2024-06-29 12:43:57+00:00,1
13401,409953941,https://github.com/arxgy/YPU.git,2021-09-24 12:22:46+00:00,"A RISC-V toy-simulator, based on single-issue tomasulo algorithm.",arxgy/YPU,Verilog,YPU,27679,3,2023-12-19 16:34:13+00:00,0
13402,404352708,https://github.com/L-I-M-I-T/CO_MIPS54.git,2021-09-08 13:12:30+00:00,实现MIPS架构指令集下54条指令的单周期CPU，经过Vivado和Modelsim联合仿真通过并在Nexys4开发板上下板通过。,L-I-M-I-T/CO_MIPS54,Verilog,CO_MIPS54,6928,3,2024-05-26 07:59:56+00:00,1
13403,403895157,https://github.com/robotique-ecam/ViveTracker.git,2021-09-07 08:09:30+00:00,This is our solution for lighthouse 2.0 open source tracking,robotique-ecam/ViveTracker,Verilog,ViveTracker,794,3,2024-09-10 08:39:40+00:00,2
13404,404638868,https://github.com/xaxiso/Computer-Architecture.git,2021-09-09 08:09:42+00:00,Required course for NTU CSIE students that had us write in verilog for computer architecture homework.,xaxiso/Computer-Architecture,Verilog,Computer-Architecture,2875,3,2023-01-05 06:45:27+00:00,0
13405,411628149,https://github.com/GnosGnas/Hardware-Modeling-using-Verilog.git,2021-09-29 10:25:13+00:00,Solutions to programming assignments of NPTEL course - Hardware Modeling using Verilog,GnosGnas/Hardware-Modeling-using-Verilog,Verilog,Hardware-Modeling-using-Verilog,19124,3,2024-05-05 16:50:17+00:00,1
13406,410235560,https://github.com/akifkartal03/MIPS-32bit-Processor.git,2021-09-25 09:55:05+00:00,32 bit Mips processor is written by using structural Verilog in Quartus II. It has 14 instructions and 256KB of data memory.,akifkartal03/MIPS-32bit-Processor,Verilog,MIPS-32bit-Processor,1957,3,2023-05-24 07:15:46+00:00,0
13407,413380535,https://github.com/GnosGnas/Side-Channel-Analysis.git,2021-10-04 10:48:27+00:00,Repository for various experiments done during Aug'21 to Mar'21 related to Side-channel-analysis of Shakti's AES accelerators,GnosGnas/Side-Channel-Analysis,Verilog,Side-Channel-Analysis,349747,3,2022-10-03 07:13:48+00:00,3
13408,414754623,https://github.com/georgeyhere/uart.git,2021-10-07 20:52:56+00:00,8n1 UART Tx/Rx for learning purposes,georgeyhere/uart,Verilog,uart,7,3,2022-05-31 22:26:19+00:00,0
13409,405312614,https://github.com/makararasi/UVM_RISCV.git,2021-09-11 07:23:36+00:00,,makararasi/UVM_RISCV,Verilog,UVM_RISCV,148,3,2024-05-11 08:18:43+00:00,2
13410,403433499,https://github.com/marcostfermin/Stepper-Motor-Controller.git,2021-09-05 23:30:42+00:00,Stepper Motor Controller with Verilog,marcostfermin/Stepper-Motor-Controller,Verilog,Stepper-Motor-Controller,7086,3,2024-09-24 11:42:48+00:00,0
13411,403460324,https://github.com/mnmhdanas/Automatic-washing-machine.git,2021-09-06 02:21:23+00:00,This project proposes to demonstrate the capabilities and scope of Verilog HDL by implementing the control system of an automatic washing machine. The above mentioned objective by implementing the Control System of an automatic washing using the Finite State Machine model. The washing machine control system generates all the control signals required for the operation of washing machine and is designed using Verilog HDL. ,mnmhdanas/Automatic-washing-machine,Verilog,Automatic-washing-machine,559,3,2024-07-09 18:25:07+00:00,0
13412,405949756,https://github.com/HaochiBai1998/ece550-Tetris-Game-pipelined-processor.git,2021-09-13 11:43:34+00:00,,HaochiBai1998/ece550-Tetris-Game-pipelined-processor,Verilog,ece550-Tetris-Game-pipelined-processor,101871,3,2022-09-30 00:18:45+00:00,0
13413,408458477,https://github.com/Chen-Lehan/Multiplier.git,2021-09-20 13:40:47+00:00,Booth encoded Wallace tree multiplier,Chen-Lehan/Multiplier,Verilog,Multiplier,12,3,2024-07-04 13:08:47+00:00,0
13414,414695369,https://github.com/ivanzuglic/NoC-to-AXI4-Lite-Bridge.git,2021-10-07 17:22:30+00:00,,ivanzuglic/NoC-to-AXI4-Lite-Bridge,Verilog,NoC-to-AXI4-Lite-Bridge,91,3,2024-10-26 02:37:20+00:00,1
13415,404906004,https://github.com/lgx98/ECE-550-Proj1.git,2021-09-10 00:15:38+00:00,,lgx98/ECE-550-Proj1,Verilog,ECE-550-Proj1,39,3,2022-01-22 20:59:18+00:00,1
13416,413732758,https://github.com/CPUchildren/arch_lab.git,2021-10-05 08:23:38+00:00,,CPUchildren/arch_lab,Verilog,arch_lab,337,3,2022-06-08 14:00:03+00:00,0
13417,412289941,https://github.com/boom1999/HDB3_FPGA.git,2021-10-01 01:49:53+00:00,HDB3 decode and endecode by Verilog HDL,boom1999/HDB3_FPGA,Verilog,HDB3_FPGA,3825,3,2023-11-12 13:25:42+00:00,1
13418,409944919,https://github.com/mattvenn/zero_to_asic_mpw3.git,2021-09-24 11:51:00+00:00,,mattvenn/zero_to_asic_mpw3,Verilog,zero_to_asic_mpw3,188712,3,2024-07-08 13:49:37+00:00,0
13419,408772831,https://github.com/ekadatskii/ethernet1g.git,2021-09-21 10:15:03+00:00,Ethernet 1G with opencores mac and lantiq phy on cyclone 10lp,ekadatskii/ethernet1g,Verilog,ethernet1g,4147,3,2024-09-20 08:11:00+00:00,0
13420,412236913,https://github.com/Jfecoren/PCIe_PHY_Layer.git,2021-09-30 21:42:31+00:00,PHY Layer for a PCIe Interface. College proyect.,Jfecoren/PCIe_PHY_Layer,Verilog,PCIe_PHY_Layer,287,2,2024-09-19 17:08:39+00:00,1
13421,416310672,https://github.com/Penghua558/semiMIPS.git,2021-10-12 11:35:14+00:00,,Penghua558/semiMIPS,Verilog,semiMIPS,574,2,2023-02-21 07:29:04+00:00,0
13422,403470946,https://github.com/xuzf-git/music_player.git,2021-09-06 03:15:55+00:00,基于 MIPS 架构、UART 串口通信等方法，通过 Verilog HDL 设计实现包含 CPU 和外设控制器的音乐播放器,xuzf-git/music_player,Verilog,music_player,106,2,2024-04-22 13:44:11+00:00,0
13423,414293536,https://github.com/thegabriele97/RISCV_SBST.git,2021-10-06 16:42:33+00:00,"Assignment: SBST for RISCV PULPissimo core (RAM march test, ALU, MAC, RF functional tests)",thegabriele97/RISCV_SBST,Verilog,RISCV_SBST,54763,2,2024-07-06 08:45:42+00:00,1
13424,410294658,https://github.com/Merinyeldho/Low-Power-and-Area-Efficient-Carry-Select-Adder-CSLA-.git,2021-09-25 14:32:01+00:00,Verilog implementation modified carry select adder,Merinyeldho/Low-Power-and-Area-Efficient-Carry-Select-Adder-CSLA-,Verilog,Low-Power-and-Area-Efficient-Carry-Select-Adder-CSLA-,10,2,2023-11-23 18:54:26+00:00,0
13425,405678495,https://github.com/williamtien23/monkeyV.git,2021-09-12 15:26:23+00:00,rv32i verilog implementation with 5 stage pipeline,williamtien23/monkeyV,Verilog,monkeyV,9395,2,2024-07-06 08:45:47+00:00,0
13426,403825986,https://github.com/Stray-Pyramid/NESE.git,2021-09-07 03:17:26+00:00,An NES emulator written in Verilog for the Cyclone V FPGA. Currently only the 6502 CPU portion of the emulator is complete.,Stray-Pyramid/NESE,Verilog,NESE,90,2,2023-03-19 08:10:19+00:00,1
13427,409884289,https://github.com/Akhil-Barad-04/Verilog_Combinational-design-codes.git,2021-09-24 08:08:35+00:00,"Verilog examples of combinational circuits ,",Akhil-Barad-04/Verilog_Combinational-design-codes,Verilog,Verilog_Combinational-design-codes,8,2,2021-09-30 08:40:28+00:00,0
13428,407949666,https://github.com/lgx98/ECE-550-Proj2.git,2021-09-18 19:26:56+00:00,,lgx98/ECE-550-Proj2,Verilog,ECE-550-Proj2,127,2,2022-01-22 20:59:26+00:00,0
13429,413586481,https://github.com/lgx98/ECE-550-Proj3.git,2021-10-04 21:20:50+00:00,,lgx98/ECE-550-Proj3,Verilog,ECE-550-Proj3,670,2,2022-01-22 20:59:32+00:00,0
13430,415419866,https://github.com/IanC910/Simple_AXI_RAM.git,2021-10-09 20:54:34+00:00,A simple AXI4-Lite compatible RAM unit.,IanC910/Simple_AXI_RAM,Verilog,Simple_AXI_RAM,15,2,2022-04-12 16:11:00+00:00,1
13431,416022350,https://github.com/ntmoore/phys332_fall21.git,2021-10-11 17:21:34+00:00,Physics 332 at Winona State University,ntmoore/phys332_fall21,Verilog,phys332_fall21,5343,2,2021-12-01 20:13:46+00:00,8
13432,404670694,https://github.com/imhotdogboy/computerScienceExperiment2.git,2021-09-09 09:59:06+00:00,서강대학교 컴퓨터공학실험II(CSE3016) 실습 과제물입니다 :),imhotdogboy/computerScienceExperiment2,Verilog,computerScienceExperiment2,3094,2,2023-09-14 05:10:32+00:00,0
13433,415306259,https://github.com/marcotulio956/cache.coherencyLAOCII.git,2021-10-09 12:43:17+00:00,"Exerting coherency between caches with protocols in a Memory-Shared Multiprocessors system whether it has uniform memory access(UMA, symmetric) or not(non-UMA).",marcotulio956/cache.coherencyLAOCII,Verilog,cache.coherencyLAOCII,530,2,2024-05-28 19:33:40+00:00,1
13434,408268427,https://github.com/WENTYANG/ECE_550_32_Bit_ALU.git,2021-09-20 00:27:41+00:00,alu project,WENTYANG/ECE_550_32_Bit_ALU,Verilog,ECE_550_32_Bit_ALU,16,2,2022-12-02 04:17:33+00:00,0
13435,414356149,https://github.com/Mohsannaeem/uart.git,2021-10-06 20:11:03+00:00,,Mohsannaeem/uart,Verilog,uart,8,2,2022-05-02 20:57:29+00:00,0
13436,411506095,https://github.com/MiSTer-devel/Arcade-ScooterShooter_MiSTer.git,2021-09-29 02:38:54+00:00,Scooter Shooter for MiSTer,MiSTer-devel/Arcade-ScooterShooter_MiSTer,Verilog,Arcade-ScooterShooter_MiSTer,6369,2,2024-06-08 16:58:40+00:00,4
13437,411965337,https://github.com/Brandon451/ECE284FA2021-Low-powered-VLSI-implementation-for-Machine-Learning.git,2021-09-30 07:26:50+00:00,All material utilized to survive ECE 284 at UCSD in Fall'21,Brandon451/ECE284FA2021-Low-powered-VLSI-implementation-for-Machine-Learning,Verilog,ECE284FA2021-Low-powered-VLSI-implementation-for-Machine-Learning,49713,2,2024-09-23 14:46:30+00:00,0
13438,415238380,https://github.com/yimy-liu/uart2apb.git,2021-10-09 07:38:13+00:00,,yimy-liu/uart2apb,Verilog,uart2apb,3,2,2022-11-23 20:32:02+00:00,1
13439,412668290,https://github.com/XPPGX/DW8051_I2C_Master_IP.git,2021-10-02 02:18:58+00:00,Creating a I2C_Master_IP to wirte some datas to EEPROM,XPPGX/DW8051_I2C_Master_IP,Verilog,DW8051_I2C_Master_IP,1373,2,2023-12-01 09:59:11+00:00,0
13440,406578168,https://github.com/shuiqzhang/zzz.git,2021-09-15 01:49:19+00:00,Config files for my GitHub profile.,shuiqzhang/zzz,Verilog,zzz,100,2,2024-08-05 15:59:27+00:00,0
13441,414517214,https://github.com/SM2A/Computer_Architecture_Course_Projects.git,2021-10-07 08:18:37+00:00,🎓💻University of Tehran Computer Architecture Course Projects - Spring 2021,SM2A/Computer_Architecture_Course_Projects,Verilog,Computer_Architecture_Course_Projects,1525,2,2022-07-22 15:59:41+00:00,0
13442,405889647,https://github.com/tlucanti/Risc-V.git,2021-09-13 08:18:32+00:00,RISC-V CPU implementation,tlucanti/Risc-V,Verilog,Risc-V,57011,2,2023-09-27 19:10:45+00:00,0
13443,414747792,https://github.com/WENTYANG/ECE_550_Register_file.git,2021-10-07 20:26:17+00:00,regfile project,WENTYANG/ECE_550_Register_file,Verilog,ECE_550_Register_file,6,2,2022-12-02 04:17:52+00:00,1
13444,404372177,https://github.com/nagasuk/dgn_drone_hs.git,2021-09-08 14:09:01+00:00,DGN Drone Hardware System,nagasuk/dgn_drone_hs,Verilog,dgn_drone_hs,63,2,2022-08-12 03:53:23+00:00,0
13445,403653859,https://github.com/nagasuk/mBldcm.git,2021-09-06 14:31:39+00:00,mBldcm (Brushless DC Motor Driver IP),nagasuk/mBldcm,Verilog,mBldcm,334,2,2022-01-23 07:23:42+00:00,0
13446,414336811,https://github.com/alisuvizi/Synthesis-MIPS-processor-in-Design-Compiler-and-Cadance-SOC-encounter.git,2021-10-06 19:00:23+00:00,Implementing MIPS processor with HDL language and optimization in Synopsys Design Compiler and ,alisuvizi/Synthesis-MIPS-processor-in-Design-Compiler-and-Cadance-SOC-encounter,Verilog,Synthesis-MIPS-processor-in-Design-Compiler-and-Cadance-SOC-encounter,906,2,2024-02-28 04:08:43+00:00,1
13447,416486224,https://github.com/david-bradburn/Accelerometer-to-7-seg.git,2021-10-12 20:22:42+00:00,,david-bradburn/Accelerometer-to-7-seg,Verilog,Accelerometer-to-7-seg,10544,2,2023-04-08 14:26:37+00:00,0
13448,416079245,https://github.com/dgarci23/risc-v-32.git,2021-10-11 20:38:28+00:00,32-bit processor with a RISC-V ISA. Designed in Verilog to be compatible with the DE2-115 FPGA. ,dgarci23/risc-v-32,Verilog,risc-v-32,5929,2,2023-04-17 09:30:57+00:00,0
13449,403915433,https://github.com/GnosGnas/EE2003-Computer-Organisation.git,2021-09-07 09:16:32+00:00,Solutions to assignments of ee2003,GnosGnas/EE2003-Computer-Organisation,Verilog,EE2003-Computer-Organisation,28046,2,2022-05-23 04:06:23+00:00,0
13450,410915919,https://github.com/Akhil-Barad-04/Synchronous-16x8-FIFO-Design-and-Verification.git,2021-09-27 14:22:24+00:00,"Synchronous FIFO is a First-In-First-Out memory queue with control logic that manages the read and write pointers, generates status flags, and provides optional handshake signals for interfacing with the user logic.",Akhil-Barad-04/Synchronous-16x8-FIFO-Design-and-Verification,Verilog,Synchronous-16x8-FIFO-Design-and-Verification,3,1,2021-09-27 14:27:17+00:00,0
13451,405520926,https://github.com/YuanBiju/verilog-files.git,2021-09-12 01:41:26+00:00,verilog programs,YuanBiju/verilog-files,Verilog,verilog-files,12,1,2021-09-20 17:00:02+00:00,0
13452,411654057,https://github.com/Shahzaib2028/UART-BlacBox.git,2021-09-29 11:54:19+00:00,,Shahzaib2028/UART-BlacBox,Verilog,UART-BlacBox,25221,1,2021-11-06 15:57:41+00:00,0
13453,414640838,https://github.com/RiwEZ/digitalCircuitHW.git,2021-10-07 14:45:38+00:00,,RiwEZ/digitalCircuitHW,Verilog,digitalCircuitHW,8850,1,2023-01-28 02:40:45+00:00,1
13454,415987248,https://github.com/Akhil-Barad-04/1x3_Router_Design.git,2021-10-11 15:35:00+00:00,ROUTER is a device that forwards data packets between computer networks. It is an TCP/IP layer 3 routing device. It drives an incoming packet to an output channel based on the address field contained in the packet header.,Akhil-Barad-04/1x3_Router_Design,Verilog,1x3_Router_Design,14,1,2021-12-31 14:33:04+00:00,0
13455,412666169,https://github.com/XPPGX/UART_TX.git,2021-10-02 02:04:54+00:00,Creating a UART_TX to transfer some datas,XPPGX/UART_TX,Verilog,UART_TX,138,1,2021-10-04 05:56:28+00:00,0
13456,413955214,https://github.com/WeiCheng14159/VLSI_2021.git,2021-10-05 19:36:28+00:00,,WeiCheng14159/VLSI_2021,Verilog,VLSI_2021,8961,1,2022-08-01 10:00:03+00:00,0
13457,416385124,https://github.com/jacky-ch-yeh/Verylag.git,2021-10-12 15:07:36+00:00,for verilog,jacky-ch-yeh/Verylag,Verilog,Verylag,64347,1,2023-03-31 08:44:20+00:00,0
13458,415171105,https://github.com/kalifav/UART-8-bit-transmitter-and-receiver.git,2021-10-09 01:34:52+00:00,,kalifav/UART-8-bit-transmitter-and-receiver,Verilog,UART-8-bit-transmitter-and-receiver,383,1,2021-11-03 15:31:55+00:00,0
13459,409279579,https://github.com/Ahmedsaied9/UART-Transmitter.git,2021-09-22 16:33:48+00:00,,Ahmedsaied9/UART-Transmitter,Verilog,UART-Transmitter,2,1,2021-09-26 20:21:52+00:00,0
13460,409896841,https://github.com/Akhil-Barad-04/8-bit-Arithmatic-Logic-Unit-Design-Verilog.git,2021-09-24 08:53:18+00:00,"8-bit Arithmetic logic unit that performs various  athematic, logical, shift operations based on command signal, here command signal is 4-bit wide so we can perform 16 operations",Akhil-Barad-04/8-bit-Arithmatic-Logic-Unit-Design-Verilog,Verilog,8-bit-Arithmatic-Logic-Unit-Design-Verilog,4,1,2021-09-24 11:44:29+00:00,0
13461,408114574,https://github.com/prajwalgekkouga/Digital-Clock-in-Verilog.git,2021-09-19 11:57:28+00:00,,prajwalgekkouga/Digital-Clock-in-Verilog,Verilog,Digital-Clock-in-Verilog,174,1,2023-09-09 10:15:58+00:00,0
13462,407689456,https://github.com/suoglu/Sequential-CRC-Generator.git,2021-09-17 21:59:25+00:00,Pair of modules to calculate crc values sequentially,suoglu/Sequential-CRC-Generator,Verilog,Sequential-CRC-Generator,26,1,2023-08-03 18:35:26+00:00,1
13463,404702115,https://github.com/mnmhdanas/RISC-V-rv32i.git,2021-09-09 11:50:06+00:00,"This is rv32i verilog design and it works fine for all instrcutions except lbu , lhu , ecall,ebreak ",mnmhdanas/RISC-V-rv32i,Verilog,RISC-V-rv32i,21,1,2023-02-14 20:07:32+00:00,0
13464,406369909,https://github.com/mdsudara/three-input-gates-TCAD2020.git,2021-09-14 13:04:41+00:00,"Experimental results presented in Three-Input Gates for Logic Synthesis, TCAD 2020.",mdsudara/three-input-gates-TCAD2020,Verilog,three-input-gates-TCAD2020,7298,1,2022-03-12 14:52:51+00:00,0
13465,409977083,https://github.com/duchieu91/Combinational_lock_FPGA_Verilog.git,2021-09-24 13:39:15+00:00,"FPGA-based lock for 8-digit number. Lock works in the same way as bicycle lock, it is 8-digit password. Program has user interface: 8-digit LED display, indicators for state of the program. FPGA model: ALTERA Cyclone IV EP4CE6E22C8N. Programming language: Verilog HDL.  IDE: Quartus Prime Light Edition. Project authors: Shevchenko Makar Ilyich, Murashko Artem Maximovich, Chernitsa Artem Alexandrovich. Thanks to: Burmyakov Artem, Tormasov Alexander, Ostankovich Vladislav, Muhammad Fahim, Voronov Artem, Innopolis University. ",duchieu91/Combinational_lock_FPGA_Verilog,,Combinational_lock_FPGA_Verilog,4874,1,2024-07-03 02:43:11+00:00,1
13466,405125629,https://github.com/AmiteshBadkul/fpga-lab.git,2021-09-10 15:23:42+00:00,"This repo contains my attempt at the lab work of the course ""EEE F348 - FPGA Based System Design"". The code has been written in Verilog and the simulation, RTL synthesises, Implementation and bit stream generation is done on Xilinx Vivado 2018.2",AmiteshBadkul/fpga-lab,Verilog,fpga-lab,338,1,2024-05-07 12:09:36+00:00,2
13467,407006788,https://github.com/akrishnaams/Verilog_HDLBits.git,2021-09-16 03:32:51+00:00,Solutions to the problems in https://hdlbits.01xz.net/wiki/Main_Page,akrishnaams/Verilog_HDLBits,Verilog,Verilog_HDLBits,28,1,2023-09-30 13:55:54+00:00,0
13468,409767933,https://github.com/mauricio-sj/Trabalho_03_LCD.git,2021-09-23 23:07:31+00:00,LCD 16x2,mauricio-sj/Trabalho_03_LCD,Verilog,Trabalho_03_LCD,6563,1,2021-09-24 02:22:54+00:00,0
13469,408528802,https://github.com/kevinscorzu/Proyecto-2-Embebidos.git,2021-09-20 17:00:40+00:00,Diseño de SoC mínimo para reloj despertador,kevinscorzu/Proyecto-2-Embebidos,Verilog,Proyecto-2-Embebidos,44968,1,2022-06-22 22:24:28+00:00,0
13470,415239590,https://github.com/yimy-liu/ahb2apb.git,2021-10-09 07:43:54+00:00,,yimy-liu/ahb2apb,Verilog,ahb2apb,3,1,2023-05-08 12:22:08+00:00,0
13471,405731070,https://github.com/Merinyeldho/SAP1-computer-verilog.git,2021-09-12 19:11:16+00:00,Verilog implementation of SAP-1 computer architecture,Merinyeldho/SAP1-computer-verilog,Verilog,SAP1-computer-verilog,61,1,2022-08-18 05:45:25+00:00,0
13472,410644619,https://github.com/mchuahua/ELEC402.git,2021-09-26 19:33:49+00:00,UBC ELEC 402 2021W1,mchuahua/ELEC402,Verilog,ELEC402,65585,1,2021-12-12 06:59:58+00:00,0
13473,410231548,https://github.com/happierpig/RISV_CPU.git,2021-09-25 09:34:57+00:00,MS108 Course Project,happierpig/RISV_CPU,Verilog,RISV_CPU,15737,1,2022-11-16 00:08:41+00:00,0
13474,410727128,https://github.com/dapovich/decoder-3to8-verilog.git,2021-09-27 03:17:12+00:00,,dapovich/decoder-3to8-verilog,Verilog,decoder-3to8-verilog,56,1,2022-07-05 21:35:18+00:00,0
13475,406582255,https://github.com/mauricio-sj/LAB_1_Trabalho_02_FSM.git,2021-09-15 02:06:48+00:00,LAB_1_Trabalho_02_FSM,mauricio-sj/LAB_1_Trabalho_02_FSM,Verilog,LAB_1_Trabalho_02_FSM,5531,1,2021-09-17 00:17:45+00:00,0
13476,405399978,https://github.com/SouthernPark/ECE_550_project.git,2021-09-11 14:26:12+00:00,This is the project for ECE_550,SouthernPark/ECE_550_project,Verilog,ECE_550_project,46,1,2021-12-14 01:34:51+00:00,1
13477,413276728,https://github.com/kathalsol/Proyecto1-Digitales2.git,2021-10-04 04:45:53+00:00,,kathalsol/Proyecto1-Digitales2,Verilog,Proyecto1-Digitales2,1122,1,2021-11-07 03:24:18+00:00,1
13478,414960253,https://github.com/prcups/GAdder.git,2021-10-08 11:28:41+00:00,,prcups/GAdder,Verilog,GAdder,11,1,2023-11-01 14:34:01+00:00,0
13479,409321730,https://github.com/barzamin/cs552.git,2021-09-22 18:55:27+00:00,,barzamin/cs552,Verilog,cs552,10261,1,2022-12-09 01:30:34+00:00,0
13480,416171379,https://github.com/anall/sudoku-accelerator-caravel.git,2021-10-12 03:39:33+00:00,,anall/sudoku-accelerator-caravel,Verilog,sudoku-accelerator-caravel,213887,1,2021-11-08 03:00:34+00:00,1
13481,405280423,https://github.com/PDundon2023/Project-Lab-1.git,2021-09-11 04:13:37+00:00,,PDundon2023/Project-Lab-1,Verilog,Project-Lab-1,40,1,2022-02-02 18:13:37+00:00,0
13482,405181024,https://github.com/a-r-r-o-w/digital-design-lab-UE20CS206.git,2021-09-10 18:43:08+00:00,Implementation of digital circuits taught as part of my undergraduate course in Digital Design and Computer Organization,a-r-r-o-w/digital-design-lab-UE20CS206,Verilog,digital-design-lab-UE20CS206,5771,1,2024-09-21 13:23:10+00:00,0
13483,403594085,https://github.com/aliabbasi-engr/aes-verilog.git,2021-09-06 11:19:00+00:00,,aliabbasi-engr/aes-verilog,Verilog,aes-verilog,36,1,2022-03-15 21:22:02+00:00,0
13484,414361632,https://github.com/maaz-siddiqui/RiscV-SystemVerilog.git,2021-10-06 20:32:53+00:00,Open Source Risc V Design single cycle on SystemVerilog,maaz-siddiqui/RiscV-SystemVerilog,Verilog,RiscV-SystemVerilog,23,1,2023-01-30 19:39:18+00:00,1
13485,404074294,https://github.com/sidhantp1906/AMBA4-APB.git,2021-09-07 17:57:09+00:00,Advanced Pheripheral Bus design using verilog HDL,sidhantp1906/AMBA4-APB,Verilog,AMBA4-APB,356,1,2023-09-07 07:51:02+00:00,1
13486,408032931,https://github.com/mohamednabilabdelfattah/SPI.git,2021-09-19 04:42:15+00:00,,mohamednabilabdelfattah/SPI,Verilog,SPI,1646,1,2022-11-19 20:56:53+00:00,0
13487,412188708,https://github.com/aibtw/Fibonacci-Number-Generator.git,2021-09-30 18:56:44+00:00,A Verilog project to generates the nth Fibonacci number.,aibtw/Fibonacci-Number-Generator,Verilog,Fibonacci-Number-Generator,13,1,2022-08-29 02:09:53+00:00,0
13488,415103295,https://github.com/Featherweight-IP/fwvexrisc.git,2021-10-08 19:21:55+00:00,Provides several configurations of VexRISC as FeatherweightIP packages,Featherweight-IP/fwvexrisc,Verilog,fwvexrisc,126,1,2021-11-03 17:11:18+00:00,0
13489,403323200,https://github.com/jiegec/opencores-fpu.git,2021-09-05 14:01:07+00:00,Mirror of https://opencores.org/projects/fpu with patches,jiegec/opencores-fpu,Verilog,opencores-fpu,98,1,2023-09-19 10:46:49+00:00,1
13490,416301766,https://github.com/mattiamirigaldi/ISA-labs.git,2021-10-12 11:05:51+00:00,Integrated systems architecture labs ,mattiamirigaldi/ISA-labs,Verilog,ISA-labs,7765,1,2023-11-17 18:58:09+00:00,0
13491,413520556,https://github.com/vvh413/hpc.git,2021-10-04 17:27:45+00:00,High-Perfomance Computing labs,vvh413/hpc,Verilog,hpc,65495,1,2024-02-24 08:41:34+00:00,0
13492,403304828,https://github.com/mfkiwl/RV64_ysyx.git,2021-09-05 12:38:46+00:00,ysyx project : risc-v 64 cpu core ,mfkiwl/RV64_ysyx,,RV64_ysyx,3434,1,2024-06-14 02:48:02+00:00,1
13493,409169825,https://github.com/frankeychurches/sdp.git,2021-09-22 11:04:04+00:00,SDP practices for sharing,frankeychurches/sdp,Verilog,sdp,84261,1,2021-10-06 11:07:34+00:00,0
13494,406963718,https://github.com/alexandre-roque/EnhancedProcessor.git,2021-09-16 00:27:57+00:00,Esse foi um trabalho feito durante a disciplina de Arquitetura de Organização de Software II. O objetivo era criar um processador multiciclo na linguagem Verilog que interpretasse instruções em binário.,alexandre-roque/EnhancedProcessor,Verilog,EnhancedProcessor,8521,1,2022-05-23 17:05:44+00:00,0
13495,405802868,https://github.com/TAGGGo/550Verilog.git,2021-09-13 02:05:13+00:00,,TAGGGo/550Verilog,Verilog,550Verilog,101,1,2021-11-16 05:57:37+00:00,0
13496,405823644,https://github.com/liannequach/Digital-Clock-with-Timer-and-Stopwatch-on-Xilinx-FPGA.git,2021-09-13 03:44:24+00:00,,liannequach/Digital-Clock-with-Timer-and-Stopwatch-on-Xilinx-FPGA,Verilog,Digital-Clock-with-Timer-and-Stopwatch-on-Xilinx-FPGA,31641,1,2021-09-13 19:44:50+00:00,0
13497,403837471,https://github.com/Randy0731/FPGACar.git,2021-09-07 04:16:14+00:00,,Randy0731/FPGACar,Verilog,FPGACar,43653,1,2024-04-18 08:43:41+00:00,0
13498,412753953,https://github.com/AdarshPallippuram/RISC-Processor.git,2021-10-02 09:46:24+00:00,Designing the computational and program sequencing unit for a RISC Processor,AdarshPallippuram/RISC-Processor,Verilog,RISC-Processor,763,1,2021-12-16 12:18:15+00:00,1
13499,406789466,https://github.com/SouthernPark/ECE_550_recitation.git,2021-09-15 14:01:32+00:00,This repo is for the recitation of ECE550,SouthernPark/ECE_550_recitation,Verilog,ECE_550_recitation,30412,1,2022-09-26 14:08:45+00:00,0
13500,415529505,https://github.com/aliabbasi-engr/nios-II.git,2021-10-10 08:37:23+00:00,,aliabbasi-engr/nios-II,Verilog,nios-II,38125,1,2022-03-15 21:22:17+00:00,0
13501,403685258,https://github.com/diakovd/NN-MNIST-FPGA.git,2021-09-06 16:09:53+00:00,,diakovd/NN-MNIST-FPGA,Verilog,NN-MNIST-FPGA,27710,1,2022-07-26 16:43:26+00:00,0
13502,411691197,https://github.com/yanaerobe/ReMap.git,2021-09-29 13:45:00+00:00,An optimization for range mapping method in Mitchell's logarithmic approximation algorithm. ,yanaerobe/ReMap,Verilog,ReMap,16662,1,2024-02-29 16:50:25+00:00,0
13503,403586551,https://github.com/aliabbasi-engr/dct-verilog.git,2021-09-06 10:52:31+00:00,,aliabbasi-engr/dct-verilog,Verilog,dct-verilog,27,1,2022-03-15 21:23:09+00:00,0
13504,403594458,https://github.com/aliabbasi-engr/triple-des-verilog.git,2021-09-06 11:20:22+00:00,,aliabbasi-engr/triple-des-verilog,Verilog,triple-des-verilog,29,1,2022-03-15 21:22:33+00:00,1
13505,411316702,https://github.com/MiSTer-devel/PMD85_MiSTer.git,2021-09-28 14:30:11+00:00,PMD85 v.2A for MISTer,MiSTer-devel/PMD85_MiSTer,Verilog,PMD85_MiSTer,3042,1,2023-10-31 16:07:26+00:00,1
13506,406568104,https://github.com/sbowles22/processor-design.git,2021-09-15 01:01:24+00:00,,sbowles22/processor-design,Verilog,processor-design,16935,1,2021-11-18 19:10:11+00:00,1
13507,416308292,https://github.com/lorenzocarrano/ISA_2021_Group21_Labs.git,2021-10-12 11:27:06+00:00,,lorenzocarrano/ISA_2021_Group21_Labs,Verilog,ISA_2021_Group21_Labs,98696,1,2023-12-16 09:17:13+00:00,2
13508,410347908,https://github.com/KKeith18/SingleCycleDatapath.git,2021-09-25 18:11:06+00:00,,KKeith18/SingleCycleDatapath,Verilog,SingleCycleDatapath,12,1,2024-03-25 09:48:14+00:00,0
13509,412172500,https://github.com/SatyenderYadav/verilog-code.git,2021-09-30 18:08:22+00:00,These are verilog codes for the different ICs,SatyenderYadav/verilog-code,Verilog,verilog-code,610,1,2023-03-25 16:23:37+00:00,1
13510,409135846,https://github.com/CHIPS-PESU/8-bit-ALU-Verilog.git,2021-09-22 09:09:29+00:00,,CHIPS-PESU/8-bit-ALU-Verilog,Verilog,8-bit-ALU-Verilog,7,1,2021-11-21 08:17:27+00:00,0
13511,407995710,https://github.com/Abd-ELrahmanHamza/Serial-Peripheral-Interface.git,2021-09-19 00:20:15+00:00,Design and implement the following components of the SPI modules using Verilog such that they match the requirements of the development testbench and match the SPI specifications: Master-Slave Self-Checking Testbenches for the Master and Slave,Abd-ELrahmanHamza/Serial-Peripheral-Interface,Verilog,Serial-Peripheral-Interface,1654,1,2022-01-14 14:55:53+00:00,3
13512,413951263,https://github.com/mikhailkhokhlov/digilent-zybo-z7-vga-hdma.git,2021-10-05 19:22:02+00:00,Simple hw design with VGA (using PMOD) and HDMI outputs made for Digilent Zybo Z7 board,mikhailkhokhlov/digilent-zybo-z7-vga-hdma,Verilog,digilent-zybo-z7-vga-hdma,32,1,2023-12-17 14:45:31+00:00,0
13513,405549409,https://github.com/ddribin/fpgapu.git,2021-09-12 04:52:26+00:00,An FPGA-based audio synthesizer modeled after the audio processing unit (APU) of the Nintendo Entertainment System (NES).,ddribin/fpgapu,Verilog,fpgapu,203,1,2023-05-28 20:30:07+00:00,0
13514,413292788,https://github.com/anall/sudoku-accelerator.git,2021-10-04 06:01:17+00:00,,anall/sudoku-accelerator,Verilog,sudoku-accelerator,77,1,2021-10-18 22:44:51+00:00,1
13515,411171705,https://github.com/preminstrel/Verilog-tutorial.git,2021-09-28 07:01:29+00:00,,preminstrel/Verilog-tutorial,Verilog,Verilog-tutorial,32,1,2022-03-02 04:23:29+00:00,0
13516,415987083,https://github.com/erdemirbehiye/digital-system-design.git,2021-10-11 15:34:29+00:00,,erdemirbehiye/digital-system-design,Verilog,digital-system-design,260,1,2021-10-11 16:21:50+00:00,0
13517,410297268,https://github.com/droggen/BlueMax.git,2021-09-25 14:42:58+00:00,BlueMax - a wearable FPGA board to hardware-accelerate signal processing and machine learning,droggen/BlueMax,Verilog,BlueMax,11750,1,2023-06-02 19:08:29+00:00,0
13518,408153267,https://github.com/shivamsingha/hardware-lab-verilog.git,2021-09-19 14:45:37+00:00,Verilog sources for Hardware Lab Assignments,shivamsingha/hardware-lab-verilog,Verilog,hardware-lab-verilog,301,1,2022-05-23 04:06:56+00:00,0
13519,414603796,https://github.com/snmarathe/single-cycle-processor.git,2021-10-07 13:03:52+00:00,Single cycle processor code in Verilog,snmarathe/single-cycle-processor,Verilog,single-cycle-processor,1037,1,2024-04-19 21:03:14+00:00,0
13520,404015933,https://github.com/aks1804/uPower_MIPS_COA_Lab.git,2021-09-07 14:46:59+00:00,MIPS and uPower Datapath for CS250 - Computer Organisation and Architecture Lab @ NIT-Surathkal,aks1804/uPower_MIPS_COA_Lab,Verilog,uPower_MIPS_COA_Lab,748,1,2024-05-21 06:32:10+00:00,0
13521,409580086,https://github.com/VLSIlearner/UART_rx_Verilog.git,2021-09-23 12:20:11+00:00,,VLSIlearner/UART_rx_Verilog,Verilog,UART_rx_Verilog,8,1,2024-08-12 08:34:52+00:00,0
13522,406384187,https://github.com/zzlzzlwithzzl/tessent.git,2021-09-14 13:44:32+00:00,,zzlzzlwithzzl/tessent,Verilog,tessent,35,1,2023-08-30 11:13:36+00:00,0
13523,406568915,https://github.com/CasperHsiao/ECE550_Project.git,2021-09-15 01:05:09+00:00,,CasperHsiao/ECE550_Project,Verilog,ECE550_Project,5300,1,2022-09-26 14:11:15+00:00,0
13524,414328682,https://github.com/efabless/clock-mesh-analysis.git,2021-10-06 18:32:41+00:00,,efabless/clock-mesh-analysis,Verilog,clock-mesh-analysis,127226,1,2022-06-05 10:09:14+00:00,0
13525,415147616,https://github.com/Richielee630/MIPS_pipeline_processor.git,2021-10-08 23:01:50+00:00,,Richielee630/MIPS_pipeline_processor,Verilog,MIPS_pipeline_processor,7359,1,2021-11-02 01:47:33+00:00,0
13526,412667020,https://github.com/XPPGX/SPI_Master_IP.git,2021-10-02 02:11:18+00:00,Designing a SPI Master IP to send some datas,XPPGX/SPI_Master_IP,Verilog,SPI_Master_IP,224,1,2021-10-04 05:56:40+00:00,0
13527,410452109,https://github.com/EnigmaticAbyss/DigitalDesignLab.git,2021-09-26 04:47:22+00:00,,EnigmaticAbyss/DigitalDesignLab,Verilog,DigitalDesignLab,6886,1,2021-12-31 15:19:39+00:00,0
13528,412874325,https://github.com/CarolinaAlvarado/Phy_Pcie.git,2021-10-02 18:03:22+00:00,Proyecto Digitales II,CarolinaAlvarado/Phy_Pcie,Verilog,Phy_Pcie,3,1,2021-10-04 02:46:50+00:00,0
13529,407964434,https://github.com/TripRichert/sort_fpga.git,2021-09-18 20:47:22+00:00,,TripRichert/sort_fpga,Verilog,sort_fpga,46,1,2024-01-24 15:45:08+00:00,0
13530,413137174,https://github.com/SergeyIvanets/SDRAM-controller.git,2021-10-03 16:44:39+00:00,SDRAM IS42S32800J controller,SergeyIvanets/SDRAM-controller,Verilog,SDRAM-controller,5214,1,2024-02-02 15:41:08+00:00,0
13531,407880779,https://github.com/slayterteal/Handwritten-Image-Neural-Network.git,2021-09-18 14:22:15+00:00,ECEN 4303 Term Project:,slayterteal/Handwritten-Image-Neural-Network,Verilog,Handwritten-Image-Neural-Network,28316,1,2022-03-28 08:21:53+00:00,0
13532,406805302,https://github.com/ombhilare999/icebreaker-ecp5-examples.git,2021-09-15 14:39:38+00:00,Examples for icebreaker ++ board,ombhilare999/icebreaker-ecp5-examples,Verilog,icebreaker-ecp5-examples,531,1,2021-09-23 14:18:25+00:00,0
13533,403594345,https://github.com/aliabbasi-engr/des-verilog.git,2021-09-06 11:20:00+00:00,,aliabbasi-engr/des-verilog,Verilog,des-verilog,29,1,2022-03-15 21:21:31+00:00,0
13534,414366201,https://github.com/SM2A/Digital_Logic_Design_Lab_Course_Projects.git,2021-10-06 20:52:44+00:00,🎓💻University of Tehran Digital Logic Design Lab Course Projects - Spring 2021,SM2A/Digital_Logic_Design_Lab_Course_Projects,Verilog,Digital_Logic_Design_Lab_Course_Projects,32893,1,2021-11-20 08:40:47+00:00,1
13535,403871827,https://github.com/Gerald-Gui/UCAS-CA-Lab.git,2021-09-07 06:48:20+00:00,UCAS Computer Architecture Lab 2021 Autumn,Gerald-Gui/UCAS-CA-Lab,Verilog,UCAS-CA-Lab,9382,1,2023-12-04 23:11:58+00:00,1
13536,405503518,https://github.com/Abraxas3d/risc-v.git,2021-09-11 23:28:30+00:00,RISC-V instruction set architecture,Abraxas3d/risc-v,Verilog,risc-v,23,1,2024-02-20 21:11:39+00:00,0
13537,415986787,https://github.com/Abdulwadoodd/LumosRV.git,2021-10-11 15:33:35+00:00,Implementation of 5-stage pipelined RISC-V processor - RV32I - in Verilog,Abdulwadoodd/LumosRV,Verilog,LumosRV,8402,1,2024-08-23 13:01:01+00:00,0
13538,411691073,https://github.com/A-sly-fox/CA_design.git,2021-09-29 13:44:36+00:00,,A-sly-fox/CA_design,Verilog,CA_design,108,1,2024-09-13 05:51:07+00:00,0
13539,404639010,https://github.com/503976632/shakehand_v2.git,2021-09-09 08:10:10+00:00,,503976632/shakehand_v2,Verilog,shakehand_v2,1,1,2023-06-04 16:42:06+00:00,0
13540,403570329,https://github.com/TutuyCosmos224/ALU-simulator.git,2021-09-06 09:56:27+00:00,A C++ program to simulate how ALU works,TutuyCosmos224/ALU-simulator,Verilog,ALU-simulator,4,1,2021-09-06 10:01:07+00:00,0
13541,405540093,https://github.com/PrateekChauhan26/DAC-Digital-Alarm-Clock.git,2021-09-12 03:51:05+00:00,Implemented a Digital Alarm Clock using Verilog (HDL).,PrateekChauhan26/DAC-Digital-Alarm-Clock,Verilog,DAC-Digital-Alarm-Clock,5,1,2021-09-12 03:57:26+00:00,0
13542,408270961,https://github.com/lihui91/Digital_Logic.git,2021-09-20 00:44:22+00:00,数字逻辑课程,lihui91/Digital_Logic,Verilog,Digital_Logic,45948,1,2023-08-01 09:46:10+00:00,0
13543,408372062,https://github.com/remisiki/VE370.git,2021-09-20 08:52:39+00:00,,remisiki/VE370,Verilog,VE370,71298,1,2023-03-13 09:20:53+00:00,1
13544,406297588,https://github.com/suphon-t/hwsynlab.git,2021-09-14 09:05:49+00:00,,suphon-t/hwsynlab,Verilog,hwsynlab,55,1,2023-03-09 00:29:20+00:00,0
13545,411573761,https://github.com/YancyReal/2021-Fall-Architecture-experiment.git,2021-09-29 07:30:36+00:00,,YancyReal/2021-Fall-Architecture-experiment,Verilog,2021-Fall-Architecture-experiment,80,1,2022-10-24 15:26:11+00:00,0
13546,405516139,https://github.com/widcardw/cpu-design.git,2021-09-12 01:04:57+00:00,,widcardw/cpu-design,Verilog,cpu-design,6983,1,2022-05-17 08:20:06+00:00,0
13547,405561893,https://github.com/Disasm/ncl-playground.git,2021-09-12 06:09:13+00:00,,Disasm/ncl-playground,Verilog,ncl-playground,4,1,2023-03-09 21:31:43+00:00,0
13548,414980600,https://github.com/schdoel/LogicDesignLab.git,2021-10-08 12:36:20+00:00,11010EECS207001 Lee Chun Yi,schdoel/LogicDesignLab,Verilog,LogicDesignLab,85280,1,2022-10-20 11:13:05+00:00,0
13549,406405308,https://github.com/EslamAsHhraf/Carry-Select-Adder.git,2021-09-14 14:40:38+00:00,"A carry select adder is an arithmetic combinational logic circuit which adds two N- bit binary numbers and outputs their N-bit binary sum and a 1-bit carry. This is no different from a ripple carry adder in function, but in design the carry select adder does not propagate the carry through as many full adders as the ripple carry adder does. This means that the time to add two numbers should be shorter. It seems this optimization was used by Charles Babbage in his design for the Analytical Engine.",EslamAsHhraf/Carry-Select-Adder,Verilog,Carry-Select-Adder,198,1,2023-11-20 08:21:06+00:00,0
13550,406036395,https://github.com/zhu849/packet_classification_update_algorithm.git,2021-09-13 15:53:20+00:00,,zhu849/packet_classification_update_algorithm,Verilog,packet_classification_update_algorithm,63,1,2024-05-11 13:48:33+00:00,0
13551,409652885,https://github.com/eric900115/LogicDesignLab.git,2021-09-23 15:47:40+00:00,The repository contains the coursework of Digital Design in NTHU Logic Design Lab course.,eric900115/LogicDesignLab,Verilog,LogicDesignLab,14670,1,2024-09-17 04:36:45+00:00,0
13552,404688782,https://github.com/wangjianze96/VerilogHDL.git,2021-09-09 11:05:01+00:00,,wangjianze96/VerilogHDL,Verilog,VerilogHDL,152,1,2021-09-23 03:01:42+00:00,0
13553,407394791,https://github.com/jingkaih/chisel-try.git,2021-09-17 03:42:02+00:00,,jingkaih/chisel-try,Verilog,chisel-try,36587,1,2022-05-18 03:19:16+00:00,0
13554,409664751,https://github.com/marcos2307/MIPS_verilog.git,2021-09-23 16:24:24+00:00,Implementacion de MIPS en verilog,marcos2307/MIPS_verilog,Verilog,MIPS_verilog,22,1,2021-11-05 02:08:10+00:00,0
13555,408674911,https://github.com/sunyw99/MIPS-Computer-Simulation.git,2021-09-21 03:25:01+00:00,A simulation of both single cycle and pipelined implementations of MIPS CPU in Verilog,sunyw99/MIPS-Computer-Simulation,Verilog,MIPS-Computer-Simulation,3601,1,2022-11-24 09:00:33+00:00,0
13556,410641426,https://github.com/AUCOHL/Stdcells.git,2021-09-26 19:19:34+00:00,The Standard Cell Libraries Used By The Cloud V Platform,AUCOHL/Stdcells,Verilog,Stdcells,2432,1,2023-03-17 16:00:04+00:00,1
13557,407716858,https://github.com/zyn810039594/General-Robot-Control-Unit.git,2021-09-18 00:51:13+00:00,"General Robot Control Unit (aka GRCU), is a FPGA program for small scale robots, which aims to be real-time and stable.",zyn810039594/General-Robot-Control-Unit,Verilog,General-Robot-Control-Unit,108,1,2021-10-19 09:36:09+00:00,0
13558,415326990,https://github.com/Liuzirui666/CS145--for-cs.SJTU.git,2021-10-09 14:08:31+00:00,,Liuzirui666/CS145--for-cs.SJTU,Verilog,CS145--for-cs.SJTU,48,1,2021-10-09 14:11:40+00:00,0
13559,409332426,https://github.com/Saumya0206/HammingCode.git,2021-09-22 19:33:42+00:00,Course Project,Saumya0206/HammingCode,Verilog,HammingCode,7,1,2024-01-23 17:31:37+00:00,0
13560,418752214,https://github.com/XUANTIE-RV/openc910.git,2021-10-19 03:10:47+00:00,OpenXuantie - OpenC910 Core,XUANTIE-RV/openc910,Verilog,openc910,64852,1156,2024-10-28 03:39:37+00:00,307
13561,418750043,https://github.com/XUANTIE-RV/openc906.git,2021-10-19 03:02:44+00:00,OpenXuantie - OpenC906 Core,XUANTIE-RV/openc906,Verilog,openc906,36106,322,2024-10-23 05:42:38+00:00,98
13562,416401100,https://github.com/ShawnHymel/introduction-to-fpga.git,2021-10-12 15:50:33+00:00,,ShawnHymel/introduction-to-fpga,Verilog,introduction-to-fpga,8182,155,2024-10-28 09:09:25+00:00,36
13563,418753087,https://github.com/XUANTIE-RV/opene902.git,2021-10-19 03:14:21+00:00,OpenXuantie - OpenE902 Core,XUANTIE-RV/opene902,Verilog,opene902,36546,137,2024-10-25 00:17:05+00:00,63
13564,418753455,https://github.com/XUANTIE-RV/opene906.git,2021-10-19 03:15:49+00:00,OpenXuantie - OpenE906 Core,XUANTIE-RV/opene906,Verilog,opene906,28732,133,2024-10-23 05:42:49+00:00,65
13565,419922291,https://github.com/GMUCERG/Dilithium.git,2021-10-22 00:55:44+00:00,"High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.",GMUCERG/Dilithium,Verilog,Dilithium,3336,40,2024-10-18 09:07:58+00:00,18
13566,422702660,https://github.com/mopfel-winrux/NockPU.git,2021-10-29 20:17:52+00:00,Quartus project file for NockPU,mopfel-winrux/NockPU,Verilog,NockPU,1160,33,2024-10-28 15:17:47+00:00,2
13567,420598598,https://github.com/NAOSI-DLUT/DLUT_IC_Courses.git,2021-10-24 05:46:42+00:00,大连理工大学集成电路学院本科课程指南,NAOSI-DLUT/DLUT_IC_Courses,Verilog,DLUT_IC_Courses,4093665,31,2024-09-27 06:38:01+00:00,11
13568,417465579,https://github.com/OlegMishin/A500_8MB_ide.git,2021-10-15 10:53:48+00:00,Amiga 500 8MB FastRAM and IDE interface,OlegMishin/A500_8MB_ide,Verilog,A500_8MB_ide,3464,31,2024-09-22 22:52:08+00:00,2
13569,419809304,https://github.com/efabless/caravel_mgmt_soc_litex.git,2021-10-21 17:04:00+00:00,https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/,efabless/caravel_mgmt_soc_litex,Verilog,caravel_mgmt_soc_litex,4930366,26,2024-09-23 07:46:53+00:00,15
13570,422827975,https://github.com/terriblefire/tf1230.git,2021-10-30 08:40:31+00:00,Terriblefire TF1230 ,terriblefire/tf1230,Verilog,tf1230,160,24,2024-08-12 19:41:00+00:00,10
13571,423216890,https://github.com/ultraembedded/core_enet.git,2021-10-31 17:36:22+00:00,Ethernet MAC 10/100 Mbps,ultraembedded/core_enet,Verilog,core_enet,18,24,2024-08-16 15:41:24+00:00,5
13572,423054485,https://github.com/JackHCC/Digital-Integrated-Circuit-Design.git,2021-10-31 04:43:14+00:00,北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】,JackHCC/Digital-Integrated-Circuit-Design,Verilog,Digital-Integrated-Circuit-Design,6165,22,2024-10-28 06:34:28+00:00,3
13573,422139337,https://github.com/AngeloJacobo/ULX3S_FPGA_Camera_Streaming.git,2021-10-28 09:16:14+00:00,Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board,AngeloJacobo/ULX3S_FPGA_Camera_Streaming,Verilog,ULX3S_FPGA_Camera_Streaming,250,19,2024-09-18 22:11:45+00:00,1
13574,423070038,https://github.com/tomverbeure/intel_jtag_primitive_blog.git,2021-10-31 06:19:43+00:00,How to use the Intel JTAG primitive without using virtual JTAG,tomverbeure/intel_jtag_primitive_blog,Verilog,intel_jtag_primitive_blog,4,16,2024-06-12 07:04:16+00:00,5
13575,420074259,https://github.com/trung-pham-dinh/CNN-on-FPGA.git,2021-10-22 11:32:53+00:00,,trung-pham-dinh/CNN-on-FPGA,Verilog,CNN-on-FPGA,20395,16,2024-10-15 15:55:49+00:00,3
13576,416265374,https://github.com/mabrains/caravel_user_project_ldo.git,2021-10-12 09:16:52+00:00,Completed LDO Design for Skywaters 130nm,mabrains/caravel_user_project_ldo,Verilog,caravel_user_project_ldo,102197,14,2024-08-22 19:19:09+00:00,4
13577,418119645,https://github.com/splinedrive/kianFpgaPong.git,2021-10-17 12:08:58+00:00,"Basic Pong you can extend with rotary, sound, vga generator and autopilot",splinedrive/kianFpgaPong,Verilog,kianFpgaPong,3445,12,2024-09-05 19:15:41+00:00,2
13578,423205045,https://github.com/lenzencoders/BISS-C.git,2021-10-31 16:46:34+00:00,LENZ Encoders BiSS C descriptions and samples ,lenzencoders/BISS-C,Verilog,BISS-C,129938,10,2024-06-21 08:08:42+00:00,2
13579,419677373,https://github.com/RegulusGuo/CachePrefetching.git,2021-10-21 10:26:07+00:00,Hardware based prefetching with stream buffer implemented in Chisel.,RegulusGuo/CachePrefetching,Verilog,CachePrefetching,200,10,2024-07-12 07:11:31+00:00,0
13580,420671157,https://github.com/avlakshmy/power-side-channel-analysis.git,2021-10-24 11:57:57+00:00,"This repository describes two frameworks which can be used for pre-Silicon power side-channel analysis of digital circuit designs (i.e., at the RTL or gate-level netlist stage): PLAN (Power attack Leakage ANalyzer) and FORTIFY.",avlakshmy/power-side-channel-analysis,Verilog,power-side-channel-analysis,2643,8,2024-04-25 09:01:16+00:00,4
13581,420518472,https://github.com/xtrinch/fpga-bitcoin-miner.git,2021-10-23 20:40:54+00:00,FPGA bitcoin miner for the Lattice ECP5 evaluation board.,xtrinch/fpga-bitcoin-miner,Verilog,fpga-bitcoin-miner,3202,8,2024-07-24 17:21:21+00:00,1
13582,418331750,https://github.com/ZhuYanzhen1/priRV32.git,2021-10-18 03:34:16+00:00,"这是我设计的第一个RV32内核，这个内核只打算实现RV32I指令集架构，对标8051及ARM Cortex-M0内核。This is the first RV32 core I designed. This core only intends to implement the RV32I instruction set architecture, which is aimed at the 8051 and ARM Cortex-M0 cores.",ZhuYanzhen1/priRV32,Verilog,priRV32,116,8,2024-09-18 01:27:58+00:00,1
13583,417525092,https://github.com/holdenQWER/CDC_example.git,2021-10-15 14:15:53+00:00,CDC example code for CSDN blog,holdenQWER/CDC_example,Verilog,CDC_example,13,8,2024-07-25 06:48:48+00:00,2
13584,419544868,https://github.com/Dai-dirk/APIR-DSP.git,2021-10-21 01:39:53+00:00,"The FPT'21 paper ""APIR-DSP"" source code.",Dai-dirk/APIR-DSP,Verilog,APIR-DSP,61354,7,2024-10-28 17:48:20+00:00,0
13585,423211934,https://github.com/Sakits/CPU_Shieru.git,2021-10-31 17:15:28+00:00,SJTU ACM Class Architecture 2021 Assignment,Sakits/CPU_Shieru,Verilog,CPU_Shieru,4313,7,2024-01-02 22:23:10+00:00,1
13586,423262203,https://github.com/borti4938/n64rgb_fw.git,2021-10-31 21:15:37+00:00,,borti4938/n64rgb_fw,Verilog,n64rgb_fw,326,7,2024-08-05 22:09:44+00:00,2
13587,422015381,https://github.com/AzharRISC-V/p1_2021ysyx.git,2021-10-28 00:35:03+00:00,yi sheng yi xin project,AzharRISC-V/p1_2021ysyx,,p1_2021ysyx,209134,7,2024-04-08 15:41:48+00:00,0
13588,422178762,https://github.com/siva12a/caravel_peripheral_extender.git,2021-10-28 11:33:01+00:00,"A collection of Peripherals like I2C, SPI, QSPI, JTAG, UART, PWM GPIO, TIMER, WS281B led controller connected to the Caravel SoC via the wishbone Bus.",siva12a/caravel_peripheral_extender,Verilog,caravel_peripheral_extender,77559,6,2024-09-20 08:01:00+00:00,1
13589,421380233,https://github.com/Princepk13/AHB-to-APB-bridge-RTL-design-using-Verilog-HDL.git,2021-10-26 10:31:16+00:00,,Princepk13/AHB-to-APB-bridge-RTL-design-using-Verilog-HDL,Verilog,AHB-to-APB-bridge-RTL-design-using-Verilog-HDL,348,6,2024-08-24 10:03:22+00:00,1
13590,420144845,https://github.com/Rayz-b/RV32I.git,2021-10-22 15:12:52+00:00,Standard Single Cycle RISC-V 32I ,Rayz-b/RV32I,Verilog,RV32I,72,6,2024-07-06 08:44:28+00:00,0
13591,419878376,https://github.com/jerrycampbellus/FPGA-8-Bit-Computer.git,2021-10-21 21:13:14+00:00,Project Description and Source Code,jerrycampbellus/FPGA-8-Bit-Computer,Verilog,FPGA-8-Bit-Computer,346,6,2024-06-07 21:49:50+00:00,0
13592,422323690,https://github.com/os-fpga/yosys_verific_rs.git,2021-10-28 19:02:02+00:00,Yosys  + (Optional) Verific Integration,os-fpga/yosys_verific_rs,Verilog,yosys_verific_rs,93236,5,2024-10-29 06:57:09+00:00,6
13593,422575698,https://github.com/akshatjoshi2001/Harris-Corner-Detection-on-hardware.git,2021-10-29 12:56:31+00:00,Harris corner detection on hardware,akshatjoshi2001/Harris-Corner-Detection-on-hardware,Verilog,Harris-Corner-Detection-on-hardware,47110,5,2024-05-07 15:54:31+00:00,0
13594,418488856,https://github.com/cepdnaclk/e16-co502-RV32IM-NoC-implementation.git,2021-10-18 12:21:49+00:00,,cepdnaclk/e16-co502-RV32IM-NoC-implementation,Verilog,e16-co502-RV32IM-NoC-implementation,3102,5,2024-07-29 07:15:53+00:00,2
13595,418776256,https://github.com/mean9park/BitFusion-verilog.git,2021-10-19 05:00:48+00:00,bitfusion verilog implementation,mean9park/BitFusion-verilog,Verilog,BitFusion-verilog,73419,5,2024-10-23 12:06:26+00:00,1
13596,419115923,https://github.com/NoEdwardsNecessary/TuringCompleteYosysTechlib.git,2021-10-19 23:00:43+00:00,A YoSys techlib for the digital logic video game Turing Complete,NoEdwardsNecessary/TuringCompleteYosysTechlib,Verilog,TuringCompleteYosysTechlib,4,4,2023-12-17 19:08:54+00:00,1
13597,422650017,https://github.com/theatomb/Elpis-Light-MPW3.git,2021-10-29 16:51:54+00:00,,theatomb/Elpis-Light-MPW3,Verilog,Elpis-Light-MPW3,1328166,4,2024-05-29 13:02:05+00:00,1
13598,421864408,https://github.com/timschuerewegen/tang-nano-4k.git,2021-10-27 15:04:17+00:00,Tang Nano 4K,timschuerewegen/tang-nano-4k,Verilog,tang-nano-4k,81,4,2022-04-03 20:05:36+00:00,0
13599,420638018,https://github.com/shrutiprakashgupta/AMBA-APB-Slave-Memory-Block.git,2021-10-24 09:18:55+00:00,RTL Implementation of AMBA APB Protocol,shrutiprakashgupta/AMBA-APB-Slave-Memory-Block,Verilog,AMBA-APB-Slave-Memory-Block,1539,4,2023-07-30 03:23:51+00:00,0
13600,417586617,https://github.com/emeb/up5k_resid.git,2021-10-15 17:42:58+00:00,Modified redip_sid gateware to support audio in/out + DSP,emeb/up5k_resid,Verilog,up5k_resid,95,4,2022-03-17 21:23:58+00:00,1
13601,417991530,https://github.com/NgoMinhNhan/Ternary-Content-Addressable-Memory.git,2021-10-17 01:39:30+00:00,Design 104-bit TCAM based SRAM,NgoMinhNhan/Ternary-Content-Addressable-Memory,Verilog,Ternary-Content-Addressable-Memory,3053,4,2024-09-09 09:34:56+00:00,0
13602,417896927,https://github.com/xtrinch/icestick-fpga-uart.git,2021-10-16 17:19:34+00:00,UART + UART packets encoding/decoding + pc reader program for Lattice icestick,xtrinch/icestick-fpga-uart,Verilog,icestick-fpga-uart,30,4,2024-09-01 07:57:02+00:00,0
13603,420525954,https://github.com/OmarAmer01/VP_Harvard_MIPS.git,2021-10-23 21:22:29+00:00,A 32-bit microprocessor with 42 instructions (including multiplication and division) and 8 X 32 registers and 2048 X 32 Ram with shared stack. An assembler is also available to write programs on the microprocessor using 8086-like assembly.,OmarAmer01/VP_Harvard_MIPS,Verilog,VP_Harvard_MIPS,35518,4,2024-01-15 05:14:14+00:00,1
13604,417399901,https://github.com/justintjoa-portfolio/ESFA-Verilog-FPGA-Implementation.git,2021-10-15 07:03:59+00:00,,justintjoa-portfolio/ESFA-Verilog-FPGA-Implementation,Verilog,ESFA-Verilog-FPGA-Implementation,15437,4,2022-05-25 16:52:12+00:00,0
13605,417587284,https://github.com/datenlord/blake2b_compress.git,2021-10-15 17:45:39+00:00,verilog implementation of blake2b_compress,datenlord/blake2b_compress,Verilog,blake2b_compress,1022,3,2024-07-22 06:41:56+00:00,4
13606,421093204,https://github.com/alex-nguyen18/SoCLab3.git,2021-10-25 16:04:30+00:00,GEMM function + testbench,alex-nguyen18/SoCLab3,Verilog,SoCLab3,567,3,2023-12-27 06:20:16+00:00,0
13607,420698784,https://github.com/SukhmeetSingh2002/Ecryption-Decryption-System.git,2021-10-24 13:54:47+00:00,Encryption Decryption System using Linear Feedback Shift Register,SukhmeetSingh2002/Ecryption-Decryption-System,Verilog,Ecryption-Decryption-System,399,3,2024-08-27 12:52:27+00:00,3
13608,423107324,https://github.com/borti4938/n64adv_fw.git,2021-10-31 09:45:14+00:00,,borti4938/n64adv_fw,Verilog,n64adv_fw,6948,3,2023-10-10 17:26:18+00:00,2
13609,418353742,https://github.com/cicero884/VLSI_system_design_2021.git,2021-10-18 05:13:11+00:00,VLSI system design 2021 homwwork ,cicero884/VLSI_system_design_2021,Verilog,VLSI_system_design_2021,8493,3,2024-03-03 05:09:39+00:00,0
13610,420210766,https://github.com/SultanShadow/Bi_DIR_AMP_5G.git,2021-10-22 18:56:24+00:00,SSCS-21 Contest Project Submission,SultanShadow/Bi_DIR_AMP_5G,Verilog,Bi_DIR_AMP_5G,147103,3,2022-11-01 15:22:14+00:00,0
13611,422018712,https://github.com/Jfecoren/PCIe_transaction_layer.git,2021-10-28 00:52:27+00:00,PCI Express Transaction Layer. College Project,Jfecoren/PCIe_transaction_layer,Verilog,PCIe_transaction_layer,740,3,2024-07-19 10:18:03+00:00,0
13612,419859948,https://github.com/oliveiraop/verilog-mic1.git,2021-10-21 19:57:26+00:00,Implementation of mic-1 cpu with verilog for altera de2-115 fpga,oliveiraop/verilog-mic1,Verilog,verilog-mic1,779,3,2024-05-28 21:09:12+00:00,0
13613,422897442,https://github.com/Shivamsharma27/MIPS_32_Verilog_Implementation.git,2021-10-30 14:03:24+00:00,This repository contains all  the modules and test benches related to our work on implementation of RISC V processor.,Shivamsharma27/MIPS_32_Verilog_Implementation,Verilog,MIPS_32_Verilog_Implementation,139,3,2024-07-21 06:48:41+00:00,1
13614,422827341,https://github.com/royenheart/DigitalLogic.git,2021-10-30 08:37:11+00:00,数字逻辑作业,royenheart/DigitalLogic,Verilog,DigitalLogic,295402,3,2023-01-13 04:00:57+00:00,0
13615,417608547,https://github.com/UT-LCA/brainwave-like-design.git,2021-10-15 19:09:17+00:00,,UT-LCA/brainwave-like-design,Verilog,brainwave-like-design,2085,3,2023-11-30 10:20:41+00:00,1
13616,419953722,https://github.com/emard/ulx3s-emi.git,2021-10-22 03:28:31+00:00,demo core for electromagnetic interference measurement,emard/ulx3s-emi,Verilog,ulx3s-emi,75,3,2024-09-28 23:40:52+00:00,1
13617,417112811,https://github.com/yichuan520030910320/CPU_ACM_2021.git,2021-10-14 12:00:50+00:00,cpu 2021,yichuan520030910320/CPU_ACM_2021,Verilog,CPU_ACM_2021,16600,3,2024-10-22 15:39:25+00:00,0
13618,421869209,https://github.com/huaixil/ILA_CCP.git,2021-10-27 15:17:36+00:00,OpenPiton Cache Coherence Protocol Verification,huaixil/ILA_CCP,Verilog,ILA_CCP,128,3,2022-06-14 10:02:49+00:00,0
13619,419984230,https://github.com/muhammadusman7/fp_fma.git,2021-10-22 06:04:24+00:00,ISSCS PICO 2021 Contest Submission,muhammadusman7/fp_fma,Verilog,fp_fma,26007,3,2024-06-19 09:26:58+00:00,2
13620,421348149,https://github.com/cn-jacklc/SnowV-RTL-.git,2021-10-26 08:45:12+00:00,This is a SnowV algorithm RTL implement,cn-jacklc/SnowV-RTL-,Verilog,SnowV-RTL-,26,3,2024-04-19 07:41:24+00:00,0
13621,418819021,https://github.com/mateibarbu19/digital-computers-2.git,2021-10-19 07:36:20+00:00,A open-source alternative to the OCW Digital Computers 2 (Calculatoare Numerice 2) Laboratories taught at Politehnica University of Bucharest.,mateibarbu19/digital-computers-2,Verilog,digital-computers-2,929,3,2024-01-20 20:58:56+00:00,1
13622,419867173,https://github.com/JunFenngZhi/ECE550_project_MIPS_processor.git,2021-10-21 20:26:11+00:00,,JunFenngZhi/ECE550_project_MIPS_processor,Verilog,ECE550_project_MIPS_processor,443,2,2022-12-16 20:26:35+00:00,0
13623,422043443,https://github.com/EdwinTsai1231/DigitalSystem.git,2021-10-28 02:49:20+00:00,,EdwinTsai1231/DigitalSystem,Verilog,DigitalSystem,1184,2,2023-05-20 15:43:37+00:00,2
13624,416655869,https://github.com/zshi0616/circuit_format_converter.git,2021-10-13 08:40:39+00:00,,zshi0616/circuit_format_converter,Verilog,circuit_format_converter,7149,2,2021-12-04 12:52:36+00:00,1
13625,422882113,https://github.com/robinsonb5/SDRAMStressTest.git,2021-10-30 13:00:35+00:00,Uses the SDRAM controller from TurboGrafx16 to give an SDRAM chip a heavy workout.,robinsonb5/SDRAMStressTest,Verilog,SDRAMStressTest,118,2,2022-10-26 07:39:40+00:00,6
13626,417650209,https://github.com/DasPeter/RISC-V-Single-Cycle.git,2021-10-15 22:11:07+00:00,,DasPeter/RISC-V-Single-Cycle,Verilog,RISC-V-Single-Cycle,13,2,2021-10-19 17:33:11+00:00,0
13627,416310672,https://github.com/Penghua558/semiMIPS.git,2021-10-12 11:35:14+00:00,,Penghua558/semiMIPS,Verilog,semiMIPS,574,2,2023-02-21 07:29:04+00:00,0
13628,422643771,https://github.com/jiru1997/Cardinal_router.git,2021-10-29 16:29:29+00:00,Cardinal_router,jiru1997/Cardinal_router,Verilog,Cardinal_router,287,2,2024-05-23 02:50:36+00:00,0
13629,420329924,https://github.com/Amank2854/Vending-Machine.git,2021-10-23 06:10:09+00:00,The following project aims at simulating the functioning of a Vending Machine using Verilog HDL and the Finite State Machine model.,Amank2854/Vending-Machine,Verilog,Vending-Machine,348,2,2024-09-30 21:18:17+00:00,0
13630,420259327,https://github.com/cfoge/capstone_2021.git,2021-10-22 22:39:31+00:00,,cfoge/capstone_2021,Verilog,capstone_2021,28409,2,2022-06-06 07:36:00+00:00,0
13631,422545355,https://github.com/deepsita/ApproximateMultiplier_MPW3.git,2021-10-29 11:12:49+00:00,,deepsita/ApproximateMultiplier_MPW3,Verilog,ApproximateMultiplier_MPW3,29675,2,2023-07-13 16:08:20+00:00,0
13632,416882019,https://github.com/embelon/wb_openram_wrapper.git,2021-10-13 20:02:22+00:00,"Tiny wrapper for OpenRAM memory block, connected to Wishbone bus",embelon/wb_openram_wrapper,Verilog,wb_openram_wrapper,7422,2,2022-05-31 10:07:12+00:00,1
13633,417033152,https://github.com/Devashrutha/FFT-using-Verilog-RADIX-2.git,2021-10-14 07:33:50+00:00,,Devashrutha/FFT-using-Verilog-RADIX-2,Verilog,FFT-using-Verilog-RADIX-2,46,2,2024-04-04 04:51:59+00:00,0
13634,418386872,https://github.com/yizimi-yuanxin/Verilog_Formatter.git,2021-10-18 07:15:41+00:00,"By Dr. Liu, refined by Tianhao Li, Zhuoqian Li",yizimi-yuanxin/Verilog_Formatter,Verilog,Verilog_Formatter,28,2,2023-05-06 14:41:20+00:00,0
13635,420751792,https://github.com/chamikasudusinghe/alpha_matting_pointcloud_fpga.git,2021-10-24 17:36:55+00:00,"Point clouds represent data points of 3D objects in space. Generating an alpha matte for a camera perspective is an initial step of the 3D reconstruction of an object. Although there are various techniques to generate alpha mattes, one of the main issues is the time consumption due to having a large number of points in a 3D object. Hence utilizing an FPGA to do the required computation for alpha matte generation will drastically reduce the time consumed. In this project, we will compute the 2D points of the camera perspectives of a 3D point cloud. It will significantly improve the speed of the process of 3D reconstruction.",chamikasudusinghe/alpha_matting_pointcloud_fpga,Verilog,alpha_matting_pointcloud_fpga,86903,2,2024-05-22 21:06:13+00:00,2
13636,419552626,https://github.com/kmkim036/Radar-STFT-DeepLearning.git,2021-10-21 02:15:54+00:00,,kmkim036/Radar-STFT-DeepLearning,Verilog,Radar-STFT-DeepLearning,150871,2,2024-10-07 14:39:32+00:00,0
13637,423057975,https://github.com/grantnedwards/CNN_Project_ASIC.git,2021-10-31 05:05:18+00:00,,grantnedwards/CNN_Project_ASIC,Verilog,CNN_Project_ASIC,1116,2,2022-11-09 16:03:03+00:00,0
13638,421223411,https://github.com/asinghani/crypto-accelerator-chip-v2.git,2021-10-26 00:11:49+00:00,,asinghani/crypto-accelerator-chip-v2,Verilog,crypto-accelerator-chip-v2,353887,2,2022-09-08 14:10:51+00:00,0
13639,419897149,https://github.com/spareack/roberts-operator-Verilog-VHDL.git,2021-10-21 22:41:32+00:00,,spareack/roberts-operator-Verilog-VHDL,Verilog,roberts-operator-Verilog-VHDL,2650,2,2024-09-22 17:13:15+00:00,0
13640,420599899,https://github.com/Nalinkumar2002/caravel_vco_tapeout_mpw3.git,2021-10-24 05:55:29+00:00,,Nalinkumar2002/caravel_vco_tapeout_mpw3,Verilog,caravel_vco_tapeout_mpw3,8019,2,2024-09-27 15:03:57+00:00,0
13641,417165359,https://github.com/e-phantom/xilinx_clocking_wizard.git,2021-10-14 14:36:11+00:00,doing dynamic configuration to xilinx clocking wizard,e-phantom/xilinx_clocking_wizard,Verilog,xilinx_clocking_wizard,155,2,2024-09-11 20:11:41+00:00,1
13642,418263727,https://github.com/SnrNotHere16/SystemVerilogExamples.git,2021-10-17 21:49:58+00:00,,SnrNotHere16/SystemVerilogExamples,Verilog,SystemVerilogExamples,31425,2,2022-06-15 23:43:08+00:00,0
13643,423270459,https://github.com/ameetgohil/mpw3-nco.git,2021-10-31 22:04:04+00:00,NCO on mpw3 (group submission),ameetgohil/mpw3-nco,Verilog,mpw3-nco,6277,2,2023-04-07 12:36:38+00:00,1
13644,419822243,https://github.com/anchitp/Project_VCO.git,2021-10-21 17:45:00+00:00,"A high-performance, separately driven, noise cancelling, skew-based Voltage Controlled Ring-Oscillator",anchitp/Project_VCO,Verilog,Project_VCO,6042,2,2022-06-14 05:34:07+00:00,1
13645,416992439,https://github.com/Tanawin1701d/Kathryn-I.git,2021-10-14 04:52:00+00:00,,Tanawin1701d/Kathryn-I,Verilog,Kathryn-I,14578,2,2023-02-09 09:33:24+00:00,0
13646,416486224,https://github.com/david-bradburn/Accelerometer-to-7-seg.git,2021-10-12 20:22:42+00:00,,david-bradburn/Accelerometer-to-7-seg,Verilog,Accelerometer-to-7-seg,10544,2,2023-04-08 14:26:37+00:00,0
13647,418788286,https://github.com/mbmanu/RISC-V.git,2021-10-19 05:49:40+00:00,,mbmanu/RISC-V,Verilog,RISC-V,677,2,2022-10-07 14:06:19+00:00,0
13648,421276731,https://github.com/TheRandomWalk/FPGA-Lorenz-Attractor.git,2021-10-26 04:18:07+00:00,,TheRandomWalk/FPGA-Lorenz-Attractor,Verilog,FPGA-Lorenz-Attractor,6,2,2023-11-23 19:45:49+00:00,0
13649,421633866,https://github.com/tapegun/VGA-Text-Mode-Controller-with-Avalon-MM-Interface.git,2021-10-27 01:09:17+00:00,,tapegun/VGA-Text-Mode-Controller-with-Avalon-MM-Interface,Verilog,VGA-Text-Mode-Controller-with-Avalon-MM-Interface,888,2,2024-02-05 06:14:58+00:00,0
13650,421634434,https://github.com/WENTYANG/ECE_550_MIPS_processor.git,2021-10-27 01:11:58+00:00,,WENTYANG/ECE_550_MIPS_processor,Verilog,ECE_550_MIPS_processor,211,2,2022-12-02 04:17:13+00:00,0
13651,417935210,https://github.com/ianbig/MIPS-Processor.git,2021-10-16 20:03:41+00:00,,ianbig/MIPS-Processor,Verilog,MIPS-Processor,343,2,2021-12-28 17:35:43+00:00,0
13652,417740327,https://github.com/shashwat0426/MOSFET.git,2021-10-16 06:31:05+00:00,MOSFET(NMOS & PMOS) based different logic circuits,shashwat0426/MOSFET,Verilog,MOSFET,1559,2,2024-08-28 16:56:53+00:00,0
13653,417166081,https://github.com/WHUPRJ/MIPS.git,2021-10-14 14:38:11+00:00,A MIPS Core for NSCSCC 2021,WHUPRJ/MIPS,Verilog,MIPS,998,1,2023-05-14 15:25:42+00:00,0
13654,420615988,https://github.com/ahmaddroobi99/computer_Architecture_Project_Piplined-_CPU_2021.git,2021-10-24 07:26:34+00:00,"Multi-cycle datapath CPU ,ALU,PIPElINED",ahmaddroobi99/computer_Architecture_Project_Piplined-_CPU_2021,Verilog,computer_Architecture_Project_Piplined-_CPU_2021,167,1,2021-11-30 09:36:04+00:00,0
13655,422641854,https://github.com/UCAS-schoolwork/2021-UCAS-CA-EXP.git,2021-10-29 16:22:25+00:00,A simple MIPS 6-stage static pipeline CPU including a multiplier and a divider. ,UCAS-schoolwork/2021-UCAS-CA-EXP,Verilog,2021-UCAS-CA-EXP,32,1,2022-06-18 15:27:53+00:00,0
13656,423258095,https://github.com/upadhayush/PCI-Bus-Arbiter.git,2021-10-31 20:53:19+00:00,Verilog implementation of a PCI Bus Arbiter for arbitrating four processors ,upadhayush/PCI-Bus-Arbiter,Verilog,PCI-Bus-Arbiter,2,1,2023-05-17 06:08:54+00:00,0
13657,422512682,https://github.com/SupratimChatterjee5/FPGA_LAB.git,2021-10-29 09:14:58+00:00,Problems solved in EEE F348 FPGA System Design Lab,SupratimChatterjee5/FPGA_LAB,Verilog,FPGA_LAB,15,1,2024-05-07 12:09:46+00:00,0
13658,418065153,https://github.com/AbhinavBhattacharya/MOD5_counter_RTL_to_GDS.git,2021-10-17 08:25:06+00:00,Design of a MOD5 counter using RTL to GDS2 flow.,AbhinavBhattacharya/MOD5_counter_RTL_to_GDS,Verilog,MOD5_counter_RTL_to_GDS,1028,1,2024-10-02 01:50:00+00:00,0
13659,417148243,https://github.com/MadhuriKadam9/caravel_avsdopamp_3v3_sky130_v2.git,2021-10-14 13:48:47+00:00,OPAMP project with caravel wrapper,MadhuriKadam9/caravel_avsdopamp_3v3_sky130_v2,Verilog,caravel_avsdopamp_3v3_sky130_v2,4748,1,2022-11-23 11:36:15+00:00,1
13660,421252051,https://github.com/DRbean264/Processor.git,2021-10-26 02:26:13+00:00,ECE550 project4 - single cycle processor,DRbean264/Processor,Verilog,Processor,1706,1,2021-12-22 18:59:23+00:00,0
13661,416385124,https://github.com/jacky-ch-yeh/Verylag.git,2021-10-12 15:07:36+00:00,for verilog,jacky-ch-yeh/Verylag,Verilog,Verylag,64347,1,2023-03-31 08:44:20+00:00,0
13662,419232407,https://github.com/yongatek/caravel_yonga-serv-accelerator.git,2021-10-20 07:44:38+00:00,YONGA-SERV Accelerator,yongatek/caravel_yonga-serv-accelerator,Verilog,caravel_yonga-serv-accelerator,295792,1,2022-03-06 16:44:56+00:00,0
13663,420726213,https://github.com/htfab/treepram.git,2021-10-24 15:46:35+00:00,Implements a version of the parallel random-access machine used in theoretical computer science courses with a memory sharing model based on a binary tree of processor cores.,htfab/treepram,Verilog,treepram,2226469,1,2021-12-05 19:47:37+00:00,0
13664,422202635,https://github.com/Jashshor/2ASK.git,2021-10-28 12:51:13+00:00,生成2ASK序列,Jashshor/2ASK,Verilog,2ASK,17587,1,2021-11-24 11:22:50+00:00,0
13665,418629157,https://github.com/dhayalakumarm/HighSpeedAdder_MPW3.git,2021-10-18 18:51:12+00:00,,dhayalakumarm/HighSpeedAdder_MPW3,Verilog,HighSpeedAdder_MPW3,6965,1,2022-04-13 23:55:50+00:00,0
13666,417079663,https://github.com/andreili/VideoCapFPGA.git,2021-10-14 10:04:47+00:00,"Viado Capture device, PL part.",andreili/VideoCapFPGA,Verilog,VideoCapFPGA,45,1,2021-12-25 21:56:31+00:00,0
13667,422456554,https://github.com/jiru1997/Cardinal-Processor.git,2021-10-29 05:50:34+00:00,Cardinal Processor,jiru1997/Cardinal-Processor,Verilog,Cardinal-Processor,702,1,2024-03-22 10:35:29+00:00,0
13668,420005155,https://github.com/Elijahwu/Component-Labeling-Engine.git,2021-10-22 07:26:38+00:00,,Elijahwu/Component-Labeling-Engine,Verilog,Component-Labeling-Engine,859,1,2024-04-18 16:32:12+00:00,0
13669,416548674,https://github.com/hujiadfr/ECE385-FPGA-lab.git,2021-10-13 01:21:00+00:00,,hujiadfr/ECE385-FPGA-lab,Verilog,ECE385-FPGA-lab,36249,1,2022-01-06 10:49:55+00:00,0
13670,418619524,https://github.com/MuhammadZubairSC/VHDL-Projects.git,2021-10-18 18:20:17+00:00,Couple of basic VHDL projects using DE10-Lite Development Kit.,MuhammadZubairSC/VHDL-Projects,Verilog,VHDL-Projects,24674,1,2023-02-18 10:20:00+00:00,0
13671,421245445,https://github.com/r-medina/or-sample-swerv.git,2021-10-26 01:56:35+00:00,sample openroad workflow,r-medina/or-sample-swerv,Verilog,or-sample-swerv,1132,1,2022-08-17 13:57:02+00:00,0
13672,416171379,https://github.com/anall/sudoku-accelerator-caravel.git,2021-10-12 03:39:33+00:00,,anall/sudoku-accelerator-caravel,Verilog,sudoku-accelerator-caravel,213887,1,2021-11-08 03:00:34+00:00,1
13673,420946711,https://github.com/mattvenn/wrapped_tpm2137.git,2021-10-25 08:50:37+00:00,,mattvenn/wrapped_tpm2137,Verilog,wrapped_tpm2137,914,1,2022-03-17 00:19:06+00:00,0
13674,421096754,https://github.com/SanjaySivalingam/FPGA-to-FPGA_communication_using_USB_2.0_protocol.git,2021-10-25 16:14:20+00:00,,SanjaySivalingam/FPGA-to-FPGA_communication_using_USB_2.0_protocol,Verilog,FPGA-to-FPGA_communication_using_USB_2.0_protocol,18,1,2024-05-21 10:26:11+00:00,0
13675,418136026,https://github.com/UsamaAyub-EE/RISC-V-single-cycle-processor.git,2021-10-17 13:12:56+00:00,A RISC-V single cycle processor.,UsamaAyub-EE/RISC-V-single-cycle-processor,Verilog,RISC-V-single-cycle-processor,20,1,2024-10-18 07:08:55+00:00,0
13676,417261953,https://github.com/MuhammadZubairSC/ADC.git,2021-10-14 19:44:01+00:00,A project on DE10-Lite Development board.,MuhammadZubairSC/ADC,Verilog,ADC,20351,1,2023-02-18 10:20:02+00:00,0
13677,417465192,https://github.com/Aimane9/4x4-matrix-keypad-and-a-4-digit-7-segment-LED-display-to-the-FPGA-board.git,2021-10-15 10:52:22+00:00,"4x4 matrix keypad and a 4-digit, 7-segment LED display to the FPGA board",Aimane9/4x4-matrix-keypad-and-a-4-digit-7-segment-LED-display-to-the-FPGA-board,Verilog,4x4-matrix-keypad-and-a-4-digit-7-segment-LED-display-to-the-FPGA-board,40,1,2021-10-15 11:05:29+00:00,0
13678,420671236,https://github.com/aryaphalke2003/Basys3_Alarm_Clock.git,2021-10-24 11:58:17+00:00,,aryaphalke2003/Basys3_Alarm_Clock,Verilog,Basys3_Alarm_Clock,17,1,2023-09-22 13:33:00+00:00,0
13679,417254975,https://github.com/MuhammadZubairSC/PWM.git,2021-10-14 19:17:14+00:00,A project on DE10-Lite FPGA development board.,MuhammadZubairSC/PWM,Verilog,PWM,5084,1,2023-02-18 10:20:03+00:00,0
13680,419470380,https://github.com/merledu/caravel_Ghazi_SoC_II.git,2021-10-20 19:51:07+00:00,,merledu/caravel_Ghazi_SoC_II,Verilog,caravel_Ghazi_SoC_II,48112,1,2024-09-27 22:52:29+00:00,0
13681,422146575,https://github.com/dhayalakumarm/Fixed2Float_MPW3.git,2021-10-28 09:40:28+00:00,This project is the fixed point to floating point converter targetted for any DSP operations. ,dhayalakumarm/Fixed2Float_MPW3,Verilog,Fixed2Float_MPW3,27145,1,2022-04-13 23:56:07+00:00,1
13682,416301766,https://github.com/mattiamirigaldi/ISA-labs.git,2021-10-12 11:05:51+00:00,Integrated systems architecture labs ,mattiamirigaldi/ISA-labs,Verilog,ISA-labs,7765,1,2023-11-17 18:58:09+00:00,0
13683,421849527,https://github.com/GWFrank/CA-2021.git,2021-10-27 14:23:03+00:00,"Homework and notes for ""Computer Architecture"" (CSIE 3340) at NTU in 2021 fall",GWFrank/CA-2021,Verilog,CA-2021,42259,1,2024-08-19 14:27:21+00:00,0
13684,421148420,https://github.com/Mustafa-abdelhamid/FPU-GP.git,2021-10-25 18:54:49+00:00,This repository will contain all related GP related content  to help being organized ,Mustafa-abdelhamid/FPU-GP,Verilog,FPU-GP,7267,1,2022-07-14 18:11:28+00:00,3
13685,417197224,https://github.com/xtrinch/icestick-fpga-example.git,2021-10-14 16:06:01+00:00,Example project for Lattice icestick fpga,xtrinch/icestick-fpga-example,Verilog,icestick-fpga-example,3,1,2021-10-19 18:05:47+00:00,0
13686,421481661,https://github.com/mattvenn/wrapped_ws2812.git,2021-10-26 15:31:01+00:00,,mattvenn/wrapped_ws2812,Verilog,wrapped_ws2812,741,1,2022-03-17 00:19:05+00:00,0
13687,422763806,https://github.com/mehnadnerd/socdesign.git,2021-10-30 02:27:06+00:00,,mehnadnerd/socdesign,Verilog,socdesign,52,1,2021-12-11 10:06:16+00:00,0
13688,417641327,https://github.com/ECE473-2021/mips_cpu.git,2021-10-15 21:27:58+00:00,MIPS-Like CPU written (mostly) in verilog,ECE473-2021/mips_cpu,Verilog,mips_cpu,685,1,2023-06-23 10:13:33+00:00,0
13689,418187437,https://github.com/mattvenn/wrapped_vga_clock.git,2021-10-17 16:20:40+00:00,,mattvenn/wrapped_vga_clock,Verilog,wrapped_vga_clock,5289,1,2022-03-17 00:17:09+00:00,0
13690,419542737,https://github.com/SouthernPark/ECE550_32_bits_processor.git,2021-10-21 01:30:13+00:00,,SouthernPark/ECE550_32_bits_processor,Verilog,ECE550_32_bits_processor,43,1,2022-11-07 07:29:04+00:00,0
13691,416782113,https://github.com/DrSpectacles/DSDL2.git,2021-10-13 14:42:30+00:00,wow,DrSpectacles/DSDL2,Verilog,DSDL2,25,1,2021-10-25 18:17:09+00:00,1
13692,422865704,https://github.com/ogg1e/tf1230.git,2021-10-30 11:45:29+00:00,Terriblefire TF1230 ,ogg1e/tf1230,,tf1230,158,1,2021-12-26 08:37:30+00:00,9
13693,416308292,https://github.com/lorenzocarrano/ISA_2021_Group21_Labs.git,2021-10-12 11:27:06+00:00,,lorenzocarrano/ISA_2021_Group21_Labs,Verilog,ISA_2021_Group21_Labs,98696,1,2023-12-16 09:17:13+00:00,2
13694,417561713,https://github.com/JiangDazhao/MulticycleCPU.git,2021-10-15 16:10:58+00:00,Implement a multi-cycle CPU in Vivado with Verilog,JiangDazhao/MulticycleCPU,Verilog,MulticycleCPU,7155,1,2023-12-28 17:56:32+00:00,0
13695,417467227,https://github.com/sidharth-jha/RISC-V-Implementation.git,2021-10-15 10:59:51+00:00,RTL Implementation of 5 Stage RV32I ISA,sidharth-jha/RISC-V-Implementation,Verilog,RISC-V-Implementation,3153,1,2024-09-05 07:36:15+00:00,0
13696,420070038,https://github.com/germancq/ELUKS.git,2021-10-22 11:17:32+00:00,,germancq/ELUKS,Verilog,ELUKS,17521,1,2024-09-24 00:36:34+00:00,0
13697,421663164,https://github.com/dineshannayya/vlsi_labs.git,2021-10-27 03:24:35+00:00,Sample test case for vlsi labs,dineshannayya/vlsi_labs,Verilog,vlsi_labs,87060,1,2023-02-06 03:38:37+00:00,1
13698,422811611,https://github.com/hrishi3402/Configurable_Logic_and_Processor_Design.git,2021-10-30 07:15:27+00:00,Designing Different Digital Circuits using Quartus Prime and Modelsim ,hrishi3402/Configurable_Logic_and_Processor_Design,Verilog,Configurable_Logic_and_Processor_Design,89,1,2023-10-12 09:53:45+00:00,0
13699,422871312,https://github.com/amanuel15/FPGA_Assignments.git,2021-10-30 12:11:59+00:00,Verilog FPGA assignments,amanuel15/FPGA_Assignments,Verilog,FPGA_Assignments,1753,1,2022-05-23 03:47:38+00:00,0
13700,421861339,https://github.com/KarthikeyanCode/VerilogProjects.git,2021-10-27 14:55:54+00:00,"This includes Combinational, Sequential Circuits, Finite State Machines and Memory Circuits.",KarthikeyanCode/VerilogProjects,Verilog,VerilogProjects,288,1,2022-11-02 07:46:21+00:00,0
13701,422421961,https://github.com/bigdot123456/sort16Max.git,2021-10-29 02:48:03+00:00,sort 16 value with verilog,bigdot123456/sort16Max,Verilog,sort16Max,21,1,2022-06-04 21:06:27+00:00,0
13702,422213872,https://github.com/Charaan27/caravel_dcp_tapeout.git,2021-10-28 13:24:19+00:00,Dickson Charge Pump - tapeout - efabless - MPW3 - sky130,Charaan27/caravel_dcp_tapeout,Verilog,caravel_dcp_tapeout,2922,1,2022-03-18 06:21:11+00:00,0
13703,421940797,https://github.com/RTimothyEdwards/striVe_sky130.git,2021-10-27 19:01:59+00:00,The striVe chip (test vehicle for sky130) picoRV32 implementation,RTimothyEdwards/striVe_sky130,Verilog,striVe_sky130,141894,1,2024-08-22 19:22:33+00:00,1
13704,421014897,https://github.com/zhanghongce/ILA_Piccolo.git,2021-10-25 12:29:29+00:00,ILA modeling and verification of Piccolo RV32IU,zhanghongce/ILA_Piccolo,Verilog,ILA_Piccolo,89,1,2024-10-14 06:51:43+00:00,0
13705,416808864,https://github.com/AroraShreshth/embedded_verilog.git,2021-10-13 15:58:30+00:00,Embedded Lab Verilog,AroraShreshth/embedded_verilog,Verilog,embedded_verilog,7,1,2023-03-08 22:47:49+00:00,0
13706,418692101,https://github.com/mfkiwl/DTW_co_processor_front_end.git,2021-10-18 22:45:35+00:00,A pipelined DTW accelerator,mfkiwl/DTW_co_processor_front_end,,DTW_co_processor_front_end,17,1,2024-10-18 07:49:55+00:00,2
13707,420610264,https://github.com/Sanyamwalia147/CS-203Lab5-Project.git,2021-10-24 06:54:29+00:00,,Sanyamwalia147/CS-203Lab5-Project,Verilog,CS-203Lab5-Project,63,1,2022-07-21 06:42:19+00:00,0
13708,417268106,https://github.com/MuhammadZubairSC/SoC.git,2021-10-14 20:07:49+00:00,A project for creating system on a chip using DE10-Lite development board.,MuhammadZubairSC/SoC,Verilog,SoC,51267,1,2023-02-18 10:20:01+00:00,1
13709,422888772,https://github.com/amanuel15/digital_logic_design.git,2021-10-30 13:28:06+00:00,Digital logic design simple verilog codes,amanuel15/digital_logic_design,Verilog,digital_logic_design,2,1,2022-05-23 03:47:24+00:00,0
13710,420035166,https://github.com/kshaa/dip-testbed-dist.git,2021-10-22 09:11:30+00:00,,kshaa/dip-testbed-dist,Verilog,dip-testbed-dist,9494,1,2023-01-28 01:34:58+00:00,0
13711,422637178,https://github.com/jiru1997/Cardinal_NIC.git,2021-10-29 16:06:43+00:00,Cardinal_NIC,jiru1997/Cardinal_NIC,Verilog,Cardinal_NIC,31,1,2024-03-22 10:35:28+00:00,0
13712,419765688,https://github.com/CaioRodrigues200/Projeto-Truco.git,2021-10-21 14:53:00+00:00,Projeto realizado para avaliação na disciplina de laboratório de circuitos lógicos (2020),CaioRodrigues200/Projeto-Truco,Verilog,Projeto-Truco,49,1,2021-10-21 16:25:35+00:00,0
13713,420639131,https://github.com/shrutiprakashgupta/Basys3-gpio.git,2021-10-24 09:24:36+00:00,UART Configuration RTL for Basys3 to communicate with PC,shrutiprakashgupta/Basys3-gpio,Verilog,Basys3-gpio,487,1,2023-06-23 09:26:23+00:00,0
13714,422520341,https://github.com/Youssef-Agiza/RISC-V-Verilog-Processor.git,2021-10-29 09:41:57+00:00,A Central Processing Unit Implementation for RISC-V language  using Verilog ,Youssef-Agiza/RISC-V-Verilog-Processor,Verilog,RISC-V-Verilog-Processor,15214,1,2022-01-31 18:44:13+00:00,0
13715,422327100,https://github.com/Mohammad-Hossein-Ataie/DLD_LAB.git,2021-10-28 19:13:49+00:00,,Mohammad-Hossein-Ataie/DLD_LAB,Verilog,DLD_LAB,17220,1,2021-11-08 11:35:09+00:00,0
13716,419201840,https://github.com/hhping/7channel-.git,2021-10-20 05:51:57+00:00,,hhping/7channel-,Verilog,7channel-,22,1,2022-04-16 22:08:09+00:00,0
13717,421969675,https://github.com/jara1998/voice-control-flappy-bird.git,2021-10-27 20:49:41+00:00,,jara1998/voice-control-flappy-bird,Verilog,voice-control-flappy-bird,1733,1,2022-01-26 15:31:43+00:00,0
13718,421332585,https://github.com/HARISNAWAZ06/DSD-FALL-2021.git,2021-10-26 07:56:29+00:00,,HARISNAWAZ06/DSD-FALL-2021,Verilog,DSD-FALL-2021,139,1,2021-12-14 10:51:05+00:00,1
13719,421497602,https://github.com/vophungquang/SoC_SPI.git,2021-10-26 16:16:10+00:00,,vophungquang/SoC_SPI,Verilog,SoC_SPI,15438,1,2021-12-18 15:52:45+00:00,0
13720,422368288,https://github.com/astuaTEC/Proyecto-Taller-Diseno-Digital.git,2021-10-28 22:05:52+00:00,Repositorio para el proyecto del curso Taller de Diseño Digital del TEC,astuaTEC/Proyecto-Taller-Diseno-Digital,Verilog,Proyecto-Taller-Diseno-Digital,22389,1,2023-06-09 02:20:23+00:00,0
13721,422591829,https://github.com/zhuwei2000/verilog.git,2021-10-29 13:47:29+00:00,Just some practice verilog code,zhuwei2000/verilog,Verilog,verilog,6,1,2022-11-06 09:42:14+00:00,0
13722,418752767,https://github.com/rykovv/riscv.git,2021-10-19 03:13:07+00:00,RISC-V Single Cycle Datapath Implementation in Verilog,rykovv/riscv,Verilog,riscv,107,1,2024-08-10 19:31:44+00:00,0
13723,422955011,https://github.com/0xArt/Complex_Sinusoid_DDFS_Verilog.git,2021-10-30 18:01:47+00:00,,0xArt/Complex_Sinusoid_DDFS_Verilog,Verilog,Complex_Sinusoid_DDFS_Verilog,76,1,2022-04-11 19:18:53+00:00,1
13724,420086087,https://github.com/OpenEDF/macan.git,2021-10-22 12:14:41+00:00,risc-v soft core soc,OpenEDF/macan,Verilog,macan,81,1,2021-12-14 15:46:53+00:00,2
13725,422745413,https://github.com/sray0309/RISC-V-Processor-design.git,2021-10-30 00:22:32+00:00,Based on YSYX OSCPU framework,sray0309/RISC-V-Processor-design,Verilog,RISC-V-Processor-design,4627,1,2022-10-21 06:54:39+00:00,1
13726,417151651,https://github.com/Aimane9/UART-transmitter---Verilog-code-.git,2021-10-14 13:58:20+00:00,UART transmitter verilog code,Aimane9/UART-transmitter---Verilog-code-,Verilog,UART-transmitter---Verilog-code-,3,1,2021-10-15 10:49:22+00:00,0
13727,422317798,https://github.com/nkosinathintuli/eee3096s-prac-06-a-simpleCPU.git,2021-10-28 18:40:41+00:00,,nkosinathintuli/eee3096s-prac-06-a-simpleCPU,Verilog,eee3096s-prac-06-a-simpleCPU,7,1,2021-11-02 13:15:39+00:00,0
13728,420259318,https://github.com/Jonathan-Woo/ECE253-Digital-and-Computer-Systems.git,2021-10-22 22:39:29+00:00,Lab assignments with Verilog HDL and ARM assembly.,Jonathan-Woo/ECE253-Digital-and-Computer-Systems,Verilog,ECE253-Digital-and-Computer-Systems,463,1,2022-05-23 04:03:47+00:00,0
13729,421987110,https://github.com/ThomasQY/RISC-V_pipelined_cpu.git,2021-10-27 22:06:52+00:00,,ThomasQY/RISC-V_pipelined_cpu,Verilog,RISC-V_pipelined_cpu,1191,1,2023-02-11 20:26:23+00:00,0
13730,421105031,https://github.com/LinKuangYen/IC_LAB_2021.git,2021-10-25 16:38:41+00:00,NYCU IC_LAB,LinKuangYen/IC_LAB_2021,Verilog,IC_LAB_2021,4941,1,2021-12-14 08:02:36+00:00,0
13731,418897317,https://github.com/BYCakar/caravel_yonga-100m-ethernet.git,2021-10-19 11:37:12+00:00,https://caravel-user-project.readthedocs.io,BYCakar/caravel_yonga-100m-ethernet,Verilog,caravel_yonga-100m-ethernet,69928,1,2022-06-13 04:47:29+00:00,0
13732,417474530,https://github.com/whi497/ustc-magic.git,2021-10-15 11:26:15+00:00,这是魔术(模数)的报告,whi497/ustc-magic,Verilog,ustc-magic,11327,1,2023-01-02 08:36:56+00:00,0
13733,428501208,https://github.com/Modos-Labs/Caster.git,2021-11-16 03:14:38+00:00,Open-source electrophoretics display controller. Mirror of https://gitlab.com/zephray/caster,Modos-Labs/Caster,Verilog,Caster,1412,162,2024-10-28 21:58:45+00:00,15
13734,426420528,https://github.com/JulianKemmerer/PipelineC-Graphics.git,2021-11-09 23:34:23+00:00,Graphics demos,JulianKemmerer/PipelineC-Graphics,Verilog,PipelineC-Graphics,5515,97,2024-10-14 01:49:03+00:00,9
13735,423547971,https://github.com/FPGADude/Digital-Design.git,2021-11-01 17:02:25+00:00,Verilog HDL files,FPGADude/Digital-Design,Verilog,Digital-Design,62236,93,2024-10-15 05:54:19+00:00,42
13736,428345718,https://github.com/amonemi/ProNoC.git,2021-11-15 16:46:07+00:00,Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC). ,amonemi/ProNoC,Verilog,ProNoC,40581,47,2024-10-28 16:56:57+00:00,15
13737,426018727,https://github.com/mikeroyal/CPLD-Guide.git,2021-11-08 22:51:55+00:00,Complex Programmable Logic Device (CPLD) Guide,mikeroyal/CPLD-Guide,Verilog,CPLD-Guide,137,35,2024-10-27 22:28:00+00:00,2
13738,423216890,https://github.com/ultraembedded/core_enet.git,2021-10-31 17:36:22+00:00,Ethernet MAC 10/100 Mbps,ultraembedded/core_enet,Verilog,core_enet,18,24,2024-08-16 15:41:24+00:00,5
13739,423054485,https://github.com/JackHCC/Digital-Integrated-Circuit-Design.git,2021-10-31 04:43:14+00:00,北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】,JackHCC/Digital-Integrated-Circuit-Design,Verilog,Digital-Integrated-Circuit-Design,6165,22,2024-10-28 06:34:28+00:00,3
13740,428225746,https://github.com/htfab/rotfpga.git,2021-11-15 10:53:26+00:00,A reconfigurable logic circuit made of identical rotatable tiles.,htfab/rotfpga,Verilog,rotfpga,82896,19,2024-05-11 14:56:07+00:00,3
13741,424919673,https://github.com/kemalderya/pqc-param-ntt.git,2021-11-05 11:09:50+00:00,,kemalderya/pqc-param-ntt,Verilog,pqc-param-ntt,263,17,2024-10-20 05:46:02+00:00,5
13742,423070038,https://github.com/tomverbeure/intel_jtag_primitive_blog.git,2021-10-31 06:19:43+00:00,How to use the Intel JTAG primitive without using virtual JTAG,tomverbeure/intel_jtag_primitive_blog,Verilog,intel_jtag_primitive_blog,4,16,2024-06-12 07:04:16+00:00,5
13743,426118903,https://github.com/yjwang01/zju-isee.git,2021-11-09 06:39:20+00:00,浙江大学信电学院部分课程,yjwang01/zju-isee,Verilog,zju-isee,8730,16,2024-07-16 06:58:33+00:00,1
13744,423667690,https://github.com/AngeloJacobo/ULX3S_FPGA_Sobel_Edge_Detection_OV7670.git,2021-11-02 01:19:41+00:00,Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board,AngeloJacobo/ULX3S_FPGA_Sobel_Edge_Detection_OV7670,Verilog,ULX3S_FPGA_Sobel_Edge_Detection_OV7670,333,15,2024-07-04 10:34:13+00:00,2
13745,424271897,https://github.com/spokeyjoe/LoongArchCPU.git,2021-11-03 15:08:28+00:00,A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.,spokeyjoe/LoongArchCPU,Verilog,LoongArchCPU,172,14,2024-10-23 09:35:34+00:00,1
13746,427569899,https://github.com/fluctlight001/SampleCPU.git,2021-11-13 04:40:13+00:00,,fluctlight001/SampleCPU,Verilog,SampleCPU,186,13,2022-10-26 01:31:55+00:00,2
13747,423306331,https://github.com/timot3/ECE385-Ethernet.git,2021-11-01 01:50:49+00:00,ECE 385 Final Project -- Ethernet on MAX10 DE10-Lite FPGA and Nios II soft processor,timot3/ECE385-Ethernet,Verilog,ECE385-Ethernet,37080,12,2023-10-08 22:37:48+00:00,0
13748,429053818,https://github.com/chengquan/IC_FLOW.git,2021-11-17 13:20:27+00:00,,chengquan/IC_FLOW,Verilog,IC_FLOW,123,11,2024-05-06 11:39:23+00:00,3
13749,423205045,https://github.com/lenzencoders/BISS-C.git,2021-10-31 16:46:34+00:00,LENZ Encoders BiSS C descriptions and samples ,lenzencoders/BISS-C,Verilog,BISS-C,129938,10,2024-06-21 08:08:42+00:00,2
13750,427680636,https://github.com/yasnakateb/NoCRouter.git,2021-11-13 14:01:44+00:00,👶🏻 My first baby steps into the world of NoC,yasnakateb/NoCRouter,Verilog,NoCRouter,275,10,2024-06-19 17:00:44+00:00,2
13751,428946799,https://github.com/VGuoGavin/Hand-Writing-Digital-Recognization-Based-on-FPGA.git,2021-11-17 07:22:52+00:00,"Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The SoC worked not bad in the end the success rate up to 90%。.",VGuoGavin/Hand-Writing-Digital-Recognization-Based-on-FPGA,Verilog,Hand-Writing-Digital-Recognization-Based-on-FPGA,38601,10,2024-09-17 15:02:14+00:00,5
13752,429068912,https://github.com/ziruizhu/ofdm.git,2021-11-17 14:03:45+00:00,Toy OFDM Communication System with FPGA,ziruizhu/ofdm,Verilog,ofdm,56,10,2024-09-20 02:02:41+00:00,4
13753,426016479,https://github.com/lsils/SCE-benchmarks.git,2021-11-08 22:41:18+00:00,Optimization results for superconducting electronic (SCE) circuits,lsils/SCE-benchmarks,Verilog,SCE-benchmarks,4833,9,2024-06-19 00:42:15+00:00,1
13754,427234507,https://github.com/Nathen-Smith/FPGA-super-mario-bros.git,2021-11-12 04:44:22+00:00,"FPGA SOC Mario NES in SystemVerilog. Built on a DE-10 Lite FPGA, synthesized in Quartus Prime 18.1",Nathen-Smith/FPGA-super-mario-bros,Verilog,FPGA-super-mario-bros,1065,9,2023-12-24 12:05:05+00:00,2
13755,427166161,https://github.com/jiru1997/Cardinal-NIC-and-Chip-Multiprocessor.git,2021-11-11 22:54:05+00:00,Cardinal NIC and Chip Multiprocessor ,jiru1997/Cardinal-NIC-and-Chip-Multiprocessor,Verilog,Cardinal-NIC-and-Chip-Multiprocessor,158553,9,2024-03-22 10:35:04+00:00,1
13756,423785998,https://github.com/ruanjiancheng/taximeter.git,2021-11-02 09:46:16+00:00,上海大学 硬件大作业 出租车计价器,ruanjiancheng/taximeter,Verilog,taximeter,636,8,2024-10-26 06:20:25+00:00,0
13757,426090863,https://github.com/IEEE-NITK/VLSI_design-of-RISC.git,2021-11-09 04:29:59+00:00,IEEE Executive project for the year 2021-2022,IEEE-NITK/VLSI_design-of-RISC,Verilog,VLSI_design-of-RISC,42,8,2024-09-05 13:30:47+00:00,2
13758,428557453,https://github.com/KM-github-source/54-CPU.git,2021-11-16 07:24:33+00:00,同济大学计算机组成原理课程设计,KM-github-source/54-CPU,Verilog,54-CPU,3671,8,2024-09-07 12:40:36+00:00,0
13759,423211934,https://github.com/Sakits/CPU_Shieru.git,2021-10-31 17:15:28+00:00,SJTU ACM Class Architecture 2021 Assignment,Sakits/CPU_Shieru,Verilog,CPU_Shieru,4313,7,2024-01-02 22:23:10+00:00,1
13760,424376038,https://github.com/Terraonion-dev/SHSD3_NES.git,2021-11-03 20:48:41+00:00,Super HD System 3 NES Core,Terraonion-dev/SHSD3_NES,Verilog,SHSD3_NES,231,7,2024-04-09 01:32:36+00:00,0
13761,425816165,https://github.com/aap/fpga-vt.git,2021-11-08 11:47:19+00:00,A video terminal on an FPGA,aap/fpga-vt,Verilog,fpga-vt,65,7,2023-02-07 22:54:46+00:00,0
13762,423262203,https://github.com/borti4938/n64rgb_fw.git,2021-10-31 21:15:37+00:00,,borti4938/n64rgb_fw,Verilog,n64rgb_fw,326,7,2024-08-05 22:09:44+00:00,2
13763,423410371,https://github.com/secworks/figaro.git,2021-11-01 09:40:41+00:00,Implementation of the FiGaRO TRNG for FPGAs,secworks/figaro,Verilog,figaro,55,6,2024-02-27 00:42:08+00:00,1
13764,427724531,https://github.com/Kyp069/zx.old.git,2021-11-13 17:05:41+00:00,"zx, a Sinclair ZX Spectrum 48K/128K FPGA implementation ",Kyp069/zx.old,Verilog,zx.old,330,6,2024-07-07 13:31:24+00:00,6
13765,424826327,https://github.com/EmJunaid/RISC-V-32I-5-stage-Pipeline-Processor.git,2021-11-05 04:21:38+00:00,5 stage pipeline implementation of RISC-V 32I Processor.,EmJunaid/RISC-V-32I-5-stage-Pipeline-Processor,Verilog,RISC-V-32I-5-stage-Pipeline-Processor,70,6,2024-10-13 08:11:37+00:00,1
13766,423783006,https://github.com/chinese-ic-jun/E203.git,2021-11-02 09:36:44+00:00,代码注释,chinese-ic-jun/E203,Verilog,E203,44043,5,2023-10-23 13:49:13+00:00,3
13767,429009799,https://github.com/microbluesurge/DigitCircuit.git,2021-11-17 10:58:11+00:00,哈工大数电的代码和大作业,microbluesurge/DigitCircuit,Verilog,DigitCircuit,3157,4,2024-04-11 14:45:19+00:00,1
13768,426931438,https://github.com/ibraheemalayan/Simple_Computer_Verilog_Part_1.git,2021-11-11 08:52:29+00:00,A Computer Organization Project at BZU,ibraheemalayan/Simple_Computer_Verilog_Part_1,Verilog,Simple_Computer_Verilog_Part_1,1125,4,2023-12-28 09:18:53+00:00,0
13769,428267797,https://github.com/aruiplex/EEE339-Assignment1.git,2021-11-15 13:07:58+00:00,This is the EEE339 assignment 1 Verilog personal implementation.,aruiplex/EEE339-Assignment1,Verilog,EEE339-Assignment1,272,4,2024-09-09 13:27:04+00:00,0
13770,429316701,https://github.com/Chaos-xBug/decoder_74LS138.git,2021-11-18 06:10:31+00:00,,Chaos-xBug/decoder_74LS138,Verilog,decoder_74LS138,505,4,2024-09-20 06:23:59+00:00,0
13771,425194399,https://github.com/siriusBl4ck/AES-Accelerator.git,2021-11-06 08:35:47+00:00,"A hardware accelerator for AES encryption, decryption, key expansion providing a significant speedup compared to pure C implementation when interfaced with PicoRV32",siriusBl4ck/AES-Accelerator,Verilog,AES-Accelerator,12032,4,2022-05-23 15:28:32+00:00,0
13772,426774784,https://github.com/rejunity/zero-to-asic-wrapped-parallax.git,2021-11-10 20:58:57+00:00,Tiny experimental ASIC design for efabless/OpenLane fab.,rejunity/zero-to-asic-wrapped-parallax,Verilog,zero-to-asic-wrapped-parallax,2053,4,2023-04-07 12:40:44+00:00,1
13773,423895332,https://github.com/siva12a/ipcores.git,2021-11-02 15:20:28+00:00,A collection of IP's in verilog and chisel for ASIC/FPGA applications,siva12a/ipcores,Verilog,ipcores,571,4,2023-01-10 02:53:30+00:00,1
13774,427753998,https://github.com/Digisky-msi/fpga.git,2021-11-13 19:24:53+00:00,all FPGA sources,Digisky-msi/fpga,Verilog,fpga,239,4,2024-07-31 02:59:37+00:00,0
13775,427809984,https://github.com/duskmoon314/THUEE_CSL.git,2021-11-14 01:20:42+00:00,Verilog source code for THUEE course Communication System Laboratory,duskmoon314/THUEE_CSL,Verilog,THUEE_CSL,11,3,2024-05-30 06:21:22+00:00,1
13776,429232433,https://github.com/henrikhemnes/CMOS-Camera-Sensor.git,2021-11-17 23:29:48+00:00,,henrikhemnes/CMOS-Camera-Sensor,Verilog,CMOS-Camera-Sensor,189,3,2024-07-31 03:59:36+00:00,0
13777,423107324,https://github.com/borti4938/n64adv_fw.git,2021-10-31 09:45:14+00:00,,borti4938/n64adv_fw,Verilog,n64adv_fw,6948,3,2023-10-10 17:26:18+00:00,2
13778,427425787,https://github.com/pedrorivera/wrapped_OpenPUF.git,2021-11-12 16:27:58+00:00,,pedrorivera/wrapped_OpenPUF,Verilog,wrapped_OpenPUF,826,3,2023-04-23 23:56:48+00:00,1
13779,424713866,https://github.com/mbelissary1/OoO_SC.git,2021-11-04 19:21:34+00:00,Out-of-Order Superscalar Processor for ECE 552,mbelissary1/OoO_SC,Verilog,OoO_SC,40036,3,2022-11-15 10:53:34+00:00,1
13780,427305858,https://github.com/mattvenn/wrapped_wishbone_demo.git,2021-11-12 09:43:21+00:00,,mattvenn/wrapped_wishbone_demo,Verilog,wrapped_wishbone_demo,450,3,2024-09-20 07:51:37+00:00,1
13781,423693009,https://github.com/nobodymx/CPU-design-verilog-FPGA.git,2021-11-02 03:19:20+00:00,Design and implement a CPU with verilog on FPGA,nobodymx/CPU-design-verilog-FPGA,Verilog,CPU-design-verilog-FPGA,3127,3,2022-10-11 01:27:27+00:00,0
13782,423939251,https://github.com/YangZiyi121/GoldMiner_Verilog_VGA.git,2021-11-02 17:32:45+00:00,CS294O,YangZiyi121/GoldMiner_Verilog_VGA,Verilog,GoldMiner_Verilog_VGA,21078,3,2023-05-30 18:18:55+00:00,1
13783,425619489,https://github.com/ayandeephazra/Computer_Architecture_and_Verilog.git,2021-11-07 21:24:51+00:00,Compilation of my Computer Architrcture and Verilog Courses at UW. Documentation for the code included in the individual directories.,ayandeephazra/Computer_Architecture_and_Verilog,Verilog,Computer_Architecture_and_Verilog,60044,3,2024-08-31 12:58:58+00:00,0
13784,428503830,https://github.com/A-zero-two-A/Verilog-CG-Works.git,2021-11-16 03:26:54+00:00,CG verilog homeworks,A-zero-two-A/Verilog-CG-Works,Verilog,Verilog-CG-Works,44766,3,2024-10-14 13:02:40+00:00,0
13785,429462627,https://github.com/akankshac-073/MIPS-5-stage-pipelined-control-and-datapath.git,2021-11-18 14:33:28+00:00,"Implementation of a 32-bit 5 stage Pipelined MIPS Processor using RTL coding in Verilog on ModelSim simulator. The processor datapath and control units are designed for Arithmetic and Logical instructions (all r-type instructions + addi, andi, ori, slti), Data transfer instructions (lw, sw), Branch and jump instructions (beq, j). Forwarding control, hazard detection and stalling units are also implemented to improve the efficiency of the pipeline. The designed processor can be tested by initializing the instruction memory with test instructions and obtaining the corresponding register contents by generating waveforms on ModelSim.",akankshac-073/MIPS-5-stage-pipelined-control-and-datapath,Verilog,MIPS-5-stage-pipelined-control-and-datapath,21,3,2024-09-02 07:07:53+00:00,1
13786,427096163,https://github.com/WenbinTeng/picoLoongArch.git,2021-11-11 18:03:04+00:00,A pico LoongArch CPU,WenbinTeng/picoLoongArch,Verilog,picoLoongArch,6,3,2024-10-09 12:11:16+00:00,0
13787,424692894,https://github.com/Shroubovak/FPGA_Modbus_RTU.git,2021-11-04 18:06:01+00:00,,Shroubovak/FPGA_Modbus_RTU,Verilog,FPGA_Modbus_RTU,548,3,2023-12-13 11:25:42+00:00,1
13788,425302892,https://github.com/jmaselbas/risk.v.git,2021-11-06 17:14:39+00:00,,jmaselbas/risk.v,Verilog,risk.v,98,3,2024-02-02 17:54:30+00:00,2
13789,425377799,https://github.com/Nicholas1812216/fixed_point_goldschmidt_division.git,2021-11-07 00:17:58+00:00,A parametrizable verilog implementation of the Goldschmidt division algorithm.,Nicholas1812216/fixed_point_goldschmidt_division,Verilog,fixed_point_goldschmidt_division,2850,3,2024-06-13 00:50:31+00:00,0
13790,427414354,https://github.com/pedrorivera/OpenPUF.git,2021-11-12 15:49:40+00:00,Experimental RTL to attempt a silicon implementation of a delay-based physically unclonable function with the OpenLANE toolchain,pedrorivera/OpenPUF,Verilog,OpenPUF,29,3,2023-04-07 12:41:55+00:00,1
13791,424330917,https://github.com/Obijuan/FemtoRV-learn.git,2021-11-03 18:05:10+00:00,"Learning about the FemtoRV processor, by Bruno Levy",Obijuan/FemtoRV-learn,Verilog,FemtoRV-learn,529,3,2023-12-05 11:21:33+00:00,0
13792,428334706,https://github.com/andrewattwood/fuserisc2.git,2021-11-15 16:13:40+00:00,,andrewattwood/fuserisc2,Verilog,fuserisc2,48508,3,2024-01-12 18:24:17+00:00,1
13793,426766726,https://github.com/Taurus-ZSZ/storey_peak_proj.git,2021-11-10 20:27:27+00:00,,Taurus-ZSZ/storey_peak_proj,Verilog,storey_peak_proj,7074,2,2022-07-29 14:18:29+00:00,0
13794,429401000,https://github.com/oliviawu77/Conv1D.git,2021-11-18 11:19:37+00:00,Conv1D Hardware,oliviawu77/Conv1D,Verilog,Conv1D,26,2,2024-04-23 09:26:15+00:00,0
13795,423412549,https://github.com/0xtaruhi/PlaneWar.git,2021-11-01 09:48:13+00:00,,0xtaruhi/PlaneWar,Verilog,PlaneWar,13184,2,2023-05-26 13:52:59+00:00,0
13796,423598865,https://github.com/pbing/CORDIC_BSV.git,2021-11-01 19:57:46+00:00,Synthesizeable CORDIC processor in Bluespec SystemVerilog (BSV),pbing/CORDIC_BSV,Verilog,CORDIC_BSV,134,2,2023-06-24 08:41:29+00:00,0
13797,425205387,https://github.com/David-Kaufman/Verilog-Stepper-Motor.git,2021-11-06 09:36:20+00:00,A Verilog program to control a stepper motor using Altera Cyclone 2 FPGA,David-Kaufman/Verilog-Stepper-Motor,Verilog,Verilog-Stepper-Motor,1256,2,2024-09-24 11:37:10+00:00,0
13798,425480304,https://github.com/Leon-Parepko/FPGA-CoProcessor.git,2021-11-07 11:06:56+00:00,Tensor coprocessor (accelerator) on an FPGA.,Leon-Parepko/FPGA-CoProcessor,Verilog,FPGA-CoProcessor,8930,2,2023-02-08 17:25:46+00:00,0
13799,428149048,https://github.com/Twinkle-oss/The-frequency-adjustable-DDS-comes-with-a-PWM-controller-with-a-controlled-duty-rate.git,2021-11-15 06:33:36+00:00,"The DDS frequency control register can load and store the user-entered frequency control code serially or in parallel, while the phase accumulator adds phases to each clock cycle according to the frequency control code to obtain a phase value, and the sine calculator calculates the digitized sine wave amplitude for that phase value",Twinkle-oss/The-frequency-adjustable-DDS-comes-with-a-PWM-controller-with-a-controlled-duty-rate,Verilog,The-frequency-adjustable-DDS-comes-with-a-PWM-controller-with-a-controlled-duty-rate,24,2,2024-02-01 10:51:35+00:00,0
13800,425050452,https://github.com/parmAshu/spi-io-expander.git,2021-11-05 18:39:19+00:00,THIS REPOSITORY CONTAINS DESIGN FILES FOR SPI TO 32 DIGITAL IO EXPANSION MODULE,parmAshu/spi-io-expander,Verilog,spi-io-expander,64,2,2024-04-05 15:13:00+00:00,0
13801,423869364,https://github.com/hydra-genetics/qc.git,2021-11-02 14:09:53+00:00,Collection of rules performing QC and generating reports.,hydra-genetics/qc,Verilog,qc,15569,2,2024-09-16 09:37:48+00:00,1
13802,428775650,https://github.com/zipper-bus-optimizations/zipper-npb-posit.git,2021-11-16 18:45:04+00:00,,zipper-bus-optimizations/zipper-npb-posit,Verilog,zipper-npb-posit,12827,2,2024-10-22 18:41:15+00:00,0
13803,429137350,https://github.com/magicjellybeanfpga/ASU-FAST_GPIO.git,2021-11-17 17:21:31+00:00,,magicjellybeanfpga/ASU-FAST_GPIO,Verilog,ASU-FAST_GPIO,1292,2,2024-03-04 11:31:30+00:00,0
13804,427428150,https://github.com/cksc33milktea/DSD_project.git,2021-11-12 16:36:09+00:00,,cksc33milktea/DSD_project,Verilog,DSD_project,944,2,2022-01-06 05:16:34+00:00,0
13805,423590717,https://github.com/Manuel-Sphe/EEE_WP6.git,2021-11-01 19:28:07+00:00,,Manuel-Sphe/EEE_WP6,Verilog,EEE_WP6,4,2,2023-04-11 15:41:40+00:00,0
13806,423057975,https://github.com/grantnedwards/CNN_Project_ASIC.git,2021-10-31 05:05:18+00:00,,grantnedwards/CNN_Project_ASIC,Verilog,CNN_Project_ASIC,1116,2,2022-11-09 16:03:03+00:00,0
13807,429095334,https://github.com/ArnaudOLIVO/ImageSensor.git,2021-11-17 15:15:13+00:00,"Realisation of a 2 by 2 pixel sensor in verilog with a pixel sensor model in spice based on ""A 10 000 Frames/s CMOS Digital Pixel Sensor” by  Kleinfelder, Lim, Liu, Gamal and on the repository Wulffern/Dicex by Wulffern Carsten",ArnaudOLIVO/ImageSensor,Verilog,ImageSensor,850,2,2024-01-01 04:15:49+00:00,0
13808,427041400,https://github.com/manili/vsdbabysoc_mpw3.git,2021-11-11 15:01:12+00:00,,manili/vsdbabysoc_mpw3,Verilog,vsdbabysoc_mpw3,107130,2,2022-03-31 03:34:52+00:00,0
13809,423270459,https://github.com/ameetgohil/mpw3-nco.git,2021-10-31 22:04:04+00:00,NCO on mpw3 (group submission),ameetgohil/mpw3-nco,Verilog,mpw3-nco,6277,2,2023-04-07 12:36:38+00:00,1
13810,427629442,https://github.com/siq1115/FPGA_FM_AM.git,2021-11-13 10:07:11+00:00,,siq1115/FPGA_FM_AM,Verilog,FPGA_FM_AM,8,2,2024-03-26 15:51:09+00:00,1
13811,425106492,https://github.com/tsarquis88/Eclypse-Z7_ADC-DAC.git,2021-11-05 23:05:57+00:00,Verilog-pure example design of ADC1411 and DAC1411 on Eclypse Z7 FPGA,tsarquis88/Eclypse-Z7_ADC-DAC,Verilog,Eclypse-Z7_ADC-DAC,27,2,2024-05-03 01:30:49+00:00,0
13812,425298937,https://github.com/FilipeGomesMelo/HardwareProject.git,2021-11-06 16:57:22+00:00,,FilipeGomesMelo/HardwareProject,Verilog,HardwareProject,119,2,2023-10-18 18:51:39+00:00,0
13813,423847786,https://github.com/shadowcode-io/picorv32-vivado-ip.git,2021-11-02 13:08:59+00:00,PicoRV32 packaged to use in Vivado IP Integrator,shadowcode-io/picorv32-vivado-ip,Verilog,picorv32-vivado-ip,29,2,2022-11-01 03:21:23+00:00,0
13814,423499826,https://github.com/brsf11/e902SoC.git,2021-11-01 14:39:03+00:00,a course design work implemented with xuantie opene902,brsf11/e902SoC,Verilog,e902SoC,784,2,2022-02-27 04:54:24+00:00,1
13815,426072575,https://github.com/JiaxuanCai/Digital_Logic_Homeworks-Labs.git,2021-11-09 03:03:37+00:00,Fall 2019-2020 Digital Logic course homeworks and labs -- Chongqing University. Include my source codes and lab reports.,JiaxuanCai/Digital_Logic_Homeworks-Labs,Verilog,Digital_Logic_Homeworks-Labs,6478,2,2021-12-08 06:36:25+00:00,0
13816,424943265,https://github.com/david-shmailov/Digital-Design-and-Logic-Synthesis_project.git,2021-11-05 12:37:55+00:00,Digital Design and Logic Synthesis course final project,david-shmailov/Digital-Design-and-Logic-Synthesis_project,Verilog,Digital-Design-and-Logic-Synthesis_project,190,2,2024-09-30 05:43:53+00:00,0
13817,429542254,https://github.com/ThomasBruflot/Project-TFE4152-H21.git,2021-11-18 18:45:37+00:00,SPICE and Verilog files used in the project. The project is in relation to the course design of integrated circuits.,ThomasBruflot/Project-TFE4152-H21,Verilog,Project-TFE4152-H21,1355,2,2023-02-10 10:21:51+00:00,1
13818,423854099,https://github.com/lhrodovalho/sscs-pico-afe-vco-vga.git,2021-11-02 13:26:31+00:00,,lhrodovalho/sscs-pico-afe-vco-vga,Verilog,sscs-pico-afe-vco-vga,11581,2,2023-11-09 16:01:44+00:00,1
13819,428057238,https://github.com/nbstrong/DE1_SoC_Computer.git,2021-11-14 22:34:39+00:00,,nbstrong/DE1_SoC_Computer,Verilog,DE1_SoC_Computer,123595,2,2024-09-09 18:01:51+00:00,0
13820,429253869,https://github.com/tim-wt-hsu/cvsd.git,2021-11-18 01:17:17+00:00,,tim-wt-hsu/cvsd,Verilog,cvsd,95503,2,2023-08-17 11:57:18+00:00,1
13821,426339484,https://github.com/lnis-uofu/tsmc_template.git,2021-11-09 18:21:31+00:00,,lnis-uofu/tsmc_template,Verilog,tsmc_template,118,2,2023-08-10 15:16:55+00:00,1
13822,424954355,https://github.com/Shaanukstar123/IAC-Lab.git,2021-11-05 13:16:51+00:00,,Shaanukstar123/IAC-Lab,Verilog,IAC-Lab,332,1,2023-11-11 02:30:33+00:00,1
13823,429114639,https://github.com/mmahdi98/SystolicArrayConvolution.git,2021-11-17 16:11:34+00:00,"Implementation of Systolic Array Architecture for 2D Convolution, Designed by HT Kung et. al.",mmahdi98/SystolicArrayConvolution,Verilog,SystolicArrayConvolution,338,1,2021-11-30 06:06:55+00:00,1
13824,428819669,https://github.com/lhn1703/fpu_16bit.git,2021-11-16 21:30:25+00:00,ECE 176 final project,lhn1703/fpu_16bit,Verilog,fpu_16bit,3017,1,2022-07-22 20:19:00+00:00,0
13825,426361528,https://github.com/jukkanghost2/tp3-mips.git,2021-11-09 19:35:36+00:00,Trabajo Practico MIPS,jukkanghost2/tp3-mips,Verilog,tp3-mips,1726,1,2021-12-14 21:42:13+00:00,1
13826,423258095,https://github.com/upadhayush/PCI-Bus-Arbiter.git,2021-10-31 20:53:19+00:00,Verilog implementation of a PCI Bus Arbiter for arbitrating four processors ,upadhayush/PCI-Bus-Arbiter,Verilog,PCI-Bus-Arbiter,2,1,2023-05-17 06:08:54+00:00,0
13827,429374844,https://github.com/Watchdog069/Verilog-Example-Codes.git,2021-11-18 09:47:37+00:00,Contains example codes in verilog with testbenches. To be run in CLI using IcarusVerilog Compiler.,Watchdog069/Verilog-Example-Codes,Verilog,Verilog-Example-Codes,11,1,2022-04-09 23:45:39+00:00,0
13828,426316190,https://github.com/bluewww/openc906.git,2021-11-09 17:04:46+00:00,OpenXuantie - OpenC906 Core ,bluewww/openc906,Verilog,openc906,5635,1,2021-11-17 11:03:35+00:00,0
13829,424560674,https://github.com/tsedlmeier/sinwave-generator.git,2021-11-04 10:51:55+00:00,FPGA Mudulated Sinewave Generator using LUT ,tsedlmeier/sinwave-generator,Verilog,sinwave-generator,2797,1,2024-07-07 08:31:41+00:00,0
13830,423827267,https://github.com/SultanShadow/SSCS-2021-Pakistan.git,2021-11-02 12:03:21+00:00,This submission is a merger of the following SSCS PICO projects:  https://efabless.com/projects/298  https://efabless.com/projects/303  https://efabless.com/projects/306,SultanShadow/SSCS-2021-Pakistan,Verilog,SSCS-2021-Pakistan,304620,1,2022-04-13 23:50:28+00:00,0
13831,426483722,https://github.com/Nicholas1812216/AES_256_ECB_verilog_implementation.git,2021-11-10 04:29:03+00:00,A verilog implementation of AES 256 ECB.,Nicholas1812216/AES_256_ECB_verilog_implementation,Verilog,AES_256_ECB_verilog_implementation,737,1,2022-07-20 19:44:52+00:00,0
13832,426864978,https://github.com/shade-12/digital-systems-design.git,2021-11-11 04:02:51+00:00,"Assignment solutions for CPEN 311 Digital Systems Design course at UBC, Fall 2020.",shade-12/digital-systems-design,Verilog,digital-systems-design,57114,1,2023-04-13 04:37:49+00:00,0
13833,428121182,https://github.com/tkamucheka/CSCE4114-ip-repo.git,2021-11-15 04:22:35+00:00,IP Repository for CSCE 4114/5114 Embedded Systems,tkamucheka/CSCE4114-ip-repo,Verilog,CSCE4114-ip-repo,138,1,2021-11-17 19:34:57+00:00,0
13834,423689405,https://github.com/BryanOrabutt/ese461_pro.git,2021-11-02 03:02:24+00:00,Machine Learning Accelerator project for ESE 461,BryanOrabutt/ese461_pro,Verilog,ese461_pro,13474,1,2023-07-04 21:39:23+00:00,0
13835,427887365,https://github.com/pranav-nb/verilog_tutorial.git,2021-11-14 09:33:21+00:00,This repo is basically where I dump all my verilog code used in my verilog course.,pranav-nb/verilog_tutorial,Verilog,verilog_tutorial,12,1,2023-05-19 03:30:16+00:00,7
13836,423463499,https://github.com/albertfan1120/DC_LAB_NTU_2020Fall.git,2021-11-01 12:51:49+00:00,,albertfan1120/DC_LAB_NTU_2020Fall,Verilog,DC_LAB_NTU_2020Fall,52205,1,2024-07-27 17:16:51+00:00,0
13837,425357922,https://github.com/aozgaa/riscv.git,2021-11-06 22:02:34+00:00,,aozgaa/riscv,Verilog,riscv,6,1,2021-11-10 08:40:14+00:00,0
13838,429111960,https://github.com/Wenlong-Qi/test_MNIST_IP.git,2021-11-17 16:03:20+00:00,,Wenlong-Qi/test_MNIST_IP,Verilog,test_MNIST_IP,378,1,2022-03-18 21:44:04+00:00,0
13839,427870679,https://github.com/XuBao1/HDLBits_Answer.git,2021-11-14 08:01:43+00:00,留作Verilog学习笔记,XuBao1/HDLBits_Answer,Verilog,HDLBits_Answer,67,1,2021-11-14 08:47:43+00:00,1
13840,424925185,https://github.com/gsriharsha29/Implementing-Folded-Architecture-of-IIR-filter.git,2021-11-05 11:31:01+00:00,Verilog code for folded architecture of IIR filter (y[n]=ay[n-3]+by[n-5]+x[n]) and verifying the outputs for different inputs,gsriharsha29/Implementing-Folded-Architecture-of-IIR-filter,Verilog,Implementing-Folded-Architecture-of-IIR-filter,45,1,2023-02-03 09:11:58+00:00,0
13841,425862209,https://github.com/odypapadakis/Thesis_HDL.git,2021-11-08 14:07:39+00:00,Implementation of a multicore system based on the MIPS32 processor,odypapadakis/Thesis_HDL,Verilog,Thesis_HDL,1278,1,2023-01-28 15:12:08+00:00,0
13842,427163843,https://github.com/majdbiw4200/Pong_Game_FPGA.git,2021-11-11 22:42:27+00:00,,majdbiw4200/Pong_Game_FPGA,Verilog,Pong_Game_FPGA,1899,1,2022-05-20 20:36:18+00:00,0
13843,427912108,https://github.com/hoglet67/rc_transmitter.git,2021-11-14 11:39:38+00:00,A simple 2-channel 27MHz AM radio control transmitter for testing purposes,hoglet67/rc_transmitter,Verilog,rc_transmitter,7,1,2022-05-26 02:35:19+00:00,0
13844,426771008,https://github.com/jeffreyyunz/Verilog-HDL-Library.git,2021-11-10 20:43:34+00:00,Save my Verilog HDL implementation project,jeffreyyunz/Verilog-HDL-Library,,Verilog-HDL-Library,24947,1,2022-08-29 15:32:42+00:00,0
13845,429402147,https://github.com/akilesh1102/Switching-Median-Filter.git,2021-11-18 11:23:32+00:00,This project mainly discusses about the design of switching median filter using Very Large Scale Integration architecture for removal of  Salt and pepper noise in an image,akilesh1102/Switching-Median-Filter,Verilog,Switching-Median-Filter,11,1,2021-12-02 16:33:02+00:00,0
13846,429531363,https://github.com/River911009/learnFPGA.git,2021-11-18 18:06:41+00:00,,River911009/learnFPGA,Verilog,learnFPGA,4,1,2022-06-14 09:23:39+00:00,0
13847,427455601,https://github.com/connorchiang/Finite-state-machine.git,2021-11-12 18:14:10+00:00,,connorchiang/Finite-state-machine,Verilog,Finite-state-machine,4356,1,2021-11-13 18:23:46+00:00,0
13848,427262016,https://github.com/hbbr0312/single_cycle.git,2021-11-12 06:55:39+00:00,Design the ISA for a stack machine,hbbr0312/single_cycle,Verilog,single_cycle,16,1,2022-05-04 12:40:52+00:00,0
13849,424315481,https://github.com/UsamaAyub-EE/Single-Cycle-RISC-V-Processor-with-5-stage-pipeline.git,2021-11-03 17:14:19+00:00,Single cycle RISC-V processor with four stage pipeline without hazard control unit,UsamaAyub-EE/Single-Cycle-RISC-V-Processor-with-5-stage-pipeline,Verilog,Single-Cycle-RISC-V-Processor-with-5-stage-pipeline,17,1,2021-12-14 08:49:18+00:00,0
13850,427915677,https://github.com/AbhilashDatta/RISC-Processor.git,2021-11-14 11:56:59+00:00,"This is a single cycle processor, which processes each instruction in single clock cycle, working on Instruction Set Architecture (ISA) specified in the documentation.",AbhilashDatta/RISC-Processor,Verilog,RISC-Processor,2064,1,2022-11-08 17:49:57+00:00,0
13851,427662172,https://github.com/GLYgly-yiyi/Keywords_recognize.git,2021-11-13 12:44:03+00:00,,GLYgly-yiyi/Keywords_recognize,Verilog,Keywords_recognize,162,1,2022-01-24 12:14:29+00:00,0
13852,428944995,https://github.com/crystal-catherine/cpu.git,2021-11-17 07:16:05+00:00,cpu,crystal-catherine/cpu,Verilog,cpu,2731,1,2021-11-24 13:51:21+00:00,0
13853,428574496,https://github.com/UsamaAyub-EE/RISC-V-Processor-with-5-stage-pipeline-and-hazard-controller.git,2021-11-16 08:26:18+00:00,,UsamaAyub-EE/RISC-V-Processor-with-5-stage-pipeline-and-hazard-controller,Verilog,RISC-V-Processor-with-5-stage-pipeline-and-hazard-controller,9,1,2021-12-14 08:49:17+00:00,0
13854,425439440,https://github.com/n24bass/TangPriMER_DaliClock.git,2021-11-07 07:25:23+00:00,The 80s Dali Clock for the Tang PriMER,n24bass/TangPriMER_DaliClock,Verilog,TangPriMER_DaliClock,17,1,2023-06-27 02:48:30+00:00,0
13855,423895671,https://github.com/chenshushi/CNN_ON_FPGA_RTL.git,2021-11-02 15:21:27+00:00,,chenshushi/CNN_ON_FPGA_RTL,Verilog,CNN_ON_FPGA_RTL,7,1,2022-03-02 03:25:51+00:00,0
13856,426286934,https://github.com/bluewww/opene906.git,2021-11-09 15:40:53+00:00,OpenXuantie - OpenE906 Core ,bluewww/opene906,Verilog,opene906,4637,1,2021-11-17 11:03:35+00:00,0
13857,428562263,https://github.com/alan861130/VLSI-testing.git,2021-11-16 07:42:57+00:00,Course taken in NTHU 2021 fall,alan861130/VLSI-testing,Verilog,VLSI-testing,2019,1,2023-12-19 06:21:21+00:00,0
13858,424534178,https://github.com/hhn17/Single-Cycle-Datapath.git,2021-11-04 09:14:16+00:00,,hhn17/Single-Cycle-Datapath,Verilog,Single-Cycle-Datapath,18,1,2024-03-25 09:50:38+00:00,0
13859,427522409,https://github.com/SSSM0602/CSEE-4270-Final-Project.git,2021-11-12 23:27:10+00:00,,SSSM0602/CSEE-4270-Final-Project,Verilog,CSEE-4270-Final-Project,1,1,2021-11-12 23:31:04+00:00,1
13860,429242866,https://github.com/Nicholas1812216/CORDIC_implementation.git,2021-11-18 00:22:52+00:00,A fixed point implementation of the CORDIC algorithm that accepts a range of inputs (pi/2 to 0) in radians in signed Q2.15 format.,Nicholas1812216/CORDIC_implementation,Verilog,CORDIC_implementation,1791,1,2022-07-20 19:44:43+00:00,0
13861,429233161,https://github.com/clefspear/Verilog-Projects.git,2021-11-17 23:33:15+00:00,,clefspear/Verilog-Projects,Verilog,Verilog-Projects,4557,1,2021-11-30 05:13:35+00:00,0
13862,428146609,https://github.com/lidiofidelis/DIGITAL-PICTURE-FRAME-WITH-INFRARED-CONTROL.git,2021-11-15 06:23:31+00:00,,lidiofidelis/DIGITAL-PICTURE-FRAME-WITH-INFRARED-CONTROL,Verilog,DIGITAL-PICTURE-FRAME-WITH-INFRARED-CONTROL,397,1,2024-04-23 13:09:58+00:00,0
13863,426058216,https://github.com/Centric205/ARM-CPU-Simulation.git,2021-11-09 02:00:16+00:00,"Simulation of multi-stage, multi-instruction data path pipelines based on ARM LEG V8 CPU Architecture",Centric205/ARM-CPU-Simulation,,ARM-CPU-Simulation,27,1,2023-10-10 03:28:43+00:00,0
13864,429572190,https://github.com/jianshitansuantong233/ee216a_final_project.git,2021-11-18 20:35:46+00:00,,jianshitansuantong233/ee216a_final_project,Verilog,ee216a_final_project,45765,1,2021-11-28 21:15:53+00:00,0
13865,424131148,https://github.com/immoro/CPE.git,2021-11-03 07:37:22+00:00,Code sharing for communication principle experiment,immoro/CPE,Verilog,CPE,8,1,2021-11-03 08:22:30+00:00,0
13866,425388911,https://github.com/kathalsol/Proyecto2-Digitales2.git,2021-11-07 01:42:22+00:00,,kathalsol/Proyecto2-Digitales2,Verilog,Proyecto2-Digitales2,4404,1,2021-11-27 05:32:40+00:00,1
13867,426336422,https://github.com/bluewww/openc910.git,2021-11-09 18:11:11+00:00,OpenXuantie - OpenC910 Core ,bluewww/openc910,Verilog,openc910,7613,1,2022-02-16 12:01:36+00:00,2
13868,428105989,https://github.com/nbstrong/DE2_115_Computer.git,2021-11-15 03:07:07+00:00,,nbstrong/DE2_115_Computer,Verilog,DE2_115_Computer,9332,1,2022-02-05 05:26:17+00:00,0
13869,428015905,https://github.com/wataru030-XIAOHEI/FPGAdasai.git,2021-11-14 19:03:20+00:00,the files of the fpga games,wataru030-XIAOHEI/FPGAdasai,Verilog,FPGAdasai,77,1,2022-02-19 14:56:15+00:00,0
13870,427739733,https://github.com/Perriex/Fibonacci-with-verilog.git,2021-11-13 18:14:03+00:00,CAD_Phase2,Perriex/Fibonacci-with-verilog,Verilog,Fibonacci-with-verilog,2660,1,2022-08-30 16:35:37+00:00,0
13871,425827187,https://github.com/michael-cummins/mini-ALU.git,2021-11-08 12:23:49+00:00,Minature ALU that performs different arithmetic operations on two 6 bit numbers for each three bit fxn number.,michael-cummins/mini-ALU,Verilog,mini-ALU,2674,1,2021-11-14 13:56:28+00:00,0
13872,425157602,https://github.com/boilerplate-language/boilerplate-verilog.git,2021-11-06 04:45:32+00:00,Template for verilog,boilerplate-language/boilerplate-verilog,Verilog,boilerplate-verilog,397,1,2023-12-20 01:24:19+00:00,0
13873,437357853,https://github.com/suisuisi/FPGAandCNN.git,2021-12-11 18:22:43+00:00,基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现,suisuisi/FPGAandCNN,Verilog,FPGAandCNN,61550,270,2024-10-27 08:40:37+00:00,64
13874,437890229,https://github.com/Fraunhofer-IMS/airisc_core_complex.git,2021-12-13 13:47:44+00:00,Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.,Fraunhofer-IMS/airisc_core_complex,Verilog,airisc_core_complex,82882,82,2024-10-21 06:40:19+00:00,18
13875,439005975,https://github.com/Dazhuzhu-github/systolic-array.git,2021-12-16 13:50:03+00:00,verilog实现TPU中的脉动阵列计算卷积的module,Dazhuzhu-github/systolic-array,Verilog,systolic-array,1188,67,2024-10-09 08:19:42+00:00,6
13876,437425017,https://github.com/shawn110285/Cookabarra.git,2021-12-12 01:14:23+00:00,"a training-target implementation of rv32im, designed to be simple and easy to understand",shawn110285/Cookabarra,Verilog,Cookabarra,3133,54,2024-09-10 05:45:11+00:00,12
13877,436253691,https://github.com/8krisv/CNN-ACCELERATOR.git,2021-12-08 13:16:21+00:00,Hardware accelerator for convolutional neural networks,8krisv/CNN-ACCELERATOR,Verilog,CNN-ACCELERATOR,136876,25,2024-10-22 15:55:41+00:00,6
13878,440642686,https://github.com/Hank0626/FPGA-Game-Design.git,2021-12-21 20:30:07+00:00,Fireboy & Water Girl in the Forest Temple implemented on an FPGA board for UIUC's ECE385 Digital Systems Laboratory.,Hank0626/FPGA-Game-Design,Verilog,FPGA-Game-Design,407285,24,2023-11-03 13:17:54+00:00,1
13879,440264724,https://github.com/Wren6991/ChristmasSoC.git,2021-12-20 18:11:12+00:00,"Dual-core RISC-V SoC with JTAG, atomics, SDRAM",Wren6991/ChristmasSoC,Verilog,ChristmasSoC,166,23,2024-10-20 11:34:55+00:00,2
13880,435344254,https://github.com/rumengshanhe/ADPLL_base_Verilog.git,2021-12-06 03:08:56+00:00,基于Verilog实现的全数字锁相环,rumengshanhe/ADPLL_base_Verilog,Verilog,ADPLL_base_Verilog,3655,23,2024-10-08 12:35:23+00:00,6
13881,431380303,https://github.com/Winters123/FastRMT.git,2021-11-24 07:02:34+00:00,"Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.",Winters123/FastRMT,Verilog,FastRMT,19034,22,2024-09-24 11:41:25+00:00,3
13882,431098710,https://github.com/BalaDhinesh/Accelerating_Standard_and_Modified_AES128.git,2021-11-23 12:50:34+00:00,Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms,BalaDhinesh/Accelerating_Standard_and_Modified_AES128,Verilog,Accelerating_Standard_and_Modified_AES128,4234,22,2024-10-11 09:16:20+00:00,5
13883,437594352,https://github.com/antonson-j1/SHA256-Accelerator-Hardware.git,2021-12-12 16:16:10+00:00,"This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU. The project focuses on multiple implementations of the accelerator with gradual improvements through spatial pre-computation techniques and pipelining. The SHA256 accelerators are implemented using Verilog and synthesized using Yosys Open Synthesis Suite. The optimized designs are then compared with a base-line C implementation in software. Hash functions are used to securely store passwords, to quickly store and retrive data, and also to check if a file/message is corrupted.",antonson-j1/SHA256-Accelerator-Hardware,Verilog,SHA256-Accelerator-Hardware,3843,20,2024-10-07 20:17:00+00:00,2
13884,437677776,https://github.com/jessepalomera/10G_EthernetMAC_SystemVerilog_OOP.git,2021-12-12 23:12:28+00:00,Final Project for my course in Advanced Verification with SystemVerilog OOP,jessepalomera/10G_EthernetMAC_SystemVerilog_OOP,Verilog,10G_EthernetMAC_SystemVerilog_OOP,1219,20,2024-09-18 08:48:02+00:00,3
13885,432661124,https://github.com/spark2k06/next186lite_graphics_gremlin.git,2021-11-28 08:44:24+00:00,Next186 PC-XT with Graphics Gremlin,spark2k06/next186lite_graphics_gremlin,Verilog,next186lite_graphics_gremlin,26293,17,2024-08-22 16:54:56+00:00,1
13886,435881362,https://github.com/TheSonders/USBKeyboard.git,2021-12-07 12:59:41+00:00,Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.,TheSonders/USBKeyboard,Verilog,USBKeyboard,152,16,2024-09-16 19:01:55+00:00,5
13887,434037801,https://github.com/CustomizableComputingLab/Nexysvideo_wujian100.git,2021-12-02 01:06:19+00:00,,CustomizableComputingLab/Nexysvideo_wujian100,Verilog,Nexysvideo_wujian100,15208,14,2024-07-27 13:17:38+00:00,2
13888,440502068,https://github.com/phthinh/soric_project.git,2021-12-21 12:02:05+00:00,Source-Opened RISCV for Crypto,phthinh/soric_project,Verilog,soric_project,639543,14,2024-10-16 06:18:59+00:00,3
13889,434603560,https://github.com/bluesceada/iscas89_hl_verilog.git,2021-12-03 13:20:08+00:00,"Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without ""DFF"")",bluesceada/iscas89_hl_verilog,Verilog,iscas89_hl_verilog,369,13,2024-09-12 16:31:25+00:00,2
13890,439936255,https://github.com/mattvenn/zero_to_asic_mpw4.git,2021-12-19 18:17:57+00:00,,mattvenn/zero_to_asic_mpw4,Verilog,zero_to_asic_mpw4,337036,13,2024-03-19 13:26:47+00:00,1
13891,431227716,https://github.com/OlegMishin/A1200_8MB_FASTRAM.git,2021-11-23 19:26:51+00:00,8MB FastRAM expansion for Amiga 1200,OlegMishin/A1200_8MB_FASTRAM,Verilog,A1200_8MB_FASTRAM,1702,13,2024-04-23 08:43:07+00:00,1
13892,441932706,https://github.com/ytliu74/RISCV_Verilog.git,2021-12-26 16:14:30+00:00,RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.,ytliu74/RISCV_Verilog,Verilog,RISCV_Verilog,1497,13,2024-09-22 04:16:22+00:00,4
13893,429848251,https://github.com/fluctlight001/Nova132.git,2021-11-19 15:36:22+00:00,A classic five stage pipelined processor,fluctlight001/Nova132,Verilog,Nova132,22,13,2024-08-07 11:05:27+00:00,2
13894,439272659,https://github.com/parnabghosh1004/8-point-2D-DCT.git,2021-12-17 09:07:31+00:00,2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL ,parnabghosh1004/8-point-2D-DCT,Verilog,8-point-2D-DCT,85,12,2024-05-16 11:43:18+00:00,2
13895,430359604,https://github.com/harshithsn/Universal-Shift-Register.git,2021-11-21 12:27:20+00:00,This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-source EDA tool which gives RTL to GDSII flow.,harshithsn/Universal-Shift-Register,Verilog,Universal-Shift-Register,131,10,2024-10-17 20:13:37+00:00,1
13896,430422183,https://github.com/electronicayciencia/verilog-vga.git,2021-11-21 16:39:36+00:00,"Learn how to control a LCD with a FPGA making a serial console. Basic patterns, images, text and, finally, a serial terminal.",electronicayciencia/verilog-vga,Verilog,verilog-vga,1076,10,2024-09-15 15:20:46+00:00,2
13897,439247652,https://github.com/Teddy-van-Jerry/ARM_Lite.git,2021-12-17 07:30:40+00:00,A lite version of ARM CPU that extends ARM LEGv8,Teddy-van-Jerry/ARM_Lite,Verilog,ARM_Lite,2963,9,2024-08-22 19:20:55+00:00,1
13898,431468755,https://github.com/shuiki/Static-Pipeline-CPU54.git,2021-11-24 12:06:28+00:00,54条Mips指令静态流水线CPU，verilog实现,shuiki/Static-Pipeline-CPU54,Verilog,Static-Pipeline-CPU54,40,9,2024-07-17 10:42:40+00:00,0
13899,437933635,https://github.com/mostafa-elgendy22/Home-Automation-System.git,2021-12-13 15:53:13+00:00,"System Design, RTL implementation using VHDL, logic synthesis using Oasys tool, and physical design (floor planning, power planning, placement, and routing) using Nitro SoC tool of a home automation system.",mostafa-elgendy22/Home-Automation-System,Verilog,Home-Automation-System,64838,8,2024-09-30 05:42:59+00:00,1
13900,441216763,https://github.com/Robin-WZQ/32bit-ALU.git,2021-12-23 15:10:26+00:00,32位ALU加法器（verilog），支持加法并行方式和真串行方式，6种运算（算术运算和逻辑运算），能够输出结果和4个标志位。,Robin-WZQ/32bit-ALU,Verilog,32bit-ALU,574,8,2024-01-15 04:49:29+00:00,1
13901,435710407,https://github.com/fluctlight001/Nova132A.git,2021-12-07 01:58:22+00:00,基于Nova132优化的七级流水线处理器,fluctlight001/Nova132A,Verilog,Nova132A,28,8,2024-07-04 06:40:44+00:00,0
13902,430001699,https://github.com/W-Mai/Tracking-Car.git,2021-11-20 03:50:53+00:00,基于FPGA的循迹小车,W-Mai/Tracking-Car,Verilog,Tracking-Car,63,8,2023-10-13 03:38:07+00:00,4
13903,431815275,https://github.com/nguyendao-uom/fuserisc_ver2.git,2021-11-25 11:09:58+00:00,FuseRISC - A dual core eFPGA DISC enabled SoC,nguyendao-uom/fuserisc_ver2,Verilog,fuserisc_ver2,232066,7,2023-12-09 04:53:42+00:00,0
13904,435626360,https://github.com/forem1/FPGA.git,2021-12-06 19:46:05+00:00,"Examples, projects and free modules for Cyclone IV (Omdazz)",forem1/FPGA,Verilog,FPGA,65924,7,2024-04-22 01:35:04+00:00,1
13905,430434698,https://github.com/lizhirui/fpga-high-speed-stream-protocol.git,2021-11-21 17:31:24+00:00,This stream transmission protocol is used for data transmission between some fpgas.,lizhirui/fpga-high-speed-stream-protocol,Verilog,fpga-high-speed-stream-protocol,29,7,2023-08-10 01:52:27+00:00,0
13906,431682734,https://github.com/devin-lo/EECS2021-verilog-riscv.git,2021-11-25 01:54:21+00:00,"Completed Verilog Pre-labs for the EECS2021 course at York University, Toronto, Canada",devin-lo/EECS2021-verilog-riscv,Verilog,EECS2021-verilog-riscv,51,7,2023-12-01 21:02:56+00:00,3
13907,429643977,https://github.com/Di5h3z/ECE-564-Convolutional-Neural-Network-Accelerator.git,2021-11-19 02:23:32+00:00,A Verilog implementation of a CNN accelerator.,Di5h3z/ECE-564-Convolutional-Neural-Network-Accelerator,Verilog,ECE-564-Convolutional-Neural-Network-Accelerator,1349,7,2024-05-23 01:51:43+00:00,4
13908,431487364,https://github.com/0xtaruhi/Buceros.git,2021-11-24 13:04:23+00:00,,0xtaruhi/Buceros,Verilog,Buceros,9256,6,2023-06-22 21:39:00+00:00,4
13909,438800627,https://github.com/nic24-rgb/TankBatt.git,2021-12-15 23:20:14+00:00,,nic24-rgb/TankBatt,Verilog,TankBatt,21309,6,2023-11-11 07:28:33+00:00,1
13910,435693244,https://github.com/dualvim/KitEasyFPGA_EP4CE6.git,2021-12-07 00:34:25+00:00,Repositório com material de referência para o kit RZ-EasyFPGA A2.2,dualvim/KitEasyFPGA_EP4CE6,Verilog,KitEasyFPGA_EP4CE6,307408,6,2024-06-10 08:57:31+00:00,2
13911,438937240,https://github.com/dk-min/verilog_study.git,2021-12-16 09:47:09+00:00,,dk-min/verilog_study,Verilog,verilog_study,301,6,2024-10-04 05:31:27+00:00,1
13912,433225833,https://github.com/ntpt7921/Verilog_UDP_TCP.git,2021-11-29 23:14:16+00:00,Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.,ntpt7921/Verilog_UDP_TCP,Verilog,Verilog_UDP_TCP,335,6,2024-08-12 01:42:18+00:00,5
13913,430337995,https://github.com/eriktai/TinyAcc.git,2021-11-21 10:43:46+00:00,This is a project to implement a Neural Network Model with descent functionality,eriktai/TinyAcc,Verilog,TinyAcc,107,6,2024-10-09 09:55:11+00:00,1
13914,440849015,https://github.com/spinsirr/FPGA_Clock.git,2021-12-22 12:22:31+00:00,A Multi-function digital clock,spinsirr/FPGA_Clock,Verilog,FPGA_Clock,8608,6,2024-06-18 08:05:48+00:00,1
13915,434957059,https://github.com/rogerpease/AXIMasterStreamTutorial.git,2021-12-04 16:49:54+00:00,,rogerpease/AXIMasterStreamTutorial,Verilog,AXIMasterStreamTutorial,608,6,2024-09-17 12:21:51+00:00,1
13916,437949903,https://github.com/garmeniakos/Ax-Printed-ML-Classifiers.git,2021-12-13 16:43:28+00:00,Approximate Printed Machine Learning Classifiers,garmeniakos/Ax-Printed-ML-Classifiers,Verilog,Ax-Printed-ML-Classifiers,12022,6,2024-07-22 08:26:10+00:00,2
13917,439379810,https://github.com/aap/fpga11.git,2021-12-17 15:37:16+00:00,FPGA PDP-11 for the PiDP-11 panel,aap/fpga11,Verilog,fpga11,88,6,2024-05-29 00:29:52+00:00,2
13918,433418369,https://github.com/Rzfly/simple_riscv_soft_core.git,2021-11-30 12:15:17+00:00,This is a simple Risc-v core for software simulation on FPGA.,Rzfly/simple_riscv_soft_core,Verilog,simple_riscv_soft_core,4231,6,2024-10-07 13:42:14+00:00,0
13919,429989346,https://github.com/ndyashas/Salaga-RV.git,2021-11-20 02:30:49+00:00,Simple RISC-V CPUs running a baremental ray-tracer program.,ndyashas/Salaga-RV,Verilog,Salaga-RV,905,5,2024-07-06 08:44:44+00:00,0
13920,432384243,https://github.com/dineshannayya/logic_bist.git,2021-11-27 06:14:49+00:00,,dineshannayya/logic_bist,Verilog,logic_bist,455330,5,2024-07-19 05:37:57+00:00,2
13921,441722770,https://github.com/AdamWu1999/AdamRiscv.git,2021-12-25 17:04:10+00:00,five-stage-pipeline riscv processor,AdamWu1999/AdamRiscv,Verilog,AdamRiscv,1632,5,2024-01-11 08:35:38+00:00,1
13922,435443871,https://github.com/rabbitdeng/neural_network_fpga.git,2021-12-06 09:58:12+00:00,using verilog to implement an ANN based on FPGA.,rabbitdeng/neural_network_fpga,Verilog,neural_network_fpga,6,5,2024-08-09 09:59:48+00:00,1
13923,430393260,https://github.com/hongxiaoo/verilog-uart-1.git,2021-11-21 14:43:21+00:00,Uart IP written in Verilog,hongxiaoo/verilog-uart-1,,verilog-uart-1,19,4,2024-03-06 12:17:51+00:00,3
13924,430380889,https://github.com/Mauro2298/Integrated_System_Architecture_Labs.git,2021-11-21 13:55:00+00:00,ISA Labs,Mauro2298/Integrated_System_Architecture_Labs,Verilog,Integrated_System_Architecture_Labs,140036,4,2023-12-16 09:15:22+00:00,0
13925,430156262,https://github.com/robinsonb5/JTAGDemo.git,2021-11-20 16:42:41+00:00,A demonstration of controlling a core remotely over JTAG,robinsonb5/JTAGDemo,Verilog,JTAGDemo,75,4,2022-10-26 07:38:55+00:00,0
13926,434365940,https://github.com/ibraheemalayan/Simple_Computer_Verilog_Part_2.git,2021-12-02 20:31:08+00:00,A simple Von Neumann Computer written in Verilog HDL,ibraheemalayan/Simple_Computer_Verilog_Part_2,Verilog,Simple_Computer_Verilog_Part_2,3972,4,2023-12-28 09:18:44+00:00,0
13927,436640125,https://github.com/fan19-hub/ECE385-Dad-n-Me-on-FPGA.git,2021-12-09 14:08:19+00:00,Recreate the Dad'n Me on FPGA using System Verilog,fan19-hub/ECE385-Dad-n-Me-on-FPGA,Verilog,ECE385-Dad-n-Me-on-FPGA,6440,4,2024-01-11 20:06:32+00:00,2
13928,429316701,https://github.com/Chaos-xBug/decoder_74LS138.git,2021-11-18 06:10:31+00:00,,Chaos-xBug/decoder_74LS138,Verilog,decoder_74LS138,505,4,2024-09-20 06:23:59+00:00,0
13929,432655949,https://github.com/acsl-technion/flexdriver-zuc.git,2021-11-28 08:15:50+00:00,FlexDriver ZUC cipher example AFU.,acsl-technion/flexdriver-zuc,Verilog,flexdriver-zuc,221,4,2023-04-18 02:55:21+00:00,1
13930,435885222,https://github.com/kayak4665664/NCUT_MiniSys.git,2021-12-07 13:10:51+00:00,A simple MIPS five-stage pipeline CPU implements 31 MIPS instructions.一个简单的MIPS五级流水CPU，实现了31条指令。,kayak4665664/NCUT_MiniSys,Verilog,NCUT_MiniSys,1756,4,2024-08-28 01:22:32+00:00,0
13931,431104558,https://github.com/Moo-osama/RISCV-verilog.git,2021-11-23 13:08:51+00:00,Implementation and simulation of RISC-V processor using Xilinx Vivado.,Moo-osama/RISCV-verilog,Verilog,RISCV-verilog,445,4,2024-01-27 11:37:02+00:00,1
13932,437303189,https://github.com/manili/AVSDADC_Sky130.git,2021-12-11 14:24:14+00:00,"10-bit ADC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference.",manili/AVSDADC_Sky130,Verilog,AVSDADC_Sky130,1203,4,2023-05-18 02:06:38+00:00,0
13933,434661422,https://github.com/cocodery/SampleCPU.git,2021-12-03 16:24:16+00:00,Computer Organization,cocodery/SampleCPU,Verilog,SampleCPU,48,4,2023-04-12 12:35:56+00:00,1
13934,433362717,https://github.com/jaquerinte/space_controller.git,2021-11-30 09:08:00+00:00,,jaquerinte/space_controller,Verilog,space_controller,187370,4,2023-01-31 15:41:11+00:00,2
13935,441819794,https://github.com/1009qjm/Ethernet-MDIO-Implementation.git,2021-12-26 05:52:17+00:00,,1009qjm/Ethernet-MDIO-Implementation,Verilog,Ethernet-MDIO-Implementation,10,4,2024-10-09 16:23:33+00:00,0
13936,437459812,https://github.com/Sswjm/NEU-CPUdesign.git,2021-12-12 05:20:59+00:00,"Computer Architecture Experiment, Northeastern University(CN)",Sswjm/NEU-CPUdesign,Verilog,NEU-CPUdesign,526,4,2023-11-02 07:17:36+00:00,2
13937,440360557,https://github.com/retrhelo/HikelChip.git,2021-12-21 01:59:27+00:00,A simple RISC-V core written in Chisel.,retrhelo/HikelChip,Verilog,HikelChip,4281,4,2024-01-07 07:45:26+00:00,0
13938,431393293,https://github.com/zac0630/verilog_homework.git,2021-11-24 07:52:04+00:00,国科大高等数字集成电路课程作业,zac0630/verilog_homework,Verilog,verilog_homework,11,4,2024-09-05 16:43:41+00:00,0
13939,432279244,https://github.com/saadabdulhakimqureshi/EatUp-FPGA-Verilog.git,2021-11-26 19:16:18+00:00,Eat is an arcade style game where you have to avoid the other balls. Every hit you take causes your ball size to increase making it difficult for you to avoid them again.,saadabdulhakimqureshi/EatUp-FPGA-Verilog,Verilog,EatUp-FPGA-Verilog,2495,4,2023-11-13 16:07:28+00:00,0
13940,440179826,https://github.com/hyf3513OneGO/EGO1-air-combat-game.git,2021-12-20 13:28:24+00:00,FPGA大作业:FPGA上的竖版飞行游戏-XILINX EGO1,hyf3513OneGO/EGO1-air-combat-game,Verilog,EGO1-air-combat-game,1905,4,2024-03-05 12:47:53+00:00,1
13941,440776338,https://github.com/chamchiking/cifar10verilogSystolicArray.git,2021-12-22 07:47:24+00:00,,chamchiking/cifar10verilogSystolicArray,Verilog,cifar10verilogSystolicArray,49,3,2024-10-26 02:25:44+00:00,0
13942,441037638,https://github.com/GnosGnas/AES-accelerator-with-PICOrv32.git,2021-12-23 02:18:02+00:00,EE2003-Final Project: Hardware Accelerator for AES,GnosGnas/AES-accelerator-with-PICOrv32,Verilog,AES-accelerator-with-PICOrv32,5089,3,2021-12-24 01:52:00+00:00,0
13943,441013152,https://github.com/RamAIbot/Binary-Convolution-RTL.git,2021-12-22 23:55:38+00:00,The project focusses developing a synthesizable RTL module for performing binary convolution of  the input image. The project was done as a part of (ECE 564) ASIC and FPGA design course offered by North Carolina State University.,RamAIbot/Binary-Convolution-RTL,Verilog,Binary-Convolution-RTL,1295,3,2024-05-04 03:47:42+00:00,0
13944,435516446,https://github.com/Amir-Shamsi/Multicycle-MIPS-in-Verilog.git,2021-12-06 13:55:28+00:00,MIPS Multicycle CPU design in Verilog,Amir-Shamsi/Multicycle-MIPS-in-Verilog,Verilog,Multicycle-MIPS-in-Verilog,3071,3,2024-07-27 08:40:08+00:00,0
13945,441300397,https://github.com/wokwi/wrapped_skullfet.git,2021-12-23 21:33:15+00:00,"Skull MOSFET, wrapped for Caravel",wokwi/wrapped_skullfet,Verilog,wrapped_skullfet,1481,3,2024-07-23 02:35:34+00:00,1
13946,436687999,https://github.com/aruiplex/EEE339-Assignment2.git,2021-12-09 16:37:03+00:00,This is a personal implement of XJTLU EEE339 HDL assignemt2.,aruiplex/EEE339-Assignment2,Verilog,EEE339-Assignment2,8938,3,2024-09-09 13:27:04+00:00,1
13947,433630690,https://github.com/brenmor24/DES_encr_decr_verilog.git,2021-12-01 00:26:30+00:00,Implementation of the 64-bit DES encryption and decryption algorithm on an FPGA.,brenmor24/DES_encr_decr_verilog,Verilog,DES_encr_decr_verilog,48431,3,2024-09-28 21:02:18+00:00,0
13948,432862802,https://github.com/leo4048111/DigitalPiano.git,2021-11-29 00:51:33+00:00,"A digital piano/synthesizer implemented with FPGA, supports chords & tone adjustment & wide octave",leo4048111/DigitalPiano,Verilog,DigitalPiano,76876,3,2022-07-24 10:13:14+00:00,0
13949,433572045,https://github.com/NadineAshraf/Hamming-Code-using-Verilog-HDL.git,2021-11-30 20:12:37+00:00,,NadineAshraf/Hamming-Code-using-Verilog-HDL,Verilog,Hamming-Code-using-Verilog-HDL,70,3,2024-04-12 06:28:37+00:00,2
13950,429641629,https://github.com/Kyxie/wave-generator.git,2021-11-19 02:13:22+00:00,This is a wave generator based on FPGA @ Dec 2019,Kyxie/wave-generator,Verilog,wave-generator,41,3,2023-10-20 12:11:55+00:00,0
13951,438713458,https://github.com/alessandrolandra/RISCV_LBIST.git,2021-12-15 17:19:41+00:00,HW assignment of Testing and Fault Tolerance course,alessandrolandra/RISCV_LBIST,Verilog,RISCV_LBIST,61238,3,2022-06-22 09:48:27+00:00,1
13952,441706308,https://github.com/AlexLee1999/Single-Cycle-RISCV-CPU.git,2021-12-25 15:27:15+00:00,A Single Cycle RISCV written in Verilog,AlexLee1999/Single-Cycle-RISCV-CPU,Verilog,Single-Cycle-RISCV-CPU,9,3,2023-12-01 01:08:55+00:00,0
13953,437996764,https://github.com/andersesbensen/c64hdl.git,2021-12-13 19:20:04+00:00,FPGA C64 emualtor ,andersesbensen/c64hdl,Verilog,c64hdl,1868,3,2024-04-15 18:33:31+00:00,1
13954,440035951,https://github.com/We2Am-BaSsem/Home-Automation-System.git,2021-12-20 03:53:09+00:00,,We2Am-BaSsem/Home-Automation-System,Verilog,Home-Automation-System,21110,3,2022-03-28 15:31:24+00:00,0
13955,434956749,https://github.com/evansm7/ArcDVI.git,2021-12-04 16:48:37+00:00,****DEPRECATED PROTOTYPE**** FPGA design and firmware for Acorn Archimedes DVI output adapter,evansm7/ArcDVI,Verilog,ArcDVI,89,3,2022-07-25 23:45:17+00:00,0
13956,429462627,https://github.com/akankshac-073/MIPS-5-stage-pipelined-control-and-datapath.git,2021-11-18 14:33:28+00:00,"Implementation of a 32-bit 5 stage Pipelined MIPS Processor using RTL coding in Verilog on ModelSim simulator. The processor datapath and control units are designed for Arithmetic and Logical instructions (all r-type instructions + addi, andi, ori, slti), Data transfer instructions (lw, sw), Branch and jump instructions (beq, j). Forwarding control, hazard detection and stalling units are also implemented to improve the efficiency of the pipeline. The designed processor can be tested by initializing the instruction memory with test instructions and obtaining the corresponding register contents by generating waveforms on ModelSim.",akankshac-073/MIPS-5-stage-pipelined-control-and-datapath,Verilog,MIPS-5-stage-pipelined-control-and-datapath,21,3,2024-09-02 07:07:53+00:00,1
13957,440583793,https://github.com/Nxiso/USTB_digital_logic_homework.git,2021-12-21 16:35:35+00:00,北京科技大学，数字逻辑作业，计通学院/自动化学院可用,Nxiso/USTB_digital_logic_homework,,USTB_digital_logic_homework,21,3,2024-07-22 10:45:10+00:00,0
13958,434849574,https://github.com/nbstrong/nand_avalon.git,2021-12-04 08:41:21+00:00,NAND Controller (ONFI compliant),nbstrong/nand_avalon,Verilog,nand_avalon,92581,3,2023-07-19 12:11:25+00:00,0
13959,438947304,https://github.com/sgjzfzzf/IS316.git,2021-12-16 10:22:44+00:00,,sgjzfzzf/IS316,Verilog,IS316,10,3,2022-01-10 12:00:24+00:00,1
13960,433122322,https://github.com/lightyLi/EDA-301FPGA-.git,2021-11-29 16:45:41+00:00,EDA基础编程练习，用黑金301板子来实现正弦波、方波、线性调频信号、2FSK、2ASK、2PSK的调幅和调相,lightyLi/EDA-301FPGA-,Verilog,EDA-301FPGA-,547,3,2024-08-22 15:58:57+00:00,0
13961,438773230,https://github.com/fahimahammed/verilog-with-model-sim.git,2021-12-15 21:07:12+00:00,This repository contains codes of Verilog which is a Hardware Definition Language. These code can be easily compiled and simulate with a software called ModelSim.,fahimahammed/verilog-with-model-sim,Verilog,verilog-with-model-sim,5,3,2024-08-09 11:27:45+00:00,0
13962,435130148,https://github.com/sidhantp1906/RTC-Real-Time-Clock-.git,2021-12-05 10:02:29+00:00,Design of real time clock(RTC) using Verilog HDL,sidhantp1906/RTC-Real-Time-Clock-,Verilog,RTC-Real-Time-Clock-,90,3,2024-10-17 10:29:15+00:00,0
13963,431316980,https://github.com/192hirschj/ECE414FinalProject.git,2021-11-24 02:07:24+00:00,,192hirschj/ECE414FinalProject,Verilog,ECE414FinalProject,18,2,2022-09-02 22:11:25+00:00,0
13964,437009264,https://github.com/mattvenn/wrapped_function_generator.git,2021-12-10 14:35:00+00:00,,mattvenn/wrapped_function_generator,Verilog,wrapped_function_generator,9847,2,2023-11-19 23:07:35+00:00,1
13965,429401000,https://github.com/oliviawu77/Conv1D.git,2021-11-18 11:19:37+00:00,Conv1D Hardware,oliviawu77/Conv1D,Verilog,Conv1D,26,2,2024-04-23 09:26:15+00:00,0
13966,439269857,https://github.com/DigitalLabIIESTS/DigitalDesignUsingVerilogHDL.git,2021-12-17 08:57:40+00:00,A Verilog HDL Guide for Beginners.,DigitalLabIIESTS/DigitalDesignUsingVerilogHDL,Verilog,DigitalDesignUsingVerilogHDL,52346,2,2024-09-17 22:22:25+00:00,1
13967,433984388,https://github.com/saturn77/monitorX.git,2021-12-01 21:04:03+00:00,An example of using Nios to monitor FPGA operations in VHDL. ,saturn77/monitorX,Verilog,monitorX,70596,2,2022-04-18 04:00:51+00:00,0
13968,436959962,https://github.com/AdCalleja/PipelinedCoreSoC.git,2021-12-10 11:48:01+00:00,Modification fo the Pipelined core to work as a SoC. Inlcude Data memory and Leds as example modules,AdCalleja/PipelinedCoreSoC,Verilog,PipelinedCoreSoC,3672,2,2022-08-03 16:21:16+00:00,0
13969,432087489,https://github.com/anshangPro/DigitalMorseCodeDecoder.git,2021-11-26 07:15:15+00:00,a verilog project of morse code encoding adn decoding,anshangPro/DigitalMorseCodeDecoder,Verilog,DigitalMorseCodeDecoder,236,2,2022-07-19 15:13:43+00:00,0
13970,441496713,https://github.com/Nalinkumar2002/caravel_vco_tapeout_mpw4.git,2021-12-24 15:17:51+00:00,,Nalinkumar2002/caravel_vco_tapeout_mpw4,Verilog,caravel_vco_tapeout_mpw4,4174,2,2022-10-14 15:27:56+00:00,0
13971,441359809,https://github.com/nlwmode/ifpga-mapper.git,2021-12-24 03:54:31+00:00,iFPGA mapper for technology mapping in logic synthesis.,nlwmode/ifpga-mapper,Verilog,ifpga-mapper,110364,2,2023-12-18 10:34:58+00:00,0
13972,441421144,https://github.com/shipherd/UART_WITH_FIFO.git,2021-12-24 09:16:57+00:00,UART with FIFO in Verilog (AXI4 Lite),shipherd/UART_WITH_FIFO,Verilog,UART_WITH_FIFO,10,2,2024-01-29 08:11:16+00:00,0
13973,434860913,https://github.com/xyx0610/FPGA_OLED.git,2021-12-04 09:40:58+00:00,使用FPGA驱动OLED,xyx0610/FPGA_OLED,Verilog,FPGA_OLED,39485,2,2024-05-27 07:54:32+00:00,1
13974,434833342,https://github.com/a7mad-reda/async_fifo.git,2021-12-04 07:10:56+00:00,,a7mad-reda/async_fifo,Verilog,async_fifo,20533,2,2023-02-02 19:57:20+00:00,1
13975,429666941,https://github.com/studBrage/IC_project_NTNU.git,2021-11-19 04:14:34+00:00,Modules for modelling a CMOS image sensor as part of a school project at NTNU,studBrage/IC_project_NTNU,Verilog,IC_project_NTNU,14,2,2024-01-01 04:15:53+00:00,1
13976,431362747,https://github.com/bimalka98/DownSampleMe.git,2021-11-24 05:48:12+00:00,A custom processor implemented in Verilog HDL for image down sampling for UOM's EN3030 Circuits and Systems Design module ❄,bimalka98/DownSampleMe,Verilog,DownSampleMe,23342,2,2024-05-07 01:13:45+00:00,1
13977,430967159,https://github.com/yxgi5/i2c_ip.git,2021-11-23 05:10:25+00:00,i2c ips for vivado ip subsystem,yxgi5/i2c_ip,Verilog,i2c_ip,128,2,2023-08-03 15:53:33+00:00,0
13978,431377486,https://github.com/exit-code-1/CPU-from-start-to-earth.git,2021-11-24 06:51:02+00:00,,exit-code-1/CPU-from-start-to-earth,Verilog,CPU-from-start-to-earth,669,2,2021-12-20 11:15:40+00:00,0
13979,431474762,https://github.com/ruilin19/Computer-Architecture-project.git,2021-11-24 12:25:44+00:00,计算机系统课程-CPU实验,ruilin19/Computer-Architecture-project,Verilog,Computer-Architecture-project,2982,2,2023-05-02 05:56:39+00:00,2
13980,436667096,https://github.com/NaphtholMizuha/MIPSCPU.git,2021-12-09 15:29:59+00:00,,NaphtholMizuha/MIPSCPU,Verilog,MIPSCPU,6,2,2022-11-01 08:35:22+00:00,0
13981,429771135,https://github.com/bet20ICL/mips-core.git,2021-11-19 11:20:00+00:00,Implementation of a MIPS CPU in SystemVerilog,bet20ICL/mips-core,Verilog,mips-core,69662,2,2023-01-01 16:03:56+00:00,1
13982,429920032,https://github.com/stgloorious/fpga-vga.git,2021-11-19 20:02:37+00:00,Little FPGA project. Play Pong on a VGA monitor :),stgloorious/fpga-vga,Verilog,fpga-vga,112318,2,2024-09-25 06:48:22+00:00,0
13983,439550683,https://github.com/q77190858/Rv32iMulticycleCPU.git,2021-12-18 07:03:27+00:00,基于RV32I指令集的多周期处理器,q77190858/Rv32iMulticycleCPU,Verilog,Rv32iMulticycleCPU,112,2,2023-08-28 00:16:12+00:00,1
13984,439866762,https://github.com/shanmukh2607/NanoJPEG.git,2021-12-19 13:10:27+00:00,"This is a course project in EE2003 Computer Organization, EE Department, IIT Madras",shanmukh2607/NanoJPEG,Verilog,NanoJPEG,2631,2,2022-11-18 17:28:09+00:00,1
13985,438167918,https://github.com/tommy73594/EE457_LAB.git,2021-12-14 08:05:57+00:00,This repository include four project done in course EE457 - Computer Systems Organization.,tommy73594/EE457_LAB,Verilog,EE457_LAB,78,2,2024-01-26 20:05:19+00:00,0
13986,429655813,https://github.com/MaxKev1n/ysyx_3_RiscV_RV64I.git,2021-11-19 03:18:10+00:00,third ysyx,MaxKev1n/ysyx_3_RiscV_RV64I,Verilog,ysyx_3_RiscV_RV64I,720,2,2023-09-23 06:35:33+00:00,0
13987,434277590,https://github.com/grassking100/VLSI.git,2021-12-02 15:37:17+00:00,This repository holds the VHDL codes and Verilog codes of the course named VLSI.,grassking100/VLSI,Verilog,VLSI,5994,2,2022-04-16 21:37:11+00:00,0
13988,435140994,https://github.com/gregdavill/luna-usb-serial-acm.git,2021-12-05 10:57:41+00:00,,gregdavill/luna-usb-serial-acm,Verilog,luna-usb-serial-acm,54,2,2024-02-15 02:21:28+00:00,0
13989,437204475,https://github.com/junyang-zh/HeliumCPUv2-MIPS32.git,2021-12-11 06:17:36+00:00,Computer orgnization courseworks,junyang-zh/HeliumCPUv2-MIPS32,Verilog,HeliumCPUv2-MIPS32,2508,2,2024-04-11 00:53:55+00:00,1
13990,441857008,https://github.com/Engineer-mostafa/Automation_System.git,2021-12-26 09:48:48+00:00,,Engineer-mostafa/Automation_System,Verilog,Automation_System,58248,2,2022-03-29 00:46:21+00:00,0
13991,433900635,https://github.com/xietao02/Sorting_Module.git,2021-12-01 16:23:05+00:00,基于Vivado的32位无符号数排序模块（16路输入 + 结构化描述方式 + 双调排序 Bitonic Sort）,xietao02/Sorting_Module,Verilog,Sorting_Module,31007,2,2024-08-04 04:30:05+00:00,0
13992,431125802,https://github.com/matsud224/rvcpu.git,2021-11-23 14:10:34+00:00,,matsud224/rvcpu,Verilog,rvcpu,71,2,2022-08-16 10:10:57+00:00,0
13993,437954669,https://github.com/infini8-13/riscv-tlv-core.git,2021-12-13 16:58:08+00:00,A simple implementation of a RISC-V core (RV32I) written in TL Verilog.,infini8-13/riscv-tlv-core,Verilog,riscv-tlv-core,1307,2,2023-12-11 23:37:01+00:00,0
13994,433330904,https://github.com/TKNopro/mmm_nlp_multi.git,2021-11-30 07:14:24+00:00,The design for description,TKNopro/mmm_nlp_multi,Verilog,mmm_nlp_multi,82,2,2024-03-29 13:52:33+00:00,0
13995,430393224,https://github.com/hongxiaoo/verilog-eeprom.git,2021-11-21 14:43:12+00:00,,hongxiaoo/verilog-eeprom,,verilog-eeprom,22,2,2024-05-09 13:01:40+00:00,0
13996,429944727,https://github.com/lemmeristan/sdram_cache.git,2021-11-19 21:57:49+00:00,,lemmeristan/sdram_cache,Verilog,sdram_cache,48,2,2021-11-29 07:04:51+00:00,0
13997,430195679,https://github.com/ujjwal4384/PID-Controller.git,2021-11-20 19:49:22+00:00,Proportional–integral–derivative controller,ujjwal4384/PID-Controller,Verilog,PID-Controller,15,2,2023-09-02 16:42:36+00:00,0
13998,435071829,https://github.com/coleblackman/16-bit-booths-multiplier.git,2021-12-05 04:20:58+00:00,"Based on https://github.com/aekanshd/booths-multiplier-using-verilog, which is an 8-bit booths multiplier",coleblackman/16-bit-booths-multiplier,Verilog,16-bit-booths-multiplier,22,2,2023-11-07 21:25:28+00:00,1
13999,437345133,https://github.com/Maveru/Maquina_Expendedora_VHDL.git,2021-12-11 17:23:50+00:00,Maquina expendedora de refrescos realizada mediante VHDL para funcionamiento en Nexys DDR4,Maveru/Maquina_Expendedora_VHDL,Verilog,Maquina_Expendedora_VHDL,28041,2,2024-01-05 06:15:29+00:00,2
14000,430026064,https://github.com/aditya-singhal/RISC-V_processor_verilog.git,2021-11-20 06:21:09+00:00,RISC-V base integer instruction set has been implemented in Verilog,aditya-singhal/RISC-V_processor_verilog,Verilog,RISC-V_processor_verilog,31,2,2024-03-22 06:20:26+00:00,0
14001,434150858,https://github.com/oscar-shih/ICD2021fall.git,2021-12-02 09:05:13+00:00,"IC Design 2021 fall @ NTUEE prof. Tzi-Dar, Chiueh",oscar-shih/ICD2021fall,Verilog,ICD2021fall,12615,2,2023-02-23 04:06:24+00:00,0
14002,434190393,https://github.com/redchenjs/h265enc.git,2021-12-02 11:17:37+00:00,,redchenjs/h265enc,Verilog,h265enc,3197,2,2022-09-08 14:35:06+00:00,0
14003,435264209,https://github.com/mahajan-aadi/Speech-Recognition.git,2021-12-05 19:53:06+00:00,The FPGA Project for Speech Recognition,mahajan-aadi/Speech-Recognition,Verilog,Speech-Recognition,10,2,2022-06-28 17:58:56+00:00,0
14004,437220640,https://github.com/tom01h/DPI-Python.git,2021-12-11 07:49:32+00:00,,tom01h/DPI-Python,Verilog,DPI-Python,10,2,2023-09-28 02:45:21+00:00,0
14005,434725193,https://github.com/sgauthamr2001/MNIST_picoRV32.git,2021-12-03 20:28:17+00:00,Hardware Acceleration of a 2-layer integer quantised Neural Network trained on MNIST dataset. ,sgauthamr2001/MNIST_picoRV32,Verilog,MNIST_picoRV32,3124,2,2024-05-12 19:44:36+00:00,2
14006,437382357,https://github.com/7Hemanth/AHB2APB_Bridge.git,2021-12-11 20:30:15+00:00,AHB2APB Bridge RTL Design using Verilog HDL ,7Hemanth/AHB2APB_Bridge,Verilog,AHB2APB_Bridge,647,2,2023-08-31 10:58:04+00:00,0
14007,437236243,https://github.com/yeyedude/FPGA-2Cars-Game.git,2021-12-11 09:13:44+00:00,Done on the Nexys 4 DDR Board Artix 7,yeyedude/FPGA-2Cars-Game,Verilog,FPGA-2Cars-Game,13,2,2022-06-08 15:14:14+00:00,0
14008,438975853,https://github.com/mattvenn/wrapped_ppm_decoder.git,2021-12-16 12:08:47+00:00,,mattvenn/wrapped_ppm_decoder,Verilog,wrapped_ppm_decoder,370,2,2022-03-17 00:18:00+00:00,0
14009,429542254,https://github.com/ThomasBruflot/Project-TFE4152-H21.git,2021-11-18 18:45:37+00:00,SPICE and Verilog files used in the project. The project is in relation to the course design of integrated circuits.,ThomasBruflot/Project-TFE4152-H21,Verilog,Project-TFE4152-H21,1355,2,2023-02-10 10:21:51+00:00,1
14010,440860290,https://github.com/bit0fun/spraid.git,2021-12-22 13:04:40+00:00,SPI RAID Controller,bit0fun/spraid,Verilog,spraid,121,2,2022-03-06 18:31:26+00:00,0
14011,432984608,https://github.com/sinamazaheri1379/Digital-System-Design-Projects.git,2021-11-29 09:45:16+00:00,,sinamazaheri1379/Digital-System-Design-Projects,Verilog,Digital-System-Design-Projects,33885,2,2022-01-16 20:00:10+00:00,0
14012,430288765,https://github.com/Crazy2code15/Verilog__SV_VHDL.git,2021-11-21 06:14:42+00:00,".v , .vhdl & .sv Lab",Crazy2code15/Verilog__SV_VHDL,Verilog,Verilog__SV_VHDL,3336,2,2024-02-17 13:58:24+00:00,0
14013,441448159,https://github.com/Cc-123789/TINYCPU.git,2021-12-24 11:27:10+00:00,Five Stage Pipeline CPU Based MIPS,Cc-123789/TINYCPU,Verilog,TINYCPU,177,2,2023-12-29 05:59:14+00:00,0
14014,436414470,https://github.com/lnis-uofu/testchip_4t1r.git,2021-12-08 22:48:23+00:00,RRAM testchip designed to evaluate 4t1r configuration. Official submission repository for google MPW4 tapeout program.,lnis-uofu/testchip_4t1r,Verilog,testchip_4t1r,185,2,2024-08-22 19:23:39+00:00,2
14015,429253869,https://github.com/tim-wt-hsu/cvsd.git,2021-11-18 01:17:17+00:00,,tim-wt-hsu/cvsd,Verilog,cvsd,95503,2,2023-08-17 11:57:18+00:00,1
14016,436272127,https://github.com/mattvenn/zero_to_asic_MPW2_rerun.git,2021-12-08 14:13:34+00:00,,mattvenn/zero_to_asic_MPW2_rerun,Verilog,zero_to_asic_MPW2_rerun,107426,2,2022-04-25 13:37:31+00:00,0
14017,440413331,https://github.com/kavehshamsi/scadec.git,2021-12-21 06:25:56+00:00,,kavehshamsi/scadec,Verilog,scadec,24431,2,2023-10-19 17:30:42+00:00,0
14018,440792992,https://github.com/ppyanjsyan/niceCore.git,2021-12-22 08:50:52+00:00,"The goal is to implement an out-of-order superscalar processor called ""niceCore"".",ppyanjsyan/niceCore,Verilog,niceCore,93,2,2022-07-03 12:23:17+00:00,1
14019,440906005,https://github.com/mattvenn/openram_z2a.git,2021-12-22 15:40:35+00:00,,mattvenn/openram_z2a,Verilog,openram_z2a,1627,2,2022-03-17 00:17:20+00:00,0
14020,433700100,https://github.com/UsamaAyub-EE/Sorter-in-Verilog.git,2021-12-01 05:49:03+00:00,This Verilog code sorts 4 numbers.,UsamaAyub-EE/Sorter-in-Verilog,Verilog,Sorter-in-Verilog,3,1,2021-12-14 08:49:16+00:00,0
14021,432725636,https://github.com/Perriex/Fibonacci-with-fgpa-verilog.git,2021-11-28 13:51:44+00:00,,Perriex/Fibonacci-with-fgpa-verilog,Verilog,Fibonacci-with-fgpa-verilog,239,1,2022-08-30 16:32:08+00:00,0
14022,434098278,https://github.com/SHINJUNGWOO/SoC_peripheral.git,2021-12-02 05:49:27+00:00,Matrix Multiplication and Add Peripheral,SHINJUNGWOO/SoC_peripheral,Verilog,SoC_peripheral,3,1,2022-01-20 14:44:37+00:00,0
14023,429748093,https://github.com/henrikrbaumann/Pixelsensor.git,2021-11-19 09:56:47+00:00,Prosjekt i IC høst 2021,henrikrbaumann/Pixelsensor,Verilog,Pixelsensor,16864,1,2022-03-24 05:41:53+00:00,0
14024,430124051,https://github.com/TiNredmc/VFDHackICE.git,2021-11-20 14:25:46+00:00,VFDHack based on iCE40LP1K FPGA,TiNredmc/VFDHackICE,Verilog,VFDHackICE,468,1,2022-07-07 08:57:28+00:00,0
14025,430316628,https://github.com/rbchandra/verilog.git,2021-11-21 08:53:33+00:00,,rbchandra/verilog,Verilog,verilog,39,1,2022-01-07 08:37:42+00:00,0
14026,432185421,https://github.com/Pbyeolha/digitalsystem2021.git,2021-11-26 13:18:37+00:00,,Pbyeolha/digitalsystem2021,Verilog,digitalsystem2021,232,1,2023-08-17 05:07:35+00:00,0
14027,436291191,https://github.com/ggu1012/convolution_filter.git,2021-12-08 15:10:25+00:00,verilog convolution,ggu1012/convolution_filter,Verilog,convolution_filter,345,1,2023-01-17 09:14:44+00:00,0
14028,437905971,https://github.com/abdelrhman-oun/SPI_salve.git,2021-12-13 14:31:58+00:00,,abdelrhman-oun/SPI_salve,Verilog,SPI_salve,13,1,2023-01-31 08:06:03+00:00,0
14029,436251514,https://github.com/akikisai/FPGA.git,2021-12-08 13:09:12+00:00,,akikisai/FPGA,Verilog,FPGA,7,1,2024-09-09 03:15:25+00:00,0
14030,438333393,https://github.com/Tony-Tseng/IC_lab.git,2021-12-14 17:00:07+00:00,This is the homework for NTHU IC LAB.,Tony-Tseng/IC_lab,Verilog,IC_lab,220,1,2024-09-19 05:39:52+00:00,0
14031,429374844,https://github.com/Watchdog069/Verilog-Example-Codes.git,2021-11-18 09:47:37+00:00,Contains example codes in verilog with testbenches. To be run in CLI using IcarusVerilog Compiler.,Watchdog069/Verilog-Example-Codes,Verilog,Verilog-Example-Codes,11,1,2022-04-09 23:45:39+00:00,0
14032,433158813,https://github.com/shacharCaduri/SystolicArrayForRiscVinVerilog.git,2021-11-29 18:45:22+00:00,Adding Systolic Array For Risc-V written in verilog.,shacharCaduri/SystolicArrayForRiscVinVerilog,Verilog,SystolicArrayForRiscVinVerilog,225,1,2022-04-17 21:59:56+00:00,0
14033,440893559,https://github.com/BrianEE07/CVSD_final.git,2021-12-22 14:57:58+00:00,Computer-Aided VLSI System Design Final Project Gauss-Seidel Iteration Machine,BrianEE07/CVSD_final,Verilog,CVSD_final,69755,1,2022-11-09 03:27:39+00:00,0
14034,432971153,https://github.com/Tentou-Reikie/Sipeed_Lichee_Tang_Examples_UnOfficial.git,2021-11-29 09:01:23+00:00,,Tentou-Reikie/Sipeed_Lichee_Tang_Examples_UnOfficial,Verilog,Sipeed_Lichee_Tang_Examples_UnOfficial,30,1,2021-12-03 08:51:57+00:00,0
14035,430378919,https://github.com/NanjingForestryUniversity/valveboard.git,2021-11-21 13:47:13+00:00,阀板程序、硬件设计、通信协议等,NanjingForestryUniversity/valveboard,Verilog,valveboard,156268,1,2022-08-31 07:11:19+00:00,0
14036,438676521,https://github.com/FlexEasy/multiplayer-2d-soccer-game-analog.git,2021-12-15 15:20:33+00:00,Configurable 2D Soccer Game Using FPGA Board and Computer Keyboard,FlexEasy/multiplayer-2d-soccer-game-analog,Verilog,multiplayer-2d-soccer-game-analog,1568,1,2021-12-15 16:30:27+00:00,0
14037,433966643,https://github.com/kanndil/DD2_DPower_reduction.git,2021-12-01 19:58:13+00:00,A utility to reduce the dynamic power consumption by performing automatic clock gating for registers.,kanndil/DD2_DPower_reduction,Verilog,DD2_DPower_reduction,5538,1,2023-12-11 21:09:36+00:00,0
14038,431738530,https://github.com/jnguyen38/fpga-ml-processor.git,2021-11-25 06:31:49+00:00,Used Verilog HDL modules in Quartus Prime Software to simulate a machine learning processor on an FPGA board. UART protocol was used for used input.,jnguyen38/fpga-ml-processor,Verilog,fpga-ml-processor,5587,1,2024-04-26 16:23:00+00:00,0
14039,437758251,https://github.com/arka84/Verilog-I2S-for-INMP441.git,2021-12-13 06:18:04+00:00,,arka84/Verilog-I2S-for-INMP441,Verilog,Verilog-I2S-for-INMP441,33,1,2024-05-01 07:42:42+00:00,0
14040,435474703,https://github.com/LarryKwon/Computer-Organization-and-Design.git,2021-12-06 11:43:10+00:00,,LarryKwon/Computer-Organization-and-Design,Verilog,Computer-Organization-and-Design,13947,1,2022-06-26 17:57:50+00:00,0
14041,432182096,https://github.com/ICL-EIE-Team-16/cpu-coursework.git,2021-11-26 13:06:49+00:00,,ICL-EIE-Team-16/cpu-coursework,Verilog,cpu-coursework,79593,1,2023-02-26 18:33:37+00:00,2
14042,433883222,https://github.com/Zyy438/Jahangir_demo.git,2021-12-01 15:32:51+00:00,"a processor utilizing MIPS32 instruction set, can be mounted on FPGA chips as a soft core processor",Zyy438/Jahangir_demo,Verilog,Jahangir_demo,5063,1,2021-12-12 13:31:23+00:00,0
14043,430206165,https://github.com/NicholasSKumar/32BitMipsProcessor.git,2021-11-20 20:47:43+00:00,"32 Bit Mips processor featuring an ALU, controller, ALU Controller, instruction memory, data memory, multiple multiplexors, ect. ",NicholasSKumar/32BitMipsProcessor,Verilog,32BitMipsProcessor,153,1,2022-07-01 16:24:43+00:00,0
14044,438312466,https://github.com/newaetech/phywhisperer-common.git,2021-12-14 15:53:22+00:00,Files common to phywhisperer projects.,newaetech/phywhisperer-common,Verilog,phywhisperer-common,294832,1,2023-05-16 00:09:04+00:00,1
14045,441972351,https://github.com/manwu1994/8-bits-LFSR.git,2021-12-26 19:53:42+00:00,,manwu1994/8-bits-LFSR,Verilog,8-bits-LFSR,3,1,2022-03-01 06:49:55+00:00,0
14046,441482648,https://github.com/whipbaek/Sha1-cpp-Verilog.git,2021-12-24 14:13:17+00:00,"knu 2021 digital design & lab Project, Sha-1 Algorithm (without padding, only input 512 bits)",whipbaek/Sha1-cpp-Verilog,Verilog,Sha1-cpp-Verilog,696,1,2022-06-08 14:03:52+00:00,0
14047,430260837,https://github.com/walido2001/AsteroidGame.git,2021-11-21 03:05:25+00:00,Classic asteroid game with slight modifications in game mechanics. Created using a DE-10 Lite FPGA Board and verilog. ,walido2001/AsteroidGame,Verilog,AsteroidGame,29468,1,2023-11-06 17:57:21+00:00,0
14048,435577039,https://github.com/TannerHollis/WS2812-Controller.git,2021-12-06 16:56:39+00:00,FPGA-based WS2812 Controller,TannerHollis/WS2812-Controller,Verilog,WS2812-Controller,5029,1,2023-11-24 20:09:03+00:00,0
14049,436994195,https://github.com/mattvenn/function_generator.git,2021-12-10 13:47:26+00:00,,mattvenn/function_generator,Verilog,function_generator,15,1,2024-09-26 08:15:14+00:00,1
14050,434840709,https://github.com/Equationzhao/USTB_digital_logic.git,2021-12-04 07:53:40+00:00,,Equationzhao/USTB_digital_logic,Verilog,USTB_digital_logic,128337,1,2024-10-07 14:39:29+00:00,1
14051,431303013,https://github.com/ko50/quartus_assigns.git,2021-11-24 01:00:06+00:00,論理回路の課題,ko50/quartus_assigns,Verilog,quartus_assigns,9165,1,2022-01-05 00:25:03+00:00,0
14052,431377338,https://github.com/lizhun1/FPU.git,2021-11-24 06:50:25+00:00,,lizhun1/FPU,Verilog,FPU,2750,1,2022-09-20 08:01:56+00:00,0
14053,433862611,https://github.com/unal-edigital1-lab/lab04-2021-2-grupo01-2021-2.git,2021-12-01 14:36:46+00:00,lab04-2021-2-grupo01-2021-2 created by GitHub Classroom,unal-edigital1-lab/lab04-2021-2-grupo01-2021-2,Verilog,lab04-2021-2-grupo01-2021-2,7678,1,2022-06-22 12:50:02+00:00,2
14054,433835428,https://github.com/ashwingopinath/MIPS-Processor.git,2021-12-01 13:20:50+00:00,32 Bits 2-stage pipeline MIPS processor,ashwingopinath/MIPS-Processor,Verilog,MIPS-Processor,126,1,2021-12-03 06:50:22+00:00,0
14055,430009827,https://github.com/lyjslay/Basic-FPGA-Driver.git,2021-11-20 04:41:47+00:00,FPGA驱动一些模块的Verilog代码,lyjslay/Basic-FPGA-Driver,Verilog,Basic-FPGA-Driver,1375,1,2021-12-02 06:49:37+00:00,0
14056,441382206,https://github.com/vadimpy/rv32i_cpu.git,2021-12-24 06:09:55+00:00,RISC-V 32i CPU,vadimpy/rv32i_cpu,Verilog,rv32i_cpu,59501,1,2024-06-18 12:18:15+00:00,1
14057,430091877,https://github.com/Yamakaja/ldpc_ber_tester.git,2021-11-20 12:04:21+00:00,,Yamakaja/ldpc_ber_tester,Verilog,ldpc_ber_tester,39,1,2024-08-06 22:54:41+00:00,0
14058,431822348,https://github.com/mustafaAlgun/SingleCycleProcessor.git,2021-11-25 11:36:11+00:00,,mustafaAlgun/SingleCycleProcessor,Verilog,SingleCycleProcessor,486,1,2023-10-11 11:59:54+00:00,0
14059,437835038,https://github.com/LuigiGalasso/RISCV-Lite.git,2021-12-13 10:48:33+00:00,RISCV-Lite,LuigiGalasso/RISCV-Lite,Verilog,RISCV-Lite,8765,1,2021-12-14 15:06:14+00:00,0
14060,430496320,https://github.com/mcupro/DDS4USE.git,2021-11-21 22:32:28+00:00,A Synthesizable DDS core .,mcupro/DDS4USE,Verilog,DDS4USE,12,1,2022-04-29 23:02:12+00:00,0
14061,431403494,https://github.com/willer-lu/myCPU.git,2021-11-24 08:27:41+00:00,the experiment of Computer System,willer-lu/myCPU,Verilog,myCPU,428,1,2021-12-20 12:43:39+00:00,2
14062,437950845,https://github.com/yuex1994/ILA_AES.git,2021-12-13 16:46:19+00:00,,yuex1994/ILA_AES,Verilog,ILA_AES,34,1,2022-08-05 15:18:12+00:00,0
14063,441675251,https://github.com/minke041/wwx_cpu.git,2021-12-25 12:31:36+00:00,按照汪文祥书写的cpu,minke041/wwx_cpu,Verilog,wwx_cpu,82027,1,2023-12-20 11:33:54+00:00,0
14064,430411997,https://github.com/wataru030-XIAOHEI/FPGAStudyNotebook.git,2021-11-21 15:57:54+00:00,,wataru030-XIAOHEI/FPGAStudyNotebook,Verilog,FPGAStudyNotebook,4,1,2022-02-19 14:56:13+00:00,0
14065,434283776,https://github.com/drewhb/pipelined_cpu.git,2021-12-02 15:54:48+00:00,A piplelined cpu with included support for hazard detection and avoidance,drewhb/pipelined_cpu,Verilog,pipelined_cpu,12,1,2021-12-02 16:02:16+00:00,0
14066,431831579,https://github.com/NikolaosGian/hardware_digital_systems.git,2021-11-25 12:08:15+00:00,,NikolaosGian/hardware_digital_systems,Verilog,hardware_digital_systems,4970,1,2023-04-20 14:54:34+00:00,0
14067,437966891,https://github.com/ryanpasculano/riscv_pipeline.git,2021-12-13 17:38:11+00:00,Implementation of the 3-stage Sodor Processor using Verilog.,ryanpasculano/riscv_pipeline,Verilog,riscv_pipeline,148,1,2024-07-06 08:46:43+00:00,0
14068,433313344,https://github.com/Vaishnavi1627/axi_async.fifo_axi.git,2021-11-30 06:03:08+00:00,,Vaishnavi1627/axi_async.fifo_axi,Verilog,axi_async.fifo_axi,11,1,2024-07-18 11:29:50+00:00,0
14069,440309542,https://github.com/donn/Pathfinder.git,2021-12-20 21:19:57+00:00,Proof-of-concept RL for achieving timing closure,donn/Pathfinder,Verilog,Pathfinder,55,1,2024-06-21 19:51:31+00:00,1
14070,430885776,https://github.com/RayWright27/Fractional-Sample-Rate-Converter.git,2021-11-22 22:37:23+00:00,Verilog model for Fractional Sample Rate Converter,RayWright27/Fractional-Sample-Rate-Converter,Verilog,Fractional-Sample-Rate-Converter,7108,1,2024-09-25 04:08:37+00:00,0
14071,431605717,https://github.com/p4r4xor/superscalar-rv32i.git,2021-11-24 19:31:27+00:00,,p4r4xor/superscalar-rv32i,Verilog,superscalar-rv32i,3407,1,2022-06-02 20:17:02+00:00,0
14072,431766259,https://github.com/Shashank-Handa/Parallel-In-Parllel-Out-Parallel-In-Serial-Out-Verilog-code.git,2021-11-25 08:20:25+00:00,verilog code for PIPO PISO Shift registers. Implemented through circuit element modules.,Shashank-Handa/Parallel-In-Parllel-Out-Parallel-In-Serial-Out-Verilog-code,Verilog,Parallel-In-Parllel-Out-Parallel-In-Serial-Out-Verilog-code,10,1,2022-10-07 15:01:08+00:00,0
14073,431746542,https://github.com/crystal-catherine/Computing_system_CPU.git,2021-11-25 07:05:36+00:00,CPU_exp,crystal-catherine/Computing_system_CPU,Verilog,Computing_system_CPU,2332,1,2023-10-31 03:18:15+00:00,0
14074,436718295,https://github.com/tarunaygr/Vending-Machine-Facial-Recognition.git,2021-12-09 18:18:58+00:00,A vending machine which dispenses drink after authenticating with facial recognition,tarunaygr/Vending-Machine-Facial-Recognition,Verilog,Vending-Machine-Facial-Recognition,33,1,2023-03-27 05:28:23+00:00,0
14075,435859062,https://github.com/hhping/PCIE_ref.git,2021-12-07 11:47:07+00:00,,hhping/PCIE_ref,Verilog,PCIE_ref,112728,1,2022-04-16 22:07:54+00:00,0
14076,439442367,https://github.com/ziad-atef/CMP-core-i1.git,2021-12-17 19:41:54+00:00,Computer archeticture pipelined processor,ziad-atef/CMP-core-i1,Verilog,CMP-core-i1,3129,1,2022-02-21 12:19:38+00:00,2
14077,434277006,https://github.com/drewhb/pipelined-datapath.git,2021-12-02 15:35:38+00:00,"Verilog 4-stage, 32 bit pipelined datapath",drewhb/pipelined-datapath,Verilog,pipelined-datapath,8,1,2021-12-02 15:43:17+00:00,0
14078,439571955,https://github.com/bby0616/ofdm.git,2021-12-18 09:09:03+00:00,,bby0616/ofdm,Verilog,ofdm,27880,1,2022-01-14 15:31:11+00:00,0
14079,439806579,https://github.com/iandailis/NES-FPGA.git,2021-12-19 07:55:38+00:00,NES (Nintendo Entertainment System) emulator in SystemVerilog for a Terasic DE-10 Lite.,iandailis/NES-FPGA,Verilog,NES-FPGA,6326,1,2023-04-19 15:47:12+00:00,0
14080,439609803,https://github.com/BaturayCaglasin/verilog-ceng.git,2021-12-18 12:30:48+00:00,,BaturayCaglasin/verilog-ceng,Verilog,verilog-ceng,24,1,2022-02-20 11:57:22+00:00,0
14081,441599448,https://github.com/riser44/ECE552_intro_to_computer_architecture.git,2021-12-25 03:54:07+00:00,ECE 552 course was taken by Swamit Tannu in the Fall 2021 at UW-Madison,riser44/ECE552_intro_to_computer_architecture,Verilog,ECE552_intro_to_computer_architecture,47363,1,2022-03-24 23:41:27+00:00,0
14082,441610098,https://github.com/rohinthram/opamp_tapeout_mpw4.git,2021-12-25 05:23:06+00:00,Efabless Open MPW4 Shuttle OPAMP Submission,rohinthram/opamp_tapeout_mpw4,Verilog,opamp_tapeout_mpw4,950,1,2022-08-25 07:17:33+00:00,0
14083,438093790,https://github.com/keioNishi/lec-compsys.git,2021-12-14 02:40:41+00:00,,keioNishi/lec-compsys,Verilog,lec-compsys,53751,1,2024-06-13 16:38:03+00:00,3
14084,437068220,https://github.com/mahsaama/PipelineCORDICAlgorithmInVectoringMode.git,2021-12-10 17:54:27+00:00,,mahsaama/PipelineCORDICAlgorithmInVectoringMode,Verilog,PipelineCORDICAlgorithmInVectoringMode,308,1,2024-03-28 08:42:54+00:00,0
14085,434322678,https://github.com/wokwi/silife.git,2021-12-02 17:58:06+00:00,"Game of Life, in Silicon",wokwi/silife,Verilog,silife,205,1,2024-05-27 06:16:20+00:00,1
14086,440472718,https://github.com/HALIP192/labs-1.git,2021-12-21 10:11:18+00:00,,HALIP192/labs-1,,labs-1,48,1,2021-12-21 10:11:39+00:00,0
14087,437944514,https://github.com/cpantel/CESE-MAySC-2021.git,2021-12-13 16:26:22+00:00,Trabajo práctico de la materia Microarquitecturas y Softcores CESE 2021,cpantel/CESE-MAySC-2021,Verilog,CESE-MAySC-2021,39,1,2022-05-25 06:27:50+00:00,0
14088,439966019,https://github.com/kelu124/short_papers.git,2021-12-19 20:55:16+00:00,Short papers for Zenodo,kelu124/short_papers,Verilog,short_papers,58436,1,2022-03-17 20:47:53+00:00,0
14089,440628465,https://github.com/eddiedingle97/FIR-filter.git,2021-12-21 19:26:10+00:00,A synthesizable FIR filter made in verilog,eddiedingle97/FIR-filter,Verilog,FIR-filter,938,1,2022-04-10 20:29:03+00:00,0
14090,436115306,https://github.com/muskbuster/verilog-beginner.git,2021-12-08 04:25:49+00:00,these are some of the basic verilog projects to start with,muskbuster/verilog-beginner,Verilog,verilog-beginner,18090,1,2021-12-18 08:04:55+00:00,0
14091,434579880,https://github.com/SuryaXOX/Computer-Architecture-Projects.git,2021-12-03 11:57:57+00:00,,SuryaXOX/Computer-Architecture-Projects,Verilog,Computer-Architecture-Projects,1988,1,2023-07-29 18:38:00+00:00,0
14092,432165403,https://github.com/suphon-t/hwsynlab-project.git,2021-11-26 12:07:40+00:00,,suphon-t/hwsynlab-project,Verilog,hwsynlab-project,30,1,2023-03-09 00:29:20+00:00,0
14093,434506068,https://github.com/arunjeevaraj/onfi_controller.git,2021-12-03 07:34:12+00:00,ONFI COMPLIANT controller repo. ,arunjeevaraj/onfi_controller,Verilog,onfi_controller,117,1,2023-06-18 06:29:23+00:00,0
14094,429402147,https://github.com/akilesh1102/Switching-Median-Filter.git,2021-11-18 11:23:32+00:00,This project mainly discusses about the design of switching median filter using Very Large Scale Integration architecture for removal of  Salt and pepper noise in an image,akilesh1102/Switching-Median-Filter,Verilog,Switching-Median-Filter,11,1,2021-12-02 16:33:02+00:00,0
14095,432523265,https://github.com/mrapi00/PUnC-LC3ISA_Computer.git,2021-11-27 17:22:51+00:00,"COS306 Final Project: Princeton University Computer (PuNC) is a microprocessor that implements the LC3 instruction set, which is 16-bit processor with a simple but versatile instruction set. This processor is Turing complete and is a full-fledged stored program computer.",mrapi00/PUnC-LC3ISA_Computer,Verilog,PUnC-LC3ISA_Computer,97,1,2023-11-29 15:36:06+00:00,0
14096,432903415,https://github.com/adithyasunil26/TAP-Controller.git,2021-11-29 04:21:35+00:00,,adithyasunil26/TAP-Controller,Verilog,TAP-Controller,98,1,2024-07-12 15:34:53+00:00,0
14097,429531363,https://github.com/River911009/learnFPGA.git,2021-11-18 18:06:41+00:00,,River911009/learnFPGA,Verilog,learnFPGA,4,1,2022-06-14 09:23:39+00:00,0
14098,435590140,https://github.com/Deys2000/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA.git,2021-12-06 17:39:19+00:00,,Deys2000/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA,Verilog,Conways-Game-of-Life-Simulation-on-de10Lite-FPGA,72561,1,2022-04-12 01:15:30+00:00,1
14099,432177864,https://github.com/LazyJazz/RISC-V-Processor-ALTERA.git,2021-11-26 12:52:19+00:00,A RISC-V Processor Based on ALTERA Cyclone IV.,LazyJazz/RISC-V-Processor-ALTERA,Verilog,RISC-V-Processor-ALTERA,39826,1,2023-08-07 15:36:07+00:00,0
14100,431016365,https://github.com/hypercurious/vga-controller.git,2021-11-23 08:19:10+00:00,Implementation of a VGA Controller in Verilog on FPGA,hypercurious/vga-controller,Verilog,vga-controller,6,1,2021-11-30 07:52:03+00:00,0
14101,429676818,https://github.com/DocYep/21-06-VLSI-CONV_RTL.git,2021-11-19 05:10:18+00:00,The code is written by [仰天倀笑](https://blog.csdn.net/Hide_in_Code) and his friend in 21/06/20.,DocYep/21-06-VLSI-CONV_RTL,Verilog,21-06-VLSI-CONV_RTL,18546,1,2022-06-23 20:18:48+00:00,1
14102,430206263,https://github.com/My-University-AUT/LC-LAB.git,2021-11-20 20:48:16+00:00,Logic Circuit LAB Instruction ( Fall 2020 ),My-University-AUT/LC-LAB,Verilog,LC-LAB,1855,1,2022-02-25 16:38:18+00:00,0
14103,439222804,https://github.com/Baki-0/4bitCPU.git,2021-12-17 05:40:09+00:00,大学の実験で作った4bitCPUをFPGAで実装,Baki-0/4bitCPU,Verilog,4bitCPU,18,1,2022-10-11 10:18:24+00:00,0
14104,438145944,https://github.com/HieuNT91/FPGA_DynaQ.git,2021-12-14 06:42:54+00:00,a FPGA design of Dyna-Q Algorithm. LSI design Contest 2021,HieuNT91/FPGA_DynaQ,Verilog,FPGA_DynaQ,61249,1,2021-12-14 12:33:52+00:00,1
14105,438869607,https://github.com/danielpoochai/RISCV-Processor.git,2021-12-16 05:22:58+00:00,5-pipeline RISCV with Caches,danielpoochai/RISCV-Processor,Verilog,RISCV-Processor,2261,1,2022-11-29 12:49:36+00:00,0
14106,437273939,https://github.com/brsf11/ACArithmeticUnits.git,2021-12-11 12:18:32+00:00,Some approximate computing arithmetic units,brsf11/ACArithmeticUnits,Verilog,ACArithmeticUnits,6,1,2023-02-17 10:42:17+00:00,2
14107,438907346,https://github.com/He-Sui/CS207-2021Fall-project.git,2021-12-16 08:01:35+00:00,,He-Sui/CS207-2021Fall-project,Verilog,CS207-2021Fall-project,39,1,2022-01-03 08:30:09+00:00,0
14108,438969452,https://github.com/mattvenn/wrapped_ppm_coder.git,2021-12-16 11:45:08+00:00,,mattvenn/wrapped_ppm_coder,Verilog,wrapped_ppm_coder,2028,1,2022-03-17 00:17:45+00:00,0
14109,431843882,https://github.com/marytwtw18/CO_final_project.git,2021-11-25 12:50:55+00:00,,marytwtw18/CO_final_project,Verilog,CO_final_project,4,1,2022-01-05 13:40:10+00:00,0
14110,434466197,https://github.com/JunnanLi/picoSoC.git,2021-12-03 04:31:10+00:00,SoC of PicoRV32i,JunnanLi/picoSoC,Verilog,picoSoC,571,1,2022-10-23 11:51:15+00:00,0
14111,433725554,https://github.com/alerner-6502/MobileNet_on_DE1SOC_with_VGA_support.git,2021-12-01 07:26:31+00:00,MobileNet on DE1SOC with VGA_support,alerner-6502/MobileNet_on_DE1SOC_with_VGA_support,Verilog,MobileNet_on_DE1SOC_with_VGA_support,902,1,2022-04-29 07:35:10+00:00,0
14112,439427454,https://github.com/0xjmux/MIPS32.git,2021-12-17 18:33:22+00:00,Pipelined MIPS32 Processor Built in Verilog ,0xjmux/MIPS32,Verilog,MIPS32,195,1,2024-10-09 13:26:39+00:00,0
14113,438502401,https://github.com/zhangseammm/ConvolutionDecode.git,2021-12-15 05:11:08+00:00,Convolution encode and decode，turbo code,zhangseammm/ConvolutionDecode,Verilog,ConvolutionDecode,563,1,2024-10-28 15:16:28+00:00,0
14114,439127872,https://github.com/Samaksh36/RISC-V-Implementation.git,2021-12-16 21:10:38+00:00,RTL Implementation of 5 Stage RV32I ISA,Samaksh36/RISC-V-Implementation,,RISC-V-Implementation,3149,1,2024-09-05 07:36:01+00:00,0
14115,441103242,https://github.com/Ranking666/IC_Design.git,2021-12-23 07:46:55+00:00,"A repository that implements CLA, ALU, FIFO, clock_alarm,etc design using Verilog",Ranking666/IC_Design,Verilog,IC_Design,17,1,2022-01-07 08:06:50+00:00,0
14116,437451386,https://github.com/rebsfalcao15/Very-Large-Scale-Integration.git,2021-12-12 04:22:40+00:00,Repository with all my Verilog and VHDL Programs,rebsfalcao15/Very-Large-Scale-Integration,Verilog,Very-Large-Scale-Integration,66,1,2023-09-13 23:01:23+00:00,0
14117,438316462,https://github.com/Steveletsgo/quartus-project.git,2021-12-14 16:05:33+00:00,This is the project of digital electronics from NBU,Steveletsgo/quartus-project,Verilog,quartus-project,15713,1,2023-05-29 06:08:36+00:00,0
14118,438106929,https://github.com/xuruifan/hls_project.git,2021-12-14 03:39:51+00:00,,xuruifan/hls_project,Verilog,hls_project,60,1,2023-06-29 08:43:08+00:00,0
14119,436789389,https://github.com/ShahdElmahallawy/Digital-Clock.git,2021-12-09 23:21:13+00:00,A Simple Digital Clock implemented using Verilog. ,ShahdElmahallawy/Digital-Clock,Verilog,Digital-Clock,3,1,2021-12-11 19:09:55+00:00,0
14120,434867083,https://github.com/yuxiao-ww/FPGA-MIPS.git,2021-12-04 10:10:56+00:00,,yuxiao-ww/FPGA-MIPS,Verilog,FPGA-MIPS,299,1,2021-12-25 02:21:25+00:00,0
14121,436182510,https://github.com/lipervol/verilog_learning.git,2021-12-08 09:05:58+00:00,Verilog Learning,lipervol/verilog_learning,Verilog,verilog_learning,5554,1,2021-12-10 01:25:15+00:00,0
14122,441632546,https://github.com/hhj1107/junga_soc_mpw4.git,2021-12-25 08:02:11+00:00,,hhj1107/junga_soc_mpw4,Verilog,junga_soc_mpw4,1616646,1,2022-02-10 13:19:52+00:00,1
14123,441190713,https://github.com/yangye0212/difftest-notes.git,2021-12-23 13:34:39+00:00,some notes of xiangshan difftest source code,yangye0212/difftest-notes,Verilog,difftest-notes,232,1,2024-05-20 05:51:05+00:00,0
14124,433481571,https://github.com/aryan57/coa-lab.git,2021-11-30 15:23:11+00:00,CS39001 - COMPUTER ORGANIZATION LABORATORY - IIT Kgp Autumn 2021,aryan57/coa-lab,Verilog,coa-lab,4173,1,2023-03-04 10:09:57+00:00,1
14125,430866937,https://github.com/SouthernPark/SnakeGameFPGA.git,2021-11-22 21:14:50+00:00,"In this project, I will design a snake game with FPGA, a full 32-bits processor and MIPS assembly instruction.",SouthernPark/SnakeGameFPGA,Verilog,SnakeGameFPGA,12031,1,2021-12-09 00:34:52+00:00,0
14126,430879961,https://github.com/MerryCello/basic_calculator_HDL.git,2021-11-22 22:10:40+00:00,A basic 4 function calculator. Final project for BYU-Idaho ECEN 340 in fall 2021,MerryCello/basic_calculator_HDL,Verilog,basic_calculator_HDL,876,1,2023-06-06 05:15:16+00:00,0
14127,434322998,https://github.com/GVictorsd/simpleComputerWeb.git,2021-12-02 17:59:09+00:00,Web app for the simple-computer.,GVictorsd/simpleComputerWeb,Verilog,simpleComputerWeb,122,1,2022-07-25 11:24:46+00:00,0
14128,435648767,https://github.com/dautal/Whack-a-Mole-on-FPGA.git,2021-12-06 21:11:24+00:00,,dautal/Whack-a-Mole-on-FPGA,Verilog,Whack-a-Mole-on-FPGA,4978,1,2023-01-22 16:10:31+00:00,0
14129,437412557,https://github.com/MNienaber831/32-Bit-MIPS-Processor.git,2021-12-11 23:41:51+00:00,ECE 174 Advanced Computer Architecture final project with Nicholas Kumar,MNienaber831/32-Bit-MIPS-Processor,Verilog,32-Bit-MIPS-Processor,27,1,2024-05-08 04:43:17+00:00,0
14130,431687600,https://github.com/itspalomo/ECE176-13-bit-Multi-Cycle-Processor.git,2021-11-25 02:17:21+00:00,ECE 176 Semester Project,itspalomo/ECE176-13-bit-Multi-Cycle-Processor,Verilog,ECE176-13-bit-Multi-Cycle-Processor,122,1,2024-08-08 23:30:29+00:00,0
14131,432444421,https://github.com/vogma/arty7-sdram.git,2021-11-27 11:39:03+00:00,state machine controlling the MIG controller for the DDR3 RAM on the Arty-A7 FPGA,vogma/arty7-sdram,Verilog,arty7-sdram,2327,1,2024-10-22 06:59:12+00:00,0
14132,432250382,https://github.com/jameschuang2002/Lab-7.git,2021-11-26 17:08:57+00:00,CPEN211 Lab 7: RISC Computer ,jameschuang2002/Lab-7,Verilog,Lab-7,636,1,2023-10-07 01:40:12+00:00,0
14133,439597284,https://github.com/JeffreyWong20/Avalon-Memory-Mapped_MIPS_CPU.git,2021-12-18 11:25:52+00:00,"Develop a synthesisable MIPS-compatible CPU that could run on any FPGA or ASIC. This CPU interfaces with the world using a memory-mapped bus, which gives it access to memory and other peripherals.",JeffreyWong20/Avalon-Memory-Mapped_MIPS_CPU,Verilog,Avalon-Memory-Mapped_MIPS_CPU,2072,1,2022-11-01 23:28:30+00:00,0
14134,440170309,https://github.com/TheRainstorm/FPGA-lightcube8.git,2021-12-20 12:55:47+00:00,一个基于FPGA的8x8x8光立方,TheRainstorm/FPGA-lightcube8,Verilog,FPGA-lightcube8,2355,1,2022-09-17 17:18:39+00:00,0
14135,439915700,https://github.com/JhoanLeon/RoadFighter.git,2021-12-19 16:41:48+00:00,Hardware implementation in FPGA of an arcade game (RoadFighter) in 8x8 matrix.,JhoanLeon/RoadFighter,Verilog,RoadFighter,4510,1,2022-03-13 22:07:17+00:00,0
14136,435144173,https://github.com/rtl-modeler/HDL_CODES.git,2021-12-05 11:12:44+00:00,HDL Codes by my ideas,rtl-modeler/HDL_CODES,Verilog,HDL_CODES,0,1,2022-06-16 06:14:29+00:00,0
14137,429242866,https://github.com/Nicholas1812216/CORDIC_implementation.git,2021-11-18 00:22:52+00:00,A fixed point implementation of the CORDIC algorithm that accepts a range of inputs (pi/2 to 0) in radians in signed Q2.15 format.,Nicholas1812216/CORDIC_implementation,Verilog,CORDIC_implementation,1791,1,2022-07-20 19:44:43+00:00,0
14138,434280059,https://github.com/drewhb/MIPS_single_cycle_CPU.git,2021-12-02 15:43:58+00:00,,drewhb/MIPS_single_cycle_CPU,Verilog,MIPS_single_cycle_CPU,7,1,2021-12-02 15:52:12+00:00,0
14139,435742859,https://github.com/NafisulKhondaker1025/EightCoreProcessor.git,2021-12-07 04:31:38+00:00,"This is an 8-Core processor created for ECE 369 course final project. Each core contains a six stage pipeline. It is based on 32-bit MIPS architecture and has been designed, implemented and validated on the Xilinx Artix-7 FPGA .",NafisulKhondaker1025/EightCoreProcessor,Verilog,EightCoreProcessor,112,1,2024-01-15 02:05:55+00:00,0
14140,438857909,https://github.com/efabless/caravel_openframe-lite.git,2021-12-16 04:20:19+00:00,,efabless/caravel_openframe-lite,Verilog,caravel_openframe-lite,1844,1,2024-05-16 09:22:19+00:00,1
14141,430125063,https://github.com/rogerpease/AXIMasterSlaveStream.git,2021-11-20 14:29:58+00:00,Repo for AXIMasterStreamSlave Tutorial,rogerpease/AXIMasterSlaveStream,Verilog,AXIMasterSlaveStream,26,1,2024-07-08 02:47:26+00:00,0
14142,430582567,https://github.com/damyan-p/316_stopwatch.git,2021-11-22 06:03:50+00:00,"Verilog implementation, testbench, and constraints for a 4-mode stopwatch",damyan-p/316_stopwatch,Verilog,316_stopwatch,65,1,2021-11-30 17:03:42+00:00,0
14143,430515289,https://github.com/bprimal22/Stopwatch.git,2021-11-22 00:31:15+00:00,Programmable stopwatch using verilog on FPGA (Xilinx Basys),bprimal22/Stopwatch,Verilog,Stopwatch,16,1,2021-11-24 03:52:48+00:00,0
14144,429572190,https://github.com/jianshitansuantong233/ee216a_final_project.git,2021-11-18 20:35:46+00:00,,jianshitansuantong233/ee216a_final_project,Verilog,ee216a_final_project,45765,1,2021-11-28 21:15:53+00:00,0
14145,429652467,https://github.com/MaxKev1n/single_cycle_cpu_1.git,2021-11-19 03:03:13+00:00,,MaxKev1n/single_cycle_cpu_1,Verilog,single_cycle_cpu_1,3040,1,2023-09-28 00:26:56+00:00,0
14146,431774713,https://github.com/Oshwiciqwq/BUAA-CO-2021.git,2021-11-25 08:50:30+00:00,,Oshwiciqwq/BUAA-CO-2021,Verilog,BUAA-CO-2021,12841,1,2023-01-26 17:05:56+00:00,0
14147,441224290,https://github.com/rishabh-panda/vlsi-lab-submissions.git,2021-12-23 15:38:46+00:00,Design and Testbench codes.,rishabh-panda/vlsi-lab-submissions,Verilog,vlsi-lab-submissions,406,1,2024-07-22 17:59:57+00:00,0
14148,434578077,https://github.com/hodiepanh/Viterbi_Decoder.git,2021-12-03 11:51:29+00:00,,hodiepanh/Viterbi_Decoder,Verilog,Viterbi_Decoder,75,1,2024-01-14 09:59:26+00:00,1
14149,434644200,https://github.com/JunnanLi/tetris.git,2021-12-03 15:28:52+00:00,俄罗斯方块,JunnanLi/tetris,Verilog,tetris,26,1,2024-06-20 11:42:50+00:00,0
14150,439295954,https://github.com/domikal792/amsuc_proj.git,2021-12-17 10:33:40+00:00,,domikal792/amsuc_proj,Verilog,amsuc_proj,20767,1,2022-09-04 18:53:18+00:00,0
14151,434879177,https://github.com/kycnb666/softwarerelease.git,2021-12-04 11:11:17+00:00,自制软件发布页,kycnb666/softwarerelease,Verilog,softwarerelease,4811,1,2022-04-08 22:50:58+00:00,0
14152,437094087,https://github.com/DylanR594/Multifunctional-Digital-Clock.git,2021-12-10 19:37:00+00:00,"The purpose of this project was to implement a 24-hour digital clock to the Nexys A7-100 board with various functions using the seven-segment display, LEDs, switches, and buttons on the board. The clock will use hours, minutes, and seconds in order to maintain an accurate count of the time. The program will allow for alternate functions between several functions such as an alarm, military time, and a stopwatch. The module uses the constraint file for the Nexys A7-100 board to display the time and other functions of the program. ",DylanR594/Multifunctional-Digital-Clock,Verilog,Multifunctional-Digital-Clock,17,1,2021-12-10 19:40:20+00:00,0
14153,439355141,https://github.com/Jazzel/HU-DLD-Project.git,2021-12-17 14:13:19+00:00,,Jazzel/HU-DLD-Project,Verilog,HU-DLD-Project,591,1,2021-12-21 15:36:35+00:00,0
14154,435727192,https://github.com/YAMY1234/carset-fpga.git,2021-12-07 03:14:19+00:00,,YAMY1234/carset-fpga,Verilog,carset-fpga,19345,1,2023-10-15 15:33:59+00:00,0
14155,436037353,https://github.com/AidanJohnston/SingleCycleProcessor.git,2021-12-07 21:58:30+00:00,Final project for EELE-0651.  Simple single Cycle processor in verlog.,AidanJohnston/SingleCycleProcessor,Verilog,SingleCycleProcessor,1309,1,2021-12-09 19:32:56+00:00,0
14156,432216577,https://github.com/TaninZeraati/ARM.git,2021-11-26 15:04:09+00:00,,TaninZeraati/ARM,Verilog,ARM,642,1,2022-11-09 07:31:57+00:00,0
14157,433026411,https://github.com/nikohill/NEU-SampleCPU.git,2021-11-29 12:04:19+00:00,Experiment of CA class,nikohill/NEU-SampleCPU,Verilog,NEU-SampleCPU,49,1,2023-12-13 06:16:25+00:00,0
14158,431901950,https://github.com/SultanShadow/TestChip.git,2021-11-25 15:58:36+00:00,TestChip,SultanShadow/TestChip,Verilog,TestChip,67164,1,2024-08-22 19:23:36+00:00,0
14159,431524748,https://github.com/gumistor/DS18B20_to_FPGA_on_1wire.git,2021-11-24 14:56:19+00:00,1wire communication with DS18B20,gumistor/DS18B20_to_FPGA_on_1wire,Verilog,DS18B20_to_FPGA_on_1wire,37,1,2022-07-24 21:34:50+00:00,0
14160,437459405,https://github.com/MingXii/Ready-Valid-Handshakes.git,2021-12-12 05:18:33+00:00,,MingXii/Ready-Valid-Handshakes,Verilog,Ready-Valid-Handshakes,123,1,2022-09-28 03:32:53+00:00,1
14161,441756635,https://github.com/ShahdElmahallawy/Calculator.git,2021-12-25 20:52:21+00:00,Implemented a simple Calculator using Verilog,ShahdElmahallawy/Calculator,Verilog,Calculator,439,1,2021-12-25 21:53:36+00:00,0
14162,434821595,https://github.com/nomanker/CPUDesign.git,2021-12-04 06:01:47+00:00,,nomanker/CPUDesign,Verilog,CPUDesign,51,1,2021-12-17 01:50:50+00:00,0
14163,436133895,https://github.com/Memorywzd/CPU.git,2021-12-08 05:58:47+00:00,Course Design of Principles of Computer Organization,Memorywzd/CPU,Verilog,CPU,52751,1,2023-01-28 04:37:06+00:00,0
14164,435563540,https://github.com/raghibsibtain98/VLSI-Project-Alarm-Clock-Design.git,2021-12-06 16:13:47+00:00,Here I have implemented Alarm Clock using Verilog and synthesized the RTL in Quartus Prime.,raghibsibtain98/VLSI-Project-Alarm-Clock-Design,Verilog,VLSI-Project-Alarm-Clock-Design,21,1,2022-01-29 05:59:05+00:00,0
14165,438690794,https://github.com/FlexEasy/advanced-encryption-standard.git,2021-12-15 16:05:32+00:00,Implementation of AES system using FPGA and NIOS ,FlexEasy/advanced-encryption-standard,Verilog,advanced-encryption-standard,18588,1,2021-12-15 16:30:14+00:00,0
14166,439188101,https://github.com/JD-14/RISC_SPM_Project.git,2021-12-17 02:34:14+00:00,This repo contains the RTL to GDSII files for a Reduce Instruction Set Computer Stored Program Machine (RISC SPM) project.),JD-14/RISC_SPM_Project,Verilog,RISC_SPM_Project,30238,1,2022-06-20 17:55:42+00:00,0
14167,433943153,https://github.com/markovav-official/Game2048_FPGA.git,2021-12-01 18:36:14+00:00,,markovav-official/Game2048_FPGA,Verilog,Game2048_FPGA,49249,1,2024-09-16 19:56:52+00:00,1
14168,447973979,https://github.com/snbk001/Verilog-Design-Examples.git,2022-01-14 13:18:41+00:00,"Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous FIFO, 8x8 Sequential Multiplier",snbk001/Verilog-Design-Examples,Verilog,Verilog-Design-Examples,129,92,2024-10-27 21:29:59+00:00,15
14169,446783609,https://github.com/salute-hh/FPGA-Edge-Detection-Project1.git,2022-01-11 10:55:24+00:00,FPGA-Edge-Detection-Project1,salute-hh/FPGA-Edge-Detection-Project1,Verilog,FPGA-Edge-Detection-Project1,35235,48,2024-09-07 06:03:37+00:00,8
14170,450657407,https://github.com/va7deo/zerowing.git,2022-01-21 22:27:01+00:00,Toaplan V1 system for MiSTer FPGA,va7deo/zerowing,Verilog,zerowing,172483,46,2024-04-29 13:31:25+00:00,14
14171,444592157,https://github.com/ucsdsysnet/Rosebud.git,2022-01-04 23:21:04+00:00,Framework for FPGA-accelerated Middlebox Development,ucsdsysnet/Rosebud,Verilog,Rosebud,129659,38,2024-10-12 12:12:38+00:00,10
14172,445140913,https://github.com/abdelazeem201/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor.git,2022-01-06 11:11:42+00:00,"I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be built using the proposed processing element. The proposed architecture can lead to 100% hardware utilization and 50% reduction in the overall number of adders required in the conventional pipelined FFT designs. In order to produce the output sequence in normal order, we also present a bit reverser, which can achieve a 50% reduction in memory usage.",abdelazeem201/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor,Verilog,Design-and-ASIC-Implementation-of-32-Point-FFT-Processor,9631,35,2024-10-14 18:09:34+00:00,1
14173,450814091,https://github.com/Arlet/verilog-65C02-fsm.git,2022-01-22 12:41:12+00:00,,Arlet/verilog-65C02-fsm,Verilog,verilog-65C02-fsm,72,31,2024-08-22 19:22:01+00:00,11
14174,450072296,https://github.com/iic-jku/iic-audiodac-v1.git,2022-01-20 11:37:33+00:00,"Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.",iic-jku/iic-audiodac-v1,Verilog,iic-audiodac-v1,679997,31,2024-04-26 19:34:27+00:00,5
14175,448205989,https://github.com/DCLAB08/Real-Time-Image-Video-Dehazing.git,2022-01-15 07:03:12+00:00,"The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)",DCLAB08/Real-Time-Image-Video-Dehazing,Verilog,Real-Time-Image-Video-Dehazing,21799,27,2024-10-21 08:25:00+00:00,1
14176,447001529,https://github.com/EECS150/fpga_labs_sp22.git,2022-01-11 22:32:05+00:00,,EECS150/fpga_labs_sp22,Verilog,fpga_labs_sp22,4391,25,2024-07-07 03:30:39+00:00,33
14177,448046452,https://github.com/b-dmitry1/V188.git,2022-01-14 17:09:19+00:00,FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23),b-dmitry1/V188,Verilog,V188,2366,21,2024-05-31 20:30:01+00:00,2
14178,452139605,https://github.com/jevinskie/litespih4x.git,2022-01-26 04:26:35+00:00,SPI flash MITM and emulation (QSPI is a WIP),jevinskie/litespih4x,Verilog,litespih4x,2919,20,2024-10-28 17:22:55+00:00,2
14179,450626019,https://github.com/PaserTech-Hardware/GowinDDR3_AXI4_SpinalHDL.git,2022-01-21 20:08:00+00:00,Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现,PaserTech-Hardware/GowinDDR3_AXI4_SpinalHDL,Verilog,GowinDDR3_AXI4_SpinalHDL,42,19,2024-10-17 03:15:43+00:00,6
14180,451024857,https://github.com/zlinaf/PowerGear.git,2022-01-23 06:39:00+00:00,[DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs,zlinaf/PowerGear,Verilog,PowerGear,279172,17,2024-09-22 07:26:51+00:00,9
14181,445466713,https://github.com/kazkojima/pcm2pdm-example.git,2022-01-07 09:28:09+00:00,A tiny example of PCM to PDM pipeline on FPGA,kazkojima/pcm2pdm-example,Verilog,pcm2pdm-example,583,17,2024-04-22 08:10:42+00:00,4
14182,443561920,https://github.com/Geyuhao/DoodleJump-on-FPGA.git,2022-01-01 15:04:22+00:00,"We built the game ""Doodle Jump"" on the FPGA (UIUC ECE 385)",Geyuhao/DoodleJump-on-FPGA,Verilog,DoodleJump-on-FPGA,172017,16,2024-10-20 07:55:20+00:00,7
14183,450112092,https://github.com/albertfan1120/NTU_CVSD_2021.git,2022-01-20 13:39:23+00:00,Computer-Aided VLSI System Design,albertfan1120/NTU_CVSD_2021,Verilog,NTU_CVSD_2021,110875,15,2024-10-24 09:29:57+00:00,10
14184,452531927,https://github.com/kazkojima/lunauac2-pdm.git,2022-01-27 03:54:22+00:00,A LiteX module implementing a USB UAC2 module with simple PDM in/out,kazkojima/lunauac2-pdm,Verilog,lunauac2-pdm,231,14,2024-02-26 15:57:04+00:00,2
14185,453008314,https://github.com/abdelazeem201/SoC-Implementation-of-OpenMSP430-Microcontroller.git,2022-01-28 09:25:46+00:00,"The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 microcontroller family. Due to its characteristics, the openMSP430 was selected to integrate the System on Chip (SOC). This open-core, that will be implemented as an Application Specific Integrated Circuit (ASIC), was previously synthesized, for a SAEDCMOS 90nm target technology process.",abdelazeem201/SoC-Implementation-of-OpenMSP430-Microcontroller,Verilog,SoC-Implementation-of-OpenMSP430-Microcontroller,24498,14,2024-10-11 09:26:11+00:00,3
14186,449172072,https://github.com/zzz-x/mp3player.git,2022-01-18 06:46:47+00:00,同济大学数字逻辑大作业,zzz-x/mp3player,Verilog,mp3player,1844,13,2024-10-23 02:04:25+00:00,0
14187,441932706,https://github.com/ytliu74/RISCV_Verilog.git,2021-12-26 16:14:30+00:00,RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.,ytliu74/RISCV_Verilog,Verilog,RISCV_Verilog,1497,13,2024-09-22 04:16:22+00:00,4
14188,444656710,https://github.com/briansune/FFT-R22SDF.git,2022-01-05 03:57:01+00:00,R22SDF FFT VLSI/FPGA investigate and implementation,briansune/FFT-R22SDF,Verilog,FFT-R22SDF,67,12,2024-07-18 03:33:01+00:00,1
14189,446128190,https://github.com/Zhu-Zixuan/Bitlet-PE.git,2022-01-09 15:31:53+00:00,A bit-level sparsity-awared multiply-accumulate process element.,Zhu-Zixuan/Bitlet-PE,Verilog,Bitlet-PE,34,12,2024-10-25 07:13:29+00:00,1
14190,449779247,https://github.com/mattvenn/zero_to_asic_mpw5.git,2022-01-19 16:55:49+00:00,,mattvenn/zero_to_asic_mpw5,Verilog,zero_to_asic_mpw5,265331,10,2022-07-12 21:31:41+00:00,1
14191,442342677,https://github.com/kazkojima/pdmmic-example.git,2021-12-28 03:55:05+00:00,A simple PDM microphone interface on FPGA,kazkojima/pdmmic-example,Verilog,pdmmic-example,111,10,2024-10-28 14:08:59+00:00,3
14192,442125635,https://github.com/mrcaidev/computer-architecture-and-organization.git,2021-12-27 10:23:11+00:00,电子科技大学 2020 级《计算机组成与结构》课程代码。,mrcaidev/computer-architecture-and-organization,Verilog,computer-architecture-and-organization,26,9,2024-06-14 16:07:57+00:00,0
14193,451485634,https://github.com/antmicro/video-overlays.git,2022-01-24 13:57:48+00:00,,antmicro/video-overlays,Verilog,video-overlays,1772,9,2024-05-30 08:29:14+00:00,2
14194,454449164,https://github.com/v9938/MSX2SlotExpander.git,2022-02-01 15:51:01+00:00,Simple logic 2Slot Expander unit for MSX,v9938/MSX2SlotExpander,Verilog,MSX2SlotExpander,2214,9,2024-03-16 00:49:36+00:00,1
14195,452573042,https://github.com/eda-lab/CNNAF-CNN-Accelerator.git,2022-01-27 06:55:31+00:00,CNN-Accelerator based on FPGA developed by verilog HDL.,eda-lab/CNNAF-CNN-Accelerator,Verilog,CNNAF-CNN-Accelerator,44877,9,2024-05-23 06:49:45+00:00,0
14196,443812102,https://github.com/yexiaosu/VE370.git,2022-01-02 16:20:09+00:00,Course materials of VE370,yexiaosu/VE370,Verilog,VE370,41397,8,2024-10-08 05:07:49+00:00,0
14197,447509851,https://github.com/TranquilRock/RISC-V-PipelineCPU.git,2022-01-13 07:48:33+00:00,"NTU Computer Architecture 2021 - CPU with Single issue, L1-cache",TranquilRock/RISC-V-PipelineCPU,Verilog,RISC-V-PipelineCPU,87,8,2024-07-25 04:43:33+00:00,0
14198,448193099,https://github.com/nandithaec/fpga_workshop_collaterals.git,2022-01-15 05:48:54+00:00,"Input files and commands needed for the workshop, sorted daywise",nandithaec/fpga_workshop_collaterals,Verilog,fpga_workshop_collaterals,3278,8,2023-04-20 19:19:37+00:00,11
14199,445769087,https://github.com/cquwei-cx/cpu20220108.git,2022-01-08 08:50:02+00:00,MIPS 57条指令五级流水线cpu (verilog实现+详细注释),cquwei-cx/cpu20220108,Verilog,cpu20220108,1420,8,2024-04-09 10:23:52+00:00,1
14200,443565599,https://github.com/19801201/Ultra_low_power_CNN_Accelerated.git,2022-01-01 15:24:24+00:00,,19801201/Ultra_low_power_CNN_Accelerated,Verilog,Ultra_low_power_CNN_Accelerated,7469,8,2024-06-10 11:01:46+00:00,0
14201,452802706,https://github.com/ThePituLegend/RISC-V_DE10-Nano.git,2022-01-27 18:42:48+00:00,"This project aims to boot Linux on a RocektChip based SoC, synthesised on the DE10-Nano board. Computer Science Bachelor's Thesis at UAB, Spain.",ThePituLegend/RISC-V_DE10-Nano,Verilog,RISC-V_DE10-Nano,6777,8,2024-07-06 08:44:08+00:00,2
14202,452967370,https://github.com/CHNCZL/MIPS-CQU.git,2022-01-28 06:48:32+00:00,重庆大学の硬件综合设计任务,CHNCZL/MIPS-CQU,Verilog,MIPS-CQU,38,8,2024-08-17 07:24:20+00:00,0
14203,448486895,https://github.com/Ashwin-Rajesh/RTL_Notes.git,2022-01-16 07:31:30+00:00,"Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes",Ashwin-Rajesh/RTL_Notes,Verilog,RTL_Notes,2481,7,2024-10-20 04:53:55+00:00,2
14204,450559262,https://github.com/tdene/adder_networks.git,2022-01-21 16:18:46+00:00,"Store of prefix tree adder HDL, diagrams, and implementation results",tdene/adder_networks,Verilog,adder_networks,4556,6,2024-08-13 18:27:50+00:00,1
14205,446875401,https://github.com/DoniaEsawi/HomeAutomationSystem.git,2022-01-11 15:26:28+00:00,"designed to control the doors, windows, fire alarm and the  temperature. Each process being automated is associated with a sensor. ",DoniaEsawi/HomeAutomationSystem,Verilog,HomeAutomationSystem,4687,6,2022-01-13 18:42:10+00:00,4
14206,450333683,https://github.com/su-pernova/Sogang_CSE3016.git,2022-01-21 03:00:01+00:00,서강대학교 컴퓨터공학실험II 프로젝트(2021-2),su-pernova/Sogang_CSE3016,Verilog,Sogang_CSE3016,34278,5,2024-09-18 14:13:12+00:00,1
14207,448865976,https://github.com/p3da/verilog-ethernet_ptp.git,2022-01-17 11:28:20+00:00,,p3da/verilog-ethernet_ptp,Verilog,verilog-ethernet_ptp,330,5,2024-03-28 01:11:15+00:00,0
14208,454430637,https://github.com/jogeshsingh/Shift-and-Add-Accumulator-Based-Multiplier-Design.git,2022-02-01 14:59:27+00:00,This project includes 4 bit configuration of Datapath and controller of shift and add sequential multiplier design . It was designed in Xilinx VIVADO using Verilog HDL.,jogeshsingh/Shift-and-Add-Accumulator-Based-Multiplier-Design,Verilog,Shift-and-Add-Accumulator-Based-Multiplier-Design,1297,5,2024-09-22 10:32:17+00:00,0
14209,453152147,https://github.com/Arjun-Narula/N-bit-Multiplier-in-Verilog.git,2022-01-28 17:11:54+00:00,,Arjun-Narula/N-bit-Multiplier-in-Verilog,Verilog,N-bit-Multiplier-in-Verilog,1122,5,2024-08-03 11:01:18+00:00,2
14210,451583078,https://github.com/LL-Tools/Valkyrie.git,2022-01-24 18:23:30+00:00,,LL-Tools/Valkyrie,Verilog,Valkyrie,108647,5,2023-10-19 13:13:24+00:00,2
14211,453280627,https://github.com/xiaowuzxc/SAR-ADC-FPGA.git,2022-01-29 02:56:22+00:00,,xiaowuzxc/SAR-ADC-FPGA,Verilog,SAR-ADC-FPGA,317,5,2024-05-03 06:24:08+00:00,0
14212,449549970,https://github.com/minhna1112/RISC-V-SingleCycle.git,2022-01-19 04:45:08+00:00,Project Digital Design II,minhna1112/RISC-V-SingleCycle,Verilog,RISC-V-SingleCycle,64,4,2023-02-28 21:01:12+00:00,0
14213,451909702,https://github.com/phyzhenli/AM.git,2022-01-25 14:28:01+00:00,,phyzhenli/AM,Verilog,AM,61429,4,2023-08-22 01:49:23+00:00,1
14214,442499203,https://github.com/Kobe972/FPGA-VR.git,2021-12-28 15:07:26+00:00,,Kobe972/FPGA-VR,Verilog,FPGA-VR,2381,4,2024-02-28 18:28:04+00:00,0
14215,442258867,https://github.com/Ahmed-Emad10/Home-Automation-System.git,2021-12-27 19:51:16+00:00,"VLSI Project which close doors, handle fires, close windows and also start heater or cooler.",Ahmed-Emad10/Home-Automation-System,Verilog,Home-Automation-System,2512,4,2024-03-07 14:51:56+00:00,0
14216,445488268,https://github.com/wuhanstudio/trivium.git,2022-01-07 10:48:57+00:00,A light-weight hardware oriented synchronous stream cipher.,wuhanstudio/trivium,Verilog,trivium,1339,4,2024-03-30 17:29:40+00:00,1
14217,452461941,https://github.com/mjs19999/AES_in_verilog.git,2022-01-26 22:30:03+00:00,An algorithmic state machine verilog code for AES Encryption/Decryption Algorithm,mjs19999/AES_in_verilog,Verilog,AES_in_verilog,29,4,2024-10-17 12:59:20+00:00,4
14218,451002805,https://github.com/Askartos/SPI-Register-Access-Controller.git,2022-01-23 04:23:13+00:00,Here you can find the RTL for a SPI+Register bank controller which can be used to test stand-alone Analog/Digital IP,Askartos/SPI-Register-Access-Controller,Verilog,SPI-Register-Access-Controller,2866,4,2024-07-15 01:15:23+00:00,2
14219,442978771,https://github.com/SueHeck/EE272A_DNN_Accelerator.git,2021-12-30 05:46:53+00:00,Implementation of a DNN accelerator Hardware using Resnet_18 architecture,SueHeck/EE272A_DNN_Accelerator,,EE272A_DNN_Accelerator,7297,4,2024-03-22 02:51:23+00:00,0
14220,449924283,https://github.com/ryanrocket/caravel_automatic_gain_control.git,2022-01-20 02:15:35+00:00,An Automatic Gain Control (AGC) feedback-loop oriented towards baseband applications (0-600 MHz) without the need for integrated inductors. ,ryanrocket/caravel_automatic_gain_control,Verilog,caravel_automatic_gain_control,28851,4,2024-04-21 06:12:16+00:00,1
14221,443448909,https://github.com/nguyendao-uom/rram_testchip.git,2022-01-01 00:56:21+00:00,,nguyendao-uom/rram_testchip,Verilog,rram_testchip,20174,4,2024-08-22 19:23:40+00:00,2
14222,441819794,https://github.com/1009qjm/Ethernet-MDIO-Implementation.git,2021-12-26 05:52:17+00:00,,1009qjm/Ethernet-MDIO-Implementation,Verilog,Ethernet-MDIO-Implementation,10,4,2024-10-09 16:23:33+00:00,0
14223,453071434,https://github.com/davidlu1027/kws.git,2022-01-28 13:08:38+00:00,,davidlu1027/kws,Verilog,kws,1019,4,2024-07-25 11:12:24+00:00,0
14224,443954080,https://github.com/betocool-prog/picosoc_step_01.git,2022-01-03 05:46:58+00:00,Getting started with a PicoSoc Risc-V soft core,betocool-prog/picosoc_step_01,Verilog,picosoc_step_01,177,4,2024-10-25 16:43:24+00:00,1
14225,442922511,https://github.com/AntonioDrusin/tang-nano-psram.git,2021-12-30 00:15:42+00:00,A test of the PSRAM on the Sipeed Tang Nano,AntonioDrusin/tang-nano-psram,Verilog,tang-nano-psram,27,4,2024-05-01 11:24:08+00:00,1
14226,450015131,https://github.com/1sand0s-git/FPGABasics.git,2022-01-20 08:31:56+00:00,FPGA Basics Series Code,1sand0s-git/FPGABasics,Verilog,FPGABasics,18,4,2024-10-27 03:47:19+00:00,0
14227,448780010,https://github.com/Ma-YX/UCAS_CAlab.git,2022-01-17 06:35:29+00:00,,Ma-YX/UCAS_CAlab,Verilog,UCAS_CAlab,10256,4,2023-05-22 08:54:10+00:00,1
14228,452932555,https://github.com/yufoo1/BUAA-CO-2021.git,2022-01-28 03:57:26+00:00,,yufoo1/BUAA-CO-2021,Verilog,BUAA-CO-2021,6196,4,2023-01-24 15:17:14+00:00,0
14229,451970862,https://github.com/DreamSkyGL/c101_soc_rv32i.git,2022-01-25 17:14:39+00:00,An open source RISC-V RV32I SoC designed by GanLing,DreamSkyGL/c101_soc_rv32i,Verilog,c101_soc_rv32i,36,4,2024-06-06 03:58:36+00:00,0
14230,450104055,https://github.com/Thysrael/BUAA-MIPS-CPU.git,2022-01-20 13:16:00+00:00,这是北航2020级计算机组成课程要求，包括logisim和Verilog实现的CPU，关于代码的详细解读，可以参考我的博客 https://thysrael.github.io/,Thysrael/BUAA-MIPS-CPU,Verilog,BUAA-MIPS-CPU,828,4,2024-08-10 13:28:44+00:00,0
14231,442676675,https://github.com/2080fresh/RISC-V-32bit.git,2021-12-29 06:05:48+00:00,동계 URP Project,2080fresh/RISC-V-32bit,Verilog,RISC-V-32bit,542,3,2022-03-15 01:19:24+00:00,0
14232,444277419,https://github.com/Dai-dirk/32-bit-Multiplier.git,2022-01-04 03:48:17+00:00,A 32-bit Baugh-Wooley multiplier with carry-select add. ,Dai-dirk/32-bit-Multiplier,Verilog,32-bit-Multiplier,91,3,2024-10-25 02:17:42+00:00,0
14233,451270484,https://github.com/tangxifan/micro_benchmark.git,2022-01-24 00:45:06+00:00,Micro Benchmarks for FPGA design verification,tangxifan/micro_benchmark,Verilog,micro_benchmark,3803,3,2024-10-29 04:01:14+00:00,1
14234,445793234,https://github.com/virtualsecureplatform/kvsp-rv32i.git,2022-01-08 10:52:05+00:00,,virtualsecureplatform/kvsp-rv32i,Verilog,kvsp-rv32i,524,3,2022-01-10 11:18:50+00:00,0
14235,454252601,https://github.com/briansune/ADS111x-series-ADC-FPGA.git,2022-02-01 03:46:34+00:00,TI ADS1115 ADC example for FPGA (HDL),briansune/ADS111x-series-ADC-FPGA,Verilog,ADS111x-series-ADC-FPGA,16,3,2024-08-01 14:04:06+00:00,2
14236,442328907,https://github.com/nguyendao-uom/ICESOC.git,2021-12-28 02:38:07+00:00,,nguyendao-uom/ICESOC,Verilog,ICESOC,121330,3,2024-02-27 19:48:07+00:00,1
14237,446350722,https://github.com/Bright-Hsu/my-ARMv8-CPU.git,2022-01-10 09:05:37+00:00,an ARMv8-based five pipeline CPU,Bright-Hsu/my-ARMv8-CPU,Verilog,my-ARMv8-CPU,405,3,2024-10-10 12:58:53+00:00,0
14238,446945996,https://github.com/Dhaval302/Washing_Machine_Automatic_HDL.git,2022-01-11 18:59:08+00:00,,Dhaval302/Washing_Machine_Automatic_HDL,Verilog,Washing_Machine_Automatic_HDL,1305,3,2024-07-18 15:44:59+00:00,8
14239,442207454,https://github.com/dzx-dzx/RISCV_NO_PIPELINE.git,2021-12-27 16:10:26+00:00,,dzx-dzx/RISCV_NO_PIPELINE,Verilog,RISCV_NO_PIPELINE,94,3,2023-03-10 07:15:09+00:00,0
14240,447063348,https://github.com/ChayCai/Mult.git,2022-01-12 03:27:17+00:00,"A 32bit multiplier with booth2 coding, wallace tree (jump Wallce tree), and 64bit LookAheadAdder",ChayCai/Mult,Verilog,Mult,53,3,2024-06-14 02:08:41+00:00,0
14241,450243024,https://github.com/shotsan/Man-in-middle_4G_5G.git,2022-01-20 20:10:18+00:00,Proof of concept source code for a Man-in-the-middle in 4G/5G,shotsan/Man-in-middle_4G_5G,Verilog,Man-in-middle_4G_5G,34443,3,2024-08-14 15:59:37+00:00,1
14242,454299655,https://github.com/HsuYuHuang/NCTU-ICLAB-2021-FALL.git,2022-02-01 07:39:48+00:00,,HsuYuHuang/NCTU-ICLAB-2021-FALL,Verilog,NCTU-ICLAB-2021-FALL,22603,3,2024-10-07 08:35:00+00:00,0
14243,445714640,https://github.com/SubZer0811/Computer-Architecture.git,2022-01-08 03:33:12+00:00,,SubZer0811/Computer-Architecture,Verilog,Computer-Architecture,2435,3,2022-05-23 04:09:21+00:00,1
14244,446761070,https://github.com/JacyCui/NJU-RV32I.git,2022-01-11 09:42:28+00:00,Nanjing University  FPAG Lab - A Computer System with CPU Supporting RV32I Instruction Set and External Device I/O,JacyCui/NJU-RV32I,Verilog,NJU-RV32I,15496,3,2023-12-26 08:50:07+00:00,1
14245,452979881,https://github.com/lpp-coder/FPGA_snake.git,2022-01-28 07:40:49+00:00,基于VGA实现的贪吃蛇（FPGA）,lpp-coder/FPGA_snake,Verilog,FPGA_snake,7988,3,2023-12-10 00:25:08+00:00,1
14246,453270832,https://github.com/HUALIxxk/snake_master.git,2022-01-29 01:56:05+00:00,FPGA 贪吃蛇 HDMI,HUALIxxk/snake_master,Verilog,snake_master,4852,3,2023-12-10 00:25:07+00:00,1
14247,445645258,https://github.com/NeuroGenomicsAndInformatics/WXS-Pipelines.git,2022-01-07 20:32:17+00:00,,NeuroGenomicsAndInformatics/WXS-Pipelines,Verilog,WXS-Pipelines,558076,3,2024-09-23 16:15:02+00:00,0
14248,444120838,https://github.com/sadegh-msm/logic_finalProject.git,2022-01-03 16:06:27+00:00,,sadegh-msm/logic_finalProject,Verilog,logic_finalProject,15,2,2023-11-11 14:50:45+00:00,0
14249,445732480,https://github.com/Thancred-Waters/Hardware_Design.git,2022-01-08 05:27:55+00:00,,Thancred-Waters/Hardware_Design,Verilog,Hardware_Design,8375,2,2023-01-02 08:11:06+00:00,0
14250,450387222,https://github.com/ManasGupta1310/CS220-Assignments.git,2022-01-21 06:59:46+00:00,This repo contains the assignments for CS220 course.,ManasGupta1310/CS220-Assignments,Verilog,CS220-Assignments,327,2,2024-02-19 03:22:57+00:00,0
14251,445414724,https://github.com/zst123/hacknroll2022-project.git,2022-01-07 05:57:42+00:00,Bring your old analog TV back to life! This project uses purely digital logic to emulate analog RF signals without any special circuitry. Using a cheap $15 FPGA board.,zst123/hacknroll2022-project,Verilog,hacknroll2022-project,23,2,2022-09-29 09:33:19+00:00,0
14252,453387026,https://github.com/sempfi/MIPS.git,2022-01-29 12:10:00+00:00,MIPS architecture implemented in Verilog.,sempfi/MIPS,Verilog,MIPS,81,2,2023-11-30 13:38:21+00:00,0
14253,448303411,https://github.com/shino-hinaduki/chisel-nes.git,2022-01-15 14:41:32+00:00,(WIP) NES emulator running on FPGA implemented in scala(w/ chisel),shino-hinaduki/chisel-nes,Verilog,chisel-nes,8542,2,2024-03-05 16:00:00+00:00,0
14254,442870488,https://github.com/dzx-dzx/RISCV_PIPELINE.git,2021-12-29 19:26:07+00:00,,dzx-dzx/RISCV_PIPELINE,Verilog,RISCV_PIPELINE,390,2,2023-03-10 07:15:09+00:00,0
14255,453648766,https://github.com/jogeshsingh/RTL-design-of-Registers-on-the-bus.git,2022-01-30 10:26:50+00:00,This project basically an introduction to Register transfer level design that how the data flow from one register to another over the single bus.,jogeshsingh/RTL-design-of-Registers-on-the-bus,Verilog,RTL-design-of-Registers-on-the-bus,75,2,2022-10-09 20:10:37+00:00,0
14256,443111936,https://github.com/apurbaanik/Traffic-Light-Controller.git,2021-12-30 15:23:03+00:00,"Today’s lab is about a traffic light controller where we will be designing a finite state machine that is capable of controlling traffic lights at a street intersection. There are two orthogonal streets A and B, where A is the primary state and has a higher precedence over street B. There is a sensor at street B that detects if there are any car waiting on street B. If the sensor detects a car, it will have a output 1 with value “High” or a value “Low” if there is no car on street B. If we have a green signal at street A, it must be green for at least 60 seconds. If there is no car on street B i.e. if the sensor doesn’t detect any car then signal A stays green always. If the sensor detects a car on street B, then signal A turns orange for 10 seconds and then signal B turns Green with signal A turning Red. Now when street B has green signal, it stays green for duration of 30 seconds before turning orange for 10 seconds and then to red. Once signal B turns red, signal A turns to green again. So based on the above specs about Traffic Light Controller, we have to write a source file and a test bench using Verilog.",apurbaanik/Traffic-Light-Controller,Verilog,Traffic-Light-Controller,2,2,2023-12-26 02:41:56+00:00,0
14257,446477017,https://github.com/qweDxz123/ISP-.git,2022-01-10 15:25:37+00:00,,qweDxz123/ISP-,Verilog,ISP-,21,2,2024-05-21 03:51:42+00:00,0
14258,453187825,https://github.com/quochunglam/mipi_cam_fpga_cycle_v_system_design.git,2022-01-28 19:13:44+00:00,,quochunglam/mipi_cam_fpga_cycle_v_system_design,Verilog,mipi_cam_fpga_cycle_v_system_design,292859,2,2023-12-04 19:56:08+00:00,0
14259,448334941,https://github.com/ain1084/audio_echo_effect.git,2022-01-15 16:45:18+00:00,Simple echo effect implementation with digital audio processing.,ain1084/audio_echo_effect,Verilog,audio_echo_effect,61,2,2024-05-03 13:59:15+00:00,2
14260,443520440,https://github.com/wang-jt/FPGA-DigitalCamera.git,2022-01-01 10:58:03+00:00,"同济大学数字逻辑(CS102109,22秋)课程期末设计,适用于Nexys4 DDR的数码相机.蓝牙操控,VGA显示, SD卡存储. Digital Camera designed for Nexys4 DDR. Final Project for Digitial Logic (CS102109), Tongji Univ.",wang-jt/FPGA-DigitalCamera,Verilog,FPGA-DigitalCamera,8139,2,2024-05-26 15:18:43+00:00,0
14261,453285278,https://github.com/adityas129/pipelined-processor.git,2022-01-29 03:25:23+00:00,,adityas129/pipelined-processor,Verilog,pipelined-processor,74388,2,2022-01-30 23:46:08+00:00,0
14262,445864235,https://github.com/Arjun-Narula/Round-Robin-Arbiter.git,2022-01-08 16:02:00+00:00,,Arjun-Narula/Round-Robin-Arbiter,Verilog,Round-Robin-Arbiter,3,2,2024-08-30 04:59:59+00:00,3
14263,443195493,https://github.com/christoph-weiser/mpw4.git,2021-12-30 22:13:15+00:00,Efabless MPW4 submission repository,christoph-weiser/mpw4,Verilog,mpw4,6000,2,2024-07-05 04:46:07+00:00,0
14264,453633396,https://github.com/jogeshsingh/Carry-Save-Adder-on-Xilinx-VIVADO.git,2022-01-30 09:07:21+00:00,This projects incorporates the basic functionality of Carry save addition by feeding the carry output to so the input of next adder logic that we can add more than three numbers simultaneously .This project was designed using Verilog HDL . ,jogeshsingh/Carry-Save-Adder-on-Xilinx-VIVADO,Verilog,Carry-Save-Adder-on-Xilinx-VIVADO,115,2,2023-09-13 02:13:59+00:00,0
14265,446178118,https://github.com/Eugeo101/Verilog-CPU-DMA.git,2022-01-09 19:03:32+00:00,,Eugeo101/Verilog-CPU-DMA,Verilog,Verilog-CPU-DMA,13,2,2024-03-09 06:04:14+00:00,0
14266,443822474,https://github.com/lucifer9735/RSA-Verilog.git,2022-01-02 17:04:08+00:00,,lucifer9735/RSA-Verilog,Verilog,RSA-Verilog,96,2,2024-03-26 19:26:11+00:00,0
14267,442791821,https://github.com/Hakureirm/USTC-Verilog-OJ-Solved.git,2021-12-29 14:06:40+00:00,中科大的Verilog OJ个人题解（更新）,Hakureirm/USTC-Verilog-OJ-Solved,Verilog,USTC-Verilog-OJ-Solved,25,2,2024-05-24 12:33:32+00:00,0
14268,448192472,https://github.com/svsingh68/VerilogScripts.git,2022-01-15 05:44:48+00:00,Scripts used for illustration in youtube channel,svsingh68/VerilogScripts,Verilog,VerilogScripts,24,2,2022-07-12 07:59:33+00:00,0
14269,448627443,https://github.com/ZiyangYE/Super-Scalar-RV32.git,2022-01-16 17:40:22+00:00,Learn to design super scalar processors and use advanced HDLs. Design from scratch.,ZiyangYE/Super-Scalar-RV32,Verilog,Super-Scalar-RV32,35,2,2022-02-11 13:08:53+00:00,0
14270,444294775,https://github.com/tinsir888/computer-architecture.git,2022-01-04 05:18:39+00:00,"NKU CS major compulsory course in 5th semester, taught by Prof. Bai Gang.",tinsir888/computer-architecture,Verilog,computer-architecture,61129,2,2022-06-15 05:08:12+00:00,0
14271,453041547,https://github.com/praynext/BUAA-CO-2021.git,2022-01-28 11:25:05+00:00,北航计组2021,praynext/BUAA-CO-2021,Verilog,BUAA-CO-2021,37,2,2023-02-27 14:29:40+00:00,0
14272,447862055,https://github.com/Ma-YX/UCAS_CODlab.git,2022-01-14 06:14:36+00:00,,Ma-YX/UCAS_CODlab,Verilog,UCAS_CODlab,7206,2,2024-06-20 08:56:22+00:00,0
14273,443556793,https://github.com/CQU-CS/My_Mips_CPU.git,2022-01-01 14:37:01+00:00,硬件综合设计：设计实现MIPS CPU - 重庆大学 计算机科学与技术2019级,CQU-CS/My_Mips_CPU,Verilog,My_Mips_CPU,13856,2,2024-01-03 03:32:26+00:00,1
14274,443036002,https://github.com/WeiCheng14159/VSD_CNN_accelerator.git,2021-12-30 10:03:18+00:00,A complete SW/HW co-design system for mask detection,WeiCheng14159/VSD_CNN_accelerator,Verilog,VSD_CNN_accelerator,165793,2,2024-03-14 13:20:50+00:00,0
14275,454319531,https://github.com/morris6/Fnirsi_FPGA.git,2022-02-01 09:01:36+00:00,Recreating FPGA contents,morris6/Fnirsi_FPGA,Verilog,Fnirsi_FPGA,644,2,2023-12-15 20:34:44+00:00,1
14276,441857008,https://github.com/Engineer-mostafa/Automation_System.git,2021-12-26 09:48:48+00:00,,Engineer-mostafa/Automation_System,Verilog,Automation_System,58248,2,2022-03-29 00:46:21+00:00,0
14277,452692681,https://github.com/neoaashish/Verilog_ASIC.git,2022-01-27 13:26:32+00:00,"Implementation of ANN to predict Handwritten Digits: Multiplier and Accumulator (MAC), Accumulator(ACC) design, Integrating with sigmoid IP block. Sigmoid is implemented using LUT.",neoaashish/Verilog_ASIC,Verilog,Verilog_ASIC,4,2,2022-06-22 20:41:57+00:00,1
14278,448313673,https://github.com/To-ToRo/FastICA_processor.git,2022-01-15 15:22:22+00:00,Hardware Implementation of FastICA algorithm.,To-ToRo/FastICA_processor,Verilog,FastICA_processor,5073,2,2024-04-06 21:18:43+00:00,0
14279,448200567,https://github.com/margatroid214/sv_prj.git,2022-01-15 06:32:21+00:00,SJTU 2021 SystemVerilog course project.,margatroid214/sv_prj,Verilog,sv_prj,70,2,2024-05-28 09:25:11+00:00,1
14280,443191666,https://github.com/aniketb005/riscv-processor.git,2021-12-30 21:48:51+00:00,,aniketb005/riscv-processor,Verilog,riscv-processor,191,2,2024-10-12 09:14:49+00:00,0
14281,443813830,https://github.com/habibaaali/32-point-Radix-2FFT.git,2022-01-02 16:27:26+00:00,,habibaaali/32-point-Radix-2FFT,Verilog,32-point-Radix-2FFT,4718,2,2023-09-12 06:39:48+00:00,0
14282,453619277,https://github.com/JSalib5/ECE253-Digital-Logic-and-Computer-Systems.git,2022-01-30 07:49:40+00:00,An advanced course delving into Verilog/System Verilog working with Quartus Prime and the Cyclone V FPGA . Beyond that also utilized ARM x64 Assembly Language,JSalib5/ECE253-Digital-Logic-and-Computer-Systems,Verilog,ECE253-Digital-Logic-and-Computer-Systems,17340,2,2023-01-11 00:42:19+00:00,0
14283,447685582,https://github.com/dgarci23/3d-engine.git,2022-01-13 17:12:08+00:00,3D engine using the VGA output on the DE2-115 with the NIOS II embedded processor. It is an exploration on how to implement a graphics controller in hardware and with a processor.,dgarci23/3d-engine,Verilog,3d-engine,4525,2,2023-12-20 03:33:43+00:00,0
14284,451325609,https://github.com/rxyy-yzp/FPGA-subtraction-circuit.git,2022-01-24 05:15:51+00:00,FPGA subtraction circuit(Digital Logic Experiment),rxyy-yzp/FPGA-subtraction-circuit,Verilog,FPGA-subtraction-circuit,1,2,2022-01-24 05:21:11+00:00,0
14285,443177669,https://github.com/klasnordmark/caravel_user_project.git,2021-12-30 20:25:23+00:00,,klasnordmark/caravel_user_project,Verilog,caravel_user_project,104303,2,2023-09-07 05:42:24+00:00,0
14286,446379642,https://github.com/ispras/hls-idct.git,2022-01-10 10:36:36+00:00,Inverse Discrete Cosine Transform (IDCT) algorithm implementations are written in languages for High-Level Synthesis (HLS) and Hardware Construction (HC) tools.,ispras/hls-idct,Verilog,hls-idct,435,2,2022-05-20 08:00:51+00:00,0
14287,442216026,https://github.com/MOULIK-RAZDAN/2D-DCT-using-Verilog-.git,2021-12-27 16:41:46+00:00,,MOULIK-RAZDAN/2D-DCT-using-Verilog-,Verilog,2D-DCT-using-Verilog-,22,2,2023-06-14 05:47:08+00:00,0
14288,454438611,https://github.com/nihargowdakm/BIST-Design.git,2022-02-01 15:21:22+00:00,"Done as a part of the coursework, Design For Testing and Testability. Designed and implemented in Verilog to add Built in Self Test (BIST) capabilities to a given combinational logic. The Test Pattern Generator (TPG), Output Response Analyzer (ORA) and BIST controller were designed. A 1-bit full adder was considered as the circuit under test.",nihargowdakm/BIST-Design,Verilog,BIST-Design,456,2,2023-11-20 08:25:37+00:00,1
14289,450429489,https://github.com/wintermelon008/Study.git,2022-01-21 09:27:24+00:00,,wintermelon008/Study,Verilog,Study,912816,2,2024-01-18 09:13:28+00:00,1
14290,451161974,https://github.com/sidhantp1906/TicTacToe.git,2022-01-23 16:26:07+00:00,TicTacToe game using verilog hdl and implementation in spartan-3 FPGA board,sidhantp1906/TicTacToe,Verilog,TicTacToe,1415,2,2024-02-21 15:11:59+00:00,1
14291,446308044,https://github.com/palzhj/u4FCPv2.git,2022-01-10 06:38:32+00:00,MicroTCA.4 fast control and process board (version 2),palzhj/u4FCPv2,Verilog,u4FCPv2,13070,2,2024-04-09 03:25:46+00:00,0
14292,443094969,https://github.com/apurbaanik/Finite-State-Machine.git,2021-12-30 14:16:02+00:00,"About building a simple Finite State Machine that will detect 4b patterns as its input from a stream of 4b packets. Here at every positive edge of the clock CLK, it samples a 4b input vector from the input port x [3:0] into the machine. Before we talk about the detector, we need to understand how a simple finite state machine works. A Finite State Machine are most widely used sequential logic circuit that contains a predefined number of states. The machine can exist in one and only one state at a time, and the circuit makes transition between states based on a triggering event, for example the positive edge of the clock with the values of any inputs of the machine. Using the states and predefined sequence of transitions, the circuit is able to make decisions on the next state to transition based on the history of past states. So in this lab we try to create a simple Finite State Machine that can detect a 4b pattern from its input. First we will try to write Verilog module that has an input vector ‘x [3:0]’ and an input ‘CLK’ and an output ‘z’ that sets to ‘1’ if it detects the pattern ‘1011’ in each 4b packet it receives at the input ‘x’.",apurbaanik/Finite-State-Machine,Verilog,Finite-State-Machine,567,2,2024-05-22 17:33:45+00:00,0
14293,445793272,https://github.com/linjw16/fractcam.git,2022-01-08 10:52:17+00:00,Frac TCAM for MAToC,linjw16/fractcam,Verilog,fractcam,150,2,2024-06-02 12:34:30+00:00,0
14294,450765583,https://github.com/Shaoting-Feng/Ultrasonic-Measuring-Distance.git,2022-01-22 08:56:33+00:00,"This experiment requires the design and manufacture of an ultrasonic application circuit to realize ultrasonic ranging, and display the measured distance to a digital tube. ",Shaoting-Feng/Ultrasonic-Measuring-Distance,Verilog,Ultrasonic-Measuring-Distance,1670,2,2024-07-25 06:06:47+00:00,0
14295,445524311,https://github.com/MichalMachura/LittleNet.git,2022-01-07 13:07:04+00:00,,MichalMachura/LittleNet,Verilog,LittleNet,574082,2,2024-03-15 01:09:42+00:00,2
14296,444042862,https://github.com/mahdikarami0111/Smart-Parking-System.git,2022-01-03 11:51:54+00:00,,mahdikarami0111/Smart-Parking-System,Verilog,Smart-Parking-System,3563,1,2023-03-03 23:25:44+00:00,0
14297,443842448,https://github.com/SultanShadow/APPROX_MULT.git,2022-01-02 18:36:30+00:00,MPW4_APPROX_MULT,SultanShadow/APPROX_MULT,Verilog,APPROX_MULT,5791,1,2022-04-13 23:48:48+00:00,1
14298,442744312,https://github.com/hoshimiyaadrian/DQN.git,2021-12-29 10:57:34+00:00,Verilog code for DQN,hoshimiyaadrian/DQN,Verilog,DQN,44,1,2022-03-31 08:29:52+00:00,0
14299,446220449,https://github.com/PeterMarrone/VehicleBodyControlModule.git,2022-01-09 22:46:23+00:00,,PeterMarrone/VehicleBodyControlModule,Verilog,VehicleBodyControlModule,8,1,2022-01-21 09:22:30+00:00,0
14300,447134834,https://github.com/elesonchuang/CA_final.git,2022-01-12 08:27:30+00:00,,elesonchuang/CA_final,Verilog,CA_final,1103,1,2022-06-02 07:12:07+00:00,0
14301,447062566,https://github.com/liuqasd/Digital-electronics.git,2022-01-12 03:23:45+00:00,SWJTU数字电路实验课代码,liuqasd/Digital-electronics,Verilog,Digital-electronics,15849,1,2024-04-11 18:32:30+00:00,0
14302,451559118,https://github.com/euvm/avmm_sha3.git,2022-01-24 17:14:17+00:00,,euvm/avmm_sha3,Verilog,avmm_sha3,30,1,2022-03-30 23:15:28+00:00,1
14303,453399731,https://github.com/mayank-kabra2001/Processors.git,2022-01-29 13:05:45+00:00,,mayank-kabra2001/Processors,Verilog,Processors,578,1,2022-06-26 14:36:13+00:00,0
14304,451968827,https://github.com/ethan-fong/ALU.git,2022-01-25 17:08:30+00:00,Arithmetic and logic unit implemented on a De1-soc board. Uses 6 7-segment hex displays as outputs and 10 switches as inputs,ethan-fong/ALU,Verilog,ALU,14304,1,2022-05-06 23:35:04+00:00,0
14305,450760589,https://github.com/amirsoleix/Ethernet-frame-validator.git,2022-01-22 08:31:04+00:00,Verilog implementation of an Ethernet frame validator using the conventional IEEE 802.3 standard.,amirsoleix/Ethernet-frame-validator,Verilog,Ethernet-frame-validator,370,1,2023-08-09 15:29:26+00:00,1
14306,447911563,https://github.com/MasterPu2020/UART_system.git,2022-01-14 09:28:32+00:00,Sending and receiving data between FPGA and computer through UART port. FPGA board: Arty A7,MasterPu2020/UART_system,Verilog,UART_system,11,1,2022-03-20 08:28:50+00:00,0
14307,448483588,https://github.com/sanguinius121/PHY-controller.git,2022-01-16 07:14:04+00:00,,sanguinius121/PHY-controller,Verilog,PHY-controller,6,1,2024-05-31 12:38:05+00:00,0
14308,453628949,https://github.com/kgokarn/smallscaleaes.git,2022-01-30 08:43:52+00:00,Small Scale AES verilog implementation using 4-bit Sbox!,kgokarn/smallscaleaes,Verilog,smallscaleaes,4,1,2024-02-26 12:32:32+00:00,0
14309,445467025,https://github.com/ozlemcali/CORDIC-Tabanl-HW-SW-CoDesign.git,2022-01-07 09:29:22+00:00,,ozlemcali/CORDIC-Tabanl-HW-SW-CoDesign,Verilog,CORDIC-Tabanl-HW-SW-CoDesign,2467,1,2022-01-07 17:00:45+00:00,2
14310,448821102,https://github.com/girishkumar-1997/Verilog.git,2022-01-17 09:01:25+00:00,Coding Practice,girishkumar-1997/Verilog,Verilog,Verilog,639,1,2022-03-01 11:06:34+00:00,0
14311,441972351,https://github.com/manwu1994/8-bits-LFSR.git,2021-12-26 19:53:42+00:00,,manwu1994/8-bits-LFSR,Verilog,8-bits-LFSR,3,1,2022-03-01 06:49:55+00:00,0
14312,449150797,https://github.com/Dishay952/CS220.git,2022-01-18 05:20:17+00:00,A team repo for CS220,Dishay952/CS220,Verilog,CS220,17878,1,2024-02-19 03:34:12+00:00,0
14313,442189265,https://github.com/baraba6u/Convolution_Layer_for_CNN_Accelerator.git,2021-12-27 14:56:02+00:00,Convolution layer for CNN accelerator written in Verilog HDL,baraba6u/Convolution_Layer_for_CNN_Accelerator,Verilog,Convolution_Layer_for_CNN_Accelerator,3079,1,2024-03-11 09:48:15+00:00,0
14314,447681894,https://github.com/litex-hub/pythondata-cpu-marocchino.git,2022-01-13 17:00:56+00:00,Python module containing verilog files for marocchino cpu (for use with LiteX).,litex-hub/pythondata-cpu-marocchino,Verilog,pythondata-cpu-marocchino,376,1,2022-05-26 16:54:58+00:00,0
14315,446291397,https://github.com/msaligane/openfasoc_cryo.git,2022-01-10 05:25:32+00:00,,msaligane/openfasoc_cryo,Verilog,openfasoc_cryo,13298,1,2023-01-28 02:26:10+00:00,1
14316,446660926,https://github.com/junttang/ProgrammingFPGA.git,2022-01-11 03:12:08+00:00,,junttang/ProgrammingFPGA,Verilog,ProgrammingFPGA,533,1,2022-01-16 09:25:32+00:00,0
14317,442659000,https://github.com/Nettimi-Satya-Sai-Srinivas/ethernet-packet-generator-hardware-prototype.git,2021-12-29 04:26:07+00:00,A basic ethernet packet generator hardware prototype description in Verilog-HDL,Nettimi-Satya-Sai-Srinivas/ethernet-packet-generator-hardware-prototype,Verilog,ethernet-packet-generator-hardware-prototype,83,1,2023-07-12 17:31:34+00:00,0
14318,443342868,https://github.com/SultanShadow/MPW4_ICD_FAST.git,2021-12-31 12:40:16+00:00,Repository for MPW4 Submission,SultanShadow/MPW4_ICD_FAST,Verilog,MPW4_ICD_FAST,60902,1,2022-04-13 23:50:12+00:00,1
14319,452658647,https://github.com/medAzizLHB/LT24-display-interface-using-verilog.git,2022-01-27 11:38:46+00:00,,medAzizLHB/LT24-display-interface-using-verilog,Verilog,LT24-display-interface-using-verilog,6,1,2022-06-07 03:53:02+00:00,0
14320,453464110,https://github.com/jogeshsingh/Synchronous-RAM-design-in-Quartus-prime-lite.git,2022-01-29 17:13:35+00:00,"Synchronous RAM is basically used in accessing and writing into the memory , this is an important part of any processor architecture that could be used to read and write the data synchronously . The above project is designed using Verilog HDLV",jogeshsingh/Synchronous-RAM-design-in-Quartus-prime-lite,Verilog,Synchronous-RAM-design-in-Quartus-prime-lite,28,1,2022-07-20 19:00:20+00:00,0
14321,453392863,https://github.com/Raxio-Z/VGA_Game.git,2022-01-29 12:36:00+00:00,数字逻辑大作业,Raxio-Z/VGA_Game,Verilog,VGA_Game,3739,1,2023-08-01 09:46:10+00:00,0
14322,454123009,https://github.com/visionvlsi/ApproximateBoothMultiplier.git,2022-01-31 18:29:28+00:00,,visionvlsi/ApproximateBoothMultiplier,Verilog,ApproximateBoothMultiplier,2979,1,2023-07-13 16:08:56+00:00,0
14323,453650571,https://github.com/jogeshsingh/RTL-level-design-of-ALU-.git,2022-01-30 10:35:52+00:00,"This project has incorporated an ALU unit of addition , though it can be extended by increasing the opcode data width , but I limited it only addition as an introduction of RTL level design.  This project was done in Xilinx VIVADO using Verilog HDL",jogeshsingh/RTL-level-design-of-ALU-,Verilog,RTL-level-design-of-ALU-,68,1,2022-08-30 00:20:57+00:00,0
14324,452098851,https://github.com/zzzDavid/SystemC-Examples.git,2022-01-26 01:16:44+00:00,Stratus HLS SystemC Examples,zzzDavid/SystemC-Examples,Verilog,SystemC-Examples,39291,1,2023-10-26 08:20:25+00:00,0
14325,451834820,https://github.com/williamlamjy/Into-the-NintendoVerse.git,2022-01-25 10:37:05+00:00,,williamlamjy/Into-the-NintendoVerse,Verilog,Into-the-NintendoVerse,154,1,2022-01-25 11:01:40+00:00,0
14326,451585557,https://github.com/alcatrazEscapee/elec-374.git,2022-01-24 18:30:47+00:00,ELEC 374 CPU Design Project,alcatrazEscapee/elec-374,Verilog,elec-374,252,1,2022-04-09 17:28:13+00:00,0
14327,453626955,https://github.com/jogeshsingh/8-bit-bidirectionl-Shift-Register-on-Spartan-6-XC6SLX9-Mimas-V2-FPGA.git,2022-01-30 08:33:03+00:00,"This project incorporates  shift registers which basically defines how data could be shifted in , shifted Right and shifted left in a digital circuit. The project was done in XILINX ISE 14.7 using Verilog HDL",jogeshsingh/8-bit-bidirectionl-Shift-Register-on-Spartan-6-XC6SLX9-Mimas-V2-FPGA,Verilog,8-bit-bidirectionl-Shift-Register-on-Spartan-6-XC6SLX9-Mimas-V2-FPGA,119,1,2022-07-20 19:00:12+00:00,0
14328,445159838,https://github.com/HIDDEN-IU/SKKU_CNN.git,2022-01-06 12:20:50+00:00,2021 winter URP - Convolutional Accelerator,HIDDEN-IU/SKKU_CNN,Verilog,SKKU_CNN,196,1,2024-05-07 21:41:23+00:00,0
14329,448935247,https://github.com/jotego/jts16.git,2022-01-17 14:52:30+00:00,FPGA core compatible with System 16 hardware,jotego/jts16,Verilog,jts16,51536,1,2024-06-12 05:31:56+00:00,0
14330,443487899,https://github.com/bizkiwi/verilog-fpga-pingpong-game.git,2022-01-01 06:55:42+00:00,Design and implementation of an electronic game using Verilog and the Basys3 Field Programmable Gate Array (FPGA) kit.,bizkiwi/verilog-fpga-pingpong-game,Verilog,verilog-fpga-pingpong-game,4149,1,2023-06-13 13:20:09+00:00,0
14331,452693968,https://github.com/ChristeZeng/5-stages-pipelines-RV32IZ-CPU.git,2022-01-27 13:30:11+00:00,This is a simple RV32IZ pipelines CPU supports forwarding and branch-not-taken. ,ChristeZeng/5-stages-pipelines-RV32IZ-CPU,Verilog,5-stages-pipelines-RV32IZ-CPU,16440,1,2023-05-05 09:44:14+00:00,0
14332,453307447,https://github.com/20Mhz/sky130_adders.git,2022-01-29 05:39:06+00:00,Study on Adders,20Mhz/sky130_adders,Verilog,sky130_adders,30,1,2022-04-29 20:11:53+00:00,0
14333,450769585,https://github.com/abhay-mohandas/password-doorlock.git,2022-01-22 09:17:00+00:00,A simple hexadecimal digital door lock using Verilog.,abhay-mohandas/password-doorlock,Verilog,password-doorlock,236,1,2022-07-20 02:53:31+00:00,0
14334,447431856,https://github.com/Timothy023/Mips_CPU_Pipeline50.git,2022-01-13 02:04:40+00:00,,Timothy023/Mips_CPU_Pipeline50,Verilog,Mips_CPU_Pipeline50,69958,1,2022-01-13 02:22:54+00:00,1
14335,452648646,https://github.com/SvizelPritula/riscv-verilog.git,2022-01-27 11:05:17+00:00,,SvizelPritula/riscv-verilog,Verilog,riscv-verilog,50,1,2024-01-21 14:15:33+00:00,0
14336,453806436,https://github.com/Francis3436/Verilog-Quadcopter-Project-ECE-551.git,2022-01-30 21:27:10+00:00,Verilog Codes for Quadcopter Project,Francis3436/Verilog-Quadcopter-Project-ECE-551,Verilog,Verilog-Quadcopter-Project-ECE-551,16911,1,2024-04-04 17:09:03+00:00,0
14337,452016975,https://github.com/okantorun/16-bit-MIPS-CPU.git,2022-01-25 19:38:33+00:00,Implementation of MIPS architecture using Quartus II and Verilog,okantorun/16-bit-MIPS-CPU,Verilog,16-bit-MIPS-CPU,1532,1,2024-05-10 19:33:33+00:00,0
14338,445216371,https://github.com/gbalaratnaswamy/RISC_V_Model_1.git,2022-01-06 15:23:35+00:00,This repo is implementation of 32 bit RISC -V based processor in verilog with 5 stage pipelining,gbalaratnaswamy/RISC_V_Model_1,Verilog,RISC_V_Model_1,315,1,2024-09-17 15:25:46+00:00,2
14339,442579243,https://github.com/KimiaMontazeri/Smart-Parking-System.git,2021-12-28 20:43:50+00:00,My logic circuits course project at AUT,KimiaMontazeri/Smart-Parking-System,Verilog,Smart-Parking-System,4800,1,2022-08-08 09:17:58+00:00,0
14340,449076925,https://github.com/SteveLRojas/DragonBoard_ROM_programmer.git,2022-01-17 23:18:52+00:00,Programmer solution for the DragonBoard's I2C EEPROM.,SteveLRojas/DragonBoard_ROM_programmer,Verilog,DragonBoard_ROM_programmer,8157,1,2023-01-01 09:53:50+00:00,0
14341,449917067,https://github.com/Tranbach69/VEDIC_8x8.git,2022-01-20 01:44:05+00:00,,Tranbach69/VEDIC_8x8,Verilog,VEDIC_8x8,1452,1,2023-07-21 14:03:59+00:00,0
14342,451808212,https://github.com/cliche-niche/CS220.git,2022-01-25 09:11:24+00:00,"Contains assignment submissions made for the course CS220 ""Computer Organisation"" at IIT-K in the 2021-22 II Sem.",cliche-niche/CS220,Verilog,CS220,1596,1,2024-02-19 03:38:10+00:00,0
14343,446858403,https://github.com/alymaamoun/DMA.git,2022-01-11 14:39:32+00:00,DMA for MIPS processor ,alymaamoun/DMA,Verilog,DMA,24,1,2024-04-28 04:12:32+00:00,0
14344,443330894,https://github.com/ikskuh/ecp5-quickstart.git,2021-12-31 11:33:02+00:00,"A blinky template for a full ECP5 verilog workflow including simulation, synthesis and programming",ikskuh/ecp5-quickstart,Verilog,ecp5-quickstart,10,1,2021-12-31 12:27:36+00:00,0
14345,443235538,https://github.com/cyp0633/ModelComputer.git,2021-12-31 02:42:44+00:00,Model computer of digital circuit course,cyp0633/ModelComputer,Verilog,ModelComputer,390,1,2023-09-24 10:46:44+00:00,0
14346,449222276,https://github.com/neginshirvani/CordicMachine.git,2022-01-18 09:35:21+00:00,implement a cordic machine using python and verilog,neginshirvani/CordicMachine,Verilog,CordicMachine,3,1,2023-04-14 01:59:33+00:00,0
14347,453770356,https://github.com/sgp62/ECE5760.git,2022-01-30 18:48:32+00:00,"sgp62, rbm244, hlg66",sgp62/ECE5760,Verilog,ECE5760,83834,1,2023-06-26 06:24:46+00:00,0
14348,453449880,https://github.com/jogeshsingh/4-bit-Universal-Shift-Register-.git,2022-01-29 16:18:59+00:00,"This is a design of 4 bit Universal Shift Register , which uses structural level implementation using Hardware Description Language (VERILOG), It is implemented in XILINX VIVADO AND XILINX ISE 14.7 as well to load the same on SPARTAN-6 XC6SLX9 mimas V2 FPGA board",jogeshsingh/4-bit-Universal-Shift-Register-,Verilog,4-bit-Universal-Shift-Register-,132,1,2022-07-20 18:59:57+00:00,0
14349,451467307,https://github.com/fuyo1622/NTUEE-Computer_Architecture-110-1.git,2022-01-24 13:05:28+00:00,,fuyo1622/NTUEE-Computer_Architecture-110-1,Verilog,NTUEE-Computer_Architecture-110-1,5928,1,2024-02-23 07:54:30+00:00,0
14350,444788183,https://github.com/lgili/xilinx-ip-repo.git,2022-01-05 12:02:50+00:00,,lgili/xilinx-ip-repo,Verilog,xilinx-ip-repo,701,1,2024-03-11 05:41:22+00:00,0
14351,452121767,https://github.com/hDyat/FPGA_BLDC_controller.git,2022-01-26 02:59:35+00:00,,hDyat/FPGA_BLDC_controller,Verilog,FPGA_BLDC_controller,8190,1,2024-05-19 15:59:37+00:00,0
14352,448063237,https://github.com/jacleveland/tropicalu.git,2022-01-14 18:07:15+00:00,The beginning of a Tropical Geometric Arithmetic Logic Unit (ALU) written in Verilog HDL by Jacob Cleveland and Dev Dabke.,jacleveland/tropicalu,Verilog,tropicalu,4,1,2024-10-23 22:23:36+00:00,0
14353,447529080,https://github.com/coherent17/Single-Cycle-MIPS-CPU.git,2022-01-13 08:55:50+00:00,NYCU computer organization final project,coherent17/Single-Cycle-MIPS-CPU,Verilog,Single-Cycle-MIPS-CPU,3313,1,2022-12-19 07:01:31+00:00,0
14354,444702746,https://github.com/LeThanhHai-1610/SingleCycleRV32I.git,2022-01-05 07:17:52+00:00,"This is a project to design and implement a single cycle RV32I CPU to execute basic instructions of RISC-V ISA such as R, I, U, S, B type. This project is still being developed.",LeThanhHai-1610/SingleCycleRV32I,Verilog,SingleCycleRV32I,23,1,2023-11-06 09:49:51+00:00,0
14355,449246372,https://github.com/thkim2031/4x4-booth-2-multiplier-signed.git,2022-01-18 10:52:34+00:00,,thkim2031/4x4-booth-2-multiplier-signed,Verilog,4x4-booth-2-multiplier-signed,4,1,2022-10-27 23:41:05+00:00,0
14356,443353898,https://github.com/Akhil-Barad-04/Verilog_sequential_Circuit_Codes.git,2021-12-31 13:40:48+00:00,Sequential_Circuits,Akhil-Barad-04/Verilog_sequential_Circuit_Codes,Verilog,Verilog_sequential_Circuit_Codes,16,1,2021-12-31 14:26:07+00:00,0
14357,454382508,https://github.com/MikeWalrus/mipsel32-cpu.git,2022-02-01 12:39:58+00:00,,MikeWalrus/mipsel32-cpu,Verilog,mipsel32-cpu,385,1,2022-09-01 11:47:41+00:00,0
14358,451577625,https://github.com/MichGedd/Mini-SRC.git,2022-01-24 18:07:18+00:00,Queen's University ELEC 374 Term Project,MichGedd/Mini-SRC,Verilog,Mini-SRC,86,1,2023-03-10 12:11:36+00:00,0
14359,452167432,https://github.com/ProValarous/Chrome-T-Rex-Game-Using-EMG.git,2022-01-26 06:39:02+00:00,,ProValarous/Chrome-T-Rex-Game-Using-EMG,Verilog,Chrome-T-Rex-Game-Using-EMG,1149,1,2022-05-24 06:36:36+00:00,1
14360,452903661,https://github.com/WongTampan123/8bit_pwm_verilog.git,2022-01-28 01:38:11+00:00,8-Bit PWM Generator written in Verilog HDL,WongTampan123/8bit_pwm_verilog,Verilog,8bit_pwm_verilog,1,1,2024-01-02 18:08:26+00:00,0
14361,447657602,https://github.com/srimanthtenneti/RISC-CPU-Components.git,2022-01-13 15:48:06+00:00,"Components like ALU, Memory, Control Unit, etc to build a RISC Based CPU. ",srimanthtenneti/RISC-CPU-Components,Verilog,RISC-CPU-Components,8,1,2024-06-07 20:51:21+00:00,1
14362,451426917,https://github.com/donn/caravel_example.git,2022-01-24 10:56:05+00:00,,donn/caravel_example,Verilog,caravel_example,48081,1,2024-06-21 19:51:39+00:00,0
14363,443379571,https://github.com/lhrodovalho/sky130sbcs.git,2021-12-31 15:56:34+00:00,,lhrodovalho/sky130sbcs,Verilog,sky130sbcs,7446,1,2024-04-10 20:15:53+00:00,1
14364,445131675,https://github.com/eminakcy/digital_desing_with_fpga_final_project.git,2022-01-06 10:37:22+00:00,ultra sonic radar sistemi,eminakcy/digital_desing_with_fpga_final_project,Verilog,digital_desing_with_fpga_final_project,1497,1,2024-04-30 16:11:39+00:00,0
14365,450302490,https://github.com/whrudwns/Mentoring.git,2022-01-21 00:30:57+00:00,UPF(by Fahad),whrudwns/Mentoring,Verilog,Mentoring,20,1,2024-05-27 15:27:25+00:00,0
14366,451585059,https://github.com/UnAmigaReloaded-fpga/Spectrum_ZxUno_Spark2k06.git,2022-01-24 18:29:22+00:00,EXP27-141121 Core with Spark2k06 updates,UnAmigaReloaded-fpga/Spectrum_ZxUno_Spark2k06,Verilog,Spectrum_ZxUno_Spark2k06,2781,1,2024-09-08 18:14:19+00:00,2
14367,442927718,https://github.com/htfab/ks-guitar.git,2021-12-30 00:48:38+00:00,Physically modeled guitar strings using the Karplus-Strong algorithm with some extensions by Jaffe & Smith.,htfab/ks-guitar,Verilog,ks-guitar,307670,1,2024-09-12 11:48:45+00:00,0
14368,443792558,https://github.com/mwang98/Single-Cycle-RISC-V-CPU.git,2022-01-02 14:55:49+00:00,Single Cycle RISC-V CPU implementation,mwang98/Single-Cycle-RISC-V-CPU,Verilog,Single-Cycle-RISC-V-CPU,2728,1,2022-06-11 17:06:57+00:00,1
14369,443678572,https://github.com/kmisimn76/SpartanCalcul.git,2022-01-02 04:10:40+00:00,ece2 project,kmisimn76/SpartanCalcul,Verilog,SpartanCalcul,11087,1,2022-02-15 05:27:47+00:00,0
14370,453585833,https://github.com/jogeshsingh/4-Bit-Arithmetic-Logic-Unit-Design-with-registered-output.git,2022-01-30 04:21:04+00:00,"This project involves basic functions of arithmetic , shift operations , flag overflow detection with registered output . It was done in Xilinx VIVADO tool using HARDWARE DESCRIPTION LANGUAGE (VERILOG).",jogeshsingh/4-Bit-Arithmetic-Logic-Unit-Design-with-registered-output,Verilog,4-Bit-Arithmetic-Logic-Unit-Design-with-registered-output,22,1,2022-07-20 19:00:05+00:00,0
14371,454263844,https://github.com/jogeshsingh/8-Bit-Serial-Adder-Design-using-Mealy-machine.git,2022-02-01 04:44:07+00:00,"It incorporates Shift registers , counter and Adder FSM logic Unit which generates the sum output signal based upon the input carry and data from shift registers then computes the result in sum register . it was designed in Quartus Prime Lite using Verilog HDL and verified in Modedlsim. Learnt about the FSM based Design techniques in RTL design FLOW",jogeshsingh/8-Bit-Serial-Adder-Design-using-Mealy-machine,Verilog,8-Bit-Serial-Adder-Design-using-Mealy-machine,82,1,2022-07-20 18:59:50+00:00,0
14372,444411683,https://github.com/pawlex/BeMicro_MAX10.git,2022-01-04 12:31:40+00:00,BeMicro Max10 FPGA template ,pawlex/BeMicro_MAX10,Verilog,BeMicro_MAX10,3802,1,2022-04-20 11:02:29+00:00,0
14373,445695969,https://github.com/mustafa-khairallah/romulus-ip.git,2022-01-08 01:27:23+00:00,,mustafa-khairallah/romulus-ip,Verilog,romulus-ip,1389,1,2023-10-10 10:13:22+00:00,1
14374,450205124,https://github.com/1-Harshit/CS220-computer-organization.git,2022-01-20 18:04:17+00:00,Assignment submissions of course CS220 in semester 2021-22-II at IIT Kanpur,1-Harshit/CS220-computer-organization,Verilog,CS220-computer-organization,28425,1,2024-06-29 07:10:48+00:00,0
14375,446921309,https://github.com/RohitRadar/verilog.git,2022-01-11 17:38:20+00:00,Verilog Code for various modules/sensors,RohitRadar/verilog,Verilog,verilog,11,1,2022-11-08 02:56:33+00:00,0
14376,451557566,https://github.com/TheSonders/TestATLAS.git,2022-01-24 17:09:54+00:00,,TheSonders/TestATLAS,Verilog,TestATLAS,15,1,2022-01-28 07:42:13+00:00,0
14377,452348433,https://github.com/SenuraHansaja/AES-128-Bit-Decryptor.git,2022-01-26 16:19:03+00:00,AES decryption implementation in FPGA using Verilog,SenuraHansaja/AES-128-Bit-Decryptor,Verilog,AES-128-Bit-Decryptor,549,1,2022-02-20 17:53:07+00:00,0
14378,447899300,https://github.com/QiuYqnqun/IIR-highpass-Filter-ASIC.git,2022-01-14 08:46:22+00:00,,QiuYqnqun/IIR-highpass-Filter-ASIC,Verilog,IIR-highpass-Filter-ASIC,350,1,2022-03-22 09:20:10+00:00,0
14379,453468434,https://github.com/jogeshsingh/Rising_Edge_Detector.git,2022-01-29 17:29:40+00:00,"This project  basically performs the functionality of detecting rising edge in the circuit . It was carried out using Verilog HDL,",jogeshsingh/Rising_Edge_Detector,Verilog,Rising_Edge_Detector,49,1,2022-07-20 19:00:20+00:00,0
14380,442601891,https://github.com/bit0fun/spraid_mpw4.git,2021-12-28 22:45:49+00:00,,bit0fun/spraid_mpw4,Verilog,spraid_mpw4,15929,1,2022-03-06 18:31:29+00:00,1
14381,449767923,https://github.com/turag-ev/brain-fpga-camera.git,2022-01-19 16:24:09+00:00,FPGA/Camera-based Object Detection used in TURAG's Roboter Brain,turag-ev/brain-fpga-camera,Verilog,brain-fpga-camera,4700,1,2023-12-03 11:38:23+00:00,0
14382,446109403,https://github.com/alinourian/Floating-Point-Full-Adder.git,2022-01-09 14:20:11+00:00,Logic Circuits & Digital Systems Verilog Project - Sharif University of Technology - Electrical Engineering Department,alinourian/Floating-Point-Full-Adder,Verilog,Floating-Point-Full-Adder,200,1,2024-04-01 12:52:24+00:00,0
14383,448908047,https://github.com/Guo-HY/MIPS_CPU.git,2022-01-17 13:37:26+00:00,基于北航计组课设的MIPSCPU仓库,Guo-HY/MIPS_CPU,Verilog,MIPS_CPU,2247,1,2024-09-16 06:31:49+00:00,0
14384,443891964,https://github.com/abhisheknayak95/ECE695_SoC_Design_NN_Inference.git,2022-01-02 23:26:08+00:00,"In this project, we explored various architectural/system optimizations and designed a simple neural network accelerator to accelerate the inference on a database of 10000 images. The optimizations explored are HW Accelerators and Custom Instructions.",abhisheknayak95/ECE695_SoC_Design_NN_Inference,Verilog,ECE695_SoC_Design_NN_Inference,441914,1,2024-08-09 15:08:31+00:00,1
14385,445255511,https://github.com/brktnc/SOC-System-on-Chip-Design-CORDIC-Tabanl-HW-SW-Codesign.git,2022-01-06 17:31:45+00:00,,brktnc/SOC-System-on-Chip-Design-CORDIC-Tabanl-HW-SW-Codesign,Verilog,SOC-System-on-Chip-Design-CORDIC-Tabanl-HW-SW-Codesign,1851,1,2022-05-26 17:03:56+00:00,0
14386,449366060,https://github.com/CaT-mindepth/new_fpga_cat.git,2022-01-18 16:40:39+00:00,"This is a ""copy"" from https://github.com/multitenancy-project/corundum-forked-after-sigcomm/tree/xy-version",CaT-mindepth/new_fpga_cat,Verilog,new_fpga_cat,2258,1,2023-03-22 09:21:47+00:00,0
14387,452211872,https://github.com/Computer-103/verify-verilator.git,2022-01-26 09:20:41+00:00,,Computer-103/verify-verilator,Verilog,verify-verilator,51,1,2022-05-26 06:13:38+00:00,0
14388,453129229,https://github.com/AngeloJacobo/SDCard_Driver_Test.git,2022-01-28 16:00:52+00:00,Vivado files for testing my SD card driver. Implemented on CMOD S7 FPGA.,AngeloJacobo/SDCard_Driver_Test,Verilog,SDCard_Driver_Test,1903,1,2022-06-16 05:33:23+00:00,0
14389,453367830,https://github.com/TheShifanier/PWM_IP.git,2022-01-29 10:39:33+00:00,Diploma PWM IP-core,TheShifanier/PWM_IP,Verilog,PWM_IP,454,1,2022-01-29 10:41:22+00:00,0
14390,448834745,https://github.com/Wuhaotian0117/BUAA_CO_2020Fall.git,2022-01-17 09:45:03+00:00,The projects for buaa_computer_organization,Wuhaotian0117/BUAA_CO_2020Fall,Verilog,BUAA_CO_2020Fall,1603,1,2024-04-01 12:37:34+00:00,0
14391,452278884,https://github.com/SARS-CLASSIFY/FPGA_MODULATOR.git,2022-01-26 13:07:07+00:00,FPGA MODULATOR AND DEMODULATOR,SARS-CLASSIFY/FPGA_MODULATOR,Verilog,FPGA_MODULATOR,147759,1,2024-09-07 09:37:06+00:00,0
14392,445040654,https://github.com/QHY1919810/ZJUI-BattleCity-ECE385-final.git,2022-01-06 04:32:17+00:00,"2 players Battle City Game with 10 stages and audio file as well as all the additional tools to convert the maps, image and audios into FPGA readable files. Use codes in IMG converter to process the images and use codes in Total_Audio_File.ipynb to convert audio into .ram file, load the .ram file audio into Flash Memory to play it.",QHY1919810/ZJUI-BattleCity-ECE385-final,Verilog,ZJUI-BattleCity-ECE385-final,71169,1,2024-09-27 18:00:32+00:00,1
14393,453282123,https://github.com/makki51x3/Digital-Lock.git,2022-01-29 03:05:32+00:00,,makki51x3/Digital-Lock,Verilog,Digital-Lock,1781,1,2022-05-26 09:38:45+00:00,0
14394,443651967,https://github.com/sakundu/OpenROAD-DPI.git,2022-01-02 00:36:22+00:00,,sakundu/OpenROAD-DPI,Verilog,OpenROAD-DPI,386018,1,2022-03-17 08:18:23+00:00,0
14395,452518623,https://github.com/Maxwell-Wong/-Muiti-Cycle-CPU-.git,2022-01-27 02:55:04+00:00,多周期CPU设计与实现,Maxwell-Wong/-Muiti-Cycle-CPU-,Verilog,-Muiti-Cycle-CPU-,201,1,2023-08-29 05:45:07+00:00,0
14396,453458462,https://github.com/jogeshsingh/UP-DOWN-COUNTER-ON-SPARTAN-6-XC6SLX9-MIMAS-V2-FPGA-.git,2022-01-29 16:51:57+00:00,"This a UP_DOWN counter project , basically it turns on the right most two seven segment display of FPGA and does it operation of counting up and down.",jogeshsingh/UP-DOWN-COUNTER-ON-SPARTAN-6-XC6SLX9-MIMAS-V2-FPGA-,Verilog,UP-DOWN-COUNTER-ON-SPARTAN-6-XC6SLX9-MIMAS-V2-FPGA-,90,1,2022-07-20 19:00:07+00:00,0
14397,453637542,https://github.com/jogeshsingh/4-Bit-Carry-Look-Ahead-Adder-Design-in-Xilinx-VIVADO.git,2022-01-30 09:29:07+00:00,"This Project is basically representing the functionality of Carry Look Ahead adder unit which includes propagation and carry generation logic , which is fed back to carry logic unit to process the carry output so that delay could be lightened as in case of ripple carry adder there is a delay due to carry  being added in next adder logic but Look ahead adder mitigates this limitation . the only limitation this design has is enough hardware is required . This project was made using Verilog HDL.",jogeshsingh/4-Bit-Carry-Look-Ahead-Adder-Design-in-Xilinx-VIVADO,Verilog,4-Bit-Carry-Look-Ahead-Adder-Design-in-Xilinx-VIVADO,25,1,2022-07-21 18:58:10+00:00,0
14398,450430183,https://github.com/CHARIOOSHAW/riscv_core.git,2022-01-21 09:29:33+00:00,This is a simplified RISC_V core based on e200 which is permitted for learning use only.,CHARIOOSHAW/riscv_core,Verilog,riscv_core,14988,1,2022-01-28 11:18:55+00:00,0
14399,444815424,https://github.com/CodePurble/fpga-systolic-arrays.git,2022-01-05 13:33:28+00:00,Systolic array implementations and examples,CodePurble/fpga-systolic-arrays,Verilog,fpga-systolic-arrays,3,1,2022-05-26 07:26:21+00:00,3
14400,446789618,https://github.com/shotamishima/td4fpga.git,2022-01-11 11:14:44+00:00,,shotamishima/td4fpga,Verilog,td4fpga,10,1,2022-06-29 21:52:53+00:00,1
14401,446635856,https://github.com/pawlex/uart.git,2022-01-11 01:19:01+00:00,verilog uart model with AXI interface.  No FIFIO,pawlex/uart,Verilog,uart,151,1,2023-01-20 15:53:43+00:00,0
14402,448204225,https://github.com/wyp7788/SoC_Demo.git,2022-01-15 06:53:25+00:00,Step by step to complete the design of the reduced instryction set CPU and FPGA impementation.,wyp7788/SoC_Demo,Verilog,SoC_Demo,59,1,2023-04-25 21:49:32+00:00,0
14403,442227467,https://github.com/siyuanluo/Computer-Organization-HW.git,2021-12-27 17:28:17+00:00,Combine Nand2tetris with this XJTU Experiment Course,siyuanluo/Computer-Organization-HW,Verilog,Computer-Organization-HW,6,1,2021-12-28 03:10:10+00:00,0
14404,444429155,https://github.com/PrajwalYelne/AES_256_Encryption_Algorithm.git,2022-01-04 13:27:53+00:00,"AES is implemented in software and hardware throughout the world to encrypt sensitive data. It is essential for computer security, cybersecurity and electronic data protection.",PrajwalYelne/AES_256_Encryption_Algorithm,Verilog,AES_256_Encryption_Algorithm,331,1,2022-01-27 05:44:22+00:00,0
14405,450662107,https://github.com/Kruayd/Digital_clock.git,2022-01-21 22:51:10+00:00,A DCF77 based  digital clock made with Cyclone II FPGA 2C35 chip,Kruayd/Digital_clock,Verilog,Digital_clock,1060,1,2024-07-08 06:06:57+00:00,0
14406,442844122,https://github.com/caneerguul/fbu-cpu-rtl-tasar-m-.git,2021-12-29 17:30:11+00:00,,caneerguul/fbu-cpu-rtl-tasar-m-,Verilog,fbu-cpu-rtl-tasar-m-,3,1,2023-04-14 01:37:42+00:00,0
14407,444196547,https://github.com/Ibrahimrahhal/design-lab.git,2022-01-03 20:53:02+00:00,,Ibrahimrahhal/design-lab,Verilog,design-lab,154,1,2023-03-07 10:28:55+00:00,0
14408,447836864,https://github.com/david20571015/Computer-Organization.git,2022-01-14 03:59:52+00:00,2021 Fall @ NYCU,david20571015/Computer-Organization,Verilog,Computer-Organization,225,1,2023-01-25 17:52:44+00:00,0
14409,453090175,https://github.com/steven1lung/riscv_cpu.git,2022-01-28 14:06:26+00:00,,steven1lung/riscv_cpu,Verilog,riscv_cpu,36,1,2022-06-10 12:30:21+00:00,0
14410,450141602,https://github.com/Aditya2487/PWM_Shift_Verilog.git,2022-01-20 15:00:18+00:00,Implementing a 8 bit shift register compatible with PWM Outputs using Verilog HDL,Aditya2487/PWM_Shift_Verilog,Verilog,PWM_Shift_Verilog,3,1,2022-09-21 05:10:28+00:00,1
14411,451048101,https://github.com/JunnanLi/picoTSN.git,2022-01-23 08:42:00+00:00,,JunnanLi/picoTSN,Verilog,picoTSN,38,1,2023-12-04 15:02:29+00:00,0
14412,444559342,https://github.com/mshah12/ece411-fa21.git,2022-01-04 20:50:14+00:00,Computer Organization and Design course taken at the University of Illinois at Urbana-Champaign,mshah12/ece411-fa21,Verilog,ece411-fa21,6178,1,2023-09-28 18:28:56+00:00,1
14413,443340424,https://github.com/L-Kh-Hovhannisyan/FPGA.git,2021-12-31 12:26:19+00:00,"This repo contains educational projects, connected with FPGA. All program are written for Altera Quartus IV.",L-Kh-Hovhannisyan/FPGA,Verilog,FPGA,13014,1,2023-02-27 02:24:01+00:00,0
14414,443660594,https://github.com/wkxfudan/booth.git,2022-01-02 01:50:32+00:00,,wkxfudan/booth,Verilog,booth,11450,1,2022-02-24 08:13:14+00:00,0
14415,446219700,https://github.com/chubylive/MasterProjSivofE.git,2022-01-09 22:41:44+00:00,Prime number finder accelerator,chubylive/MasterProjSivofE,Verilog,MasterProjSivofE,127505,1,2022-02-20 22:53:05+00:00,0
14416,448018207,https://github.com/divyanshu943/DDCO-LAB.git,2022-01-14 15:38:02+00:00,,divyanshu943/DDCO-LAB,Verilog,DDCO-LAB,1914,1,2022-03-30 18:16:35+00:00,0
14417,446889121,https://github.com/ychuang1234/2D-vector-length-calculation-implemented-in-verilog.git,2022-01-11 16:01:43+00:00,,ychuang1234/2D-vector-length-calculation-implemented-in-verilog,Verilog,2D-vector-length-calculation-implemented-in-verilog,272,1,2022-07-08 10:39:28+00:00,0
14418,447317892,https://github.com/PranitiV/ECE241-Digital-Systems.git,2022-01-12 17:54:37+00:00,,PranitiV/ECE241-Digital-Systems,Verilog,ECE241-Digital-Systems,29,1,2023-02-20 23:12:12+00:00,0
14419,444857167,https://github.com/christianreivan/Bits-Detector.git,2022-01-05 15:38:10+00:00,,christianreivan/Bits-Detector,Verilog,Bits-Detector,9,1,2022-01-05 16:12:51+00:00,0
14420,442195419,https://github.com/AbdulBari8455/Voting_Machine_to_count_votes.git,2021-12-27 15:22:03+00:00,,AbdulBari8455/Voting_Machine_to_count_votes,Verilog,Voting_Machine_to_count_votes,5,1,2022-01-02 14:17:40+00:00,0
14421,443111401,https://github.com/apurbaanik/4b-adder-using-a-simple-half-adder.git,2021-12-30 15:20:46+00:00,"About developing Verilog modules for a 4b adder using a simple half-adder cell as building block. First we will write a Verilog module for a half adder and verify its functionality with test bench simulations. Then using that half-adder module, we will write the full-adder cell and verify its functionality with test bench simulations. Finally using that full adder module, we write the Verilog module for a 4b adder and verify its functionality. Before we write the modules, we need to understand how half adder and full adder works. When creating an adder, we have to design the incremental sub-systems in way that it can be re-used like using half adder to create full adder. This technique reduces the design effort, cost and minimizes the difficulty of troubleshooting. Half Adder computes the sum, S and carry out, C from its two input A and B. It is different from a Full adder because it doesn’t take the carry-in bit into account. So for half adder the possible inputs are - 0+0 = 0 (0 is sum), 0+1 = 1, 1+0 = 1, and 1+1 = 10 (1 is Carry). As we can see, it only takes 2 inputs A, B so 2^2 = 4 possible combinations.",apurbaanik/4b-adder-using-a-simple-half-adder,Verilog,4b-adder-using-a-simple-half-adder,447,1,2021-12-30 15:24:00+00:00,0
14422,443094050,https://github.com/apurbaanik/Demultiplexer.git,2021-12-30 14:12:09+00:00,About building a simple combinational logic component: A 1 -> 4 Demultiplexer using the ‘always’ construct on Verilog and simulating a testbench to verify the operation. Demultiplexer is a circuit that has one input routed to one of its multiple output and the output that is active is determined by a select input. A demultiplexer has n select lines that chooses to route the input to one of its 2n outputs. So if it has 2 select lines then the output will be 2^2 = 4.,apurbaanik/Demultiplexer,Verilog,Demultiplexer,397,1,2021-12-30 15:24:02+00:00,0
14423,452822969,https://github.com/JStudiner/NotELEC374.git,2022-01-27 19:51:00+00:00,,JStudiner/NotELEC374,Verilog,NotELEC374,78,1,2023-01-23 21:17:33+00:00,1
14424,452528637,https://github.com/shelbyisnothere/VLSIProject.git,2022-01-27 03:39:45+00:00,,shelbyisnothere/VLSIProject,Verilog,VLSIProject,82,1,2022-02-16 15:58:54+00:00,0
14425,453346325,https://github.com/pPetrichor/assignments.git,2022-01-29 08:59:25+00:00,some assignments during my BS,pPetrichor/assignments,Verilog,assignments,385868,1,2022-06-03 19:10:40+00:00,0
14426,453460751,https://github.com/muraguchi/uart_apb.git,2022-01-29 17:01:11+00:00,,muraguchi/uart_apb,Verilog,uart_apb,9,1,2022-08-27 15:59:25+00:00,0
14427,453812112,https://github.com/sgma-svn/CORDIC.git,2022-01-30 21:56:06+00:00,16 stage pipeline verilog implementation for SDR,sgma-svn/CORDIC,Verilog,CORDIC,4,1,2023-05-25 20:49:33+00:00,0
14428,451526145,https://github.com/ararajs/fyp.git,2022-01-24 15:45:17+00:00,Verilog code for FYP Designs,ararajs/fyp,Verilog,fyp,84,1,2022-01-24 17:05:46+00:00,0
14429,451746316,https://github.com/roderick1014/HLS-final-project-FINN.git,2022-01-25 05:25:00+00:00,,roderick1014/HLS-final-project-FINN,Verilog,HLS-final-project-FINN,27273,1,2022-08-30 17:06:43+00:00,0
14430,450686070,https://github.com/GhiathAjam/LFSR_Verilog.git,2022-01-22 01:16:58+00:00,LFSR Randomizer created with Verilog,GhiathAjam/LFSR_Verilog,Verilog,LFSR_Verilog,2,1,2022-01-25 18:12:59+00:00,0
14431,442780694,https://github.com/chamrun/LogicCircuitsFP.git,2021-12-29 13:26:33+00:00,,chamrun/LogicCircuitsFP,Verilog,LogicCircuitsFP,2066,1,2023-03-04 01:36:20+00:00,0
14432,447417093,https://github.com/iamflinks/ECE583.git,2022-01-13 00:53:11+00:00,,iamflinks/ECE583,Verilog,ECE583,19,1,2024-09-15 13:52:04+00:00,0
14433,461030115,https://github.com/ChFrenkel/ReckOn.git,2022-02-18 22:56:59+00:00,ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.,ChFrenkel/ReckOn,Verilog,ReckOn,366,75,2024-10-25 11:53:01+00:00,17
14434,455940806,https://github.com/sylefeb/Silixel.git,2022-02-05 17:42:52+00:00,Exploring gate level simulation,sylefeb/Silixel,Verilog,Silixel,1170,56,2024-10-12 12:34:12+00:00,4
14435,456468799,https://github.com/codedchip/AMSGateArray.git,2022-02-07 11:01:13+00:00,Prototype boards and verilog for development of Xilinx CPLD replacements for the Amstrad 40010 and 40007 gate array chips.,codedchip/AMSGateArray,Verilog,AMSGateArray,8425,52,2024-09-21 06:41:43+00:00,4
14436,457664316,https://github.com/CHN-ChenYi/RISC-Core-on-FPGA-Arch2021.git,2022-02-10 06:53:17+00:00,A course project for Computer Architecture Course at ZJU.,CHN-ChenYi/RISC-Core-on-FPGA-Arch2021,Verilog,RISC-Core-on-FPGA-Arch2021,127,23,2024-10-23 02:59:14+00:00,7
14437,458371413,https://github.com/yasnakateb/PipelinedARM.git,2022-02-11 23:35:35+00:00,💎 A 32-bit ARM Processor Implementation in Verilog HDL ,yasnakateb/PipelinedARM,Verilog,PipelinedARM,57,18,2024-08-23 10:39:36+00:00,3
14438,460434047,https://github.com/kimweng01/OpenMIPS_KIMWENG_sopc.git,2022-02-17 12:51:41+00:00,本Project結合了碩士班上課的內容、書籍「CPU自制入門」、書籍「自己動手寫CPU」來完成一個MIPS32架構的CPU。,kimweng01/OpenMIPS_KIMWENG_sopc,Verilog,OpenMIPS_KIMWENG_sopc,38710,14,2024-10-21 23:54:44+00:00,1
14439,457576926,https://github.com/Xilinx/hydra.git,2022-02-10 00:36:38+00:00,,Xilinx/hydra,Verilog,hydra,104,12,2023-12-18 17:12:09+00:00,3
14440,456436315,https://github.com/uchan-nos/comproc.git,2022-02-07 09:24:34+00:00,ComProc project home,uchan-nos/comproc,Verilog,comproc,2084,10,2024-10-25 11:23:18+00:00,0
14441,460183508,https://github.com/tomstorey/vga_crtc.git,2022-02-16 21:27:39+00:00,A simple text-mode VGA CRTC implemented in Verilog,tomstorey/vga_crtc,Verilog,vga_crtc,41,9,2024-07-02 11:04:01+00:00,1
14442,457319611,https://github.com/hankshyu/TaskScheduler.git,2022-02-09 10:54:52+00:00,a hardware task scheduler design,hankshyu/TaskScheduler,Verilog,TaskScheduler,21362,9,2024-10-19 01:40:59+00:00,2
14443,454449164,https://github.com/v9938/MSX2SlotExpander.git,2022-02-01 15:51:01+00:00,Simple logic 2Slot Expander unit for MSX,v9938/MSX2SlotExpander,Verilog,MSX2SlotExpander,2214,9,2024-03-16 00:49:36+00:00,1
14444,454635862,https://github.com/openXC7/xc7k325t-picosoc-nextpnr.git,2022-02-02 03:54:24+00:00,Picosoc for the XC7K325T using yosys+nextpnr,openXC7/xc7k325t-picosoc-nextpnr,Verilog,xc7k325t-picosoc-nextpnr,41,9,2024-07-22 04:28:38+00:00,1
14445,460820685,https://github.com/acyanbird/flappyGhost.git,2022-02-18 11:09:52+00:00,FPGA implement of flappy bird like game/ FPGA 实现的 flappy bird like 游戏,acyanbird/flappyGhost,Verilog,flappyGhost,30452,8,2024-04-20 14:01:58+00:00,0
14446,458754705,https://github.com/reglin2000/NCTU-ICLAB-2021-FALL.git,2022-02-13 08:43:40+00:00,,reglin2000/NCTU-ICLAB-2021-FALL,Verilog,NCTU-ICLAB-2021-FALL,24436,8,2024-10-10 09:58:58+00:00,1
14447,460849608,https://github.com/CSY-tvgo/Learn-Verilog-with-YADAN-Board.git,2022-02-18 12:43:52+00:00,Some examples of using Verilog to implement some simple digital designs on YADAN Board. // 用 Verilog 在 YADAN 开发板上实现一些简单数字系统的案例。,CSY-tvgo/Learn-Verilog-with-YADAN-Board,Verilog,Learn-Verilog-with-YADAN-Board,5592,6,2024-08-19 04:34:52+00:00,2
14448,457250753,https://github.com/GauravSingh789/Cascaded-SVM-on-FPGA.git,2022-02-09 07:19:18+00:00,Implementing a cascaded SVM on FPGA,GauravSingh789/Cascaded-SVM-on-FPGA,Verilog,Cascaded-SVM-on-FPGA,4776,6,2024-03-11 07:24:56+00:00,2
14449,457322378,https://github.com/hankshyu/SnakeGame.git,2022-02-09 11:04:00+00:00,a verilog snake game program,hankshyu/SnakeGame,Verilog,SnakeGame,45889,6,2024-10-19 01:40:54+00:00,0
14450,460600765,https://github.com/danodus/xgsoc.git,2022-02-17 20:40:10+00:00,FPGA based system on chip with audio and video,danodus/xgsoc,Verilog,xgsoc,657,6,2024-09-20 08:43:10+00:00,1
14451,458958636,https://github.com/derekcom17/caravel_user_project_ddr3_sstl.git,2022-02-13 23:29:15+00:00,DDR3 SSTL Test analog caravel user project,derekcom17/caravel_user_project_ddr3_sstl,Verilog,caravel_user_project_ddr3_sstl,4178,6,2024-06-07 14:58:30+00:00,3
14452,456078939,https://github.com/umang-garg21/Unsupervised_SNN.git,2022-02-06 06:58:26+00:00,Designed as part of UCSB ECE Neuromorphic Computing Course. Includes lateral inhibition effects and unsupervised STDP learning. Classifies visual inputs '0' and '1'. ,umang-garg21/Unsupervised_SNN,Verilog,Unsupervised_SNN,344,5,2024-04-29 09:40:27+00:00,0
14453,454430637,https://github.com/jogeshsingh/Shift-and-Add-Accumulator-Based-Multiplier-Design.git,2022-02-01 14:59:27+00:00,This project includes 4 bit configuration of Datapath and controller of shift and add sequential multiplier design . It was designed in Xilinx VIVADO using Verilog HDL.,jogeshsingh/Shift-and-Add-Accumulator-Based-Multiplier-Design,Verilog,Shift-and-Add-Accumulator-Based-Multiplier-Design,1297,5,2024-09-22 10:32:17+00:00,0
14454,460558081,https://github.com/efabless/openrcx-calibration.git,2022-02-17 18:25:58+00:00,,efabless/openrcx-calibration,Verilog,openrcx-calibration,98269,5,2022-10-29 16:03:12+00:00,0
14455,456850621,https://github.com/hohaicongthuan/RV64IF.git,2022-02-08 08:45:00+00:00,RISC-V 64-bit with 32-bit floating point extension support.,hohaicongthuan/RV64IF,Verilog,RV64IF,15276,5,2024-08-18 12:13:10+00:00,0
14456,459832669,https://github.com/steelerfan107/x86-Processor.git,2022-02-16 03:04:25+00:00,Project for Microarchitecture,steelerfan107/x86-Processor,Verilog,x86-Processor,1163,5,2024-05-25 06:49:34+00:00,2
14457,455223995,https://github.com/wyvernSemi/vslzw.git,2022-02-03 15:42:42+00:00,"Verilog Decoder implementing a simple LZW algorithm,",wyvernSemi/vslzw,Verilog,vslzw,90,5,2024-06-28 20:32:00+00:00,2
14458,456347256,https://github.com/chochain/eJsv32.git,2022-02-07 03:40:16+00:00,Forth in SystemVerilog with Java opcodes VM,chochain/eJsv32,Verilog,eJsv32,48551,4,2024-06-25 10:13:04+00:00,1
14459,455421905,https://github.com/ac2-prod/fpga_sort.git,2022-02-04 04:33:12+00:00,A sorting library for FPGA implementation,ac2-prod/fpga_sort,Verilog,fpga_sort,411,4,2024-07-20 11:38:15+00:00,1
14460,458435600,https://github.com/guillermofbriceno/bicantor.git,2022-02-12 06:00:26+00:00,A superscalar RISC-V implementation,guillermofbriceno/bicantor,Verilog,bicantor,403,4,2024-04-29 16:00:45+00:00,1
14461,457530447,https://github.com/Licheng-Guo/Lightweight-AXI-Pipeline.git,2022-02-09 21:14:04+00:00,A lightweight pipeline between the AXI master interface and the AXI slave interface,Licheng-Guo/Lightweight-AXI-Pipeline,Verilog,Lightweight-AXI-Pipeline,6,4,2022-09-06 23:51:46+00:00,0
14462,459838989,https://github.com/liuguangxi/ec_sec2.git,2022-02-16 03:30:52+00:00,Elliptic curve for SEC 2 Verilog IP core,liuguangxi/ec_sec2,Verilog,ec_sec2,2518,4,2023-08-21 01:48:06+00:00,0
14463,455011518,https://github.com/reliability-research/odometer.git,2022-02-03 02:59:38+00:00,,reliability-research/odometer,Verilog,odometer,59,4,2024-08-22 00:30:02+00:00,0
14464,456528918,https://github.com/xiaowuzxc/Yduck-processor.git,2022-02-07 13:59:57+00:00,,xiaowuzxc/Yduck-processor,Verilog,Yduck-processor,8921,4,2024-08-23 12:25:43+00:00,0
14465,456524525,https://github.com/IObundle/iob-axi.git,2022-02-07 13:48:21+00:00,,IObundle/iob-axi,Verilog,iob-axi,68,3,2023-07-25 14:54:10+00:00,4
14466,461221366,https://github.com/machdyne/krote.git,2022-02-19 14:49:55+00:00,Kröte FPGA Board,machdyne/krote,Verilog,krote,327,3,2024-07-30 19:34:42+00:00,1
14467,454252601,https://github.com/briansune/ADS111x-series-ADC-FPGA.git,2022-02-01 03:46:34+00:00,TI ADS1115 ADC example for FPGA (HDL),briansune/ADS111x-series-ADC-FPGA,Verilog,ADS111x-series-ADC-FPGA,16,3,2024-08-01 14:04:06+00:00,2
14468,455745712,https://github.com/dicethrow/amaram.git,2022-02-05 01:25:43+00:00,"A HDL library providing a max-bandwidth, n-async-FIFO interface for SDRAM chips, written in amaranth. ",dicethrow/amaram,Verilog,amaram,11629,3,2024-09-10 03:34:09+00:00,0
14469,457975455,https://github.com/santoslucas/Registrador-nao-bloqueante.git,2022-02-10 23:01:42+00:00,Verilog HDL,santoslucas/Registrador-nao-bloqueante,Verilog,Registrador-nao-bloqueante,41,3,2022-10-21 02:27:56+00:00,0
14470,456446089,https://github.com/Ljfanny/SUSTech_CS207_2021_fall_proj.git,2022-02-07 09:53:05+00:00,Get full marks(120/120).,Ljfanny/SUSTech_CS207_2021_fall_proj,Verilog,SUSTech_CS207_2021_fall_proj,9956,3,2023-05-27 19:15:16+00:00,1
14471,458992205,https://github.com/ZiyingN/SIKE_Verilog.git,2022-02-14 02:38:11+00:00,,ZiyingN/SIKE_Verilog,Verilog,SIKE_Verilog,24,3,2024-05-19 04:51:09+00:00,0
14472,456493528,https://github.com/mohanjan/Fagprojekt2022_Grp9.git,2022-02-07 12:20:14+00:00,,mohanjan/Fagprojekt2022_Grp9,Verilog,Fagprojekt2022_Grp9,33239,3,2022-09-10 11:53:49+00:00,0
14473,454299655,https://github.com/HsuYuHuang/NCTU-ICLAB-2021-FALL.git,2022-02-01 07:39:48+00:00,,HsuYuHuang/NCTU-ICLAB-2021-FALL,Verilog,NCTU-ICLAB-2021-FALL,22603,3,2024-10-07 08:35:00+00:00,0
14474,460093422,https://github.com/StoneXu0117/USC_EE457.git,2022-02-16 16:49:30+00:00,Making some records about my lab ,StoneXu0117/USC_EE457,Verilog,USC_EE457,791,3,2024-03-31 09:42:59+00:00,0
14475,455706741,https://github.com/BondMachineHQ/bondmachine_ebaz4205_buildroot_example.git,2022-02-04 21:49:49+00:00,Buildroot on Ebaz4205. How to create from scratch a complete BondMachine accelerated buildroot image for the Ebaz4205 board,BondMachineHQ/bondmachine_ebaz4205_buildroot_example,Verilog,bondmachine_ebaz4205_buildroot_example,602,3,2024-09-29 11:35:25+00:00,1
14476,459539099,https://github.com/whutGuoao/Cortex_M0.git,2022-02-15 10:55:10+00:00,集创赛校赛题目一工程文件及相关的所有代码,whutGuoao/Cortex_M0,Verilog,Cortex_M0,54184,3,2024-06-26 01:25:25+00:00,1
14477,456762006,https://github.com/zgw598243565/MapTec4.git,2022-02-08 03:01:46+00:00,There are some based IPs for imageprocess,zgw598243565/MapTec4,Verilog,MapTec4,299,3,2024-04-02 14:27:41+00:00,0
14478,455220057,https://github.com/mattvenn/mpw5.git,2022-02-03 15:31:56+00:00,,mattvenn/mpw5,Verilog,mpw5,54696,2,2022-03-17 00:17:38+00:00,0
14479,457435901,https://github.com/IsharaNawa/CO224_Single_Cycle_Processor_Using_Verilog.git,2022-02-09 16:21:10+00:00,Single Cycle Processor (Similar to MIPS) using Verilog HDL. Also Data memory and Cache and Instruction Memory and Cache are also implemented.,IsharaNawa/CO224_Single_Cycle_Processor_Using_Verilog,Verilog,CO224_Single_Cycle_Processor_Using_Verilog,4816,2,2023-03-15 14:00:01+00:00,0
14480,459669927,https://github.com/krishnakumarbhat/verilog.git,2022-02-15 16:57:10+00:00,,krishnakumarbhat/verilog,Verilog,verilog,26,2,2023-12-16 13:29:25+00:00,0
14481,461141714,https://github.com/ckswjd99-at-snu/ComputerArchitecture-2021-2.git,2022-02-19 09:17:40+00:00,SNU ECE Computer Architecture (430.322) - 2021 Autumn,ckswjd99-at-snu/ComputerArchitecture-2021-2,Verilog,ComputerArchitecture-2021-2,529,2,2024-03-13 05:27:32+00:00,0
14482,459776294,https://github.com/sbaldzenka/venera_cpu_1.git,2022-02-15 22:52:21+00:00,Simple 8-bit software CPU for FPGA.,sbaldzenka/venera_cpu_1,Verilog,venera_cpu_1,5,2,2022-10-11 01:46:43+00:00,0
14483,457184887,https://github.com/Wolf-Tungsten/hdlbits.01xz.net.git,2022-02-09 02:51:06+00:00,每日一刷 hdlbits.01xz.net,Wolf-Tungsten/hdlbits.01xz.net,Verilog,hdlbits.01xz.net,7,2,2022-04-30 20:03:17+00:00,0
14484,456895697,https://github.com/NippunKumaar/19CSE211_COA.git,2022-02-08 11:01:06+00:00,This repository contains all the experiment programs for 19CSE211 course. It is verilog code compiled using Icarus-Verilog tool.,NippunKumaar/19CSE211_COA,Verilog,19CSE211_COA,51,2,2023-02-27 09:50:13+00:00,4
14485,458294284,https://github.com/tybliddell/PID_Ball_Balancer.git,2022-02-11 18:15:24+00:00,"Final for a group project in ECE 3710. PID-controlled ball balancing system, written from scratch in Verilog based on a EECS 427 RISC processor.",tybliddell/PID_Ball_Balancer,Verilog,PID_Ball_Balancer,30482,2,2023-06-05 13:24:58+00:00,0
14486,454815197,https://github.com/Sara-Rezaeimanesh/FNN-with-Verilog.git,2022-02-02 14:50:20+00:00,MNIST-Classifier-FNN Implementation with Verilog and 8 available neurons  ,Sara-Rezaeimanesh/FNN-with-Verilog,Verilog,FNN-with-Verilog,1133,2,2023-01-31 19:31:01+00:00,0
14487,457739884,https://github.com/xvalme/Arm-Legv8-CPU.git,2022-02-10 10:50:12+00:00,"An implementation of a soft core ARM LEGv8 CPU (Not all functions implemented, though)",xvalme/Arm-Legv8-CPU,Verilog,Arm-Legv8-CPU,208,2,2024-08-22 19:20:59+00:00,0
14488,458135267,https://github.com/canbozaci/FPGA---University-Classes.git,2022-02-11 10:10:18+00:00,FPGA Projects Done For the University Class - Verilog,canbozaci/FPGA---University-Classes,Verilog,FPGA---University-Classes,297,2,2023-03-30 13:33:31+00:00,0
14489,454319531,https://github.com/morris6/Fnirsi_FPGA.git,2022-02-01 09:01:36+00:00,Recreating FPGA contents,morris6/Fnirsi_FPGA,Verilog,Fnirsi_FPGA,644,2,2023-12-15 20:34:44+00:00,1
14490,457089417,https://github.com/g3gg0/CRSF_RevEng_SPILog.git,2022-02-08 20:16:36+00:00,,g3gg0/CRSF_RevEng_SPILog,Verilog,CRSF_RevEng_SPILog,38,2,2024-01-05 09:55:25+00:00,1
14491,457899907,https://github.com/majiddrn/MIPS-CPU-Simiulator.git,2022-02-10 18:27:21+00:00,32 bit MIPS CPU Simulator,majiddrn/MIPS-CPU-Simiulator,Verilog,MIPS-CPU-Simiulator,6,2,2024-04-29 15:07:04+00:00,0
14492,454647362,https://github.com/Michael-Jiahao-Zhang/SUSTech_CS207_2021F_Digital-Design.git,2022-02-02 04:53:57+00:00,,Michael-Jiahao-Zhang/SUSTech_CS207_2021F_Digital-Design,Verilog,SUSTech_CS207_2021F_Digital-Design,43104,2,2022-11-07 04:52:17+00:00,1
14493,458138069,https://github.com/padiyarsandesh/VerilogProjects.git,2022-02-11 10:19:21+00:00,This repository contains projects implemented using Verilog both as part of course work as well as self learning.,padiyarsandesh/VerilogProjects,Verilog,VerilogProjects,523,2,2022-08-05 15:53:25+00:00,0
14494,457443052,https://github.com/priyanka-p01/SoC-with-VerilogHDL-and-Verilog-conceptsheet.git,2022-02-09 16:40:20+00:00,"Documented my learnings of the System-on-Chip course using Verilog. Verilog enthusiasts interested in adding more VHDL concepts into this repository are more than welcome to fork, clone and add contributions! ",priyanka-p01/SoC-with-VerilogHDL-and-Verilog-conceptsheet,Verilog,SoC-with-VerilogHDL-and-Verilog-conceptsheet,9,2,2024-02-02 06:17:58+00:00,0
14495,455309311,https://github.com/gyurco/Homelab-FPGA.git,2022-02-03 20:00:00+00:00,FPGA replica of the Hungarian Homelab-3 KIT computer,gyurco/Homelab-FPGA,Verilog,Homelab-FPGA,4268,2,2024-10-05 14:24:09+00:00,0
14496,456176047,https://github.com/dadwadw233/MIPS-CPU.git,2022-02-06 14:35:50+00:00,,dadwadw233/MIPS-CPU,Verilog,MIPS-CPU,46,2,2022-12-25 06:29:52+00:00,0
14497,458730545,https://github.com/Tech180/cpre281.git,2022-02-13 06:34:14+00:00,,Tech180/cpre281,Verilog,cpre281,72061,2,2024-04-20 03:07:18+00:00,1
14498,461276507,https://github.com/berkinanik/pos-terminal-verilog.git,2022-02-19 18:20:02+00:00,METU EE314 Digital Electronics Laboratory Verilog Design Term Project,berkinanik/pos-terminal-verilog,Verilog,pos-terminal-verilog,11117,2,2023-09-24 02:28:57+00:00,0
14499,454438611,https://github.com/nihargowdakm/BIST-Design.git,2022-02-01 15:21:22+00:00,"Done as a part of the coursework, Design For Testing and Testability. Designed and implemented in Verilog to add Built in Self Test (BIST) capabilities to a given combinational logic. The Test Pattern Generator (TPG), Output Response Analyzer (ORA) and BIST controller were designed. A 1-bit full adder was considered as the circuit under test.",nihargowdakm/BIST-Design,Verilog,BIST-Design,456,2,2023-11-20 08:25:37+00:00,1
14500,458062276,https://github.com/wkxfudan/verilog_case.git,2022-02-11 05:50:24+00:00,,wkxfudan/verilog_case,Verilog,verilog_case,1753,2,2024-01-02 01:53:13+00:00,5
14501,458601671,https://github.com/tucanae47/ulx3s-experiments.git,2022-02-12 18:09:59+00:00,,tucanae47/ulx3s-experiments,Verilog,ulx3s-experiments,670,2,2023-01-19 06:28:07+00:00,0
14502,460595298,https://github.com/PAOK-2001/Verilog_Labs.git,2022-02-17 20:22:44+00:00,Verilog scripts made for FPGA programming.,PAOK-2001/Verilog_Labs,Verilog,Verilog_Labs,111758,1,2022-02-26 00:27:02+00:00,1
14503,461000256,https://github.com/J-oseph/RISC-Processor-on-FPGA.git,2022-02-18 20:45:04+00:00,Verilog implimentation of a 5-stage RISC-V (-ish) processor,J-oseph/RISC-Processor-on-FPGA,Verilog,RISC-Processor-on-FPGA,1409,1,2022-02-20 23:14:43+00:00,0
14504,460422190,https://github.com/Hadi80A/Morse-Code.git,2022-02-17 12:16:57+00:00, Morse code decoder and encoder,Hadi80A/Morse-Code,Verilog,Morse-Code,2,1,2023-10-31 14:11:31+00:00,0
14505,457684467,https://github.com/angelo93109/DIC_HW3_Sequential-Circuit.git,2022-02-10 08:02:06+00:00,Construct a 3x3 convolution circuit with pipeline and non-pipeline respectively and analysis it with IC design tools,angelo93109/DIC_HW3_Sequential-Circuit,Verilog,DIC_HW3_Sequential-Circuit,4876,1,2022-04-17 22:16:51+00:00,0
14506,457690847,https://github.com/angelo93109/DIC_HW5_SRAM-Module-and-Merge-Sort-Algorithm-in-Verilog.git,2022-02-10 08:22:30+00:00,Building a SRAM Module and utilize it on a merge sort algorithm ,angelo93109/DIC_HW5_SRAM-Module-and-Merge-Sort-Algorithm-in-Verilog,Verilog,DIC_HW5_SRAM-Module-and-Merge-Sort-Algorithm-in-Verilog,1415,1,2022-04-17 22:15:45+00:00,0
14507,461113087,https://github.com/psrpsrpsr/ahead_adder32.git,2022-02-19 06:59:37+00:00,32位超前进位加法器,psrpsrpsr/ahead_adder32,Verilog,ahead_adder32,6,1,2023-11-20 16:42:54+00:00,0
14508,457267501,https://github.com/nargesi-gholami/DLD-LAB-projects.git,2022-02-09 08:15:40+00:00,,nargesi-gholami/DLD-LAB-projects,Verilog,DLD-LAB-projects,2419,1,2022-06-30 14:27:59+00:00,0
14509,458343243,https://github.com/yuktaa21/Hexadecimal-Keypad-Scanner-using-Verilog.git,2022-02-11 21:19:17+00:00,Hexadecimal Keypad Scanner and Encoder is used to detect and encode a pressed key,yuktaa21/Hexadecimal-Keypad-Scanner-using-Verilog,Verilog,Hexadecimal-Keypad-Scanner-using-Verilog,4,1,2024-02-04 17:39:39+00:00,2
14510,461237707,https://github.com/asadian98/802.11a-PHY.git,2022-02-19 15:50:45+00:00,Hardware implementation (Verilog) and Software Implementation (MATLAB) of IEEE's 802.11a standard for transmitter and receiver sides of WLAN PHY.,asadian98/802.11a-PHY,Verilog,802.11a-PHY,2597,1,2024-03-25 21:31:27+00:00,0
14511,456617405,https://github.com/Manju-212/Recursive_Doubling_Adder.git,2022-02-07 17:56:59+00:00,Recursive Doubling Adder  64 bit ,Manju-212/Recursive_Doubling_Adder,Verilog,Recursive_Doubling_Adder,11,1,2022-02-08 06:54:41+00:00,0
14512,457265757,https://github.com/nargesi-gholami/CAD-projects.git,2022-02-09 08:09:57+00:00,Implementing recursive functions and Feed Forward Neural Network in Verilog.,nargesi-gholami/CAD-projects,Verilog,CAD-projects,6692,1,2022-06-30 14:28:01+00:00,0
14513,460398376,https://github.com/nortont/WS2812B_8x8_Driver.git,2022-02-17 11:05:11+00:00,Driver for 64 Neopixel matirx,nortont/WS2812B_8x8_Driver,Verilog,WS2812B_8x8_Driver,8,1,2022-07-15 22:21:31+00:00,0
14514,455345589,https://github.com/martinmaly21/ELEC374.git,2022-02-03 22:12:11+00:00,A simple RISC computer built using Verilog,martinmaly21/ELEC374,Verilog,ELEC374,95,1,2024-05-02 20:52:46+00:00,0
14515,455942219,https://github.com/Ibru1729/Fpga_Ledarray.git,2022-02-05 17:48:26+00:00,Design and Testbench files for Fpga to interface with MAX7219 based Led Array,Ibru1729/Fpga_Ledarray,Verilog,Fpga_Ledarray,19,1,2024-06-15 18:00:33+00:00,0
14516,457262306,https://github.com/nargesi-gholami/Computer-Architecture-Course-Projects-.git,2022-02-09 07:58:30+00:00,implementing various processor in Verilog.,nargesi-gholami/Computer-Architecture-Course-Projects-,Verilog,Computer-Architecture-Course-Projects-,1528,1,2022-06-30 14:28:02+00:00,0
14517,460591224,https://github.com/Rylan-Bumbasi/VerilogDDS.git,2022-02-17 20:08:51+00:00,Created an DDS simulation in Vivado Verilog using a LUT implementation and added a feature to simulate Major Chord Waves,Rylan-Bumbasi/VerilogDDS,Verilog,VerilogDDS,587,1,2022-05-19 02:47:11+00:00,0
14518,457244835,https://github.com/hassanraza164/Customized-RISC-V-Pipelined-Processor.git,2022-02-09 06:58:56+00:00,RISCV pipelined processor (customized)  has been implemented in verilog HDL.,hassanraza164/Customized-RISC-V-Pipelined-Processor,Verilog,Customized-RISC-V-Pipelined-Processor,10,1,2022-05-02 22:03:01+00:00,0
14519,455906147,https://github.com/likewise/vexriscv-axi4-axi4l-complex.git,2022-02-05 15:24:39+00:00,"The VexRiscv with AXI4 crossbar, AXI4 memory and AXI4L crossbar, AXI4L PCIe, AXI4L peripherals",likewise/vexriscv-axi4-axi4l-complex,Verilog,vexriscv-axi4-axi4l-complex,44,1,2023-07-25 14:54:07+00:00,0
14520,456793193,https://github.com/Abhishek7799-max/SPI-Protocol-using-Verilog.git,2022-02-08 05:18:28+00:00,This is a Verilog Implementation of SPI protocol for serial communication. ,Abhishek7799-max/SPI-Protocol-using-Verilog,Verilog,SPI-Protocol-using-Verilog,175,1,2022-02-08 05:49:40+00:00,0
14521,456962717,https://github.com/norhanreda/SPI.git,2022-02-08 14:17:52+00:00,,norhanreda/SPI,Verilog,SPI,2495,1,2022-08-11 09:40:40+00:00,1
14522,457920788,https://github.com/Utkar5hM/RISC_SPM_Assignment.git,2022-02-10 19:34:54+00:00,adding new instruction RD2 ,Utkar5hM/RISC_SPM_Assignment,Verilog,RISC_SPM_Assignment,13,1,2022-03-20 21:22:34+00:00,0
14523,455861803,https://github.com/benclifford/shittycpu40.git,2022-02-05 12:19:35+00:00,Hacking around on a CPU+friends for a TinyFPGA BX,benclifford/shittycpu40,Verilog,shittycpu40,128,1,2024-03-03 05:56:29+00:00,0
14524,455657973,https://github.com/aolwyn/CPU-Construction-Zone.git,2022-02-04 18:39:38+00:00,The development of a RISC-style processor / computer in Verilog,aolwyn/CPU-Construction-Zone,Verilog,CPU-Construction-Zone,459,1,2023-03-03 19:39:04+00:00,0
14525,456424671,https://github.com/jogeshsingh/Gray-Counter-Design-using-Verilog.git,2022-02-07 08:49:37+00:00,"This Project Deals with Implementing Gray Counter using Two modules (Binary to Gray || and || Gray to binary) , Gray encoding is helpful technique used in FIFO based design where data has to be synchronized and should include lesser number of bit repetition changes . as more the number of bit flips , higher the chances become of metastability and data incoherency , so to deal with that gray encoding is used , in which I engineered Gray Counter which could be used as an intermediate design unit to process the data at coherent rate . This was designed in Quartus 20.1 Lite Edition and simulated in Modelsim Environment .",jogeshsingh/Gray-Counter-Design-using-Verilog,Verilog,Gray-Counter-Design-using-Verilog,754,1,2022-07-20 19:00:10+00:00,0
14526,454626875,https://github.com/california-polytechnic-university/ECE3300_LAB_SPRING_2022_GROUP_A.git,2022-02-02 03:05:50+00:00,,california-polytechnic-university/ECE3300_LAB_SPRING_2022_GROUP_A,Verilog,ECE3300_LAB_SPRING_2022_GROUP_A,44585,1,2024-01-23 21:42:25+00:00,0
14527,460643851,https://github.com/iamflinks/StopWatch.git,2022-02-17 23:35:31+00:00,,iamflinks/StopWatch,Verilog,StopWatch,801,1,2024-03-18 03:12:02+00:00,0
14528,460145722,https://github.com/uw-acme/acme-lab-documentation.git,2022-02-16 19:19:57+00:00,"Collection of documents, links and other resources for UW's ACME Lab.",uw-acme/acme-lab-documentation,Verilog,acme-lab-documentation,295596,1,2024-05-09 16:02:32+00:00,11
14529,454618720,https://github.com/dgarci23/rs-232.git,2022-02-02 02:21:44+00:00,,dgarci23/rs-232,Verilog,rs-232,206,1,2022-02-04 16:25:17+00:00,0
14530,455847988,https://github.com/anassteama/Partial_PCI_Target.git,2022-02-05 11:13:35+00:00,,anassteama/Partial_PCI_Target,Verilog,Partial_PCI_Target,2849,1,2023-05-17 05:25:37+00:00,0
14531,456710664,https://github.com/imnzainudin/SerialAdder_FSM.git,2022-02-07 23:17:38+00:00,,imnzainudin/SerialAdder_FSM,Verilog,SerialAdder_FSM,1,1,2022-02-07 23:19:52+00:00,0
14532,454382508,https://github.com/MikeWalrus/mipsel32-cpu.git,2022-02-01 12:39:58+00:00,,MikeWalrus/mipsel32-cpu,Verilog,mipsel32-cpu,385,1,2022-09-01 11:47:41+00:00,0
14533,459256859,https://github.com/Gio200023/UPDuino2.git,2022-02-14 17:21:52+00:00,,Gio200023/UPDuino2,Verilog,UPDuino2,73049,1,2022-03-23 13:09:38+00:00,0
14534,459922235,https://github.com/noice-noise/noice-verilog.git,2022-02-16 08:51:06+00:00,Verilog struggles collection,noice-noise/noice-verilog,Verilog,noice-verilog,97,1,2022-02-22 02:14:28+00:00,0
14535,457230294,https://github.com/WebKingdom/custom_ASIC_design.git,2022-02-09 06:05:20+00:00,A repository for the custom ASIC design project.,WebKingdom/custom_ASIC_design,Verilog,custom_ASIC_design,14364,1,2022-05-07 19:22:47+00:00,0
14536,455294674,https://github.com/geotrieu/ezRISC.git,2022-02-03 19:09:51+00:00,Simple RISC Computer built in Verilog,geotrieu/ezRISC,Verilog,ezRISC,515,1,2022-10-05 11:53:10+00:00,0
14537,455244946,https://github.com/youssefalarnaouty/PPI_Implementation.git,2022-02-03 16:39:06+00:00,An implementation the 8255 PPI chip (BSR mode - Mode 0) in Verilog,youssefalarnaouty/PPI_Implementation,Verilog,PPI_Implementation,231,1,2022-02-05 17:20:39+00:00,0
14538,460967667,https://github.com/SM2A/Computer_Aided_Design_Course_Projects.git,2022-02-18 18:43:50+00:00,🎓💻University of Tehran CAD Course Projects - Fall 2021,SM2A/Computer_Aided_Design_Course_Projects,Verilog,Computer_Aided_Design_Course_Projects,7087,1,2024-04-01 13:14:47+00:00,0
14539,460868676,https://github.com/acmachado14/CircuitosCombinacionais.git,2022-02-18 13:42:51+00:00,Circuitos Combinacionais em Verilog | Trabalho pratico pra disciplina de Introdução aos Sistemas Lógicos - UFV,acmachado14/CircuitosCombinacionais,Verilog,CircuitosCombinacionais,307,1,2022-08-08 11:50:56+00:00,0
14540,460330536,https://github.com/alokvishwa10/Personal.git,2022-02-17 07:42:05+00:00,32-bit ALU,alokvishwa10/Personal,Verilog,Personal,4,1,2023-10-18 13:16:08+00:00,0
14541,457268439,https://github.com/nargesi-gholami/cosine-in-verilog.git,2022-02-09 08:18:36+00:00,Implementing cosine hardware in verilog,nargesi-gholami/cosine-in-verilog,Verilog,cosine-in-verilog,1012,1,2022-06-30 14:27:55+00:00,0
14542,454263844,https://github.com/jogeshsingh/8-Bit-Serial-Adder-Design-using-Mealy-machine.git,2022-02-01 04:44:07+00:00,"It incorporates Shift registers , counter and Adder FSM logic Unit which generates the sum output signal based upon the input carry and data from shift registers then computes the result in sum register . it was designed in Quartus Prime Lite using Verilog HDL and verified in Modedlsim. Learnt about the FSM based Design techniques in RTL design FLOW",jogeshsingh/8-Bit-Serial-Adder-Design-using-Mealy-machine,Verilog,8-Bit-Serial-Adder-Design-using-Mealy-machine,82,1,2022-07-20 18:59:50+00:00,0
14543,454976946,https://github.com/shawn110285/Cookabarra_Jtag.git,2022-02-03 00:05:24+00:00,debug module was partially supported ,shawn110285/Cookabarra_Jtag,Verilog,Cookabarra_Jtag,3134,1,2022-02-11 08:25:32+00:00,0
14544,459421171,https://github.com/RudeNinja/5-Stage-Pipelined-Y86-64-processor-.git,2022-02-15 04:02:34+00:00,,RudeNinja/5-Stage-Pipelined-Y86-64-processor-,Verilog,5-Stage-Pipelined-Y86-64-processor-,1154,1,2022-04-20 05:03:39+00:00,0
14545,454940642,https://github.com/Ahmad-ece/AES-FPGA_VERILOG.git,2022-02-02 21:25:23+00:00,,Ahmad-ece/AES-FPGA_VERILOG,Verilog,AES-FPGA_VERILOG,27,1,2024-08-05 18:30:31+00:00,0
14546,456614567,https://github.com/thomasbiv/CDA4203L-TeamLGSB.git,2022-02-07 17:48:16+00:00,GitHub Repo for storing all CDA4203L ISE Group Projects ,thomasbiv/CDA4203L-TeamLGSB,Verilog,CDA4203L-TeamLGSB,96111,1,2023-01-03 18:29:00+00:00,0
14547,456803043,https://github.com/zgw598243565/HistogramCnt.git,2022-02-08 05:59:00+00:00,This is a repository for histogram manipulation in image processing,zgw598243565/HistogramCnt,Verilog,HistogramCnt,10,1,2023-08-07 18:41:17+00:00,0
14548,460733324,https://github.com/alperakmermer/vlsi2.git,2022-02-18 06:16:35+00:00,RISCV with 5 stage pipeline for my VLSI2 course,alperakmermer/vlsi2,Verilog,vlsi2,493,1,2022-07-19 21:13:33+00:00,0
14549,461287308,https://github.com/CSYangHsu/Self-Driving-Car.git,2022-02-19 19:04:21+00:00,"In this project, i implemented a car that follows a track with a black line and stops when there’s an obstacle in front of it.",CSYangHsu/Self-Driving-Car,Verilog,Self-Driving-Car,73,1,2023-11-02 11:05:35+00:00,0
14550,456249711,https://github.com/thirdless/Bootleg-8253.git,2022-02-06 19:24:34+00:00,Just a bad try of replicating Intel's 8253 timer,thirdless/Bootleg-8253,Verilog,Bootleg-8253,4,1,2024-06-21 20:57:02+00:00,0
14551,456756492,https://github.com/joshmeiyb/ECE552.git,2022-02-08 02:38:39+00:00,ECE552 SP22 @ UW-Madison,joshmeiyb/ECE552,Verilog,ECE552,228447,1,2024-08-03 02:19:53+00:00,0
14552,458862443,https://github.com/peteris-racinskis/DIP_2022.git,2022-02-13 16:18:49+00:00,Homework for Digital Devices class,peteris-racinskis/DIP_2022,Verilog,DIP_2022,1297,1,2022-04-21 16:47:30+00:00,0
14553,459324708,https://github.com/patrick-5546/virtual-interview-session.git,2022-02-14 21:02:56+00:00,Mock interview tool that provides practice interview sessions to users,patrick-5546/virtual-interview-session,Verilog,virtual-interview-session,197955,1,2022-04-16 07:15:36+00:00,0
14554,459055069,https://github.com/Loudy-0423/NCTU-ICLAB-2021.git,2022-02-14 07:17:48+00:00,,Loudy-0423/NCTU-ICLAB-2021,Verilog,NCTU-ICLAB-2021,28372,1,2024-03-11 04:53:15+00:00,0
14555,461246864,https://github.com/Moein-Karami/Computer-Aided-Digital-System-Design.git,2022-02-19 16:25:15+00:00,,Moein-Karami/Computer-Aided-Digital-System-Design,Verilog,Computer-Aided-Digital-System-Design,6261,1,2024-04-01 13:16:43+00:00,0
14556,459747588,https://github.com/PedroHdez18/EdC-2021-22.git,2022-02-15 20:58:28+00:00,Estructura de Computadores 2º Ing Informática ULL,PedroHdez18/EdC-2021-22,Verilog,EdC-2021-22,227,1,2023-10-19 16:09:54+00:00,0
14557,461229951,https://github.com/sanjubaba760/MIPS32-modelling-and-pipelining.git,2022-02-19 15:21:54+00:00,,sanjubaba760/MIPS32-modelling-and-pipelining,Verilog,MIPS32-modelling-and-pipelining,10,1,2022-02-19 15:24:35+00:00,0
14558,461221181,https://github.com/oscar-shih/IC_Design_Lab_2022spring.git,2022-02-19 14:49:14+00:00,"IC Design Lab 2022spring @ NTUEE prof.  Tzi-Dar, Chiueh",oscar-shih/IC_Design_Lab_2022spring,Verilog,IC_Design_Lab_2022spring,2830,1,2022-12-14 08:27:39+00:00,0
14559,458450688,https://github.com/LucasZatta/MesiProtocol.git,2022-02-12 07:20:59+00:00,MESI snooping protocol for cache coherency,LucasZatta/MesiProtocol,Verilog,MesiProtocol,5405,1,2024-03-22 12:07:36+00:00,0
14560,454806190,https://github.com/thomasbiv/CDA4203-Verilog.git,2022-02-02 14:25:45+00:00,Repo for storing all Verilog modules made in CDA4203 Computer Systems Design,thomasbiv/CDA4203-Verilog,Verilog,CDA4203-Verilog,7,1,2023-01-03 18:25:55+00:00,0
14561,456551361,https://github.com/DIII-SDU-Group/finn-example-ip.git,2022-02-07 14:57:46+00:00,IP used for showcasing MPSoC4Drones. CNN accelerator based on FINN,DIII-SDU-Group/finn-example-ip,Verilog,finn-example-ip,4600,1,2023-06-15 17:01:42+00:00,1
14562,459497172,https://github.com/dineshannayya/riscduino_sram.git,2022-02-15 08:46:38+00:00,Riscdunio with SRAM,dineshannayya/riscduino_sram,Verilog,riscduino_sram,140729,1,2022-02-16 11:10:28+00:00,0
14563,459731977,https://github.com/ZXMicroJack/mjspec.git,2022-02-15 20:05:06+00:00,ZX Spectrum FPGA core.,ZXMicroJack/mjspec,Verilog,mjspec,124,1,2023-11-17 18:50:28+00:00,0
14564,459373479,https://github.com/Zhuohao-Li/MR322.git,2022-02-15 00:33:42+00:00,,Zhuohao-Li/MR322,Verilog,MR322,1312,1,2022-03-27 12:36:33+00:00,3
14565,461112248,https://github.com/psrpsrpsr/ahead_adder16.git,2022-02-19 06:55:19+00:00,16位超前进位加法器,psrpsrpsr/ahead_adder16,Verilog,ahead_adder16,4,1,2022-06-04 03:47:10+00:00,0
14566,456615881,https://github.com/mehmetsakiraslan/Flash-Controller.git,2022-02-07 17:52:18+00:00,,mehmetsakiraslan/Flash-Controller,Verilog,Flash-Controller,112,1,2023-10-07 09:07:25+00:00,0
14567,457246042,https://github.com/hassanraza164/RISC-V-Single-cycle-Processor.git,2022-02-09 07:02:42+00:00,,hassanraza164/RISC-V-Single-cycle-Processor,Verilog,RISC-V-Single-cycle-Processor,8,1,2022-05-02 22:03:52+00:00,0
14568,465538080,https://github.com/hi631/tang-nano-9K.git,2022-03-03 02:20:54+00:00,,hi631/tang-nano-9K,Verilog,tang-nano-9K,15465,75,2024-10-15 21:34:06+00:00,8
14569,466168448,https://github.com/AngeloJacobo/RISC-V.git,2022-03-04 15:10:44+00:00,Design implementation of the RV32I Core in Verilog HDL with Zicsr extension,AngeloJacobo/RISC-V,Verilog,RISC-V,6988,63,2024-10-27 16:34:26+00:00,5
14570,465199162,https://github.com/os-fpga/Raptor.git,2022-03-02 07:21:57+00:00,Raptor end-to-end FPGA Compiler and GUI,os-fpga/Raptor,Verilog,Raptor,108696,63,2024-10-25 11:05:32+00:00,22
14571,464657430,https://github.com/Peter-van-Tol/LiteX-CNC.git,2022-02-28 21:58:22+00:00,Generic CNC firmware and driver for FPGA cards which are supported by LiteX,Peter-van-Tol/LiteX-CNC,Verilog,LiteX-CNC,77766,58,2024-10-13 21:06:58+00:00,22
14572,462323524,https://github.com/AUCOHL/Lighter.git,2022-02-22 14:03:02+00:00,An automatic clock gating utility,AUCOHL/Lighter,Verilog,Lighter,165580,40,2024-10-22 09:17:22+00:00,5
14573,464811556,https://github.com/derek8955/ic_contest.git,2022-03-01 08:43:41+00:00,IC Contest,derek8955/ic_contest,Verilog,ic_contest,116406,24,2024-10-16 06:23:34+00:00,8
14574,463481430,https://github.com/tastynoob/ritter-soc.git,2022-02-25 09:56:52+00:00,"a  4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog",tastynoob/ritter-soc,Verilog,ritter-soc,3021,20,2024-09-04 19:25:54+00:00,5
14575,465460723,https://github.com/efabless/clear_old.git,2022-03-02 20:34:00+00:00,CLEAR is an Open Source FPGA ASIC delivered to you on its development board and its open source software development tools and all the ASIC design tools used to create it.,efabless/clear_old,Verilog,clear_old,277502,10,2024-10-13 09:15:22+00:00,0
14576,461713854,https://github.com/Geetima2021/vsdpcvrd.git,2022-02-21 05:12:14+00:00,,Geetima2021/vsdpcvrd,Verilog,vsdpcvrd,39058,9,2023-12-17 05:44:01+00:00,5
14577,466746843,https://github.com/cam-n/human-detection-hog-svm.git,2022-03-06 13:33:15+00:00,"A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classified with/without human by using Histogram of Oriented Gradient (HOG) and Support Vector Machine (SVM) algorithm, respectively.",cam-n/human-detection-hog-svm,Verilog,human-detection-hog-svm,2406,9,2024-10-12 09:47:49+00:00,2
14578,467236179,https://github.com/Rishabh-zhcet/Analog-to-Digital-Converter.git,2022-03-07 19:43:28+00:00,"This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is simulated on Makerchip tool. All the Simulations are done using Esim and Makerchip tool only. Since the counter used is taken to be 4-Bit, the input voltage that can be converted to analog is limited to 0-15V. A 4-Bit Digital to Analog Converter (DAC) is used as an internal part, having the step size of 1V.",Rishabh-zhcet/Analog-to-Digital-Converter,Verilog,Analog-to-Digital-Converter,3229,9,2024-04-26 08:33:56+00:00,3
14579,465720036,https://github.com/krutideepanpanda/RISC-V-based-micro-controller-using-OpenLane.git,2022-03-03 12:59:34+00:00,This is part of EC383 - Mini Project in VLSI Design.,krutideepanpanda/RISC-V-based-micro-controller-using-OpenLane,Verilog,RISC-V-based-micro-controller-using-OpenLane,17428,8,2024-10-21 03:06:27+00:00,0
14580,466022941,https://github.com/WebKingdom/bitcoin_asic.git,2022-03-04 07:19:45+00:00,A Bitcoin mining ASIC,WebKingdom/bitcoin_asic,Verilog,bitcoin_asic,227928,8,2023-11-13 04:01:05+00:00,2
14581,467123616,https://github.com/Xyhi/myFile.git,2022-03-07 14:16:56+00:00,,Xyhi/myFile,Verilog,myFile,82812,7,2024-04-10 07:16:31+00:00,0
14582,468384194,https://github.com/nguyendao-uom/open_eFPGA.git,2022-03-10 14:44:36+00:00,,nguyendao-uom/open_eFPGA,Verilog,open_eFPGA,116370,7,2024-10-26 22:22:23+00:00,4
14583,463922717,https://github.com/AmeyKhobragade09/AHB2APB--bridge-design.git,2022-02-26 17:38:11+00:00,"AHB-APB Bridge:-The AHB-APB interfaces AHB and APB. It buffers address, controls, and data from the AHB, drives the APB peripherals, and return data along with response signal to the AHB [4]. The AHB2APB interface is designed to operate when AHB and APB clocks have any combination of frequency and phase. TheAHB-APB performs transfer of data from AHB to APB for write cycle and APB to AHB for Read cycle. ",AmeyKhobragade09/AHB2APB--bridge-design,Verilog,AHB2APB--bridge-design,42,7,2024-03-13 04:25:42+00:00,0
14584,464406011,https://github.com/cyyself/pblaze_soc.git,2022-02-28 08:54:52+00:00,SoC for Pblaze FPGA,cyyself/pblaze_soc,Verilog,pblaze_soc,176,7,2023-10-03 10:45:45+00:00,1
14585,461926933,https://github.com/ykqiu/image-processing.git,2022-02-21 15:44:29+00:00,Real-Time Image Processing for ASIC/FGPA,ykqiu/image-processing,Verilog,image-processing,342,7,2024-07-23 10:20:47+00:00,4
14586,466209916,https://github.com/khaHesham/Serial-Peripheral-Interface.git,2022-03-04 17:18:27+00:00,"Serial peripheral interface (SPI) is one of the most widely used interfaces  between microcontroller and peripheral ICs such as sensors, ADCs, DACs,  shift registers, SRAM, and others. This article provides a brief description  of the SPI interface followed by an introduction to Analog Devices’ SPI  enabled switches and muxes, and how they help reduce the number of  digital GPIOs in system board design.",khaHesham/Serial-Peripheral-Interface,Verilog,Serial-Peripheral-Interface,2432,6,2023-12-29 16:00:16+00:00,0
14587,462256454,https://github.com/Megumism/4K_60fps_ME.git,2022-02-22 10:56:29+00:00,Motion Vector Estimaion on 4K@60fps Video 运动向量估计硬件电路设计,Megumism/4K_60fps_ME,Verilog,4K_60fps_ME,53210,5,2023-05-26 14:01:00+00:00,7
14588,466931592,https://github.com/iamraufu/BRACUCSE460.git,2022-03-07 03:40:05+00:00,VLSI Design - Spring 2022,iamraufu/BRACUCSE460,Verilog,BRACUCSE460,4276,5,2024-05-19 14:53:14+00:00,1
14589,465250920,https://github.com/ATaylorCEngFIET/MZ_433.git,2022-03-02 10:05:35+00:00,For MicroZed Chronicles Blog 433 Partial Reconfiguration,ATaylorCEngFIET/MZ_433,Verilog,MZ_433,11,4,2024-05-18 11:35:18+00:00,0
14590,465333316,https://github.com/Eyantra698Sumanto/XOR-XNOR-Gate.git,2022-03-02 14:12:00+00:00,,Eyantra698Sumanto/XOR-XNOR-Gate,Verilog,XOR-XNOR-Gate,3967,4,2023-01-02 10:08:17+00:00,12
14591,462516593,https://github.com/GasaiYU/UCAS-CA-LOONGARCH.git,2022-02-22 23:57:32+00:00,,GasaiYU/UCAS-CA-LOONGARCH,Verilog,UCAS-CA-LOONGARCH,31,4,2024-10-09 12:11:14+00:00,0
14592,463424086,https://github.com/navaneethans/NAND_FLASH.git,2022-02-25 06:32:53+00:00,,navaneethans/NAND_FLASH,Verilog,NAND_FLASH,2115,4,2024-09-28 07:14:19+00:00,2
14593,464813832,https://github.com/H4de5-7/MIPS.git,2022-03-01 08:50:15+00:00,流水线MIPS主机的verilog实现,H4de5-7/MIPS,Verilog,MIPS,11,4,2024-08-12 20:21:06+00:00,3
14594,462152611,https://github.com/yuyuranium/fpga-hw0.git,2022-02-22 05:30:43+00:00,Homework 0 of FPGA design,yuyuranium/fpga-hw0,Verilog,fpga-hw0,26,3,2022-03-08 06:32:03+00:00,0
14595,467128599,https://github.com/Kronowx/CREME_DIGITAL.git,2022-03-07 14:29:31+00:00,,Kronowx/CREME_DIGITAL,Verilog,CREME_DIGITAL,74931,3,2022-06-14 19:30:36+00:00,0
14596,461221366,https://github.com/machdyne/krote.git,2022-02-19 14:49:55+00:00,Kröte FPGA Board,machdyne/krote,Verilog,krote,327,3,2024-07-30 19:34:42+00:00,1
14597,465301454,https://github.com/bilalahmed-RS/uart16550_axi.git,2022-03-02 12:43:13+00:00,Uart16550 with axi,bilalahmed-RS/uart16550_axi,Verilog,uart16550_axi,46,3,2024-10-04 02:53:14+00:00,1
14598,462020556,https://github.com/angl-dev/caravel_mpw5_prga.git,2022-02-21 20:26:17+00:00,Tapeout of PRGA on MPW-5,angl-dev/caravel_mpw5_prga,Verilog,caravel_mpw5_prga,1147429,3,2024-08-22 19:23:22+00:00,1
14599,462829877,https://github.com/yasnakateb/AES.git,2022-02-23 17:04:23+00:00,🔐 Hardware Implementation Of AES Algorithm in Verilog HDL,yasnakateb/AES,Verilog,AES,33,3,2024-10-06 19:57:12+00:00,0
14600,465256838,https://github.com/parnabghosh1004/Booth-Multiplier-in-Verilog.git,2022-03-02 10:23:33+00:00,Implementation of booth's multiplier algorithm for signed numbers in verilog.,parnabghosh1004/Booth-Multiplier-in-Verilog,Verilog,Booth-Multiplier-in-Verilog,7,3,2024-09-30 17:56:39+00:00,0
14601,467624260,https://github.com/shflte/verilog_tetris.git,2022-03-08 18:07:40+00:00,Tetris game implemented in verilog.,shflte/verilog_tetris,Verilog,verilog_tetris,42852,3,2024-09-27 04:55:01+00:00,2
14602,467913341,https://github.com/Qian-Jiaxin/FPGA_FOC.git,2022-03-09 12:15:08+00:00,,Qian-Jiaxin/FPGA_FOC,Verilog,FPGA_FOC,172,3,2024-03-19 10:25:43+00:00,0
14603,461831654,https://github.com/DigitalRabbit85/DualImageUpgradeMax10.git,2022-02-21 11:31:18+00:00,FPGA project- remote upgrade dual image,DigitalRabbit85/DualImageUpgradeMax10,Verilog,DualImageUpgradeMax10,194,3,2022-06-18 22:28:47+00:00,1
14604,463281659,https://github.com/RafiMoldovsky/M152A_W22_FinalProject_Wordle.git,2022-02-24 19:50:04+00:00,Final project for CS M152A - implementing wordle using FPGA board,RafiMoldovsky/M152A_W22_FinalProject_Wordle,Verilog,M152A_W22_FinalProject_Wordle,450,2,2022-03-01 21:48:46+00:00,0
14605,466425946,https://github.com/ingyuseong/Computer-Architecture-RISC-V.git,2022-03-05 10:52:23+00:00,RISC-V core design using VerilogHDL / KECE343 Computer Architecture,ingyuseong/Computer-Architecture-RISC-V,Verilog,Computer-Architecture-RISC-V,3165,2,2024-07-06 08:45:45+00:00,0
14606,462608388,https://github.com/abdelazeem201/Layout-of-OR1200-based-SOC-implementation.-.git,2022-02-23 06:23:13+00:00,"The aim of this project is to design and maintain an OpenRISC 1200 IP Core. OpenRISC 1200 is an implementation of OpenRISC 1000 processor family. The OR1200 is a 32-bit scalar RISC with Harvard microarchitecture, 5 stage integer pipeline, virtual memory support (MMU) and basic DSP capabilities.",abdelazeem201/Layout-of-OR1200-based-SOC-implementation.-,Verilog,Layout-of-OR1200-based-SOC-implementation.-,4487,2,2024-05-05 04:56:36+00:00,0
14607,461361570,https://github.com/russ-klein/ac_ml.git,2022-02-20 02:08:35+00:00,,russ-klein/ac_ml,Verilog,ac_ml,19386,2,2022-03-21 11:55:00+00:00,0
14608,467978359,https://github.com/choucl/FPGA-TrafficLight.git,2022-03-09 15:13:04+00:00,NCKU FPGA course homework 1. Implementing traffic light simulation on PYNQ-Z2,choucl/FPGA-TrafficLight,Verilog,FPGA-TrafficLight,302,2,2022-03-11 14:06:59+00:00,0
14609,466577924,https://github.com/xevozen/3bit-PWM-Generator-using-eSim.git,2022-03-05 22:05:08+00:00,"3bit digitally controlled PWM Generator using eSim, using ngveri(Makerchip) and ngspice",xevozen/3bit-PWM-Generator-using-eSim,Verilog,3bit-PWM-Generator-using-eSim,5322,2,2024-06-17 19:15:56+00:00,1
14610,465758272,https://github.com/Strawberry57/MMSE-detector-for-2x2-MIMO-receiver.git,2022-03-03 14:41:57+00:00,,Strawberry57/MMSE-detector-for-2x2-MIMO-receiver,Verilog,MMSE-detector-for-2x2-MIMO-receiver,29,2,2024-08-06 03:06:44+00:00,0
14611,464367715,https://github.com/MINEKING987/PUF-based-Random-Number-generator.git,2022-02-28 06:40:17+00:00,A PUF based random number generator based on the paper : https://arxiv.org/ftp/arxiv/papers/1204/1204.2516.pdf,MINEKING987/PUF-based-Random-Number-generator,Verilog,PUF-based-Random-Number-generator,156,2,2023-11-22 13:11:59+00:00,0
14612,464160784,https://github.com/mqhuangGit/systolic_array.git,2022-02-27 14:32:48+00:00,CNN Accelerator,mqhuangGit/systolic_array,Verilog,systolic_array,25,2,2024-01-16 08:09:38+00:00,0
14613,461141714,https://github.com/ckswjd99-at-snu/ComputerArchitecture-2021-2.git,2022-02-19 09:17:40+00:00,SNU ECE Computer Architecture (430.322) - 2021 Autumn,ckswjd99-at-snu/ComputerArchitecture-2021-2,Verilog,ComputerArchitecture-2021-2,529,2,2024-03-13 05:27:32+00:00,0
14614,463395574,https://github.com/LSX-s-Software/Tiny-RISCV-CPU.git,2022-02-25 04:23:56+00:00,"An implementation of RV32I ISA, including a single-cycle version and a pipelined version.",LSX-s-Software/Tiny-RISCV-CPU,Verilog,Tiny-RISCV-CPU,5374,2,2024-05-09 12:54:16+00:00,0
14615,462111012,https://github.com/PhanQuocLinh/Project_VGG16.git,2022-02-22 02:43:00+00:00,,PhanQuocLinh/Project_VGG16,Verilog,Project_VGG16,4912,2,2024-09-24 03:44:06+00:00,0
14616,465169776,https://github.com/ali-mehrabi/ODESA.git,2022-03-02 05:30:19+00:00,,ali-mehrabi/ODESA,Verilog,ODESA,21,2,2023-12-27 11:14:20+00:00,1
14617,462458675,https://github.com/samin50/skribblnios.git,2022-02-22 20:13:17+00:00,,samin50/skribblnios,Verilog,skribblnios,133747,2,2023-11-11 02:32:49+00:00,2
14618,466335333,https://github.com/Nick-Markels/32_Bit_RISC.git,2022-03-05 03:11:43+00:00,,Nick-Markels/32_Bit_RISC,Verilog,32_Bit_RISC,96,2,2023-04-13 04:42:09+00:00,1
14619,465662486,https://github.com/yasnakateb/UARTCommunication.git,2022-03-03 09:59:41+00:00,☎️ UART Communication Implementation in Verilog HDL,yasnakateb/UARTCommunication,Verilog,UARTCommunication,5,2,2024-08-20 17:34:52+00:00,0
14620,465580112,https://github.com/SeedVGP/DLPR32.git,2022-03-03 05:25:36+00:00,RISC V 32 bit with GRU enable Processor design,SeedVGP/DLPR32,Verilog,DLPR32,680,2,2024-07-06 08:45:40+00:00,2
14621,461926094,https://github.com/SkibiDima/BSUIR.git,2022-02-21 15:42:16+00:00,Lab works BSUIR,SkibiDima/BSUIR,Verilog,BSUIR,90630,2,2024-09-27 16:19:33+00:00,0
14622,468066752,https://github.com/saleh1204/rv32im.git,2022-03-09 19:31:45+00:00,RV32IM System-on-Chip (SoC),saleh1204/rv32im,Verilog,rv32im,6751,2,2024-10-16 21:21:00+00:00,2
14623,466891497,https://github.com/scpcom/DkVideo.git,2022-03-07 00:24:22+00:00,Chisel translation of TangNano-4K-example/dk_video,scpcom/DkVideo,Verilog,DkVideo,1630,2,2023-02-18 19:21:49+00:00,1
14624,463421462,https://github.com/lusiyuan-github/Cortex_M0_jichuang.git,2022-02-25 06:22:53+00:00,集创校赛初赛cortexM0内核源码,lusiyuan-github/Cortex_M0_jichuang,Verilog,Cortex_M0_jichuang,3410,2,2024-06-26 01:48:38+00:00,1
14625,467607064,https://github.com/krishna-gup/3-bit-flash-adc.git,2022-03-08 17:15:46+00:00,The design of a 3 Bit Flash Analog to Digital Converter,krishna-gup/3-bit-flash-adc,Verilog,3-bit-flash-adc,492,2,2024-06-23 13:41:25+00:00,0
14626,462895943,https://github.com/georgetoader/RISCV-CPU.git,2022-02-23 20:31:10+00:00,Implementation of a simple RISCV architecture CPU using a 5-stage pipeline in Verilog.,georgetoader/RISCV-CPU,Verilog,RISCV-CPU,845,2,2023-05-30 08:25:53+00:00,0
14627,462760228,https://github.com/adhammo/mips.git,2022-02-23 14:04:52+00:00,Design and a Verilog implementation of a pipelined RISC processor (similar to MIPS).,adhammo/mips,Verilog,mips,145,2,2022-05-08 22:31:25+00:00,1
14628,465681529,https://github.com/qwerty-po/CSED331.git,2022-03-03 10:57:28+00:00,CSED331-LAB,qwerty-po/CSED331,Verilog,CSED331,1790,2,2023-01-31 10:48:17+00:00,0
14629,461276507,https://github.com/berkinanik/pos-terminal-verilog.git,2022-02-19 18:20:02+00:00,METU EE314 Digital Electronics Laboratory Verilog Design Term Project,berkinanik/pos-terminal-verilog,Verilog,pos-terminal-verilog,11117,2,2023-09-24 02:28:57+00:00,0
14630,467032837,https://github.com/vicky089f/RV32I.git,2022-03-07 09:47:17+00:00,Implementation of the 5-stage pipelined processor based on the RV32I ISA,vicky089f/RV32I,Verilog,RV32I,14,2,2023-12-02 20:11:18+00:00,0
14631,462412564,https://github.com/mb-emektar/FPGA-Based-Point-of-Sale-Terminal.git,2022-02-22 17:52:55+00:00,"During our daily life, we are doing shopping at markets or we are eating at restaurants. As some of you already noticed that cashiers or waiters are using point of sale (POS) terminals to list down the order lists. While cashiers at groceries use barcode scanners or simply write down the item numbers to make lists through POS terminals, waiters generally use hand-held touch screen devices. Though restaurants or groceries are just two examples of usage of POS terminals, incidence can be increased. Term project of this year was inspired from a common POS terminal. A POS terminal will be implemented on the FPGA. METU_EE314_Term_Project",mb-emektar/FPGA-Based-Point-of-Sale-Terminal,Verilog,FPGA-Based-Point-of-Sale-Terminal,23274,2,2024-08-30 09:24:26+00:00,0
14632,464156974,https://github.com/yossibodek/ecc_enc_dec.git,2022-02-27 14:18:27+00:00,"Encoder decoder- design, verification and synthesis project",yossibodek/ecc_enc_dec,Verilog,ecc_enc_dec,3544,2,2023-05-05 09:19:38+00:00,1
14633,462579618,https://github.com/GasaiYU/UCAS-COD.git,2022-02-23 04:23:52+00:00,,GasaiYU/UCAS-COD,Verilog,UCAS-COD,2716,1,2023-03-22 03:30:47+00:00,0
14634,461533432,https://github.com/InformationProcessing/Medusa_IO.git,2022-02-20 15:42:30+00:00,EIE2 InfoProcessing Coursework group 13,InformationProcessing/Medusa_IO,Verilog,Medusa_IO,178025,1,2022-10-06 20:15:51+00:00,0
14635,465795772,https://github.com/reneherrerac/RVfpgaSoC-Herrera-Arciniegas.git,2022-03-03 16:21:28+00:00,RVfpgaSoC Imagination,reneherrerac/RVfpgaSoC-Herrera-Arciniegas,Verilog,RVfpgaSoC-Herrera-Arciniegas,248662,1,2022-10-10 08:24:54+00:00,0
14636,467145835,https://github.com/vicky089f/Approximate_Multiplier_Momeni_2015.git,2022-03-07 15:14:17+00:00,,vicky089f/Approximate_Multiplier_Momeni_2015,Verilog,Approximate_Multiplier_Momeni_2015,3,1,2022-03-07 17:21:13+00:00,0
14637,467331162,https://github.com/Sowbhagya-appalla/8-bit-MAC.git,2022-03-08 02:15:46+00:00,includes VLSI circuit implementations in Verilog ,Sowbhagya-appalla/8-bit-MAC,Verilog,8-bit-MAC,1,1,2022-03-08 03:39:08+00:00,0
14638,467372728,https://github.com/Hemanth432/Mixed-Signal-simulation-Hackathon.git,2022-03-08 05:13:05+00:00,,Hemanth432/Mixed-Signal-simulation-Hackathon,Verilog,Mixed-Signal-simulation-Hackathon,696,1,2022-10-08 12:39:57+00:00,0
14639,463898770,https://github.com/lslxcode/LC-3-verilog.git,2022-02-26 15:59:40+00:00,,lslxcode/LC-3-verilog,Verilog,LC-3-verilog,689,1,2024-04-10 12:17:46+00:00,0
14640,462978580,https://github.com/mostafamohsen99/PCI_SLAVE_MASTER.git,2022-02-24 02:19:45+00:00,,mostafamohsen99/PCI_SLAVE_MASTER,Verilog,PCI_SLAVE_MASTER,1305,1,2023-05-17 05:25:35+00:00,0
14641,467510260,https://github.com/rumia0601/ALU-DMAC.git,2022-03-08 12:50:54+00:00,,rumia0601/ALU-DMAC,Verilog,ALU-DMAC,42,1,2022-03-08 12:55:50+00:00,0
14642,468084922,https://github.com/szilagyigabor/logterv.git,2022-03-09 20:38:17+00:00,Logikai tervezés tárgy (8. félév),szilagyigabor/logterv,Verilog,logterv,18548,1,2022-04-20 07:27:19+00:00,0
14643,461113087,https://github.com/psrpsrpsr/ahead_adder32.git,2022-02-19 06:59:37+00:00,32位超前进位加法器,psrpsrpsr/ahead_adder32,Verilog,ahead_adder32,6,1,2023-11-20 16:42:54+00:00,0
14644,463078653,https://github.com/hlchen23/BUAA_CO.git,2022-02-24 09:07:15+00:00,BUAA计算机组成课设,hlchen23/BUAA_CO,Verilog,BUAA_CO,1819,1,2023-12-23 02:02:41+00:00,0
14645,467058638,https://github.com/Aymontsh/Single-Cycle-MIPS-Processor-Verilog-code.git,2022-03-07 11:06:29+00:00,A 32-bit single-cycle microarchitecture MIPS processor based on Harvard Architecture.,Aymontsh/Single-Cycle-MIPS-Processor-Verilog-code,Verilog,Single-Cycle-MIPS-Processor-Verilog-code,259,1,2024-09-21 04:05:54+00:00,0
14646,464047355,https://github.com/tmct-web/hdmi_demo_tmct.git,2022-02-27 05:33:09+00:00,Send video/audio over HDMI on an FPGA: Quartus Prime project included,tmct-web/hdmi_demo_tmct,Verilog,hdmi_demo_tmct,679,1,2023-05-22 09:49:30+00:00,1
14647,464626309,https://github.com/mihaelanego/Maze-Verilog.git,2022-02-28 20:01:41+00:00,Maze verilog,mihaelanego/Maze-Verilog,Verilog,Maze-Verilog,444,1,2022-02-28 20:05:50+00:00,0
14648,464002812,https://github.com/YiminGao0113/UART_TX.git,2022-02-27 00:47:11+00:00,A simple uart project implemented on FPGA,YiminGao0113/UART_TX,Verilog,UART_TX,5,1,2022-03-06 02:20:59+00:00,0
14649,461237707,https://github.com/asadian98/802.11a-PHY.git,2022-02-19 15:50:45+00:00,Hardware implementation (Verilog) and Software Implementation (MATLAB) of IEEE's 802.11a standard for transmitter and receiver sides of WLAN PHY.,asadian98/802.11a-PHY,Verilog,802.11a-PHY,2597,1,2024-03-25 21:31:27+00:00,0
14650,467094858,https://github.com/Abdalla2030/N_Bit_Arithmetic_Logical_Unit.git,2022-03-07 12:57:44+00:00,N Bit Arithmetic Logic Unit implemented using Verilog for the Computer Organization and Architecture Course,Abdalla2030/N_Bit_Arithmetic_Logical_Unit,Verilog,N_Bit_Arithmetic_Logical_Unit,10,1,2022-12-16 23:01:27+00:00,0
14651,466832232,https://github.com/ghota97/ECE260B_final_project.git,2022-03-06 19:13:59+00:00,Dual-Core Machine Learning Accelerator for Attention mechanism,ghota97/ECE260B_final_project,Verilog,ECE260B_final_project,379721,1,2022-08-04 11:28:44+00:00,1
14652,466808178,https://github.com/vicky089f/8_bit_Processor.git,2022-03-06 17:30:43+00:00,Implementation of a simple 8-bit processor in Verilog,vicky089f/8_bit_Processor,Verilog,8_bit_Processor,4310,1,2022-03-07 05:04:00+00:00,0
14653,466771717,https://github.com/sohilaakram/Single_Cycle_MIPS_Processor.git,2022-03-06 15:08:12+00:00,,sohilaakram/Single_Cycle_MIPS_Processor,Verilog,Single_Cycle_MIPS_Processor,204,1,2022-08-16 01:27:32+00:00,0
14654,467334885,https://github.com/Sowbhagya-appalla/Non-Restoring-Division-ALgorithm.git,2022-03-08 02:30:57+00:00,"16 bit Non restoring Division Algorithm ---------------------- Any missing modules, refer Utilities",Sowbhagya-appalla/Non-Restoring-Division-ALgorithm,Verilog,Non-Restoring-Division-ALgorithm,3,1,2022-03-08 03:38:25+00:00,0
14655,467334051,https://github.com/Sowbhagya-appalla/Utilities.git,2022-03-08 02:27:43+00:00,"Flipflops, Multiplexers",Sowbhagya-appalla/Utilities,Verilog,Utilities,3,1,2022-03-08 03:38:28+00:00,0
14656,466217761,https://github.com/rohinthram/esim_ms_staircase_wave.git,2022-03-04 17:44:27+00:00,This repository presents the Mixed Signal Simulation using eSim by implementing a staircase waveform generator,rohinthram/esim_ms_staircase_wave,Verilog,esim_ms_staircase_wave,5942,1,2024-07-12 13:48:15+00:00,0
14657,468323898,https://github.com/stopaimme/Cache-Controller-for-TMS320C621xC671-DSP.git,2022-03-10 11:59:37+00:00,,stopaimme/Cache-Controller-for-TMS320C621xC671-DSP,Verilog,Cache-Controller-for-TMS320C621xC671-DSP,1376,1,2022-06-21 17:06:23+00:00,0
14658,467883782,https://github.com/EngMostafaKhaled/32-bit-single-cycle-microarchitecture.git,2022-03-09 10:39:52+00:00,"MIPS processor based on Harvard Architecture. The single-cycle microarchitecture executes an  entire instruction in one cycle. In other words instruction fetch, instruction decode, execute,  write back, and program counter update occurs within a single clock cycle.  ",EngMostafaKhaled/32-bit-single-cycle-microarchitecture,Verilog,32-bit-single-cycle-microarchitecture,85,1,2022-03-09 12:12:44+00:00,0
14659,468043480,https://github.com/MANoj7755163/3_bit_flash_adc.git,2022-03-09 18:17:15+00:00,,MANoj7755163/3_bit_flash_adc,Verilog,3_bit_flash_adc,23,1,2022-08-04 12:52:06+00:00,0
14660,464022939,https://github.com/rileydturner/basys3-uart-tx-rx.git,2022-02-27 03:02:07+00:00,SDSU Lab project to create a Universal Asynchronous Transmitter and Receiver (UART) device to serially receive and transmit 8-bit data.,rileydturner/basys3-uart-tx-rx,Verilog,basys3-uart-tx-rx,7,1,2023-06-23 09:22:06+00:00,0
14661,465239880,https://github.com/jogeshsingh/Switch_Debouncing_on_Xilinx_SPARTAN-6_FPGA.git,2022-03-02 09:31:57+00:00,"This project is a basic introduction to blinking a led using switch as switches are mechanically operated in boards ,so synchronizer is used for the perfect operation of debouncing of a switch to turn the led on . It was designed in XILINX ISE 14.7 using Verilog HDL.",jogeshsingh/Switch_Debouncing_on_Xilinx_SPARTAN-6_FPGA,Verilog,Switch_Debouncing_on_Xilinx_SPARTAN-6_FPGA,17,1,2022-07-20 18:59:59+00:00,0
14662,466366448,https://github.com/dilipboidya/boost-converter.git,2022-03-05 06:08:39+00:00,A boost converter is  designed and simulated  using eSim and maker chip tools.,dilipboidya/boost-converter,Verilog,boost-converter,672,1,2024-03-18 02:58:17+00:00,0
14663,465203943,https://github.com/davidhoo1988/gaussian-elimination-hardware.git,2022-03-02 07:38:55+00:00,universal GE hardware utility,davidhoo1988/gaussian-elimination-hardware,Verilog,gaussian-elimination-hardware,177885,1,2022-07-19 21:06:56+00:00,0
14664,466322887,https://github.com/cjhonlyone/axi_dna.git,2022-03-05 01:57:45+00:00,read xilinx fpga device id from axi,cjhonlyone/axi_dna,Verilog,axi_dna,10,1,2023-07-17 03:22:35+00:00,0
14665,467893714,https://github.com/Muhd-Waleed/Quad_SPI.git,2022-03-09 11:11:53+00:00,Xilinx Quad SPI with the flash available on Arty a7-35t,Muhd-Waleed/Quad_SPI,Verilog,Quad_SPI,34,1,2022-07-19 12:32:14+00:00,0
14666,465387899,https://github.com/BobLouis/IC_design_Homework.git,2022-03-02 16:40:52+00:00,,BobLouis/IC_design_Homework,Verilog,IC_design_Homework,144232,1,2023-01-21 12:56:22+00:00,0
14667,465265398,https://github.com/movie5/AES_Verilog.git,2022-03-02 10:50:44+00:00,[SDS] 2022년 1학기 AES 알고리즘을 verilog로 작성하여 FPGA에서 구현하기,movie5/AES_Verilog,Verilog,AES_Verilog,32,1,2022-05-05 01:12:11+00:00,2
14668,466370496,https://github.com/akash-ambekar/IMPLEMENTATION-OF-HIGH-SPEED-3-BIT-FLASH-TYPE-ADC.git,2022-03-05 06:29:31+00:00,,akash-ambekar/IMPLEMENTATION-OF-HIGH-SPEED-3-BIT-FLASH-TYPE-ADC,Verilog,IMPLEMENTATION-OF-HIGH-SPEED-3-BIT-FLASH-TYPE-ADC,732,1,2024-01-04 10:36:58+00:00,2
14669,468335220,https://github.com/Percilot/CPU.git,2022-03-10 12:33:51+00:00,,Percilot/CPU,Verilog,CPU,54,1,2022-06-05 16:01:37+00:00,0
14670,466788541,https://github.com/V1per3/MIPS_CPU.git,2022-03-06 16:12:32+00:00,,V1per3/MIPS_CPU,Verilog,MIPS_CPU,128,1,2022-06-29 01:02:19+00:00,0
14671,467325086,https://github.com/yuyuranium/fpga-hw1.git,2022-03-08 01:51:22+00:00,Homework 1 of FPGA design,yuyuranium/fpga-hw1,Verilog,fpga-hw1,55,1,2022-03-08 06:24:44+00:00,0
14672,466009483,https://github.com/jogeshsingh/Random_Number_Generator_On_FPGA.git,2022-03-04 06:30:27+00:00,"This project is based upon generating random numbers which are predominantly used in communication , hardware security and encryption algorithms . This project was done in XILINX ISE 14.7 using Verilog HDL. ",jogeshsingh/Random_Number_Generator_On_FPGA,Verilog,Random_Number_Generator_On_FPGA,23,1,2022-07-20 18:59:10+00:00,0
14673,463724730,https://github.com/z4yx/BGASolderingLab.git,2022-02-26 01:38:16+00:00,BGA soldering test PCB,z4yx/BGASolderingLab,Verilog,BGASolderingLab,255,1,2024-04-01 02:41:57+00:00,0
14674,463598087,https://github.com/luowei01/wave_vga.git,2022-02-25 16:16:56+00:00,基于FPGA的波形产生、采集、显示装置,luowei01/wave_vga,Verilog,wave_vga,7021,1,2024-04-19 06:52:00+00:00,0
14675,467336960,https://github.com/Sowbhagya-appalla/Galois-Field-Multiplication-and-inverse.git,2022-03-08 02:39:06+00:00,"Galois Field Multiplication using Direct and LSB First method and Multiplication inverse -------------------- Any missing modules, refer utilities",Sowbhagya-appalla/Galois-Field-Multiplication-and-inverse,Verilog,Galois-Field-Multiplication-and-inverse,4,1,2022-03-08 03:38:18+00:00,0
14676,461826620,https://github.com/Kanittan/ECE241---Digital-Systems.git,2022-02-21 11:16:23+00:00,,Kanittan/ECE241---Digital-Systems,Verilog,ECE241---Digital-Systems,43,1,2022-05-08 12:41:26+00:00,0
14677,462974206,https://github.com/choucl/FPGA-Set.git,2022-02-24 02:01:41+00:00,,choucl/FPGA-Set,Verilog,FPGA-Set,392,1,2022-02-26 05:57:05+00:00,0
14678,463920133,https://github.com/wasifijaz/Digital-System-Design-Verilog-Implementation.git,2022-02-26 17:27:10+00:00,Digital System Design Verilog Implementation,wasifijaz/Digital-System-Design-Verilog-Implementation,Verilog,Digital-System-Design-Verilog-Implementation,50,1,2023-03-05 14:07:37+00:00,0
14679,463657510,https://github.com/zuob-1861523/APU-Design.git,2022-02-25 19:49:00+00:00,common git for the APU design and test bench,zuob-1861523/APU-Design,Verilog,APU-Design,41642,1,2022-06-08 00:05:02+00:00,0
14680,465889267,https://github.com/arturs-lab/EPM7128S-test-board.git,2022-03-03 21:24:54+00:00,board for experimenting with Altera EPM7128S CPLD,arturs-lab/EPM7128S-test-board,Verilog,EPM7128S-test-board,153,1,2023-07-01 05:07:22+00:00,0
14681,462309460,https://github.com/Chandrusankar7/Verilog-Projects.git,2022-02-22 13:27:18+00:00,,Chandrusankar7/Verilog-Projects,Verilog,Verilog-Projects,1296,1,2024-06-28 14:47:19+00:00,0
14682,463038339,https://github.com/brosnan-tran/eecs112l-mips-processor.git,2022-02-24 06:44:25+00:00,Pipelined MIPS processor with forwarding and hazard detection,brosnan-tran/eecs112l-mips-processor,Verilog,eecs112l-mips-processor,7,1,2024-02-03 21:58:59+00:00,0
14683,464249745,https://github.com/Mauricio-xx/Tutti-Frutti.git,2022-02-27 20:48:10+00:00,Tutti-Frutti chip ,Mauricio-xx/Tutti-Frutti,Verilog,Tutti-Frutti,52186,1,2024-02-27 21:25:35+00:00,0
14684,463198249,https://github.com/jimmysitu/verilog2smt.git,2022-02-24 15:23:06+00:00,Example to transform verilog to smtlib2,jimmysitu/verilog2smt,Verilog,verilog2smt,3,1,2024-07-29 23:13:48+00:00,0
14685,466885017,https://github.com/puvali/4-bit-Absolute-Value-Detector.git,2022-03-06 23:44:48+00:00,,puvali/4-bit-Absolute-Value-Detector,Verilog,4-bit-Absolute-Value-Detector,2170,1,2022-07-25 02:47:10+00:00,0
14686,467335229,https://github.com/Sowbhagya-appalla/Ripple-Carry-Adder.git,2022-03-08 02:32:24+00:00,"16 bit Ripple Carry Adder with and without pipeline ------------------ Any missing modules, refer utilities ",Sowbhagya-appalla/Ripple-Carry-Adder,Verilog,Ripple-Carry-Adder,2,1,2022-03-08 03:38:21+00:00,0
14687,463143094,https://github.com/timvdp314/RetroGame-FPGA.git,2022-02-24 12:38:49+00:00,,timvdp314/RetroGame-FPGA,Verilog,RetroGame-FPGA,69922,1,2022-03-16 16:39:31+00:00,0
14688,466926510,https://github.com/jogeshsingh/Greatest-Common-Divisor-Algorithm-Implementation-at-RTL-Level-.git,2022-03-07 03:16:04+00:00,"Encompassed registers which were compared using comparator unit , depending upon the output sign if it was greater , less than or equal to , generated an output which computed the result considering the FSM chart and various states that were required for the perfect sequencing of operations .Designed in Xilinx VIVADO tool using Verilog HDL. ",jogeshsingh/Greatest-Common-Divisor-Algorithm-Implementation-at-RTL-Level-,Verilog,Greatest-Common-Divisor-Algorithm-Implementation-at-RTL-Level-,358,1,2022-07-20 18:59:52+00:00,0
14689,468000328,https://github.com/Ganapathi28/4-bit-Johnson-Counter-with-ring-oscillator.git,2022-03-09 16:10:41+00:00,,Ganapathi28/4-bit-Johnson-Counter-with-ring-oscillator,Verilog,4-bit-Johnson-Counter-with-ring-oscillator,2630,1,2022-06-24 06:02:29+00:00,0
14690,466104097,https://github.com/medAzizLHB/LTC2308-ADC-vhdl-code.git,2022-03-04 11:52:47+00:00,vhdl code to interface LTC2308 ADC,medAzizLHB/LTC2308-ADC-vhdl-code,Verilog,LTC2308-ADC-vhdl-code,7,1,2022-06-07 03:50:19+00:00,0
14691,461542131,https://github.com/hhh2639168682/Digital-IC-basic-knowledge.git,2022-02-20 16:13:56+00:00,Config files for my GitHub profile.,hhh2639168682/Digital-IC-basic-knowledge,Verilog,Digital-IC-basic-knowledge,618,1,2023-09-06 18:24:42+00:00,0
14692,463400353,https://github.com/smabbasht/RISC-V-Single-Cycle-Processor.git,2022-02-25 04:48:03+00:00,,smabbasht/RISC-V-Single-Cycle-Processor,Verilog,RISC-V-Single-Cycle-Processor,6464,1,2023-04-01 21:32:26+00:00,1
14693,467456219,https://github.com/pratt12/Dadda_Multiplier.git,2022-03-08 10:01:51+00:00,,pratt12/Dadda_Multiplier,Verilog,Dadda_Multiplier,571,1,2023-06-23 16:10:17+00:00,0
14694,463268726,https://github.com/AnushTadevosyan/M152A---Rhytm-Game.git,2022-02-24 19:02:39+00:00,,AnushTadevosyan/M152A---Rhytm-Game,Verilog,M152A---Rhytm-Game,16,1,2023-12-14 15:13:27+00:00,0
14695,462537051,https://github.com/Eva52/testing-vga-game.git,2022-02-23 01:25:51+00:00,,Eva52/testing-vga-game,Verilog,testing-vga-game,109,1,2023-02-12 02:48:06+00:00,0
14696,464625514,https://github.com/mihaelanego/Baggage-drop---Verilog.git,2022-02-28 19:59:15+00:00,Baggage drop - verilog,mihaelanego/Baggage-drop---Verilog,Verilog,Baggage-drop---Verilog,386,1,2022-02-28 20:05:53+00:00,0
14697,467145650,https://github.com/vicky089f/Approximate_Multiplier_Liu_2014.git,2022-03-07 15:13:51+00:00,,vicky089f/Approximate_Multiplier_Liu_2014,Verilog,Approximate_Multiplier_Liu_2014,3,1,2022-03-07 17:21:14+00:00,0
14698,467333744,https://github.com/Sowbhagya-appalla/Wallace-multiplier.git,2022-03-08 02:26:21+00:00,8 bit wallace multiplier with and without pipeline------------------- Any missing modules refer utilities ,Sowbhagya-appalla/Wallace-multiplier,Verilog,Wallace-multiplier,7,1,2022-03-08 03:39:07+00:00,0
14699,468301915,https://github.com/inderjit303/digital_sine_wave_generator.git,2022-03-10 10:50:22+00:00,This repository contains an attempt to mixed signal design of a 8-bit Digital Sine wave generator using eSim,inderjit303/digital_sine_wave_generator,Verilog,digital_sine_wave_generator,8184,1,2023-04-11 10:02:27+00:00,0
14700,461287308,https://github.com/CSYangHsu/Self-Driving-Car.git,2022-02-19 19:04:21+00:00,"In this project, i implemented a car that follows a track with a black line and stops when there’s an obstacle in front of it.",CSYangHsu/Self-Driving-Car,Verilog,Self-Driving-Car,73,1,2023-11-02 11:05:35+00:00,0
14701,463743277,https://github.com/cam-br0wn/MIPS_superscalar.git,2022-02-26 03:31:02+00:00,,cam-br0wn/MIPS_superscalar,Verilog,MIPS_superscalar,11026,1,2024-03-03 17:03:14+00:00,0
14702,462246115,https://github.com/Sidharth224/TDL-TDC.git,2022-02-22 10:27:48+00:00,,Sidharth224/TDL-TDC,Verilog,TDL-TDC,12,1,2024-03-18 07:47:42+00:00,0
14703,463874385,https://github.com/UserGrdzy/MyBlog.git,2022-02-26 14:23:27+00:00,,UserGrdzy/MyBlog,Verilog,MyBlog,11499,1,2022-02-26 15:23:03+00:00,0
14704,465040171,https://github.com/lucasacioly/IF674-CPU-project.git,2022-03-01 20:06:45+00:00,Projeto de CPU baseado no processador MIPS,lucasacioly/IF674-CPU-project,Verilog,IF674-CPU-project,328,1,2022-05-13 10:59:55+00:00,0
14705,465498720,https://github.com/maximusdrex/ECSE301_lab3.git,2022-03-02 23:13:17+00:00,,maximusdrex/ECSE301_lab3,Verilog,ECSE301_lab3,8244,1,2022-04-29 16:24:02+00:00,0
14706,467145961,https://github.com/vicky089f/Approximate_Multiplier_Xilin_2019.git,2022-03-07 15:14:35+00:00,,vicky089f/Approximate_Multiplier_Xilin_2019,Verilog,Approximate_Multiplier_Xilin_2019,3,1,2022-03-07 17:21:15+00:00,0
14707,466269801,https://github.com/MohamemEmam674/Edge_detection_project.git,2022-03-04 21:02:47+00:00,project to detect the edges of any image using Verilog code and FPGA,MohamemEmam674/Edge_detection_project,Verilog,Edge_detection_project,23155,1,2022-11-28 09:06:40+00:00,0
14708,463846733,https://github.com/rare02/xinhaofashengqi.git,2022-02-26 12:28:58+00:00,,rare02/xinhaofashengqi,Verilog,xinhaofashengqi,6137,1,2023-11-23 13:07:48+00:00,0
14709,464990332,https://github.com/navidadkhah/ComputerArchitecture.git,2022-03-01 17:23:39+00:00,Collection of Adders such as Ripple Carry and Carry Look Ahead,navidadkhah/ComputerArchitecture,Verilog,ComputerArchitecture,2,1,2024-09-14 08:40:16+00:00,0
14710,468242352,https://github.com/alyaamoh/32-bit-single-cycle-microarchitecture-MIPS-processor.git,2022-03-10 07:43:37+00:00,,alyaamoh/32-bit-single-cycle-microarchitecture-MIPS-processor,Verilog,32-bit-single-cycle-microarchitecture-MIPS-processor,114,1,2022-07-17 13:15:05+00:00,0
14711,467894717,https://github.com/dineshannayya/foss_labs.git,2022-03-09 11:15:02+00:00,VLSI lab for foss ,dineshannayya/foss_labs,Verilog,foss_labs,23785,1,2022-03-27 22:33:50+00:00,0
14712,467238811,https://github.com/infini8-13/hdlbits-verilog-funda.git,2022-03-07 19:51:59+00:00,,infini8-13/hdlbits-verilog-funda,Verilog,hdlbits-verilog-funda,102,1,2022-07-04 12:30:15+00:00,0
14713,467595164,https://github.com/aleextw/50002-1D-ALU.git,2022-03-08 16:40:53+00:00,,aleextw/50002-1D-ALU,Verilog,50002-1D-ALU,42268,1,2022-04-18 13:05:52+00:00,1
14714,465149473,https://github.com/jogeshsingh/Blinking_LEDs_At_Different_Clock_Rates.git,2022-03-02 03:58:00+00:00,,jogeshsingh/Blinking_LEDs_At_Different_Clock_Rates,Verilog,Blinking_LEDs_At_Different_Clock_Rates,15,1,2022-07-20 19:00:00+00:00,0
14715,465690645,https://github.com/htrinath/8-bit-RAM-mixed-signal-design.git,2022-03-03 11:26:20+00:00,This repository contains the mixed signal design of a 8-bit RAM implemented using eSIM and NgVeri,htrinath/8-bit-RAM-mixed-signal-design,Verilog,8-bit-RAM-mixed-signal-design,5053,1,2023-07-22 07:44:10+00:00,1
14716,464281841,https://github.com/charlie-ccw/32-bit-MIPS-CPU.git,2022-02-27 23:42:24+00:00,,charlie-ccw/32-bit-MIPS-CPU,Verilog,32-bit-MIPS-CPU,3301,1,2022-09-08 09:44:31+00:00,0
14717,461246864,https://github.com/Moein-Karami/Computer-Aided-Digital-System-Design.git,2022-02-19 16:25:15+00:00,,Moein-Karami/Computer-Aided-Digital-System-Design,Verilog,Computer-Aided-Digital-System-Design,6261,1,2024-04-01 13:16:43+00:00,0
14718,467005082,https://github.com/gullej/34349-4PortEthernetSwitch.git,2022-03-07 08:24:37+00:00,,gullej/34349-4PortEthernetSwitch,Verilog,34349-4PortEthernetSwitch,32818,1,2024-05-09 09:02:39+00:00,0
14719,466966951,https://github.com/vicky089f/Instruction_Cache.git,2022-03-07 06:15:48+00:00,A simple instruction cache model in verilog,vicky089f/Instruction_Cache,Verilog,Instruction_Cache,9,1,2022-03-07 06:31:54+00:00,0
14720,465671848,https://github.com/jogeshsingh/Binary_To_BCD_Converter_Implementation_On_SPARTAN-6_FPGA.git,2022-03-03 10:28:13+00:00,"This project is based upon converting 8 bit binary data into Hexadecimal (BCD ) representation , as it is mostly used when data from outward source/inward source has to be provided to the receiver end , so it becomes necessary to read data efficiently when it is in BCD form rather than in Binary representation . This project was done in XILINX ISE 14.7 and Verilog HDL and XILINX SPARTAN-6 XC6SLX9 Mimas V2 FPGA Board was used ",jogeshsingh/Binary_To_BCD_Converter_Implementation_On_SPARTAN-6_FPGA,Verilog,Binary_To_BCD_Converter_Implementation_On_SPARTAN-6_FPGA,21,1,2022-07-20 18:59:56+00:00,0
14721,461229951,https://github.com/sanjubaba760/MIPS32-modelling-and-pipelining.git,2022-02-19 15:21:54+00:00,,sanjubaba760/MIPS32-modelling-and-pipelining,Verilog,MIPS32-modelling-and-pipelining,10,1,2022-02-19 15:24:35+00:00,0
14722,461221181,https://github.com/oscar-shih/IC_Design_Lab_2022spring.git,2022-02-19 14:49:14+00:00,"IC Design Lab 2022spring @ NTUEE prof.  Tzi-Dar, Chiueh",oscar-shih/IC_Design_Lab_2022spring,Verilog,IC_Design_Lab_2022spring,2830,1,2022-12-14 08:27:39+00:00,0
14723,464285290,https://github.com/akalizk113/MMSE-detetor.git,2022-02-28 00:02:12+00:00,,akalizk113/MMSE-detetor,Verilog,MMSE-detetor,380,1,2023-12-13 09:06:06+00:00,0
14724,465271195,https://github.com/RadhaKulkarni26/Design-and-Implementation-of-a-Mixed-Signal-Circuit-of-Multiplexer.git,2022-03-02 11:09:08+00:00,"In this repository, i have explained what are Mixed Signal Circuits and how to design and implement it using eSim and Makerchip Softwares",RadhaKulkarni26/Design-and-Implementation-of-a-Mixed-Signal-Circuit-of-Multiplexer,Verilog,Design-and-Implementation-of-a-Mixed-Signal-Circuit-of-Multiplexer,1210,1,2024-03-29 14:44:29+00:00,0
14725,467335711,https://github.com/Sowbhagya-appalla/Carry-save-array-multiplier-.git,2022-03-08 02:34:12+00:00,"16 bit carry save array multiplier with and without pipeline -------------------- Any missing modules, refer Utilities",Sowbhagya-appalla/Carry-save-array-multiplier-,Verilog,Carry-save-array-multiplier-,26,1,2022-03-08 03:38:20+00:00,0
14726,462322429,https://github.com/ozzing/Computer-Lab-2.git,2022-02-22 14:00:30+00:00,"CSE3016, Sogang University, 2020 Fall",ozzing/Computer-Lab-2,Verilog,Computer-Lab-2,17,1,2022-08-31 17:53:58+00:00,0
14727,464096142,https://github.com/ladiasnk/Multi-stage-non-pipelined-MIPS-processor-using-verilog.git,2022-02-27 09:50:47+00:00,,ladiasnk/Multi-stage-non-pipelined-MIPS-processor-using-verilog,Verilog,Multi-stage-non-pipelined-MIPS-processor-using-verilog,1182,1,2022-03-21 08:25:12+00:00,0
14728,463433999,https://github.com/ranvd/riscv-simple-cpu.git,2022-02-25 07:11:05+00:00,RV32IM 5-stage CPU in verilog.,ranvd/riscv-simple-cpu,Verilog,riscv-simple-cpu,12778,1,2024-02-18 07:27:53+00:00,0
14729,466830710,https://github.com/ikbalavsar/Counters.git,2022-03-06 19:07:01+00:00,8-Bit / 16-Bit Counters,ikbalavsar/Counters,Verilog,Counters,139,1,2024-07-23 15:37:04+00:00,0
14730,461112248,https://github.com/psrpsrpsr/ahead_adder16.git,2022-02-19 06:55:19+00:00,16位超前进位加法器,psrpsrpsr/ahead_adder16,Verilog,ahead_adder16,4,1,2022-06-04 03:47:10+00:00,0
14731,462738774,https://github.com/navidtarighat/verilog-review.git,2022-02-23 13:06:54+00:00,,navidtarighat/verilog-review,Verilog,verilog-review,450,1,2022-03-04 15:06:30+00:00,0
14732,468437506,https://github.com/veliming/FPGA_Learn.git,2022-03-10 17:05:22+00:00,FPGA课程学习,veliming/FPGA_Learn,Verilog,FPGA_Learn,12296,1,2023-01-28 02:28:15+00:00,0
14733,467334507,https://github.com/Sowbhagya-appalla/Carry-Look-Ahead-Adder.git,2022-03-08 02:29:34+00:00,"16 Bit Carry Look ahead Adder with and without pipeline -------------------- Any missing modules, refer Utilities",Sowbhagya-appalla/Carry-Look-Ahead-Adder,Verilog,Carry-Look-Ahead-Adder,6,1,2022-03-08 03:38:27+00:00,0
14734,467252997,https://github.com/puvali/FPGA-musicbox.git,2022-03-07 20:42:55+00:00,,puvali/FPGA-musicbox,Verilog,FPGA-musicbox,6980,1,2022-12-09 11:20:31+00:00,0
14735,467253208,https://github.com/thomasyyb/ECE-5760---Advanced-Microcontroller.git,2022-03-07 20:43:47+00:00,These are the labs projects from ECE 5760 - Advanced Microcontroller Design at Cornell University.,thomasyyb/ECE-5760---Advanced-Microcontroller,Verilog,ECE-5760---Advanced-Microcontroller,294946,1,2022-05-08 01:25:36+00:00,0
14736,468367598,https://github.com/prajwalgekkouga/XOR_Inference_TsetlinMachine.git,2022-03-10 14:04:11+00:00,Verilog Modelling of the Inference structure of Tsetlin Machine algorithm using XOR relation for testing.,prajwalgekkouga/XOR_Inference_TsetlinMachine,Verilog,XOR_Inference_TsetlinMachine,2,1,2024-07-13 17:08:18+00:00,0
14737,466743094,https://github.com/merledu/SoC-Now-Generator.git,2022-03-06 13:18:55+00:00,An open source Mini SoC Generator which will generate SoC based on parameters.,merledu/SoC-Now-Generator,Verilog,SoC-Now-Generator,551,1,2024-08-20 13:55:49+00:00,1
14738,472066000,https://github.com/efabless/clear.git,2022-03-20 18:21:45+00:00,,efabless/clear,Verilog,clear,2363734,57,2024-10-13 09:15:00+00:00,6
14739,473564418,https://github.com/epsilon537/boxlambda.git,2022-03-24 10:49:49+00:00,FPGA based microcomputer sandbox for software and RTL experimentation,epsilon537/boxlambda,Verilog,boxlambda,490231,44,2024-10-29 10:03:57+00:00,0
14740,474094379,https://github.com/OpenPOWERFoundation/a2o.git,2022-03-25 16:56:18+00:00,"The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue.  It is now being updated for compliancy and integration into open projects.",OpenPOWERFoundation/a2o,Verilog,a2o,25303,44,2024-10-25 09:13:31+00:00,7
14741,470158975,https://github.com/alknvl/axis_udp.git,2022-03-15 12:54:53+00:00,This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supported. The project was tested on Xilinx 7-series FPGA with 10G Ethernet MAC IP-core,alknvl/axis_udp,Verilog,axis_udp,140,40,2024-10-20 14:11:19+00:00,22
14742,470841665,https://github.com/KasuganoSoraaa/simple-AXI2AHB-bridge.git,2022-03-17 03:59:01+00:00,"AXI master to AHB slave, support INCR/WRAP, out of standing, do not  advanced feature such as support out of order, retry, split, etc",KasuganoSoraaa/simple-AXI2AHB-bridge,Verilog,simple-AXI2AHB-bridge,18,32,2024-09-09 07:11:43+00:00,10
14743,469867893,https://github.com/farbius/dsp_xilinx_ip.git,2022-03-14 18:59:41+00:00,"Some basic DSP algorithms implemented with xilinx IP cores with explanation, Verilog testbenches and modelling in Python ",farbius/dsp_xilinx_ip,Verilog,dsp_xilinx_ip,10141,29,2024-10-25 06:41:47+00:00,11
14744,468813844,https://github.com/def-saizi-baka/Digital_Logic_FPGA_final_hw.git,2022-03-11 16:00:42+00:00,数字逻辑期末大作业，7k下落式音乐游戏,def-saizi-baka/Digital_Logic_FPGA_final_hw,Verilog,Digital_Logic_FPGA_final_hw,22,21,2024-07-06 16:14:20+00:00,1
14745,469395973,https://github.com/Wren6991/TwoWireDebug.git,2022-03-13 14:29:45+00:00,Yet Another Debug Transport,Wren6991/TwoWireDebug,Verilog,TwoWireDebug,233,20,2024-10-22 19:53:38+00:00,1
14746,472200725,https://github.com/JefferyLi0903/MMC.git,2022-03-21 05:38:13+00:00,MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计,JefferyLi0903/MMC,Verilog,MMC,53653,18,2024-04-15 08:29:43+00:00,5
14747,470328960,https://github.com/juj/HDMI_testikuva.git,2022-03-15 20:55:41+00:00,Sipeed Tang Nano 4K FPGA implementation of the static tuning picture I watched on TV as a kid.,juj/HDMI_testikuva,Verilog,HDMI_testikuva,722,15,2024-10-07 22:17:45+00:00,2
14748,470571815,https://github.com/q3k/qf100.git,2022-03-16 12:24:04+00:00,OpenMPW5/Sky130 tapeout of Lanai-based Microcontroller,q3k/qf100,Verilog,qf100,426043,15,2024-07-08 12:59:22+00:00,0
14749,468796522,https://github.com/Enter-tainer/simplerv.git,2022-03-11 15:09:21+00:00,,Enter-tainer/simplerv,Verilog,simplerv,156,14,2023-10-16 10:24:35+00:00,6
14750,474015133,https://github.com/Adham-Mohamed-Ahmed-Abd-Elrahim/Pipelined_MIPS_32-bit_harvard-arch.git,2022-03-25 13:13:17+00:00,,Adham-Mohamed-Ahmed-Abd-Elrahim/Pipelined_MIPS_32-bit_harvard-arch,Verilog,Pipelined_MIPS_32-bit_harvard-arch,744,13,2022-09-06 00:02:43+00:00,1
14751,474316680,https://github.com/SAFEERHYDER/FPGA_Ultrasound_DAS_Beamformer.git,2022-03-26 10:41:12+00:00,This repository contains codes and texts related with the FPGA RTL Implementation of the Delay and Sum Beamformer,SAFEERHYDER/FPGA_Ultrasound_DAS_Beamformer,Verilog,FPGA_Ultrasound_DAS_Beamformer,76,12,2024-06-13 07:22:14+00:00,2
14752,472056297,https://github.com/ypctw/ICDC-undergrad.git,2022-03-20 17:43:16+00:00,Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽,ypctw/ICDC-undergrad,Verilog,ICDC-undergrad,7098,11,2024-09-02 08:30:11+00:00,2
14753,473686629,https://github.com/themql/FPGA_MCU_SPI_COM.git,2022-03-24 16:27:54+00:00,"Simple SPI-based communication between FPGA and MCU, using EP4CE15 and STM32F407 as an example",themql/FPGA_MCU_SPI_COM,Verilog,FPGA_MCU_SPI_COM,16710,10,2024-10-15 08:30:02+00:00,2
14754,474898538,https://github.com/yxgi5/modbus_rtu_slave.git,2022-03-28 07:47:56+00:00,RTL modbus rtu slave for FPGA,yxgi5/modbus_rtu_slave,Verilog,modbus_rtu_slave,1397,8,2023-12-13 11:24:25+00:00,1
14755,470401923,https://github.com/Hagiwara-shc/marmot_asic.git,2022-03-16 02:21:07+00:00,,Hagiwara-shc/marmot_asic,Verilog,marmot_asic,1114917,8,2023-10-03 13:03:00+00:00,4
14756,473504690,https://github.com/ENJOU1224/RV32I_Course_Design.git,2022-03-24 07:44:57+00:00,,ENJOU1224/RV32I_Course_Design,Verilog,RV32I_Course_Design,297,7,2022-08-09 10:18:16+00:00,0
14757,470582568,https://github.com/liangliang678/UCAS_NSCSCC.git,2022-03-16 12:54:56+00:00,第五届“龙芯杯”全国大学生计算机系统能力培养大赛中国科学院大学1队,liangliang678/UCAS_NSCSCC,Verilog,UCAS_NSCSCC,57146,7,2024-09-02 18:06:19+00:00,0
14758,473739313,https://github.com/OpenPOWERFoundation/a2p.git,2022-03-24 19:06:26+00:00,,OpenPOWERFoundation/a2p,Verilog,a2p,28323,7,2024-10-18 17:19:45+00:00,5
14759,473213142,https://github.com/Tsai-Cheng-Hong/Verilog-ADPLL.git,2022-03-23 14:01:03+00:00,ADPLL 完成階段:Synthesis,Tsai-Cheng-Hong/Verilog-ADPLL,Verilog,Verilog-ADPLL,856,7,2024-07-02 03:01:27+00:00,1
14760,468755927,https://github.com/JulienOury/ChristmasTreeController.git,2022-03-11 13:11:49+00:00,Christmas tree controller (ASIC),JulienOury/ChristmasTreeController,Verilog,ChristmasTreeController,223770,7,2023-08-28 05:29:41+00:00,1
14761,468384194,https://github.com/nguyendao-uom/open_eFPGA.git,2022-03-10 14:44:36+00:00,,nguyendao-uom/open_eFPGA,Verilog,open_eFPGA,116370,7,2024-10-26 22:22:23+00:00,4
14762,468905292,https://github.com/briankwon123/FPGA_2048_Game.git,2022-03-11 21:31:09+00:00,"2048 Game created via Verilog, loaded on an FPGA board and VGA monitor.",briankwon123/FPGA_2048_Game,Verilog,FPGA_2048_Game,1100,6,2024-05-18 04:58:34+00:00,1
14763,475134045,https://github.com/Mast3rSoda/project_SalVal.git,2022-03-28 18:41:19+00:00,"""Tak jak na obrazku"" - 3/4 by SalVal",Mast3rSoda/project_SalVal,Verilog,project_SalVal,53,6,2024-05-21 12:19:16+00:00,0
14764,470045893,https://github.com/xinoip/verilog-atpg.git,2022-03-15 07:15:15+00:00,Generate ATPG for fault detection on Verilog circuits. C++/QT,xinoip/verilog-atpg,Verilog,verilog-atpg,3667,6,2024-02-06 05:23:33+00:00,0
14765,472091983,https://github.com/flystandard1/CNN_hardware_ECE1718_UofT.git,2022-03-20 20:14:43+00:00,,flystandard1/CNN_hardware_ECE1718_UofT,Verilog,CNN_hardware_ECE1718_UofT,16668,6,2024-04-24 13:48:25+00:00,1
14766,470816788,https://github.com/mbalestrini/caravel_hack_soc.git,2022-03-17 02:09:49+00:00,,mbalestrini/caravel_hack_soc,Verilog,caravel_hack_soc,158269,5,2023-03-22 21:01:22+00:00,0
14767,470705698,https://github.com/gussmith23/lakeroad-evaluation.git,2022-03-16 18:28:18+00:00,,gussmith23/lakeroad-evaluation,Verilog,lakeroad-evaluation,4986,5,2024-09-10 21:21:59+00:00,0
14768,474837611,https://github.com/MiSTer-devel/Arcade-Joust2_MiSTer.git,2022-03-28 03:54:43+00:00,Joust2 by darfpga ported to MiSTer,MiSTer-devel/Arcade-Joust2_MiSTer,Verilog,Arcade-Joust2_MiSTer,16609,5,2024-05-27 20:28:49+00:00,3
14769,472588497,https://github.com/kyle65463/CA2021.git,2022-03-22 02:33:45+00:00,Assignments and labs of NTU Computer Architecture 2021 Fall.,kyle65463/CA2021,Verilog,CA2021,3338,5,2024-07-24 04:55:50+00:00,0
14770,469449953,https://github.com/hdlguy/arty_mac_test.git,2022-03-13 17:52:19+00:00,A test design to see how the Tri-mode Ethernet MAC can be used in a small FPGA design.,hdlguy/arty_mac_test,Verilog,arty_mac_test,12041,4,2024-10-03 05:39:43+00:00,2
14771,470619013,https://github.com/htfab/asicle.git,2022-03-16 14:28:57+00:00,,htfab/asicle,Verilog,asicle,446343,4,2022-09-21 09:58:00+00:00,0
14772,473893311,https://github.com/felixchao/IC_Contest_University.git,2022-03-25 06:24:57+00:00,RTL Code,felixchao/IC_Contest_University,Verilog,IC_Contest_University,40662,4,2023-08-18 03:50:54+00:00,0
14773,469124769,https://github.com/vlsi-nanocomputing/risc-v-lim-architecture.git,2022-03-12 15:38:49+00:00,RISC-Vlim is a framework for Logic-in-Memory Architectures based on RI5CY from PULP-Platform,vlsi-nanocomputing/risc-v-lim-architecture,Verilog,risc-v-lim-architecture,25591,4,2024-07-06 08:45:08+00:00,0
14774,471803549,https://github.com/christianreivan/DQN-Accelerator.git,2022-03-19 20:17:49+00:00,This project consists of RTL codes which are designed using Verilog HDL.,christianreivan/DQN-Accelerator,Verilog,DQN-Accelerator,41,3,2024-01-15 16:23:49+00:00,0
14775,474073346,https://github.com/Marianasls/SD-22.1.git,2022-03-25 15:53:41+00:00,Problema 1 - Linguagem Assembly,Marianasls/SD-22.1,Verilog,SD-22.1,5321,3,2022-04-29 17:25:14+00:00,0
14776,470353855,https://github.com/darfpga/vhdl_joust2.git,2022-03-15 22:41:40+00:00,VHDL port of Joust2 arcade game for DE10_lite board (MAX10 FPGA),darfpga/vhdl_joust2,Verilog,vhdl_joust2,312,3,2023-03-23 13:28:18+00:00,2
14777,472271595,https://github.com/insight2620/logisim_M60_bcd_counter.git,2022-03-21 09:40:58+00:00,logisim和quartus实现模为60的bcd码计数器,insight2620/logisim_M60_bcd_counter,Verilog,logisim_M60_bcd_counter,1082,3,2024-05-21 03:14:08+00:00,0
14778,472877876,https://github.com/a7med7asan15/usb_phy_verif.git,2022-03-22 17:56:56+00:00,,a7med7asan15/usb_phy_verif,Verilog,usb_phy_verif,187,3,2023-04-03 18:48:31+00:00,1
14779,472568046,https://github.com/letyrsl/trabalho5-sistemas.git,2022-03-22 01:09:36+00:00,,letyrsl/trabalho5-sistemas,Verilog,trabalho5-sistemas,452,2,2022-07-03 18:13:27+00:00,0
14780,473511254,https://github.com/xinzwang/pipline-cpu.git,2022-03-24 08:07:26+00:00,,xinzwang/pipline-cpu,Verilog,pipline-cpu,65015,2,2022-09-05 12:54:18+00:00,0
14781,475102684,https://github.com/Howard-Liang/ICDC2019_univ_cell_based.git,2022-03-28 17:11:53+00:00,,Howard-Liang/ICDC2019_univ_cell_based,Verilog,ICDC2019_univ_cell_based,487,2,2024-02-28 03:17:51+00:00,0
14782,474582223,https://github.com/subhendudash02/EEE4019-Codes.git,2022-03-27 08:47:56+00:00,Verilog Code of all analog and digital circuits (FPGA),subhendudash02/EEE4019-Codes,Verilog,EEE4019-Codes,15,2,2023-03-04 09:25:55+00:00,0
14783,474346912,https://github.com/deepware-ai/SEAsynth.git,2022-03-26 12:53:19+00:00,A synthesize-able CNN accelerator based on systolic arrays 🌊,deepware-ai/SEAsynth,,SEAsynth,22,2,2023-11-29 16:06:19+00:00,0
14784,470796291,https://github.com/mkelser/ECE-551-Quadcopter-Project.git,2022-03-17 00:34:39+00:00,A semester-long project for the design of an FPGA for a quadcopter drone during ECE 551 at UW Madison.,mkelser/ECE-551-Quadcopter-Project,Verilog,ECE-551-Quadcopter-Project,20681,2,2024-07-02 19:27:39+00:00,0
14785,471806202,https://github.com/christianreivan/Q-learning-Accelerator.git,2022-03-19 20:32:22+00:00,This project contains RTL codes of Q-learning Accelerator using Verilog HDL,christianreivan/Q-learning-Accelerator,Verilog,Q-learning-Accelerator,9,2,2022-03-31 08:31:33+00:00,0
14786,471000910,https://github.com/stefaniaskorda/ntua-CMOS-VLSI-design.git,2022-03-17 13:13:02+00:00,"Exercises on the course ""Introduction to VLSI Systems Design"" at 7th Term in ECE NTUA",stefaniaskorda/ntua-CMOS-VLSI-design,Verilog,ntua-CMOS-VLSI-design,18241,2,2023-04-18 11:26:00+00:00,0
14787,473414894,https://github.com/yxgi5/axis_passthrough_monitor.git,2022-03-24 01:23:47+00:00,"An axis monitor ip for width, height and framerate",yxgi5/axis_passthrough_monitor,Verilog,axis_passthrough_monitor,210,2,2024-09-01 13:27:57+00:00,0
14788,472895292,https://github.com/dzx-dzx/ME_AB2.git,2022-03-22 18:46:29+00:00,,dzx-dzx/ME_AB2,Verilog,ME_AB2,16162,2,2023-03-10 07:15:09+00:00,1
14789,471433884,https://github.com/Bynaryman/wrapped_teras.git,2022-03-18 16:08:04+00:00,,Bynaryman/wrapped_teras,Verilog,wrapped_teras,17188,2,2023-09-26 09:27:01+00:00,1
14790,471769891,https://github.com/sivaramprasanth/Vector_coprocessor.git,2022-03-19 17:44:32+00:00,"This repo contains the PicoRV32, vector_alu and it's coprocessor files",sivaramprasanth/Vector_coprocessor,Verilog,Vector_coprocessor,120,2,2022-11-09 09:41:56+00:00,1
14791,474741475,https://github.com/somhi/SRAM_tester_for_DECA.git,2022-03-27 19:41:44+00:00,,somhi/SRAM_tester_for_DECA,Verilog,SRAM_tester_for_DECA,1372,2,2022-05-14 19:26:47+00:00,1
14792,473524737,https://github.com/oscar-shih/ICDLAB-final_project-Hash160.git,2022-03-24 08:49:55+00:00,"NTUEE IC Design Lab 2022spring Final Project-Hash160 prof.Tzi-Dar, Chiueh",oscar-shih/ICDLAB-final_project-Hash160,Verilog,ICDLAB-final_project-Hash160,20672,2,2022-06-27 01:47:32+00:00,0
14793,473681660,https://github.com/yuyuranium/fpga-hw2.git,2022-03-24 16:14:08+00:00,Homework 2 of FPGA design,yuyuranium/fpga-hw2,Verilog,fpga-hw2,47,2,2022-03-26 18:11:22+00:00,0
14794,471696962,https://github.com/xiupos/2bitcpu.git,2022-03-19 13:02:05+00:00,,xiupos/2bitcpu,Verilog,2bitcpu,5,2,2023-09-16 06:02:48+00:00,0
14795,468795281,https://github.com/nikosevo/mighty_calculator.git,2022-03-11 15:05:41+00:00,simple calculator (sum and sub) for single digit decimal numbers using verilog. The code is ment to run on an FPGA board using a PS/2 keyboard.,nikosevo/mighty_calculator,Verilog,mighty_calculator,6,2,2024-02-20 16:25:21+00:00,0
14796,471305847,https://github.com/AbdelazizMG/MIPS-Single-Cycle-Processor.git,2022-03-18 09:24:07+00:00,,AbdelazizMG/MIPS-Single-Cycle-Processor,Verilog,MIPS-Single-Cycle-Processor,13,2,2022-08-28 07:41:07+00:00,0
14797,471530821,https://github.com/Daniel-Schultz-UFL/Homework-2-VLSI.git,2022-03-18 22:12:17+00:00,Development of Client + Source TCP controller in Verilog,Daniel-Schultz-UFL/Homework-2-VLSI,Verilog,Homework-2-VLSI,16,2,2023-03-27 07:38:24+00:00,0
14798,472591489,https://github.com/ali-mehrabi/Neuromorphic-Electronic-Class.git,2022-03-22 02:46:17+00:00,,ali-mehrabi/Neuromorphic-Electronic-Class,Verilog,Neuromorphic-Electronic-Class,81300,2,2024-05-14 23:06:42+00:00,0
14799,475013584,https://github.com/Howard-Liang/Verilog-RISC-V-Processor.git,2022-03-28 13:26:26+00:00,,Howard-Liang/Verilog-RISC-V-Processor,Verilog,Verilog-RISC-V-Processor,119,2,2022-06-03 13:22:26+00:00,0
14800,472811040,https://github.com/machdyne/matrix.git,2022-03-22 14:44:17+00:00,Matrix LED Pmod-compatible module,machdyne/matrix,Verilog,matrix,37,2,2023-02-04 21:20:33+00:00,0
14801,472499258,https://github.com/steve-aurifexlabs/mpw5.git,2022-03-21 20:21:30+00:00,MPW5 - PSRAM interface with ACORN PRNG,steve-aurifexlabs/mpw5,Verilog,mpw5,73020,2,2024-08-22 19:21:39+00:00,0
14802,473633775,https://github.com/GJigar/FPGA_learning.git,2022-03-24 14:09:38+00:00,cordic,GJigar/FPGA_learning,Verilog,FPGA_learning,4,2,2024-06-05 07:15:33+00:00,0
14803,471941633,https://github.com/sidhantp1906/Adcanced_Digital_Logic_Design-01fe19bec187.git,2022-03-20 10:08:46+00:00,Lab projects using Verilog HDL,sidhantp1906/Adcanced_Digital_Logic_Design-01fe19bec187,Verilog,Adcanced_Digital_Logic_Design-01fe19bec187,9244,2,2023-08-28 20:41:51+00:00,0
14804,472034220,https://github.com/ThorKn/alu74181.git,2022-03-20 16:18:40+00:00,Rebuild of the 4-bit ALU 74181.,ThorKn/alu74181,Verilog,alu74181,1,2,2023-11-02 11:09:49+00:00,0
14805,470436880,https://github.com/jiangaihui75/Gigabit-Ethernet.git,2022-03-16 04:53:33+00:00,基于 UDP 协议的千兆以太网视频外挂ddr3存储并hdmi显示和心率数据传输 ,jiangaihui75/Gigabit-Ethernet,Verilog,Gigabit-Ethernet,386,2,2024-07-16 12:31:23+00:00,0
14806,474468447,https://github.com/COMPUBRODY/DDS.git,2022-03-26 21:17:44+00:00,"The DDS signal generator uses Direct Digital Synthesis (Direct Digital Synthesis, DDS for short), the signal source designed by this method comes from a matlab script that generates the signal and call it from a specified source.",COMPUBRODY/DDS,Verilog,DDS,945,2,2024-07-26 18:05:30+00:00,1
14807,473787826,https://github.com/efabless/sram_macro_16KB.git,2022-03-24 22:07:09+00:00,,efabless/sram_macro_16KB,Verilog,sram_macro_16KB,11716,2,2024-09-27 22:52:38+00:00,1
14808,472322845,https://github.com/Mariamalaa015/PCI.git,2022-03-21 12:15:57+00:00,PCI using Verilog,Mariamalaa015/PCI,Verilog,PCI,2,1,2023-05-17 04:01:48+00:00,0
14809,472192491,https://github.com/dyna-bytes/FISR.git,2022-03-21 05:00:48+00:00,Specialized FPU for Fast Inverse Square Root Algorithm,dyna-bytes/FISR,Verilog,FISR,1030,1,2023-09-22 18:08:13+00:00,1
14810,473540733,https://github.com/disaggr/ThymesisFlowHardware.git,2022-03-24 09:36:45+00:00,,disaggr/ThymesisFlowHardware,Verilog,ThymesisFlowHardware,4345,1,2022-06-04 12:11:36+00:00,1
14811,473321380,https://github.com/saikiranlade9/dram_controller.git,2022-03-23 18:58:38+00:00,A simple dram controller implementation for course work ,saikiranlade9/dram_controller,Verilog,dram_controller,58,1,2023-07-24 04:59:12+00:00,1
14812,469747773,https://github.com/leihksk/MIPS_test.git,2022-03-14 13:34:18+00:00,,leihksk/MIPS_test,Verilog,MIPS_test,516,1,2022-03-16 16:08:20+00:00,0
14813,471759050,https://github.com/SaiVardhan3/Parking-System-using-Verilog.git,2022-03-19 17:00:50+00:00,In this I have implemented Parking system using Verilog.,SaiVardhan3/Parking-System-using-Verilog,Verilog,Parking-System-using-Verilog,23,1,2022-03-25 11:22:10+00:00,0
14814,474023949,https://github.com/Tsai-Cheng-Hong/Verilog-Normal.git,2022-03-25 13:39:09+00:00,Verilog-Normal,Tsai-Cheng-Hong/Verilog-Normal,Verilog,Verilog-Normal,422,1,2022-03-25 15:19:41+00:00,0
14815,471853252,https://github.com/efabless/litex_ibex.git,2022-03-20 01:42:30+00:00,,efabless/litex_ibex,Verilog,litex_ibex,4344,1,2022-10-28 22:58:19+00:00,1
14816,469273213,https://github.com/muhammadusman7/example_codes.git,2022-03-13 04:51:59+00:00,,muhammadusman7/example_codes,Verilog,example_codes,1030,1,2023-09-19 11:15:21+00:00,0
14817,470188244,https://github.com/JJTsao/Computer-Organization.git,2022-03-15 14:08:37+00:00,NCTUCS-2018,JJTsao/Computer-Organization,Verilog,Computer-Organization,1834,1,2022-08-12 20:44:20+00:00,0
14818,469624051,https://github.com/lsn42/rua.git,2022-03-14 07:28:19+00:00,A RISC-V implementation in verilog. R represents RISC-V，UA还没想好。,lsn42/rua,Verilog,rua,315,1,2022-04-09 11:34:54+00:00,0
14819,473978620,https://github.com/SaiVardhan3/Full-Adder.git,2022-03-25 11:14:23+00:00,,SaiVardhan3/Full-Adder,Verilog,Full-Adder,61,1,2022-03-25 11:22:03+00:00,0
14820,471667191,https://github.com/cam-n/median-filter.git,2022-03-19 10:52:37+00:00,Median Filter for Noisy Images.,cam-n/median-filter,Verilog,median-filter,3457,1,2023-06-04 09:55:20+00:00,0
14821,475150805,https://github.com/Adarsh275/Project-Booths-Multiplier.git,2022-03-28 19:30:59+00:00,,Adarsh275/Project-Booths-Multiplier,Verilog,Project-Booths-Multiplier,672,1,2023-01-16 15:38:09+00:00,0
14822,472855443,https://github.com/lon5948/Computer-Organization.git,2022-03-22 16:54:31+00:00,NYCU 110 下 / professor: 陳添福,lon5948/Computer-Organization,Verilog,Computer-Organization,3237,1,2023-06-06 05:27:13+00:00,0
14823,474043108,https://github.com/Xx-BHU1-xX/Verilog-HDL-SPI-master.git,2022-03-25 14:31:03+00:00,,Xx-BHU1-xX/Verilog-HDL-SPI-master,Verilog,Verilog-HDL-SPI-master,74,1,2022-09-10 18:03:59+00:00,0
14824,471766415,https://github.com/zbigos/vgademo_on_fpga.git,2022-03-19 17:30:03+00:00,,zbigos/vgademo_on_fpga,Verilog,vgademo_on_fpga,337,1,2023-04-07 11:54:06+00:00,0
14825,472232543,https://github.com/jmlv929/Communication_IC_study.git,2022-03-21 07:40:11+00:00,Communication_IC_study,jmlv929/Communication_IC_study,Verilog,Communication_IC_study,39001,1,2022-05-14 12:46:11+00:00,0
14826,469790960,https://github.com/ChaitanyaChhichhia/Arithmetic-Calculator-using-Verilog.git,2022-03-14 15:22:35+00:00,,ChaitanyaChhichhia/Arithmetic-Calculator-using-Verilog,Verilog,Arithmetic-Calculator-using-Verilog,5,1,2022-04-24 03:56:14+00:00,0
14827,469619659,https://github.com/elvislzy/I-O-protocol.git,2022-03-14 07:13:09+00:00,,elvislzy/I-O-protocol,Verilog,I-O-protocol,53,1,2023-01-09 22:30:30+00:00,0
14828,474104151,https://github.com/IObundle/iob-vexriscv.git,2022-03-25 17:26:48+00:00,,IObundle/iob-vexriscv,Verilog,iob-vexriscv,857,1,2024-10-16 14:11:57+00:00,6
14829,471896203,https://github.com/abob208/Convolution-Accelerator-for-VGG-16.git,2022-03-20 06:18:27+00:00,,abob208/Convolution-Accelerator-for-VGG-16,Verilog,Convolution-Accelerator-for-VGG-16,1328,1,2024-09-24 06:22:17+00:00,0
14830,468323898,https://github.com/stopaimme/Cache-Controller-for-TMS320C621xC671-DSP.git,2022-03-10 11:59:37+00:00,,stopaimme/Cache-Controller-for-TMS320C621xC671-DSP,Verilog,Cache-Controller-for-TMS320C621xC671-DSP,1376,1,2022-06-21 17:06:23+00:00,0
14831,470959597,https://github.com/sicajc/Basic_Verilog_HW.git,2022-03-17 11:09:36+00:00,The HW for my undergraduate introductory verilog class,sicajc/Basic_Verilog_HW,Verilog,Basic_Verilog_HW,8185,1,2023-07-25 15:43:54+00:00,0
14832,472025119,https://github.com/ZhenleC/wrapped_acorn_prng.git,2022-03-20 15:44:23+00:00,"ACORN (Additive Congruential Random Number) generator, a pseudo random number generator made for the ZerotoASIC course to be taped out on SkyWater Open Source PDK SKY130 process. Design inspired from: http://acorn.wikramaratna.org/  (Invented by R.S.Wikramaratna). Huge shoutout and appreciation to Steven Goldsmith for his invaluable assistance with Caravel. Much thanks to Matt Venn for his patience and supporting + creating this course!",ZhenleC/wrapped_acorn_prng,Verilog,wrapped_acorn_prng,5164,1,2022-03-22 13:39:51+00:00,1
14833,472033638,https://github.com/ThorKn/wrapped_alu74181.git,2022-03-20 16:16:23+00:00,Rebuild of the 4-bit Arithmetic Logic Unit (ALU) 74181.,ThorKn/wrapped_alu74181,Verilog,wrapped_alu74181,700,1,2022-05-04 11:37:40+00:00,2
14834,472222355,https://github.com/Shahzaib2028/SoC-Now-Generator.git,2022-03-21 07:04:12+00:00,,Shahzaib2028/SoC-Now-Generator,Verilog,SoC-Now-Generator,282,1,2022-04-29 15:33:25+00:00,4
14835,470222649,https://github.com/peacefulotter/Mintel.git,2022-03-15 15:32:49+00:00,A 5-stage pipelined RISC microprocessor written in Scala using Chisel,peacefulotter/Mintel,Verilog,Mintel,501,1,2022-05-23 08:52:19+00:00,0
14836,470344843,https://github.com/1sand0s-git/FPGAEncoderExample.git,2022-03-15 22:01:03+00:00,,1sand0s-git/FPGAEncoderExample,Verilog,FPGAEncoderExample,1,1,2022-11-21 02:28:15+00:00,0
14837,469804105,https://github.com/jogeshsingh/Unsigned-Binary-Divison-Implementation-at-RTL-Level-using-Booth-s-Algorithm.git,2022-03-14 15:57:22+00:00,,jogeshsingh/Unsigned-Binary-Divison-Implementation-at-RTL-Level-using-Booth-s-Algorithm,Verilog,Unsigned-Binary-Divison-Implementation-at-RTL-Level-using-Booth-s-Algorithm,51,1,2022-07-20 18:59:47+00:00,0
14838,472688398,https://github.com/Ikarthikmb/i2c_ctrl2202.git,2022-03-22 09:07:40+00:00,I2C Controller ,Ikarthikmb/i2c_ctrl2202,Verilog,i2c_ctrl2202,198816,1,2023-11-06 02:33:40+00:00,0
14839,471248180,https://github.com/Wavepool-Liu/ZynqForStudy.git,2022-03-18 05:36:31+00:00,Zynq project for study,Wavepool-Liu/ZynqForStudy,Verilog,ZynqForStudy,42348,1,2024-04-13 11:54:41+00:00,0
14840,470652871,https://github.com/phong2372/Matrix-Divider-Circuit.git,2022-03-16 15:57:10+00:00,Design an 4x4 matrix divider circuit using Verilog.,phong2372/Matrix-Divider-Circuit,Verilog,Matrix-Divider-Circuit,48,1,2024-07-25 03:45:04+00:00,0
14841,471268271,https://github.com/kieranross02/verilog-projects.git,2022-03-18 07:06:11+00:00,,kieranross02/verilog-projects,Verilog,verilog-projects,46850,1,2022-03-18 09:07:24+00:00,1
14842,472699914,https://github.com/mamuneeb/RISC-V-Semi-Core.git,2022-03-22 09:41:11+00:00,A Simple RISC V Semi-Core Implemented in Verilog,mamuneeb/RISC-V-Semi-Core,Verilog,RISC-V-Semi-Core,824,1,2022-03-30 00:30:28+00:00,1
14843,472043866,https://github.com/brandon9838/MIPS_project.git,2022-03-20 16:55:53+00:00,,brandon9838/MIPS_project,Verilog,MIPS_project,14805,1,2023-03-08 05:22:48+00:00,0
14844,474014178,https://github.com/jogeshsingh/Timer-Unit-Down-counting-operation-.git,2022-03-25 13:10:32+00:00,The above project is basically a timer circuit which counts the particular count value and decrements and enables the output to go high as soon as the timer finishes counting the required counter sequence.,jogeshsingh/Timer-Unit-Down-counting-operation-,Verilog,Timer-Unit-Down-counting-operation-,15,1,2022-08-27 15:36:27+00:00,0
14845,474044865,https://github.com/siriusm46/mystic_mpw5.git,2022-03-25 14:35:56+00:00,,siriusm46/mystic_mpw5,,mystic_mpw5,51833,1,2024-06-21 10:49:36+00:00,0
14846,473111807,https://github.com/nippur72/CreatiVision_MiST.git,2022-03-23 09:08:27+00:00,,nippur72/CreatiVision_MiST,Verilog,CreatiVision_MiST,135,1,2022-03-31 00:36:41+00:00,0
14847,473027989,https://github.com/ChiaYi-LIN/RISCV-pipelined-CPU-with-cache.git,2022-03-23 03:49:49+00:00,,ChiaYi-LIN/RISCV-pipelined-CPU-with-cache,Verilog,RISCV-pipelined-CPU-with-cache,1710,1,2023-05-04 09:45:50+00:00,0
14848,468335220,https://github.com/Percilot/CPU.git,2022-03-10 12:33:51+00:00,,Percilot/CPU,Verilog,CPU,54,1,2022-06-05 16:01:37+00:00,0
14849,471575812,https://github.com/xunthi2710/Advanced-Digital-Techniques.git,2022-03-19 02:50:58+00:00,BTL Kĩ thuật số nâng cao HK202,xunthi2710/Advanced-Digital-Techniques,Verilog,Advanced-Digital-Techniques,5249,1,2022-04-03 16:17:57+00:00,0
14850,473263157,https://github.com/Tsai-Cheng-Hong/Verilog-Basic.git,2022-03-23 16:07:45+00:00,My code when I first time to learn Verilog,Tsai-Cheng-Hong/Verilog-Basic,Verilog,Verilog-Basic,48,1,2022-03-25 15:19:47+00:00,1
14851,473874190,https://github.com/KonXiong/DET-Experiment.git,2022-03-25 04:59:27+00:00,数电实验,KonXiong/DET-Experiment,Verilog,DET-Experiment,8057,1,2023-10-24 13:02:57+00:00,0
14852,470204141,https://github.com/Christy-lau/FPGA-16-bit-ALU.git,2022-03-15 14:46:52+00:00,For 50.002 1D Project,Christy-lau/FPGA-16-bit-ALU,Verilog,FPGA-16-bit-ALU,11021,1,2022-03-16 03:32:12+00:00,0
14853,474656481,https://github.com/yunchenlo/DCT_HLS_Optimization.git,2022-03-27 14:08:54+00:00,,yunchenlo/DCT_HLS_Optimization,Verilog,DCT_HLS_Optimization,6712,1,2024-04-29 04:23:29+00:00,0
14854,473977631,https://github.com/SaiVardhan3/Half-Adder.git,2022-03-25 11:11:01+00:00,,SaiVardhan3/Half-Adder,Verilog,Half-Adder,61,1,2022-03-25 11:22:05+00:00,0
14855,473961833,https://github.com/SaiVardhan3/Sequence-Detector.git,2022-03-25 10:17:55+00:00,,SaiVardhan3/Sequence-Detector,Verilog,Sequence-Detector,66,1,2022-03-25 11:22:08+00:00,0
14856,473278755,https://github.com/Tsai-Cheng-Hong/FPGA-Based-System-Design.git,2022-03-23 16:52:54+00:00,FPGA-Based-System-Design,Tsai-Cheng-Hong/FPGA-Based-System-Design,Verilog,FPGA-Based-System-Design,21157,1,2022-03-24 15:23:41+00:00,0
14857,472406701,https://github.com/AlPrime2k1/Combinational-Logic-Circuits.git,2022-03-21 15:49:50+00:00,Verilog fiiles for Arithmetic and Logic Combinational Circuits,AlPrime2k1/Combinational-Logic-Circuits,Verilog,Combinational-Logic-Circuits,13,1,2023-11-20 07:25:28+00:00,0
14858,472393790,https://github.com/dgutierrezATC/neumoco.git,2022-03-21 15:17:45+00:00,Neuromorphic motor control module for FPGAs,dgutierrezATC/neumoco,Verilog,neumoco,1324,1,2023-12-27 11:10:29+00:00,0
14859,473291287,https://github.com/Tsai-Cheng-Hong/Transmission-System-Circuit-Design-and-Simulation.git,2022-03-23 17:28:46+00:00,傳輸系統電路設計與模擬 E2Frame Format 、 DS3 Signal Format G.752,Tsai-Cheng-Hong/Transmission-System-Circuit-Design-and-Simulation,Verilog,Transmission-System-Circuit-Design-and-Simulation,2801,1,2022-03-24 15:23:50+00:00,0
14860,472084937,https://github.com/xvnyv/Beat-City.git,2022-03-20 19:42:47+00:00,An arcade-style game powered by an FPGA created for the 50.002 course in Fall 2020,xvnyv/Beat-City,Verilog,Beat-City,2197,1,2022-05-02 23:16:33+00:00,0
14861,471029974,https://github.com/KyleLiuSi5/CIC_verilog.git,2022-03-17 14:58:02+00:00,Practicing of CIC verilog course,KyleLiuSi5/CIC_verilog,Verilog,CIC_verilog,69,1,2022-12-08 07:55:23+00:00,0
14862,472041843,https://github.com/Hemant2001-hsy/Half_Adder.git,2022-03-20 16:47:43+00:00,Half_Adder verilog code with testbench,Hemant2001-hsy/Half_Adder,Verilog,Half_Adder,64,1,2023-12-26 17:14:38+00:00,0
14863,472047587,https://github.com/Hemant2001-hsy/GCD-using-datapath-and-controller-unit.git,2022-03-20 17:09:45+00:00,GCD using datapath and controller unit verilog code with testbench,Hemant2001-hsy/GCD-using-datapath-and-controller-unit,Verilog,GCD-using-datapath-and-controller-unit,70,1,2024-02-08 11:34:24+00:00,0
14864,474355750,https://github.com/zchwsk/asyn_fifo.git,2022-03-26 13:27:47+00:00,异步FIFO(asyn_fifo)的Verilog实现。,zchwsk/asyn_fifo,Verilog,asyn_fifo,8,1,2024-04-16 03:28:11+00:00,0
14865,473255455,https://github.com/TomSawyer2/Digital_Lab.git,2022-03-23 15:46:42+00:00,Digital Lab for EIC HUST | 华中科技大学电信学院数电实验,TomSawyer2/Digital_Lab,Verilog,Digital_Lab,13,1,2024-03-25 13:27:50+00:00,0
14866,472987296,https://github.com/yuichirou-tanaka/Tutorial_VideoGameHardware_Verilog.git,2022-03-23 00:48:42+00:00,,yuichirou-tanaka/Tutorial_VideoGameHardware_Verilog,Verilog,Tutorial_VideoGameHardware_Verilog,2323,1,2022-06-01 00:09:29+00:00,0
14867,471105089,https://github.com/proppy/wrapped_hls_mixer.git,2022-03-17 18:52:03+00:00,,proppy/wrapped_hls_mixer,Verilog,wrapped_hls_mixer,7,1,2022-05-25 00:55:42+00:00,0
14868,469131800,https://github.com/mattvenn/caravel_rgb_mixer.git,2022-03-12 16:06:15+00:00,,mattvenn/caravel_rgb_mixer,Verilog,caravel_rgb_mixer,52762,1,2022-03-17 00:17:24+00:00,0
14869,470582467,https://github.com/phong2372/Huffman-Coding-VerilogHDL.git,2022-03-16 12:54:40+00:00,Implement the Huffman Coding image compression algorithm in Hardware description language.,phong2372/Huffman-Coding-VerilogHDL,Verilog,Huffman-Coding-VerilogHDL,2351,1,2022-11-03 09:56:42+00:00,1
14870,469149147,https://github.com/bat52/cryptech_ecdsa256.git,2022-03-12 17:14:15+00:00,,bat52/cryptech_ecdsa256,Verilog,cryptech_ecdsa256,151,1,2023-08-08 03:56:47+00:00,0
14871,470989891,https://github.com/chenxinyu12/valid-ready-.git,2022-03-17 12:42:24+00:00,valid/ready握手协议,chenxinyu12/valid-ready-,Verilog,valid-ready-,121,1,2024-09-29 03:07:26+00:00,0
14872,468301915,https://github.com/inderjit303/digital_sine_wave_generator.git,2022-03-10 10:50:22+00:00,This repository contains an attempt to mixed signal design of a 8-bit Digital Sine wave generator using eSim,inderjit303/digital_sine_wave_generator,Verilog,digital_sine_wave_generator,8184,1,2023-04-11 10:02:27+00:00,0
14873,474349275,https://github.com/chuchunchi/Computer-Organization.git,2022-03-26 13:02:05+00:00,"Computer-Organization, Spring 22'",chuchunchi/Computer-Organization,Verilog,Computer-Organization,2116,1,2023-09-11 16:48:24+00:00,0
14874,469238986,https://github.com/djmorvay/FPGA-Breakout-Game.git,2022-03-13 01:13:12+00:00,Atari Breakout Style Game using a Basys 3 FPGA and Verilog,djmorvay/FPGA-Breakout-Game,Verilog,FPGA-Breakout-Game,44,1,2022-11-07 20:21:35+00:00,0
14875,469160612,https://github.com/bat52/cryptech_ecdsalib.git,2022-03-12 18:00:38+00:00,,bat52/cryptech_ecdsalib,Verilog,cryptech_ecdsalib,118,1,2023-08-08 04:00:57+00:00,0
14876,471677942,https://github.com/komalkrishna5/dynamic-comparator.git,2022-03-19 11:39:23+00:00,,komalkrishna5/dynamic-comparator,Verilog,dynamic-comparator,1073,1,2022-05-23 09:49:49+00:00,0
14877,471923698,https://github.com/leonardocattarin/Mock8080.git,2022-03-20 08:42:37+00:00,Mock-up of Intel 8080 Microprocessor developed for the laboratory of advanced electronics course,leonardocattarin/Mock8080,Verilog,Mock8080,3161,1,2023-01-27 22:53:21+00:00,0
14878,471973166,https://github.com/mananmehta02/Floating-Point-Multiplier.git,2022-03-20 12:28:23+00:00,Floating Point Multiplier of 8 bit,mananmehta02/Floating-Point-Multiplier,Verilog,Floating-Point-Multiplier,6,1,2023-08-29 12:01:05+00:00,0
14879,473875069,https://github.com/KonXiong/DET-Creator.git,2022-03-25 05:03:49+00:00,数字系统设计工程实践 ,KonXiong/DET-Creator,Verilog,DET-Creator,39910,1,2023-10-24 13:02:53+00:00,0
14880,470541864,https://github.com/mattvenn/wrapped_rgb_mixer_walkthrough.git,2022-03-16 10:52:51+00:00,,mattvenn/wrapped_rgb_mixer_walkthrough,Verilog,wrapped_rgb_mixer_walkthrough,7,1,2022-03-17 00:17:15+00:00,0
14881,473579234,https://github.com/Kshreenath/FPGAROBOT_SankatMochanBot.git,2022-03-24 11:35:57+00:00,,Kshreenath/FPGAROBOT_SankatMochanBot,Verilog,FPGAROBOT_SankatMochanBot,1815,1,2023-02-01 16:21:56+00:00,0
14882,473722449,https://github.com/AlPrime2k1/Sequential-Logic-Circuits.git,2022-03-24 18:13:23+00:00,"Verilog design and testbench files for Flip Flop, Counters, RAM, FIFO, Shift Registers and other sequential logic circuits",AlPrime2k1/Sequential-Logic-Circuits,Verilog,Sequential-Logic-Circuits,23,1,2024-06-20 10:39:46+00:00,1
14883,474626198,https://github.com/windgod31202/Decoder3_8.git,2022-03-27 12:08:15+00:00,,windgod31202/Decoder3_8,Verilog,Decoder3_8,4,1,2022-05-02 19:35:04+00:00,0
14884,470143141,https://github.com/MIKEHHQ/sm4_flow.git,2022-03-15 12:09:57+00:00,,MIKEHHQ/sm4_flow,Verilog,sm4_flow,137,1,2024-02-02 09:31:58+00:00,0
14885,473289074,https://github.com/Tsai-Cheng-Hong/Communication-Network-Integrated-Circuit-Design.git,2022-03-23 17:22:09+00:00,通信網路積體電路設計,Tsai-Cheng-Hong/Communication-Network-Integrated-Circuit-Design,Verilog,Communication-Network-Integrated-Circuit-Design,2986,1,2022-03-24 15:23:44+00:00,0
14886,474834075,https://github.com/mjalvar/ucr-verif-public.git,2022-03-28 03:38:51+00:00,,mjalvar/ucr-verif-public,Verilog,ucr-verif-public,28062,1,2022-06-21 05:55:55+00:00,1
14887,475031893,https://github.com/gzzyyxh/riscv-core_temp.git,2022-03-28 14:10:54+00:00,,gzzyyxh/riscv-core_temp,Verilog,riscv-core_temp,647882,1,2022-05-01 11:01:17+00:00,0
14888,468242352,https://github.com/alyaamoh/32-bit-single-cycle-microarchitecture-MIPS-processor.git,2022-03-10 07:43:37+00:00,,alyaamoh/32-bit-single-cycle-microarchitecture-MIPS-processor,Verilog,32-bit-single-cycle-microarchitecture-MIPS-processor,114,1,2022-07-17 13:15:05+00:00,0
14889,469093675,https://github.com/mehmetsakiraslan/Branch-Predictor.git,2022-03-12 13:41:27+00:00,,mehmetsakiraslan/Branch-Predictor,Verilog,Branch-Predictor,27,1,2023-05-24 12:13:53+00:00,0
14890,469676422,https://github.com/yuanpeihuang/FastFourierTransform-chip-design.git,2022-03-14 10:05:31+00:00,,yuanpeihuang/FastFourierTransform-chip-design,Verilog,FastFourierTransform-chip-design,7413,1,2022-05-10 11:41:34+00:00,0
14891,470133755,https://github.com/mattvenn/project5-walkthrough.git,2022-03-15 11:41:47+00:00,,mattvenn/project5-walkthrough,Verilog,project5-walkthrough,53000,1,2022-03-17 00:17:16+00:00,0
14892,471928356,https://github.com/MasterPu2020/Coast_ISC_CPU.git,2022-03-20 09:04:41+00:00,A multicycle CPU used a self-defined ISC named by 'Coast'.,MasterPu2020/Coast_ISC_CPU,Verilog,Coast_ISC_CPU,29,1,2022-03-21 08:21:06+00:00,0
14893,473523060,https://github.com/hoanglong2000tc/ZF_Detector_for_2x2MIMO.git,2022-03-24 08:45:04+00:00,,hoanglong2000tc/ZF_Detector_for_2x2MIMO,Verilog,ZF_Detector_for_2x2MIMO,2176,1,2022-08-20 06:01:14+00:00,0
14894,470113990,https://github.com/onurkrts/RNG.git,2022-03-15 10:42:33+00:00,,onurkrts/RNG,Verilog,RNG,91244,1,2022-06-05 18:59:54+00:00,0
14895,470589025,https://github.com/mattvenn/rgb_mixer_walkthrough.git,2022-03-16 13:12:11+00:00,,mattvenn/rgb_mixer_walkthrough,Verilog,rgb_mixer_walkthrough,1551,1,2022-03-17 00:17:13+00:00,0
14896,471242277,https://github.com/Binvention/BinventionProcessor1.0.git,2022-03-18 05:06:06+00:00,My own implimentation of a basic pipelined processor,Binvention/BinventionProcessor1.0,Verilog,BinventionProcessor1.0,30,1,2022-04-05 21:05:47+00:00,0
14897,473980321,https://github.com/SaiVardhan3/SR-flipflop.git,2022-03-25 11:20:22+00:00,,SaiVardhan3/SR-flipflop,Verilog,SR-flipflop,19,1,2022-03-25 11:22:00+00:00,0
14898,474342563,https://github.com/01FE19BEC294/ADLD.git,2022-03-26 12:35:24+00:00,Adld ,01FE19BEC294/ADLD,Verilog,ADLD,7122,1,2022-04-04 11:58:59+00:00,0
14899,470369434,https://github.com/acmachado14/tp2-isl.git,2022-03-15 23:56:12+00:00,,acmachado14/tp2-isl,Verilog,tp2-isl,301,1,2023-11-29 18:48:54+00:00,0
14900,468437506,https://github.com/veliming/FPGA_Learn.git,2022-03-10 17:05:22+00:00,FPGA课程学习,veliming/FPGA_Learn,Verilog,FPGA_Learn,12296,1,2023-01-28 02:28:15+00:00,0
14901,468733981,https://github.com/Ahmed-nour1/Single-Cycle-MIPS-Processor.git,2022-03-11 12:01:14+00:00,,Ahmed-nour1/Single-Cycle-MIPS-Processor,Verilog,Single-Cycle-MIPS-Processor,135,1,2022-03-11 13:37:07+00:00,0
14902,473750413,https://github.com/Tsai-Cheng-Hong/Undergraduate-senior-project_PWM-power-Regulator-smart-air-purifier.git,2022-03-24 19:42:46+00:00,大學畢業專題:以 PWM 實現動力調節之智慧型空氣清淨機,Tsai-Cheng-Hong/Undergraduate-senior-project_PWM-power-Regulator-smart-air-purifier,Verilog,Undergraduate-senior-project_PWM-power-Regulator-smart-air-purifier,4619,1,2022-03-24 19:49:51+00:00,0
14903,473979383,https://github.com/SaiVardhan3/Decoder.git,2022-03-25 11:17:00+00:00,,SaiVardhan3/Decoder,Verilog,Decoder,61,1,2022-03-25 11:22:02+00:00,0
14904,470590146,https://github.com/Jonathan1214/riscv-demo.git,2022-03-16 13:14:58+00:00,A RV32I cpu demo named nx-riscv,Jonathan1214/riscv-demo,Verilog,riscv-demo,829,1,2024-07-06 08:46:25+00:00,0
14905,468367598,https://github.com/prajwalgekkouga/XOR_Inference_TsetlinMachine.git,2022-03-10 14:04:11+00:00,Verilog Modelling of the Inference structure of Tsetlin Machine algorithm using XOR relation for testing.,prajwalgekkouga/XOR_Inference_TsetlinMachine,Verilog,XOR_Inference_TsetlinMachine,2,1,2024-07-13 17:08:18+00:00,0
14906,480608977,https://github.com/Radio-Stack/caravel_ft8_receiver.git,2022-04-12 01:21:08+00:00,A fully-integrated FT8 protocol receiver on 130nm CMOS,Radio-Stack/caravel_ft8_receiver,Verilog,caravel_ft8_receiver,16306,58,2024-10-22 12:37:39+00:00,3
14907,482299283,https://github.com/MikeS11/MiSTerFPGA_YC_Encoder.git,2022-04-16 16:05:31+00:00,All work releated to the YC / NTSC & PAL Encoder for MiSTerFPGA,MikeS11/MiSTerFPGA_YC_Encoder,Verilog,MiSTerFPGA_YC_Encoder,409683,33,2024-03-04 07:20:00+00:00,4
14908,479662665,https://github.com/MZhao-ouo/For_HDU_ISE_Victims.git,2022-04-09 08:16:19+00:00,帮助HDUer走出ISE的阴影，拥抱Vivado,MZhao-ouo/For_HDU_ISE_Victims,Verilog,For_HDU_ISE_Victims,4779,20,2024-10-26 08:41:11+00:00,1
14909,480172055,https://github.com/GoWest279/XuanTie-C910-FPGA.git,2022-04-11 00:07:51+00:00,,GoWest279/XuanTie-C910-FPGA,Verilog,XuanTie-C910-FPGA,24708,18,2024-08-12 14:22:28+00:00,3
14910,481885440,https://github.com/r09g/iadc.git,2022-04-15 08:07:16+00:00,12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm ,r09g/iadc,Verilog,iadc,100265,15,2024-08-28 14:25:13+00:00,3
14911,480154458,https://github.com/emeb/ESP32C3_FPGA.git,2022-04-10 22:22:45+00:00,,emeb/ESP32C3_FPGA,Verilog,ESP32C3_FPGA,7634,13,2023-05-07 07:42:34+00:00,3
14912,476163100,https://github.com/XBQ314/A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units.git,2022-03-31 05:27:16+00:00,Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元,XBQ314/A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units,Verilog,A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units,31,13,2024-10-20 05:46:13+00:00,1
14913,481502009,https://github.com/Chair-for-Security-Engineering/VERICA.git,2022-04-14 07:06:40+00:00,,Chair-for-Security-Engineering/VERICA,Verilog,VERICA,4953,12,2024-07-16 12:14:32+00:00,2
14914,476477303,https://github.com/Wevel/ExperiarSoC.git,2022-03-31 21:01:53+00:00,RISC-V SoC designed for the Efabless Open MPW Program,Wevel/ExperiarSoC,Verilog,ExperiarSoC,1535076,10,2023-05-18 03:34:25+00:00,1
14915,481169731,https://github.com/OpenResearchInstitute/adi_adrv9371_zc706.git,2022-04-13 10:24:21+00:00,adi's adrv9371 example integration with DVB-S2 IP,OpenResearchInstitute/adi_adrv9371_zc706,Verilog,adi_adrv9371_zc706,4323,9,2024-07-02 00:38:32+00:00,4
14916,478642457,https://github.com/ChrisG1997/pll2022.git,2022-04-06 16:34:16+00:00,Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process,ChrisG1997/pll2022,Verilog,pll2022,75088,9,2023-12-28 14:56:45+00:00,2
14917,477073656,https://github.com/lijyhh/LEGv8.git,2022-04-02 14:10:47+00:00,A simple implementation about LEGv8 instruction set using Verilog HDL.,lijyhh/LEGv8,Verilog,LEGv8,739,9,2024-05-03 07:56:41+00:00,4
14918,480240564,https://github.com/LindaYeyeye/Asynchronous-Fifo.git,2022-04-11 05:36:04+00:00,asynchronous fifo based on verilog,LindaYeyeye/Asynchronous-Fifo,Verilog,Asynchronous-Fifo,8,8,2024-10-11 08:08:13+00:00,4
14919,474898538,https://github.com/yxgi5/modbus_rtu_slave.git,2022-03-28 07:47:56+00:00,RTL modbus rtu slave for FPGA,yxgi5/modbus_rtu_slave,Verilog,modbus_rtu_slave,1397,8,2023-12-13 11:24:25+00:00,1
14920,475577369,https://github.com/somewhatdistracted/OpenEnclave.git,2022-03-29 18:49:29+00:00,Homomorphic Encryption Accelerator Project for the Stanford EE372 tapeout class. We implement the BGV encryption scheme with Skywater-PDK (130nm).,somewhatdistracted/OpenEnclave,Verilog,OpenEnclave,32733,8,2024-09-26 03:05:18+00:00,1
14921,480676625,https://github.com/armanbarghi/Arm-Architecture.git,2022-04-12 06:09:32+00:00,A pipelined ARM architecture implementation using Verilog and evaluation by the Bubble sorting algorithm on FPGA,armanbarghi/Arm-Architecture,Verilog,Arm-Architecture,260429,7,2023-05-07 12:33:03+00:00,0
14922,476690347,https://github.com/hypocrasy/NPUSoC.git,2022-04-01 11:20:47+00:00,第四届全国大学生嵌入式比赛SoC,hypocrasy/NPUSoC,Verilog,NPUSoC,19388,7,2024-07-19 07:37:22+00:00,1
14923,480063673,https://github.com/gzy02/CPU-MIPS54.git,2022-04-10 15:47:33+00:00,《计算机组成原理》课程项目。使用VerilogHDL语言实现54条MIPS指令的CPU的设计与仿真，并成功运行在FPGA开发板上。,gzy02/CPU-MIPS54,Verilog,CPU-MIPS54,15,7,2024-08-23 14:50:17+00:00,0
14924,479475469,https://github.com/UT-LCA/koios_proxy_benchmarks.git,2022-04-08 17:08:26+00:00,Generate Synthetic Benchmarks for FPGA Research,UT-LCA/koios_proxy_benchmarks,Verilog,koios_proxy_benchmarks,5714,6,2024-08-04 15:48:10+00:00,0
14925,475134045,https://github.com/Mast3rSoda/project_SalVal.git,2022-03-28 18:41:19+00:00,"""Tak jak na obrazku"" - 3/4 by SalVal",Mast3rSoda/project_SalVal,Verilog,project_SalVal,53,6,2024-05-21 12:19:16+00:00,0
14926,478009244,https://github.com/Chair-for-Security-Engineering/LWC-Masking.git,2022-04-05 06:53:50+00:00,,Chair-for-Security-Engineering/LWC-Masking,Verilog,LWC-Masking,7296,6,2023-06-17 10:36:45+00:00,2
14927,480887463,https://github.com/lawrie/ulx4m_examples.git,2022-04-12 16:23:58+00:00,Verilog examples for the Ulx4M FPGA board,lawrie/ulx4m_examples,Verilog,ulx4m_examples,111,6,2024-03-15 16:00:29+00:00,2
14928,479201735,https://github.com/TChapman500/16-Bit-CPU.git,2022-04-08 01:21:03+00:00,"A 16-bit CPU with a lot more features than my previous, 8-bit CPU.",TChapman500/16-Bit-CPU,Verilog,16-Bit-CPU,220,5,2023-12-03 14:18:40+00:00,0
14929,474837611,https://github.com/MiSTer-devel/Arcade-Joust2_MiSTer.git,2022-03-28 03:54:43+00:00,Joust2 by darfpga ported to MiSTer,MiSTer-devel/Arcade-Joust2_MiSTer,Verilog,Arcade-Joust2_MiSTer,16609,5,2024-05-27 20:28:49+00:00,3
14930,479717741,https://github.com/WeChatTeam/StandardDFF.git,2022-04-09 12:20:07+00:00,,WeChatTeam/StandardDFF,Verilog,StandardDFF,10,4,2022-04-11 11:09:45+00:00,0
14931,477986254,https://github.com/patwarind/Karatsuba_algorithm_for_Multiplication.git,2022-04-05 05:23:36+00:00,Implementation of Karatsuba algorithm for polynomial multiplication i.e. Finite field multiplier,patwarind/Karatsuba_algorithm_for_Multiplication,Verilog,Karatsuba_algorithm_for_Multiplication,140,4,2024-07-03 03:20:17+00:00,0
14932,477147558,https://github.com/Chris-Not-Mikey/Fast-ANN-Fieldious.git,2022-04-02 19:06:49+00:00,For EE 372 @ Stanford,Chris-Not-Mikey/Fast-ANN-Fieldious,Verilog,Fast-ANN-Fieldious,2143,4,2023-09-15 17:00:21+00:00,0
14933,481625253,https://github.com/SE-starshippilot/Pipeline-CPU.git,2022-04-14 13:58:22+00:00,,SE-starshippilot/Pipeline-CPU,Verilog,Pipeline-CPU,235,4,2022-06-02 10:05:59+00:00,0
14934,481320526,https://github.com/sidhantp1906/4-Request-First-Come-First-Serve-Arbiter.git,2022-04-13 17:57:04+00:00,4 request first come first serve arbiter design using verilog HDL,sidhantp1906/4-Request-First-Come-First-Serve-Arbiter,Verilog,4-Request-First-Come-First-Serve-Arbiter,776,4,2024-10-26 01:08:11+00:00,1
14935,476381047,https://github.com/MasterPu2020/Coast-_ISC_NPU_CPU_System.git,2022-03-31 16:06:31+00:00,Coast ISC based NPU CPU System,MasterPu2020/Coast-_ISC_NPU_CPU_System,Verilog,Coast-_ISC_NPU_CPU_System,42,4,2024-07-19 07:36:09+00:00,0
14936,479945564,https://github.com/WeChatTeam/MathFunction.git,2022-04-10 07:33:47+00:00,,WeChatTeam/MathFunction,Verilog,MathFunction,67,4,2022-04-11 11:09:43+00:00,0
14937,480092347,https://github.com/siriusBl4ck/Kalman-Bhai.git,2022-04-10 17:37:57+00:00,"Study on hardware acceleration of Kalman Filter for various platforms. Implementations include task parallelism in OpenMP, custom hardware in Vitis HLS, Bluespec SystemVerilog using specialized architectures like Systolic Arrays. Compared the resource utilization and speedup across implementations for Kintex 7 FPGA",siriusBl4ck/Kalman-Bhai,Verilog,Kalman-Bhai,26622,4,2024-07-08 10:02:08+00:00,3
14938,479692982,https://github.com/Gavin1999/APB_UART.git,2022-04-09 10:30:26+00:00,"Design source of APB_UART, based on AMBA 3.0.",Gavin1999/APB_UART,Verilog,APB_UART,11,4,2024-08-30 22:45:21+00:00,0
14939,480065340,https://github.com/mikeakohn/glow_memory.git,2022-04-10 15:53:34+00:00,Proof of concept 1 byte of RAM made from glow in the dark stickers and an FPGA.,mikeakohn/glow_memory,Verilog,glow_memory,7,4,2024-06-30 21:31:37+00:00,0
14940,479644561,https://github.com/WeChatTeam/MPSKCoherent-Demodulation.git,2022-04-09 06:52:48+00:00,,WeChatTeam/MPSKCoherent-Demodulation,Verilog,MPSKCoherent-Demodulation,10020,4,2023-11-15 13:45:09+00:00,0
14941,480066347,https://github.com/PrashanthHC16/RISCV-Tomasulo.git,2022-04-10 15:57:09+00:00,,PrashanthHC16/RISCV-Tomasulo,Verilog,RISCV-Tomasulo,18,3,2024-09-05 13:02:31+00:00,0
14942,476595242,https://github.com/sdjasj/BUAA-CO-2021.git,2022-04-01 06:09:04+00:00,The code of Computer Organization,sdjasj/BUAA-CO-2021,Verilog,BUAA-CO-2021,26417,3,2023-04-22 12:56:50+00:00,0
14943,479842794,https://github.com/NPJ-NPJ/Image-Processing-on-FPGA.git,2022-04-09 21:02:23+00:00,Code that performs a simple blurring on FPGA,NPJ-NPJ/Image-Processing-on-FPGA,Verilog,Image-Processing-on-FPGA,640,3,2023-12-08 12:59:48+00:00,0
14944,479650664,https://github.com/343t54m/RISV.git,2022-04-09 07:20:44+00:00,基于e203蜂鸟设计与应用开发,343t54m/RISV,Verilog,RISV,7,3,2024-04-02 13:31:43+00:00,0
14945,476855448,https://github.com/abdelazeem201/Static-Time-Analysis.git,2022-04-01 20:09:15+00:00,Static Time Analysis,abdelazeem201/Static-Time-Analysis,Verilog,Static-Time-Analysis,56,3,2024-05-08 15:20:29+00:00,1
14946,481440332,https://github.com/wove2006/sata3_host_controller.git,2022-04-14 02:29:52+00:00,,wove2006/sata3_host_controller,Verilog,sata3_host_controller,1056,3,2024-09-10 09:12:48+00:00,2
14947,480812835,https://github.com/ypctw/riscv-cpu-verilog.git,2022-04-12 13:02:04+00:00,RISC-V : Single Cycle CPU  - Computer Organization  ,ypctw/riscv-cpu-verilog,Verilog,riscv-cpu-verilog,685,3,2024-07-06 08:45:33+00:00,0
14948,481260053,https://github.com/HaoyuanMa/pipe-cpu-verilog.git,2022-04-13 14:55:41+00:00,基于FPGA的五级流水线CPU(计算机组成原理课程设计),HaoyuanMa/pipe-cpu-verilog,Verilog,pipe-cpu-verilog,25995,3,2024-06-30 07:41:20+00:00,1
14949,475344965,https://github.com/zhouwq13/GNN_Accelerator.git,2022-03-29 08:14:42+00:00,,zhouwq13/GNN_Accelerator,Verilog,GNN_Accelerator,18,3,2023-10-17 15:36:54+00:00,0
14950,475552937,https://github.com/WillyChennnn/CNN_hardware_accelerator.git,2022-03-29 17:38:14+00:00,project in course related to VLSI-CAD,WillyChennnn/CNN_hardware_accelerator,Verilog,CNN_hardware_accelerator,2112,3,2024-03-14 13:17:21+00:00,0
14951,478581060,https://github.com/JRRL157/Daubechies-3-Filter-Bank.git,2022-04-06 13:51:18+00:00,Implementation of Daubechies 3 Discrete wavelet Transform with Filter Banks in Verilog.,JRRL157/Daubechies-3-Filter-Bank,Verilog,Daubechies-3-Filter-Bank,6,3,2023-05-15 05:40:48+00:00,0
14952,481783961,https://github.com/m1geo/arty_hdmi.git,2022-04-15 00:05:01+00:00,A simple test pattern on HDMI display,m1geo/arty_hdmi,Verilog,arty_hdmi,2003,3,2023-11-08 08:10:43+00:00,0
14953,478918202,https://github.com/cby0730/Simple_CPU.git,2022-04-07 09:37:07+00:00,,cby0730/Simple_CPU,Verilog,Simple_CPU,402,3,2024-04-02 16:49:13+00:00,2
14954,481805698,https://github.com/yczheng-hit/XC-SoC.git,2022-04-15 01:58:02+00:00,A Simple SoC Based on Cortex-M0,yczheng-hit/XC-SoC,Verilog,XC-SoC,329,3,2024-01-25 14:26:27+00:00,2
14955,477705429,https://github.com/redchenjs/axi_video_out.git,2022-04-04 13:07:40+00:00,AXI Video Output,redchenjs/axi_video_out,Verilog,axi_video_out,39,2,2023-11-07 03:03:27+00:00,0
14956,481043442,https://github.com/2047150908/Pipelined-64-bit-double-precision-floating-point-multiplier.git,2022-04-13 02:30:35+00:00,maybe some problems,2047150908/Pipelined-64-bit-double-precision-floating-point-multiplier,Verilog,Pipelined-64-bit-double-precision-floating-point-multiplier,7,2,2024-10-29 06:55:06+00:00,0
14957,475102684,https://github.com/Howard-Liang/ICDC2019_univ_cell_based.git,2022-03-28 17:11:53+00:00,,Howard-Liang/ICDC2019_univ_cell_based,Verilog,ICDC2019_univ_cell_based,487,2,2024-02-28 03:17:51+00:00,0
14958,480077946,https://github.com/avnger5/CRC_LFSR.git,2022-04-10 16:41:41+00:00,Implementation  of CRC code in Verilog,avnger5/CRC_LFSR,Verilog,CRC_LFSR,58,2,2024-10-24 10:07:32+00:00,0
14959,480965782,https://github.com/yuchen-mei/ee372-esekf.git,2022-04-12 20:37:52+00:00,,yuchen-mei/ee372-esekf,Verilog,ee372-esekf,816,2,2022-11-05 00:54:41+00:00,1
14960,477103185,https://github.com/Shaanukstar123/SkribblNIOS-Online-Motion-Controlled-Drawing-Game.git,2022-04-02 16:01:35+00:00,Drawing game using motion control of Intel DE-10-lite board with online multiplayer hosted on an Amazon AWS server,Shaanukstar123/SkribblNIOS-Online-Motion-Controlled-Drawing-Game,Verilog,SkribblNIOS-Online-Motion-Controlled-Drawing-Game,132426,2,2023-11-13 15:38:25+00:00,0
14961,481448261,https://github.com/chiehwun/LZ77_Encoder_Decoder.git,2022-04-14 03:04:43+00:00,LZ77 is a lossless data compression algorithm.,chiehwun/LZ77_Encoder_Decoder,Verilog,LZ77_Encoder_Decoder,8599,2,2024-01-15 16:06:34+00:00,0
14962,476793163,https://github.com/hakatu/montpro.git,2022-04-01 16:25:35+00:00,Montgomery Multiply,hakatu/montpro,Verilog,montpro,1247,2,2024-01-28 02:57:17+00:00,0
14963,480911364,https://github.com/Li-Yueting/aloe-sky130.git,2022-04-12 17:34:47+00:00,,Li-Yueting/aloe-sky130,Verilog,aloe-sky130,219588,2,2024-09-23 04:23:49+00:00,0
14964,482296975,https://github.com/Tsai-Cheng-Hong/Verilog-TSRI_Lab.git,2022-04-16 15:55:48+00:00,2021年2月3日~2021年2月5日參加晶片設計課程-Verilog的作業,Tsai-Cheng-Hong/Verilog-TSRI_Lab,Verilog,Verilog-TSRI_Lab,21,2,2024-04-15 12:40:02+00:00,0
14965,481608746,https://github.com/mattvenn/zero_to_asic_mpw6-5c.git,2022-04-14 13:09:12+00:00,,mattvenn/zero_to_asic_mpw6-5c,Verilog,zero_to_asic_mpw6-5c,96315,2,2022-06-06 08:08:14+00:00,0
14966,480040464,https://github.com/Hanley-Yao/video_sim.git,2022-04-10 14:22:27+00:00,这是一个基本没用的图像仿真平台,Hanley-Yao/video_sim,Verilog,video_sim,2504,2,2024-10-19 17:55:24+00:00,0
14967,481141105,https://github.com/yuyuranium/fpga-hw3.git,2022-04-13 08:52:12+00:00,Homework 3 of FPGA design,yuyuranium/fpga-hw3,Verilog,fpga-hw3,2271,2,2022-04-26 05:35:45+00:00,0
14968,479253701,https://github.com/GK3077/SRAM.git,2022-04-08 05:17:10+00:00,Verilog code for designing SRAM,GK3077/SRAM,Verilog,SRAM,3,2,2024-01-30 16:56:31+00:00,0
14969,480770493,https://github.com/WeiDaZhang/qspi_flash_program_via_uart.git,2022-04-12 10:57:52+00:00,,WeiDaZhang/qspi_flash_program_via_uart,Verilog,qspi_flash_program_via_uart,1755,2,2024-07-26 05:31:11+00:00,0
14970,477985021,https://github.com/alirezahabib/sut-dsdl.git,2022-04-05 05:17:53+00:00,"Digital Systems Design Lab, Sharif University of Technology Fall 2022",alirezahabib/sut-dsdl,Verilog,sut-dsdl,11771,2,2024-04-01 12:53:46+00:00,0
14971,475432092,https://github.com/EoyoeS/-.git,2022-03-29 12:27:00+00:00,步进电机脉冲分配器,EoyoeS/-,Verilog,-,96,2,2023-10-05 06:51:16+00:00,0
14972,475013584,https://github.com/Howard-Liang/Verilog-RISC-V-Processor.git,2022-03-28 13:26:26+00:00,,Howard-Liang/Verilog-RISC-V-Processor,Verilog,Verilog-RISC-V-Processor,119,2,2022-06-03 13:22:26+00:00,0
14973,477302574,https://github.com/FlorianFrank/SPECK_Cipher_Verilog.git,2022-04-03 10:07:49+00:00,Variable SPECK cipher implementation in Verilog.,FlorianFrank/SPECK_Cipher_Verilog,Verilog,SPECK_Cipher_Verilog,5940,2,2023-06-28 08:26:55+00:00,0
14974,477349159,https://github.com/alirezahabib/sut-dsd.git,2022-04-03 13:26:25+00:00,"Digital Systems Design, Sharif University of Technology Fall 2022, Instructor: Dr. Amin Foshati",alirezahabib/sut-dsd,Verilog,sut-dsd,5818,2,2024-04-01 12:52:51+00:00,0
14975,477451945,https://github.com/ZXMicroJack/sam-coupe.git,2022-04-03 20:01:39+00:00,,ZXMicroJack/sam-coupe,Verilog,sam-coupe,201,2,2024-07-17 06:08:19+00:00,2
14976,481701647,https://github.com/drkntz/QAM_demapper.git,2022-04-14 18:01:10+00:00,Hard decision QAM demapper written in Verilog for FPGA,drkntz/QAM_demapper,Verilog,QAM_demapper,1467,2,2024-02-21 02:10:00+00:00,0
14977,482159501,https://github.com/avnger5/Hadamard_transform-verilog.git,2022-04-16 04:57:44+00:00,Verilog implementation of hadamard transform,avnger5/Hadamard_transform-verilog,Verilog,Hadamard_transform-verilog,16,1,2022-05-20 08:12:19+00:00,0
14978,478999762,https://github.com/Rishabh-zhcet/Verilog-code-solutions-of-problems-at-HDL-bits.git,2022-04-07 13:34:36+00:00,This repository contains the solutions of Verilog problems on HDL BIts platform.,Rishabh-zhcet/Verilog-code-solutions-of-problems-at-HDL-bits,Verilog,Verilog-code-solutions-of-problems-at-HDL-bits,149,1,2023-01-15 04:36:29+00:00,0
14979,476652431,https://github.com/Chiragadiga/Motion_Estimator_28nm.git,2022-04-01 09:16:02+00:00,Design of RTL to GDS2 layout for ME with 15 FPS for 8 bit gray-scale coded pictures with Reference block of 16X16 px and search window of 32X32 px,Chiragadiga/Motion_Estimator_28nm,Verilog,Motion_Estimator_28nm,12293,1,2022-05-24 22:49:57+00:00,0
14980,477154519,https://github.com/BenCrespoDuke/ECE-350-Final-Project.git,2022-04-02 19:40:16+00:00,,BenCrespoDuke/ECE-350-Final-Project,Verilog,ECE-350-Final-Project,7512,1,2022-04-10 05:44:26+00:00,0
14981,478243883,https://github.com/ChristianKamps/Bitcoin_Miner_FPGA.git,2022-04-05 18:00:39+00:00,Bitcoin Miner Implemented on an FPGA,ChristianKamps/Bitcoin_Miner_FPGA,Verilog,Bitcoin_Miner_FPGA,39,1,2022-04-05 21:54:00+00:00,1
14982,479844313,https://github.com/logesh1000/Hardware-Trojan-Detection-using-Evolutionalry-Algorithms.git,2022-04-09 21:10:53+00:00,,logesh1000/Hardware-Trojan-Detection-using-Evolutionalry-Algorithms,Verilog,Hardware-Trojan-Detection-using-Evolutionalry-Algorithms,3500,1,2023-04-30 10:34:16+00:00,1
14983,477621943,https://github.com/GK3077/DigitalClock.git,2022-04-04 08:58:05+00:00,,GK3077/DigitalClock,Verilog,DigitalClock,5,1,2022-04-08 05:27:40+00:00,0
14984,480064159,https://github.com/dhiptmc/ic-contest.git,2022-04-10 15:49:19+00:00,Practices for previous contests,dhiptmc/ic-contest,Verilog,ic-contest,7547,1,2024-03-20 06:57:38+00:00,0
14985,482158033,https://github.com/01fe20bec426/canny-edge-detection-course-project-.git,2022-04-16 04:49:09+00:00,,01fe20bec426/canny-edge-detection-course-project-,Verilog,canny-edge-detection-course-project-,1161,1,2024-08-24 22:41:25+00:00,1
14986,479840200,https://github.com/yolanda10202/CS152A_lab1.git,2022-04-09 20:47:54+00:00,,yolanda10202/CS152A_lab1,Verilog,CS152A_lab1,111,1,2022-04-09 20:50:09+00:00,0
14987,479628258,https://github.com/C-Vaishnavi/LBIST.git,2022-04-09 05:29:57+00:00,,C-Vaishnavi/LBIST,Verilog,LBIST,1694,1,2023-04-12 00:26:19+00:00,0
14988,482057118,https://github.com/PatrickCPE/CPE-CPU.git,2022-04-15 18:58:44+00:00,RV32I Softcore,PatrickCPE/CPE-CPU,Verilog,CPE-CPU,19382,1,2022-04-23 21:27:11+00:00,0
14989,480991915,https://github.com/JerryHui96/FP_MAC.git,2022-04-12 22:27:55+00:00,Floating_Point Multiply-Accumulate,JerryHui96/FP_MAC,Verilog,FP_MAC,8,1,2022-09-13 06:42:37+00:00,0
14990,476388035,https://github.com/MasterPu2020/Coast_ISC_SoC.git,2022-03-31 16:25:36+00:00,"The final design, SoC, based on Coast ISC",MasterPu2020/Coast_ISC_SoC,Verilog,Coast_ISC_SoC,36,1,2022-04-05 07:33:01+00:00,0
14991,478240019,https://github.com/xunthi2710/MD5_FPGA_HK212.git,2022-04-05 17:48:55+00:00,Làm và đánh giá giải thuật MD5 và testbench,xunthi2710/MD5_FPGA_HK212,Verilog,MD5_FPGA_HK212,15046,1,2022-04-05 18:20:32+00:00,0
14992,478139225,https://github.com/GMUCERG/SABER-SCA.git,2022-04-05 13:23:36+00:00,,GMUCERG/SABER-SCA,Verilog,SABER-SCA,123,1,2022-04-27 09:25:12+00:00,0
14993,475150805,https://github.com/Adarsh275/Project-Booths-Multiplier.git,2022-03-28 19:30:59+00:00,,Adarsh275/Project-Booths-Multiplier,Verilog,Project-Booths-Multiplier,672,1,2023-01-16 15:38:09+00:00,0
14994,480824722,https://github.com/hardik-01/DES-Verilog.git,2022-04-12 13:34:52+00:00,Light-weight DES (Data encryption standard) algorithm using Verilog ,hardik-01/DES-Verilog,Verilog,DES-Verilog,13,1,2024-08-09 22:47:09+00:00,0
14995,479336550,https://github.com/sanguinius121/CIC-filter-FPGA.git,2022-04-08 09:57:25+00:00,,sanguinius121/CIC-filter-FPGA,Verilog,CIC-filter-FPGA,1,1,2024-06-18 22:18:00+00:00,0
14996,478542593,https://github.com/Piccabo0/Basys3-FPGA.git,2022-04-06 12:07:32+00:00,大二夏季学期课设开发,Piccabo0/Basys3-FPGA,Verilog,Basys3-FPGA,5701,1,2024-10-14 15:15:29+00:00,0
14997,478079506,https://github.com/patwarind/OBS_algorithm_for_Multiplication.git,2022-04-05 10:31:00+00:00,Implementation of LEVEL-4 Overlap free karatsuba Based multiplication Strategy (OBS) Algorithm for polynomial multiplication i.e. Finite field multiplier,patwarind/OBS_algorithm_for_Multiplication,Verilog,OBS_algorithm_for_Multiplication,101,1,2023-11-10 12:47:03+00:00,0
14998,476151050,https://github.com/tyxiumud/Interface-Verilog.git,2022-03-31 04:33:09+00:00,,tyxiumud/Interface-Verilog,Verilog,Interface-Verilog,20,1,2022-12-12 05:39:42+00:00,0
14999,479399969,https://github.com/lwx270901/Project-LSI.git,2022-04-08 13:23:43+00:00,,lwx270901/Project-LSI,Verilog,Project-LSI,2635,1,2022-04-08 13:29:26+00:00,0
15000,478925159,https://github.com/lwx270901/TRAffic.git,2022-04-07 09:57:29+00:00,,lwx270901/TRAffic,Verilog,TRAffic,7,1,2022-04-09 01:46:32+00:00,0
15001,477863981,https://github.com/yolanda10202/CS152A_lab0.git,2022-04-04 20:33:30+00:00,,yolanda10202/CS152A_lab0,Verilog,CS152A_lab0,15,1,2022-04-06 17:12:55+00:00,0
15002,476672453,https://github.com/bearice/tiny_mcu.git,2022-04-01 10:19:30+00:00,"A tiny little 16bit risc mcu and other things, just my verilog playground",bearice/tiny_mcu,Verilog,tiny_mcu,1077,1,2023-08-13 14:40:35+00:00,0
15003,477239693,https://github.com/ce31062/Arty_S7-50_programming-book.git,2022-04-03 04:43:21+00:00,,ce31062/Arty_S7-50_programming-book,Verilog,Arty_S7-50_programming-book,36,1,2022-05-30 06:29:23+00:00,0
15004,476296842,https://github.com/Ling-YangHui/AyaTsuki.git,2022-03-31 12:31:16+00:00,,Ling-YangHui/AyaTsuki,Verilog,AyaTsuki,156,1,2022-04-06 06:58:58+00:00,0
15005,478092938,https://github.com/chuliang007/BM_MAC.git,2022-04-05 11:13:35+00:00,,chuliang007/BM_MAC,Verilog,BM_MAC,24,1,2024-04-29 03:41:08+00:00,0
15006,479532419,https://github.com/DouglasWWolf/verilog_library.git,2022-04-08 20:40:03+00:00,Library of handy verilog modules,DouglasWWolf/verilog_library,Verilog,verilog_library,142,1,2024-05-08 13:32:45+00:00,2
15007,482132588,https://github.com/vinaibirbal/RICS-V_Processor_Verilog.git,2022-04-16 02:12:45+00:00,Simplified RICS-V processor architecture with pipelining implemented in Verilog,vinaibirbal/RICS-V_Processor_Verilog,Verilog,RICS-V_Processor_Verilog,26,1,2022-07-31 21:21:04+00:00,0
15008,476230864,https://github.com/shawn110285/simpoint_openc910.git,2022-03-31 09:07:47+00:00,"modified openc910 for the simpoint purpose, some changess to the original openc910 git repo",shawn110285/simpoint_openc910,Verilog,simpoint_openc910,24387,1,2022-06-16 05:37:22+00:00,1
15009,481501107,https://github.com/yoonhyeonjoon/World-Of-ChiselScala.git,2022-04-14 07:03:34+00:00,,yoonhyeonjoon/World-Of-ChiselScala,Verilog,World-Of-ChiselScala,27970,1,2024-03-19 05:19:11+00:00,8
15010,476695401,https://github.com/Tsai-Cheng-Hong/IEEE-754-Standard-64-bits-Floating-point-multiplication-.git,2022-04-01 11:37:55+00:00,IEEE 754 Standard(64-bits Floating point multiplication) 浮點數乘法 完成階段:Post-Layout,Tsai-Cheng-Hong/IEEE-754-Standard-64-bits-Floating-point-multiplication-,Verilog,IEEE-754-Standard-64-bits-Floating-point-multiplication-,10,1,2022-04-03 08:06:55+00:00,0
15011,482000007,https://github.com/mirashanouda/RISC_V_Processor.git,2022-04-15 15:22:17+00:00,,mirashanouda/RISC_V_Processor,Verilog,RISC_V_Processor,16,1,2023-05-03 11:23:49+00:00,0
15012,478142321,https://github.com/DuBirdFly/OV5640.git,2022-04-05 13:31:04+00:00,有关OV5640的相关工程,DuBirdFly/OV5640,Verilog,OV5640,69509,1,2024-06-06 06:20:35+00:00,0
15013,479223312,https://github.com/DevAakarsh/Design-and-Analysis-of-Approximate-4-2-Compressors-for-High-Accuracy-Multipliers.git,2022-04-08 02:55:49+00:00,,DevAakarsh/Design-and-Analysis-of-Approximate-4-2-Compressors-for-High-Accuracy-Multipliers,Verilog,Design-and-Analysis-of-Approximate-4-2-Compressors-for-High-Accuracy-Multipliers,792,1,2022-11-14 06:42:36+00:00,0
15014,475302439,https://github.com/MingXii/High-speed-UDP-transport-protocol.git,2022-03-29 06:04:21+00:00,,MingXii/High-speed-UDP-transport-protocol,Verilog,High-speed-UDP-transport-protocol,905,1,2023-07-18 12:13:30+00:00,1
15015,475835544,https://github.com/som0305/2023_bootcamp.git,2022-03-30 10:51:08+00:00,Config files for my GitHub profile.,som0305/2023_bootcamp,Verilog,2023_bootcamp,255,1,2023-08-01 06:57:29+00:00,0
15016,477973552,https://github.com/GK3077/Memmory-Circuit.git,2022-04-05 04:25:27+00:00,,GK3077/Memmory-Circuit,Verilog,Memmory-Circuit,5,1,2022-10-10 15:05:08+00:00,0
15017,479731066,https://github.com/SandaMura/Proiect_FPU_OC.git,2022-04-09 13:14:54+00:00,Floating Point Unit - implement new operation,SandaMura/Proiect_FPU_OC,Verilog,Proiect_FPU_OC,161347,1,2022-04-29 20:13:59+00:00,0
15018,475256824,https://github.com/YandouC/YandouC.git,2022-03-29 02:49:16+00:00,Config files for my GitHub profile.,YandouC/YandouC,Verilog,YandouC,7007,1,2022-07-31 06:48:54+00:00,0
15019,477903816,https://github.com/FaheemQuazi/SegmentRunner.git,2022-04-04 23:08:47+00:00,ECE 5440 Final Class Project - Gravity Guy on 7-segment displays,FaheemQuazi/SegmentRunner,Verilog,SegmentRunner,83324,1,2022-08-26 17:23:46+00:00,0
15020,479815087,https://github.com/jonnnhhh/SeniorProject_Rubix_cube.git,2022-04-09 18:45:08+00:00,,jonnnhhh/SeniorProject_Rubix_cube,Verilog,SeniorProject_Rubix_cube,34,1,2022-04-18 23:03:05+00:00,0
15021,482273039,https://github.com/krz-max/ComputerOrganization.git,2022-04-16 14:18:21+00:00,[NYCU 2021 Spring] Computer Organization,krz-max/ComputerOrganization,Verilog,ComputerOrganization,9410,1,2024-07-18 17:15:04+00:00,0
15022,478669958,https://github.com/DerryL7889/Verilog-TicTacToe.git,2022-04-06 17:54:52+00:00,,DerryL7889/Verilog-TicTacToe,Verilog,Verilog-TicTacToe,17967,1,2022-04-08 04:23:44+00:00,0
15023,476043074,https://github.com/gqmv/projeto-infrahard.git,2022-03-30 20:36:00+00:00,,gqmv/projeto-infrahard,Verilog,projeto-infrahard,1398,1,2022-12-17 17:10:42+00:00,0
15024,477301092,https://github.com/SathwikKKunder/Verilog-Codes.git,2022-04-03 10:01:03+00:00,"Verilog implementation Basic Gates, Combinational & Sequential circuits, FSM etc",SathwikKKunder/Verilog-Codes,Verilog,Verilog-Codes,75,1,2022-04-03 10:22:37+00:00,0
15025,479232590,https://github.com/ChiangHaoWei/AESHA3.git,2022-04-08 03:36:24+00:00,,ChiangHaoWei/AESHA3,Verilog,AESHA3,14369,1,2022-04-19 17:41:05+00:00,0
15026,481427186,https://github.com/wshuangge/verilog-tic-tac-toe.git,2022-04-14 01:29:44+00:00,,wshuangge/verilog-tic-tac-toe,Verilog,verilog-tic-tac-toe,1754,1,2023-07-07 16:21:01+00:00,0
15027,479514397,https://github.com/amirhbv/CAD-CA1.git,2022-04-08 19:27:55+00:00,Computer-aided Design CA1,amirhbv/CAD-CA1,Verilog,CAD-CA1,7,1,2024-04-01 13:17:37+00:00,0
15028,481297121,https://github.com/dilipboidya/buck-converter.git,2022-04-13 16:43:56+00:00,,dilipboidya/buck-converter,Verilog,buck-converter,13811,1,2022-06-28 09:45:29+00:00,0
15029,482181221,https://github.com/mk1057493329/RaveNOCVerilog.git,2022-04-16 06:59:56+00:00,ravenoc project changed from System Verilog to Verilog to  be  simulated in Xilinx ISE,mk1057493329/RaveNOCVerilog,,RaveNOCVerilog,2667,1,2023-05-31 07:16:22+00:00,0
15030,475417209,https://github.com/Howard-Liang/ICDC2019_grad_cell_based.git,2022-03-29 11:45:36+00:00,,Howard-Liang/ICDC2019_grad_cell_based,Verilog,ICDC2019_grad_cell_based,379,1,2022-05-25 11:53:54+00:00,0
15031,476340678,https://github.com/Ritvik1605/RISC_pipelining.git,2022-03-31 14:24:33+00:00,32 -bit RISC (Reduced Instruction Set Computer) processor using XILINX Tool for embedded and portable applications.,Ritvik1605/RISC_pipelining,Verilog,RISC_pipelining,1434,1,2022-04-17 06:21:42+00:00,0
15032,481307378,https://github.com/elec-tra/RISC_V_Processor.git,2022-04-13 17:14:32+00:00,Design of RISC V Processor,elec-tra/RISC_V_Processor,Verilog,RISC_V_Processor,45329,1,2024-08-19 14:32:13+00:00,1
15033,478972400,https://github.com/ZQAYRA/Gigabit-Ethernet.git,2022-04-07 12:20:57+00:00,基于 UDP 协议的千兆以太网视频外挂ddr3存储并hdmi显示和心率数据传输 ,ZQAYRA/Gigabit-Ethernet,,Gigabit-Ethernet,386,1,2023-07-29 16:32:54+00:00,1
15034,479397755,https://github.com/lwx270901/LockDoor.git,2022-04-08 13:17:09+00:00,,lwx270901/LockDoor,Verilog,LockDoor,14,1,2022-04-08 13:28:56+00:00,0
15035,481370050,https://github.com/MichaelRogerGarrity/FPGA-Mario.git,2022-04-13 20:49:26+00:00,,MichaelRogerGarrity/FPGA-Mario,Verilog,FPGA-Mario,278507,1,2022-07-11 03:57:25+00:00,0
15036,481443415,https://github.com/sohammjkr/ECE-385-Final-Project--Bomberman.git,2022-04-14 02:43:51+00:00,ECE 385 SP22 Final Project,sohammjkr/ECE-385-Final-Project--Bomberman,Verilog,ECE-385-Final-Project--Bomberman,2078,1,2022-07-29 21:36:06+00:00,0
15037,481518268,https://github.com/hnkfyzh/Ultrasonic-suspension.git,2022-04-14 08:02:06+00:00,,hnkfyzh/Ultrasonic-suspension,Verilog,Ultrasonic-suspension,96376,1,2024-07-23 09:41:15+00:00,0
15038,478736139,https://github.com/cdrewes/Tunable-TDC.git,2022-04-06 21:43:11+00:00,,cdrewes/Tunable-TDC,Verilog,Tunable-TDC,10030,1,2024-04-09 12:19:58+00:00,0
15039,480982487,https://github.com/mahesh3097/recon-neuro.git,2022-04-12 21:46:12+00:00,"git repository for the project ""Reconfigurable Approach to Neuromorphic Hardware""",mahesh3097/recon-neuro,Verilog,recon-neuro,9360,1,2024-05-22 11:38:57+00:00,0
15040,478557691,https://github.com/QiaoHui7/hdlbits_solution.git,2022-04-06 12:49:36+00:00,hdlbits solution for free~,QiaoHui7/hdlbits_solution,Verilog,hdlbits_solution,12,1,2024-06-23 07:00:05+00:00,1
15041,481442409,https://github.com/wove2006/sata_controller.git,2022-04-14 02:39:33+00:00,,wove2006/sata_controller,Verilog,sata_controller,1804,1,2023-09-14 03:14:02+00:00,0
15042,477502690,https://github.com/sprout-uci/pfb.git,2022-04-04 00:35:53+00:00,Privacy-from-Birth: Protecting Sensed Data from Malicious Sensors with VERSA,sprout-uci/pfb,Verilog,pfb,17279,1,2022-05-13 04:57:21+00:00,0
15043,479411896,https://github.com/lwx270901/DigitalClock.git,2022-04-08 13:58:47+00:00,,lwx270901/DigitalClock,Verilog,DigitalClock,3,1,2022-04-08 14:03:57+00:00,0
15044,481952562,https://github.com/chairaudio/SMC22-FPGA-accelerated-PD.git,2022-04-15 12:33:05+00:00,"source code for the paper ""FPGA-accelerated Real-Time Audio in Pure Data"" ",chairaudio/SMC22-FPGA-accelerated-PD,Verilog,SMC22-FPGA-accelerated-PD,1595,1,2022-07-15 08:13:32+00:00,1
15045,479224654,https://github.com/animeshtiw/Design-and-Analysis-of-Approximate-4-2-Compressors-for-High--Accuracy-Multipliers.git,2022-04-08 03:01:27+00:00,,animeshtiw/Design-and-Analysis-of-Approximate-4-2-Compressors-for-High--Accuracy-Multipliers,Verilog,Design-and-Analysis-of-Approximate-4-2-Compressors-for-High--Accuracy-Multipliers,790,1,2022-11-11 05:45:09+00:00,0
15046,475398505,https://github.com/jiangaihui75/Riffa_PCIE2.0X2_Share_desktop.git,2022-03-29 10:50:44+00:00,,jiangaihui75/Riffa_PCIE2.0X2_Share_desktop,Verilog,Riffa_PCIE2.0X2_Share_desktop,1489,1,2024-07-08 10:08:04+00:00,0
15047,474834075,https://github.com/mjalvar/ucr-verif-public.git,2022-03-28 03:38:51+00:00,,mjalvar/ucr-verif-public,Verilog,ucr-verif-public,28062,1,2022-06-21 05:55:55+00:00,1
15048,475031893,https://github.com/gzzyyxh/riscv-core_temp.git,2022-03-28 14:10:54+00:00,,gzzyyxh/riscv-core_temp,Verilog,riscv-core_temp,647882,1,2022-05-01 11:01:17+00:00,0
15049,479107091,https://github.com/parimalp/FPGA-Design-Flow-using-Vivado.git,2022-04-07 18:38:55+00:00,,parimalp/FPGA-Design-Flow-using-Vivado,Verilog,FPGA-Design-Flow-using-Vivado,140815,1,2022-04-12 19:59:05+00:00,0
15050,479216304,https://github.com/john-bush/tron.git,2022-04-08 02:25:26+00:00,Tron game implemented for Nexys4 FPGA in Verilog,john-bush/tron,Verilog,tron,19,1,2022-12-10 10:28:37+00:00,0
15051,478570558,https://github.com/farhan2077/verilog.git,2022-04-06 13:23:41+00:00,Verilog codes for various RTL designs,farhan2077/verilog,Verilog,verilog,9,1,2022-09-17 05:43:30+00:00,0
15052,477302953,https://github.com/Vinaysahotra/evm_verilog.git,2022-04-03 10:09:31+00:00,project related to Electronic voting machine using verilog language in vivado ,Vinaysahotra/evm_verilog,Verilog,evm_verilog,173,1,2024-04-14 16:18:56+00:00,0
15053,477915257,https://github.com/benitoss/ZXUno_Altera.git,2022-04-05 00:04:10+00:00,ZXUno port for Altera Boards,benitoss/ZXUno_Altera,Verilog,ZXUno_Altera,19908,1,2024-09-08 13:38:43+00:00,4
15054,475846343,https://github.com/Yxd-1/HUST_Digital.git,2022-03-30 11:24:25+00:00,华中科技大学数电实验，数字钟，数码管，三八线译码器，都有注释和引脚文件,Yxd-1/HUST_Digital,Verilog,HUST_Digital,15,1,2024-09-19 00:06:34+00:00,0
15055,479617590,https://github.com/COMPUBRODY/fir_filter.git,2022-04-09 04:29:22+00:00,fir filter described in Verilog,COMPUBRODY/fir_filter,Verilog,fir_filter,90,1,2024-07-26 18:05:20+00:00,0
15056,477259086,https://github.com/shahaojie/FPGA.git,2022-04-03 06:37:31+00:00,,shahaojie/FPGA,Verilog,FPGA,454,1,2022-04-12 06:06:11+00:00,0
15057,476149208,https://github.com/58191554/CSC3050_P3.git,2022-03-31 04:24:22+00:00,,58191554/CSC3050_P3,Verilog,CSC3050_P3,308,1,2022-11-13 14:51:41+00:00,0
15058,476652603,https://github.com/nimamaguale/hw2.git,2022-04-01 09:16:42+00:00,,nimamaguale/hw2,Verilog,hw2,6,1,2022-04-18 06:29:42+00:00,0
15059,477268444,https://github.com/Jerpin/8-bit-ALU.git,2022-04-03 07:26:16+00:00,,Jerpin/8-bit-ALU,Verilog,8-bit-ALU,5,1,2022-04-03 07:34:22+00:00,0
15060,478575342,https://github.com/JRRL157/FFT12.git,2022-04-06 13:36:27+00:00,Just a little implementation of a FFT(Fast Fourier Transform) in Verilog for real vectors of length 12.,JRRL157/FFT12,Verilog,FFT12,3,1,2022-05-20 08:35:25+00:00,0
15061,482327851,https://github.com/OfekBenAtar/Hackathon_1st_Place.git,2022-04-16 18:11:43+00:00,FPGA Hackathon with RISC-V processor for computational acceleration. ,OfekBenAtar/Hackathon_1st_Place,Verilog,Hackathon_1st_Place,80806,1,2024-03-09 07:36:14+00:00,0
15062,480034715,https://github.com/U1ltra/cuhksz_csc3050.git,2022-04-10 14:01:51+00:00,,U1ltra/cuhksz_csc3050,Verilog,cuhksz_csc3050,4694,1,2023-10-14 19:18:48+00:00,0
15063,476687475,https://github.com/Tsai-Cheng-Hong/Verilog-Advanced.git,2022-04-01 11:10:57+00:00,Verilog-Advanced,Tsai-Cheng-Hong/Verilog-Advanced,Verilog,Verilog-Advanced,25,1,2022-04-01 11:34:34+00:00,0
15064,476887360,https://github.com/The-OpenROAD-Project/actions-test.git,2022-04-01 22:41:09+00:00,,The-OpenROAD-Project/actions-test,Verilog,actions-test,31,1,2023-01-31 19:42:31+00:00,2
15065,476835043,https://github.com/tamojeetroychowdhury/SSP-Mini-Project.git,2022-04-01 18:50:30+00:00,Mini project circuit code in Verilog,tamojeetroychowdhury/SSP-Mini-Project,Verilog,SSP-Mini-Project,850,1,2024-04-04 04:29:05+00:00,0
15066,478873240,https://github.com/HarshadUgale5/IITB_RISC_2022.git,2022-04-07 07:26:21+00:00,"IITB-RISC is a 16-bit very simple computer developed for the teaching that is based on the Little Computer Architecture. The IITB-RISC-22 is a 16-bit computer system with 8 registers. It follows the standard 6 stage pipelines (Instruction fetch, instruction decode, register read, execute, memory access, and write back).",HarshadUgale5/IITB_RISC_2022,Verilog,IITB_RISC_2022,378,1,2022-08-18 09:33:03+00:00,0
15067,478759198,https://github.com/trevortaulien/HDLBits_Solutions.git,2022-04-06 23:29:56+00:00,Solutions to the Verilog problems found at https://hdlbits.01xz.net/,trevortaulien/HDLBits_Solutions,Verilog,HDLBits_Solutions,54,1,2022-07-15 15:26:59+00:00,0
15068,481220208,https://github.com/tejsudarshan/4-Request_RoundRobinArbiter.git,2022-04-13 13:06:14+00:00,,tejsudarshan/4-Request_RoundRobinArbiter,Verilog,4-Request_RoundRobinArbiter,79,1,2023-06-20 03:12:54+00:00,0
15069,481850155,https://github.com/Mayank-Parasar/verilog-course-code.git,2022-04-15 05:41:45+00:00,,Mayank-Parasar/verilog-course-code,Verilog,verilog-course-code,33119,1,2024-07-09 10:34:47+00:00,1
15070,486879693,https://github.com/openasic-org/xkISP.git,2022-04-29 07:34:29+00:00,xkISP：Xinkai ISP IP Core (HLS),openasic-org/xkISP,Verilog,xkISP,14096,241,2024-10-24 15:19:38+00:00,102
15071,487368446,https://github.com/michaelehab/AES-Verilog.git,2022-04-30 19:52:31+00:00,"Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL",michaelehab/AES-Verilog,Verilog,AES-Verilog,9149,79,2024-10-25 03:49:11+00:00,20
15072,487455827,https://github.com/gzzyyxh/Quafu.git,2022-05-01 05:43:15+00:00,A small SoC with a pipeline 32-bit RISC-V CPU.,gzzyyxh/Quafu,Verilog,Quafu,514,61,2024-09-25 01:11:10+00:00,2
15073,484724335,https://github.com/MiSTer-devel/C128_MiSTer.git,2022-04-23 11:10:08+00:00,,MiSTer-devel/C128_MiSTer,Verilog,C128_MiSTer,142165,41,2024-10-24 09:37:30+00:00,8
15074,484765589,https://github.com/pthalin/video_lag_tester.git,2022-04-23 14:11:36+00:00,A low cost HDMI video lag tester.,pthalin/video_lag_tester,Verilog,video_lag_tester,2782,39,2024-04-03 17:25:50+00:00,3
15075,482299283,https://github.com/MikeS11/MiSTerFPGA_YC_Encoder.git,2022-04-16 16:05:31+00:00,All work releated to the YC / NTSC & PAL Encoder for MiSTerFPGA,MikeS11/MiSTerFPGA_YC_Encoder,Verilog,MiSTerFPGA_YC_Encoder,409683,33,2024-03-04 07:20:00+00:00,4
15076,487981411,https://github.com/christoph-weiser/mpw6.git,2022-05-02 20:27:54+00:00,submission repository for efabless mpw6 shuttle,christoph-weiser/mpw6,Verilog,mpw6,45403,30,2024-08-20 04:56:14+00:00,5
15077,482940924,https://github.com/dh219/DSTB.git,2022-04-18 17:45:35+00:00,David's ST Booster,dh219/DSTB,Verilog,DSTB,1085,28,2024-06-27 15:38:32+00:00,3
15078,484316225,https://github.com/briansune/Delta-Sigma-DAC-Verilog.git,2022-04-22 06:08:55+00:00,Delta Sigma DAC FPGA,briansune/Delta-Sigma-DAC-Verilog,Verilog,Delta-Sigma-DAC-Verilog,2915,28,2024-09-28 20:20:16+00:00,5
15079,485378531,https://github.com/BambooWhispering/FPGA-image-simulation.git,2022-04-25 13:15:52+00:00,FPGA图像处理仿真平台,BambooWhispering/FPGA-image-simulation,Verilog,FPGA-image-simulation,8733,25,2024-10-23 12:05:59+00:00,3
15080,487568919,https://github.com/suisuisi/basic_systemverilog.git,2022-05-01 15:13:07+00:00,Must-have verilog systemverilog modules,suisuisi/basic_systemverilog,Verilog,basic_systemverilog,15051,25,2024-10-16 12:28:49+00:00,9
15081,486408114,https://github.com/luogantt/verilog-demo.git,2022-04-28 01:39:47+00:00,,luogantt/verilog-demo,Verilog,verilog-demo,21020,20,2024-08-14 12:34:28+00:00,9
15082,483905139,https://github.com/tancheng/VectorCGRA.git,2022-04-21 04:28:17+00:00,CGRA framework with vectorization support.,tancheng/VectorCGRA,Verilog,VectorCGRA,436,18,2024-09-13 21:46:43+00:00,9
15083,485247713,https://github.com/ee-uet/UETRV_ESoC.git,2022-04-25 06:24:19+00:00,,ee-uet/UETRV_ESoC,Verilog,UETRV_ESoC,211852,17,2022-08-19 10:35:21+00:00,6
15084,486532901,https://github.com/txzing/modbus_crc_verilog.git,2022-04-28 09:41:27+00:00,FPGA纯逻辑实现modbus通信,txzing/modbus_crc_verilog,Verilog,modbus_crc_verilog,41638,14,2024-09-21 02:00:47+00:00,4
15085,482470447,https://github.com/shobro/ACLA.git,2022-04-17 08:40:01+00:00,Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction,shobro/ACLA,Verilog,ACLA,49,12,2024-08-29 06:19:11+00:00,2
15086,482925036,https://github.com/sgauthamr2001/FPGA_Genome_Alignment.git,2022-04-18 16:55:17+00:00,Hardware Acceleration of Banded Smith-Waterman Algorithm on an FPGA using Systolic array based architecture.,sgauthamr2001/FPGA_Genome_Alignment,Verilog,FPGA_Genome_Alignment,3937,9,2024-09-30 18:47:20+00:00,3
15087,488650445,https://github.com/zona8815/Arbiter-PUF.git,2022-05-04 15:49:11+00:00,"Use Verilog to design Arbiter PUF, then do Floorplan to make inter-variation approach 50%. ",zona8815/Arbiter-PUF,Verilog,Arbiter-PUF,12,9,2024-09-10 11:24:11+00:00,0
15088,484149074,https://github.com/LGG1997/FPGA_TDC_1_0.git,2022-04-21 17:43:14+00:00,,LGG1997/FPGA_TDC_1_0,Verilog,FPGA_TDC_1_0,918,7,2024-06-27 10:20:58+00:00,1
15089,486118219,https://github.com/helium729/vigna.git,2022-04-27 08:58:12+00:00,A FPGA-friendly RISC-V RV32I Microcontroller core.,helium729/vigna,Verilog,vigna,71,6,2024-10-14 17:25:01+00:00,0
15090,486772262,https://github.com/JorgeMarinN/3LFCC_AC3E.git,2022-04-28 23:00:52+00:00,SSCS Chipathon 2022 project - DC-DC converter for space - AC3E/Valparaiso/Chile,JorgeMarinN/3LFCC_AC3E,Verilog,3LFCC_AC3E,59827,6,2023-05-05 18:05:10+00:00,3
15091,486588912,https://github.com/yuk1i/RealCPU.git,2022-04-28 12:40:02+00:00,,yuk1i/RealCPU,Verilog,RealCPU,661,5,2024-01-08 08:34:53+00:00,0
15092,483133500,https://github.com/momalab/CoFHEE.git,2022-04-19 07:03:11+00:00,,momalab/CoFHEE,Verilog,CoFHEE,5823,5,2024-09-09 13:35:48+00:00,1
15093,486847765,https://github.com/cyantangerine/EGO1-Multifunctional-Display.git,2022-04-29 05:24:36+00:00,"哈工大数字逻辑与数字系统设计大作业，Verilog，using Vivado, EGO1， see in https://www.bilibili.com/video/BV1gF411a7cx",cyantangerine/EGO1-Multifunctional-Display,Verilog,EGO1-Multifunctional-Display,6687,5,2024-09-29 12:28:36+00:00,4
15094,484732611,https://github.com/HaoClouds/APB2SPI.git,2022-04-23 11:49:17+00:00,Just for study,HaoClouds/APB2SPI,Verilog,APB2SPI,7,5,2024-01-21 06:53:34+00:00,0
15095,488204243,https://github.com/apahm/sata3.git,2022-05-03 12:37:43+00:00,,apahm/sata3,Verilog,sata3,23625,4,2024-09-13 15:28:04+00:00,0
15096,486035660,https://github.com/antonblanchard/microwatt-caravel.git,2022-04-27 03:46:24+00:00,,antonblanchard/microwatt-caravel,Verilog,microwatt-caravel,167916,4,2024-08-22 19:19:06+00:00,2
15097,483953789,https://github.com/jbilander/SF2000-FW.git,2022-04-21 07:42:02+00:00,Firmware for the Spitfire 2000 Amiga Accelerator,jbilander/SF2000-FW,Verilog,SF2000-FW,902,4,2023-07-25 13:37:49+00:00,1
15098,487703879,https://github.com/bjonnh/ulx3s-synth.git,2022-05-02 03:20:26+00:00,Playing with FPGAs to make a midi-synth,bjonnh/ulx3s-synth,Verilog,ulx3s-synth,766,4,2024-03-13 05:37:41+00:00,0
15099,484365677,https://github.com/Mr47121836/FPGA.git,2022-04-22 09:01:35+00:00,FPGA实现任意波形发生器,Mr47121836/FPGA,Verilog,FPGA,18031,4,2024-10-22 13:09:28+00:00,0
15100,487523047,https://github.com/griffin9k/ProDOS-NVRAMCard-CPLD.git,2022-05-01 11:47:12+00:00,ProDOS Flash Disk for Apple II,griffin9k/ProDOS-NVRAMCard-CPLD,Verilog,ProDOS-NVRAMCard-CPLD,6837,4,2023-10-25 07:14:56+00:00,1
15101,483337471,https://github.com/merledu/caravel_azadi_soc_iii_dft.git,2022-04-19 17:07:30+00:00,"This project is the extended version of Azadi-SoC, which includes all of the peripherals which were in Azadi-II and few more this time, which were not stable at the time of Azadi-II. The Azadi-III includes the following peripherals. PWM 2-Channel, OpenRAM 1KB x 4 for ICCM 1KB x 4 for DCCM Ibex core(named as brq_core) FPU (single-precision) TileLink (UL) UART QSPI SPI GPIOs Design Goals: Azadi-III is aimed to extend the base ibex core(RV32IMC) with a fully functional single precision floating point unit and RISCV compliant debug module for on chip debugging and some standard peripherals for communicating with other devices. all these modules will be interlinked using standard Tilelink Bus protocol. The project aims at adding DFT support to Caravel chip to enable post fabrication testing using Automatic Testing Equipment (ATE). Scan chain is applied to making a design testable , observable and controllable after it has been manufactured.",merledu/caravel_azadi_soc_iii_dft,Verilog,caravel_azadi_soc_iii_dft,343725,4,2024-04-18 03:34:06+00:00,0
15102,483472292,https://github.com/CallumMcDowell/P4P-41.git,2022-04-20 01:56:30+00:00,Extension to RISC-V ISA for an Application-Specific Resource-Scarce Soft-Core CNN Processor (2022),CallumMcDowell/P4P-41,Verilog,P4P-41,20951,4,2024-06-14 02:23:10+00:00,1
15103,486971245,https://github.com/brsf11/Posit-FMAU.git,2022-04-29 12:52:46+00:00,A multiple-precision vectorized fused multiply accumulate arithmetic unit for posit,brsf11/Posit-FMAU,Verilog,Posit-FMAU,100,4,2024-10-23 06:28:29+00:00,3
15104,485312426,https://github.com/icyqwq/CordicComputer_Chisel.git,2022-04-25 09:50:11+00:00,A cordic computer implement using chisel,icyqwq/CordicComputer_Chisel,Verilog,CordicComputer_Chisel,6362,4,2023-02-01 01:57:04+00:00,0
15105,486205026,https://github.com/Vincenzo-Petrolo/DLX-RISC-microprocessor.git,2022-04-27 13:31:22+00:00,DLX microprocessor described in VHDL for the Microelectronic Systems course @ Politecnico di Torino,Vincenzo-Petrolo/DLX-RISC-microprocessor,Verilog,DLX-RISC-microprocessor,153708,4,2024-01-01 15:57:32+00:00,2
15106,484675213,https://github.com/hsiangchengfun/2022_Spring_Computer_Organization.git,2022-04-23 07:13:38+00:00,,hsiangchengfun/2022_Spring_Computer_Organization,Verilog,2022_Spring_Computer_Organization,9628,3,2022-07-27 06:18:16+00:00,0
15107,485563044,https://github.com/lsammarone/open-puf.git,2022-04-25 23:11:37+00:00,An open source PUF IC in SKY130,lsammarone/open-puf,Verilog,open-puf,249588,3,2023-04-23 23:54:45+00:00,0
15108,483103797,https://github.com/zigzagson/ad9238_ethernet.git,2022-04-19 05:10:29+00:00,UESTC 攀登计划 项目一,zigzagson/ad9238_ethernet,Verilog,ad9238_ethernet,6627,3,2024-01-14 08:39:29+00:00,0
15109,487019044,https://github.com/Howard-Liang/Image-Processing-Filter.git,2022-04-29 15:19:51+00:00,,Howard-Liang/Image-Processing-Filter,Verilog,Image-Processing-Filter,6117,3,2022-09-09 08:47:39+00:00,0
15110,488053048,https://github.com/handsomehh/ZJU-Computer-organization.git,2022-05-03 02:19:56+00:00,"This contains some vivado projects about ZJU's computer Computer Organization.further more, there are pipeline cpu ,singal cpu, and cache.",handsomehh/ZJU-Computer-organization,Verilog,ZJU-Computer-organization,17738,3,2024-07-01 01:19:04+00:00,0
15111,485098867,https://github.com/r1cebank/alchitry-cu-utils.git,2022-04-24 17:50:04+00:00,Personal utilities for interfacing with Alchitry-Cu,r1cebank/alchitry-cu-utils,Verilog,alchitry-cu-utils,3,3,2024-10-15 14:28:38+00:00,1
15112,482966749,https://github.com/JulienOury/GenericSoC.git,2022-04-18 19:12:29+00:00,,JulienOury/GenericSoC,Verilog,GenericSoC,9335,3,2023-05-27 07:52:29+00:00,0
15113,485956830,https://github.com/W-Mai/xRV32I.git,2022-04-26 21:44:04+00:00,,W-Mai/xRV32I,Verilog,xRV32I,1650,3,2023-03-30 06:05:24+00:00,0
15114,484553918,https://github.com/mcejp/Poly94.git,2022-04-22 19:48:34+00:00,Yet another faux-retro game system,mcejp/Poly94,Verilog,Poly94,1550,3,2024-10-18 01:24:16+00:00,0
15115,484447894,https://github.com/DonMaestro/risc-v.git,2022-04-22 13:41:13+00:00,,DonMaestro/risc-v,Verilog,risc-v,1927,3,2022-10-17 18:21:05+00:00,0
15116,486907441,https://github.com/Kelvinthedrugger/AI-chip-.git,2022-04-29 09:08:51+00:00,This file contains assignment from the ai accelerator course in NCKU,Kelvinthedrugger/AI-chip-,Verilog,AI-chip-,364,3,2024-02-05 15:04:33+00:00,0
15117,484543204,https://github.com/cornell-ece5745/ece5745-tapeout.git,2022-04-22 19:03:53+00:00,,cornell-ece5745/ece5745-tapeout,Verilog,ece5745-tapeout,305204,3,2024-03-07 10:10:26+00:00,0
15118,483222110,https://github.com/Adi-SRAM25/GPS-Synchronised-Clock.git,2022-04-19 11:43:25+00:00,"Developed a reliable, GPS synchronized time-stamping methodology with sub-second precision. The necessary hardware layout was prepared on Xilinx Vivado in Verilog & programmed using Vitis. Validated the design using ZedBoard, and an onboard PLL-based clock was utilized to synchronize the GPS 1PPS signal.",Adi-SRAM25/GPS-Synchronised-Clock,Verilog,GPS-Synchronised-Clock,20,3,2024-03-11 02:36:53+00:00,0
15119,486812922,https://github.com/luoboQAQ/mips.git,2022-04-29 02:32:00+00:00,使用Verilog编写的单周期mipsCPU,luoboQAQ/mips,Verilog,mips,105,3,2024-09-23 23:49:47+00:00,0
15120,485075609,https://github.com/YasminTorki/CompArch_phase1.git,2022-04-24 16:10:55+00:00,,YasminTorki/CompArch_phase1,Verilog,CompArch_phase1,531,2,2023-05-10 10:49:53+00:00,0
15121,486471822,https://github.com/kamarajvlsi/ECC-Entity-Authentication.git,2022-04-28 06:24:26+00:00,"The proposed ECC processor performs single point multiplication of 256-bit in 1.2062ms with a maximum clock frequency of 192.5MHz, which provides 212.23kbps throughput and occupies 8.23k slices in Virtex-7 FPGA. Incorporating a pipeline in scalar multiplication improves the maximum clock frequency up to 15.12%, which reduces time consumption by 22.36%, which in turn increases the throughput by 22.36%. ",kamarajvlsi/ECC-Entity-Authentication,Verilog,ECC-Entity-Authentication,6,2,2023-12-08 13:02:36+00:00,0
15122,485484163,https://github.com/sharatkumarm/AMBA-APB-Codes.git,2022-04-25 18:15:05+00:00,APB protocol is being used to develop a dual port RAM (64 X 8) having one input data line and one output data line. This RAM would be act as APB slave which would be driven by a master present in the APB bridge. ,sharatkumarm/AMBA-APB-Codes,,AMBA-APB-Codes,1355,2,2024-07-13 07:31:03+00:00,0
15123,487031610,https://github.com/mattvenn/tapeout_100.git,2022-04-29 15:59:30+00:00,,mattvenn/tapeout_100,Verilog,tapeout_100,261834,2,2024-08-22 19:21:48+00:00,0
15124,483550722,https://github.com/VSDL22/Digital-System-Design-Basic.git,2022-04-20 07:25:57+00:00,,VSDL22/Digital-System-Design-Basic,Verilog,Digital-System-Design-Basic,11066,2,2022-04-29 00:22:49+00:00,0
15125,486666143,https://github.com/Jongbeom-IM/Verilog-bouncing-ball-Game.git,2022-04-28 16:17:09+00:00,"Verilog HDL, Zedboard",Jongbeom-IM/Verilog-bouncing-ball-Game,Verilog,Verilog-bouncing-ball-Game,2738,2,2024-05-27 04:43:46+00:00,0
15126,486639432,https://github.com/Scrawach/riscv.git,2022-04-28 14:59:02+00:00,Pipelined CPU microarchitecture RISC-V ISA RV32I.,Scrawach/riscv,Verilog,riscv,1209,2,2024-07-08 04:15:04+00:00,1
15127,485321082,https://github.com/VMnK-Run/vivado.git,2022-04-25 10:16:42+00:00,TJU 数字逻辑与数字系统实验,VMnK-Run/vivado,Verilog,vivado,8915,2,2024-05-09 13:00:55+00:00,0
15128,484215530,https://github.com/priyanka-raina/gcdunit_caravel_user_project.git,2022-04-21 21:53:30+00:00,,priyanka-raina/gcdunit_caravel_user_project,Verilog,gcdunit_caravel_user_project,52001,2,2022-10-17 07:22:56+00:00,0
15129,482296975,https://github.com/Tsai-Cheng-Hong/Verilog-TSRI_Lab.git,2022-04-16 15:55:48+00:00,2021年2月3日~2021年2月5日參加晶片設計課程-Verilog的作業,Tsai-Cheng-Hong/Verilog-TSRI_Lab,Verilog,Verilog-TSRI_Lab,21,2,2024-04-15 12:40:02+00:00,0
15130,488685842,https://github.com/suwesh/32-bit-RISC-Processor-.git,2022-05-04 17:36:52+00:00,32-bit RISC Processor design using Harvard Architecture in Verilog.,suwesh/32-bit-RISC-Processor-,Verilog,32-bit-RISC-Processor-,23,2,2024-08-09 11:04:11+00:00,0
15131,488504492,https://github.com/BrandondonChi/Valid-Ready-Handshake.git,2022-05-04 08:12:22+00:00,,BrandondonChi/Valid-Ready-Handshake,Verilog,Valid-Ready-Handshake,226,2,2024-10-19 07:49:49+00:00,0
15132,483272799,https://github.com/TeletubbyZJC/oscpu-framework.git,2022-04-19 14:06:56+00:00,oscpu-framework,TeletubbyZJC/oscpu-framework,,oscpu-framework,3937,2,2023-10-26 12:13:58+00:00,1
15133,482470328,https://github.com/wtyqqq/computerOrganizationLAB.git,2022-04-17 08:39:22+00:00,,wtyqqq/computerOrganizationLAB,Verilog,computerOrganizationLAB,188470,2,2023-05-18 16:20:43+00:00,1
15134,484693143,https://github.com/Udit86/Image-processing-using-Verilog.git,2022-04-23 08:42:22+00:00,General image operations on a Grayscale Image using Verilog,Udit86/Image-processing-using-Verilog,Verilog,Image-processing-using-Verilog,85,2,2023-06-02 21:14:03+00:00,1
15135,487405903,https://github.com/aliaagheisX/AES.git,2022-04-30 23:49:49+00:00,AES implementation using verilog,aliaagheisX/AES,Verilog,AES,548,2,2023-12-30 20:03:44+00:00,2
15136,484765276,https://github.com/HaoClouds/async_fifo.git,2022-04-23 14:10:16+00:00,,HaoClouds/async_fifo,Verilog,async_fifo,11,2,2022-06-17 02:18:05+00:00,0
15137,487000228,https://github.com/Nimit3-droid/Automatic-abstract-model-computation-from-Verilog-design-descriptions.git,2022-04-29 14:22:18+00:00,"Modeling hardware systems involves abstracting away wide datapaths but keeping low-level details of the underlying control logic in place. Consequently, the state space is significantly reduced and intricate control interactions can be formalized. The abstraction process in these languages, however, must be done manually, an error-prone task.",Nimit3-droid/Automatic-abstract-model-computation-from-Verilog-design-descriptions,Verilog,Automatic-abstract-model-computation-from-Verilog-design-descriptions,674,2,2022-10-08 10:06:28+00:00,2
15138,486644660,https://github.com/hamza-akhtar-dev/riscv-processor-single-cycle.git,2022-04-28 15:13:40+00:00,Verilog Implemenation of a RISC-V Single Cycle CPU.,hamza-akhtar-dev/riscv-processor-single-cycle,Verilog,riscv-processor-single-cycle,64435,2,2023-12-14 07:01:15+00:00,0
15139,487065756,https://github.com/Pablouc/Specific-Instruction-Set-Processor.git,2022-04-29 17:58:48+00:00,Diseño e implementación en hardware de un Application Specific Instruction Set Processor (ASIP) para generación de interpolación de imágenes usando interpolación bilineal.,Pablouc/Specific-Instruction-Set-Processor,Verilog,Specific-Instruction-Set-Processor,107419,2,2022-08-29 01:58:09+00:00,0
15140,482443799,https://github.com/juzizi44/single-cycle-CPU.git,2022-04-17 06:16:24+00:00,大二的噩梦之单周期CPU,juzizi44/single-cycle-CPU,Verilog,single-cycle-CPU,581,2,2023-07-10 03:27:43+00:00,1
15141,488660558,https://github.com/zona8815/AES_System_with_Arbiter_PUF.git,2022-05-04 16:19:11+00:00,,zona8815/AES_System_with_Arbiter_PUF,Verilog,AES_System_with_Arbiter_PUF,27,2,2024-04-09 10:45:16+00:00,0
15142,482159501,https://github.com/avnger5/Hadamard_transform-verilog.git,2022-04-16 04:57:44+00:00,Verilog implementation of hadamard transform,avnger5/Hadamard_transform-verilog,Verilog,Hadamard_transform-verilog,16,1,2022-05-20 08:12:19+00:00,0
15143,486880068,https://github.com/HamzSaleem1305/SIC-LNA.git,2022-04-29 07:35:44+00:00,This is the Github repo for PICO Project: Self-Interference Cancellation Low Noise Amplifier for 5G and beyond,HamzSaleem1305/SIC-LNA,Verilog,SIC-LNA,26790,1,2024-06-30 03:37:56+00:00,0
15144,484026054,https://github.com/nieyanshuo/sharkl7.git,2022-04-21 11:35:15+00:00,,nieyanshuo/sharkl7,Verilog,sharkl7,1,1,2022-04-26 20:08:18+00:00,0
15145,482979608,https://github.com/dwightdiesmo/Verilog-ADPCM.git,2022-04-18 19:58:47+00:00,Using Matlab for Floating&Fixed Point Calculation then using Verilog to implement Adaptive Pulse Code Modulation,dwightdiesmo/Verilog-ADPCM,Verilog,Verilog-ADPCM,13273,1,2023-08-19 16:01:24+00:00,0
15146,483439116,https://github.com/EricXie-02/EC-311-Project.git,2022-04-19 23:20:31+00:00,,EricXie-02/EC-311-Project,Verilog,EC-311-Project,23,1,2022-04-24 19:54:37+00:00,0
15147,488114909,https://github.com/Inory-Megumi/fir_top.git,2022-05-03 07:27:21+00:00,nothing,Inory-Megumi/fir_top,Verilog,fir_top,453,1,2022-05-23 09:32:39+00:00,0
15148,488275929,https://github.com/Zach-Bravo/CompArch_Project_Final.git,2022-05-03 16:03:39+00:00,,Zach-Bravo/CompArch_Project_Final,Verilog,CompArch_Project_Final,14,1,2023-10-05 17:20:23+00:00,0
15149,482158033,https://github.com/01fe20bec426/canny-edge-detection-course-project-.git,2022-04-16 04:49:09+00:00,,01fe20bec426/canny-edge-detection-course-project-,Verilog,canny-edge-detection-course-project-,1161,1,2024-08-24 22:41:25+00:00,1
15150,483290050,https://github.com/Chenyungchin/ICDLAB-Final-Project.git,2022-04-19 14:51:47+00:00,American Option Pricing Using Monte Carlo Method,Chenyungchin/ICDLAB-Final-Project,Verilog,ICDLAB-Final-Project,86567,1,2022-05-19 20:36:46+00:00,1
15151,482719158,https://github.com/antonblanchard/microwatt-mpw6.git,2022-04-18 04:56:39+00:00,"The 64 bit OpenPOWER Microwatt core, MPW6 tape out",antonblanchard/microwatt-mpw6,Verilog,microwatt-mpw6,962157,1,2022-06-14 21:28:39+00:00,0
15152,486164161,https://github.com/gjghlinix/D-trigger.git,2022-04-27 11:28:11+00:00,D触发器Verilog代码实现,gjghlinix/D-trigger,Verilog,D-trigger,68,1,2022-04-27 11:32:05+00:00,0
15153,486563511,https://github.com/flyjancy/hdlbits_solution.git,2022-04-28 11:21:08+00:00,,flyjancy/hdlbits_solution,Verilog,hdlbits_solution,35,1,2022-04-28 22:18:58+00:00,0
15154,482799100,https://github.com/Vadim4045/Verilog_SW_matrix_mult.git,2022-04-18 10:04:55+00:00,Strassen-Winograd combinatoric matrix multiplayer on Verilog,Vadim4045/Verilog_SW_matrix_mult,Verilog,Verilog_SW_matrix_mult,116930,1,2023-11-03 02:29:28+00:00,0
15155,485117098,https://github.com/windgod31202/Voter4.git,2022-04-24 19:11:05+00:00,,windgod31202/Voter4,Verilog,Voter4,4,1,2022-05-02 19:35:03+00:00,0
15156,486110502,https://github.com/Abdelrhman-Hosny/AES-128.git,2022-04-27 08:34:23+00:00,,Abdelrhman-Hosny/AES-128,Verilog,AES-128,417,1,2023-11-04 08:43:46+00:00,0
15157,486486913,https://github.com/alan910127/computer-organization-labs.git,2022-04-28 07:16:47+00:00,,alan910127/computer-organization-labs,Verilog,computer-organization-labs,5298,1,2022-09-18 17:11:14+00:00,0
15158,482595686,https://github.com/mustafabiyik/ODTU-EE446.git,2022-04-17 17:58:16+00:00,odtü ee 446 labrotory works ,mustafabiyik/ODTU-EE446,Verilog,ODTU-EE446,60785,1,2024-01-30 10:25:10+00:00,0
15159,482494846,https://github.com/01fe20bec408/CANNY-EDGE-DETECTION-Course-Project.git,2022-04-17 10:40:52+00:00,,01fe20bec408/CANNY-EDGE-DETECTION-Course-Project,Verilog,CANNY-EDGE-DETECTION-Course-Project,1503,1,2024-08-24 22:26:27+00:00,0
15160,484741192,https://github.com/scarletshroud/arithmetic_rtl.git,2022-04-23 12:28:27+00:00, implementation of a mathematical function at the RTL level using Verilog HDL.,scarletshroud/arithmetic_rtl,Verilog,arithmetic_rtl,127,1,2022-05-11 12:47:13+00:00,0
15161,485545836,https://github.com/linuszheng/bythoven.git,2022-04-25 21:51:38+00:00,,linuszheng/bythoven,Verilog,bythoven,118,1,2022-05-07 04:46:57+00:00,0
15162,483898879,https://github.com/briansune/si5351x-FPGA.git,2022-04-21 03:56:59+00:00,SI5351 FPGA Control,briansune/si5351x-FPGA,Verilog,si5351x-FPGA,6740,1,2022-06-23 18:46:00+00:00,1
15163,482583521,https://github.com/Keksgesicht/Colorlight-i5-FPGA-Projects.git,2022-04-17 17:02:26+00:00,Projects with the Colorlight i5 Development Board,Keksgesicht/Colorlight-i5-FPGA-Projects,Verilog,Colorlight-i5-FPGA-Projects,570,1,2023-08-21 17:17:23+00:00,0
15164,486752683,https://github.com/SarahBrown/fpga-mnist-dataset.git,2022-04-28 21:25:33+00:00,ECE independent study course project centered on exploration of neural net implementations on FPGA environments,SarahBrown/fpga-mnist-dataset,Verilog,fpga-mnist-dataset,896,1,2024-06-20 19:14:24+00:00,0
15165,485909683,https://github.com/soy567/FPGA_Microblaze_AXI_Washer.git,2022-04-26 18:48:55+00:00,Xilinx의 FPGA칩을 사용한 Basys3에서 Microblaze와  AXI4Lite를 이용하여 제작한 Washer 프로젝트,soy567/FPGA_Microblaze_AXI_Washer,Verilog,FPGA_Microblaze_AXI_Washer,16266,1,2023-08-09 13:03:18+00:00,0
15166,487291127,https://github.com/58191554/CSC3050_P4.git,2022-04-30 13:57:47+00:00,,58191554/CSC3050_P4,Verilog,CSC3050_P4,686,1,2023-05-02 17:49:42+00:00,0
15167,486338154,https://github.com/yolanda10202/CSM152A_lab3.git,2022-04-27 20:16:05+00:00,,yolanda10202/CSM152A_lab3,Verilog,CSM152A_lab3,191,1,2022-05-12 03:19:48+00:00,0
15168,482132588,https://github.com/vinaibirbal/RICS-V_Processor_Verilog.git,2022-04-16 02:12:45+00:00,Simplified RICS-V processor architecture with pipelining implemented in Verilog,vinaibirbal/RICS-V_Processor_Verilog,Verilog,RICS-V_Processor_Verilog,26,1,2022-07-31 21:21:04+00:00,0
15169,487649899,https://github.com/YehorKrapovnytskyi/HDL_speech_recognition.git,2022-05-01 21:48:39+00:00,,YehorKrapovnytskyi/HDL_speech_recognition,Verilog,HDL_speech_recognition,2325,1,2024-05-20 12:18:43+00:00,0
15170,484085334,https://github.com/zipper-bus-optimizations/zipper-vip-se.git,2022-04-21 14:31:37+00:00,,zipper-bus-optimizations/zipper-vip-se,Verilog,zipper-vip-se,33974,1,2024-10-22 19:10:40+00:00,0
15171,487872024,https://github.com/gjghlinix/IP.git,2022-05-02 14:18:00+00:00,IP核的调用,gjghlinix/IP,Verilog,IP,135,1,2022-05-30 07:10:43+00:00,0
15172,484025049,https://github.com/nieyanshuo/n6l.git,2022-04-21 11:31:40+00:00,,nieyanshuo/n6l,Verilog,n6l,0,1,2022-04-26 20:08:33+00:00,0
15173,484782574,https://github.com/GabriDF/SPI.git,2022-04-23 15:19:43+00:00,SPI VERILOG,GabriDF/SPI,Verilog,SPI,338,1,2022-05-19 00:43:03+00:00,0
15174,486483295,https://github.com/Chair-for-Security-Engineering/HPC3.git,2022-04-28 07:04:39+00:00,,Chair-for-Security-Engineering/HPC3,Verilog,HPC3,4759,1,2023-07-27 23:07:50+00:00,0
15175,484054107,https://github.com/m1geo/JamesSharmanPipelinedCPU.git,2022-04-21 13:03:46+00:00,An FPGA implementation of James Sharman's Pipelined CPU: https://www.youtube.com/watch?v=KEwL2P8IGaA,m1geo/JamesSharmanPipelinedCPU,Verilog,JamesSharmanPipelinedCPU,1242,1,2023-11-09 14:24:03+00:00,0
15176,485473590,https://github.com/ritakassiane/interface-entrada-saida.git,2022-04-25 17:42:37+00:00,"O produto implementado consiste em um sistema comandado por um Single Board Computer (SBC), o qual controla o acionamento de um conjunto variáveis de sensores, assim como monitora o seu seu estado de funcionamento de forma automatizada. Cada operação de pode ser representada por um código o qual é interpretado por um driver UART.",ritakassiane/interface-entrada-saida,Verilog,interface-entrada-saida,8365,1,2024-05-30 22:28:32+00:00,1
15177,486893107,https://github.com/gjghlinix/flash_led.git,2022-04-29 08:21:22+00:00,流水灯代码表示，实现四位led灯循环闪烁,gjghlinix/flash_led,Verilog,flash_led,58,1,2024-04-11 14:44:58+00:00,0
15178,482488918,https://github.com/zero1777/Logic-Design-Laboratory.git,2022-04-17 10:11:53+00:00,NTHU CS. 10810 EECS207002 Logic Design Laboratory.,zero1777/Logic-Design-Laboratory,Verilog,Logic-Design-Laboratory,44841,1,2023-08-01 07:18:12+00:00,0
15179,484995044,https://github.com/AlphaDecodeX/HardwareImplementationCNN.git,2022-04-24 10:26:37+00:00,,AlphaDecodeX/HardwareImplementationCNN,Verilog,HardwareImplementationCNN,16865,1,2023-04-30 14:04:40+00:00,0
15180,487692214,https://github.com/windgod31202/BCD_upper.git,2022-05-02 02:15:26+00:00,,windgod31202/BCD_upper,Verilog,BCD_upper,3,1,2022-05-02 19:35:02+00:00,0
15181,487894100,https://github.com/Nimausfi/LED_Driver.git,2022-05-02 15:22:18+00:00,,Nimausfi/LED_Driver,Verilog,LED_Driver,44,1,2023-11-25 07:51:55+00:00,0
15182,486505109,https://github.com/Mudassir-043/CMOS-Bandgap-Voltage-Reference-Design.git,2022-04-28 08:17:48+00:00,This is GitHub repository for the CMOS Bandgap Voltage Reference Design for PICO Contest 2022,Mudassir-043/CMOS-Bandgap-Voltage-Reference-Design,Verilog,CMOS-Bandgap-Voltage-Reference-Design,9744,1,2024-01-21 16:41:37+00:00,0
15183,482273039,https://github.com/krz-max/ComputerOrganization.git,2022-04-16 14:18:21+00:00,[NYCU 2021 Spring] Computer Organization,krz-max/ComputerOrganization,Verilog,ComputerOrganization,9410,1,2024-07-18 17:15:04+00:00,0
15184,482720424,https://github.com/CasKei/50.002-1D-The-Holding-Dice.git,2022-04-18 05:03:01+00:00,,CasKei/50.002-1D-The-Holding-Dice,Verilog,50.002-1D-The-Holding-Dice,14644,1,2022-07-01 00:14:39+00:00,1
15185,486917303,https://github.com/1sand0s-git/8bit_CPU.git,2022-04-29 09:41:13+00:00,FPGA 8bit CPU Design,1sand0s-git/8bit_CPU,Verilog,8bit_CPU,33,1,2022-11-21 02:28:09+00:00,0
15186,485887606,https://github.com/harish3600/y86-64.git,2022-04-26 17:38:02+00:00,,harish3600/y86-64,Verilog,y86-64,1308,1,2022-05-24 03:09:28+00:00,0
15187,486978111,https://github.com/gjghlinix/state_machine.git,2022-04-29 13:14:54+00:00,状态机应用实例（利用书上写的可乐售卖机（2个）为例）终于不和例程一样了，但是感觉rtl代码用了好多begin end语句，不知道有没有太复杂，但最起码有一点自己的思想了吧哈哈哈,gjghlinix/state_machine,Verilog,state_machine,178,1,2022-05-30 07:10:43+00:00,0
15188,488336589,https://github.com/AndrianDevFPGA/Clock-Divider.git,2022-05-03 19:23:44+00:00,Verilog program for clock divider,AndrianDevFPGA/Clock-Divider,Verilog,Clock-Divider,2,1,2022-05-08 16:43:04+00:00,0
15189,486560012,https://github.com/gjghlinix/key_filter.git,2022-04-28 11:09:40+00:00,按键消抖程序（Verilog）,gjghlinix/key_filter,Verilog,key_filter,52,1,2022-04-28 11:11:52+00:00,0
15190,482181221,https://github.com/mk1057493329/RaveNOCVerilog.git,2022-04-16 06:59:56+00:00,ravenoc project changed from System Verilog to Verilog to  be  simulated in Xilinx ISE,mk1057493329/RaveNOCVerilog,,RaveNOCVerilog,2667,1,2023-05-31 07:16:22+00:00,0
15191,488171111,https://github.com/archanakatariya/AHB_PROTOCOL_Verilog.git,2022-05-03 10:51:44+00:00,,archanakatariya/AHB_PROTOCOL_Verilog,Verilog,AHB_PROTOCOL_Verilog,5,1,2024-06-18 12:29:04+00:00,0
15192,488559840,https://github.com/Chengsong-Fu/EMD.git,2022-05-04 11:23:30+00:00,verilog,Chengsong-Fu/EMD,Verilog,EMD,30,1,2024-06-29 08:46:15+00:00,0
15193,487781111,https://github.com/youwei0505/IC_Contest.git,2022-05-02 09:08:24+00:00,,youwei0505/IC_Contest,Verilog,IC_Contest,3293,1,2022-08-02 07:30:43+00:00,0
15194,482512152,https://github.com/ayush-agarwal-0502/Image-Processing-using-Verilog-ICHIP22-PS1.git,2022-04-17 12:05:19+00:00,Image Processing using Verilog . My solution to PS1 of ICHIP-22 UDYAM ,ayush-agarwal-0502/Image-Processing-using-Verilog-ICHIP22-PS1,Verilog,Image-Processing-using-Verilog-ICHIP22-PS1,977,1,2022-06-18 18:20:17+00:00,0
15195,486169030,https://github.com/gjghlinix/divider.git,2022-04-27 11:44:31+00:00,分频器Verilog,gjghlinix/divider,Verilog,divider,44,1,2022-04-28 11:11:53+00:00,0
15196,482989365,https://github.com/yolanda10202/CSM152A_lab2.git,2022-04-18 20:35:49+00:00,,yolanda10202/CSM152A_lab2,Verilog,CSM152A_lab2,6,1,2022-04-18 20:39:14+00:00,0
15197,482770773,https://github.com/haroonrl/sync_fifo.git,2022-04-18 08:23:43+00:00,This repository contains source code for synchronous fifo design.,haroonrl/sync_fifo,Verilog,sync_fifo,4,1,2022-04-18 15:14:01+00:00,0
15198,482712072,https://github.com/ngc7331/UCAS-COD-2022.git,2022-04-18 04:19:38+00:00,Computer Organization and Design 2022 Spring@UCAS,ngc7331/UCAS-COD-2022,Verilog,UCAS-COD-2022,9284,1,2024-06-20 08:33:19+00:00,0
15199,486880247,https://github.com/shaheer777/MATRIX-MULTIPLIER-FOR-AI-ON-EDGE-APPLICATIONS.git,2022-04-29 07:36:31+00:00,This is github repository for MATRIX MULTIPLIER FOR AI ON EDGE APPLICATIONS,shaheer777/MATRIX-MULTIPLIER-FOR-AI-ON-EDGE-APPLICATIONS,Verilog,MATRIX-MULTIPLIER-FOR-AI-ON-EDGE-APPLICATIONS,40764,1,2024-01-21 16:45:50+00:00,0
15200,485963626,https://github.com/ShaheerSajid/AES-256-Verilog.git,2022-04-26 22:13:53+00:00,Synthesisable AES 256 Verilog Implementation,ShaheerSajid/AES-256-Verilog,Verilog,AES-256-Verilog,100,1,2022-05-02 21:24:53+00:00,0
15201,488521589,https://github.com/aliasgharchakera/RISC-V-pipelined-processor.git,2022-05-04 09:10:47+00:00,This is a 5-stage pipelined RISC V processor capable of running the RISC-V instruction set.,aliasgharchakera/RISC-V-pipelined-processor,Verilog,RISC-V-pipelined-processor,9055,1,2023-12-26 19:07:25+00:00,0
15202,483358200,https://github.com/kable5/customMCU.git,2022-04-19 18:10:10+00:00,"A simple 16-bit customizable microprocessor, designed for Dr. Bhatia's CD 6370 course",kable5/customMCU,Verilog,customMCU,33,1,2022-06-15 01:01:14+00:00,0
15203,482837003,https://github.com/michael-hirschmugl/picorv32-IceSugarNano.git,2022-04-18 12:23:21+00:00,PicoRV32 IceSugar-Nano - A Size-Optimized RISC-V CPU for the IceSugar-Nano,michael-hirschmugl/picorv32-IceSugarNano,Verilog,picorv32-IceSugarNano,223,1,2023-08-31 10:09:22+00:00,0
15204,486161776,https://github.com/gjghlinix/block_value.git,2022-04-27 11:20:08+00:00,阻塞赋值代码验证Verilog,gjghlinix/block_value,Verilog,block_value,54,1,2022-04-27 11:32:06+00:00,0
15205,488211392,https://github.com/zhangkesjtu/AXI_bus_handshake.git,2022-05-03 12:59:48+00:00,,zhangkesjtu/AXI_bus_handshake,Verilog,AXI_bus_handshake,371,1,2022-07-04 02:49:27+00:00,0
15206,487947388,https://github.com/Nimausfi/HDMI_Out.git,2022-05-02 18:21:52+00:00,,Nimausfi/HDMI_Out,Verilog,HDMI_Out,105,1,2023-11-25 06:21:01+00:00,0
15207,482327851,https://github.com/OfekBenAtar/Hackathon_1st_Place.git,2022-04-16 18:11:43+00:00,FPGA Hackathon with RISC-V processor for computational acceleration. ,OfekBenAtar/Hackathon_1st_Place,Verilog,Hackathon_1st_Place,80806,1,2024-03-09 07:36:14+00:00,0
15208,484285713,https://github.com/HamadAbdulRazzaq/PipelineProcessor_RISC-V.git,2022-04-22 03:41:51+00:00,Project Repository for Computer Architecture Project,HamadAbdulRazzaq/PipelineProcessor_RISC-V,Verilog,PipelineProcessor_RISC-V,3731,1,2024-09-01 11:41:32+00:00,1
15209,486886320,https://github.com/Chenyungchin/CIM-processor.git,2022-04-29 07:57:51+00:00,system level design of CIM processor using verilog,Chenyungchin/CIM-processor,Verilog,CIM-processor,216,1,2024-09-07 10:58:22+00:00,1
15210,486090811,https://github.com/bhatharshabhat/FIFO.git,2022-04-27 07:30:27+00:00,A simple synchronous FIFO design with testbench.,bhatharshabhat/FIFO,Verilog,FIFO,2,1,2022-04-27 07:36:48+00:00,0
15211,484254541,https://github.com/ailr16/fpga-training.git,2022-04-22 01:18:51+00:00,"Some projects with FPGA (Verilog, SV, VHDL) for training purposes",ailr16/fpga-training,Verilog,fpga-training,25760,1,2023-10-10 07:14:37+00:00,0
15212,488498432,https://github.com/AndrianDevFPGA/PWM-Generator.git,2022-05-04 07:50:56+00:00,This code is used to generate PWM signal ,AndrianDevFPGA/PWM-Generator,Verilog,PWM-Generator,6,1,2022-05-08 16:43:02+00:00,0
15213,487018536,https://github.com/Howard-Liang/Heston-Model-Hardware-Acceleration.git,2022-04-29 15:18:18+00:00,,Howard-Liang/Heston-Model-Hardware-Acceleration,Verilog,Heston-Model-Hardware-Acceleration,9928,1,2023-07-27 11:28:09+00:00,1
15214,482647525,https://github.com/Makva08/FPGA.git,2022-04-17 22:30:51+00:00,Files in this Repo are implemented on de0nano SoC board,Makva08/FPGA,Verilog,FPGA,15,1,2022-04-18 06:18:07+00:00,0
15215,486159947,https://github.com/gjghlinix/3-8encorder.git,2022-04-27 11:13:56+00:00,自学FPGA 38译码器（Altera）Verilog,gjghlinix/3-8encorder,Verilog,3-8encorder,44,1,2022-04-27 11:32:07+00:00,0
15216,482414062,https://github.com/daguilar43/diiLab2.git,2022-04-17 03:10:06+00:00,,daguilar43/diiLab2,Verilog,diiLab2,672,1,2022-04-20 00:49:12+00:00,0
15217,488374861,https://github.com/jayhusemi/Open-Source-Network-on-Chip-Router-RTL.git,2022-05-03 22:00:05+00:00,,jayhusemi/Open-Source-Network-on-Chip-Router-RTL,Verilog,Open-Source-Network-on-Chip-Router-RTL,255,1,2024-05-22 08:11:11+00:00,0
15218,489147019,https://github.com/TILOS-AI-Institute/MacroPlacement.git,2022-05-05 22:46:47+00:00,"Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source",TILOS-AI-Institute/MacroPlacement,Verilog,MacroPlacement,684304,224,2024-10-28 17:19:00+00:00,41
15219,494353034,https://github.com/XueTianyu24/cnn_accelerator.git,2022-05-20 06:48:59+00:00,【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器,XueTianyu24/cnn_accelerator,Verilog,cnn_accelerator,35422,126,2024-10-27 06:50:22+00:00,26
15220,494141537,https://github.com/ZiyangYE/General-Slow-DDR3-Interface.git,2022-05-19 16:07:11+00:00,A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.,ZiyangYE/General-Slow-DDR3-Interface,Verilog,General-Slow-DDR3-Interface,22,36,2024-10-25 15:28:26+00:00,9
15221,490887847,https://github.com/eimtechnology/STEPFPGA-MXO2Core.git,2022-05-10 23:11:31+00:00,The codes accompanied with STEPFPGA tutorial book,eimtechnology/STEPFPGA-MXO2Core,Verilog,STEPFPGA-MXO2Core,3274,25,2024-03-04 05:30:23+00:00,5
15222,492827091,https://github.com/kerryliukk/NTHU-ICLAB.git,2022-05-16 12:33:21+00:00,清華大學 | 積體電路設計實驗 (IC LAB) | 110上,kerryliukk/NTHU-ICLAB,,NTHU-ICLAB,48780,23,2024-10-26 01:48:50+00:00,10
15223,494365862,https://github.com/fast-codesign/OpenTSN3.4.git,2022-05-20 07:32:02+00:00,OpenTSN3.4开源项目的新特性：（1）交换平面深度解耦，硬件代码由TSS（时间敏感交换），HCP（硬件控制点）和OSMAC（Opensync MAC）实现。（2）集成了Opensync开源实现，支持802.1AS和AS6802两种时间同步协议；（3）集成了TSN硬件仿真工具OpenEmulator，用户可在仿真环境下运行OpenTSN3.4交换机、网卡、控制器和opensync同步软件,fast-codesign/OpenTSN3.4,Verilog,OpenTSN3.4,101344,22,2024-08-14 07:33:29+00:00,8
15224,491169855,https://github.com/myriadrf/LimeSDR-Mini-v2_GW.git,2022-05-11 15:30:17+00:00,LimeSDR Mini v2 gateware project,myriadrf/LimeSDR-Mini-v2_GW,Verilog,LimeSDR-Mini-v2_GW,40757,22,2024-09-05 12:39:07+00:00,5
15225,489237475,https://github.com/lydiawunan/LOSTIN.git,2022-05-06 06:11:29+00:00,LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models,lydiawunan/LOSTIN,Verilog,LOSTIN,407008,17,2024-03-05 21:00:30+00:00,3
15226,492116991,https://github.com/ZiyangYE/LicheeTang20K_DDR_Test.git,2022-05-14 05:02:15+00:00,The DDR Test Firmware for LicheeTang20K.,ZiyangYE/LicheeTang20K_DDR_Test,Verilog,LicheeTang20K_DDR_Test,763,16,2024-07-31 15:45:01+00:00,3
15227,493300329,https://github.com/mattvenn/instrumented_adder.git,2022-05-17 15:03:06+00:00,Instrumenting adders to measure speed,mattvenn/instrumented_adder,Verilog,instrumented_adder,13723,13,2024-08-06 23:07:13+00:00,3
15228,492851699,https://github.com/skiphansen/panog2_ldr.git,2022-05-16 13:39:33+00:00,Network based loader and flasher for Pano G2 devices,skiphansen/panog2_ldr,Verilog,panog2_ldr,10814,13,2024-06-26 04:06:53+00:00,2
15229,489954058,https://github.com/badgeteam/mch2022-firmware-ice40.git,2022-05-08 13:39:09+00:00,,badgeteam/mch2022-firmware-ice40,Verilog,mch2022-firmware-ice40,1947,11,2024-07-23 14:27:16+00:00,8
15230,490151200,https://github.com/hyupupup/conv_systolic_array.git,2022-05-09 05:49:21+00:00,(Verilog) A simple convolution layer implementation with systolic array structure,hyupupup/conv_systolic_array,Verilog,conv_systolic_array,39,11,2024-05-04 17:08:56+00:00,0
15231,491474748,https://github.com/x402/rv32cpu-bk0717a.git,2022-05-12 10:54:17+00:00,A simple CPU design based on RV32I instruction set and Xilinx FPGA,x402/rv32cpu-bk0717a,Verilog,rv32cpu-bk0717a,35,10,2022-08-09 08:24:41+00:00,0
15232,488650445,https://github.com/zona8815/Arbiter-PUF.git,2022-05-04 15:49:11+00:00,"Use Verilog to design Arbiter PUF, then do Floorplan to make inter-variation approach 50%. ",zona8815/Arbiter-PUF,Verilog,Arbiter-PUF,12,9,2024-09-10 11:24:11+00:00,0
15233,494691634,https://github.com/ZephyrusZhang/CS202-Final-HW-Pipellined-CPU.git,2022-05-21 05:41:10+00:00,,ZephyrusZhang/CS202-Final-HW-Pipellined-CPU,Verilog,CS202-Final-HW-Pipellined-CPU,20312,8,2024-10-14 07:51:38+00:00,3
15234,490649362,https://github.com/kx-Huang/MIPS-simulator.git,2022-05-10 10:31:42+00:00,Simple simulator of MIPS CPU written in Verilog,kx-Huang/MIPS-simulator,Verilog,MIPS-simulator,1171,8,2024-07-01 19:04:36+00:00,1
15235,491540697,https://github.com/Ghanshu03101997/Ring-Oscillator-RO-PUF-.git,2022-05-12 14:09:15+00:00,,Ghanshu03101997/Ring-Oscillator-RO-PUF-,Verilog,Ring-Oscillator-RO-PUF-,61,8,2024-09-11 12:31:26+00:00,2
15236,492143787,https://github.com/BambooWhispering/FPGA-histogram_equalization.git,2022-05-14 07:27:10+00:00,FPGA直方图均衡化,BambooWhispering/FPGA-histogram_equalization,Verilog,FPGA-histogram_equalization,2643,8,2024-08-25 17:42:40+00:00,2
15237,494506315,https://github.com/orangeYao/DEEP.git,2022-05-20 14:57:48+00:00,,orangeYao/DEEP,Verilog,DEEP,24732,7,2024-03-05 08:35:07+00:00,1
15238,489702084,https://github.com/xddcore/NutShellTeam.git,2022-05-07 14:51:51+00:00,果壳处理器研究小组(Topic:基于RISCV64果核处理器的卷积神经网络加速器研究),xddcore/NutShellTeam,Verilog,NutShellTeam,38724,7,2023-01-16 11:27:16+00:00,1
15239,493267244,https://github.com/Qazalbash/Processor-on-Verilog.git,2022-05-17 13:38:59+00:00,👾 Implementation of Single Cycle and Pipeline Processors on Verilog,Qazalbash/Processor-on-Verilog,Verilog,Processor-on-Verilog,200,7,2024-09-14 05:14:35+00:00,3
15240,490716708,https://github.com/msiddalingaiah/Centurion.git,2022-05-10 13:48:22+00:00,Centurion Minicomputer,msiddalingaiah/Centurion,Verilog,Centurion,17119,7,2024-09-27 14:09:55+00:00,0
15241,488892086,https://github.com/lycfly/EasyNPU.git,2022-05-05 08:34:41+00:00,A small Neural Network Processor for Edge devices.,lycfly/EasyNPU,Verilog,EasyNPU,2813,7,2024-10-18 02:26:09+00:00,0
15242,491150978,https://github.com/rosmarinocc/CPU54.git,2022-05-11 14:40:04+00:00,计组课设，MIPS 54条指令cpu,rosmarinocc/CPU54,Verilog,CPU54,4443,6,2024-07-09 10:46:31+00:00,0
15243,490562609,https://github.com/SkylerYCW/NCTU_2022_Spring_ICLab.git,2022-05-10 06:04:25+00:00,NCTU 2022 Spring Integrated Circuit Design Laboratory,SkylerYCW/NCTU_2022_Spring_ICLab,Verilog,NCTU_2022_Spring_ICLab,45411,5,2024-06-09 10:22:52+00:00,0
15244,490116048,https://github.com/cpyhal3515/Simple_RISC.git,2022-05-09 03:00:19+00:00,夏宇闻 Verilog 数字系统设计教程简化的 RISC_CPU 设计,cpyhal3515/Simple_RISC,Verilog,Simple_RISC,258,5,2023-12-21 03:47:15+00:00,1
15245,491084450,https://github.com/ad-astra-et-ultra/RISC-V-CPU-Core.git,2022-05-11 11:38:58+00:00,A single cycle MIPS RISC-V CPU Core using Verilog,ad-astra-et-ultra/RISC-V-CPU-Core,Verilog,RISC-V-CPU-Core,387,5,2024-07-18 17:15:34+00:00,1
15246,490832459,https://github.com/yonghaekim/AOS-RISC-V.git,2022-05-10 19:22:19+00:00,,yonghaekim/AOS-RISC-V,Verilog,AOS-RISC-V,58032,5,2024-05-24 15:37:23+00:00,1
15247,490456910,https://github.com/MiSTer-devel/Arcade-SNK_TripleZ80_MiSTer.git,2022-05-09 21:59:57+00:00,,MiSTer-devel/Arcade-SNK_TripleZ80_MiSTer,Verilog,Arcade-SNK_TripleZ80_MiSTer,19688,5,2024-06-26 18:22:10+00:00,4
15248,490341269,https://github.com/HexSDR/UDP_GPSDO_FOR_SDRPI.git,2022-05-09 15:30:35+00:00,Files for supportting of GPSDO and UDP/IP stack for SDRPi board.,HexSDR/UDP_GPSDO_FOR_SDRPI,Verilog,UDP_GPSDO_FOR_SDRPI,864,5,2023-06-20 12:07:25+00:00,1
15249,495063042,https://github.com/davidmin7/softswitch.git,2022-05-22 13:08:56+00:00,,davidmin7/softswitch,Verilog,softswitch,8441,5,2024-04-29 21:07:31+00:00,2
15250,495262870,https://github.com/DinCarmon/FPGA_Capstone_Building_FPGA_Projects_Course.git,2022-05-23 04:54:34+00:00,Link for the course: https://www.coursera.org/learn/capstone-fpga-design,DinCarmon/FPGA_Capstone_Building_FPGA_Projects_Course,Verilog,FPGA_Capstone_Building_FPGA_Projects_Course,98357,4,2024-08-31 05:51:27+00:00,0
15251,489954269,https://github.com/smunaut/mch2022-ice40.git,2022-05-08 13:40:04+00:00,MCH2022 badge FPGA experiments,smunaut/mch2022-ice40,Verilog,mch2022-ice40,291,4,2022-08-28 21:05:54+00:00,0
15252,489893880,https://github.com/j-cyoung/miniRV-1.git,2022-05-08 09:00:46+00:00,,j-cyoung/miniRV-1,Verilog,miniRV-1,5349,4,2023-07-14 09:15:08+00:00,0
15253,493180119,https://github.com/AnandNag003/1X3-Router-design-verification-and-code-coverage.git,2022-05-17 09:21:03+00:00,"A router is one of the most important communication back bone in NoC. In technological era, VLSI industry found a paradigm called SOC but after seeking major disadvantages in SOC like underutilization of cores, poor reusability, high complexity, poor scalability, etc., they found a new paradigm called NOC (Network-on-chip) to overcome the disadvantages of SOC. Router is a device that forwards data packets between computer networks. It is an OSI layer 3 routing device. It drives an incoming packet to an output channel based on the address field contained in the packet header. A router is a networking device that forwards data packets between computer networks.  A router is connected to two or more data lines from different networks (as opposed to a network switch, which connects data lines from one single network).  When a data packet comes in on one of the lines, the router reads the address information in the packet to determine its ultimate destination. Then, using information in its routing table or routing  policy,  it  directs  the  packet  to  the  next  network  on  its  journey.  This creates an overlay internetwork. Routers perform the ""traffic directing"" functions on the Internet. A data packet is typically forwarded from one router to another through the networks that constitute the internetwork until it reaches its destination node.",AnandNag003/1X3-Router-design-verification-and-code-coverage,Verilog,1X3-Router-design-verification-and-code-coverage,180,4,2024-02-01 07:50:23+00:00,0
15254,491417932,https://github.com/abdelazeem201/Cordic-Algorithm-ASIC-chip.git,2022-05-12 07:58:56+00:00,Verilog implementation of a Cordic Algorithm ASIC chip based on SMIC 180nm standard digital technology. Fulfill the conversion from Rectangular to Polar Coordinates for arbitrary coordinate on RTL level.,abdelazeem201/Cordic-Algorithm-ASIC-chip,Verilog,Cordic-Algorithm-ASIC-chip,6,4,2023-05-30 17:10:26+00:00,1
15255,493164353,https://github.com/idkname4048228/Digital-Design-vivado.git,2022-05-17 08:34:33+00:00,,idkname4048228/Digital-Design-vivado,Verilog,Digital-Design-vivado,1408,3,2024-10-01 09:04:40+00:00,0
15256,492147188,https://github.com/BambooWhispering/FPGA-Sobel_edge_detect.git,2022-05-14 07:44:10+00:00,FPGA Sobel边缘检测,BambooWhispering/FPGA-Sobel_edge_detect,Verilog,FPGA-Sobel_edge_detect,2712,3,2024-03-20 03:49:29+00:00,1
15257,489311655,https://github.com/kmakhno/ad9648_ll_ip.git,2022-05-06 10:27:12+00:00,Low-level core for AD9648 adc,kmakhno/ad9648_ll_ip,Verilog,ad9648_ll_ip,37,3,2024-07-29 05:50:28+00:00,0
15258,494927400,https://github.com/JerryHui96/Costas_Loop.git,2022-05-22 00:53:33+00:00,,JerryHui96/Costas_Loop,Verilog,Costas_Loop,4,3,2024-10-24 06:07:14+00:00,0
15259,494985481,https://github.com/woniu9524/MiniSys_CPU.git,2022-05-22 07:06:46+00:00,简化的MIPS CPU课设,woniu9524/MiniSys_CPU,Verilog,MiniSys_CPU,141,3,2024-08-26 03:22:40+00:00,0
15260,493434729,https://github.com/JohnBagshaw/SoC-FPGA-Interface-Peripherals.git,2022-05-17 22:42:26+00:00,SoC FPGA interface HDL codes,JohnBagshaw/SoC-FPGA-Interface-Peripherals,Verilog,SoC-FPGA-Interface-Peripherals,13,3,2022-08-01 05:35:03+00:00,2
15261,494924124,https://github.com/ccbrown/axi-lite-vhdl.git,2022-05-22 00:27:33+00:00,axi4-lite implementation in vhdl,ccbrown/axi-lite-vhdl,Verilog,axi-lite-vhdl,16,3,2024-04-23 11:18:58+00:00,0
15262,489523687,https://github.com/oamin12/AES.git,2022-05-07 00:00:26+00:00,Advanced Encryption Standard (AES) using Verilog for logic 2 course project,oamin12/AES,Verilog,AES,15,3,2024-01-04 09:34:46+00:00,0
15263,492968382,https://github.com/ShannonM-code/floating-point-multiplication.git,2022-05-16 19:14:23+00:00,Floating point multiplier with booth encoded Wallace tree multiplier,ShannonM-code/floating-point-multiplication,Verilog,floating-point-multiplication,7,3,2023-08-29 12:01:23+00:00,0
15264,488881876,https://github.com/xianmie/Internet-project.git,2022-05-05 08:00:00+00:00,"sdram,ov5640,vga,sobel,uart,ect..",xianmie/Internet-project,Verilog,Internet-project,27365,3,2024-06-22 09:55:56+00:00,0
15265,491491037,https://github.com/AnasMations/MIPS-Processor.git,2022-05-12 11:47:02+00:00,,AnasMations/MIPS-Processor,Verilog,MIPS-Processor,1441,3,2023-05-31 12:19:46+00:00,0
15266,492127006,https://github.com/captain-amygdala/huidu-hd-d16.git,2022-05-14 06:01:15+00:00,Reversing the Huidu HD-D16 LED controller ,captain-amygdala/huidu-hd-d16,Verilog,huidu-hd-d16,78398,3,2024-02-17 08:50:44+00:00,1
15267,492052179,https://github.com/jfw225/mnist-cnn-fpga.git,2022-05-13 22:07:05+00:00,,jfw225/mnist-cnn-fpga,Verilog,mnist-cnn-fpga,175462,3,2024-03-16 10:30:49+00:00,0
15268,492651917,https://github.com/lachuy/ImageProcessing.git,2022-05-16 01:51:00+00:00,Using Verilog HDL and Altera ModelSim - MATLAB tool to process Salt-pepper noise pics with median filter algorithm ,lachuy/ImageProcessing,Verilog,ImageProcessing,4,3,2024-05-04 13:55:54+00:00,0
15269,493648968,https://github.com/phuvg/apb_protocol.git,2022-05-18 12:14:59+00:00,,phuvg/apb_protocol,Verilog,apb_protocol,282,2,2023-09-07 14:17:44+00:00,0
15270,491831039,https://github.com/SykpeWookal/RPS.git,2022-05-13 09:09:28+00:00,,SykpeWookal/RPS,Verilog,RPS,416,2,2022-06-05 05:37:34+00:00,0
15271,492140857,https://github.com/NaitikSanas/efinix_demos.git,2022-05-14 07:12:30+00:00,,NaitikSanas/efinix_demos,Verilog,efinix_demos,223449,2,2022-07-23 11:47:29+00:00,0
15272,491021109,https://github.com/yoonhyeonjoon/ChiselGuide.git,2022-05-11 08:25:29+00:00,,yoonhyeonjoon/ChiselGuide,Verilog,ChiselGuide,3602,2,2024-03-19 05:19:06+00:00,0
15273,495134987,https://github.com/pkaselj/Verilog_NeuralNetwork.git,2022-05-22 17:52:27+00:00,PDS 2022 Seminar,pkaselj/Verilog_NeuralNetwork,Verilog,Verilog_NeuralNetwork,1887,2,2023-11-08 18:12:37+00:00,3
15274,490146507,https://github.com/GyeongHoKim/riscv_core.git,2022-05-09 05:27:21+00:00,building 32bit risc-v core and Machine Learning for Branch Prediction,GyeongHoKim/riscv_core,Verilog,riscv_core,6846,2,2024-06-04 13:10:01+00:00,2
15275,494117590,https://github.com/FrancesoM/HDL_FFT.git,2022-05-19 14:59:09+00:00,"Simple HDL implementation of FFT algorithm. Less customization in code, for a greater ease of use. ",FrancesoM/HDL_FFT,Verilog,HDL_FFT,14,2,2024-08-04 21:04:12+00:00,0
15276,494226220,https://github.com/ekiwi/comparing-random-testing-and-bmc.git,2022-05-19 20:53:08+00:00,,ekiwi/comparing-random-testing-and-bmc,Verilog,comparing-random-testing-and-bmc,79093,2,2023-03-26 08:24:39+00:00,0
15277,495214165,https://github.com/Chris-Not-Mikey/Synthesis-Fast-ANN-Fieldious.git,2022-05-23 00:51:20+00:00,,Chris-Not-Mikey/Synthesis-Fast-ANN-Fieldious,Verilog,Synthesis-Fast-ANN-Fieldious,78882,2,2022-06-14 09:28:41+00:00,0
15278,492723480,https://github.com/junyu1130/H.266-VVC-Transform.git,2022-05-16 07:15:43+00:00,Realization of Transform Module in H.266/VVC Standard Based on FPGA,junyu1130/H.266-VVC-Transform,Verilog,H.266-VVC-Transform,712,2,2024-09-21 06:35:05+00:00,0
15279,488685842,https://github.com/suwesh/32-bit-RISC-Processor-.git,2022-05-04 17:36:52+00:00,32-bit RISC Processor design using Harvard Architecture in Verilog.,suwesh/32-bit-RISC-Processor-,Verilog,32-bit-RISC-Processor-,23,2,2024-08-09 11:04:11+00:00,0
15280,488504492,https://github.com/BrandondonChi/Valid-Ready-Handshake.git,2022-05-04 08:12:22+00:00,,BrandondonChi/Valid-Ready-Handshake,Verilog,Valid-Ready-Handshake,226,2,2024-10-19 07:49:49+00:00,0
15281,489882892,https://github.com/pingzhili/Computer_Architecture_22SP.git,2022-05-08 08:06:33+00:00,"a repo for computer architecture course code, at USTC, 2022 spring",pingzhili/Computer_Architecture_22SP,Verilog,Computer_Architecture_22SP,11995,2,2023-06-06 00:40:10+00:00,0
15282,494577697,https://github.com/Ahmedemad77/32-Point-FFT.git,2022-05-20 19:00:22+00:00,,Ahmedemad77/32-Point-FFT,Verilog,32-Point-FFT,3209,2,2024-02-18 05:21:50+00:00,0
15283,488845284,https://github.com/wintermelon008/FINAL-CPU-RISCV.git,2022-05-05 05:39:33+00:00,,wintermelon008/FINAL-CPU-RISCV,Verilog,FINAL-CPU-RISCV,242,2,2024-03-12 06:39:00+00:00,0
15284,490083218,https://github.com/elvislzy/rv32imzicsr_pipeline.git,2022-05-09 00:02:02+00:00,,elvislzy/rv32imzicsr_pipeline,Verilog,rv32imzicsr_pipeline,217,2,2023-10-19 13:15:02+00:00,0
15285,488940388,https://github.com/Pinguparty/FPGA_Pong.git,2022-05-05 11:13:31+00:00,,Pinguparty/FPGA_Pong,Verilog,FPGA_Pong,43255,2,2022-08-02 23:33:41+00:00,0
15286,489075769,https://github.com/anmol109/AMBA-AXI4-Lite.git,2022-05-05 17:57:36+00:00,An implementation of AMBA AXI4Lite on an FPGA using verilog,anmol109/AMBA-AXI4-Lite,Verilog,AMBA-AXI4-Lite,28107,2,2024-10-20 11:36:30+00:00,1
15287,495430815,https://github.com/SavourySnaX/8088_Core.git,2022-05-23 13:49:52+00:00,Verilog 8088 (and eventually 8086) core - Currently Used in https://github.com/SavourySnaX/MiSTer_KonixMultisystem and based on https://www.reenigne.org/blog/8086-microcode-disassembled/,SavourySnaX/8088_Core,Verilog,8088_Core,492,2,2024-05-02 05:38:37+00:00,1
15288,492944722,https://github.com/behcetmuhammed/FBU-RTL-Tasarim-projesi.git,2022-05-16 17:58:17+00:00,,behcetmuhammed/FBU-RTL-Tasarim-projesi,Verilog,FBU-RTL-Tasarim-projesi,3213,2,2024-07-20 09:45:59+00:00,0
15289,492496812,https://github.com/Fluuuegel/USTC-COD-Lab-2022.git,2022-05-15 13:35:17+00:00,,Fluuuegel/USTC-COD-Lab-2022,Verilog,USTC-COD-Lab-2022,54,2,2024-03-06 15:51:04+00:00,1
15290,488660558,https://github.com/zona8815/AES_System_with_Arbiter_PUF.git,2022-05-04 16:19:11+00:00,,zona8815/AES_System_with_Arbiter_PUF,Verilog,AES_System_with_Arbiter_PUF,27,2,2024-04-09 10:45:16+00:00,0
15291,494905093,https://github.com/zona8815/Reliable-Advanced-Encryption-Standard-System-Design-with-PUF-based-Key-Generators.git,2022-05-21 22:08:25+00:00,,zona8815/Reliable-Advanced-Encryption-Standard-System-Design-with-PUF-based-Key-Generators,Verilog,Reliable-Advanced-Encryption-Standard-System-Design-with-PUF-based-Key-Generators,41,2,2024-04-23 08:20:54+00:00,0
15292,493019833,https://github.com/sitongzhai/firrtlsynthesis.git,2022-05-16 22:38:34+00:00,A Fast and Extensible Primitive-Based FIRRTL Synthesis Tool,sitongzhai/firrtlsynthesis,Verilog,firrtlsynthesis,7336,1,2022-05-19 17:04:44+00:00,0
15293,494352851,https://github.com/neelesh19687/verilog.git,2022-05-20 06:48:14+00:00,All projects related to verilog.,neelesh19687/verilog,Verilog,verilog,7068,1,2022-05-20 07:03:16+00:00,0
15294,491107123,https://github.com/QiaoHui7/FFT_Radix_6.git,2022-05-11 12:44:31+00:00,A FFT Radix-6 design using spinalHDL to generate Verilog/VHDL,QiaoHui7/FFT_Radix_6,Verilog,FFT_Radix_6,20,1,2022-05-12 06:28:05+00:00,1
15295,489737377,https://github.com/AndrianDevFPGA/Full-Adder-.git,2022-05-07 17:19:06+00:00,,AndrianDevFPGA/Full-Adder-,Verilog,Full-Adder-,12,1,2022-05-08 16:43:00+00:00,0
15296,492173915,https://github.com/DECAfpga/Other_Cores.git,2022-05-14 09:47:14+00:00,This repository contains sample and little cores to not overpopulate the list of repositories.,DECAfpga/Other_Cores,Verilog,Other_Cores,3049,1,2024-10-05 08:00:06+00:00,0
15297,495084081,https://github.com/gjghlinix/data_dynamic.git,2022-05-22 14:29:50+00:00,数码管的数据进行动态显示,gjghlinix/data_dynamic,Verilog,data_dynamic,255,1,2022-05-30 07:10:42+00:00,0
15298,492170531,https://github.com/razibShahadat/FPGA---Verilog-.git,2022-05-14 09:32:58+00:00,Altera Cyclone IV development board based Tutorials,razibShahadat/FPGA---Verilog-,Verilog,FPGA---Verilog-,12377,1,2023-10-29 11:58:49+00:00,0
15299,491893499,https://github.com/AndrianDevFPGA/SequenceNumberDetector.git,2022-05-13 12:43:03+00:00,,AndrianDevFPGA/SequenceNumberDetector,Verilog,SequenceNumberDetector,3,1,2022-05-13 12:50:29+00:00,0
15300,491613864,https://github.com/Ghanshu03101997/RAM-Verilog-Code.git,2022-05-12 17:47:24+00:00,,Ghanshu03101997/RAM-Verilog-Code,Verilog,RAM-Verilog-Code,41,1,2022-05-16 14:04:05+00:00,0
15301,491293837,https://github.com/f-castello/ms.14_dlx.git,2022-05-11 22:49:11+00:00,DLX final project for the Microelectronic Systems MSc course @ the Polytechnic University of Turin (A.Y. 2021/2022).,f-castello/ms.14_dlx,Verilog,ms.14_dlx,82839,1,2023-01-27 21:28:32+00:00,0
15302,492977268,https://github.com/sinemckontas/cse3038-project2.git,2022-05-16 19:44:37+00:00,Extended MIPS single-cycle implementation by implementing two additional instructions using Verilog in ModelSim.,sinemckontas/cse3038-project2,Verilog,cse3038-project2,200,1,2023-06-01 09:58:55+00:00,0
15303,493166958,https://github.com/smabbasht/Pedometer-RISC-V-Research.git,2022-05-17 08:42:36+00:00,,smabbasht/Pedometer-RISC-V-Research,Verilog,Pedometer-RISC-V-Research,2406,1,2023-04-01 21:36:08+00:00,0
15304,494084076,https://github.com/nimamaguale/hw5.git,2022-05-19 13:30:26+00:00,,nimamaguale/hw5,Verilog,hw5,3,1,2022-05-20 04:06:17+00:00,0
15305,495560229,https://github.com/akramazizz/RISC_v_Processor.git,2022-05-23 20:16:29+00:00,Verilog Pipeline RICSv Processor  ,akramazizz/RISC_v_Processor,Verilog,RISC_v_Processor,322,1,2023-05-10 10:34:54+00:00,0
15306,490951031,https://github.com/FGranda2/Time-Synchronization.git,2022-05-11 04:02:58+00:00,Implementation of time synchronization for sensors with FPGA Xilinx board.,FGranda2/Time-Synchronization,Verilog,Time-Synchronization,14,1,2023-05-28 07:50:08+00:00,0
15307,489754105,https://github.com/kmakhno/axis_packet_generator.git,2022-05-07 18:37:00+00:00,Packet AXI-Stream generator for testing purposes,kmakhno/axis_packet_generator,Verilog,axis_packet_generator,21,1,2023-11-23 10:56:34+00:00,1
15308,490299936,https://github.com/Woomou/validator.git,2022-05-09 13:41:10+00:00,The validative debugger is a inverse generative neural network method.,Woomou/validator,Verilog,validator,691,1,2022-05-13 05:11:37+00:00,0
15309,491606132,https://github.com/Ghanshu03101997/4-bit-carry-look-Ahed-Adder-verilog-code.git,2022-05-12 17:20:57+00:00,,Ghanshu03101997/4-bit-carry-look-Ahed-Adder-verilog-code,Verilog,4-bit-carry-look-Ahed-Adder-verilog-code,30,1,2022-05-16 14:04:04+00:00,0
15310,494988765,https://github.com/ashuthosh-mr/LDPC-RTL.git,2022-05-22 07:23:41+00:00,"This repository contains GF4, GF8 and GF16, RTL LDPC decoder",ashuthosh-mr/LDPC-RTL,Verilog,LDPC-RTL,2065,1,2022-08-04 15:10:53+00:00,1
15311,493570740,https://github.com/sandeep260301/RISC-V.git,2022-05-18 08:16:01+00:00,,sandeep260301/RISC-V,Verilog,RISC-V,9,1,2022-05-21 06:56:15+00:00,1
15312,495056011,https://github.com/mcleod-ideafix/driver-test.git,2022-05-22 12:38:40+00:00,"Todo el material que tengo sobre el cartucho Driver-Test, más los archivos para crear un clon funcional de dicho cartucho",mcleod-ideafix/driver-test,Verilog,driver-test,1389,1,2023-04-27 07:35:30+00:00,0
15313,490598001,https://github.com/AndrianDevFPGA/Packetization-.git,2022-05-10 07:58:39+00:00,,AndrianDevFPGA/Packetization-,Verilog,Packetization-,9,1,2022-05-13 12:50:32+00:00,0
15314,495580506,https://github.com/samin50/Wall-EE.git,2022-05-23 21:34:24+00:00,,samin50/Wall-EE,Verilog,Wall-EE,376334,1,2023-07-03 14:59:15+00:00,1
15315,492573812,https://github.com/windgod31202/PRPG_3bitsLFSR.git,2022-05-15 18:43:11+00:00,,windgod31202/PRPG_3bitsLFSR,Verilog,PRPG_3bitsLFSR,3,1,2022-05-16 08:59:17+00:00,0
15316,490046888,https://github.com/BrenoRev/Projeto-Forno-Microondas.git,2022-05-08 20:22:34+00:00,Projeto de Forno de Microondas da disciplina de Sistemas Digitais da UFPE.,BrenoRev/Projeto-Forno-Microondas,Verilog,Projeto-Forno-Microondas,39,1,2022-05-10 20:16:39+00:00,1
15317,489872041,https://github.com/vishwas1101/CS-F342-Computer-Architecture.git,2022-05-08 07:08:34+00:00,All the labs and assignment solutions for the course. ,vishwas1101/CS-F342-Computer-Architecture,Verilog,CS-F342-Computer-Architecture,10829,1,2023-12-06 12:24:49+00:00,2
15318,491120667,https://github.com/mattvenn/caravel_walkthrough.git,2022-05-11 13:22:07+00:00,,mattvenn/caravel_walkthrough,Verilog,caravel_walkthrough,52447,1,2022-07-02 23:06:48+00:00,0
15319,491087690,https://github.com/AndrianDevFPGA/comparator.git,2022-05-11 11:48:30+00:00,,AndrianDevFPGA/comparator,Verilog,comparator,5,1,2022-05-13 12:50:31+00:00,0
15320,491993646,https://github.com/hansollasido/verilog-FPGA.git,2022-05-13 17:57:49+00:00,,hansollasido/verilog-FPGA,Verilog,verilog-FPGA,56,1,2022-06-10 09:17:33+00:00,0
15321,489995759,https://github.com/AndrianDevFPGA/BRAM-.git,2022-05-08 16:25:04+00:00,Verilog code for BRAM ,AndrianDevFPGA/BRAM-,Verilog,BRAM-,3,1,2022-05-08 16:42:58+00:00,0
15322,491617825,https://github.com/Ghanshu03101997/3-to-8-Decoder_Verilog-code.git,2022-05-12 18:00:28+00:00,,Ghanshu03101997/3-to-8-Decoder_Verilog-code,Verilog,3-to-8-Decoder_Verilog-code,31,1,2022-05-16 14:16:45+00:00,0
15323,494747611,https://github.com/3ab3at/PacMan-Game.git,2022-05-21 10:12:35+00:00,A PacMan game implemented using Verilog to be deployed on Basys3 board.,3ab3at/PacMan-Game,Verilog,PacMan-Game,7,1,2022-10-21 09:35:22+00:00,0
15324,493534871,https://github.com/FaithGriffin/CSARCH1_HDLProject1.git,2022-05-18 06:22:08+00:00,Verilog behavioral model HDL program,FaithGriffin/CSARCH1_HDLProject1,Verilog,CSARCH1_HDLProject1,61,1,2023-03-25 16:22:27+00:00,0
15325,490718585,https://github.com/a-mehrotra/EECE3324-Computer-Architecture.git,2022-05-10 13:52:57+00:00,,a-mehrotra/EECE3324-Computer-Architecture,Verilog,EECE3324-Computer-Architecture,2859,1,2024-01-18 21:30:26+00:00,0
15326,489448225,https://github.com/jayyoon1218/4-bit-CPU.git,2022-05-06 17:58:30+00:00,ECE 251 Computer Architecture Final Project,jayyoon1218/4-bit-CPU,Verilog,4-bit-CPU,1014,1,2023-11-06 10:21:33+00:00,0
15327,491441424,https://github.com/yasnakateb/ChiselNotes.git,2022-05-12 09:09:28+00:00,Chisel3 examples,yasnakateb/ChiselNotes,Verilog,ChiselNotes,60,1,2022-06-03 16:37:22+00:00,0
15328,489701197,https://github.com/ToddRenn/SIMON64_128.git,2022-05-07 14:48:34+00:00,Verilog implementation of SIMON64/128,ToddRenn/SIMON64_128,Verilog,SIMON64_128,1847,1,2022-05-17 02:51:35+00:00,0
15329,489604357,https://github.com/fangjh21/ic_course.git,2022-05-07 07:36:31+00:00,some verilog module,fangjh21/ic_course,Verilog,ic_course,6410,1,2022-12-05 14:50:42+00:00,0
15330,491820353,https://github.com/rosmarinocc/cpu89.git,2022-05-13 08:35:19+00:00,系统实验课设1，89条指令的MIPS流水线cpu,rosmarinocc/cpu89,Verilog,cpu89,12376,1,2024-04-02 08:26:31+00:00,0
15331,495034495,https://github.com/NPJ-NPJ/Pulse-Width-Modulation.git,2022-05-22 11:03:22+00:00,PWM in FPGA,NPJ-NPJ/Pulse-Width-Modulation,Verilog,Pulse-Width-Modulation,33,1,2022-06-21 00:07:33+00:00,0
15332,493701189,https://github.com/AnyTask2001/whu_elc_lab.git,2022-05-18 14:35:42+00:00,电子线路实习,AnyTask2001/whu_elc_lab,Verilog,whu_elc_lab,11194,1,2023-09-15 09:21:19+00:00,0
15333,491789788,https://github.com/Fluuuegel/USTC-COD-HW-2022.git,2022-05-13 06:54:38+00:00,,Fluuuegel/USTC-COD-HW-2022,Verilog,USTC-COD-HW-2022,80062,1,2023-06-15 10:35:13+00:00,1
15334,489668832,https://github.com/ThanforeHarich/CNN-calculator-in-verilog.git,2022-05-07 12:34:58+00:00,,ThanforeHarich/CNN-calculator-in-verilog,Verilog,CNN-calculator-in-verilog,10,1,2022-05-21 00:35:36+00:00,0
15335,492825128,https://github.com/kripanshukumar/ROUTER_1X3.git,2022-05-16 12:27:38+00:00,Packet Router,kripanshukumar/ROUTER_1X3,Verilog,ROUTER_1X3,30688,1,2024-06-24 14:42:11+00:00,0
15336,489312310,https://github.com/QuyLe-Minh/Digital-Clock.git,2022-05-06 10:29:39+00:00,Make a simple digital clock on arty-z7 20 board with 4 7-segment leds,QuyLe-Minh/Digital-Clock,Verilog,Digital-Clock,29,1,2024-07-29 23:20:57+00:00,0
15337,492257860,https://github.com/imuguruza/gdg_talk_material.git,2022-05-14 15:42:30+00:00,"GDG Meeting presentation examples, code and links",imuguruza/gdg_talk_material,Verilog,gdg_talk_material,1057,1,2022-05-24 20:40:29+00:00,0
15338,488559840,https://github.com/Chengsong-Fu/EMD.git,2022-05-04 11:23:30+00:00,verilog,Chengsong-Fu/EMD,Verilog,EMD,30,1,2024-06-29 08:46:15+00:00,0
15339,489714588,https://github.com/Jazzel/HU-CA-Project.git,2022-05-07 15:42:15+00:00,,Jazzel/HU-CA-Project,Verilog,HU-CA-Project,1598,1,2022-05-10 13:53:36+00:00,1
15340,491606814,https://github.com/Ghanshu03101997/4-Bit-Ripple-Carry-Adder-Verilog-Code.git,2022-05-12 17:23:16+00:00,,Ghanshu03101997/4-Bit-Ripple-Carry-Adder-Verilog-Code,Verilog,4-Bit-Ripple-Carry-Adder-Verilog-Code,32,1,2022-05-16 14:04:08+00:00,0
15341,493567909,https://github.com/Hetsoni2002/booth-multiplier.git,2022-05-18 08:06:51+00:00,booth multiplier algorithm is implemented in a redix-2 and a redix-4 manner. the radix-4 is called modified booth. ,Hetsoni2002/booth-multiplier,Verilog,booth-multiplier,194,1,2022-06-06 12:19:57+00:00,0
15342,492929469,https://github.com/ganeshtmvs/EE5332_Project-.git,2022-05-16 17:11:46+00:00,Course Project based on FIR Filters for the course EE5332 - Mapping DSP Algorithms to Architectures,ganeshtmvs/EE5332_Project-,Verilog,EE5332_Project-,305,1,2024-01-30 03:41:16+00:00,0
15343,488909340,https://github.com/HEDEZ44/EYANTRA2021-SOIL_MONITORING_BOT.git,2022-05-05 09:30:28+00:00,,HEDEZ44/EYANTRA2021-SOIL_MONITORING_BOT,Verilog,EYANTRA2021-SOIL_MONITORING_BOT,135464,1,2022-11-09 13:11:29+00:00,2
15344,490399250,https://github.com/AndrianDevFPGA/Trigger-Signal.git,2022-05-09 18:25:05+00:00,,AndrianDevFPGA/Trigger-Signal,Verilog,Trigger-Signal,3,1,2022-05-13 12:50:34+00:00,0
15345,489431780,https://github.com/jschuster1203/VerilogToDimacs.git,2022-05-06 16:59:43+00:00,"Python file that takes in a verilog file and translates it into the proper dimacs file. The dimac file is then run using minisat to solve for reachability. When calling the python file, the user states the file name, the number of unrollings, and the desired state",jschuster1203/VerilogToDimacs,Verilog,VerilogToDimacs,22,1,2023-10-11 12:53:02+00:00,0
15346,491238935,https://github.com/AndrianDevFPGA/state-Machine-example.git,2022-05-11 19:01:30+00:00,,AndrianDevFPGA/state-Machine-example,Verilog,state-Machine-example,2,1,2022-05-13 12:50:31+00:00,0
15347,492598827,https://github.com/eroor8/fccm2022demo_concept_drift.git,2022-05-15 20:39:15+00:00,Demo of online training with concept drift for FCCM 2022 demo night,eroor8/fccm2022demo_concept_drift,Verilog,fccm2022demo_concept_drift,7660,1,2022-06-25 08:01:27+00:00,0
15348,492509276,https://github.com/p76061425/DIC_TrafficLight.git,2022-05-15 14:23:25+00:00,DIC_TrafficLight,p76061425/DIC_TrafficLight,Verilog,DIC_TrafficLight,3,1,2022-08-02 07:54:33+00:00,0
15349,494746448,https://github.com/3ab3at/Digital-Lock.git,2022-05-21 10:07:24+00:00,A digital lock created using Verilog to be deployed on Basys3 Board.,3ab3at/Digital-Lock,Verilog,Digital-Lock,8,1,2023-06-12 09:45:18+00:00,0
15350,494962889,https://github.com/AirsFyp/caravel_FPU_Bfloat_16.git,2022-05-22 04:58:01+00:00,This repository is for Floating Point Unit Bfloat16 precision,AirsFyp/caravel_FPU_Bfloat_16,Verilog,caravel_FPU_Bfloat_16,39360,1,2023-06-05 14:25:31+00:00,1
15351,492766689,https://github.com/LAMPA23/ModelSim.git,2022-05-16 09:25:55+00:00,,LAMPA23/ModelSim,Verilog,ModelSim,2414,1,2022-06-15 19:15:45+00:00,0
15352,493503487,https://github.com/vtkhatri/fpu-verification.git,2022-05-18 04:07:31+00:00,,vtkhatri/fpu-verification,Verilog,fpu-verification,75,1,2022-06-04 03:55:33+00:00,1
15353,491573622,https://github.com/geekifan/mips-design.git,2022-05-12 15:39:35+00:00,MIPS 硬件设计实验课 （2021）的课程大作业,geekifan/mips-design,Verilog,mips-design,12,1,2023-05-17 02:30:52+00:00,0
15354,494088301,https://github.com/dinasmh/8b10b.git,2022-05-19 13:41:53+00:00,source code of the 8b10b encoder and decoder (verilog) + testbench (systemverilog),dinasmh/8b10b,Verilog,8b10b,3,1,2022-05-26 17:51:53+00:00,0
15355,488894374,https://github.com/liuly0322/riscv32-ustc-codh-lab6.git,2022-05-05 08:42:34+00:00,USTC 2022 春季学期 CODH 课程综合实验,liuly0322/riscv32-ustc-codh-lab6,Verilog,riscv32-ustc-codh-lab6,4757,1,2024-02-22 03:33:39+00:00,0
15356,495354774,https://github.com/duyang92/jigsaw-sketch-paper.git,2022-05-23 10:06:54+00:00,,duyang92/jigsaw-sketch-paper,Verilog,jigsaw-sketch-paper,146464,1,2024-06-12 11:15:14+00:00,0
15357,492845867,https://github.com/Ghanshu03101997/8-Bit-Skip-By-3-Counter-Verilog-code.git,2022-05-16 13:24:18+00:00,,Ghanshu03101997/8-Bit-Skip-By-3-Counter-Verilog-code,Verilog,8-Bit-Skip-By-3-Counter-Verilog-code,36,1,2022-05-16 13:59:09+00:00,0
15358,488521589,https://github.com/aliasgharchakera/RISC-V-pipelined-processor.git,2022-05-04 09:10:47+00:00,This is a 5-stage pipelined RISC V processor capable of running the RISC-V instruction set.,aliasgharchakera/RISC-V-pipelined-processor,Verilog,RISC-V-pipelined-processor,9055,1,2023-12-26 19:07:25+00:00,0
15359,491643929,https://github.com/Agusgal/EV22.git,2022-05-12 19:32:34+00:00,A 16-bit RISC high performance processor. ,Agusgal/EV22,Verilog,EV22,147986,1,2024-07-23 23:47:29+00:00,0
15360,491261961,https://github.com/ajoshantony/FPGA_Mario.git,2022-05-11 20:25:18+00:00,ECE 385 Final Project,ajoshantony/FPGA_Mario,Verilog,FPGA_Mario,278519,1,2023-04-10 23:14:43+00:00,0
15361,492263484,https://github.com/Splasher1804/Spartan3E-RGB-Generated-Pattern.git,2022-05-14 16:05:46+00:00,In this project I generated an RGB Pattern which changes colors of the rows if Switch_0 is activated. The project is written in Verilong HDL and simulated in Xilinx 14.7.,Splasher1804/Spartan3E-RGB-Generated-Pattern,Verilog,Spartan3E-RGB-Generated-Pattern,6,1,2022-05-14 16:16:15+00:00,0
15362,494035764,https://github.com/nimamaguale/hw3.git,2022-05-19 11:05:56+00:00,,nimamaguale/hw3,Verilog,hw3,3,1,2022-05-20 04:06:18+00:00,0
15363,492653478,https://github.com/lachuy/ImageProcessing1.git,2022-05-16 01:58:46+00:00,Using Verilog HDL and Altera ModelSim to process RGB image to Gray. ,lachuy/ImageProcessing1,Verilog,ImageProcessing1,2,1,2022-05-25 06:03:21+00:00,1
15364,491635858,https://github.com/AndrianDevFPGA/trafficLight.git,2022-05-12 19:02:32+00:00,,AndrianDevFPGA/trafficLight,Verilog,trafficLight,1,1,2022-05-13 12:50:30+00:00,0
15365,492867013,https://github.com/Ghanshu03101997/Frequency-divider-with-50-Duty-CycleVerilog-Code.git,2022-05-16 14:18:32+00:00,,Ghanshu03101997/Frequency-divider-with-50-Duty-CycleVerilog-Code,Verilog,Frequency-divider-with-50-Duty-CycleVerilog-Code,31,1,2022-06-02 03:33:36+00:00,0
15366,494425373,https://github.com/mertcarabaci/BLG222E-Project2.git,2022-05-20 10:45:37+00:00,,mertcarabaci/BLG222E-Project2,Verilog,BLG222E-Project2,5998,1,2023-11-09 21:46:12+00:00,0
15367,489790801,https://github.com/HummusPrince/PseudoCPU.git,2022-05-07 22:04:15+00:00,Stein's algorithm in hardware for educational needs.,HummusPrince/PseudoCPU,Verilog,PseudoCPU,60,1,2023-11-16 13:51:31+00:00,1
15368,489437697,https://github.com/eymay/Corg2022Spring.git,2022-05-06 17:20:20+00:00,,eymay/Corg2022Spring,Verilog,Corg2022Spring,2007,1,2024-03-09 21:48:02+00:00,0
15369,492266834,https://github.com/Splasher1804/DW03-Bictr-Decode.git,2022-05-14 16:20:12+00:00,In this project I have programmed in Verilog HDL an up/down counter whose outputs are binary decoded. It has the simulation files that I used in ModelSim6.6.,Splasher1804/DW03-Bictr-Decode,Verilog,DW03-Bictr-Decode,269,1,2022-05-14 16:25:34+00:00,0
15370,492241502,https://github.com/kmakhno/ad9648_axi_wrapper_1.0.git,2022-05-14 14:37:29+00:00,AXI wrapper for AD9648 low-level controller,kmakhno/ad9648_axi_wrapper_1.0,Verilog,ad9648_axi_wrapper_1.0,56,1,2022-08-13 04:26:25+00:00,0
15371,492862261,https://github.com/Ghanshu03101997/Frequency-Divide-BY-3-Verilog.git,2022-05-16 14:06:25+00:00,,Ghanshu03101997/Frequency-Divide-BY-3-Verilog,Verilog,Frequency-Divide-BY-3-Verilog,35,1,2022-05-16 14:17:13+00:00,0
15372,493898240,https://github.com/dzx-dzx/Handshake.git,2022-05-19 02:50:05+00:00,,dzx-dzx/Handshake,Verilog,Handshake,58,1,2023-03-10 07:15:08+00:00,0
15373,491066807,https://github.com/mattvenn/caravel_tutorial.git,2022-05-11 10:43:11+00:00,,mattvenn/caravel_tutorial,Verilog,caravel_tutorial,51889,1,2022-07-02 23:06:52+00:00,0
15374,495099931,https://github.com/RiscenY/PWM-Generator-I2C-Interface-.git,2022-05-22 15:29:57+00:00,A simple PWM Generator with I2C Slave interface released from opencores.com,RiscenY/PWM-Generator-I2C-Interface-,Verilog,PWM-Generator-I2C-Interface-,32,1,2024-09-20 08:12:40+00:00,1
15375,488498432,https://github.com/AndrianDevFPGA/PWM-Generator.git,2022-05-04 07:50:56+00:00,This code is used to generate PWM signal ,AndrianDevFPGA/PWM-Generator,Verilog,PWM-Generator,6,1,2022-05-08 16:43:02+00:00,0
15376,489735258,https://github.com/AndrianDevFPGA/Half-Adder.git,2022-05-07 17:10:02+00:00,Verilog code for half Adder ,AndrianDevFPGA/Half-Adder,Verilog,Half-Adder,4,1,2022-05-08 16:43:01+00:00,0
15377,490088950,https://github.com/briansune/CS42448-Verilog-Example.git,2022-05-09 00:40:00+00:00,CS42448 FPGA Verilog Loop Back Example,briansune/CS42448-Verilog-Example,Verilog,CS42448-Verilog-Example,12,1,2022-06-23 18:45:27+00:00,0
15378,492976518,https://github.com/yolanda10202/CSM152A_lab4.git,2022-05-16 19:41:59+00:00,,yolanda10202/CSM152A_lab4,Verilog,CSM152A_lab4,380,1,2022-06-03 03:57:22+00:00,0
15379,494374865,https://github.com/Abhijith18/Approximate-FFT.git,2022-05-20 08:01:48+00:00,,Abhijith18/Approximate-FFT,Verilog,Approximate-FFT,934,1,2023-07-25 05:55:30+00:00,0
15380,491612103,https://github.com/Ghanshu03101997/SR-Flip-Flop-Verilog-Code.git,2022-05-12 17:41:33+00:00,,Ghanshu03101997/SR-Flip-Flop-Verilog-Code,Verilog,SR-Flip-Flop-Verilog-Code,42,1,2022-05-16 14:04:07+00:00,0
15381,493325441,https://github.com/coleblackman/FABulousTG.git,2022-05-17 16:12:15+00:00,"Testing of the FABulous FPGA fabric generator. Specifications occur in 6 different files, resulting in varying RTL outputs",coleblackman/FABulousTG,Verilog,FABulousTG,3354,1,2023-12-04 01:35:23+00:00,0
15382,489851696,https://github.com/skynatepro/MIPS32.git,2022-05-08 05:10:11+00:00,Design of 32-bit MIPS Processor,skynatepro/MIPS32,Verilog,MIPS32,5977,1,2024-02-21 15:12:06+00:00,1
15383,493971390,https://github.com/liby6/iic_driver.git,2022-05-19 07:45:30+00:00,iic、 eeprom、 pmbus,liby6/iic_driver,Verilog,iic_driver,3,1,2024-04-05 14:46:30+00:00,0
15384,497819211,https://github.com/buhe/bugu-computer.git,2022-05-30 06:36:42+00:00, 💻  Build own computer by fpga.,buhe/bugu-computer,Verilog,bugu-computer,327,25,2024-08-15 07:16:05+00:00,2
15385,501265198,https://github.com/jeshraghian/snn-accelerator.git,2022-06-08 13:33:52+00:00,,jeshraghian/snn-accelerator,Verilog,snn-accelerator,26360,23,2024-10-26 14:46:47+00:00,1
15386,496962936,https://github.com/HUXIYIGE/cqu_cs_course.git,2022-05-27 10:59:25+00:00,重庆大学计算机学院计算机科学与技术课程相关文档和实验,HUXIYIGE/cqu_cs_course,Verilog,cqu_cs_course,1177672,17,2024-09-04 08:42:25+00:00,1
15387,498714649,https://github.com/2catycm/SUSTech-CS202_214-Computer_Organization-Project.git,2022-06-01 11:49:13+00:00,This is the mirror for gitee in github for project assignment of cs202 / 214 Computer Organization course of Southern University of Science and Technology， which is to manufacture a CPU. 这是南方科技大学CS202/214计算机组成原理课程的大作业——实现一个CPU。,2catycm/SUSTech-CS202_214-Computer_Organization-Project,Verilog,SUSTech-CS202_214-Computer_Organization-Project,109714,14,2024-05-27 09:55:52+00:00,0
15388,499417951,https://github.com/achunbai/taxi_fare_fpga.git,2022-06-03 07:22:18+00:00,出租车计价器——一个EDA课程设计大作业,achunbai/taxi_fare_fpga,Verilog,taxi_fare_fpga,51,10,2024-06-20 12:51:40+00:00,1
15389,496025524,https://github.com/nandland/UART.git,2022-05-25 00:06:59+00:00,UART in Verilog and VHDL,nandland/UART,Verilog,UART,13,9,2024-05-14 03:22:41+00:00,0
15390,497660825,https://github.com/infini8-13/riscv-ms-soc.git,2022-05-29 17:27:04+00:00,A RISC-V Mixed Signal System-on-Chip(SoC) produced by integrating RVMyth RISC-V Core with Phase Locked Loop(PLL)  as a clock multiplier,infini8-13/riscv-ms-soc,Verilog,riscv-ms-soc,86,9,2024-10-20 11:40:24+00:00,0
15391,497236016,https://github.com/tharunchitipolu/RISC-V-32I-based-core-with-Advanced-Extensible-Interface.git,2022-05-28 06:38:49+00:00,5 stage pipelined RISC-V core with AXI3 bus protocol between the directly mapped cache and main memory.,tharunchitipolu/RISC-V-32I-based-core-with-Advanced-Extensible-Interface,Verilog,RISC-V-32I-based-core-with-Advanced-Extensible-Interface,530,8,2024-08-22 19:20:59+00:00,0
15392,500608527,https://github.com/jiayi-wang98/lpddr4_memory_controller.git,2022-06-06 22:12:15+00:00,,jiayi-wang98/lpddr4_memory_controller,Verilog,lpddr4_memory_controller,6838,8,2024-09-21 13:08:26+00:00,3
15393,497217377,https://github.com/ankitgarg1999/COP-820.git,2022-05-28 04:57:24+00:00,Eyeriss Hardware Accelerator for Machine Learning,ankitgarg1999/COP-820,Verilog,COP-820,802,7,2024-10-15 14:40:35+00:00,2
15394,500756124,https://github.com/briansune/Artix-7-PCIE-Riffa.git,2022-06-07 08:34:47+00:00,,briansune/Artix-7-PCIE-Riffa,Verilog,Artix-7-PCIE-Riffa,18027,7,2024-06-24 02:48:48+00:00,2
15395,501358050,https://github.com/Prokuma/Kasumi.git,2022-06-08 17:59:21+00:00,The RV32I Implementation of Verilog HDL,Prokuma/Kasumi,Verilog,Kasumi,82,6,2024-07-14 12:35:11+00:00,0
15396,497039278,https://github.com/LYB926/Processor-Z.git,2022-05-27 15:02:54+00:00,使用 Verilog HDL 实现一个比 CS:APP 中 Y86-64 更简单的处理器，简称为 Processor-Z 。,LYB926/Processor-Z,Verilog,Processor-Z,4314,6,2024-10-09 13:22:13+00:00,0
15397,499052329,https://github.com/simonwaid/particle_detector.git,2022-06-02 08:23:10+00:00,"Detector for alpha, beta and other particles",simonwaid/particle_detector,Verilog,particle_detector,34037,6,2024-02-16 22:40:56+00:00,0
15398,500180573,https://github.com/damdoy/fft_verilog.git,2022-06-05 18:33:52+00:00,FFT implementation with verilog ,damdoy/fft_verilog,Verilog,fft_verilog,4,5,2024-06-11 18:28:56+00:00,1
15399,497086065,https://github.com/pariyajebreili/32BitMipsProcessor.git,2022-05-27 17:40:35+00:00,,pariyajebreili/32BitMipsProcessor,Verilog,32BitMipsProcessor,1070,5,2022-09-03 17:26:10+00:00,0
15400,496718421,https://github.com/mohamed/cordic.git,2022-05-26 17:47:31+00:00,Synthesizable SystemVerilog implementation of fixed-point CORDIC algorithm,mohamed/cordic,Verilog,cordic,3103,5,2024-02-28 01:12:18+00:00,2
15401,495262870,https://github.com/DinCarmon/FPGA_Capstone_Building_FPGA_Projects_Course.git,2022-05-23 04:54:34+00:00,Link for the course: https://www.coursera.org/learn/capstone-fpga-design,DinCarmon/FPGA_Capstone_Building_FPGA_Projects_Course,Verilog,FPGA_Capstone_Building_FPGA_Projects_Course,98357,4,2024-08-31 05:51:27+00:00,0
15402,499083592,https://github.com/mattvenn/wrapped_instrumented_adder.git,2022-06-02 10:04:47+00:00,,mattvenn/wrapped_instrumented_adder,Verilog,wrapped_instrumented_adder,31221,4,2023-11-19 23:08:00+00:00,1
15403,500345502,https://github.com/mattvenn/zero_to_asic_mpw6.git,2022-06-06 08:08:31+00:00,MPW6 submission from the Zero to ASIC Course,mattvenn/zero_to_asic_mpw6,Verilog,zero_to_asic_mpw6,178617,4,2023-11-19 23:06:18+00:00,1
15404,501738794,https://github.com/skiphansen/panog2_usb.git,2022-06-09 16:58:47+00:00,USB Support for the Second Generation Pano Logic Thin Client,skiphansen/panog2_usb,Verilog,panog2_usb,4943,4,2024-06-26 04:06:27+00:00,3
15405,497052820,https://github.com/noelpedro/WES_Capstone_GNSS_MR.git,2022-05-27 15:46:03+00:00,,noelpedro/WES_Capstone_GNSS_MR,Verilog,WES_Capstone_GNSS_MR,61442,4,2024-06-03 03:40:57+00:00,5
15406,497851986,https://github.com/Yogesh0211/Image_Processing_using_Verilog.git,2022-05-30 08:21:17+00:00,"In this FPGA Verilog project, some simple processing operations are implemented in Verilog such as inversion, brightness control and threshold operations. The image processing operation is selected by a file and then, the processed image data are written to a bitmap image for verification purposes. The image reading Verilog code operates as a Verilog model of an image sensor/ camera, which can be really helpful for functional verifications in real-time FPGA image processing projects. The image writing part is also extremely useful for testing as well when you want to see the output image in BMP format.",Yogesh0211/Image_Processing_using_Verilog,Verilog,Image_Processing_using_Verilog,10,4,2024-01-01 04:15:52+00:00,0
15407,500468863,https://github.com/zorkan/cpr.git,2022-06-06 14:34:31+00:00,Developed in accordance with the Aha Standard.,zorkan/cpr,Verilog,cpr,5924,3,2024-01-17 19:58:01+00:00,1
15408,500873814,https://github.com/boga-vidhath/Wallace-Tree-Multiplier.git,2022-06-07 14:24:23+00:00,Verilog code project of a modular Wallace Tree multiplier built using Full and Half Adders.,boga-vidhath/Wallace-Tree-Multiplier,Verilog,Wallace-Tree-Multiplier,682,3,2024-10-29 01:42:15+00:00,0
15409,496903659,https://github.com/996refuse/HDLBits-Solutions.git,2022-05-27 07:38:53+00:00,HDLBits-Solutions,996refuse/HDLBits-Solutions,Verilog,HDLBits-Solutions,52,3,2024-08-30 20:16:31+00:00,1
15410,498424559,https://github.com/Seaflowery/CS202-CPU_src.git,2022-05-31 17:00:49+00:00,sustech CS202 uart CPU,Seaflowery/CS202-CPU_src,Verilog,CS202-CPU_src,11873,3,2024-06-26 16:43:34+00:00,0
15411,501724060,https://github.com/atalw/fromthetransistor.git,2022-06-09 16:12:28+00:00,Building the modern computer stack from first principles,atalw/fromthetransistor,Verilog,fromthetransistor,3302,3,2024-07-06 09:01:52+00:00,0
15412,501194254,https://github.com/khancuteee/Median_filter.git,2022-06-08 10:01:41+00:00,Median Filter use verilog. ,khancuteee/Median_filter,Verilog,Median_filter,123,3,2024-07-20 06:43:30+00:00,0
15413,499238253,https://github.com/Leo-Adventure/CS214-Simple-CPU.git,2022-06-02 18:00:35+00:00,"The repository contains the simple CPU implemented in CS214, which is the result of teamwork with @Cobalt-27 and @aeroplanepaper",Leo-Adventure/CS214-Simple-CPU,Verilog,CS214-Simple-CPU,25067,3,2022-06-16 09:06:57+00:00,0
15414,496114710,https://github.com/yongatek/caravel_yonga-modbus-controller.git,2022-05-25 06:47:47+00:00,,yongatek/caravel_yonga-modbus-controller,Verilog,caravel_yonga-modbus-controller,61378,3,2023-12-13 11:25:47+00:00,2
15415,496906136,https://github.com/egorxe/miranda_fpga_openmpw.git,2022-05-27 07:46:41+00:00,Miranda eFPGA for OpenMPW-5,egorxe/miranda_fpga_openmpw,Verilog,miranda_fpga_openmpw,434977,3,2022-12-14 01:09:22+00:00,1
15416,502175083,https://github.com/Precioux/Health-Checking-System.git,2022-06-10 20:38:59+00:00,Logic circuits Final Project - Spring 2021,Precioux/Health-Checking-System,Verilog,Health-Checking-System,4256,3,2024-04-24 03:46:19+00:00,0
15417,501453867,https://github.com/AllenDBoston/caravel_PMU.git,2022-06-09 00:35:43+00:00,,AllenDBoston/caravel_PMU,Verilog,caravel_PMU,132825,3,2022-06-12 22:42:30+00:00,0
15418,501138203,https://github.com/lsammarone/OpenPUF.git,2022-06-08 07:06:47+00:00,,lsammarone/OpenPUF,Verilog,OpenPUF,44464,3,2023-10-24 02:49:48+00:00,2
15419,498730071,https://github.com/ByakuyX/USTC-CALab2022.git,2022-06-01 12:37:54+00:00,,ByakuyX/USTC-CALab2022,Verilog,USTC-CALab2022,3180,3,2024-06-03 07:41:05+00:00,0
15420,501934846,https://github.com/choucl/FPGA-SHA256.git,2022-06-10 07:00:00+00:00,,choucl/FPGA-SHA256,Verilog,FPGA-SHA256,4261,2,2023-01-16 08:16:09+00:00,0
15421,497790767,https://github.com/githubpushpendra/Soil-Monitoring-Bot.git,2022-05-30 04:39:42+00:00,,githubpushpendra/Soil-Monitoring-Bot,Verilog,Soil-Monitoring-Bot,77643,2,2022-11-09 13:16:50+00:00,0
15422,498289997,https://github.com/TCL606/MIPS_CPU.git,2022-05-31 10:32:02+00:00,MIPS CPU constructed in verilog,TCL606/MIPS_CPU,Verilog,MIPS_CPU,2055,2,2024-06-28 21:31:24+00:00,0
15423,499998586,https://github.com/opensource-fr/wrapped_wavelet_transform.git,2022-06-05 04:21:19+00:00,Wrapped Wavelet Transform Module,opensource-fr/wrapped_wavelet_transform,Verilog,wrapped_wavelet_transform,8971,2,2023-11-19 23:08:35+00:00,1
15424,498395569,https://github.com/cccccc96/murphi2chisel.git,2022-05-31 15:35:25+00:00,,cccccc96/murphi2chisel,Verilog,murphi2chisel,12083,2,2024-06-11 20:04:32+00:00,1
15425,497232952,https://github.com/jogeshsingh/Sequence_Detector_Mealy_Machine_1010.git,2022-05-28 06:23:14+00:00,sequence detector (1010) with overlapping case implemented using mealy machine in XILINX VIVADO,jogeshsingh/Sequence_Detector_Mealy_Machine_1010,Verilog,Sequence_Detector_Mealy_Machine_1010,7,2,2023-09-29 06:57:15+00:00,0
15426,495214165,https://github.com/Chris-Not-Mikey/Synthesis-Fast-ANN-Fieldious.git,2022-05-23 00:51:20+00:00,,Chris-Not-Mikey/Synthesis-Fast-ANN-Fieldious,Verilog,Synthesis-Fast-ANN-Fieldious,78882,2,2022-06-14 09:28:41+00:00,0
15427,496508301,https://github.com/LYB926/Getting_Started_with_Verilog.git,2022-05-26 06:33:05+00:00,通过北京交通大学的网课学习Verilog HDL入门。,LYB926/Getting_Started_with_Verilog,Verilog,Getting_Started_with_Verilog,140,2,2023-12-23 06:17:59+00:00,0
15428,500396992,https://github.com/Sk-2023/AHB-APB-bridge-RTL-design-using-Verilog-HDL.git,2022-06-06 10:59:07+00:00,,Sk-2023/AHB-APB-bridge-RTL-design-using-Verilog-HDL,Verilog,AHB-APB-bridge-RTL-design-using-Verilog-HDL,4,2,2023-05-03 13:59:01+00:00,0
15429,501097468,https://github.com/luoqinpei/Auto-seek-Pilot-with-obstacle-avoidance-bluetooth-control-car.git,2022-06-08 04:19:15+00:00,Auto-seek Pilot with obstacle-avoidance bluetooth-control car based on Digilent Basys3 and Verilog HDL on Vivado design suite,luoqinpei/Auto-seek-Pilot-with-obstacle-avoidance-bluetooth-control-car,Verilog,Auto-seek-Pilot-with-obstacle-avoidance-bluetooth-control-car,39539,2,2023-04-06 05:39:36+00:00,0
15430,497044171,https://github.com/merledu/caravel_soc_now.git,2022-05-27 15:18:16+00:00,,merledu/caravel_soc_now,Verilog,caravel_soc_now,105627,2,2024-01-12 18:31:08+00:00,4
15431,496151140,https://github.com/Dignity-ghost/easy_ldpc_bf.git,2022-05-25 08:46:03+00:00,,Dignity-ghost/easy_ldpc_bf,Verilog,easy_ldpc_bf,744,2,2024-05-22 10:28:22+00:00,1
15432,496030466,https://github.com/nandland/bus16.git,2022-05-25 00:32:03+00:00,,nandland/bus16,Verilog,bus16,24,2,2023-12-27 11:25:57+00:00,0
15433,499625432,https://github.com/IanBoyanZhang/SystolicArray.git,2022-06-03 19:17:04+00:00,A naive implementation of systolic array,IanBoyanZhang/SystolicArray,Verilog,SystolicArray,106,2,2024-04-22 08:31:49+00:00,0
15434,501451666,https://github.com/chithambaramoorthii/RRAM_crossbar_array_with_periphery.git,2022-06-09 00:23:51+00:00,,chithambaramoorthii/RRAM_crossbar_array_with_periphery,Verilog,RRAM_crossbar_array_with_periphery,2181,2,2022-11-02 03:30:27+00:00,0
15435,495736772,https://github.com/lkmidas/FreeCores-AES128-DFA.git,2022-05-24 08:35:13+00:00,Differential Fault Analysis PoC on FreeCores simple AES-128 hardware implementation,lkmidas/FreeCores-AES128-DFA,Verilog,FreeCores-AES128-DFA,9,2,2023-10-23 10:55:38+00:00,0
15436,499229654,https://github.com/kareemelsaed/-A-32-bit-single-cycle-MIPS-processor.git,2022-06-02 17:31:47+00:00,,kareemelsaed/-A-32-bit-single-cycle-MIPS-processor,Verilog,-A-32-bit-single-cycle-MIPS-processor,81,2,2023-02-11 21:56:07+00:00,0
15437,501269769,https://github.com/proppy/caravel_hsv_mixer.git,2022-06-08 13:46:06+00:00,,proppy/caravel_hsv_mixer,Verilog,caravel_hsv_mixer,57732,2,2024-02-29 12:34:51+00:00,0
15438,502126697,https://github.com/fatihgulakar/shooting_game_verilog.git,2022-06-10 17:26:20+00:00,,fatihgulakar/shooting_game_verilog,Verilog,shooting_game_verilog,225284,2,2023-03-04 05:02:56+00:00,0
15439,500002145,https://github.com/Jashshor/3_FIFO_MAC.git,2022-06-05 04:46:18+00:00,使用modelsim仿真四个FIFO以太网MAC核回环串在一起,Jashshor/3_FIFO_MAC,Verilog,3_FIFO_MAC,323,2,2024-07-16 12:26:52+00:00,0
15440,495430815,https://github.com/SavourySnaX/8088_Core.git,2022-05-23 13:49:52+00:00,Verilog 8088 (and eventually 8086) core - Currently Used in https://github.com/SavourySnaX/MiSTer_KonixMultisystem and based on https://www.reenigne.org/blog/8086-microcode-disassembled/,SavourySnaX/8088_Core,Verilog,8088_Core,492,2,2024-05-02 05:38:37+00:00,1
15441,500199447,https://github.com/radical-p/Mathematical-calculations-on-matrices.git,2022-06-05 20:02:28+00:00,Mathematical calculations on matrices in Verilog,radical-p/Mathematical-calculations-on-matrices,Verilog,Mathematical-calculations-on-matrices,627,2,2024-06-04 08:46:01+00:00,0
15442,497315666,https://github.com/Ljfanny/SUSTech_CS202_CPU.git,2022-05-28 12:46:36+00:00,,Ljfanny/SUSTech_CS202_CPU,Verilog,SUSTech_CS202_CPU,13349,2,2023-05-28 03:04:15+00:00,0
15443,500165944,https://github.com/Junzhou-Chen/input-adder.git,2022-06-05 17:31:03+00:00,,Junzhou-Chen/input-adder,Verilog,input-adder,1633,2,2024-07-10 10:20:07+00:00,0
15444,495709021,https://github.com/mbuku/Polar-Code.git,2022-05-24 07:09:34+00:00,,mbuku/Polar-Code,Verilog,Polar-Code,273,2,2024-10-23 05:59:42+00:00,0
15445,499960660,https://github.com/yuchen-mei/kairos-caravel.git,2022-06-04 23:50:06+00:00,,yuchen-mei/kairos-caravel,Verilog,kairos-caravel,904540,1,2022-11-03 01:30:42+00:00,3
15446,497870922,https://github.com/oromera/UbSoC.git,2022-05-30 09:18:07+00:00,Implementación del PicoSoC para DE0-nano,oromera/UbSoC,Verilog,UbSoC,122,1,2023-09-22 09:36:19+00:00,0
15447,501726249,https://github.com/lawrie/binxt_verilog_examples.git,2022-06-09 16:19:05+00:00,Verilog examples for the Blackice Nxt ice40 FPGA board,lawrie/binxt_verilog_examples,Verilog,binxt_verilog_examples,43,1,2022-07-18 18:22:04+00:00,2
15448,499787978,https://github.com/dramoz/arty-s7.git,2022-06-04 10:02:32+00:00,Xilinx Arty-S7 Projects and Tutorials,dramoz/arty-s7,Verilog,arty-s7,46329,1,2024-08-17 22:23:39+00:00,0
15449,496131511,https://github.com/LamTS72/Verilog_FPGA.git,2022-05-25 07:43:58+00:00,,LamTS72/Verilog_FPGA,Verilog,Verilog_FPGA,29803,1,2024-06-24 11:38:04+00:00,0
15450,497340493,https://github.com/ccapen/Verilog-usb-ulpi.git,2022-05-28 14:26:17+00:00,,ccapen/Verilog-usb-ulpi,Verilog,Verilog-usb-ulpi,104,1,2023-07-29 12:20:40+00:00,2
15451,501710956,https://github.com/Brianwind/Snake_inBasys3.git,2022-06-09 15:32:39+00:00,"The classic Snake game, written in verilog. It runs on Basys3 and comes with 2-player mode and mist mode.",Brianwind/Snake_inBasys3,Verilog,Snake_inBasys3,34,1,2022-06-30 16:17:11+00:00,0
15452,501575943,https://github.com/bigdot123456/THead100.git,2022-06-09 08:52:10+00:00,base wujian100 from T-semi,bigdot123456/THead100,Verilog,THead100,11055,1,2022-06-10 11:00:03+00:00,0
15453,501460935,https://github.com/tsssni/mips-c5.git,2022-06-09 01:11:38+00:00,"Design of a multi-circle MIPS CPU, supporting MIPS-C5 and interruption",tsssni/mips-c5,Verilog,mips-c5,28,1,2023-09-22 00:57:54+00:00,0
15454,500413853,https://github.com/DawnBlossomsPluckatDusk/computer_organization-lab.git,2022-06-06 11:54:40+00:00,,DawnBlossomsPluckatDusk/computer_organization-lab,Verilog,computer_organization-lab,5,1,2022-07-06 03:57:38+00:00,1
15455,500562070,https://github.com/Anh-tp-do/NandGame.git,2022-06-06 19:11:11+00:00,A verilog version for Nandgame's solutions,Anh-tp-do/NandGame,Verilog,NandGame,37,1,2022-06-20 03:15:02+00:00,0
15456,500206933,https://github.com/inganault/spdif-to-i2s.git,2022-06-05 20:40:02+00:00,,inganault/spdif-to-i2s,Verilog,spdif-to-i2s,18,1,2023-07-31 05:30:45+00:00,0
15457,498662723,https://github.com/akashpatil98/HDLBits.git,2022-06-01 09:00:47+00:00,This repo contains solutions to HDLBits problem set,akashpatil98/HDLBits,Verilog,HDLBits,51,1,2022-06-01 12:52:21+00:00,0
15458,501470173,https://github.com/fguzman82/upb_natalius_soc.git,2022-06-09 01:54:05+00:00,8 bit RISC Processor for SKY 130nm process,fguzman82/upb_natalius_soc,Verilog,upb_natalius_soc,59066,1,2024-06-17 02:07:40+00:00,0
15459,497931762,https://github.com/T1anyu-zhao/2022Project_Rover.git,2022-05-30 12:23:41+00:00,Mars Rover (auto navigation and manual control),T1anyu-zhao/2022Project_Rover,Verilog,2022Project_Rover,124917,1,2022-10-04 13:34:57+00:00,1
15460,496794715,https://github.com/benkyd/fpga-basics.git,2022-05-26 22:53:11+00:00,A collection of multiple basic FPGA projects on various development boards,benkyd/fpga-basics,Verilog,fpga-basics,35,1,2023-08-20 17:43:51+00:00,0
15461,495560229,https://github.com/akramazizz/RISC_v_Processor.git,2022-05-23 20:16:29+00:00,Verilog Pipeline RICSv Processor  ,akramazizz/RISC_v_Processor,Verilog,RISC_v_Processor,322,1,2023-05-10 10:34:54+00:00,0
15462,500949307,https://github.com/fervenceslau/fpga-de-lite10-vga-game.git,2022-06-07 17:56:39+00:00,A simple dodgeball game using VGA driver to display the game and ADC to read joystick inputs,fervenceslau/fpga-de-lite10-vga-game,Verilog,fpga-de-lite10-vga-game,27452,1,2023-05-16 08:45:15+00:00,0
15463,496853510,https://github.com/amsacks/CoinCollector-FPGA-game.git,2022-05-27 03:51:31+00:00,Final Project for ECE 3300: Digital Logic Design Using Verilog.,amsacks/CoinCollector-FPGA-game,Verilog,CoinCollector-FPGA-game,432,1,2024-09-11 09:26:24+00:00,0
15464,497357680,https://github.com/archibald-carrion/CPU-verilog.git,2022-05-28 15:33:15+00:00,"CPU written in Verilog harware description language, using the RTL abstraction level",archibald-carrion/CPU-verilog,Verilog,CPU-verilog,2371,1,2024-09-19 11:37:23+00:00,0
15465,496112857,https://github.com/Alex-Young1113/2022S-CS207-Digital-logic-final-project-Wordle.git,2022-05-25 06:41:32+00:00,This is the final project for the course CS207 Digital Logic in Sustech,Alex-Young1113/2022S-CS207-Digital-logic-final-project-Wordle,Verilog,2022S-CS207-Digital-logic-final-project-Wordle,2636,1,2022-05-30 13:17:14+00:00,0
15466,501928408,https://github.com/surefire01/Sm-bot-.git,2022-06-10 06:36:54+00:00,,surefire01/Sm-bot-,Verilog,Sm-bot-,124,1,2022-06-12 18:39:07+00:00,1
15467,502097513,https://github.com/landingcloud/USTB-SingleCycleCPU.git,2022-06-10 15:44:03+00:00,USTB计组实验，单周期处理器扩展指令bne和slti,landingcloud/USTB-SingleCycleCPU,Verilog,USTB-SingleCycleCPU,4,1,2023-05-18 07:51:45+00:00,0
15468,496980287,https://github.com/h-shawn/CS2306-ArchLabs.git,2022-05-27 12:01:14+00:00,Computer Architecture labs in Verilog,h-shawn/CS2306-ArchLabs,Verilog,CS2306-ArchLabs,4587,1,2023-05-11 02:31:20+00:00,0
15469,501057239,https://github.com/UDXS/ece260c_adpcm_xls.git,2022-06-08 01:23:14+00:00,,UDXS/ece260c_adpcm_xls,Verilog,ece260c_adpcm_xls,1796,1,2022-06-23 19:35:37+00:00,0
15470,501402725,https://github.com/mattvenn/wrapped_mbsFSK.git,2022-06-08 20:35:07+00:00,,mattvenn/wrapped_mbsFSK,Verilog,wrapped_mbsFSK,3479,1,2022-07-02 23:05:00+00:00,0
15471,502195971,https://github.com/saraa-mohamedd/Basys3-Calculator.git,2022-06-10 22:27:16+00:00,"A simple arithmetic calculator programmed using Verilog HDL, implemented on a Basys3 board, for the CSCE2301 (Digital Design I) course, in Spring 2022.",saraa-mohamedd/Basys3-Calculator,Verilog,Basys3-Calculator,4,1,2023-06-12 01:09:21+00:00,0
15472,501119180,https://github.com/Abram1111/calculatro.git,2022-06-08 05:57:28+00:00,,Abram1111/calculatro,Verilog,calculatro,2233,1,2024-04-27 14:13:48+00:00,0
15473,500899809,https://github.com/shihjimmy/NTUEE_Computer_Architecture.git,2022-06-07 15:33:48+00:00,NTUEE Computer architecture ( prof Tsung-Te Liu),shihjimmy/NTUEE_Computer_Architecture,Verilog,NTUEE_Computer_Architecture,21267,1,2024-02-23 07:51:59+00:00,1
15474,501700128,https://github.com/ombhilare999/Interconnect-from-scratch-in-chisel.git,2022-06-09 15:03:06+00:00,Communication Between two FSMs in chisel,ombhilare999/Interconnect-from-scratch-in-chisel,Verilog,Interconnect-from-scratch-in-chisel,2650,1,2024-10-21 19:35:12+00:00,0
15475,497616484,https://github.com/DhurgaJ/ASIC.git,2022-05-29 14:35:33+00:00,,DhurgaJ/ASIC,Verilog,ASIC,120136,1,2022-12-18 12:29:38+00:00,0
15476,498465586,https://github.com/dvaleriu/maze-solver-square-root-calculator.git,2022-05-31 19:10:04+00:00,AC,dvaleriu/maze-solver-square-root-calculator,Verilog,maze-solver-square-root-calculator,827,1,2023-03-11 21:12:03+00:00,0
15477,495580506,https://github.com/samin50/Wall-EE.git,2022-05-23 21:34:24+00:00,,samin50/Wall-EE,Verilog,Wall-EE,376334,1,2023-07-03 14:59:15+00:00,1
15478,500947188,https://github.com/MiSTer-devel/Arcade-Athena_MiSTer.git,2022-06-07 17:49:58+00:00,,MiSTer-devel/Arcade-Athena_MiSTer,Verilog,Arcade-Athena_MiSTer,22349,1,2024-05-25 15:22:04+00:00,5
15479,497774057,https://github.com/osynea/ram-handshakes-.git,2022-05-30 03:21:00+00:00,A module to implement handshake protocol with ram,osynea/ram-handshakes-,Verilog,ram-handshakes-,456,1,2022-09-28 03:31:34+00:00,0
15480,499656048,https://github.com/Madfet/TangNano-serv.git,2022-06-03 21:27:10+00:00,,Madfet/TangNano-serv,Verilog,TangNano-serv,34,1,2023-09-05 15:26:11+00:00,0
15481,497701890,https://github.com/Askartos/fossiAES.git,2022-05-29 20:26:18+00:00,Free and open source silicon implementation of Advanced Encryption Standard (AES) ,Askartos/fossiAES,Verilog,fossiAES,93230,1,2024-07-03 09:36:50+00:00,1
15482,496936133,https://github.com/cobo238/Accelerator-Based-Video-Display.git,2022-05-27 09:25:23+00:00,Verilog Source code that draws a shape onto a VGA monitor using an accelerometer,cobo238/Accelerator-Based-Video-Display,Verilog,Accelerator-Based-Video-Display,19,1,2022-05-31 22:54:01+00:00,0
15483,499818013,https://github.com/kerong2002/HDLbits.git,2022-06-04 12:20:43+00:00,kerong_HDLbits,kerong2002/HDLbits,Verilog,HDLbits,95,1,2023-09-24 00:45:46+00:00,0
15484,500134772,https://github.com/Nguyen-C-Dao/TinyRocket_SoC.git,2022-06-05 15:25:12+00:00,,Nguyen-C-Dao/TinyRocket_SoC,Verilog,TinyRocket_SoC,330887,1,2022-06-11 21:08:20+00:00,0
15485,500717851,https://github.com/semify-eda/caravel_wfg.git,2022-06-07 06:32:45+00:00,,semify-eda/caravel_wfg,Verilog,caravel_wfg,430782,1,2022-08-09 08:06:01+00:00,0
15486,497457523,https://github.com/ElefunAi/risc-proj.git,2022-05-29 00:40:00+00:00,make RISC-V cpu by Verilog,ElefunAi/risc-proj,Verilog,risc-proj,604,1,2023-06-18 02:44:33+00:00,0
15487,500249810,https://github.com/abdosalem490/VerilogSPIController.git,2022-06-06 00:58:20+00:00,this is a college project of making SPI interface using verilog,abdosalem490/VerilogSPIController,Verilog,VerilogSPIController,25006,1,2024-08-12 20:25:41+00:00,0
15488,495870830,https://github.com/ireneann713/vsdriscv.git,2022-05-24 14:57:30+00:00,,ireneann713/vsdriscv,Verilog,vsdriscv,74,1,2023-10-14 03:23:02+00:00,0
15489,498630992,https://github.com/LCT429/FPGA.git,2022-06-01 07:17:32+00:00,就是一个综设实验,LCT429/FPGA,Verilog,FPGA,16,1,2022-06-25 08:48:14+00:00,0
15490,498977918,https://github.com/Birdium/dlco_system.git,2022-06-02 03:28:18+00:00,big homework for dlco-exp,Birdium/dlco_system,Verilog,dlco_system,2134,1,2022-06-23 06:09:44+00:00,0
15491,497828879,https://github.com/Jashshor/4bits_Carry-lookahead_Adder.git,2022-05-30 07:09:30+00:00,4bit超前进位加法器,Jashshor/4bits_Carry-lookahead_Adder,Verilog,4bits_Carry-lookahead_Adder,389,1,2023-10-09 11:46:57+00:00,0
15492,497944475,https://github.com/andy39866821/CVAE-seq2seq-Inference-Model-Implementation.git,2022-05-30 12:59:04+00:00,,andy39866821/CVAE-seq2seq-Inference-Model-Implementation,Verilog,CVAE-seq2seq-Inference-Model-Implementation,8769,1,2022-07-05 22:22:41+00:00,0
15493,498621834,https://github.com/buggins/bcpu.git,2022-06-01 06:45:43+00:00,Barrel CPU / MCU - 4 thread 16/18 bit RISC soft core for FPGA,buggins/bcpu,Verilog,bcpu,21,1,2022-12-06 19:43:40+00:00,0
15494,497996612,https://github.com/buraktoker/POSIT_THESIS_ITU.git,2022-05-30 15:20:40+00:00,The Verilog source files for ITU Master.,buraktoker/POSIT_THESIS_ITU,Verilog,POSIT_THESIS_ITU,18,1,2022-05-31 07:41:45+00:00,0
15495,500341183,https://github.com/duchungle/acor_dct32.git,2022-06-06 07:53:48+00:00,,duchungle/acor_dct32,Verilog,acor_dct32,65529,1,2022-06-08 01:33:18+00:00,0
15496,499568349,https://github.com/NimraAzmat/Neural-Network-on-FPGA.git,2022-06-03 15:52:47+00:00,Implementation of Neural Network on FPGA (MNIST on Zynet),NimraAzmat/Neural-Network-on-FPGA,Verilog,Neural-Network-on-FPGA,23154,1,2023-03-10 12:31:27+00:00,0
15497,500819068,https://github.com/lansen31/learngit.git,2022-06-07 11:51:55+00:00,,lansen31/learngit,Verilog,learngit,39393,1,2023-04-16 06:26:26+00:00,0
15498,500009933,https://github.com/Antares-Hans/Valid-Ready-Handshakes.git,2022-06-05 05:36:38+00:00,,Antares-Hans/Valid-Ready-Handshakes,Verilog,Valid-Ready-Handshakes,894,1,2022-09-28 03:33:26+00:00,0
15499,495354774,https://github.com/duyang92/jigsaw-sketch-paper.git,2022-05-23 10:06:54+00:00,,duyang92/jigsaw-sketch-paper,Verilog,jigsaw-sketch-paper,146464,1,2024-06-12 11:15:14+00:00,0
15500,499699017,https://github.com/hardiksingh933/32_bit_MIPS_Processor.git,2022-06-04 01:56:23+00:00,Verilog source files for a five stage pipelined MIPS processor. Testbench designed to utilize ROM to run instructions and hazards with parallel system checks.,hardiksingh933/32_bit_MIPS_Processor,Verilog,32_bit_MIPS_Processor,11,1,2022-06-11 22:52:23+00:00,0
15501,496698946,https://github.com/Yogesh0211/Washing_Machine_Automatic_HDL.git,2022-05-26 16:45:48+00:00,A Washing Machine has been implemented using Verilog HDL on Xilinx ISE.,Yogesh0211/Washing_Machine_Automatic_HDL,Verilog,Washing_Machine_Automatic_HDL,1815,1,2022-05-26 16:56:50+00:00,0
15502,496599666,https://github.com/Ther-nullptr/CPU_model.git,2022-05-26 11:50:00+00:00,CPU model (lab2 for theory class and lab4 for experiment class),Ther-nullptr/CPU_model,Verilog,CPU_model,42,1,2022-06-20 09:08:54+00:00,0
15503,501425753,https://github.com/migliom/USB-Implementation.git,2022-06-08 22:11:08+00:00,,migliom/USB-Implementation,Verilog,USB-Implementation,2938,1,2022-11-01 08:10:33+00:00,1
15504,500682520,https://github.com/kimd98/Cair2.git,2022-06-07 03:58:29+00:00,"CO2 level monitor app using autonomus HVAC control, real-time. object detection, and mobile app with user interface",kimd98/Cair2,Verilog,Cair2,3902,1,2024-03-27 18:04:51+00:00,0
15505,496096072,https://github.com/wassimramy/MTNCL-Stream-Processor.git,2022-05-25 05:36:08+00:00,,wassimramy/MTNCL-Stream-Processor,Verilog,MTNCL-Stream-Processor,121819,1,2023-06-28 15:13:27+00:00,0
15506,499514519,https://github.com/niannyyu/Bus_Handshakes.git,2022-06-03 13:05:32+00:00,总线握手：a) 总线master发出data信号，同时master用valid信号拉高表示data有效； b) 总线slave发出ready信号，ready信号拉高表示slave可以接收数据； c) 当valid和slave同时为高时，表示data信号从master到slave发送接收成功。,niannyyu/Bus_Handshakes,Verilog,Bus_Handshakes,725,1,2022-09-28 03:31:05+00:00,0
15507,498484626,https://github.com/eemreeh/wrapped_PrimitiveCalculator.git,2022-05-31 20:16:43+00:00,,eemreeh/wrapped_PrimitiveCalculator,Verilog,wrapped_PrimitiveCalculator,4347,1,2023-11-19 23:08:45+00:00,1
15508,496164110,https://github.com/Chenfei-Liao/Great-Verilog.git,2022-05-25 09:25:37+00:00,Verilog Training,Chenfei-Liao/Great-Verilog,Verilog,Great-Verilog,39,1,2023-04-20 05:40:58+00:00,0
15509,496590496,https://github.com/S-Jahania-Shah/T-Rex-Chrome-Dino-Game-using-Verilog.git,2022-05-26 11:19:03+00:00,The purpose of this project was to use the Verilog programming language to port Google Chrome’s T-Rex mini-game to an FPGA Basys 3 board using Vivado.,S-Jahania-Shah/T-Rex-Chrome-Dino-Game-using-Verilog,Verilog,T-Rex-Chrome-Dino-Game-using-Verilog,1119,1,2022-11-26 05:27:11+00:00,0
15510,496142134,https://github.com/secworks/qarma.git,2022-05-25 08:17:36+00:00,Verilog implementation of the lightweight block cipher QARMA,secworks/qarma,Verilog,qarma,13,1,2022-06-08 23:54:00+00:00,1
15511,496912243,https://github.com/Jazeljung/Multi_Channels_BCI.git,2022-05-27 08:06:30+00:00,My graduate project is right here.,Jazeljung/Multi_Channels_BCI,Verilog,Multi_Channels_BCI,103,1,2023-04-06 16:34:52+00:00,0
15512,499726186,https://github.com/KorakiMx/TTL_VGA-DE1-SoC.git,2022-06-04 04:40:46+00:00,Example whith a funcional vga driver for DE1-SoC,KorakiMx/TTL_VGA-DE1-SoC,Verilog,TTL_VGA-DE1-SoC,7848,1,2024-05-28 06:46:14+00:00,0
15513,499228314,https://github.com/crlarsen/fp_add_exact.git,2022-06-02 17:27:24+00:00,IEEE 754 binary64 Additional Circuit,crlarsen/fp_add_exact,Verilog,fp_add_exact,11,1,2024-06-04 06:33:25+00:00,1
15514,501346107,https://github.com/Manar20575/Architecture-Project.git,2022-06-08 17:21:32+00:00,A simple bank system done with verlilog then converted into C,Manar20575/Architecture-Project,Verilog,Architecture-Project,573,1,2024-07-26 23:06:17+00:00,1
15515,501457949,https://github.com/minghunghw/OpenFASOC-RoT-IBEX-AES.git,2022-06-09 00:56:32+00:00,,minghunghw/OpenFASOC-RoT-IBEX-AES,Verilog,OpenFASOC-RoT-IBEX-AES,259119,1,2024-01-12 00:04:34+00:00,1
15516,501562476,https://github.com/aerrojuakhil/Verilog-codes.git,2022-06-09 08:10:48+00:00,,aerrojuakhil/Verilog-codes,Verilog,Verilog-codes,11,1,2022-06-09 15:45:18+00:00,0
15517,497769042,https://github.com/shr-gup/Computer-Architecture.git,2022-05-30 02:56:29+00:00,Contains processor design files for RISC-V instruction architecture.,shr-gup/Computer-Architecture,Verilog,Computer-Architecture,9,1,2024-09-05 14:47:18+00:00,0
15518,502749865,https://github.com/circuitvalley/USB_C_Industrial_Camera_FPGA_USB3.git,2022-06-12 23:22:44+00:00,"Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.",circuitvalley/USB_C_Industrial_Camera_FPGA_USB3,Verilog,USB_C_Industrial_Camera_FPGA_USB3,60157,831,2024-10-27 23:43:56+00:00,151
15519,505251182,https://github.com/zeroasiccorp/umi.git,2022-06-20 00:41:40+00:00,Universal Memory Interface (UMI),zeroasiccorp/umi,Verilog,umi,4063,140,2024-10-24 07:11:01+00:00,9
15520,507139099,https://github.com/zephray/RISu064.git,2022-06-24 20:41:43+00:00,Dual-issue RV64IM processor for fun & learning,zephray/RISu064,Verilog,RISu064,4969,57,2024-09-27 22:52:42+00:00,6
15521,502868308,https://github.com/mattvenn/wokwi-verilog-gds-test.git,2022-06-13 08:22:01+00:00,,mattvenn/wokwi-verilog-gds-test,Verilog,wokwi-verilog-gds-test,3022,55,2023-06-15 01:38:53+00:00,20
15522,507312280,https://github.com/xiaowuzxc/SparrowRV.git,2022-06-25 13:01:03+00:00,An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV. ,xiaowuzxc/SparrowRV,Verilog,SparrowRV,12608,53,2024-10-26 08:41:35+00:00,17
15523,503728523,https://github.com/niklasekstrom/clockport_pi_interface.git,2022-06-15 11:01:56+00:00,Amiga clock port to Raspberry Pi interface,niklasekstrom/clockport_pi_interface,Verilog,clockport_pi_interface,1557,53,2024-04-19 18:51:19+00:00,9
15524,502944312,https://github.com/Parretto/DisplayPort.git,2022-06-13 12:21:02+00:00,DisplayPort IP-core,Parretto/DisplayPort,Verilog,DisplayPort,4280,50,2024-10-25 08:51:45+00:00,7
15525,507369338,https://github.com/emu-russia/SEGAChips.git,2022-06-25 17:01:22+00:00,Reverse-engineering of SEGA chips,emu-russia/SEGAChips,Verilog,SEGAChips,453468,46,2024-10-28 12:22:31+00:00,4
15526,507479444,https://github.com/RClabiisc/I2SRV32-S-v1.git,2022-06-26 04:46:27+00:00,"Reconfigurable Computing Lab, DESE, Indian Institiute of Science",RClabiisc/I2SRV32-S-v1,Verilog,I2SRV32-S-v1,38398,26,2024-10-29 09:31:46+00:00,4
15527,506708943,https://github.com/emu-russia/mappers.git,2022-06-23 16:13:54+00:00,NES/Famicom/Famiclones Mappers Research,emu-russia/mappers,Verilog,mappers,132488,22,2024-09-04 02:14:46+00:00,4
15528,502707982,https://github.com/somhi/PCXT_DeMiSTify.git,2022-06-12 19:23:18+00:00,PCXT by spark2k06 deMiSTified ,somhi/PCXT_DeMiSTify,Verilog,PCXT_DeMiSTify,10501,17,2024-07-25 18:57:59+00:00,10
15529,508266496,https://github.com/lorentsinani/16bitCPU-Verilog.git,2022-06-28 11:13:41+00:00,16 bit CPU created in Vivado with Verilog,lorentsinani/16bitCPU-Verilog,Verilog,16bitCPU-Verilog,21,17,2024-10-21 08:08:51+00:00,3
15530,505236095,https://github.com/borti4938/n64rgb_flex.git,2022-06-19 22:53:49+00:00,,borti4938/n64rgb_flex,Verilog,n64rgb_flex,15356,16,2024-10-18 15:57:48+00:00,0
15531,504442027,https://github.com/Jon3Y/AMBA.git,2022-06-17 07:49:58+00:00,"AHB/APB SRAM Inf, VCS&Verdi Sim.",Jon3Y/AMBA,Verilog,AMBA,2028,12,2024-10-27 08:52:31+00:00,0
15532,504997246,https://github.com/FlyHighInSky/OFDM-on-FPGA.git,2022-06-19 02:49:32+00:00,,FlyHighInSky/OFDM-on-FPGA,,OFDM-on-FPGA,743,12,2024-09-20 02:02:32+00:00,8
15533,503973366,https://github.com/gju06051/TPU_HW_Verilog.git,2022-06-16 01:32:19+00:00,,gju06051/TPU_HW_Verilog,Verilog,TPU_HW_Verilog,2512,12,2024-07-23 05:37:01+00:00,0
15534,504938744,https://github.com/icgrp/hipr.git,2022-06-18 19:58:22+00:00,,icgrp/hipr,Verilog,hipr,7132,11,2023-04-27 21:41:13+00:00,1
15535,504195906,https://github.com/derek8955/spring_iclab.git,2022-06-16 14:51:39+00:00,題目練習,derek8955/spring_iclab,Verilog,spring_iclab,20535,10,2024-09-10 01:54:44+00:00,1
15536,507682472,https://github.com/Feanor1021/PMODE_Step_VerilogHDL_Basys3.git,2022-06-26 20:54:32+00:00,This project is a digital design project that implements a simple programmable stepper motor controller using the Verilog hardware description language (HDL) and the Basys 3 FPGA development board. The project is designed to be an educational resource for students and hobbyists interested in learning about digital design and FPGA programming.,Feanor1021/PMODE_Step_VerilogHDL_Basys3,Verilog,PMODE_Step_VerilogHDL_Basys3,4824,9,2024-03-04 14:06:26+00:00,1
15537,502330365,https://github.com/Eric-is-good/cpu-compilation.git,2022-06-11 11:34:07+00:00,电子科技大学的计算机组成原理实验课，并在此基础上实现了汇编编译器,Eric-is-good/cpu-compilation,Verilog,cpu-compilation,220,9,2024-07-01 18:26:59+00:00,0
15538,503990667,https://github.com/brochz/riscv_151.git,2022-06-16 02:51:07+00:00,An implementation of RV32I based on EECS151,brochz/riscv_151,Verilog,riscv_151,3580,8,2024-08-02 23:54:59+00:00,0
15539,506532148,https://github.com/TsingYiPainter/Sustech_CS202_Computer-Organization_22S.git,2022-06-23 07:02:22+00:00,南方科技大学2022年春季学期计算机组成原理期末项目 125/100,TsingYiPainter/Sustech_CS202_Computer-Organization_22S,Verilog,Sustech_CS202_Computer-Organization_22S,781,8,2024-06-26 16:43:33+00:00,1
15540,503103799,https://github.com/opensatellite/spireg.git,2022-06-13 20:22:50+00:00,SPIREG - SPI slave logic for register access,opensatellite/spireg,Verilog,spireg,14,7,2022-09-13 15:54:50+00:00,1
15541,503837818,https://github.com/hz826/RISC-V-CPU.git,2022-06-15 16:12:53+00:00,verilog 实现的 RISC-V 流水线处理器,hz826/RISC-V-CPU,Verilog,RISC-V-CPU,376,6,2024-06-20 09:27:02+00:00,0
15542,507565033,https://github.com/kuzmenciy/FPGA_VLC_reciever.git,2022-06-26 12:13:22+00:00,Implementation of Camera Based Visible Light Communication on FPGA,kuzmenciy/FPGA_VLC_reciever,Verilog,FPGA_VLC_reciever,2881,6,2024-09-28 09:06:38+00:00,1
15543,508484264,https://github.com/amsacks/Asynchronous-FIFO.git,2022-06-28 23:30:05+00:00,"RTL of a parametrized asynchronous FIFO that allows for variable depth, data width, and includes almost empty/full flags.",amsacks/Asynchronous-FIFO,Verilog,Asynchronous-FIFO,504,6,2024-05-09 07:41:03+00:00,0
15544,508612379,https://github.com/RPTU-EIS/SecureBOOM.git,2022-06-29 08:41:05+00:00,"Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown and Spectre)",RPTU-EIS/SecureBOOM,Verilog,SecureBOOM,11685,6,2024-08-29 03:01:07+00:00,1
15545,504136805,https://github.com/UniversityOfPlymouth-Electronics/Quartus21_Ubuntu.git,2022-06-16 11:55:41+00:00,Setup instructions for Quartus 21.x and Questa for Ubuntu 20.04,UniversityOfPlymouth-Electronics/Quartus21_Ubuntu,Verilog,Quartus21_Ubuntu,312,6,2024-09-08 07:54:53+00:00,3
15546,502410981,https://github.com/omaranwar21/AutomaticWashingMachine.git,2022-06-11 17:15:38+00:00,,omaranwar21/AutomaticWashingMachine,Verilog,AutomaticWashingMachine,2131,5,2023-12-30 19:06:19+00:00,0
15547,507203156,https://github.com/spockman66/SIFT-Hardware-Implementation.git,2022-06-25 03:24:57+00:00,SIFT Hardware Implementation on Hercules P1 FPGA,spockman66/SIFT-Hardware-Implementation,Verilog,SIFT-Hardware-Implementation,50922,5,2024-05-08 08:22:07+00:00,2
15548,508851833,https://github.com/shili2017/CONNECT-AXI.git,2022-06-29 21:32:26+00:00,,shili2017/CONNECT-AXI,Verilog,CONNECT-AXI,652,5,2024-09-25 14:45:41+00:00,0
15549,507215528,https://github.com/191220029/NJU-DCE.git,2022-06-25 04:45:46+00:00,NJU数字电路实验,191220029/NJU-DCE,Verilog,NJU-DCE,238356,5,2024-03-09 14:48:58+00:00,0
15550,507055729,https://github.com/sylefeb/mch2022-silice.git,2022-06-24 15:17:30+00:00,Silice designs for the MCH2022 badge,sylefeb/mch2022-silice,Verilog,mch2022-silice,749,4,2023-01-03 11:08:19+00:00,2
15551,508579449,https://github.com/xixilys/mips_cpu_cache.git,2022-06-29 06:52:02+00:00,mips cpu with chisel,xixilys/mips_cpu_cache,Verilog,mips_cpu_cache,4387,4,2024-01-23 10:15:40+00:00,0
15552,505043011,https://github.com/pariyajebreili/PipelinedMipsProcessor.git,2022-06-19 07:38:47+00:00,,pariyajebreili/PipelinedMipsProcessor,Verilog,PipelinedMipsProcessor,116,4,2022-09-02 01:44:48+00:00,0
15553,506182355,https://github.com/AnushangaPavith/Building-a-simple-processor-Memory-hierarchy.git,2022-06-22 09:32:56+00:00,"Group mini project (Lab 05, 06) in Computer Architecture Course",AnushangaPavith/Building-a-simple-processor-Memory-hierarchy,Verilog,Building-a-simple-processor-Memory-hierarchy,10037,4,2023-03-14 06:13:51+00:00,1
15554,503208748,https://github.com/varunmadhavam/100daysofrtl.git,2022-06-14 04:32:24+00:00,#100daysofrtl,varunmadhavam/100daysofrtl,Verilog,100daysofrtl,3010,4,2023-08-06 06:03:16+00:00,1
15555,503533929,https://github.com/htmos6/Quality-of-Service-Based-Queuing.git,2022-06-14 22:05:39+00:00,"To optimize QoS, a queuing algorithm was implemented using Verilog HDL on FPGAs for networks.",htmos6/Quality-of-Service-Based-Queuing,Verilog,Quality-of-Service-Based-Queuing,1074,4,2024-03-15 07:47:56+00:00,0
15556,503624885,https://github.com/alynna/SuperCPU128DX_MiSTer.git,2022-06-15 05:17:41+00:00,,alynna/SuperCPU128DX_MiSTer,Verilog,SuperCPU128DX_MiSTer,127353,3,2023-02-06 23:16:21+00:00,0
15557,503568415,https://github.com/petrohi/speech-robot.git,2022-06-15 00:59:48+00:00,Speech controlled robot using Tensil and Arty A7-100 FPGA board ,petrohi/speech-robot,Verilog,speech-robot,41344,3,2024-05-17 11:22:49+00:00,1
15558,503175397,https://github.com/MiSTer-devel/Gamate_MiSTer.git,2022-06-14 01:59:50+00:00,Bit Corporation Gamate for MiSTer,MiSTer-devel/Gamate_MiSTer,Verilog,Gamate_MiSTer,963,3,2024-04-08 06:10:32+00:00,2
15559,503193452,https://github.com/txzing/FPGA_example.git,2022-06-14 03:18:38+00:00,some example. working in haiyun.,txzing/FPGA_example,Verilog,FPGA_example,147258,3,2023-08-02 08:09:01+00:00,0
15560,508353128,https://github.com/Udit86/Image-Encryption-using-Verilog.git,2022-06-28 15:21:29+00:00,Implementation of stream cipher A5/1 algorithm in verilog,Udit86/Image-Encryption-using-Verilog,Verilog,Image-Encryption-using-Verilog,66,3,2024-04-01 09:33:19+00:00,0
15561,502175083,https://github.com/Precioux/Health-Checking-System.git,2022-06-10 20:38:59+00:00,Logic circuits Final Project - Spring 2021,Precioux/Health-Checking-System,Verilog,Health-Checking-System,4256,3,2024-04-24 03:46:19+00:00,0
15562,508639401,https://github.com/Mrcold2002/Computer-composition-and-design.git,2022-06-29 10:09:13+00:00,WHU计组CPU设计,Mrcold2002/Computer-composition-and-design,Verilog,Computer-composition-and-design,91,3,2024-05-09 02:43:28+00:00,0
15563,508791601,https://github.com/markaulunGH/alu.git,2022-06-29 17:46:08+00:00,,markaulunGH/alu,Verilog,alu,41,3,2024-07-26 09:11:38+00:00,0
15564,507769648,https://github.com/zsgvivo/smart-car.git,2022-06-27 05:06:20+00:00,,zsgvivo/smart-car,Verilog,smart-car,75,3,2022-07-15 01:26:50+00:00,0
15565,501934846,https://github.com/choucl/FPGA-SHA256.git,2022-06-10 07:00:00+00:00,,choucl/FPGA-SHA256,Verilog,FPGA-SHA256,4261,2,2023-01-16 08:16:09+00:00,0
15566,508808850,https://github.com/coleblackman/FPGA-Placement-Generator.git,2022-06-29 18:44:14+00:00,This tool generates a macro_placement.cfg file for use with OpenLANE and OpenFPGA.,coleblackman/FPGA-Placement-Generator,Verilog,FPGA-Placement-Generator,10459,2,2023-06-20 14:13:32+00:00,0
15567,506838329,https://github.com/CaptainCCCP/Lab-of-ComputerOrganization-Assembly.git,2022-06-24 01:13:56+00:00,The Principle of Computer Organization and Lab；8086 Assembly Language,CaptainCCCP/Lab-of-ComputerOrganization-Assembly,Verilog,Lab-of-ComputerOrganization-Assembly,5890,2,2023-05-16 00:25:20+00:00,0
15568,507973063,https://github.com/sshyran/openfpga-macros.git,2022-06-27 15:56:00+00:00,GDS-ready eFPGA IPs using OpenFPGA prototyping tool,sshyran/openfpga-macros,Verilog,openfpga-macros,29585,2,2024-05-27 12:35:41+00:00,0
15569,505918157,https://github.com/mingerfan/mySimpleCPU.git,2022-06-21 16:17:43+00:00,,mingerfan/mySimpleCPU,Verilog,mySimpleCPU,46,2,2022-06-22 09:09:44+00:00,0
15570,503332405,https://github.com/a620006577/AES-PUF.git,2022-06-14 11:35:29+00:00,,a620006577/AES-PUF,Verilog,AES-PUF,16,2,2023-06-01 11:59:09+00:00,0
15571,502697341,https://github.com/smaslovski/ucpu.git,2022-06-12 18:31:30+00:00,A toy Harvard-architecture uCPU realized in verilog. Assembler included. ,smaslovski/ucpu,Verilog,ucpu,148,2,2023-05-19 09:41:31+00:00,0
15572,505796172,https://github.com/iamalinaji/ARM-processor.git,2022-06-21 10:32:06+00:00,ARM processor written in verilog language. ,iamalinaji/ARM-processor,Verilog,ARM-processor,1282,2,2024-03-27 00:25:03+00:00,0
15573,502680202,https://github.com/Kyp069/pong.git,2022-06-12 17:14:12+00:00,,Kyp069/pong,Verilog,pong,20,2,2022-06-12 20:52:41+00:00,0
15574,508675072,https://github.com/aharongilo/Anubis-Crypto-algorithm-implementation-on-Xilinx-FPGA.git,2022-06-29 12:06:43+00:00,"Implementation of Anubis algorithm for Xilinx competition, June 2022",aharongilo/Anubis-Crypto-algorithm-implementation-on-Xilinx-FPGA,Verilog,Anubis-Crypto-algorithm-implementation-on-Xilinx-FPGA,17895,2,2023-02-28 15:18:09+00:00,0
15575,507631214,https://github.com/Rodrigodd/CPU-MIPS.git,2022-06-26 16:49:04+00:00,Processador MIPS para o Trabalho final da disciplina ELTD05 da Universidade Federal de Itajubá,Rodrigodd/CPU-MIPS,Verilog,CPU-MIPS,131,2,2022-07-05 12:22:09+00:00,0
15576,506455431,https://github.com/t0d4/IoTProject.git,2022-06-23 01:12:42+00:00,"情報理工学科3年次科目""IoTシステム設計""における制作物をまとめたリポジトリ",t0d4/IoTProject,Verilog,IoTProject,3507,2,2024-05-02 07:59:18+00:00,0
15577,503053625,https://github.com/tlevaur/spgd.git,2022-06-13 17:32:59+00:00,GITHUB Repo for SPGD,tlevaur/spgd,Verilog,spgd,74812,2,2024-08-24 03:20:11+00:00,0
15578,508399691,https://github.com/ketak-singh/Speech-Recognition-Simulation-using-Verilog.git,2022-06-28 17:45:27+00:00,"Our project aimed at developing a Real-Time Speech Recognition Engine on an FPGA using Altera DE2 board. The system was designed so as to recognize the word being spoken into the microphone. As large number of accents spoken around the world that this conundrum still remains an active area of research. Speech Recognition finds numerous applications including health care, artificial intelligence, human-computer interaction, Interactive Voice Response Systems, military, avionics, etc. Another most important application resides in helping physically-challenged people to interact with the world in a better way.",ketak-singh/Speech-Recognition-Simulation-using-Verilog,Verilog,Speech-Recognition-Simulation-using-Verilog,39,2,2024-01-17 07:17:16+00:00,0
15579,502796404,https://github.com/feliscatuss/32-bit_SinglePrecision_FPU_on_FPGA.git,2022-06-13 03:45:11+00:00,A 32-bit FPU (Adder/Subtracter/Multiplier) in Verilog,feliscatuss/32-bit_SinglePrecision_FPU_on_FPGA,Verilog,32-bit_SinglePrecision_FPU_on_FPGA,684,2,2024-06-22 18:11:53+00:00,0
15580,505811404,https://github.com/Justin5567/ICLab.git,2022-06-21 11:20:52+00:00,2022 Spring NCTU ICLAB,Justin5567/ICLab,Verilog,ICLab,61929,2,2023-10-17 08:10:31+00:00,0
15581,502126697,https://github.com/fatihgulakar/shooting_game_verilog.git,2022-06-10 17:26:20+00:00,,fatihgulakar/shooting_game_verilog,Verilog,shooting_game_verilog,225284,2,2023-03-04 05:02:56+00:00,0
15582,507506290,https://github.com/jogeshsingh/MIPS-32-bit-Single_Cycle_Architecture_Implementation.git,2022-06-26 07:26:51+00:00,,jogeshsingh/MIPS-32-bit-Single_Cycle_Architecture_Implementation,Verilog,MIPS-32-bit-Single_Cycle_Architecture_Implementation,81,2,2023-07-31 12:31:29+00:00,0
15583,503578084,https://github.com/JF-011101/single-cycle-and-pipeline-cpu.git,2022-06-15 01:45:02+00:00,,JF-011101/single-cycle-and-pipeline-cpu,Verilog,single-cycle-and-pipeline-cpu,8151,2,2023-04-09 04:02:03+00:00,0
15584,504461121,https://github.com/shalan/ahb_flash.git,2022-06-17 08:52:53+00:00,,shalan/ahb_flash,Verilog,ahb_flash,51,2,2024-03-28 15:04:11+00:00,1
15585,504513002,https://github.com/milovanovic/gbemac.git,2022-06-17 11:42:18+00:00,A Gigabit Ethernet MAC,milovanovic/gbemac,Verilog,gbemac,132,2,2024-07-29 00:36:12+00:00,0
15586,504525819,https://github.com/mattvenn/scan_wrapper.git,2022-06-17 12:26:16+00:00,,mattvenn/scan_wrapper,Verilog,scan_wrapper,7226,2,2022-08-20 15:57:17+00:00,0
15587,508402948,https://github.com/hoglet67/DragonKeyMatrix.git,2022-06-28 17:56:27+00:00,A PS/2 to Dragon 32 Keyboard Matrix convertor in Verilog,hoglet67/DragonKeyMatrix,Verilog,DragonKeyMatrix,9,1,2022-06-28 21:35:22+00:00,0
15588,502844357,https://github.com/Jon3Y/SHA_1.git,2022-06-13 07:06:58+00:00,SHA-1 RTL code，Matlab & FPGA sim.,Jon3Y/SHA_1,Verilog,SHA_1,799,1,2024-03-28 15:25:46+00:00,1
15589,503500188,https://github.com/XhovaniM8/shiftReg_tests.git,2022-06-14 19:50:04+00:00,A verilog shift register with test bench,XhovaniM8/shiftReg_tests,Verilog,shiftReg_tests,9,1,2023-10-05 14:09:41+00:00,0
15590,505586063,https://github.com/FGranda2/N-Tap-FIR-Filter.git,2022-06-20 20:18:25+00:00,Implementation of modular N-Tap FIR Filter in Verilog with testbench using Vivado Design Suite. ,FGranda2/N-Tap-FIR-Filter,Verilog,N-Tap-FIR-Filter,306,1,2024-04-18 06:52:14+00:00,0
15591,504890178,https://github.com/LorenzoServolini/Minimum-voltage.git,2022-06-18 16:09:28+00:00,Description and synthesis (Register-transfer level) of hardware that takes three voltages as input via A/D converters (using the soc/eoc handshake) and returns the minimum value to the consumer using dav/rfd handshake.,LorenzoServolini/Minimum-voltage,Verilog,Minimum-voltage,22,1,2022-07-25 23:54:39+00:00,0
15592,506286300,https://github.com/mattvenn/wrapped_scan_test.git,2022-06-22 14:39:42+00:00,,mattvenn/wrapped_scan_test,Verilog,wrapped_scan_test,6470,1,2022-07-02 23:04:47+00:00,1
15593,503970840,https://github.com/kazkojima/ad9874iq.git,2022-06-16 01:20:04+00:00,A simple AD9874 SSI receiver with FPGA,kazkojima/ad9874iq,Verilog,ad9874iq,1838,1,2023-07-25 14:58:25+00:00,0
15594,506562943,https://github.com/DT9025A/From-digital-circuits-to-FPGA.git,2022-06-23 08:45:40+00:00,一些数字电路的FPGA实现，基于正点原子新起点FPGA开发板,DT9025A/From-digital-circuits-to-FPGA,Verilog,From-digital-circuits-to-FPGA,8082,1,2022-06-30 10:02:33+00:00,0
15595,504636490,https://github.com/crlarsen/fp_as.git,2022-06-17 18:32:35+00:00,"Addition/Subtraction Module for IEEE binary16, binary32, binary64, and binary128 Formats",crlarsen/fp_as,Verilog,fp_as,80,1,2022-11-23 15:38:32+00:00,0
15596,506593796,https://github.com/UncleZhang13/IC_Contest.git,2022-06-23 10:25:16+00:00,IC_Contest,UncleZhang13/IC_Contest,Verilog,IC_Contest,12510,1,2022-09-16 02:03:06+00:00,0
15597,502794142,https://github.com/Thungghuan/prj_digitalic.git,2022-06-13 03:33:43+00:00,数集课设,Thungghuan/prj_digitalic,Verilog,prj_digitalic,173,1,2024-07-06 08:16:51+00:00,0
15598,501928408,https://github.com/surefire01/Sm-bot-.git,2022-06-10 06:36:54+00:00,,surefire01/Sm-bot-,Verilog,Sm-bot-,124,1,2022-06-12 18:39:07+00:00,1
15599,502097513,https://github.com/landingcloud/USTB-SingleCycleCPU.git,2022-06-10 15:44:03+00:00,USTB计组实验，单周期处理器扩展指令bne和slti,landingcloud/USTB-SingleCycleCPU,Verilog,USTB-SingleCycleCPU,4,1,2023-05-18 07:51:45+00:00,0
15600,502195971,https://github.com/saraa-mohamedd/Basys3-Calculator.git,2022-06-10 22:27:16+00:00,"A simple arithmetic calculator programmed using Verilog HDL, implemented on a Basys3 board, for the CSCE2301 (Digital Design I) course, in Spring 2022.",saraa-mohamedd/Basys3-Calculator,Verilog,Basys3-Calculator,4,1,2023-06-12 01:09:21+00:00,0
15601,505514178,https://github.com/Sandesh-Ideal/5-stage-RISC-V-pipelined-processor.git,2022-06-20 16:18:20+00:00,RISC-V processor,Sandesh-Ideal/5-stage-RISC-V-pipelined-processor,Verilog,5-stage-RISC-V-pipelined-processor,49,1,2022-06-20 16:56:11+00:00,0
15602,503357072,https://github.com/Abdullah-Hasan-Sajjad/CSE460-Lab.git,2022-06-14 12:48:33+00:00,,Abdullah-Hasan-Sajjad/CSE460-Lab,Verilog,CSE460-Lab,10932,1,2024-05-19 14:35:27+00:00,0
15603,505718485,https://github.com/san2130/I-Chip-22.git,2022-06-21 06:30:44+00:00,Verilog Implementation of A5/1 GSM Cipher,san2130/I-Chip-22,Verilog,I-Chip-22,4982,1,2024-10-16 09:11:14+00:00,0
15604,508104609,https://github.com/Yale-Young/FPGA-project.git,2022-06-28 00:38:56+00:00,,Yale-Young/FPGA-project,Verilog,FPGA-project,9494,1,2022-09-15 00:55:22+00:00,0
15605,506991050,https://github.com/flashbangout/handshakefinish.git,2022-06-24 11:49:30+00:00,"a handshake model (verilog, systemverilog)",flashbangout/handshakefinish,Verilog,handshakefinish,755,1,2022-08-01 06:17:11+00:00,0
15606,502547238,https://github.com/duongtt1/median-filter-verilog.git,2022-06-12 07:24:01+00:00,,duongtt1/median-filter-verilog,Verilog,median-filter-verilog,5671,1,2024-05-04 13:55:57+00:00,0
15607,502885576,https://github.com/Jon3Y/RTC_UART_I2C.git,2022-06-13 09:14:58+00:00,"Use PCF8563 and 74HC595 design RTC, involving uart/i2c/hex8.",Jon3Y/RTC_UART_I2C,Verilog,RTC_UART_I2C,1427,1,2024-03-28 15:25:22+00:00,0
15608,508012015,https://github.com/replica455/Watchdog-RTL-to-GDSII-Flow.git,2022-06-27 18:00:44+00:00,Design and RTL to GDSII flow(180nm Technology) implementation of Single Stage Watchdog Timer using Open-Source EDA Tools,replica455/Watchdog-RTL-to-GDSII-Flow,Verilog,Watchdog-RTL-to-GDSII-Flow,118,1,2024-04-25 19:05:03+00:00,0
15609,504248338,https://github.com/vaibhavvishwakarma7/RISCV_MICRO.git,2022-06-16 17:34:24+00:00,micro riscv,vaibhavvishwakarma7/RISCV_MICRO,Verilog,RISCV_MICRO,160905,1,2024-07-26 10:57:43+00:00,0
15610,507970460,https://github.com/venite-xjc/2020WHUCOD.git,2022-06-27 15:48:25+00:00,2020级武汉大学计算机组成与设计/计算机组成原理实验代码,venite-xjc/2020WHUCOD,Verilog,2020WHUCOD,156,1,2024-09-30 13:18:48+00:00,0
15611,503961482,https://github.com/somewhatdistracted/OpenEnclaveCaravel.git,2022-06-16 00:29:46+00:00,caravel repo for OpenEnclave!,somewhatdistracted/OpenEnclaveCaravel,Verilog,OpenEnclaveCaravel,255826,1,2022-10-11 06:12:07+00:00,2
15612,506655227,https://github.com/SoraShu/miniRV.git,2022-06-23 13:38:30+00:00,支持 miniRV-1 指令集的 SoC,SoraShu/miniRV,Verilog,miniRV,47,1,2023-04-01 14:28:24+00:00,0
15613,506997635,https://github.com/briansune/Si5338-and-Si5351-Verilog.git,2022-06-24 12:12:34+00:00,Si5338 and Si5351 Verilog,briansune/Si5338-and-Si5351-Verilog,Verilog,Si5338-and-Si5351-Verilog,13416,1,2024-04-15 12:09:15+00:00,0
15614,505188275,https://github.com/three-bee/16-bit-CPU.git,2022-06-19 18:23:59+00:00,"Custom 16-bit ISA with multi-cycle CPU, written in Verilog",three-bee/16-bit-CPU,Verilog,16-bit-CPU,1069,1,2024-09-11 05:27:55+00:00,0
15615,508585042,https://github.com/abrahamjdn/MIPS-Multicycle.git,2022-06-29 07:11:19+00:00,"Mips multicycle using verilog, the instructions implemented are: LW, SW, BEQ, BNE, J, ADD, SUB, OR, AND & SLT",abrahamjdn/MIPS-Multicycle,Verilog,MIPS-Multicycle,893,1,2022-11-26 12:29:05+00:00,0
15616,506273811,https://github.com/1261843107/handshake.git,2022-06-22 14:06:24+00:00,shakehand,1261843107/handshake,Verilog,handshake,132,1,2023-06-04 16:41:20+00:00,0
15617,502518248,https://github.com/fangjh21/MIPS-CPU.git,2022-06-12 04:29:28+00:00,course project of computer architecture ,fangjh21/MIPS-CPU,Verilog,MIPS-CPU,2311,1,2022-12-05 14:50:36+00:00,0
15618,503760322,https://github.com/Ch1-n/RICS-MIPS-32bitCPU.git,2022-06-15 12:41:52+00:00,"1) A five-stage integer pipeline is used to implement logical operations, shift operations, move operations, arithmetic operations, transfer operations, load-store operations, coprocessor access, etc.; 2) Solve data-related problems; 3) Five-stage integer pipelines, They are: fetch, decode, execute, fetch, write back; 4) Harvard structure, separate instruction and data interface; 32 32-bit integer registers; big endian; 5) 32-bit data and address bus width; Can realize single-cycle multiplication; 6) Compatible with MIPS32 instruction set architecture, supporting all integer instructions in MIPS32 instruction set; 7) Most instructions can be completed in one clock cycle;",Ch1-n/RICS-MIPS-32bitCPU,Verilog,RICS-MIPS-32bitCPU,220,1,2024-05-03 13:08:45+00:00,0
15619,504097915,https://github.com/junshiuanhsieh/FPGA_RealTimeFaceFilter.git,2022-06-16 09:44:32+00:00,"A real time face effect using FPGA DE2-115, written in verilog",junshiuanhsieh/FPGA_RealTimeFaceFilter,Verilog,FPGA_RealTimeFaceFilter,6118,1,2023-11-07 14:38:21+00:00,0
15620,504839815,https://github.com/jotego/jttms.git,2022-06-18 12:37:52+00:00,Verilog modules compatible with TMS videos devices and JTFRAME,jotego/jttms,Verilog,jttms,12202,1,2023-08-19 02:14:35+00:00,0
15621,504361123,https://github.com/chrislepore/Game-Trinity.git,2022-06-17 01:52:04+00:00,,chrislepore/Game-Trinity,Verilog,Game-Trinity,14621,1,2024-02-13 04:52:24+00:00,0
15622,503714629,https://github.com/jlykhnnw/riscv_basic.git,2022-06-15 10:16:19+00:00,This project is for practicing riscv cpu core designing,jlykhnnw/riscv_basic,Verilog,riscv_basic,11,1,2022-06-15 11:44:49+00:00,0
15623,507850313,https://github.com/WHU-RVLAB/Educational_cpu_design.git,2022-06-27 09:47:26+00:00,,WHU-RVLAB/Educational_cpu_design,Verilog,Educational_cpu_design,12,1,2022-06-28 12:06:43+00:00,1
15624,506744355,https://github.com/WaleedKhamees/AES-Verilog.git,2022-06-23 18:09:32+00:00,"AES or Advanced Encryption Standard is used for Encryption and Decryption, the encryption and decryption each had 5 algorithms: subBytes, shiftRow, mixColumns, addRoundKey and keyExpansion, these algorithms were also inverted during the decryption process. the project was a requirement of the Advanced Logic Design course.",WaleedKhamees/AES-Verilog,Verilog,AES-Verilog,63,1,2023-02-10 11:26:24+00:00,0
15625,502743502,https://github.com/JuliusAndreas/Carry-select-adder.git,2022-06-12 22:38:26+00:00,Simulating a carry select adder using Verilog,JuliusAndreas/Carry-select-adder,Verilog,Carry-select-adder,71,1,2023-02-03 07:45:54+00:00,0
15626,502496556,https://github.com/darrinj22/ConvolutionalNeuralNetwork.git,2022-06-12 01:58:14+00:00,,darrinj22/ConvolutionalNeuralNetwork,Verilog,ConvolutionalNeuralNetwork,431,1,2022-06-12 02:09:29+00:00,0
15627,507987317,https://github.com/Nahla-Mustafa99/Verilog_PCI_target_device-slave-.git,2022-06-27 16:40:50+00:00,,Nahla-Mustafa99/Verilog_PCI_target_device-slave-,Verilog,Verilog_PCI_target_device-slave-,11,1,2023-05-17 06:23:48+00:00,0
15628,505385691,https://github.com/agonbor11/cosim.git,2022-06-20 09:59:59+00:00,,agonbor11/cosim,Verilog,cosim,130,1,2024-02-04 03:14:41+00:00,0
15629,507715287,https://github.com/ksdgundam1/36bits_ripple_carry_adder.git,2022-06-27 00:24:31+00:00,36bits ripple carry adder developed with verilog,ksdgundam1/36bits_ripple_carry_adder,Verilog,36bits_ripple_carry_adder,5448,1,2023-05-12 12:36:24+00:00,0
15630,502540587,https://github.com/MaxMorning/Phosphorus.git,2022-06-12 06:47:20+00:00,A simple GPU implemented by Verilog which can run on Wishbone bus,MaxMorning/Phosphorus,Verilog,Phosphorus,91,1,2022-08-19 09:40:47+00:00,1
15631,507849393,https://github.com/charlie-ccw/2nd-year-project-vision.git,2022-06-27 09:44:31+00:00,,charlie-ccw/2nd-year-project-vision,Verilog,2nd-year-project-vision,51588,1,2022-12-15 00:24:11+00:00,0
15632,507021993,https://github.com/mattvenn/select-driver-cell.git,2022-06-24 13:32:49+00:00,,mattvenn/select-driver-cell,Verilog,select-driver-cell,2749,1,2022-07-02 23:04:36+00:00,0
15633,505354870,https://github.com/DDPlay123/FPGA-Hw.git,2022-06-20 08:23:35+00:00,(110-2 ) FPGA Homework,DDPlay123/FPGA-Hw,Verilog,FPGA-Hw,114690,1,2022-10-19 16:06:09+00:00,0
15634,506636840,https://github.com/Hola39e/pss_verification.git,2022-06-23 12:45:27+00:00,,Hola39e/pss_verification,Verilog,pss_verification,8408,1,2023-12-05 02:39:15+00:00,0
15635,507263278,https://github.com/SilentEllise/SoC-VGGrep.git,2022-06-25 09:04:11+00:00,,SilentEllise/SoC-VGGrep,Verilog,SoC-VGGrep,8810,1,2024-09-24 05:45:23+00:00,0
15636,508615593,https://github.com/jogeshsingh/8-bit-Adder_Subtractor-Design-Unit-using-Verilog-HDL-in-NCSim-Cadence.git,2022-06-29 08:51:26+00:00,,jogeshsingh/8-bit-Adder_Subtractor-Design-Unit-using-Verilog-HDL-in-NCSim-Cadence,Verilog,8-bit-Adder_Subtractor-Design-Unit-using-Verilog-HDL-in-NCSim-Cadence,5,1,2022-07-20 18:59:40+00:00,0
15637,505278364,https://github.com/birdx-007/MIPS_single_cycle_CPU.git,2022-06-20 03:10:08+00:00,基于MIPS指令集子集的单周期处理器设计,birdx-007/MIPS_single_cycle_CPU,Verilog,MIPS_single_cycle_CPU,195,1,2023-05-31 11:28:28+00:00,0
15638,504482123,https://github.com/Tech-Gipsy/AHB2APB-BRIDGE-RTL-DESIGN-USING-VERILOG-HDL.git,2022-06-17 09:58:48+00:00,Implemented AHB2APB Bridge using VERILOG HDL and simulated in Xilinix and intel quartus prime,Tech-Gipsy/AHB2APB-BRIDGE-RTL-DESIGN-USING-VERILOG-HDL,Verilog,AHB2APB-BRIDGE-RTL-DESIGN-USING-VERILOG-HDL,2137,1,2022-06-17 10:17:50+00:00,1
15639,503438933,https://github.com/eric070021/2019-Spring-Computer-Organization.git,2022-06-14 16:31:26+00:00,"This course introduces the basic hardware structure of a modern programmable computer. Students will learn how to design a processor, how to design large/fast memory and storage systems, and understand why an integration of them (processor, memory, storage, etc) performs as a modern computer does.",eric070021/2019-Spring-Computer-Organization,Verilog,2019-Spring-Computer-Organization,4159,1,2023-02-07 09:57:38+00:00,0
15640,503763413,https://github.com/Kiyanda/miniCPU.git,2022-06-15 12:50:34+00:00,A miniCPU implemented with Verilog,Kiyanda/miniCPU,Verilog,miniCPU,5,1,2023-01-16 03:31:49+00:00,0
15641,507024608,https://github.com/nakengelhardt/faultinjection_mcy.git,2022-06-24 13:41:00+00:00,Demo for using mcy for fault injection to verify a circuit with error-checking/correction capabilities,nakengelhardt/faultinjection_mcy,Verilog,faultinjection_mcy,4,1,2024-05-27 10:39:00+00:00,1
15642,507691673,https://github.com/kuliga/tcam.git,2022-06-26 21:48:30+00:00,,kuliga/tcam,Verilog,tcam,9,1,2024-05-29 07:10:52+00:00,0
15643,512067848,https://github.com/someone755/ddr3-controller.git,2022-07-09 01:42:19+00:00,"A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs",someone755/ddr3-controller,Verilog,ddr3-controller,220,60,2024-10-22 07:15:15+00:00,10
15644,511559549,https://github.com/fluctlight001/nscscc2022_single_tools.git,2022-07-07 14:27:02+00:00,龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）,fluctlight001/nscscc2022_single_tools,Verilog,nscscc2022_single_tools,173,48,2024-10-12 01:24:54+00:00,2
15645,512715366,https://github.com/Centre-for-Hardware-Security/asap7_reference_design.git,2022-07-11 10:41:45+00:00,reference block design for the ASAP7nm library in Cadence Innovus,Centre-for-Hardware-Security/asap7_reference_design,Verilog,asap7_reference_design,252370,32,2024-10-16 02:56:02+00:00,9
15646,511535464,https://github.com/TCL606/MipsPipeline.git,2022-07-07 13:18:56+00:00,Mips五级流水线CPU,TCL606/MipsPipeline,Verilog,MipsPipeline,2801,31,2024-07-12 11:45:15+00:00,0
15647,512928021,https://github.com/anishathalye/knox-hsm.git,2022-07-11 22:40:40+00:00,Circuits and hardware security modules formally verified with Knox 🔐,anishathalye/knox-hsm,Verilog,knox-hsm,177,23,2024-10-08 06:26:03+00:00,2
15648,513439827,https://github.com/nicyyyy/FPGA-CLAHE.git,2022-07-13 08:26:42+00:00,Constrast limited adaptive histogram equlization based on Verilog,nicyyyy/FPGA-CLAHE,Verilog,FPGA-CLAHE,32,22,2024-10-22 13:50:27+00:00,4
15649,514313792,https://github.com/bxinquan/nios2_cam_isp_demo.git,2022-07-15 15:14:10+00:00,基于verilog实现了ISP图像处理IP(Altera EP4CE6),bxinquan/nios2_cam_isp_demo,Verilog,nios2_cam_isp_demo,30977,17,2024-10-08 12:42:27+00:00,10
15650,514908786,https://github.com/lilasrahis/GNN4REL.git,2022-07-17 17:21:02+00:00,Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022,lilasrahis/GNN4REL,Verilog,GNN4REL,1165,17,2024-10-25 08:37:17+00:00,0
15651,510309336,https://github.com/npz7yyk/clap.git,2022-07-04 10:15:38+00:00,,npz7yyk/clap,Verilog,clap,19422,13,2024-07-16 08:58:23+00:00,1
15652,509283833,https://github.com/MirageTurtle/USTC_CS_Resources.git,2022-07-01 01:31:51+00:00,some resources for CS courses of USTC,MirageTurtle/USTC_CS_Resources,Verilog,USTC_CS_Resources,427074,11,2024-10-18 16:21:33+00:00,0
15653,510144659,https://github.com/alynna/mega65-mister.git,2022-07-03 22:01:44+00:00,Mega65 Core for MiSTer,alynna/mega65-mister,Verilog,mega65-mister,147,10,2024-07-15 03:14:03+00:00,1
15654,512358321,https://github.com/wyvernSemi/eccExamples.git,2022-07-10 06:02:59+00:00,Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material,wyvernSemi/eccExamples,Verilog,eccExamples,3801,10,2024-08-07 02:48:50+00:00,2
15655,513317104,https://github.com/mflowgen/skywater-130nm.git,2022-07-12 23:12:34+00:00,ASIC Design kit for Skywater 130 for use with mflowgen,mflowgen/skywater-130nm,Verilog,skywater-130nm,9252,9,2024-10-12 15:09:58+00:00,4
15656,510957183,https://github.com/Geetima2021/TCL-programming.git,2022-07-06 02:14:36+00:00,,Geetima2021/TCL-programming,Verilog,TCL-programming,32240,9,2023-09-20 18:47:52+00:00,3
15657,508949345,https://github.com/SlithyMatt/rocket88.git,2022-06-30 05:46:52+00:00,A New 8-Bit Architecture,SlithyMatt/rocket88,Verilog,rocket88,17996,8,2024-05-05 17:35:54+00:00,1
15658,511127056,https://github.com/EricJin2002/UCAS-COD-2022.git,2022-07-06 12:25:03+00:00,UCAS大二计算机组成原理研讨课实验,EricJin2002/UCAS-COD-2022,Verilog,UCAS-COD-2022,8091,8,2024-04-19 07:24:19+00:00,1
15659,514467334,https://github.com/redlightASl/ConvKing2022.git,2022-07-16 03:34:07+00:00,FPGA-CNN Application for fruit detection based on Logos-PGL22G Board,redlightASl/ConvKing2022,Verilog,ConvKing2022,467373,8,2024-10-20 08:21:29+00:00,1
15660,512187034,https://github.com/YANthinkn/SHU-Computer-Hardware-Major-Assignment.git,2022-07-09 13:01:27+00:00,SHU-CES 计算机硬件综合大型作业 项目二 交通灯控制器,YANthinkn/SHU-Computer-Hardware-Major-Assignment,Verilog,SHU-Computer-Hardware-Major-Assignment,4254,7,2024-10-15 08:51:35+00:00,0
15661,514817242,https://github.com/LinCheYu1128/2022_NYCU_ICLab_Spring.git,2022-07-17 10:54:14+00:00,,LinCheYu1128/2022_NYCU_ICLab_Spring,Verilog,2022_NYCU_ICLab_Spring,181299,6,2024-10-15 04:19:52+00:00,1
15662,512563629,https://github.com/feifan1996/RiscSoC.git,2022-07-10 23:43:20+00:00,RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核,feifan1996/RiscSoC,,RiscSoC,1010,6,2024-10-26 10:43:11+00:00,3
15663,508612379,https://github.com/RPTU-EIS/SecureBOOM.git,2022-06-29 08:41:05+00:00,"Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown and Spectre)",RPTU-EIS/SecureBOOM,Verilog,SecureBOOM,11685,6,2024-08-29 03:01:07+00:00,1
15664,512115533,https://github.com/Guahao31/for_Computer_Logic.git,2022-07-09 06:50:26+00:00,Slides and demo code for the experiment of Computer Logic of ZJU.,Guahao31/for_Computer_Logic,Verilog,for_Computer_Logic,3739,6,2023-11-07 06:25:00+00:00,0
15665,509706519,https://github.com/A0620-00/Conv2D-Verilog.git,2022-07-02 08:56:56+00:00,,A0620-00/Conv2D-Verilog,Verilog,Conv2D-Verilog,67,6,2024-07-16 03:24:11+00:00,0
15666,511163095,https://github.com/piotro888/ppcpu.git,2022-07-06 14:08:02+00:00,Pipelined PCPU,piotro888/ppcpu,Verilog,ppcpu,219,5,2024-09-25 09:53:43+00:00,1
15667,508851833,https://github.com/shili2017/CONNECT-AXI.git,2022-06-29 21:32:26+00:00,,shili2017/CONNECT-AXI,Verilog,CONNECT-AXI,652,5,2024-09-25 14:45:41+00:00,0
15668,514113943,https://github.com/caifangfei/SIFT.git,2022-07-15 02:52:20+00:00,A real-time sift matching algorithm,caifangfei/SIFT,Verilog,SIFT,411,5,2024-10-15 09:30:31+00:00,0
15669,513181436,https://github.com/mattvenn/zero_to_asic_mpw7.git,2022-07-12 14:46:37+00:00,,mattvenn/zero_to_asic_mpw7,Verilog,zero_to_asic_mpw7,197187,5,2024-04-05 13:57:02+00:00,1
15670,510600958,https://github.com/Dianchun/SoC-with-FBP-algorithm-accelerator.git,2022-07-05 05:38:57+00:00,A SoC based on Arm CortexM3 processor with filtered back-projection algorithm accelerator,Dianchun/SoC-with-FBP-algorithm-accelerator,Verilog,SoC-with-FBP-algorithm-accelerator,155490,4,2023-07-30 05:20:59+00:00,0
15671,514519566,https://github.com/fuyh20/THUEE-CPU.git,2022-07-16 08:17:31+00:00,清华大学电子工程系处理器作业,fuyh20/THUEE-CPU,Verilog,THUEE-CPU,2110,4,2024-07-31 08:13:41+00:00,0
15672,510938582,https://github.com/inannan423/Quartus_FPGA_8bit_CPU.git,2022-07-06 00:47:08+00:00,FPGA开发板8bitCPU程序,inannan423/Quartus_FPGA_8bit_CPU,Verilog,Quartus_FPGA_8bit_CPU,15794,4,2023-11-11 08:12:10+00:00,2
15673,511817619,https://github.com/Didula98/Building-a-Simple-Processor.git,2022-07-08 08:17:24+00:00,"Simple 8-bit single-cycle processor which includes an  ALU, a register file and control logic, using Verilog HDL",Didula98/Building-a-Simple-Processor,Verilog,Building-a-Simple-Processor,8353,4,2024-09-24 17:44:44+00:00,0
15674,508579449,https://github.com/xixilys/mips_cpu_cache.git,2022-06-29 06:52:02+00:00,mips cpu with chisel,xixilys/mips_cpu_cache,Verilog,mips_cpu_cache,4387,4,2024-01-23 10:15:40+00:00,0
15675,509490900,https://github.com/OpenPOWERFoundation/toy-sram.git,2022-07-01 14:47:09+00:00,High-specific-bandwidth memory design,OpenPOWERFoundation/toy-sram,Verilog,toy-sram,72502,4,2024-07-10 09:43:51+00:00,2
15676,512617364,https://github.com/alokerdas/uP16_efabless.git,2022-07-11 04:38:31+00:00,,alokerdas/uP16_efabless,Verilog,uP16_efabless,23014,4,2024-08-22 19:20:35+00:00,0
15677,513371627,https://github.com/CZX1112/CPU_MIPS.git,2022-07-13 03:49:09+00:00,同济大学计算机组成原理31条指令CPU以及54条指令CPU实现（Verilog）,CZX1112/CPU_MIPS,Verilog,CPU_MIPS,33553,4,2024-08-30 06:27:06+00:00,0
15678,510755552,https://github.com/sgauthamr2001/Conv2D_CFU.git,2022-07-05 13:48:23+00:00,Conv2D acceleration using the framework CFU Playground,sgauthamr2001/Conv2D_CFU,Verilog,Conv2D_CFU,49026,4,2023-01-29 17:34:55+00:00,1
15679,513066048,https://github.com/Sanya-123/Lib_myViterbi.git,2022-07-12 08:47:32+00:00,viterbi coder/decoder for cpp and verolog,Sanya-123/Lib_myViterbi,Verilog,Lib_myViterbi,14,4,2024-10-12 02:13:17+00:00,0
15680,510815049,https://github.com/SriVarun126/HDL-Bits_Solutions.git,2022-07-05 16:31:32+00:00,Here are solutions for problems on https://hdlbits.01xz.net/ website,SriVarun126/HDL-Bits_Solutions,Verilog,HDL-Bits_Solutions,211,3,2022-11-06 06:56:26+00:00,0
15681,511254154,https://github.com/michg/cproc_riscv32.git,2022-07-06 18:41:35+00:00,,michg/cproc_riscv32,Verilog,cproc_riscv32,508,3,2024-04-11 17:16:39+00:00,0
15682,509698562,https://github.com/xusiqi2002/tinyriscv.git,2022-07-02 08:17:29+00:00,一个支持37条riscv指令顺序双发射cpu,xusiqi2002/tinyriscv,Verilog,tinyriscv,94,3,2024-10-20 13:16:15+00:00,0
15683,511646260,https://github.com/mohamedtareq24/4_Channel_Logic_Analyzer.git,2022-07-07 19:11:41+00:00,FPGA based Logic analyzer designed then FPGA implemented on ALTERA cyclone IV FPGA ,mohamedtareq24/4_Channel_Logic_Analyzer,Verilog,4_Channel_Logic_Analyzer,142,3,2024-10-21 03:00:59+00:00,0
15684,509366849,https://github.com/Visheshanagu2894/riscv.git,2022-07-01 07:49:17+00:00,RISC-V 32IM - Dobby SOC,Visheshanagu2894/riscv,Verilog,riscv,2495,3,2024-10-20 11:35:08+00:00,1
15685,508639401,https://github.com/Mrcold2002/Computer-composition-and-design.git,2022-06-29 10:09:13+00:00,WHU计组CPU设计,Mrcold2002/Computer-composition-and-design,Verilog,Computer-composition-and-design,91,3,2024-05-09 02:43:28+00:00,0
15686,512019900,https://github.com/antonblanchard/microwatt-mpw7.git,2022-07-08 20:33:38+00:00,,antonblanchard/microwatt-mpw7,Verilog,microwatt-mpw7,1724268,3,2024-08-09 07:45:39+00:00,0
15687,508791601,https://github.com/markaulunGH/alu.git,2022-06-29 17:46:08+00:00,,markaulunGH/alu,Verilog,alu,41,3,2024-07-26 09:11:38+00:00,0
15688,514544349,https://github.com/sinasoltani123/32-bit-pipelined-MIPS-processor-implemented-using-Verilog-with-booth-multiplication-algorithm.git,2022-07-16 10:17:47+00:00,32-bit pipelined MIPS CPU using Verilog with booth multiplication algorithm (faster multiplication  in hardware). Xilinx Sesign Suite,sinasoltani123/32-bit-pipelined-MIPS-processor-implemented-using-Verilog-with-booth-multiplication-algorithm,Verilog,32-bit-pipelined-MIPS-processor-implemented-using-Verilog-with-booth-multiplication-algorithm,16,3,2023-08-07 05:27:39+00:00,0
15689,509439860,https://github.com/kimweng01/RV32I_KIMWENG_sopc.git,2022-07-01 12:04:59+00:00,本Project實現一個RV32I架構的CPU。,kimweng01/RV32I_KIMWENG_sopc,Verilog,RV32I_KIMWENG_sopc,51,3,2024-02-14 15:10:40+00:00,1
15690,508808850,https://github.com/coleblackman/FPGA-Placement-Generator.git,2022-06-29 18:44:14+00:00,This tool generates a macro_placement.cfg file for use with OpenLANE and OpenFPGA.,coleblackman/FPGA-Placement-Generator,Verilog,FPGA-Placement-Generator,10459,2,2023-06-20 14:13:32+00:00,0
15691,511294173,https://github.com/damonti/Characterization.git,2022-07-06 21:16:16+00:00,Digital flow for component characterization.,damonti/Characterization,Verilog,Characterization,57616,2,2024-08-23 09:59:44+00:00,1
15692,509467000,https://github.com/Satogun/cpu_design_lab.git,2022-07-01 13:33:33+00:00,HITSZ-2022-Summer-LAB,Satogun/cpu_design_lab,Verilog,cpu_design_lab,22,2,2023-07-17 02:48:01+00:00,0
15693,511656654,https://github.com/zjjzby/GEMM.git,2022-07-07 19:51:42+00:00,The code repo for GEMM verilog,zjjzby/GEMM,Verilog,GEMM,4,2,2024-10-21 14:13:14+00:00,1
15694,508935723,https://github.com/namu00/VerilogHDL-TB_Generator.git,2022-06-30 04:44:17+00:00,2022 Summer Study,namu00/VerilogHDL-TB_Generator,Verilog,VerilogHDL-TB_Generator,9678,2,2024-06-10 16:42:03+00:00,0
15695,510285526,https://github.com/Jon3Y/IP_RTL.git,2022-07-04 09:03:03+00:00,Some simple IP.,Jon3Y/IP_RTL,Verilog,IP_RTL,74,2,2024-03-28 15:26:24+00:00,1
15696,509424551,https://github.com/efrem-upt/hamming-ecc.git,2022-07-01 11:09:59+00:00,"Verilog module that receives a data input on 32 bits and returns the data output on 32 bits, where the flipped bit is corrected. If there are two bit flips, then a signal will be activated stating so",efrem-upt/hamming-ecc,Verilog,hamming-ecc,1305,2,2024-07-21 07:52:41+00:00,2
15697,511828706,https://github.com/yunkai1841/HC-SR04-FPGA.git,2022-07-08 08:55:58+00:00,超音波センサーHC-SR04をFPGAから使えるようにするVerilogコードMeasure the distance using HC-SR04 ultrasonic sensor on FPGA.,yunkai1841/HC-SR04-FPGA,Verilog,HC-SR04-FPGA,7,2,2024-06-16 04:15:41+00:00,0
15698,512813127,https://github.com/nycu-caslab/AAML2023-Lab3.git,2022-07-11 15:33:03+00:00,,nycu-caslab/AAML2023-Lab3,Verilog,AAML2023-Lab3,23,2,2024-08-03 14:32:31+00:00,0
15699,508675072,https://github.com/aharongilo/Anubis-Crypto-algorithm-implementation-on-Xilinx-FPGA.git,2022-06-29 12:06:43+00:00,"Implementation of Anubis algorithm for Xilinx competition, June 2022",aharongilo/Anubis-Crypto-algorithm-implementation-on-Xilinx-FPGA,Verilog,Anubis-Crypto-algorithm-implementation-on-Xilinx-FPGA,17895,2,2023-02-28 15:18:09+00:00,0
15700,509639012,https://github.com/maheshbhatk/APB_Bridge.git,2022-07-02 02:36:29+00:00,,maheshbhatk/APB_Bridge,Verilog,APB_Bridge,4,2,2023-05-22 15:46:40+00:00,0
15701,511674574,https://github.com/Dudestin/tinyEtherDeveloper.git,2022-07-07 21:07:22+00:00,Inexpensive FPGA board-based Ethernet evaluation board project. Consists mostly of DIP components and uses Tang PriMER. It can be built for about $50.,Dudestin/tinyEtherDeveloper,Verilog,tinyEtherDeveloper,3016,2,2024-10-15 19:30:20+00:00,0
15702,512224780,https://github.com/uclcrypto/aead_modes_leveled_hw.git,2022-07-09 15:49:54+00:00,,uclcrypto/aead_modes_leveled_hw,Verilog,aead_modes_leveled_hw,40,2,2022-09-19 14:19:28+00:00,0
15703,513227626,https://github.com/1mina1/MIPS.git,2022-07-12 17:08:05+00:00,single cycle MIPS  processor done using verilog HDL ,1mina1/MIPS,Verilog,MIPS,13,2,2022-08-23 17:34:52+00:00,0
15704,512484428,https://github.com/ysyx-ta/ysyx-soc.git,2022-07-10 16:30:58+00:00,,ysyx-ta/ysyx-soc,Verilog,ysyx-soc,7089,2,2023-06-11 12:58:05+00:00,1
15705,515018447,https://github.com/CreateRemoteThread/glitcher.git,2022-07-18 03:09:33+00:00,glitcher,CreateRemoteThread/glitcher,Verilog,glitcher,2044,2,2024-07-20 17:41:04+00:00,0
15706,512260229,https://github.com/1mina1/Uart-transmitter-verilog.git,2022-07-09 18:39:20+00:00,"this is the uart transmitter project , it was done using verilog HDL language",1mina1/Uart-transmitter-verilog,Verilog,Uart-transmitter-verilog,29,2,2022-08-23 17:34:48+00:00,0
15707,509292984,https://github.com/Byteahalf/riscv_online_debug.git,2022-07-01 02:15:41+00:00,,Byteahalf/riscv_online_debug,Verilog,riscv_online_debug,4948,2,2023-04-05 10:12:53+00:00,0
15708,508884363,https://github.com/dkarakay/EE314-term-project.git,2022-06-30 00:30:27+00:00,,dkarakay/EE314-term-project,Verilog,EE314-term-project,2036,2,2023-06-24 20:13:22+00:00,0
15709,510173390,https://github.com/TangtangSix/distance.git,2022-07-04 01:15:56+00:00,基于FPGA的超声波测距,TangtangSix/distance,Verilog,distance,12194,2,2023-01-08 10:45:25+00:00,1
15710,511235383,https://github.com/Sachin09032k/A5-1-GSM-Cipher-Image-Encryption-and-Decryption-using-Verilog.git,2022-07-06 17:39:16+00:00,Chips are designed using Verilog which can encrypt and decrypt a 256*256 image using A5/1 algorithm.,Sachin09032k/A5-1-GSM-Cipher-Image-Encryption-and-Decryption-using-Verilog,Verilog,A5-1-GSM-Cipher-Image-Encryption-and-Decryption-using-Verilog,496,2,2024-07-03 11:10:53+00:00,0
15711,511237957,https://github.com/madoov/MAPPY-fpga.git,2022-07-06 17:47:41+00:00,,madoov/MAPPY-fpga,Verilog,MAPPY-fpga,6387,2,2022-08-23 11:23:47+00:00,0
15712,512076875,https://github.com/Lokshaw-Chau/myCPU.git,2022-07-09 02:44:56+00:00,risc-v指令集的五级流水cpu,Lokshaw-Chau/myCPU,Verilog,myCPU,13,2,2024-04-03 01:30:41+00:00,0
15713,509495448,https://github.com/cepdnaclk/e16-4yp-Hardware-Cache-Switching-with-Operating-System-Context-Switches.git,2022-07-01 15:01:10+00:00,"An operating system performs a context switch when it suspends one kernel-level thread and activates a different thread. Typically, data stored in the cache memory are lost in such events. This project aims to explore the advantages of maintaining multiple small ""cache-storage-cores"" and switching to the appropriate one during a context switch. We will use a RISC-V CPU with a suitable embedded operating system and a custom-built cache for the FPGA-based experiments",cepdnaclk/e16-4yp-Hardware-Cache-Switching-with-Operating-System-Context-Switches,Verilog,e16-4yp-Hardware-Cache-Switching-with-Operating-System-Context-Switches,1491,2,2024-05-13 07:14:59+00:00,5
15714,511034754,https://github.com/HareetX/RV64IM-CPU.git,2022-07-06 07:30:38+00:00,,HareetX/RV64IM-CPU,Verilog,RV64IM-CPU,4207,2,2024-10-17 09:11:26+00:00,0
15715,509882821,https://github.com/Shaanukstar123/Mars-Rover-Project-WALL-EE.git,2022-07-02 23:39:57+00:00,,Shaanukstar123/Mars-Rover-Project-WALL-EE,Verilog,Mars-Rover-Project-WALL-EE,368276,1,2022-07-02 23:47:34+00:00,0
15716,513467378,https://github.com/rezasharifi82/ATM-verilog-project-.git,2022-07-13 09:54:52+00:00,Atm,rezasharifi82/ATM-verilog-project-,Verilog,ATM-verilog-project-,100,1,2023-01-07 18:24:27+00:00,0
15717,511080327,https://github.com/adarsh4j/verilog.git,2022-07-06 09:53:01+00:00,,adarsh4j/verilog,Verilog,verilog,5,1,2023-08-06 13:29:22+00:00,0
15718,510232772,https://github.com/thainnos/FISMOS.git,2022-07-04 06:06:12+00:00,FPGA Implementation of a Security Module as Open Source,thainnos/FISMOS,Verilog,FISMOS,2836,1,2024-09-21 23:03:39+00:00,0
15719,510281615,https://github.com/h20210154/BWT.git,2022-07-04 08:51:04+00:00,,h20210154/BWT,Verilog,BWT,5,1,2024-03-08 12:59:59+00:00,0
15720,514866026,https://github.com/Sheldon38/A5-1-Encryption.git,2022-07-17 14:27:15+00:00,,Sheldon38/A5-1-Encryption,Verilog,A5-1-Encryption,5,1,2023-04-28 03:40:49+00:00,0
15721,509148022,https://github.com/StefanoRizzello/IIR_Filter.git,2022-06-30 16:08:18+00:00,Design and implementation of a digital filter,StefanoRizzello/IIR_Filter,Verilog,IIR_Filter,8898,1,2022-06-30 16:17:38+00:00,1
15722,511808081,https://github.com/mannavapremkumar/Lab03.git,2022-07-08 07:43:27+00:00,,mannavapremkumar/Lab03,Verilog,Lab03,6,1,2023-02-09 09:01:33+00:00,0
15723,511644545,https://github.com/DouglasWWolf/sidewinder.git,2022-07-07 19:05:00+00:00,Basic DDR4 access on a Fidus Sidewinder,DouglasWWolf/sidewinder,Verilog,sidewinder,85210,1,2022-07-11 22:42:33+00:00,0
15724,513165283,https://github.com/Harsha642/Verilog-Projects-and-Concepts.git,2022-07-12 14:01:08+00:00,Mini Projects in Verilog and it's related concepts. ,Harsha642/Verilog-Projects-and-Concepts,Verilog,Verilog-Projects-and-Concepts,10986,1,2024-03-04 12:02:06+00:00,0
15725,511644382,https://github.com/cryystalll/Dart-Game-Based-on-Electronic-Dart-Board-With-FPGA.git,2022-07-07 19:04:19+00:00,,cryystalll/Dart-Game-Based-on-Electronic-Dart-Board-With-FPGA,Verilog,Dart-Game-Based-on-Electronic-Dart-Board-With-FPGA,3878,1,2022-07-14 17:54:22+00:00,0
15726,512522498,https://github.com/CHESS-mission/Clyde.git,2022-07-10 19:32:45+00:00,SoC for the decemer 22 mission designed using libero design suite,CHESS-mission/Clyde,Verilog,Clyde,124377,1,2022-08-11 06:55:34+00:00,0
15727,511377659,https://github.com/pyong-1459/Deinterleaver-2022-mod1536.git,2022-07-07 04:08:06+00:00,,pyong-1459/Deinterleaver-2022-mod1536,Verilog,Deinterleaver-2022-mod1536,1674,1,2024-05-22 03:09:35+00:00,0
15728,509098780,https://github.com/Smartmayukh/Lemmings-using-Verilog.git,2022-06-30 13:48:23+00:00,Developing Lemmings Game using Verilog and simulating it using FPGA.,Smartmayukh/Lemmings-using-Verilog,Verilog,Lemmings-using-Verilog,18,1,2024-07-28 18:00:22+00:00,0
15729,509150045,https://github.com/StefanoRizzello/Multiplier_verification_with_UVM.git,2022-06-30 16:14:29+00:00,The aim of this lab is to verify a multiplier resorting to the Universal Verification Methodology (UVM),StefanoRizzello/Multiplier_verification_with_UVM,Verilog,Multiplier_verification_with_UVM,20904,1,2022-06-30 16:17:41+00:00,0
15730,509473790,https://github.com/Mateus-Henr/RISC-V-Datapath.git,2022-07-01 13:54:24+00:00,This project consists of a RISC-V datapath created for a computer organization practical work.,Mateus-Henr/RISC-V-Datapath,Verilog,RISC-V-Datapath,178,1,2022-07-31 13:52:24+00:00,0
15731,512897420,https://github.com/33sgs/Verilog-SPI-Serializer.git,2022-07-11 20:19:33+00:00,A basic SPI style serializer implemented in Verilog,33sgs/Verilog-SPI-Serializer,Verilog,Verilog-SPI-Serializer,13,1,2023-04-30 16:42:06+00:00,0
15732,514430259,https://github.com/DouglasWWolf/sidewinder_xdma.git,2022-07-15 23:30:39+00:00,Sidewinder PCIe/DMA design that uses the XDMA mechanism and driver,DouglasWWolf/sidewinder_xdma,Verilog,sidewinder_xdma,988,1,2022-07-15 23:33:29+00:00,0
15733,510483818,https://github.com/KerJoe/VgaTest.git,2022-07-04 19:41:29+00:00,Verilog vga color bar signal generator,KerJoe/VgaTest,Verilog,VgaTest,9,1,2024-02-19 12:16:07+00:00,0
15734,513777332,https://github.com/Xilinxfans/Cable-fault-detection-instrument.git,2022-07-14 05:55:24+00:00,"For cable fault detection, 55m and 265m network cables are used for measurement, FPGA is used to collect data, Longxin is used for data processing, and the detection distance is obtained.",Xilinxfans/Cable-fault-detection-instrument,Verilog,Cable-fault-detection-instrument,17,1,2024-06-29 15:41:42+00:00,0
15735,514696942,https://github.com/Caprio2000/Full-Adder-Design-Using-Reversible-Logic-with-Different-Tools-for-Low-Power-VLSI.git,2022-07-16 22:26:07+00:00,"In this work we propose a study to the logic design synthesis of different circuit by using reversible computing.  This study is based on the use of full adder circuit using reversible logic synthesis. The idea is designing an adder circuit  with low power dissipation and low power consumption. Among the properties of reversible gate, we have a minimum  of input constant number of gate and number of garbage output. Garbage output are those output which is not using  for any consumption. Full adder cell is one of the most frequently used digital circuit component in arithmetic logic unit (ALU) and  it is the essential functional unit of all computational circuit. Till now lots of improvement has been done in this area  to refine the architecture and performance of full adder circuit design. In this project, designs of novel full adder cell  at 90nm CMOS technology are implemented by using CMOS transistors along with the existing full adder cell using  reversible computing.",Caprio2000/Full-Adder-Design-Using-Reversible-Logic-with-Different-Tools-for-Low-Power-VLSI,Verilog,Full-Adder-Design-Using-Reversible-Logic-with-Different-Tools-for-Low-Power-VLSI,1431,1,2024-08-08 16:47:22+00:00,0
15736,512094795,https://github.com/Jaye-Xue/ElevatorControlSystem.git,2022-07-09 04:43:17+00:00,使用BASYS3模拟一个4层楼的电梯控制系统,Jaye-Xue/ElevatorControlSystem,Verilog,ElevatorControlSystem,1469,1,2024-10-12 15:32:46+00:00,1
15737,509146355,https://github.com/StefanoRizzello/RISC-V_Lite.git,2022-06-30 16:02:45+00:00,Design of a RISC-V-lite processor,StefanoRizzello/RISC-V_Lite,Verilog,RISC-V_Lite,56514,1,2022-06-30 16:17:31+00:00,0
15738,512969159,https://github.com/yzy26353520/spartan6-ax309.git,2022-07-12 02:14:31+00:00,入坑fpga，记录入门时的代码,yzy26353520/spartan6-ax309,Verilog,spartan6-ax309,32805,1,2022-10-27 04:32:43+00:00,0
15739,511924669,https://github.com/Guilhermeaug/NanoRisc.git,2022-07-08 14:31:16+00:00,,Guilhermeaug/NanoRisc,Verilog,NanoRisc,24,1,2022-08-15 01:25:49+00:00,1
15740,510880421,https://github.com/crlarsen/fp_div-1.git,2022-07-05 20:10:35+00:00,Initial Version of Floating Point Division Circuit,crlarsen/fp_div-1,Verilog,fp_div-1,26,1,2024-03-06 00:12:24+00:00,0
15741,511614493,https://github.com/anfama15/FPGA-Based-Virus-Detection-System.git,2022-07-07 17:16:50+00:00,"In pattern matching, a sequence is scanned bit by bit and once a  required pattern is found, the scan restarts from the next bit. For example, we have 11011101011 in  the data file, the scanning process start from the left, we have 11 at that start (first and second bit)  that is different from the virus pattern (10111), since it’s a mismatch, the scan starts form the second  bit. Upon restarting the scan from second bit, we have found that the virus pattern exists in the next  four bits, so the counter is incremented to one and the scan restarts from sixth bit and this process  continues until the end of file.",anfama15/FPGA-Based-Virus-Detection-System,Verilog,FPGA-Based-Virus-Detection-System,11402,1,2024-07-01 06:46:02+00:00,0
15742,515222338,https://github.com/Magvel-7892/Design-of-AMBA-AHB-to-APB-bridge.git,2022-07-18 14:38:54+00:00,,Magvel-7892/Design-of-AMBA-AHB-to-APB-bridge,Verilog,Design-of-AMBA-AHB-to-APB-bridge,4,1,2023-05-24 14:56:12+00:00,0
15743,514328830,https://github.com/zxtheproto/vampire4-MiSTer.git,2022-07-15 16:05:08+00:00,A port of the Apollo Vampire V4 Standalone core to the MiSTer.,zxtheproto/vampire4-MiSTer,Verilog,vampire4-MiSTer,115,1,2022-07-28 12:47:11+00:00,0
15744,509083020,https://github.com/Smartmayukh/Cellular-Automata-and-Verilog.git,2022-06-30 13:03:00+00:00,"Simulating various Cellular Automata designs on different topologies like Flat plane, Toroid, Morbius loop, Klein's bottle using Verilog.",Smartmayukh/Cellular-Automata-and-Verilog,Verilog,Cellular-Automata-and-Verilog,29,1,2022-07-31 02:39:24+00:00,0
15745,512522832,https://github.com/Omar-Abdullah-Muhammad-AlMaghawry/PCI_Interface_verilog.git,2022-07-10 19:34:35+00:00,"Desing, and verify PCI interface using verilog",Omar-Abdullah-Muhammad-AlMaghawry/PCI_Interface_verilog,Verilog,PCI_Interface_verilog,1584,1,2023-05-17 05:24:27+00:00,0
15746,514376745,https://github.com/siriusm46/caravel_sirius.git,2022-07-15 19:02:29+00:00,,siriusm46/caravel_sirius,Verilog,caravel_sirius,2229,1,2024-03-01 07:44:57+00:00,0
15747,513398397,https://github.com/pyong-1459/RISC-V_32I.git,2022-07-13 05:57:41+00:00,,pyong-1459/RISC-V_32I,Verilog,RISC-V_32I,1785,1,2024-05-02 17:31:43+00:00,0
15748,508935683,https://github.com/pyong-1459/JPEG-DCT.git,2022-06-30 04:44:05+00:00,DCT implement with Verilog and Python,pyong-1459/JPEG-DCT,Verilog,JPEG-DCT,635,1,2024-05-05 18:52:12+00:00,2
15749,515201767,https://github.com/sps108/Verilog-Projects.git,2022-07-18 13:44:02+00:00,"Digital system and circuits design using HDL (Hardware Description Language) such as Verilog , VHDL , System-Verilog.",sps108/Verilog-Projects,Verilog,Verilog-Projects,339,1,2022-07-18 20:15:17+00:00,0
15750,514505697,https://github.com/mvsharikrishna/Four-way-traffic-light-Controller.git,2022-07-16 07:08:19+00:00,This is a project on a four-way traffic light controller with minimum waiting time.,mvsharikrishna/Four-way-traffic-light-Controller,Verilog,Four-way-traffic-light-Controller,1114,1,2022-08-26 03:45:30+00:00,0
15751,510119968,https://github.com/SharathRajM/Difference-between-negation-and-logical-negation-in-verilog.git,2022-07-03 19:43:17+00:00,,SharathRajM/Difference-between-negation-and-logical-negation-in-verilog,Verilog,Difference-between-negation-and-logical-negation-in-verilog,1,1,2024-07-29 23:19:19+00:00,0
15752,510043025,https://github.com/yashgupta26/Single-Port-RAM.git,2022-07-03 14:15:32+00:00,,yashgupta26/Single-Port-RAM,Verilog,Single-Port-RAM,131,1,2023-09-07 07:59:16+00:00,0
15753,509712865,https://github.com/SunrShine/FocInSoc.git,2022-07-02 09:28:53+00:00,foc algorithm in verilog,SunrShine/FocInSoc,Verilog,FocInSoc,7,1,2023-06-28 13:59:18+00:00,0
15754,508585042,https://github.com/abrahamjdn/MIPS-Multicycle.git,2022-06-29 07:11:19+00:00,"Mips multicycle using verilog, the instructions implemented are: LW, SW, BEQ, BNE, J, ADD, SUB, OR, AND & SLT",abrahamjdn/MIPS-Multicycle,Verilog,MIPS-Multicycle,893,1,2022-11-26 12:29:05+00:00,0
15755,512249915,https://github.com/stativeboss/Development-of-a-Matrix-Multiplication-unit-using-2D-systolic-array-architecture.git,2022-07-09 17:46:25+00:00,,stativeboss/Development-of-a-Matrix-Multiplication-unit-using-2D-systolic-array-architecture,Verilog,Development-of-a-Matrix-Multiplication-unit-using-2D-systolic-array-architecture,18,1,2023-11-20 12:49:43+00:00,0
15756,511950967,https://github.com/Suhaib033/Image-Processing-using-FPGA.git,2022-07-08 15:59:19+00:00,An efficient image processor utilizing the Zynq -7000 SoC. (Zedboard),Suhaib033/Image-Processing-using-FPGA,Verilog,Image-Processing-using-FPGA,15,1,2023-06-30 08:12:38+00:00,0
15757,511753237,https://github.com/ysyx-ta/axi4-template.git,2022-07-08 03:47:14+00:00,,ysyx-ta/axi4-template,Verilog,axi4-template,3,1,2022-09-01 07:11:51+00:00,0
15758,509990356,https://github.com/Smartmayukh/Serial-Communication-using-Verilog.git,2022-07-03 10:26:43+00:00,"Designing serial communication system used by PS/2 mouse, UART, RS232 etc. using Verilog",Smartmayukh/Serial-Communication-using-Verilog,Verilog,Serial-Communication-using-Verilog,9,1,2022-12-01 14:04:58+00:00,0
15759,510031958,https://github.com/bet20ICL/imps-mips.git,2022-07-03 13:32:17+00:00,Yet another implementation of a MIPS CPU - an Imperial EIE coursework extension,bet20ICL/imps-mips,Verilog,imps-mips,1,1,2022-07-08 21:42:29+00:00,0
15760,515125560,https://github.com/LancelotLake/m_rsic_v.git,2022-07-18 09:53:37+00:00,a simple rsic v for practice,LancelotLake/m_rsic_v,Verilog,m_rsic_v,313,1,2023-09-18 12:04:57+00:00,0
15761,514437299,https://github.com/cdrlabs-waterloo/2022-07-15.git,2022-07-16 00:19:06+00:00,,cdrlabs-waterloo/2022-07-15,Verilog,2022-07-15,63,1,2023-10-16 08:37:55+00:00,0
15762,510528482,https://github.com/MJARAB/Matrix-Operations.git,2022-07-04 23:28:35+00:00,"✖ In this repository, I implement mathematical operations on matrices using the Verilog language.",MJARAB/Matrix-Operations,Verilog,Matrix-Operations,5,1,2022-07-22 16:21:49+00:00,0
15763,511739457,https://github.com/mannavapremkumar/Lab1.git,2022-07-08 02:43:13+00:00,,mannavapremkumar/Lab1,Verilog,Lab1,23,1,2023-02-09 09:01:37+00:00,0
15764,515062150,https://github.com/DigitalDesignSchool/2022-bishkek.git,2022-07-18 06:32:34+00:00,"Files for the seminar in Bishkek, Kyrgyzstan",DigitalDesignSchool/2022-bishkek,Verilog,2022-bishkek,21819,1,2023-04-16 07:36:53+00:00,1
15765,512075906,https://github.com/hesiqi2000/zynq-lab.git,2022-07-09 02:38:21+00:00,,hesiqi2000/zynq-lab,Verilog,zynq-lab,96589,1,2023-12-18 04:06:09+00:00,0
15766,511973048,https://github.com/SanjaySivalingam/Warehouse_management_using_FPGA_based_AGV.git,2022-07-08 17:20:50+00:00,,SanjaySivalingam/Warehouse_management_using_FPGA_based_AGV,Verilog,Warehouse_management_using_FPGA_based_AGV,597,1,2024-04-06 15:57:54+00:00,0
15767,514169954,https://github.com/lx071/simulation_compare.git,2022-07-15 07:06:11+00:00,Comparison of various simulation frameworks,lx071/simulation_compare,Verilog,simulation_compare,10101,1,2023-03-07 08:52:47+00:00,1
15768,511331026,https://github.com/thariqfahry/colour-memory-2000.git,2022-07-07 00:19:23+00:00,An LCD-based game written in Verlilog HDL for the DE1-SoC.,thariqfahry/colour-memory-2000,Verilog,colour-memory-2000,1514,1,2023-03-05 07:26:06+00:00,0
15769,512378521,https://github.com/nicyyyy/FAST_Feature_Detect.git,2022-07-10 08:03:09+00:00,,nicyyyy/FAST_Feature_Detect,Verilog,FAST_Feature_Detect,831,1,2024-10-18 06:47:45+00:00,0
15770,512500128,https://github.com/DouglasWWolf/sidewinder_dma.git,2022-07-10 17:42:51+00:00,DMA over PCIe on a Fidus Sidewinder,DouglasWWolf/sidewinder_dma,Verilog,sidewinder_dma,26398,1,2022-07-11 22:42:31+00:00,0
15771,511639263,https://github.com/mannavapremkumar/Router-1X3-Desgin.git,2022-07-07 18:45:23+00:00,"Routing is the process of moving a packet of data from source to destination and enables messages to pass from one computer to another and eventually reach the target machine. A router is a networking device that forwards data packets between computer networks. It is connected to two or more data lines from different networks (as opposed to a network switch, which connects data lines from one single network). This paper, mainly emphasizes upon the study of router device, it""s top level architecture, and how various sub-modules of router i.e. Register, FIFO, FSM and Synchronizer are synthesized, and simulated and finally connected to its top module.",mannavapremkumar/Router-1X3-Desgin,Verilog,Router-1X3-Desgin,2911,1,2023-02-09 09:01:35+00:00,0
15772,511806688,https://github.com/mannavapremkumar/Lab02.git,2022-07-08 07:38:36+00:00,,mannavapremkumar/Lab02,Verilog,Lab02,5,1,2023-02-09 09:01:34+00:00,0
15773,508946567,https://github.com/drovak/friden.git,2022-06-30 05:34:40+00:00,Verilog models of Friden calculators,drovak/friden,Verilog,friden,294,1,2022-07-30 13:18:28+00:00,0
15774,514819692,https://github.com/OmarFahmy07/Washing-Machine-Controller.git,2022-07-17 11:06:37+00:00,Washing Machine Controller Project Using Verilog HDL.,OmarFahmy07/Washing-Machine-Controller,Verilog,Washing-Machine-Controller,8,1,2022-08-11 11:50:37+00:00,0
15775,512537476,https://github.com/tmahlburg/mriscv.git,2022-07-10 20:53:46+00:00,"simple, modular rv32i implementation (WIP)",tmahlburg/mriscv,Verilog,mriscv,58,1,2024-07-06 08:47:00+00:00,0
15776,509703511,https://github.com/jogeshsingh/UART_Communication_on_FPGA.git,2022-07-02 08:41:48+00:00,UART(UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER ) . Reciever Module (UART-PC-FPGA),jogeshsingh/UART_Communication_on_FPGA,Verilog,UART_Communication_on_FPGA,57,1,2022-07-20 18:59:38+00:00,0
15777,514814939,https://github.com/OmarFahmy07/UART.git,2022-07-17 10:42:31+00:00,UART Communication Protocol using Verilog HDL.,OmarFahmy07/UART,Verilog,UART,28,1,2022-08-11 11:33:59+00:00,0
15778,508615593,https://github.com/jogeshsingh/8-bit-Adder_Subtractor-Design-Unit-using-Verilog-HDL-in-NCSim-Cadence.git,2022-06-29 08:51:26+00:00,,jogeshsingh/8-bit-Adder_Subtractor-Design-Unit-using-Verilog-HDL-in-NCSim-Cadence,Verilog,8-bit-Adder_Subtractor-Design-Unit-using-Verilog-HDL-in-NCSim-Cadence,5,1,2022-07-20 18:59:40+00:00,0
15779,512361420,https://github.com/yangbo/fpga-mojo-sound-locator.git,2022-07-10 06:23:15+00:00,For debug Mojo-v3(Alchitry) sample project Sound-Locator and learn FPGA design technics.,yangbo/fpga-mojo-sound-locator,Verilog,fpga-mojo-sound-locator,4571,1,2022-07-15 08:04:28+00:00,0
15780,508968342,https://github.com/Pairshoe/Thinpad.git,2022-06-30 06:57:52+00:00,,Pairshoe/Thinpad,Verilog,Thinpad,52321,1,2023-10-08 03:01:01+00:00,0
15781,511241767,https://github.com/sydzou/8-bit-Barrel-Shifter.git,2022-07-06 17:59:41+00:00,"8 bit Barrel Shifter using 2x1 which performs arithmetic, logical and circular shifts.",sydzou/8-bit-Barrel-Shifter,Verilog,8-bit-Barrel-Shifter,4,1,2022-07-06 18:05:24+00:00,0
15782,512511162,https://github.com/lunarmobiscuit/verilog-65C2402-fsm.git,2022-07-10 18:36:01+00:00,,lunarmobiscuit/verilog-65C2402-fsm,Verilog,verilog-65C2402-fsm,93,1,2022-07-24 06:38:47+00:00,1
15783,509809169,https://github.com/AtuL-KumaR-00/HDLBits-Solutions.git,2022-07-02 16:42:45+00:00,Solution of the problems in HDLBits website,AtuL-KumaR-00/HDLBits-Solutions,Verilog,HDLBits-Solutions,65,1,2024-09-24 03:52:33+00:00,1
15784,519976326,https://github.com/Mazamars312/Analogue_Pocket_Neogeo.git,2022-08-01 05:32:46+00:00,Analogue Pocket Neogeo Core compatible with openFPGA,Mazamars312/Analogue_Pocket_Neogeo,Verilog,Analogue_Pocket_Neogeo,152641,245,2024-10-26 02:05:23+00:00,11
15785,519140306,https://github.com/open-fpga/core-template.git,2022-07-29 08:31:58+00:00,A template for getting started with FPGA core development,open-fpga/core-template,Verilog,core-template,676,110,2024-10-20 02:38:49+00:00,15
15786,519183085,https://github.com/spacemen3/PDP-1.git,2022-07-29 11:03:04+00:00,,spacemen3/PDP-1,Verilog,PDP-1,2341,108,2024-09-18 01:24:55+00:00,4
15787,517127224,https://github.com/zf3/nes260.git,2022-07-23 17:51:40+00:00,NES emulator for Xilinx KV260 FPGA board,zf3/nes260,Verilog,nes260,348,42,2024-10-25 07:10:00+00:00,5
15788,520428138,https://github.com/TinyTapeout/tinytapeout-mpw7.git,2022-08-02 09:13:36+00:00,TinyTapeout-01 submission repo,TinyTapeout/tinytapeout-mpw7,Verilog,tinytapeout-mpw7,185275,29,2024-09-28 13:02:28+00:00,7
15789,516343358,https://github.com/w32agobot/SKY130_SAR-ADC.git,2022-07-21 11:28:36+00:00,Fully-differential asynchronous non-binary 12-bit SAR-ADC,w32agobot/SKY130_SAR-ADC,Verilog,SKY130_SAR-ADC,621555,28,2024-10-17 06:51:15+00:00,8
15790,518800339,https://github.com/DOUDIU/Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm.git,2022-07-28 10:27:12+00:00,"The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera.",DOUDIU/Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm,Verilog,Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm,39670,28,2024-10-18 06:43:21+00:00,0
15791,520523302,https://github.com/accomdemy/accomdemy_rv32i.git,2022-08-02 14:06:04+00:00,伴伴學 RISC-V RV32I Architecture CPU,accomdemy/accomdemy_rv32i,Verilog,accomdemy_rv32i,664,24,2024-10-11 19:57:27+00:00,10
15792,517099753,https://github.com/siliconcompiler/lambdalib.git,2022-07-23 15:51:18+00:00,Hardware abstraction library,siliconcompiler/lambdalib,Verilog,lambdalib,8823,23,2024-10-28 16:57:41+00:00,1
15793,516084497,https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0.git,2022-07-20 17:58:24+00:00,7 track standard cells for GF180MCU provided by GlobalFoundries.,google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0,Verilog,globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0,132831,22,2024-08-22 19:20:33+00:00,8
15794,518325211,https://github.com/mabrains/PLL_design.git,2022-07-27 05:46:18+00:00,PLL Designs on Skywater 130nm MPW,mabrains/PLL_design,Verilog,PLL_design,1007480,20,2024-10-01 12:49:03+00:00,0
15795,521105068,https://github.com/ika-musume/ASIC_RE.git,2022-08-04 03:06:11+00:00,Gate array reverse engineering,ika-musume/ASIC_RE,Verilog,ASIC_RE,83317,20,2024-10-29 07:05:52+00:00,2
15796,517197855,https://github.com/Koeng101/dnachips.git,2022-07-24 01:09:06+00:00,,Koeng101/dnachips,Verilog,dnachips,5559,19,2024-06-13 18:13:43+00:00,0
15797,519736386,https://github.com/wbbbbbb123/Sram-controller-design-based-on-AHB-bus.git,2022-07-31 09:50:38+00:00,,wbbbbbb123/Sram-controller-design-based-on-AHB-bus,Verilog,Sram-controller-design-based-on-AHB-bus,36,18,2024-10-01 14:47:37+00:00,5
15798,516084506,https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0.git,2022-07-20 17:58:26+00:00,9 track standard cells for GF180MCU provided by GlobalFoundries.,google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0,Verilog,globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0,130564,16,2024-08-22 19:20:35+00:00,9
15799,518460376,https://github.com/mbaykenar/mpw7_yonga_soc.git,2022-07-27 13:00:52+00:00,"Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C",mbaykenar/mpw7_yonga_soc,Verilog,mpw7_yonga_soc,497443,15,2024-05-17 12:01:15+00:00,2
15800,516084517,https://github.com/google/globalfoundries-pdk-ip-gf180mcu_fd_ip_sram.git,2022-07-20 17:58:28+00:00,SRAM macros created for the GF180MCU provided by GlobalFoundries.,google/globalfoundries-pdk-ip-gf180mcu_fd_ip_sram,Verilog,globalfoundries-pdk-ip-gf180mcu_fd_ip_sram,1816,15,2024-08-22 19:20:32+00:00,5
15801,516084467,https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_io.git,2022-07-20 17:58:17+00:00,IO and periphery cells for the GF180MCU provided by GlobalFoundries.,google/globalfoundries-pdk-libs-gf180mcu_fd_io,Verilog,globalfoundries-pdk-libs-gf180mcu_fd_io,5078,13,2024-08-22 19:20:33+00:00,5
15802,521104862,https://github.com/ika-musume/ikacore_Psychic5.git,2022-08-04 03:05:19+00:00,Psychic 5 compatible core for MiSTer FPGA,ika-musume/ikacore_Psychic5,Verilog,ikacore_Psychic5,5060,13,2024-06-17 01:05:51+00:00,7
15803,518304577,https://github.com/vinayrayapati/rv32i.git,2022-07-27 04:09:27+00:00,Implementation of RISC-V RV32I ,vinayrayapati/rv32i,Verilog,rv32i,4457,12,2024-10-15 22:16:00+00:00,4
15804,516346030,https://github.com/hankshyu/RISC-V_MAC.git,2022-07-21 11:37:45+00:00,MAC system with IEEE754 compatibility,hankshyu/RISC-V_MAC,Verilog,RISC-V_MAC,1938,10,2024-10-19 01:40:50+00:00,0
15805,520437986,https://github.com/mwrnd/innova2_experiments.git,2022-08-02 09:44:20+00:00,Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board,mwrnd/innova2_experiments,Verilog,innova2_experiments,35357,9,2024-10-07 21:46:09+00:00,2
15806,520743073,https://github.com/os-fpga/IP_Catalog.git,2022-08-03 04:58:30+00:00,IP Catalog for Raptor.,os-fpga/IP_Catalog,Verilog,IP_Catalog,88515,8,2024-10-26 21:11:41+00:00,8
15807,517777997,https://github.com/efabless/caravel-gf180mcu.git,2022-07-25 18:28:24+00:00,"This repository is the GF180MCU port of Caravel.  For more information about Caravel, see the original repo at https://github.com/efabless/caravel. ",efabless/caravel-gf180mcu,Verilog,caravel-gf180mcu,2624941,8,2024-10-12 18:46:57+00:00,8
15808,520853465,https://github.com/MiSTer-devel/Arcade-IkariWarriors_MiSTer.git,2022-08-03 11:30:31+00:00,,MiSTer-devel/Arcade-IkariWarriors_MiSTer,Verilog,Arcade-IkariWarriors_MiSTer,108020,7,2024-07-27 07:13:42+00:00,6
15809,520914331,https://github.com/ptrkrysik/uhd.git,2022-08-03 14:28:43+00:00,USRP Hardware Driver Repository,ptrkrysik/uhd,Verilog,uhd,135177,6,2024-10-04 19:50:39+00:00,2
15810,517609135,https://github.com/KonstantinMS/BT656.git,2022-07-25 09:57:01+00:00,Verilog module for BT656,KonstantinMS/BT656,Verilog,BT656,5,6,2024-09-29 08:26:31+00:00,2
15811,517997493,https://github.com/antmicro/alkali-csd-hw.git,2022-07-26 09:32:39+00:00,,antmicro/alkali-csd-hw,Verilog,alkali-csd-hw,4137,6,2024-04-12 10:09:23+00:00,3
15812,516682771,https://github.com/simoneruffini/MELA.git,2022-07-22 09:05:24+00:00,A Modestly Exhaustive dLx Architecture - RISC microprocessor - VHDL implementation - DLX ISA,simoneruffini/MELA,Verilog,MELA,30800,6,2024-01-12 18:33:43+00:00,0
15813,520376792,https://github.com/amsacks/OV7670-camera.git,2022-08-02 06:21:58+00:00,"A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 x 480 resolution, 30 fps.",amsacks/OV7670-camera,Verilog,OV7670-camera,3041,6,2024-09-30 12:14:04+00:00,1
15814,515598112,https://github.com/Mozes-Y/HDLBits_Solutions.git,2022-07-19 13:32:12+00:00,My HDLBits solutions.,Mozes-Y/HDLBits_Solutions,Verilog,HDLBits_Solutions,56,6,2024-09-27 14:23:59+00:00,1
15815,516416302,https://github.com/Temix707/FPGA_begin.git,2022-07-21 15:01:15+00:00,,Temix707/FPGA_begin,Verilog,FPGA_begin,37039,6,2024-03-16 10:34:29+00:00,1
15816,521298512,https://github.com/MuhammadMajiid/UART.git,2022-08-04 14:27:42+00:00,UART implementation using verilog,MuhammadMajiid/UART,Verilog,UART,410,5,2024-10-27 10:51:48+00:00,3
15817,520835816,https://github.com/aashish-tiwary/iiitb_alu.git,2022-08-03 10:30:13+00:00,,aashish-tiwary/iiitb_alu,Verilog,iiitb_alu,6946,5,2023-12-17 06:06:51+00:00,0
15818,518290315,https://github.com/ducamvinh/QuantLaneNet.git,2022-07-27 03:04:11+00:00,QuantLaneNet: A 640-FPS and 34-GOPS/W FPGA-Based CNN Accelerator for Lane Detection (Sensors 2023),ducamvinh/QuantLaneNet,Verilog,QuantLaneNet,3644,5,2024-07-04 13:11:46+00:00,3
15819,519044582,https://github.com/TangtangSix/ov5640.git,2022-07-29 01:38:14+00:00,基于ov5640摄像头的实时显示,TangtangSix/ov5640,Verilog,ov5640,703,5,2024-09-16 16:58:27+00:00,1
15820,518305676,https://github.com/DantuNandiniDevi/iiitb_freqdiv.git,2022-07-27 04:14:40+00:00,This is a frequency divider model,DantuNandiniDevi/iiitb_freqdiv,Verilog,iiitb_freqdiv,14258,5,2023-08-17 03:20:20+00:00,11
15821,520902912,https://github.com/OpenPOWERFoundation/Searchboat.git,2022-08-03 13:58:22+00:00,OpenPower Verification,OpenPOWERFoundation/Searchboat,Verilog,Searchboat,116509,5,2023-11-23 14:31:14+00:00,2
15822,517053790,https://github.com/likhigowda/Vending-machine-in-verilog.git,2022-07-23 12:38:08+00:00,Vending Machine with Change System,likhigowda/Vending-machine-in-verilog,Verilog,Vending-machine-in-verilog,658,5,2024-10-06 16:05:20+00:00,0
15823,521548174,https://github.com/McLucifer2646/iiitb_sd.git,2022-08-05 07:39:59+00:00,,McLucifer2646/iiitb_sd,Verilog,iiitb_sd,28425,4,2023-10-15 08:34:17+00:00,0
15824,518501448,https://github.com/shuvipas/step-motor-controller.git,2022-07-27 14:54:54+00:00,FPGA project to create a step motor controller,shuvipas/step-motor-controller,Verilog,step-motor-controller,1997,4,2024-09-26 13:23:10+00:00,1
15825,520487363,https://github.com/PashaBarahimi/Digital-Logic-Design-Lab-Experiments.git,2022-08-02 12:22:50+00:00,"Clock and UART Baud rate generation, radix-4 multiplier, function generator & accelerator wrappers.",PashaBarahimi/Digital-Logic-Design-Lab-Experiments,Verilog,Digital-Logic-Design-Lab-Experiments,10376,4,2024-09-02 20:05:03+00:00,3
15826,516504965,https://github.com/seif-1999/An-FPGA-Oriented-Baseband-Modulator-Architecture.git,2022-07-21 19:55:54+00:00,This repository shows the  implementation of an FPGA based baseband modulator for 4G/5G,seif-1999/An-FPGA-Oriented-Baseband-Modulator-Architecture,Verilog,An-FPGA-Oriented-Baseband-Modulator-Architecture,48,4,2024-04-19 16:19:14+00:00,1
15827,516733272,https://github.com/vyomasystems-lab/challenges-b-aishpatil.git,2022-07-22 11:57:27+00:00,challenges-b-aishpatil created by GitHub Classroom,vyomasystems-lab/challenges-b-aishpatil,Verilog,challenges-b-aishpatil,69,4,2022-09-21 16:01:11+00:00,0
15828,520586560,https://github.com/Mehedi-Hasan-Shakil/Verilog.git,2022-08-02 17:17:24+00:00,Digital System Design Lab with Verilog,Mehedi-Hasan-Shakil/Verilog,Verilog,Verilog,959,3,2023-06-25 10:45:40+00:00,1
15829,516679177,https://github.com/Leonte-Tudor/Binary-Calculator.git,2022-07-22 08:54:25+00:00,A binary calculator I made during my summer practice at AMD.,Leonte-Tudor/Binary-Calculator,Verilog,Binary-Calculator,43,3,2023-07-28 07:12:46+00:00,0
15830,515929674,https://github.com/vyomasystems-lab/challenges-malivinayak.git,2022-07-20 10:09:04+00:00,challenges-malivinayak created by GitHub Classroom,vyomasystems-lab/challenges-malivinayak,Verilog,challenges-malivinayak,64,3,2023-02-13 18:45:23+00:00,0
15831,519938337,https://github.com/edwardrichter1/qilin.git,2022-08-01 02:25:16+00:00,,edwardrichter1/qilin,Verilog,qilin,1276,3,2023-04-22 06:26:36+00:00,0
15832,515965058,https://github.com/mtl2236/AutoFlex.git,2022-07-20 12:04:14+00:00,,mtl2236/AutoFlex,Verilog,AutoFlex,76,3,2023-12-01 11:20:46+00:00,0
15833,520173235,https://github.com/Zannatul-Naim/Digital-System-Design.git,2022-08-01 15:54:21+00:00,Digital System Design Lab Codes using Verilog,Zannatul-Naim/Digital-System-Design,Verilog,Digital-System-Design,54,3,2024-10-09 17:53:03+00:00,0
15834,516534658,https://github.com/ECASLab/ALS-benchmark-circuits.git,2022-07-21 22:09:34+00:00,,ECASLab/ALS-benchmark-circuits,Verilog,ALS-benchmark-circuits,37098,3,2024-09-26 02:17:11+00:00,0
15835,519458744,https://github.com/T-K-233/BLI-RISC-V-CPU.git,2022-07-30 08:16:25+00:00,,T-K-233/BLI-RISC-V-CPU,Verilog,BLI-RISC-V-CPU,121,3,2024-04-01 14:06:20+00:00,0
15836,517958268,https://github.com/mabushelbaia/ENCS3310-Verilog.git,2022-07-26 07:29:40+00:00,ENCS3310 Project and some random verilog codes,mabushelbaia/ENCS3310-Verilog,Verilog,ENCS3310-Verilog,500,3,2023-06-21 14:01:41+00:00,0
15837,519354647,https://github.com/sohammjkr/ECE-385.git,2022-07-29 21:33:25+00:00,Projects from ECE385 taken during the SP22 Semester at UIUC,sohammjkr/ECE-385,Verilog,ECE-385,16305,3,2023-09-20 02:32:19+00:00,1
15838,516339991,https://github.com/Johnmc104/open_usb1.1_host.git,2022-07-21 11:17:21+00:00,"from opencore, Including the controller and phy",Johnmc104/open_usb1.1_host,Verilog,open_usb1.1_host,191,3,2024-09-28 21:37:58+00:00,2
15839,518669498,https://github.com/IanBoyanZhang/SystolicArrayMPW7a.git,2022-07-28 02:07:35+00:00,,IanBoyanZhang/SystolicArrayMPW7a,Verilog,SystolicArrayMPW7a,20950,3,2024-04-22 08:30:45+00:00,0
15840,518532132,https://github.com/RainSureZhao/Buaa-P4.git,2022-07-27 16:23:35+00:00,北京航空航天大学计算机组成原理实验P4阶段——单周期CPU,RainSureZhao/Buaa-P4,Verilog,Buaa-P4,2098,2,2023-03-29 08:33:59+00:00,0
15841,519805901,https://github.com/dzx-dzx/UDP.git,2022-07-31 14:56:56+00:00,,dzx-dzx/UDP,Verilog,UDP,99276,2,2023-03-20 02:09:45+00:00,0
15842,516385853,https://github.com/qgwang-hust/DhGraph-F.git,2022-07-21 13:36:52+00:00,,qgwang-hust/DhGraph-F,Verilog,DhGraph-F,17112,2,2023-09-08 03:08:10+00:00,0
15843,518305793,https://github.com/suysh-msra/iiitb_ptvm.git,2022-07-27 04:15:11+00:00,a parking ticket vending machine simulated in verilog. ,suysh-msra/iiitb_ptvm,Verilog,iiitb_ptvm,4414,2,2023-01-29 18:11:25+00:00,0
15844,515545375,https://github.com/nikkhilyadav/UART_Communication_on_FPGA.git,2022-07-19 10:53:28+00:00,"UART(UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER ) (UART-PC-FPGA) It is also called as Serial to Parallel and Parallel to Serial Communication . UART has lot of applications for e.g,Wireless communication ,Bluetooth Modules , used as on board interface in Microcontrollers , GPRS modules as so on in varieties of other communication systems too. Tera term (An Open source emulator was used for receiving the data from fpga & other way around).",nikkhilyadav/UART_Communication_on_FPGA,Verilog,UART_Communication_on_FPGA,12,2,2023-11-23 03:33:52+00:00,0
15845,518183536,https://github.com/1mina1/Uart-Receiver-verilog.git,2022-07-26 18:58:53+00:00,,1mina1/Uart-Receiver-verilog,Verilog,Uart-Receiver-verilog,11,2,2022-08-23 17:34:52+00:00,0
15846,519567026,https://github.com/ntsdwkr/MIPS.git,2022-07-30 16:30:21+00:00,Single Cycle MIPS (RISC) Processor,ntsdwkr/MIPS,Verilog,MIPS,1147,2,2024-03-05 14:25:36+00:00,0
15847,516500786,https://github.com/petrohi/tensil-zcu104-tutorial.git,2022-07-21 19:39:45+00:00,,petrohi/tensil-zcu104-tutorial,Verilog,tensil-zcu104-tutorial,55940,2,2024-07-03 00:29:32+00:00,2
15848,515922124,https://github.com/meiniKi/RV32I_SC_Logisim.git,2022-07-20 09:45:17+00:00,A minimalistic single-cycle RISC-V platform for demonstrational and educational purposes in Logisim Evolution.,meiniKi/RV32I_SC_Logisim,Verilog,RV32I_SC_Logisim,724,2,2024-09-05 19:24:03+00:00,0
15849,518429303,https://github.com/rakshit-23/iiitb_usr.git,2022-07-27 11:26:06+00:00,,rakshit-23/iiitb_usr,Verilog,iiitb_usr,9118,2,2024-08-08 16:53:47+00:00,0
15850,515879481,https://github.com/vyomasystems-lab/challenges-SoumitroV.git,2022-07-20 07:31:34+00:00,challenges-SoumitroV created by GitHub Classroom,vyomasystems-lab/challenges-SoumitroV,Verilog,challenges-SoumitroV,392,2,2023-06-16 07:28:39+00:00,0
15851,515405539,https://github.com/SteveLRojas/Universal_Memory_Programmer.git,2022-07-19 02:19:42+00:00,Tool to program and test onboard memories on a wide range of FPGA boards.,SteveLRojas/Universal_Memory_Programmer,Verilog,Universal_Memory_Programmer,17957,2,2023-02-23 15:04:58+00:00,0
15852,518899921,https://github.com/NabilYasser/UART_TX.git,2022-07-28 15:28:29+00:00,,NabilYasser/UART_TX,Verilog,UART_TX,637,2,2022-08-20 11:57:08+00:00,0
15853,519831524,https://github.com/ishan-desai64/iiitb_cps.git,2022-07-31 16:40:14+00:00,Car Parking System,ishan-desai64/iiitb_cps,Verilog,iiitb_cps,2409,2,2023-02-22 13:07:47+00:00,0
15854,518305463,https://github.com/itsnishit/iiitb_elc.git,2022-07-27 04:13:22+00:00,ELC is abbreviation for Elevation Controller,itsnishit/iiitb_elc,Verilog,iiitb_elc,2281,2,2024-10-20 07:54:59+00:00,0
15855,516349036,https://github.com/vyomasystems-lab/challenges-GVictorsd.git,2022-07-21 11:47:20+00:00,challenges-GVictorsd created by GitHub Classroom,vyomasystems-lab/challenges-GVictorsd,Verilog,challenges-GVictorsd,1906,2,2022-09-03 12:59:09+00:00,0
15856,517071835,https://github.com/PorterLu/Note.git,2022-07-23 13:56:50+00:00,,PorterLu/Note,Verilog,Note,163950,2,2023-11-06 02:39:16+00:00,0
15857,515624136,https://github.com/8krisv/risc-v-core.git,2022-07-19 14:42:06+00:00, RISC-V cpu core for educational purposes.,8krisv/risc-v-core,Verilog,risc-v-core,9731,2,2024-05-08 15:17:37+00:00,1
15858,518466015,https://github.com/BalaDhinesh/Bitonic-Sorting-In-Verilog.git,2022-07-27 13:18:00+00:00,Bitonic Sorting in Verilog which sorts any number of elements which are a power of two,BalaDhinesh/Bitonic-Sorting-In-Verilog,Verilog,Bitonic-Sorting-In-Verilog,11,2,2024-08-04 04:28:30+00:00,1
15859,515885003,https://github.com/vvs-kumar/irigb_encoder.git,2022-07-20 07:49:25+00:00,"This project Takes a static time and converts it to Binary Coded Decimal (BCD) and this Binary Coded Decimal (BCD) is encoded into IRIG B format, which is further encoded to Manchester encoding for transmission.",vvs-kumar/irigb_encoder,Verilog,irigb_encoder,28,2,2023-09-09 10:12:19+00:00,0
15860,520409601,https://github.com/phamquanganhBKSET/risc_v.git,2022-08-02 08:13:05+00:00,"RISC-V 5 stages pipeline IF, ID, EX, MEM, WB with forwarding, stalling and branch prediction",phamquanganhBKSET/risc_v,Verilog,risc_v,4017,2,2024-06-04 03:14:01+00:00,0
15861,518802003,https://github.com/yangtiming/Digital-circuit-course-design.git,2022-07-28 10:32:19+00:00,Digital circuit course design Digital clock,yangtiming/Digital-circuit-course-design,Verilog,Digital-circuit-course-design,2802,2,2022-08-03 13:41:23+00:00,0
15862,515018447,https://github.com/CreateRemoteThread/glitcher.git,2022-07-18 03:09:33+00:00,glitcher,CreateRemoteThread/glitcher,Verilog,glitcher,2044,2,2024-07-20 17:41:04+00:00,0
15863,516704532,https://github.com/AbolfazlSoltaani/Elevator.git,2022-07-22 10:16:22+00:00,,AbolfazlSoltaani/Elevator,Verilog,Elevator,16,2,2023-07-21 10:17:57+00:00,0
15864,518304910,https://github.com/drvasanthi/iiitb_cg.git,2022-07-27 04:10:43+00:00,,drvasanthi/iiitb_cg,Verilog,iiitb_cg,9344,2,2024-05-30 13:22:11+00:00,1
15865,521502156,https://github.com/dd-jero/Digital-System-Capstone-Design.git,2022-08-05 04:28:09+00:00,Convolution Layer 구현 (CNN),dd-jero/Digital-System-Capstone-Design,Verilog,Digital-System-Capstone-Design,29,2,2024-01-27 15:32:14+00:00,0
15866,516316674,https://github.com/sharafat-10xEngineers/RV32I.git,2022-07-21 10:00:35+00:00,,sharafat-10xEngineers/RV32I,Verilog,RV32I,44,2,2023-03-24 21:57:54+00:00,0
15867,520099441,https://github.com/Shreyas-Gupta-21/16-Bit-Wallace-Tree-Multiplier.git,2022-08-01 12:23:33+00:00,,Shreyas-Gupta-21/16-Bit-Wallace-Tree-Multiplier,Verilog,16-Bit-Wallace-Tree-Multiplier,3,2,2023-07-14 04:37:53+00:00,0
15868,519160220,https://github.com/RainSureZhao/Buaa-P5.git,2022-07-29 09:40:24+00:00,北京航空航天大学 计算机组成原理实验 P5——五级流水CPU,RainSureZhao/Buaa-P5,Verilog,Buaa-P5,1272,2,2023-03-29 08:33:59+00:00,0
15869,518301214,https://github.com/RexCYJ/4x4MIMO_detector_VerilogCode.git,2022-07-27 03:53:42+00:00,Verilog of the MIMO detector,RexCYJ/4x4MIMO_detector_VerilogCode,Verilog,4x4MIMO_detector_VerilogCode,60,2,2024-08-13 05:15:21+00:00,0
15870,520920138,https://github.com/prachurjyaghy/Physical-Design-using-OpenLANE-SKY130.git,2022-08-03 14:44:14+00:00,Advanced Physical Design Workshop using OpenLANE/SKY130,prachurjyaghy/Physical-Design-using-OpenLANE-SKY130,Verilog,Physical-Design-using-OpenLANE-SKY130,11812,2,2023-11-11 08:39:33+00:00,0
15871,518206629,https://github.com/faris771/ENCS3310_ADVANCED_DIGITAL.git,2022-07-26 20:23:46+00:00,,faris771/ENCS3310_ADVANCED_DIGITAL,Verilog,ENCS3310_ADVANCED_DIGITAL,1,2,2023-02-11 00:57:57+00:00,0
15872,521134126,https://github.com/mbaykenar/mba_core_region.git,2022-08-04 05:24:46+00:00,A hardened macro with sky130B PDK of slightly modified zero-riscy RISC-V core ,mbaykenar/mba_core_region,Verilog,mba_core_region,53173,2,2023-12-10 16:46:49+00:00,1
15873,518123619,https://github.com/saivardhan18/WallaceTreeMultiplier.git,2022-07-26 15:47:32+00:00,"A Wallace Tree Multiplier is a hardware implementation of a binary multiplier, a digital circuit that multiplies two integers. It uses a selection of full and half adders to sum partial products in stages until two numbers are left.",saivardhan18/WallaceTreeMultiplier,Verilog,WallaceTreeMultiplier,7,2,2023-10-25 08:14:37+00:00,0
15874,517427004,https://github.com/MisaghM/Computer-Architecture-Course-Projects.git,2022-07-24 20:14:34+00:00,"Verilog descriptions of MIPS single-cycle, multi-cycle & pipeline implementations.",MisaghM/Computer-Architecture-Course-Projects,Verilog,Computer-Architecture-Course-Projects,3242,2,2024-09-02 20:07:46+00:00,1
15875,518986860,https://github.com/fatmaVural/workspace.git,2022-07-28 20:32:58+00:00,Basic projects about Quartus-Verilog,fatmaVural/workspace,Verilog,workspace,13023,1,2022-08-22 17:43:29+00:00,0
15876,520249897,https://github.com/ribeirowski/IF675_SistemasDigitais.git,2022-08-01 20:14:19+00:00,Repositório dedicado ao Projeto da Disciplina de Sistemas Digitais (IF675),ribeirowski/IF675_SistemasDigitais,Verilog,IF675_SistemasDigitais,29163,1,2022-12-16 04:23:38+00:00,1
15877,517671514,https://github.com/dhairyagada/Terasic_DE10_Project.git,2022-07-25 13:14:24+00:00,A repository for working on my Master Thesis,dhairyagada/Terasic_DE10_Project,Verilog,Terasic_DE10_Project,24,1,2023-03-04 11:08:19+00:00,0
15878,519133778,https://github.com/lulu0521/ysyx_3.git,2022-07-29 08:09:29+00:00,,lulu0521/ysyx_3,Verilog,ysyx_3,4038,1,2023-05-15 08:26:35+00:00,0
15879,521041700,https://github.com/amamdouhmahfouz/softmax-verilog.git,2022-08-03 21:47:50+00:00,[2020] softmax activation function written in verilog,amamdouhmahfouz/softmax-verilog,Verilog,softmax-verilog,1231,1,2024-03-07 11:08:41+00:00,0
15880,515950172,https://github.com/vyomasystems-lab/challenges-Thalp.git,2022-07-20 11:15:55+00:00,challenges-Thalp created by GitHub Classroom,vyomasystems-lab/challenges-Thalp,Verilog,challenges-Thalp,1436,1,2023-05-26 12:44:05+00:00,0
15881,517220930,https://github.com/lunarmobiscuit/verilog-65C2424-fsm.git,2022-07-24 03:53:58+00:00,,lunarmobiscuit/verilog-65C2424-fsm,Verilog,verilog-65C2424-fsm,63,1,2022-07-24 06:37:29+00:00,1
15882,515874614,https://github.com/vyomasystems-lab/challenges-pramitpal.git,2022-07-20 07:16:00+00:00,challenges-pramitpal created by GitHub Classroom,vyomasystems-lab/challenges-pramitpal,Verilog,challenges-pramitpal,261,1,2023-01-01 02:14:46+00:00,0
15883,519693742,https://github.com/Abhsonu143/VLSI-LAB-CODE-IMPLEMENTATIONS.git,2022-07-31 06:04:40+00:00,I have implemented different digital electronics circuit in verilog using VIVADO.,Abhsonu143/VLSI-LAB-CODE-IMPLEMENTATIONS,Verilog,VLSI-LAB-CODE-IMPLEMENTATIONS,9,1,2023-11-21 08:58:36+00:00,0
15884,516253468,https://github.com/Ason4901/Image-processing-using-verilog.git,2022-07-21 06:34:29+00:00,"Processed an image using Verilog from reading an input bitmap image (.bmp) in Verilog, processing and writing the processed result to an output bitmap image in Verilog.",Ason4901/Image-processing-using-verilog,Verilog,Image-processing-using-verilog,6,1,2024-06-22 15:54:16+00:00,1
15885,515851157,https://github.com/binoy01/Implementation-of-64x8-memory-array.git,2022-07-20 05:52:41+00:00,,binoy01/Implementation-of-64x8-memory-array,Verilog,Implementation-of-64x8-memory-array,57426,1,2024-01-27 15:58:29+00:00,0
15886,519786394,https://github.com/TEFSOM/PWMonFPGA.git,2022-07-31 13:38:57+00:00,Verilog HDL code for a triangle wave type PWM module with symmetrical dead time.,TEFSOM/PWMonFPGA,Verilog,PWMonFPGA,33,1,2024-03-09 01:16:39+00:00,0
15887,517329878,https://github.com/TX-Leo/THUEE-Verilog.git,2022-07-24 13:21:23+00:00,THUEE《数字逻辑与处理器基础实验》-五次小作业,TX-Leo/THUEE-Verilog,Verilog,THUEE-Verilog,55026,1,2024-02-20 12:11:50+00:00,0
15888,518303877,https://github.com/yashkthr/LIFO.git,2022-07-27 04:06:06+00:00,Last-in-First-out Buffer,yashkthr/LIFO,Verilog,LIFO,8274,1,2024-10-22 17:25:26+00:00,0
15889,520811519,https://github.com/RndMnkIII/Arcade-IkariWarriors_MiSTer.git,2022-08-03 09:12:10+00:00,,RndMnkIII/Arcade-IkariWarriors_MiSTer,Verilog,Arcade-IkariWarriors_MiSTer,103516,1,2022-11-17 22:20:23+00:00,0
15890,517260791,https://github.com/HamzaHayatAbbasi/AHB_LITE_SLAVE_TESTBENCH.git,2022-07-24 07:52:35+00:00,This project includes AHB_LITE_SLAVE layered Testbench ,HamzaHayatAbbasi/AHB_LITE_SLAVE_TESTBENCH,Verilog,AHB_LITE_SLAVE_TESTBENCH,13,1,2023-07-10 02:20:31+00:00,0
15891,518204414,https://github.com/govind04/16-bit-Wallace-Multiplier.git,2022-07-26 20:14:58+00:00,16 bit Wallace Multiplier using Brent Kung Adder,govind04/16-bit-Wallace-Multiplier,Verilog,16-bit-Wallace-Multiplier,2,1,2023-10-24 14:23:10+00:00,0
15892,515959102,https://github.com/vyomasystems-lab/challenges-abhirup-kabiraj.git,2022-07-20 11:45:15+00:00,challenges-abhirup-kabiraj created by GitHub Classroom,vyomasystems-lab/challenges-abhirup-kabiraj,Verilog,challenges-abhirup-kabiraj,27,1,2022-08-22 15:59:23+00:00,0
15893,515752637,https://github.com/evanso931/Pong-Verilog.git,2022-07-19 21:57:36+00:00,FPGA Verilog project of the arcade game Pong for the DE1-SoC board,evanso931/Pong-Verilog,Verilog,Pong-Verilog,83,1,2024-09-09 18:33:29+00:00,1
15894,516065114,https://github.com/VELIDIPRADEEPKUMAR/SPIKING-NEURAL-NETWORK.git,2022-07-20 16:56:45+00:00,"This is a spiking neural network designed in verilog, This netwoek used izhekevich neuron as as neuron model and aer controller for communication, and BCM block for learning.",VELIDIPRADEEPKUMAR/SPIKING-NEURAL-NETWORK,Verilog,SPIKING-NEURAL-NETWORK,624,1,2024-05-17 15:12:08+00:00,2
15895,519837059,https://github.com/archandesai/iiitb_wm.git,2022-07-31 17:04:02+00:00,ASIC design of automatic washing machine,archandesai/iiitb_wm,Verilog,iiitb_wm,2340,1,2024-10-25 01:35:49+00:00,1
15896,519879076,https://github.com/hassanelsman/-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git,2022-07-31 20:20:42+00:00,It is responsible of receiving commands through UART receiver to do different system  functions as register file reading/writing or doing some processing using ALU block and send result as  well as CRC bits of result using 4 bytes frame through UART transmitter communication protocol,hassanelsman/-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,Verilog,-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,28,1,2022-08-01 02:57:00+00:00,0
15897,516359259,https://github.com/yashgupta26/AMBA_APB_Protocol.git,2022-07-21 12:19:15+00:00,,yashgupta26/AMBA_APB_Protocol,Verilog,AMBA_APB_Protocol,179,1,2023-03-06 14:24:32+00:00,1
15898,516388347,https://github.com/vyomasystems-lab/challenges-rpjayaraman.git,2022-07-21 13:43:59+00:00,challenges-rpjayaraman created by GitHub Classroom,vyomasystems-lab/challenges-rpjayaraman,Verilog,challenges-rpjayaraman,117,1,2022-09-19 11:50:12+00:00,1
15899,516453214,https://github.com/NabilYasser/CDC-tools-box.git,2022-07-21 16:53:41+00:00,,NabilYasser/CDC-tools-box,Verilog,CDC-tools-box,4,1,2022-08-20 11:57:15+00:00,0
15900,515616875,https://github.com/aniketrarya/Vending-Machine.git,2022-07-19 14:22:57+00:00,Implementation of Verilog and Finite state Machine,aniketrarya/Vending-Machine,Verilog,Vending-Machine,5,1,2022-11-02 07:43:39+00:00,0
15901,518306084,https://github.com/Pankaj1811/iiitb_bidicntr.git,2022-07-27 04:16:44+00:00,Bidirectional Counter,Pankaj1811/iiitb_bidicntr,Verilog,iiitb_bidicntr,4353,1,2023-10-13 03:15:08+00:00,0
15902,518673260,https://github.com/Nidhinchandran47/nielit.git,2022-07-28 02:24:57+00:00,miniproject done at nielit calicut while a workshop on fpga architecture,Nidhinchandran47/nielit,Verilog,nielit,21,1,2023-03-25 16:26:14+00:00,0
15903,517583059,https://github.com/T-Shreyas/Verilog-Combinational-Designs.git,2022-07-25 08:36:44+00:00,1) N bit Adder  2) N bit Comparator  3) N bit Decoder  4) Priority encoder 4to2  5) 4to16 Binary Decoder,T-Shreyas/Verilog-Combinational-Designs,Verilog,Verilog-Combinational-Designs,6,1,2022-09-09 02:20:54+00:00,0
15904,518304021,https://github.com/SiddhantNayak5/iiitb_vm.git,2022-07-27 04:06:51+00:00,,SiddhantNayak5/iiitb_vm,Verilog,iiitb_vm,2502,1,2023-01-29 17:55:43+00:00,1
15905,521311061,https://github.com/patelshubham26/ring-counter.git,2022-08-04 15:04:07+00:00,,patelshubham26/ring-counter,Verilog,ring-counter,184,1,2022-08-05 09:23:56+00:00,0
15906,521296282,https://github.com/saifrahmania/CircuitSimulation.git,2022-08-04 14:21:26+00:00,"Problem statement: We will have to design a BCD to Express-3 code generator. Where it will have 4 bit input (a,b,c and d) and 4 bit output (w,x,y and z). The access-3 code generator will take 4bit input by its 4 input pins and the output pin will give the output in binary value. As it is a BCD access-3 code generator, it will take input between 0 and 9; for input 0(0000),1(0001),2(0010) output will be 3(0011),4(0100),5(0101) respectively.",saifrahmania/CircuitSimulation,Verilog,CircuitSimulation,541,1,2023-07-24 01:44:13+00:00,0
15907,521695319,https://github.com/prajwal0718/Asynchronous-FIFO.git,2022-08-05 15:50:23+00:00,,prajwal0718/Asynchronous-FIFO,Verilog,Asynchronous-FIFO,5,1,2024-07-07 06:51:28+00:00,0
15908,516642951,https://github.com/totiecaceres/UART.git,2022-07-22 06:51:43+00:00,,totiecaceres/UART,Verilog,UART,1232,1,2022-08-25 10:09:51+00:00,0
15909,517458071,https://github.com/richardyilin/High_Throughput_Component_Labeling_Engine.git,2022-07-24 23:16:58+00:00,,richardyilin/High_Throughput_Component_Labeling_Engine,Verilog,High_Throughput_Component_Labeling_Engine,1376,1,2022-12-03 07:42:08+00:00,0
15910,515630654,https://github.com/vn218/cordic_sqrt.git,2022-07-19 14:59:27+00:00,,vn218/cordic_sqrt,Verilog,cordic_sqrt,11,1,2023-11-27 08:48:41+00:00,0
15911,517099105,https://github.com/melindakhosasih/NTHU-LDL-2021.git,2022-07-23 15:48:24+00:00,,melindakhosasih/NTHU-LDL-2021,Verilog,NTHU-LDL-2021,42274,1,2022-10-19 15:54:31+00:00,0
15912,515868972,https://github.com/vyomasystems-lab/challenges-Ikarthikmb.git,2022-07-20 06:56:49+00:00,challenges-Ikarthikmb created by GitHub Classroom,vyomasystems-lab/challenges-Ikarthikmb,Verilog,challenges-Ikarthikmb,2396,1,2023-07-15 08:20:44+00:00,1
15913,516800983,https://github.com/vyomasystems-lab/challenges-Jayanth-sharma.git,2022-07-22 15:31:22+00:00,challenges-Jayanth-sharma created by GitHub Classroom,vyomasystems-lab/challenges-Jayanth-sharma,Verilog,challenges-Jayanth-sharma,455,1,2022-08-22 16:00:40+00:00,0
15914,520778112,https://github.com/krzyslov/projekt_uec2.git,2022-08-03 07:21:05+00:00,,krzyslov/projekt_uec2,Verilog,projekt_uec2,59465,1,2023-06-15 14:32:45+00:00,1
15915,515222338,https://github.com/Magvel-7892/Design-of-AMBA-AHB-to-APB-bridge.git,2022-07-18 14:38:54+00:00,,Magvel-7892/Design-of-AMBA-AHB-to-APB-bridge,Verilog,Design-of-AMBA-AHB-to-APB-bridge,4,1,2023-05-24 14:56:12+00:00,0
15916,521602962,https://github.com/Ayyappa1911/Systolic-Array-Implementation-for-3x3-Matrix-Multiplication.git,2022-08-05 10:53:34+00:00,,Ayyappa1911/Systolic-Array-Implementation-for-3x3-Matrix-Multiplication,Verilog,Systolic-Array-Implementation-for-3x3-Matrix-Multiplication,830,1,2024-02-08 15:51:27+00:00,0
15917,521019809,https://github.com/omohey/RISC-V-Processor.git,2022-08-03 20:17:21+00:00,Verilog RISC-V processor on Nexys 100T board,omohey/RISC-V-Processor,Verilog,RISC-V-Processor,11,1,2024-03-06 07:43:21+00:00,0
15918,520596147,https://github.com/prajwal0718/Synchronous-FIFO.git,2022-08-02 17:48:02+00:00,Verilog and systemverilog projects,prajwal0718/Synchronous-FIFO,Verilog,Synchronous-FIFO,18,1,2022-08-05 11:38:20+00:00,0
15919,520076212,https://github.com/xobs/test-chip-digital.git,2022-08-01 11:08:48+00:00,Test chip using a digital device,xobs/test-chip-digital,Verilog,test-chip-digital,2229,1,2022-08-01 21:34:17+00:00,0
15920,515201767,https://github.com/sps108/Verilog-Projects.git,2022-07-18 13:44:02+00:00,"Digital system and circuits design using HDL (Hardware Description Language) such as Verilog , VHDL , System-Verilog.",sps108/Verilog-Projects,Verilog,Verilog-Projects,339,1,2022-07-18 20:15:17+00:00,0
15921,519524206,https://github.com/Daniel20010822/IC-Contest-Cell-Based.git,2022-07-30 13:29:57+00:00,,Daniel20010822/IC-Contest-Cell-Based,Verilog,IC-Contest-Cell-Based,3327,1,2024-01-10 12:49:18+00:00,0
15922,521196913,https://github.com/ofirm57/Step_Motor-Controller-.git,2022-08-04 09:06:12+00:00,"Step Motor Controller ,Verilog code ,Implementation on FPGA card --> https://www.youtube.com/watch?v=PZxoFN5Q81s",ofirm57/Step_Motor-Controller-,Verilog,Step_Motor-Controller-,2684,1,2024-09-24 11:35:51+00:00,0
15923,519219656,https://github.com/alyaamoh/Low-Power-Configurable-Multi-Clock-Digital-System.git,2022-07-29 13:10:53+00:00,It is in charge of receiving commands through a UART RX to do system functions as register file R/W or doing some processing using ALU block and send result with CRC bits using 4-Bytes frame with UART TX.,alyaamoh/Low-Power-Configurable-Multi-Clock-Digital-System,Verilog,Low-Power-Configurable-Multi-Clock-Digital-System,1152,1,2022-09-16 19:00:03+00:00,0
15924,519536489,https://github.com/sudhua/HDLBits.git,2022-07-30 14:21:47+00:00,,sudhua/HDLBits,Verilog,HDLBits,19,1,2022-07-30 14:38:24+00:00,0
15925,518988494,https://github.com/vyomasystems-lab/challenges-arpit306.git,2022-07-28 20:40:04+00:00,challenges-arpit306 created by GitHub Classroom,vyomasystems-lab/challenges-arpit306,Verilog,challenges-arpit306,383,1,2022-09-13 13:09:35+00:00,0
15926,515858735,https://github.com/vyomasystems-lab/challenges-krsheshu.git,2022-07-20 06:20:49+00:00,challenges-krsheshu created by GitHub Classroom,vyomasystems-lab/challenges-krsheshu,Verilog,challenges-krsheshu,1862,1,2022-09-03 13:00:53+00:00,0
15927,515641908,https://github.com/patelshubham26/UniversalShiftRegister.git,2022-07-19 15:29:41+00:00,,patelshubham26/UniversalShiftRegister,Verilog,UniversalShiftRegister,31,1,2022-08-05 09:23:57+00:00,0
15928,518304758,https://github.com/ishan-desai64/iiitb_apb.git,2022-07-27 04:10:07+00:00,ASIC Design Flow of Advance Peripheral Bus(APB),ishan-desai64/iiitb_apb,Verilog,iiitb_apb,2349,1,2023-01-29 18:01:08+00:00,0
15929,517852981,https://github.com/evansm7/ArcDVI-hw.git,2022-07-25 23:46:33+00:00,Verilog design for ArcDVI FPGA,evansm7/ArcDVI-hw,Verilog,ArcDVI-hw,90,1,2022-07-28 20:37:42+00:00,0
15930,519270838,https://github.com/MiskaMoska/simMTR.git,2022-07-29 15:54:19+00:00,"Simulation code for the paper ""Fast turn restriction algorithm to build deadlock-free modular chiplet integration systems""  in ICCS 2022",MiskaMoska/simMTR,Verilog,simMTR,193,1,2024-08-07 11:13:22+00:00,0
15931,517329280,https://github.com/TX-Leo/THUEE-Processor.git,2022-07-24 13:18:23+00:00,THUEE《数字逻辑与处理器基础》-处理器大作业,TX-Leo/THUEE-Processor,Verilog,THUEE-Processor,19404,1,2024-02-20 12:12:00+00:00,0
15932,515125560,https://github.com/LancelotLake/m_rsic_v.git,2022-07-18 09:53:37+00:00,a simple rsic v for practice,LancelotLake/m_rsic_v,Verilog,m_rsic_v,313,1,2023-09-18 12:04:57+00:00,0
15933,519522625,https://github.com/nitinshrinivas/Y86-64-Processor.git,2022-07-30 13:23:25+00:00,Design the Intel Y86-64 Processor using Verilog,nitinshrinivas/Y86-64-Processor,Verilog,Y86-64-Processor,1653,1,2022-07-31 15:49:40+00:00,0
15934,521734246,https://github.com/NazTechs/PCI-FPGA.git,2022-08-05 18:07:42+00:00,PCI FPGA SYSTEM #verilog,NazTechs/PCI-FPGA,Verilog,PCI-FPGA,41,1,2023-05-17 05:00:45+00:00,0
15935,519284679,https://github.com/daveisyofav/UART-in-Verilog.git,2022-07-29 16:43:44+00:00,2022 - Verilog - Implementation of UART rx/tx between FPGA and computer via USB,daveisyofav/UART-in-Verilog,Verilog,UART-in-Verilog,5,1,2024-10-01 17:57:10+00:00,0
15936,517530143,https://github.com/vyomasystems-lab/challenges-vghanshyam.git,2022-07-25 05:30:45+00:00,challenges-vghanshyam created by GitHub Classroom,vyomasystems-lab/challenges-vghanshyam,Verilog,challenges-vghanshyam,37,1,2023-02-18 09:01:34+00:00,0
15937,515062150,https://github.com/DigitalDesignSchool/2022-bishkek.git,2022-07-18 06:32:34+00:00,"Files for the seminar in Bishkek, Kyrgyzstan",DigitalDesignSchool/2022-bishkek,Verilog,2022-bishkek,21819,1,2023-04-16 07:36:53+00:00,1
15938,516340077,https://github.com/Johnmc104/open_usb1.1_device.git,2022-07-21 11:17:42+00:00,"from opencore, Including the controller and phy",Johnmc104/open_usb1.1_device,Verilog,open_usb1.1_device,59,1,2024-09-20 08:11:43+00:00,0
15939,517784159,https://github.com/ahmedsaad562000/AES.git,2022-07-25 18:49:57+00:00,Advanced Encryption Standard System written used verilog and tested on DE1-SOC (FPGA),ahmedsaad562000/AES,Verilog,AES,33,1,2023-03-06 08:31:48+00:00,0
15940,517390189,https://github.com/kiryk/merac.git,2022-07-24 17:22:30+00:00,"Massive Register Abuse, and Computer",kiryk/merac,Verilog,merac,9,1,2022-07-25 00:56:31+00:00,0
15941,518894426,https://github.com/NabilYasser/UART_RX.git,2022-07-28 15:12:16+00:00,,NabilYasser/UART_RX,Verilog,UART_RX,699,1,2022-08-20 11:57:13+00:00,0
15942,518792791,https://github.com/yangtiming/Digital-circuit-and-system-experiment.git,2022-07-28 10:02:18+00:00,Digital circuit and system experiment,yangtiming/Digital-circuit-and-system-experiment,Verilog,Digital-circuit-and-system-experiment,41328,1,2022-07-28 16:09:44+00:00,0
15943,519712014,https://github.com/RahulV-24/Communication_Protocols.git,2022-07-31 07:49:18+00:00,Design Communication Protocols using Verilog HDL,RahulV-24/Communication_Protocols,Verilog,Communication_Protocols,143,1,2023-09-05 12:16:05+00:00,0
15944,518304992,https://github.com/Gogireddyravikiran/iiitb_sd_fsm.git,2022-07-27 04:11:05+00:00,,Gogireddyravikiran/iiitb_sd_fsm,Verilog,iiitb_sd_fsm,2594,1,2022-09-23 08:58:43+00:00,2
15945,520474662,https://github.com/demonmon/ic.git,2022-08-02 11:42:56+00:00,,demonmon/ic,Verilog,ic,9859,1,2024-10-25 02:40:33+00:00,0
15946,518304282,https://github.com/Bandaanusha/iiitb_rtc.git,2022-07-27 04:08:07+00:00,,Bandaanusha/iiitb_rtc,Verilog,iiitb_rtc,12582,1,2022-08-02 08:25:51+00:00,0
15947,516957756,https://github.com/K4L4SHN1K0V25/Verilog---Fase-3.git,2022-07-23 04:32:35+00:00,Procesador Mips hecho en Verilog,K4L4SHN1K0V25/Verilog---Fase-3,Verilog,Verilog---Fase-3,43,1,2022-07-23 05:50:21+00:00,0
15948,518691877,https://github.com/zhudisheng/Study-Verilog-step-by-step.git,2022-07-28 03:50:55+00:00,,zhudisheng/Study-Verilog-step-by-step,Verilog,Study-Verilog-step-by-step,1330,1,2022-08-26 11:20:47+00:00,0
15949,516178620,https://github.com/vyomasystems-lab/challenges-PavanDheeraj.git,2022-07-21 00:56:09+00:00,challenges-PavanDheeraj created by GitHub Classroom,vyomasystems-lab/challenges-PavanDheeraj,Verilog,challenges-PavanDheeraj,101,1,2022-08-23 09:17:11+00:00,0
15950,517071328,https://github.com/ibrahim0moakkit/single-cycle-mips-cpu.git,2022-07-23 13:54:47+00:00,32-bit single cycle mips processor,ibrahim0moakkit/single-cycle-mips-cpu,Verilog,single-cycle-mips-cpu,57,1,2023-02-19 17:29:47+00:00,0
15951,516181732,https://github.com/ExplodingONC/IT8951_E-ink_display.git,2022-07-21 01:13:09+00:00,Simple test of an E-ink display driven by IT8951,ExplodingONC/IT8951_E-ink_display,Verilog,IT8951_E-ink_display,195,1,2023-11-22 09:11:57+00:00,0
15952,517249659,https://github.com/ANAVINDK/Verilog-SPI-Controller.git,2022-07-24 06:52:58+00:00, This project aims to implement SPI master and slave modules and data transmission between them using Verilog. SPI master module is designed as a Finite state machine (FSM). The slave module is a simple shift register.,ANAVINDK/Verilog-SPI-Controller,Verilog,Verilog-SPI-Controller,5,1,2024-03-12 19:23:58+00:00,0
15953,520131741,https://github.com/alimorgaan/UART.git,2022-08-01 13:56:40+00:00,UART Transmitter & Receiver Using Verilog,alimorgaan/UART,Verilog,UART,647,1,2024-03-15 11:24:32+00:00,1
15954,517172472,https://github.com/emreissever/caravel_chip.git,2022-07-23 21:57:43+00:00,,emreissever/caravel_chip,Verilog,caravel_chip,51889,1,2024-08-21 11:20:46+00:00,0
15955,517705285,https://github.com/Hagiwara-shc/marmot_asic_v2.git,2022-07-25 14:46:18+00:00,,Hagiwara-shc/marmot_asic_v2,Verilog,marmot_asic_v2,1669073,1,2024-10-04 10:31:42+00:00,0
15956,518006745,https://github.com/bbttko/PicoRV-TangNano9K.git,2022-07-26 10:01:36+00:00,PicoRV on Gowin TangNano9K,bbttko/PicoRV-TangNano9K,Verilog,PicoRV-TangNano9K,81,1,2024-10-24 02:59:24+00:00,0
15957,518515229,https://github.com/vyomasystems-lab/challenges-gaeyasrisatyavinnakota.git,2022-07-27 15:32:25+00:00,challenges-gaeyasrisatyavinnakota created by GitHub Classroom,vyomasystems-lab/challenges-gaeyasrisatyavinnakota,Verilog,challenges-gaeyasrisatyavinnakota,33,1,2022-08-22 16:01:28+00:00,0
15958,518305321,https://github.com/adityasingh6256/iiitb_sipo.git,2022-07-27 04:12:39+00:00,serial in parallel out shift register,adityasingh6256/iiitb_sipo,Verilog,iiitb_sipo,14999,1,2023-07-31 15:55:01+00:00,1
15959,516755001,https://github.com/KKjimmie/HITsz-CPU.git,2022-07-22 13:10:15+00:00,HITsz 2022夏季学期计算机设计与实践课程实验,KKjimmie/HITsz-CPU,Verilog,HITsz-CPU,7257,1,2023-07-05 09:01:53+00:00,0
15960,515918603,https://github.com/namoralo/SNAKE.git,2022-07-20 09:34:23+00:00,,namoralo/SNAKE,Verilog,SNAKE,211,1,2023-06-15 14:32:53+00:00,0
15961,516651328,https://github.com/Dany2002-hub/16-bit_RISC_Processor.git,2022-07-22 07:21:23+00:00,,Dany2002-hub/16-bit_RISC_Processor,Verilog,16-bit_RISC_Processor,43,1,2022-10-26 06:40:48+00:00,0
15962,516830490,https://github.com/jogeshsingh/Scoreboard_controller-00-to-99-UP-DOWN-COUNTER-ON-FPGA.git,2022-07-22 17:13:11+00:00,This Project revolves around the functionality of typical SCOREBOARD_Controller which counts UP and DOWN (anywhere between 00 TO 99) ,jogeshsingh/Scoreboard_controller-00-to-99-UP-DOWN-COUNTER-ON-FPGA,Verilog,Scoreboard_controller-00-to-99-UP-DOWN-COUNTER-ON-FPGA,17,1,2023-09-29 06:57:09+00:00,0
15963,516361267,https://github.com/mohamedtarek54/design-of-32-bit-MIPS-processor.git,2022-07-21 12:25:32+00:00,digital design of 5-stage pipelined 32-bit MIPS microprocessor in Verilog,mohamedtarek54/design-of-32-bit-MIPS-processor,Verilog,design-of-32-bit-MIPS-processor,5,1,2023-10-11 09:11:47+00:00,0
15964,519417841,https://github.com/vyomasystems-lab/challenges-Anvay-7.git,2022-07-30 04:29:00+00:00,challenges-Anvay-7 created by GitHub Classroom,vyomasystems-lab/challenges-Anvay-7,Verilog,challenges-Anvay-7,327,1,2023-06-16 00:05:28+00:00,0
15965,526285135,https://github.com/agg23/openfpga-pong.git,2022-08-18 16:15:17+00:00,"FPGA Pong implementation, specifically for the Analogue Pocket",agg23/openfpga-pong,Verilog,openfpga-pong,20461,67,2024-10-16 16:21:40+00:00,2
15966,528580452,https://github.com/agg23/openfpga-arduboy.git,2022-08-24 20:16:26+00:00,Arduboy for Analogue Pocket,agg23/openfpga-arduboy,Verilog,openfpga-arduboy,11168,57,2024-08-18 03:12:01+00:00,2
15967,527121942,https://github.com/zf3/psram-tang-nano-9k.git,2022-08-21 06:12:41+00:00,An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA,zf3/psram-tang-nano-9k,Verilog,psram-tang-nano-9k,22,57,2024-09-16 17:55:25+00:00,7
15968,523333430,https://github.com/hizbi-github/AXI4_Master_Interconnect_Slave.git,2022-08-10 12:24:13+00:00,"A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple masters arbitration.  Simulation waveforms are also included.",hizbi-github/AXI4_Master_Interconnect_Slave,Verilog,AXI4_Master_Interconnect_Slave,2475,29,2024-09-23 10:43:50+00:00,4
15969,522114269,https://github.com/RClabiisc/I2SRV32-V-v1.git,2022-08-07 04:20:31+00:00,"Reconfigurable Computing Lab, DESE, Indian Institiute of Science",RClabiisc/I2SRV32-V-v1,Verilog,I2SRV32-V-v1,107265,22,2024-09-04 11:44:31+00:00,3
15970,527705223,https://github.com/jbilander/ReAgnus-MegAChip.git,2022-08-22 19:29:49+00:00,"A ReAgnus MegaAChip PCB that takes a Gowin FPGA with embedded PSRAM, a PLCC-84 plug and FET level shifters.",jbilander/ReAgnus-MegAChip,Verilog,ReAgnus-MegAChip,34289,21,2024-10-14 15:05:28+00:00,0
15971,526221054,https://github.com/harshbhosale01/image-processing-fpga.git,2022-08-18 13:22:03+00:00,Image processing on FPGA using verilog,harshbhosale01/image-processing-fpga,Verilog,image-processing-fpga,4681,20,2024-08-30 09:56:55+00:00,1
15972,528172298,https://github.com/EECS150/fpga_labs_fa22.git,2022-08-23 21:45:09+00:00,,EECS150/fpga_labs_fa22,Verilog,fpga_labs_fa22,5289,17,2024-07-01 07:48:39+00:00,29
15973,528509847,https://github.com/sfmth/ibnalhaytham.git,2022-08-24 16:40:18+00:00,32-bit RISC-V based processor with memory controler,sfmth/ibnalhaytham,Verilog,ibnalhaytham,1869,15,2023-06-02 03:33:52+00:00,1
15974,525359537,https://github.com/sufiiyan/verilog.git,2022-08-16 11:58:05+00:00,This repository contains codes for Verilog.,sufiiyan/verilog,Verilog,verilog,1564,14,2024-09-03 08:33:39+00:00,2
15975,523146793,https://github.com/BrianHGinc/Verilog-Floating-Point-Clock-Divider.git,2022-08-10 00:19:14+00:00,Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter using fractional floating point division.,BrianHGinc/Verilog-Floating-Point-Clock-Divider,Verilog,Verilog-Floating-Point-Clock-Divider,280,14,2024-10-22 02:25:15+00:00,1
15976,523544594,https://github.com/wbbbbbb123/UVM-based-AHB-bus-SRAM-controller-design-verification-platform-design.git,2022-08-11 01:10:55+00:00,,wbbbbbb123/UVM-based-AHB-bus-SRAM-controller-design-verification-platform-design,Verilog,UVM-based-AHB-bus-SRAM-controller-design-verification-platform-design,1352,14,2024-09-21 13:35:12+00:00,2
15977,525152535,https://github.com/fredrequin/verilator_gowin.git,2022-08-15 22:07:05+00:00,Re-coded Gowin GW1N primitives for Verilator use,fredrequin/verilator_gowin,Verilog,verilator_gowin,32,13,2024-09-13 11:58:25+00:00,0
15978,522245283,https://github.com/rstar900/Dual-Core-RISC-V-Processor.git,2022-08-07 15:07:58+00:00,A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.,rstar900/Dual-Core-RISC-V-Processor,Verilog,Dual-Core-RISC-V-Processor,24833,12,2024-08-17 22:21:25+00:00,3
15979,522149450,https://github.com/zf3/some-tang-nano-9k-examples.git,2022-08-07 07:49:40+00:00,Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.,zf3/some-tang-nano-9k-examples,Verilog,some-tang-nano-9k-examples,332,12,2024-10-15 18:59:53+00:00,0
15980,525423410,https://github.com/atrac17/Toaplan2.git,2022-08-16 14:48:05+00:00,Toaplan V2 system for MiSTerFPGA,atrac17/Toaplan2,Verilog,Toaplan2,68837,11,2024-06-25 14:04:58+00:00,8
15981,528006561,https://github.com/open-fpga/core-example-interact.git,2022-08-23 13:36:12+00:00,,open-fpga/core-example-interact,Verilog,core-example-interact,535,10,2024-08-11 08:02:06+00:00,4
15982,524707443,https://github.com/va7deo/PrehistoricIsle.git,2022-08-14 15:22:14+00:00,SNK Prehistoric Isle (MiSTerFPGA),va7deo/PrehistoricIsle,Verilog,PrehistoricIsle,198010,10,2024-04-05 23:38:59+00:00,3
15983,525004499,https://github.com/ML-CAD/AppGNN.git,2022-08-15 13:47:58+00:00,Approximation-Aware Functional Reverse Engineering using Graph Neural Networks,ML-CAD/AppGNN,Verilog,AppGNN,2545,9,2023-10-24 14:12:37+00:00,1
15984,526321901,https://github.com/canbozaci/Cache.git,2022-08-18 18:05:27+00:00,"L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC",canbozaci/Cache,Verilog,Cache,120,9,2024-08-06 06:49:32+00:00,5
15985,526922129,https://github.com/Devipriya1921/Physical_Design_Using_OpenLANE_Sky130.git,2022-08-20 12:36:02+00:00,,Devipriya1921/Physical_Design_Using_OpenLANE_Sky130,Verilog,Physical_Design_Using_OpenLANE_Sky130,238,7,2024-07-13 18:03:53+00:00,4
15986,527188126,https://github.com/machdyne/brot.git,2022-08-21 11:36:18+00:00,Brot FPGA Board,machdyne/brot,Verilog,brot,434,6,2024-05-11 19:46:57+00:00,0
15987,527199113,https://github.com/Ye-Jinhong/BoothMultiplier.git,2022-08-21 12:24:36+00:00,,Ye-Jinhong/BoothMultiplier,Verilog,BoothMultiplier,1781,6,2024-06-12 06:25:17+00:00,1
15988,527249789,https://github.com/ZSTIH/2022_NSCSCC_MoYuSpecialists.git,2022-08-21 15:40:02+00:00,"2022年第六届“龙芯杯”全国大学生计算机系统能力培养大赛哈尔滨工业大学（深圳）摸鱼专业户队参赛作品，获全国总决赛三等奖 | contest entry of the HITSZ team ""MoYuSpecialists"" in the 6th NSCSCC, which was awarded the 3rd prize in the national final, 2022.",ZSTIH/2022_NSCSCC_MoYuSpecialists,Verilog,2022_NSCSCC_MoYuSpecialists,2408,6,2024-09-24 14:22:26+00:00,0
15989,527788579,https://github.com/wuxuezhi/qspi.git,2022-08-23 01:24:41+00:00,,wuxuezhi/qspi,Verilog,qspi,109,5,2024-09-21 15:17:04+00:00,0
15990,521548174,https://github.com/McLucifer2646/iiitb_sd.git,2022-08-05 07:39:59+00:00,,McLucifer2646/iiitb_sd,Verilog,iiitb_sd,28425,4,2023-10-15 08:34:17+00:00,0
15991,528352213,https://github.com/rohan-v8rma/Verilog-Vectors.git,2022-08-24 09:25:24+00:00,,rohan-v8rma/Verilog-Vectors,Verilog,Verilog-Vectors,146,4,2023-09-10 07:58:45+00:00,1
15992,526942131,https://github.com/FelipeMoraes03/Projeto-InfraHard.git,2022-08-20 13:58:23+00:00,Projeto para cadeira de Infraestrutura de Hardware - 2022.1,FelipeMoraes03/Projeto-InfraHard,Verilog,Projeto-InfraHard,582,4,2023-05-15 18:11:49+00:00,4
15993,527344086,https://github.com/evansm7/MR-hw.git,2022-08-21 22:46:54+00:00,A for-fun 32-bit PowerPC-like Linux-capable RISC CPU for FPGA entertainment purposes,evansm7/MR-hw,Verilog,MR-hw,230,4,2023-01-02 02:46:44+00:00,1
15994,527193964,https://github.com/teekamkhandelwal/Jtag_verliog_rtl.git,2022-08-21 12:01:49+00:00, jtag tap_controller_fsm Verilog code,teekamkhandelwal/Jtag_verliog_rtl,Verilog,Jtag_verliog_rtl,16,4,2024-10-24 01:33:17+00:00,1
15995,528004697,https://github.com/open-fpga/core-example-basicassets.git,2022-08-23 13:31:21+00:00,,open-fpga/core-example-basicassets,Verilog,core-example-basicassets,3213,4,2024-08-11 08:01:24+00:00,0
15996,525825809,https://github.com/Till-Later/bwa-hbm.git,2022-08-17 14:20:53+00:00,Adaptation of the BWA MEM read mapper leveraging HBM on FPGAs to accelerate the SMEM algorithm,Till-Later/bwa-hbm,Verilog,bwa-hbm,24170,4,2024-04-11 01:02:09+00:00,2
15997,522816232,https://github.com/yuex1994/ICCAD22_composition.git,2022-08-09 05:35:59+00:00,,yuex1994/ICCAD22_composition,Verilog,ICCAD22_composition,4547,4,2023-10-27 09:50:48+00:00,0
15998,524455192,https://github.com/omerk/tinytapeout-verilog-test.git,2022-08-13 16:46:32+00:00,,omerk/tinytapeout-verilog-test,Verilog,tinytapeout-verilog-test,15,4,2023-03-18 03:54:56+00:00,32
15999,522958066,https://github.com/SaurabhKumar1611/Electronic-Voting-Machine.git,2022-08-09 13:18:38+00:00,Implementation of Electronic Voting Machine on FPGA board as part of Digital Design Project,SaurabhKumar1611/Electronic-Voting-Machine,Verilog,Electronic-Voting-Machine,6,3,2022-11-02 13:56:44+00:00,0
16000,526929071,https://github.com/sfmth/wrapped_ibnalhaytham.git,2022-08-20 13:05:49+00:00,RISC-V based 32-bit pipelined processor + memory controler,sfmth/wrapped_ibnalhaytham,Verilog,wrapped_ibnalhaytham,47620,3,2022-10-25 17:06:00+00:00,1
16001,525812725,https://github.com/Edwardjojo/JTAG_driver.git,2022-08-17 13:49:26+00:00,A verilog driver module that meet the JTAG standard,Edwardjojo/JTAG_driver,Verilog,JTAG_driver,5,3,2024-01-12 01:16:16+00:00,0
16002,523049913,https://github.com/devchadha-jmi/HDL-Bits-Solutions.git,2022-08-09 17:38:05+00:00,Adding solutions of problems I have solved so far on HDLBits. Hope this helps :-),devchadha-jmi/HDL-Bits-Solutions,Verilog,HDL-Bits-Solutions,90,3,2023-08-16 06:22:32+00:00,0
16003,526657518,https://github.com/ninglixin98/SRAM_design.git,2022-08-19 15:23:40+00:00,,ninglixin98/SRAM_design,Verilog,SRAM_design,5,3,2023-05-07 17:23:12+00:00,0
16004,524033753,https://github.com/muse-coder/single-port-FIFO.git,2022-08-12 09:46:20+00:00,single port FIFO ，read and write simultaneously,muse-coder/single-port-FIFO,Verilog,single-port-FIFO,11,3,2024-10-24 11:40:27+00:00,1
16005,527955330,https://github.com/AqeelMuhammad/Image-DownSampling-Processor-Design.git,2022-08-23 11:16:39+00:00,A simple processor for image down-scaling. ,AqeelMuhammad/Image-DownSampling-Processor-Design,Verilog,Image-DownSampling-Processor-Design,6419,3,2023-09-22 08:02:25+00:00,0
16006,527578197,https://github.com/loujc/BNN-VAD-Hardware.git,2022-08-22 13:31:13+00:00,VAD with BNN ,loujc/BNN-VAD-Hardware,Verilog,BNN-VAD-Hardware,57,3,2023-09-16 03:38:22+00:00,0
16007,523798446,https://github.com/1mina1/Washing-machine-verilog.git,2022-08-11 16:43:27+00:00,this a multiclock washing machine microcontroller(FSM) done using verilog,1mina1/Washing-machine-verilog,Verilog,Washing-machine-verilog,7,3,2023-12-15 12:18:15+00:00,0
16008,525152230,https://github.com/skyline123-boomer/mini_RISC-V_CPU.git,2022-08-15 22:05:36+00:00,该项目为极客时间彭东老师的付费课程《计算机基础实战课》，会日常摸鱼更新：），目的为学习RISC-V的同时手搓一个mini_CPU。,skyline123-boomer/mini_RISC-V_CPU,Verilog,mini_RISC-V_CPU,8259,3,2024-09-24 08:08:36+00:00,0
16009,524873523,https://github.com/amrkhalid-star902/PIPLENED_RISCV_PROCESSOR.git,2022-08-15 06:06:55+00:00,"5-stage piplened Risc-v processor that contains hazard detection unit and foward unit and support R-Typr,I-type,S-type and conditional branch instructions",amrkhalid-star902/PIPLENED_RISCV_PROCESSOR,Verilog,PIPLENED_RISCV_PROCESSOR,11,3,2024-06-04 03:19:56+00:00,0
16010,527481095,https://github.com/mazarona/spi-slave.git,2022-08-22 08:45:22+00:00,SPI Slave with a dual-port synchronous Memory wrapper.,mazarona/spi-slave,Verilog,spi-slave,4,3,2023-10-15 22:00:19+00:00,0
16011,524575260,https://github.com/Nikhil201ec131/Data-Compression-on-FPGA.git,2022-08-14 04:47:47+00:00,Implemented Data compression on the FPGA using Verilog Hardware description language. Created a Verilog model for two kinds of lossless data compression algorithms i.e Huffman compression and Shanon fano algorithm. Compared the performances of the algorithms used and finally implemented the Huffman algorithm on the FPGA board.,Nikhil201ec131/Data-Compression-on-FPGA,Verilog,Data-Compression-on-FPGA,6,3,2024-02-25 11:07:54+00:00,1
16012,526144744,https://github.com/mole99/wokwi-1bit-alu.git,2022-08-18 09:30:20+00:00,A 1-bit ALU for TinyTapeout,mole99/wokwi-1bit-alu,Verilog,wokwi-1bit-alu,93,3,2024-08-23 11:45:05+00:00,3
16013,522312766,https://github.com/MohamedAliYounis/ASU_GP22.git,2022-08-07 20:05:21+00:00,,MohamedAliYounis/ASU_GP22,Verilog,ASU_GP22,151024,3,2024-05-29 20:32:50+00:00,0
16014,523444999,https://github.com/marziehbagherinia/ARM-Processor-Implementation.git,2022-08-10 17:56:11+00:00,This repository contains ARM processor implementation!,marziehbagherinia/ARM-Processor-Implementation,Verilog,ARM-Processor-Implementation,1517,2,2024-03-07 08:30:44+00:00,0
16015,522915801,https://github.com/Baozixu99/NSCSCC_2023_Personal.git,2022-08-09 11:12:58+00:00,BZX_MIPS 是专为2023年第七届全国大学生计算机系统能力培养大赛（龙芯杯）个人赛设计的一款 MIPS32 处理器核。,Baozixu99/NSCSCC_2023_Personal,Verilog,NSCSCC_2023_Personal,592,2,2024-10-11 13:04:09+00:00,1
16016,526242760,https://github.com/yasinxyz/muldiv.git,2022-08-18 14:21:01+00:00,RISC-V multiplier/divider circuits,yasinxyz/muldiv,Verilog,muldiv,9,2,2022-10-27 05:07:37+00:00,0
16017,527742015,https://github.com/mohamedtareq24/SPI_Memory_interface.git,2022-08-22 21:47:00+00:00,The RTL for an SPI slave memory interface ,mohamedtareq24/SPI_Memory_interface,Verilog,SPI_Memory_interface,102,2,2023-11-23 14:56:44+00:00,0
16018,525091769,https://github.com/Farbod-Siahkali/Digital-Logical-Designs-Projects.git,2022-08-15 18:14:50+00:00,Digital Logical Designs Course Projects,Farbod-Siahkali/Digital-Logical-Designs-Projects,Verilog,Digital-Logical-Designs-Projects,4887,2,2024-01-11 05:53:08+00:00,0
16019,525482853,https://github.com/1mina1/UART-COMPLETE_SYSTEM-verilog.git,2022-08-16 17:39:22+00:00,,1mina1/UART-COMPLETE_SYSTEM-verilog,Verilog,UART-COMPLETE_SYSTEM-verilog,986,2,2022-08-23 17:34:33+00:00,0
16020,524458365,https://github.com/YASHWANT98/iiitb_r2_4bit_bm.git,2022-08-13 17:00:11+00:00,,YASHWANT98/iiitb_r2_4bit_bm,Verilog,iiitb_r2_4bit_bm,11591,2,2024-03-08 13:58:44+00:00,2
16021,522145661,https://github.com/kaushanr/System-Bus-Design.git,2022-08-07 07:30:19+00:00,Design of a system bus architecture - Team Project @ ENTC UoM,kaushanr/System-Bus-Design,Verilog,System-Bus-Design,10638,2,2024-07-07 14:45:04+00:00,2
16022,522655822,https://github.com/faris771/VERILOG_PROJECT.git,2022-08-08 18:02:40+00:00,,faris771/VERILOG_PROJECT,Verilog,VERILOG_PROJECT,1108,2,2023-02-11 00:57:56+00:00,0
16023,526230131,https://github.com/Ahmed-ata112/FPGA-Labs.git,2022-08-18 13:46:20+00:00,,Ahmed-ata112/FPGA-Labs,Verilog,FPGA-Labs,10000,2,2023-03-19 18:52:36+00:00,1
16024,523806625,https://github.com/harshitthakur7168/Verilog_Journey.git,2022-08-11 17:10:46+00:00,,harshitthakur7168/Verilog_Journey,Verilog,Verilog_Journey,952,2,2022-08-15 17:52:09+00:00,0
16025,525541574,https://github.com/pgratz1/ECEN350_RasPI.git,2022-08-16 21:02:54+00:00,Repo for the starting files in ECEN 350,pgratz1/ECEN350_RasPI,Verilog,ECEN350_RasPI,16,2,2023-10-23 05:28:28+00:00,10
16026,527122318,https://github.com/zencove-thu/zencove-soc.git,2022-08-21 06:14:51+00:00,ZenCove CPU System-on-Chip Design for NSCSCC Board,zencove-thu/zencove-soc,Verilog,zencove-soc,4267,2,2023-07-08 13:31:05+00:00,0
16027,527275935,https://github.com/hustgl/GL_project.git,2022-08-21 17:19:37+00:00,,hustgl/GL_project,Verilog,GL_project,23353,2,2024-03-21 01:32:40+00:00,0
16028,522714843,https://github.com/brscn2/bil265-project.git,2022-08-08 21:39:13+00:00,BIL265 - Calculator on Basys 3 Project using Verilog,brscn2/bil265-project,Verilog,bil265-project,44631,2,2022-08-29 20:44:33+00:00,0
16029,523041102,https://github.com/nouralmulhem/Serial-peripheral-interface.git,2022-08-09 17:10:58+00:00,,nouralmulhem/Serial-peripheral-interface,Verilog,Serial-peripheral-interface,671,2,2024-03-22 22:11:30+00:00,1
16030,525892268,https://github.com/Kyp069/AY-3-891x.git,2022-08-17 17:30:20+00:00,FPGA Clone of AY-3-891x progammable sound generators,Kyp069/AY-3-891x,Verilog,AY-3-891x,5,2,2024-08-04 04:56:22+00:00,0
16031,525002294,https://github.com/aminh7325/80211.a-wireless-local-network.git,2022-08-15 13:41:37+00:00,Implementation of IEEE 802.11 wireless local network transmitter and receiver on FPGA,aminh7325/80211.a-wireless-local-network,Verilog,80211.a-wireless-local-network,3962,2,2024-08-15 20:32:49+00:00,0
16032,527833184,https://github.com/Micuks/Principles_of_Computer_Organization_Course_Design.git,2022-08-23 04:33:44+00:00,,Micuks/Principles_of_Computer_Organization_Course_Design,Verilog,Principles_of_Computer_Organization_Course_Design,5480,2,2023-06-26 02:21:26+00:00,0
16033,526449965,https://github.com/naveen473/16-bit-Vedic-Multipler.git,2022-08-19 03:26:41+00:00,It is a general multiplication formula applicable to all cases of multiplication. It literally means Vertically and Crosswise. The multiplication of two operands using VEDIC multiplier is achieved by multiplication by Vertically and Crosswise and then adding all the results.,naveen473/16-bit-Vedic-Multipler,Verilog,16-bit-Vedic-Multipler,421,2,2023-12-02 02:14:46+00:00,0
16034,524939052,https://github.com/asdplk0410/b-icc-2022.git,2022-08-15 10:11:19+00:00,2022 IC Design Contest Cell-Based IC Design Category for Graduate Level: Job Assignment Machine,asdplk0410/b-icc-2022,Verilog,b-icc-2022,8508,2,2022-10-13 09:51:29+00:00,0
16035,523875812,https://github.com/omerk/tinytapeout-demo1.git,2022-08-11 21:38:42+00:00,,omerk/tinytapeout-demo1,Verilog,tinytapeout-demo1,9,2,2022-12-08 20:47:59+00:00,1
16036,525553037,https://github.com/Muhamed-Sayed/Design-of-AES-Advanced-Encryption-Standard-128-Bits.git,2022-08-16 21:52:48+00:00,Based on (RIJNDAEL) Encryption Algorithm,Muhamed-Sayed/Design-of-AES-Advanced-Encryption-Standard-128-Bits,Verilog,Design-of-AES-Advanced-Encryption-Standard-128-Bits,2548,2,2022-09-10 19:37:27+00:00,0
16037,528209328,https://github.com/SalazarBryan/Proyecto_Electrico.git,2022-08-24 00:33:42+00:00,"Cláusula Ethernet(PMA, PCS, reconciliation)",SalazarBryan/Proyecto_Electrico,Verilog,Proyecto_Electrico,29,2,2024-07-01 06:34:43+00:00,1
16038,521502156,https://github.com/dd-jero/Digital-System-Capstone-Design.git,2022-08-05 04:28:09+00:00,Convolution Layer 구현 (CNN),dd-jero/Digital-System-Capstone-Design,Verilog,Digital-System-Capstone-Design,29,2,2024-01-27 15:32:14+00:00,0
16039,525200855,https://github.com/zcj-debug/temperature_ds18b20.git,2022-08-16 02:09:36+00:00,,zcj-debug/temperature_ds18b20,Verilog,temperature_ds18b20,34891,2,2024-03-17 06:37:35+00:00,0
16040,527729206,https://github.com/mathis-s/CaravelSoomRV.git,2022-08-22 20:54:27+00:00,,mathis-s/CaravelSoomRV,Verilog,CaravelSoomRV,1960022,2,2022-09-26 13:07:52+00:00,0
16041,528366622,https://github.com/JohnBagshaw/SoC-FPGA-ASIC-AXI-based-Digital-Designs.git,2022-08-24 10:08:48+00:00,AXI-based digital design examples,JohnBagshaw/SoC-FPGA-ASIC-AXI-based-Digital-Designs,Verilog,SoC-FPGA-ASIC-AXI-based-Digital-Designs,21,2,2024-07-11 08:23:52+00:00,1
16042,521972572,https://github.com/DebanganaMukherjee/iiitb_usr.git,2022-08-06 14:44:32+00:00,This project analyses and simulates the operations of a 4-bit Universal Shift Register. The Register can take data and control inputs from the user and execute data operations according to the mode of operation specified.,DebanganaMukherjee/iiitb_usr,Verilog,iiitb_usr,2729,2,2024-10-24 07:23:08+00:00,0
16043,526942989,https://github.com/MuballighHossain/Moore_Machine_VLSI.git,2022-08-20 14:01:40+00:00,,MuballighHossain/Moore_Machine_VLSI,Verilog,Moore_Machine_VLSI,7,2,2023-06-02 15:49:02+00:00,1
16044,523301117,https://github.com/marziehbagherinia/MIPS-Processor-Implementation.git,2022-08-10 10:36:11+00:00,"This repository contains MIPS processor implementation in single cycle, multi cycle, and pipeline mode!",marziehbagherinia/MIPS-Processor-Implementation,Verilog,MIPS-Processor-Implementation,1249,2,2024-03-07 08:30:51+00:00,0
16045,523744529,https://github.com/Lukas0025/AproximatedTensorProcesorUnit.git,2022-08-11 14:00:11+00:00,Minimalistic Tensor Procesor Unit (TPU) writed in verilog for FPGAs and ASICs,Lukas0025/AproximatedTensorProcesorUnit,Verilog,AproximatedTensorProcesorUnit,35,2,2024-04-11 02:11:30+00:00,0
16046,527411889,https://github.com/wuzirui/SimPU.git,2022-08-22 04:34:17+00:00,A Single Cycle CPU in Vivado Simulator,wuzirui/SimPU,Verilog,SimPU,59,2,2022-10-21 07:28:40+00:00,0
16047,528404943,https://github.com/SamueleGerminiani/dea_benchmarks.git,2022-08-24 12:03:44+00:00,,SamueleGerminiani/dea_benchmarks,Verilog,dea_benchmarks,3881,2,2023-05-11 14:50:15+00:00,0
16048,522268287,https://github.com/GuTaoZi/CS211_Project_Flappy_Bird.git,2022-08-07 16:42:14+00:00,Flappy Bird running on FPGA. Project for SUSTech CS211 Digital Logic(H). ,GuTaoZi/CS211_Project_Flappy_Bird,Verilog,CS211_Project_Flappy_Bird,15251,2,2023-11-23 10:43:08+00:00,0
16049,521867481,https://github.com/pikamonvvs/UART-Controller.git,2022-08-06 06:34:01+00:00,A 8bit UART controller verilog implementation,pikamonvvs/UART-Controller,Verilog,UART-Controller,1436,2,2024-02-24 16:44:57+00:00,0
16050,523259147,https://github.com/marziehbagherinia/DigitalLogicDesign-Course-Projects.git,2022-08-10 08:19:45+00:00,This repository contains my Digital Logic Design Course Projects,marziehbagherinia/DigitalLogicDesign-Course-Projects,Verilog,DigitalLogicDesign-Course-Projects,27938,2,2024-03-07 08:30:52+00:00,0
16051,522025372,https://github.com/qmac333/wordle-processor.git,2022-08-06 18:33:14+00:00,"Created Wordle using Vivado, a VGA Screen, a processor that I created in Verilog, and some custom MIPS code to run on the processor.",qmac333/wordle-processor,Verilog,wordle-processor,1979,1,2022-10-08 09:47:49+00:00,0
16052,523980900,https://github.com/harshitthakur7168/HDL_Bits_Solution.git,2022-08-12 06:34:11+00:00,HDL_Bits _Solution ,harshitthakur7168/HDL_Bits_Solution,Verilog,HDL_Bits_Solution,23,1,2022-08-15 17:52:11+00:00,0
16053,525608017,https://github.com/yoshiyuki-takeda/Tang_Nano_1k_RISC-V_Project.git,2022-08-17 02:13:18+00:00,Tang Nano 1k用のRISC-Vコア,yoshiyuki-takeda/Tang_Nano_1k_RISC-V_Project,Verilog,Tang_Nano_1k_RISC-V_Project,101,1,2023-04-18 17:43:17+00:00,0
16054,528545639,https://github.com/sonic55567/IC-Contest.git,2022-08-24 18:23:25+00:00,,sonic55567/IC-Contest,Verilog,IC-Contest,17969,1,2022-08-26 09:39:51+00:00,0
16055,526846191,https://github.com/bodasanthosh/ahb2apb_bridge.git,2022-08-20 06:32:50+00:00,,bodasanthosh/ahb2apb_bridge,Verilog,ahb2apb_bridge,2,1,2022-08-21 09:34:47+00:00,0
16056,523288986,https://github.com/ahmed-elhoseiny/16-bit-ALU.git,2022-08-10 09:55:07+00:00,,ahmed-elhoseiny/16-bit-ALU,Verilog,16-bit-ALU,572,1,2022-09-06 00:21:48+00:00,0
16057,523340421,https://github.com/Vaibhav-Makkar/FIR_IIR_filter_Verilog.git,2022-08-10 12:45:49+00:00,Implementation of FIR and IIR filters in Verilog HDL ,Vaibhav-Makkar/FIR_IIR_filter_Verilog,Verilog,FIR_IIR_filter_Verilog,6,1,2023-02-03 09:09:19+00:00,0
16058,525747262,https://github.com/EnesErcin/Convolutional_Neural_Network_wFPGA.git,2022-08-17 10:47:15+00:00,FPGA implementation of convolutional neural network with the dataset Fashion mnist,EnesErcin/Convolutional_Neural_Network_wFPGA,Verilog,Convolutional_Neural_Network_wFPGA,76,1,2023-03-27 11:48:32+00:00,0
16059,527237724,https://github.com/GaneshKumarShaw/Asynchronous_FIFO.git,2022-08-21 14:54:48+00:00,,GaneshKumarShaw/Asynchronous_FIFO,Verilog,Asynchronous_FIFO,337,1,2022-08-21 14:56:41+00:00,0
16060,526004741,https://github.com/arabaod/PianoProject.git,2022-08-18 00:56:25+00:00,,arabaod/PianoProject,Verilog,PianoProject,738,1,2023-05-09 02:23:13+00:00,0
16061,525539463,https://github.com/30shubhvish/Dadda_multiplier.git,2022-08-16 20:53:43+00:00,Design of Dadda Multiplier ,30shubhvish/Dadda_multiplier,Verilog,Dadda_multiplier,769,1,2024-03-11 23:41:04+00:00,0
16062,522901875,https://github.com/CZX1112/MathLogicCurriDesign.git,2022-08-09 10:26:53+00:00,数字逻辑课程设计，基于Verilog语言，使用若干外设实现自主设定的功能模块。,CZX1112/MathLogicCurriDesign,Verilog,MathLogicCurriDesign,2235,1,2024-04-24 13:32:56+00:00,0
16063,528104333,https://github.com/mattvenn/tinytapeout-7seg-seconds-counter.git,2022-08-23 17:51:42+00:00,,mattvenn/tinytapeout-7seg-seconds-counter,Verilog,tinytapeout-7seg-seconds-counter,11,1,2022-08-23 19:16:26+00:00,4
16064,522157704,https://github.com/newyear2580/107_2_ComputerOrganization_Final.git,2022-08-07 08:31:30+00:00,,newyear2580/107_2_ComputerOrganization_Final,Verilog,107_2_ComputerOrganization_Final,53,1,2023-05-06 07:31:50+00:00,0
16065,524458094,https://github.com/MiSTer-devel/Arcade-Chameleon_MiSTer.git,2022-08-13 16:58:57+00:00,Jaleco Chameleon core for MiSTer FPGA,MiSTer-devel/Arcade-Chameleon_MiSTer,Verilog,Arcade-Chameleon_MiSTer,3400,1,2024-06-08 16:59:26+00:00,4
16066,527107737,https://github.com/1475015695/easy_riscv_soc.git,2022-08-21 04:47:52+00:00,"Simple riscv SoC, supports riscv-I instruction set, serial port, interrupt, gpio, download program from serial port",1475015695/easy_riscv_soc,Verilog,easy_riscv_soc,6437,1,2022-11-23 01:53:08+00:00,0
16067,523236004,https://github.com/sprout-uci/CASU.git,2022-08-10 06:59:11+00:00,,sprout-uci/CASU,Verilog,CASU,5407,1,2023-12-06 11:27:11+00:00,1
16068,526943484,https://github.com/MuballighHossain/VLSI_FSM_Verilog_Simulation.git,2022-08-20 14:03:35+00:00,,MuballighHossain/VLSI_FSM_Verilog_Simulation,Verilog,VLSI_FSM_Verilog_Simulation,3102,1,2024-02-21 15:13:15+00:00,1
16069,527310816,https://github.com/islam-nasser0/RTL-to-GDSII-implementation-of-low-power-configurable-multi-clock-system.git,2022-08-21 19:47:22+00:00,,islam-nasser0/RTL-to-GDSII-implementation-of-low-power-configurable-multi-clock-system,Verilog,RTL-to-GDSII-implementation-of-low-power-configurable-multi-clock-system,732,1,2024-05-15 03:56:13+00:00,0
16070,526416971,https://github.com/NabilYasser/Final-Project.git,2022-08-19 00:48:47+00:00,,NabilYasser/Final-Project,Verilog,Final-Project,38592,1,2022-08-25 23:23:24+00:00,0
16071,522122051,https://github.com/himanshu1308/iiitb_pwm.git,2022-08-07 05:15:11+00:00,,himanshu1308/iiitb_pwm,Verilog,iiitb_pwm,17008,1,2022-10-30 17:46:06+00:00,1
16072,527897554,https://github.com/SaurabhSahu38/Design-and-Verification-of-Synchronous-FIFO-on-Icarus-Verilog.git,2022-08-23 08:23:10+00:00,,SaurabhSahu38/Design-and-Verification-of-Synchronous-FIFO-on-Icarus-Verilog,Verilog,Design-and-Verification-of-Synchronous-FIFO-on-Icarus-Verilog,2,1,2023-11-24 06:30:32+00:00,0
16073,524843579,https://github.com/rares-fodor/Verilog-FPU.git,2022-08-15 03:27:55+00:00,Floating point division and square root,rares-fodor/Verilog-FPU,Verilog,Verilog-FPU,5,1,2024-05-23 00:23:56+00:00,0
16074,527250665,https://github.com/MiSTer-devel/Arcade-TankBattalion_MiSTer.git,2022-08-21 15:43:04+00:00,FPGA implementation of Namco's Tank Battalion arcade game ,MiSTer-devel/Arcade-TankBattalion_MiSTer,Verilog,Arcade-TankBattalion_MiSTer,2930,1,2024-05-26 04:25:09+00:00,3
16075,521695319,https://github.com/prajwal0718/Asynchronous-FIFO.git,2022-08-05 15:50:23+00:00,,prajwal0718/Asynchronous-FIFO,Verilog,Asynchronous-FIFO,5,1,2024-07-07 06:51:28+00:00,0
16076,527238894,https://github.com/sqduan/YuCore.git,2022-08-21 14:58:47+00:00,A tiny CPU based on RISC ISA,sqduan/YuCore,Verilog,YuCore,429,1,2022-11-02 14:05:17+00:00,0
16077,523045455,https://github.com/HelloKayT/sabana_sha_test.git,2022-08-09 17:24:33+00:00,Sabana SHA accelerator integration example,HelloKayT/sabana_sha_test,Verilog,sabana_sha_test,20,1,2022-08-10 14:48:36+00:00,1
16078,524944515,https://github.com/asdplk0410/b-icc-2021.git,2022-08-15 10:31:02+00:00,2021 IC Design Contest  Cell-Based IC Design Category for Graduate Level  Geofence,asdplk0410/b-icc-2021,Verilog,b-icc-2021,923,1,2022-10-13 09:51:31+00:00,0
16079,527960096,https://github.com/javed-alam01/vedic-multiplier-using-verilog.git,2022-08-23 11:30:53+00:00,Active research over decades has lead to the emergence of Vedic Multipliers as one of the fastest and low power multiplier over traditional array and booth multipliers. Vedic Multiplier deals with a total of sixteen sutras or algorithms for predominantly logical operations. A large number of them have been proposed using Urdhava Tiryakbhyam sutra rendering them most efficient in terms of speed.,javed-alam01/vedic-multiplier-using-verilog,Verilog,vedic-multiplier-using-verilog,2,1,2024-06-30 15:18:14+00:00,0
16080,522542985,https://github.com/Emmanuel-Innocent/Round_Robin_Arbiter.git,2022-08-08 12:37:06+00:00,"This is the design of a work-conserving Round Robin Arbiter, with four (4) request queues. This was implemented on an FPGA(DE10-Lite).",Emmanuel-Innocent/Round_Robin_Arbiter,Verilog,Round_Robin_Arbiter,261,1,2023-02-14 20:31:06+00:00,0
16081,522857898,https://github.com/mattvenn/wokwi_filler.git,2022-08-09 08:05:23+00:00,,mattvenn/wokwi_filler,Verilog,wokwi_filler,13,1,2022-10-23 17:18:52+00:00,0
16082,525662162,https://github.com/gregdavill/tinytapeout_spin0.git,2022-08-17 06:09:55+00:00,Basic spin animation on LED 7 segment,gregdavill/tinytapeout_spin0,Verilog,tinytapeout_spin0,12,1,2022-09-09 15:15:48+00:00,4
16083,527213160,https://github.com/GaneshKumarShaw/Multiplication_Pipelining.git,2022-08-21 13:22:52+00:00,,GaneshKumarShaw/Multiplication_Pipelining,Verilog,Multiplication_Pipelining,702,1,2022-08-21 14:56:45+00:00,0
16084,521602962,https://github.com/Ayyappa1911/Systolic-Array-Implementation-for-3x3-Matrix-Multiplication.git,2022-08-05 10:53:34+00:00,,Ayyappa1911/Systolic-Array-Implementation-for-3x3-Matrix-Multiplication,Verilog,Systolic-Array-Implementation-for-3x3-Matrix-Multiplication,830,1,2024-02-08 15:51:27+00:00,0
16085,522645181,https://github.com/pranav1751/iiitb_pwm.git,2022-08-08 17:28:50+00:00,This project simulates a variable duty cycle PWM signal generator with verilog.,pranav1751/iiitb_pwm,Verilog,iiitb_pwm,14344,1,2024-03-14 01:42:29+00:00,0
16086,522556781,https://github.com/Muhamed-Sayed/32-Point-Radix-2-FFT-architecture.git,2022-08-08 13:17:14+00:00,based on Cooley and Tukey algorithm,Muhamed-Sayed/32-Point-Radix-2-FFT-architecture,Verilog,32-Point-Radix-2-FFT-architecture,6184,1,2022-08-15 07:45:59+00:00,1
16087,523673874,https://github.com/mattvenn/tinytapeout_demo.git,2022-08-11 10:07:43+00:00,,mattvenn/tinytapeout_demo,Verilog,tinytapeout_demo,7,1,2022-08-27 23:00:33+00:00,0
16088,527210508,https://github.com/GaneshKumarShaw/Booth_Multiplication.git,2022-08-21 13:12:01+00:00,,GaneshKumarShaw/Booth_Multiplication,Verilog,Booth_Multiplication,457,1,2022-08-21 14:56:46+00:00,0
16089,526815571,https://github.com/pauvrepetit/XuLin-F.git,2022-08-20 03:31:35+00:00,A Data-Centric Accelerator for High-Performance Hypergraph Processing,pauvrepetit/XuLin-F,Verilog,XuLin-F,17499,1,2022-08-23 03:55:25+00:00,2
16090,527597746,https://github.com/dailing57/MIPS-CPU.git,2022-08-22 14:21:44+00:00,,dailing57/MIPS-CPU,Verilog,MIPS-CPU,1400,1,2022-08-25 09:09:28+00:00,0
16091,524980675,https://github.com/97Albino/IDEC-Synopsys-IC-design.git,2022-08-15 12:36:31+00:00,,97Albino/IDEC-Synopsys-IC-design,Verilog,IDEC-Synopsys-IC-design,89604,1,2023-05-03 14:03:13+00:00,0
16092,526130730,https://github.com/bakkalzade/verilog-finite-state-machine.git,2022-08-18 08:49:27+00:00,In this experiment we are asked to design a machine to find in which state there is s at least two 1’s and an odd number of 0’s.,bakkalzade/verilog-finite-state-machine,Verilog,verilog-finite-state-machine,1,1,2022-11-02 06:23:58+00:00,0
16093,524431280,https://github.com/YuseiIto/rpn-uart-verilog.git,2022-08-13 15:06:17+00:00,,YuseiIto/rpn-uart-verilog,Verilog,rpn-uart-verilog,42,1,2024-06-15 11:44:46+00:00,0
16094,527072638,https://github.com/madlee08/IE0523_project.git,2022-08-21 00:47:57+00:00,"Proyecto para el curso IE0523 Circuitos digitales II que consiste en diseñar en Verilog la lógica del Physical coding sublayer (PCS), una subcapa del modelo OSI de Ethernet de acuerdo con la cláusula 36 y 37 del estándar IEEE 802.3.",madlee08/IE0523_project,Verilog,IE0523_project,29,1,2024-06-15 14:05:34+00:00,0
16095,525087733,https://github.com/Grad-Project2023/Single_Cycle_MIPS_Processor.git,2022-08-15 18:01:25+00:00,,Grad-Project2023/Single_Cycle_MIPS_Processor,Verilog,Single_Cycle_MIPS_Processor,57,1,2022-08-15 18:45:11+00:00,3
16096,524990991,https://github.com/muse-coder/DARIC.git,2022-08-15 13:07:33+00:00,,muse-coder/DARIC,Verilog,DARIC,886,1,2023-08-31 01:31:41+00:00,0
16097,522870247,https://github.com/wokwi/tiny-tapeout-test-simple.git,2022-08-09 08:45:02+00:00,7 Segment GDS fun,wokwi/tiny-tapeout-test-simple,Verilog,tiny-tapeout-test-simple,6,1,2022-08-28 15:39:03+00:00,0
16098,524208019,https://github.com/renau/bazel_rules_hdl_test.git,2022-08-12 19:50:55+00:00,Several tests for bazel_rules_hdl,renau/bazel_rules_hdl_test,Verilog,bazel_rules_hdl_test,78,1,2023-09-15 14:29:56+00:00,0
16099,527235816,https://github.com/GaneshKumarShaw/Extreme_Learning_Machine.git,2022-08-21 14:48:22+00:00,,GaneshKumarShaw/Extreme_Learning_Machine,Verilog,Extreme_Learning_Machine,9845,1,2022-09-02 17:54:56+00:00,0
16100,528547082,https://github.com/luchLasarya/LRF.git,2022-08-24 18:27:36+00:00,Simple laser rangefinder,luchLasarya/LRF,Verilog,LRF,1,1,2023-12-17 09:59:01+00:00,0
16101,522013761,https://github.com/bishoy8599/RISC_V-Core.git,2022-08-06 17:39:55+00:00,This Project implements a 5 stage pipelining RISCV processor using a single ported byte addressable memory for both data and instructions.,bishoy8599/RISC_V-Core,Verilog,RISC_V-Core,20,1,2024-06-14 03:21:33+00:00,1
16102,521854666,https://github.com/jayshah1x/iiitb_uarttx.git,2022-08-06 05:21:04+00:00,,jayshah1x/iiitb_uarttx,Verilog,iiitb_uarttx,2352,1,2024-07-13 01:53:55+00:00,0
16103,527825437,https://github.com/dshatwell23/lvds-to-gige.git,2022-08-23 03:57:48+00:00,Jicamarca Radio Observatory summer internship project,dshatwell23/lvds-to-gige,Verilog,lvds-to-gige,60652,1,2024-07-20 06:03:03+00:00,0
16104,528375266,https://github.com/Kunzro/Reinforcement_Learning_for_Logic_Optimization.git,2022-08-24 10:34:57+00:00,A project aimed to improve logic synthesis by applying reinforcement learning to the problem.,Kunzro/Reinforcement_Learning_for_Logic_Optimization,Verilog,Reinforcement_Learning_for_Logic_Optimization,13898,1,2024-08-03 09:16:40+00:00,0
16105,521877404,https://github.com/mahati-basavaraju/iiitb_piso.git,2022-08-06 07:25:36+00:00,This repository contains details of design and working of a 4-bit PISO Shift Register,mahati-basavaraju/iiitb_piso,Verilog,iiitb_piso,2387,1,2024-10-26 13:42:24+00:00,0
16106,522259005,https://github.com/shaswat2428/MIPS-32-Processor.git,2022-08-07 16:03:24+00:00,MIPS 32 Processor Architecture design using Verilog,shaswat2428/MIPS-32-Processor,Verilog,MIPS-32-Processor,65,1,2022-11-10 10:27:07+00:00,0
16107,522464179,https://github.com/Phillrb/atari_wcc.git,2022-08-08 08:24:06+00:00,MiSTer core of Atari WCC PCB used by Goal IV and World Cup (Coupe Du Monde),Phillrb/atari_wcc,Verilog,atari_wcc,91,1,2022-09-03 07:01:09+00:00,0
16108,523208150,https://github.com/rkvaishnavp/YARC.git,2022-08-10 05:07:09+00:00,,rkvaishnavp/YARC,Verilog,YARC,215,1,2023-05-26 14:06:36+00:00,0
16109,523663438,https://github.com/norhanreda/solutions-of-CMP1030_Advanced_logic_design_labs-.git,2022-08-11 09:34:06+00:00,its my solutions to advanced logic designs labs in college,norhanreda/solutions-of-CMP1030_Advanced_logic_design_labs-,Verilog,solutions-of-CMP1030_Advanced_logic_design_labs-,3253,1,2022-08-11 09:53:15+00:00,0
16110,526942253,https://github.com/MuballighHossain/Mealy_Machine_VLSI.git,2022-08-20 13:58:53+00:00,,MuballighHossain/Mealy_Machine_VLSI,Verilog,Mealy_Machine_VLSI,85,1,2023-02-14 20:09:48+00:00,0
16111,527945549,https://github.com/nihonge/cpu.git,2022-08-23 10:47:34+00:00,,nihonge/cpu,Verilog,cpu,9,1,2022-08-25 12:54:53+00:00,0
16112,522428341,https://github.com/ParasVekariya/iiitb_sd.git,2022-08-08 06:18:09+00:00,,ParasVekariya/iiitb_sd,Verilog,iiitb_sd,32734,1,2024-03-13 05:04:19+00:00,0
16113,524780635,https://github.com/mohammedsaber10/apb_spi_lite.git,2022-08-14 21:10:27+00:00,This project is aimed to implement the spi communication protocol with apb slave as its interface.,mohammedsaber10/apb_spi_lite,Verilog,apb_spi_lite,207,1,2024-03-17 03:14:44+00:00,0
16114,521734246,https://github.com/NazTechs/PCI-FPGA.git,2022-08-05 18:07:42+00:00,PCI FPGA SYSTEM #verilog,NazTechs/PCI-FPGA,Verilog,PCI-FPGA,41,1,2023-05-17 05:00:45+00:00,0
16115,527099148,https://github.com/Only-FPGA/Bus-Handshakes.git,2022-08-21 03:51:57+00:00,达坦科技,Only-FPGA/Bus-Handshakes,Verilog,Bus-Handshakes,2008,1,2022-11-27 00:15:26+00:00,0
16116,526940610,https://github.com/MuballighHossain/Full_Adder_Priority_Encoder_VLSI.git,2022-08-20 13:52:47+00:00,,MuballighHossain/Full_Adder_Priority_Encoder_VLSI,Verilog,Full_Adder_Priority_Encoder_VLSI,50,1,2023-02-14 20:07:03+00:00,1
16117,526174209,https://github.com/Arch1610/6-stage-pipelined-IITB-RISC-Processor.git,2022-08-18 11:01:52+00:00,"Designed Pipelined RISC-ISA having 6 stages (Instruction Fetch, Instruction Decode, Register Read, Execute, Memory Access and Write Back) and 19 instructions. Implemented data-forwarding and branch-prediction technique to remove data and control hazards issue in pipelined datapath design flow. Implemented the design in Quartus using Verilog, did RTL simulation on Modelsim, and tested the design using specifically designed testbench.",Arch1610/6-stage-pipelined-IITB-RISC-Processor,Verilog,6-stage-pipelined-IITB-RISC-Processor,8,1,2024-06-04 03:17:47+00:00,0
16118,523927707,https://github.com/MiSTer-devel/Casio_PV-2000_MiSTer.git,2022-08-12 02:11:54+00:00,Casio PV-2000 for MiSTer,MiSTer-devel/Casio_PV-2000_MiSTer,Verilog,Casio_PV-2000_MiSTer,6534,1,2024-10-19 22:22:02+00:00,3
16119,523758072,https://github.com/kareemelsaed/UART_main.git,2022-08-11 14:38:50+00:00,,kareemelsaed/UART_main,Verilog,UART_main,6,1,2023-02-11 21:56:06+00:00,0
16120,526934429,https://github.com/nic24-rgb/Arcade-TankBattalion-MiSTer.git,2022-08-20 13:28:45+00:00,,nic24-rgb/Arcade-TankBattalion-MiSTer,Verilog,Arcade-TankBattalion-MiSTer,1885,1,2022-12-12 01:58:35+00:00,0
16121,527273473,https://github.com/islam-nasser0/MIPS_single_cycle_Microprocessor.git,2022-08-21 17:09:52+00:00,32-bit general purpose integer microprocessor,islam-nasser0/MIPS_single_cycle_Microprocessor,Verilog,MIPS_single_cycle_Microprocessor,1333,1,2022-08-23 05:09:12+00:00,0
16122,522229364,https://github.com/YousefSherif/Washing-Machine-Controller.git,2022-08-07 14:04:18+00:00,,YousefSherif/Washing-Machine-Controller,Verilog,Washing-Machine-Controller,31875,1,2024-01-25 17:36:45+00:00,0
16123,527156293,https://github.com/zhou886/LittleCPU.git,2022-08-21 09:10:52+00:00,,zhou886/LittleCPU,Verilog,LittleCPU,16929,1,2022-08-26 01:25:24+00:00,0
16124,527558668,https://github.com/TrungNgoc20172869/SNN_in_Linux_on_LiteX_VexRiscV.git,2022-08-22 12:39:37+00:00,,TrungNgoc20172869/SNN_in_Linux_on_LiteX_VexRiscV,Verilog,SNN_in_Linux_on_LiteX_VexRiscV,186,1,2023-05-25 06:26:50+00:00,2
16125,528282257,https://github.com/msuadOf/DDS.git,2022-08-24 05:43:03+00:00,多平台可调频、调幅的dds,msuadOf/DDS,Verilog,DDS,529,1,2022-09-26 13:28:47+00:00,0
16126,528013797,https://github.com/sridharraj240/TCAM.git,2022-08-23 13:54:20+00:00,TRENARY CONTENT ADDRESABLE MEMORY,sridharraj240/TCAM,Verilog,TCAM,48230,1,2024-06-02 12:30:33+00:00,0
16127,526535116,https://github.com/anniezfy/STAP_algorithm.git,2022-08-19 09:01:58+00:00,,anniezfy/STAP_algorithm,Verilog,STAP_algorithm,5736,1,2023-10-24 07:59:03+00:00,0
16128,527099582,https://github.com/dhanush904/Traffic_lights_4_way_junction.git,2022-08-21 03:55:08+00:00,,dhanush904/Traffic_lights_4_way_junction,Verilog,Traffic_lights_4_way_junction,2,1,2022-08-28 17:00:47+00:00,0
16129,526944593,https://github.com/MuballighHossain/CMOS_3_To_8_Decoder_VLSI.git,2022-08-20 14:07:55+00:00,,MuballighHossain/CMOS_3_To_8_Decoder_VLSI,Verilog,CMOS_3_To_8_Decoder_VLSI,33,1,2023-02-14 20:09:45+00:00,0
16130,528120544,https://github.com/javed-alam01/Serial-SPI.git,2022-08-23 18:40:38+00:00,SPI is faster than I2C . it uses 4 wire so it's 4 wire interface so you need more pins to communicate.,javed-alam01/Serial-SPI,Verilog,Serial-SPI,1,1,2024-06-30 15:19:45+00:00,0
16131,526226694,https://github.com/OmarFahmy07/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System-.git,2022-08-18 13:37:11+00:00,Responsible of receiving commands through UART receiver to do different system functions as register file reading/writing or doing some processing using an ALU block and send the result using 4-byte frames through UART transmitter communication protocol.,OmarFahmy07/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System-,Verilog,RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System-,37474,1,2024-07-14 03:26:05+00:00,0
16132,527603686,https://github.com/WazaAbdulkadir/PWM.git,2022-08-22 14:37:10+00:00,,WazaAbdulkadir/PWM,Verilog,PWM,18,1,2023-02-12 03:49:49+00:00,0
16133,521893160,https://github.com/HamzaKh01/MatrixMultiplicationFSM.git,2022-08-06 08:44:26+00:00,,HamzaKh01/MatrixMultiplicationFSM,Verilog,MatrixMultiplicationFSM,369,1,2023-04-13 12:20:54+00:00,0
16134,525076578,https://github.com/ahmed-elhoseiny/a-32-bit-single-cycle-microarchitecture-MIPS-processor-based-on-Harvard-Architecture..git,2022-08-15 17:25:16+00:00," In this project, you are required to implement a 32-bit single-cycle microarchitecture  MIPS processor based on Harvard Architecture. The single-cycle microarchitecture executes an  entire instruction in one cycle. In other words instruction fetch, instruction decode, execute,  write back, and program counter update occurs within a single clock cycle.  ",ahmed-elhoseiny/a-32-bit-single-cycle-microarchitecture-MIPS-processor-based-on-Harvard-Architecture.,Verilog,a-32-bit-single-cycle-microarchitecture-MIPS-processor-based-on-Harvard-Architecture.,1336,1,2022-08-15 19:00:57+00:00,0
16135,522923183,https://github.com/hamza-akhtar-dev/Convolutional-Filters-HDL.git,2022-08-09 11:36:36+00:00,This an HDL implementation of convolutional filteration of grayscale images with kernels of different sizes. Currently supports only fixed point arithmetic.,hamza-akhtar-dev/Convolutional-Filters-HDL,Verilog,Convolutional-Filters-HDL,685,1,2023-12-14 07:01:08+00:00,1
16136,525055029,https://github.com/tonyalfred/Universal-Asynchronous-Receiver-Transmitter-UART.git,2022-08-15 16:14:55+00:00,Implemented UART TX and RX Modules Using Verilog HDL. The RX Module uses the oversampling scheme in order to estimate the middle points of the transmitted bits and retrieve these points accordingly,tonyalfred/Universal-Asynchronous-Receiver-Transmitter-UART,Verilog,Universal-Asynchronous-Receiver-Transmitter-UART,13,1,2023-12-26 00:32:47+00:00,0
16137,531413954,https://github.com/pulp-platform/cheshire.git,2022-09-01 07:39:26+00:00,A minimal Linux-capable 64-bit RISC-V SoC built around CVA6,pulp-platform/cheshire,Verilog,cheshire,31508,194,2024-10-24 01:29:57+00:00,45
16138,531833545,https://github.com/ika-musume/IKAOPM.git,2022-09-02 07:54:20+00:00,A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n,ika-musume/IKAOPM,Verilog,IKAOPM,22895,65,2024-09-08 14:20:45+00:00,5
16139,529618104,https://github.com/stnolting/neorv32-verilog.git,2022-08-27 15:06:26+00:00,♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.,stnolting/neorv32-verilog,Verilog,neorv32-verilog,242,61,2024-10-29 02:33:27+00:00,13
16140,528580452,https://github.com/agg23/openfpga-arduboy.git,2022-08-24 20:16:26+00:00,Arduboy for Analogue Pocket,agg23/openfpga-arduboy,Verilog,openfpga-arduboy,11168,57,2024-08-18 03:12:01+00:00,2
16141,529895140,https://github.com/thinkoco/microsoft_fpga.git,2022-08-28 15:03:02+00:00,"Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP ",thinkoco/microsoft_fpga,Verilog,microsoft_fpga,179593,45,2024-09-02 12:19:33+00:00,8
16142,533843976,https://github.com/Giftwen/CourseDigitalIC.git,2022-09-07 16:14:51+00:00,国科大高等数字集成电路分析与设计课程2022fall,Giftwen/CourseDigitalIC,Verilog,CourseDigitalIC,111377,22,2024-09-05 16:40:36+00:00,0
16143,532523339,https://github.com/fangyzh26/FIFO.git,2022-09-04 11:44:14+00:00,包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）,fangyzh26/FIFO,Verilog,FIFO,276,20,2024-09-04 02:33:19+00:00,4
16144,528706942,https://github.com/skycrapers/AM-Lib.git,2022-08-25 05:27:29+00:00,,skycrapers/AM-Lib,Verilog,AM-Lib,64,19,2024-10-08 02:47:42+00:00,2
16145,529176308,https://github.com/Robin-WZQ/CNN-FPGA.git,2022-08-26 08:25:39+00:00,基于FPGA的二维卷积识别任务,Robin-WZQ/CNN-FPGA,Verilog,CNN-FPGA,3528,17,2024-10-23 08:38:25+00:00,1
16146,530184427,https://github.com/SuperChamp234/RISC-V-FPGA.git,2022-08-29 11:14:28+00:00,Implementing a RISC-V CPU on FPGA(Cyclone II),SuperChamp234/RISC-V-FPGA,Verilog,RISC-V-FPGA,550,16,2024-06-01 18:25:06+00:00,1
16147,528509847,https://github.com/sfmth/ibnalhaytham.git,2022-08-24 16:40:18+00:00,32-bit RISC-V based processor with memory controler,sfmth/ibnalhaytham,Verilog,ibnalhaytham,1869,15,2023-06-02 03:33:52+00:00,1
16148,531279620,https://github.com/briansune/USB-PD-Verilog.git,2022-08-31 22:29:26+00:00,USB Type-C Power Delivery FPGA,briansune/USB-PD-Verilog,Verilog,USB-PD-Verilog,17789,15,2024-08-01 13:59:14+00:00,3
16149,534355239,https://github.com/va7deo/SNK68.git,2022-09-08 19:01:50+00:00,SNK 68K ,va7deo/SNK68,Verilog,SNK68,139476,13,2024-04-05 23:38:03+00:00,3
16150,533235367,https://github.com/vinayrayapati/iiitb_rv32i.git,2022-09-06 08:42:05+00:00,,vinayrayapati/iiitb_rv32i,Verilog,iiitb_rv32i,213526,13,2024-10-25 16:43:39+00:00,2
16151,535391501,https://github.com/muhammedkocaoglu/mystic_riscv64.git,2022-09-11 18:38:29+00:00,64-bit RISC-V processor,muhammedkocaoglu/mystic_riscv64,Verilog,mystic_riscv64,1088,12,2024-10-21 19:39:06+00:00,1
16152,530561964,https://github.com/gatecat/tinytapeout-fpga-test.git,2022-08-30 08:19:09+00:00,,gatecat/tinytapeout-fpga-test,Verilog,tinytapeout-fpga-test,43,10,2023-03-01 12:19:40+00:00,3
16153,533123705,https://github.com/proppy/tiny_user_project.git,2022-09-06 01:57:06+00:00,,proppy/tiny_user_project,Verilog,tiny_user_project,18183,10,2023-11-01 14:49:41+00:00,8
16154,529984920,https://github.com/FlorentCLMichel/karatsuba_multiplication_verilog.git,2022-08-28 21:33:36+00:00,A simple implementation of the Karatsuba multiplication algorithm,FlorentCLMichel/karatsuba_multiplication_verilog,Verilog,karatsuba_multiplication_verilog,139,9,2024-08-20 01:56:21+00:00,0
16155,534424594,https://github.com/antongale/EXERION.git,2022-09-08 23:11:32+00:00,Exerion Core,antongale/EXERION,Verilog,EXERION,128738,9,2023-11-20 20:17:57+00:00,1
16156,529655200,https://github.com/eng-mahmoudhussain/Piplined_MIPS_microprocessor.git,2022-08-27 17:40:01+00:00,,eng-mahmoudhussain/Piplined_MIPS_microprocessor,Verilog,Piplined_MIPS_microprocessor,316,8,2024-10-05 14:52:29+00:00,3
16157,535217789,https://github.com/EricJin2002/booth-multiplier.git,2022-09-11 07:05:20+00:00,一个32位输入宽度的定点补码乘法器，采用Booth两位一乘和华莱士树,EricJin2002/booth-multiplier,Verilog,booth-multiplier,662,8,2024-10-17 09:15:58+00:00,1
16158,535064860,https://github.com/RayCorleone/MipsOS.git,2022-09-10 17:08:11+00:00,TJ 计算机系统实验: OS系统移植,RayCorleone/MipsOS,Verilog,MipsOS,54139,8,2024-08-20 02:25:33+00:00,1
16159,530731752,https://github.com/sfmth/tinytapeout-tinycordic.git,2022-08-30 16:05:41+00:00,A 6bit sin/cos CORDIC for tinytapeout,sfmth/tinytapeout-tinycordic,Verilog,tinytapeout-tinycordic,28,8,2024-06-04 14:32:59+00:00,4
16160,533500257,https://github.com/Dudestin/tinyEther.git,2022-09-06 20:58:55+00:00,技術書展13(2022/9/10 ~ 9/25) にて頒布した『FPGAによるネットワーク機器完全自作実践』のサポートリポジトリです,Dudestin/tinyEther,Verilog,tinyEther,165,7,2023-05-20 06:44:53+00:00,0
16161,531707935,https://github.com/sts08015/HDLBits_solution.git,2022-09-01 22:43:48+00:00,My own HDLBits solution :),sts08015/HDLBits_solution,Verilog,HDLBits_solution,79,6,2024-05-12 17:42:04+00:00,0
16162,532514692,https://github.com/imihajlow/74xx-verilog.git,2022-09-04 11:05:04+00:00,Verilog models of 74xx chips,imihajlow/74xx-verilog,Verilog,74xx-verilog,22,6,2024-06-28 18:48:59+00:00,0
16163,534719369,https://github.com/agg23/openfpga-template.git,2022-09-09 16:25:25+00:00,,agg23/openfpga-template,Verilog,openfpga-template,253,6,2024-05-26 21:26:03+00:00,3
16164,532758745,https://github.com/fm4dd/gm-proto-e1.git,2022-09-05 05:40:47+00:00,prototyping board for the GateMate FPGA evaluation board E1,fm4dd/gm-proto-e1,Verilog,gm-proto-e1,28024,6,2024-07-03 05:52:00+00:00,0
16165,531933897,https://github.com/ericlewis/analogue-life.git,2022-09-02 13:20:30+00:00,,ericlewis/analogue-life,Verilog,analogue-life,31557,5,2024-06-24 01:50:38+00:00,0
16166,535396206,https://github.com/AladinF/HDMI-Video-Interfacing-with-ZCU102-.git,2022-09-11 18:57:11+00:00,HDMI Video Interfacing with ZCU102 using Xilinx IPs,AladinF/HDMI-Video-Interfacing-with-ZCU102-,Verilog,HDMI-Video-Interfacing-with-ZCU102-,160,5,2024-10-15 11:30:56+00:00,0
16167,534117441,https://github.com/whiteknight-WJN/CNN-FPGA.git,2022-09-08 08:22:08+00:00,基于FPGA的cifar-10二维卷积识别任务,whiteknight-WJN/CNN-FPGA,Verilog,CNN-FPGA,3427,5,2024-10-21 01:23:54+00:00,1
16168,531907015,https://github.com/CastoHu/SprintRV.git,2022-09-02 11:57:58+00:00,A traditional 5-level pipelined RISCVIMZicsr instruction set core based on System Verilog.,CastoHu/SprintRV,Verilog,SprintRV,828,5,2024-07-23 22:22:10+00:00,0
16169,530688145,https://github.com/BilalAlpaslan/introduction-to-processor.git,2022-08-30 14:13:17+00:00,RV32I,BilalAlpaslan/introduction-to-processor,Verilog,introduction-to-processor,56,5,2024-07-06 08:44:39+00:00,0
16170,528352213,https://github.com/rohan-v8rma/Verilog-Vectors.git,2022-08-24 09:25:24+00:00,,rohan-v8rma/Verilog-Vectors,Verilog,Verilog-Vectors,146,4,2023-09-10 07:58:45+00:00,1
16171,532867022,https://github.com/mdhasnainali/CSE2112-Digital_System_Design_Lab.git,2022-09-05 11:18:07+00:00,,mdhasnainali/CSE2112-Digital_System_Design_Lab,Verilog,CSE2112-Digital_System_Design_Lab,11,4,2023-07-21 12:54:21+00:00,1
16172,534320960,https://github.com/AustinMcDonald/Q-Pix-Sky130-Caravel.git,2022-09-08 17:27:35+00:00,,AustinMcDonald/Q-Pix-Sky130-Caravel,Verilog,Q-Pix-Sky130-Caravel,38616,4,2024-09-17 18:42:21+00:00,0
16173,534890984,https://github.com/Anvadya/Pipelined-Processor.git,2022-09-10 04:31:53+00:00,,Anvadya/Pipelined-Processor,Verilog,Pipelined-Processor,156,4,2023-10-05 11:03:14+00:00,0
16174,530541027,https://github.com/shubham-sai47/Image_Processing_Verilog.git,2022-08-30 07:15:33+00:00,Parameterized Verilog code for Image Sharpening (Laplacian Filter) and Image smoothening (Average Filter) on 128x128 image,shubham-sai47/Image_Processing_Verilog,Verilog,Image_Processing_Verilog,996,4,2024-08-18 11:03:35+00:00,2
16175,529635748,https://github.com/NidalZabade/ENCS3310-ADVANCED-DIGITAL-SYSTEMS-DESIGN.git,2022-08-27 16:17:30+00:00,,NidalZabade/ENCS3310-ADVANCED-DIGITAL-SYSTEMS-DESIGN,Verilog,ENCS3310-ADVANCED-DIGITAL-SYSTEMS-DESIGN,1350,4,2024-07-25 09:08:11+00:00,0
16176,530271190,https://github.com/wndif/Tarsel.git,2022-08-29 15:05:26+00:00,,wndif/Tarsel,Verilog,Tarsel,10777,4,2024-02-23 06:06:47+00:00,0
16177,535066023,https://github.com/RayCorleone/MipsAPP.git,2022-09-10 17:12:57+00:00,TJ 计算机系统实验: 应用程序开发(石头剪刀布),RayCorleone/MipsAPP,Verilog,MipsAPP,54297,4,2024-06-29 08:19:29+00:00,0
16178,529599488,https://github.com/opengateware/gateman-pocket.git,2022-08-27 13:53:04+00:00,Analogue Pocket openFPGA Platform for Gateman-based projects,opengateware/gateman-pocket,Verilog,gateman-pocket,163,4,2023-11-14 17:50:15+00:00,0
16179,532406784,https://github.com/stamcenter/Trireme_Platform.git,2022-09-04 00:53:28+00:00,,stamcenter/Trireme_Platform,Verilog,Trireme_Platform,3658,4,2024-09-06 15:29:13+00:00,1
16180,534538728,https://github.com/devchadha-jmi/Implementation-of-Quantum-Key-Distribution-protocol-BB84-on-FPGA.git,2022-09-09 07:13:35+00:00,This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has been designed using cryptographic protocol along with parallel processing power of FPGAs. The multiple module hierarchy has been used to ease the realization of Algorithm. Details in README file,devchadha-jmi/Implementation-of-Quantum-Key-Distribution-protocol-BB84-on-FPGA,Verilog,Implementation-of-Quantum-Key-Distribution-protocol-BB84-on-FPGA,930,4,2024-01-09 04:55:48+00:00,1
16181,531022334,https://github.com/pengzhouzp/wrapped_snn_network.git,2022-08-31 09:48:23+00:00,,pengzhouzp/wrapped_snn_network,Verilog,wrapped_snn_network,3332,3,2023-07-24 08:21:29+00:00,1
16182,532995239,https://github.com/efabless/caravel_mini.git,2022-09-05 17:22:07+00:00,Multi-Project Support for Caravel,efabless/caravel_mini,Verilog,caravel_mini,453898,3,2024-09-12 21:05:38+00:00,4
16183,529993135,https://github.com/ericlewis/analogue-blinky.git,2022-08-28 22:20:10+00:00,,ericlewis/analogue-blinky,Verilog,analogue-blinky,484,3,2024-08-11 07:58:41+00:00,0
16184,530261873,https://github.com/Arieswithme/BLE_sample_data_transmit_core5.3.git,2022-08-29 14:42:07+00:00,以2021年7月更新的蓝牙5.3规范为标准，使用Verilog HDL硬件描述语言设计了具有链路层发送数据处理功能的模块。设计方法是：首先根据比特流处理的步骤设计相应的CRC、白化和编码映射等功能模块，然后根据蓝牙发送报文的不同结构设计状态机控制整体发送数据处理的过程。此模块可用Modelsim功能仿真对其进行验证（在代码的testbench里使用了core5.3提供的sample data）。,Arieswithme/BLE_sample_data_transmit_core5.3,Verilog,BLE_sample_data_transmit_core5.3,9058,3,2024-03-20 14:36:41+00:00,1
16185,530049777,https://github.com/ericlewis/analogue-draw.git,2022-08-29 03:15:56+00:00,,ericlewis/analogue-draw,Verilog,analogue-draw,2273,3,2024-06-24 05:23:52+00:00,0
16186,530013324,https://github.com/vmunoz82/tinytapeout_euler1.git,2022-08-29 00:18:06+00:00,ASIC version of Project Euler problem 1,vmunoz82/tinytapeout_euler1,Verilog,tinytapeout_euler1,12,3,2024-06-28 18:36:39+00:00,2
16187,533810854,https://github.com/winsight/Introduction-to-Computer-Architecture-Exercises-UCAS.git,2022-09-07 14:48:44+00:00,计算机体系结构 2020秋季 UCAS 《计算机体系结构基础》第 2 版课后习题,winsight/Introduction-to-Computer-Architecture-Exercises-UCAS,Verilog,Introduction-to-Computer-Architecture-Exercises-UCAS,2252,3,2024-09-29 06:09:20+00:00,0
16188,532989814,https://github.com/asankaSovis/eight_bit_computer.git,2022-09-05 17:05:07+00:00,"🎛️ FPGAs are an interesting invention that is expected to revolutionize the digital industry. This series will focus on building the 8-bit computer that Ben Eater built on his youtube channel. However, it will be done not with actual chips and hardware, but with Verilog code and FPGA simulations.",asankaSovis/eight_bit_computer,Verilog,eight_bit_computer,22,3,2024-09-29 16:50:17+00:00,1
16189,529642835,https://github.com/0xECEAD/Arcade-CrystalCastles_MiSTer.git,2022-08-27 16:47:22+00:00,"FPGA implementation of Crystal Castles arcade game, released by Atari in 1983",0xECEAD/Arcade-CrystalCastles_MiSTer,Verilog,Arcade-CrystalCastles_MiSTer,1142,3,2022-11-30 14:48:47+00:00,0
16190,531044916,https://github.com/dave-roo/ddcomparatorandro.git,2022-08-31 11:01:13+00:00,,dave-roo/ddcomparatorandro,Verilog,ddcomparatorandro,12,3,2023-03-10 07:14:38+00:00,1
16191,529698244,https://github.com/RomanRevzin/riscv_ai_accelerator.git,2022-08-27 21:14:14+00:00,"This is a small Verilog project for Hackaton at Ruppin Academic College. Given a RISCV processor, we've been asked to extends it's abilities by adding number of modules.",RomanRevzin/riscv_ai_accelerator,Verilog,riscv_ai_accelerator,2711,3,2024-04-21 09:06:08+00:00,0
16192,532417151,https://github.com/TheSonders/MouseConversion.git,2022-09-04 02:12:02+00:00,,TheSonders/MouseConversion,Verilog,MouseConversion,28,3,2022-10-02 16:43:12+00:00,3
16193,529643876,https://github.com/daniestevez/tinytapeout-verilog.git,2022-08-27 16:51:38+00:00,,daniestevez/tinytapeout-verilog,Verilog,tinytapeout-verilog,61,3,2023-02-02 20:14:20+00:00,1
16194,530045824,https://github.com/Favorsiki/SM4-verilog.git,2022-08-29 02:57:43+00:00,verilog implement of SM4 encryption algorithm,Favorsiki/SM4-verilog,Verilog,SM4-verilog,411,3,2024-02-02 09:26:20+00:00,1
16195,530940598,https://github.com/cornell-ece4750/ece4750-tut3-verilog.git,2022-08-31 04:58:11+00:00,ECE 4750 Tutorial 3: Verilog Hardware Description Language,cornell-ece4750/ece4750-tut3-verilog,Verilog,ece4750-tut3-verilog,36,3,2024-09-20 06:27:53+00:00,189
16196,532912134,https://github.com/ChairImpSec/Low_Random_Second_Order_AES.git,2022-09-05 13:25:42+00:00,Designs of second-order SCA-secure hardware implementations of AES,ChairImpSec/Low_Random_Second_Order_AES,Verilog,Low_Random_Second_Order_AES,33,3,2024-04-26 13:58:20+00:00,0
16197,532676581,https://github.com/MeysamBavi/arch-project.git,2022-09-04 22:48:21+00:00,MIPS Pipeline for Computer Architecture Course Final Project in Verilog,MeysamBavi/arch-project,Verilog,arch-project,14,2,2024-01-27 05:51:41+00:00,0
16198,531662693,https://github.com/BarsMonster/MicroAsicV.git,2022-09-01 19:40:56+00:00,Tiny tapeout on Verilog,BarsMonster/MicroAsicV,Verilog,MicroAsicV,39,2,2024-07-19 17:15:59+00:00,2
16199,535047203,https://github.com/Wren6991/Hazard1.git,2022-09-10 16:00:55+00:00,Minimal RV32I processor with register file in RAM,Wren6991/Hazard1,Verilog,Hazard1,11,2,2024-08-26 06:49:03+00:00,1
16200,530342541,https://github.com/juj/gowin_array_handling_bug.git,2022-08-29 18:23:46+00:00,A test case of a possible(?) array handling bug in Gowin synthesizer,juj/gowin_array_handling_bug,Verilog,gowin_array_handling_bug,10,2,2023-09-13 22:58:04+00:00,0
16201,530736282,https://github.com/sfmth/tinycordic.git,2022-08-30 16:18:39+00:00,A 6bit CORDIC for sin/cos,sfmth/tinycordic,Verilog,tinycordic,5,2,2022-08-30 20:28:39+00:00,0
16202,531930293,https://github.com/cornell-ece4750/ece4750-sec02-verilog.git,2022-09-02 13:09:45+00:00,ECE 4750 Section 2: RTL Design with Verilog,cornell-ece4750/ece4750-sec02-verilog,Verilog,ece4750-sec02-verilog,1563,2,2023-05-19 03:29:13+00:00,16
16203,529613941,https://github.com/srilokhkaruturi/Digital-Calculator.git,2022-08-27 14:50:29+00:00,The group project for CS 4341 repository. ,srilokhkaruturi/Digital-Calculator,Verilog,Digital-Calculator,202,2,2023-06-12 20:39:16+00:00,0
16204,529673553,https://github.com/smunaut/tinytapeout-misc-1.git,2022-08-27 19:03:38+00:00,,smunaut/tinytapeout-misc-1,Verilog,tinytapeout-misc-1,24,2,2022-10-18 02:21:14+00:00,1
16205,532312260,https://github.com/sami154/Ring_Oscillator_PUF_in_Verilog.git,2022-09-03 16:19:48+00:00,,sami154/Ring_Oscillator_PUF_in_Verilog,Verilog,Ring_Oscillator_PUF_in_Verilog,2018,2,2024-03-27 07:28:19+00:00,0
16206,531894297,https://github.com/Wave7t/THUEE-MIPS-CPU.git,2022-09-02 11:15:40+00:00,清华大学电子系数逻小学期,Wave7t/THUEE-MIPS-CPU,Verilog,THUEE-MIPS-CPU,325,2,2023-11-07 05:48:06+00:00,0
16207,534757290,https://github.com/goEricBi/VTR.git,2022-09-09 18:15:48+00:00,,goEricBi/VTR,Verilog,VTR,48,2,2023-02-21 22:37:28+00:00,0
16208,534452635,https://github.com/microdynamics-cpu/tree-core-soc.git,2022-09-09 01:17:29+00:00,A verilator based SoC simulation framework for TreeCore CPU.,microdynamics-cpu/tree-core-soc,Verilog,tree-core-soc,18638,2,2023-09-02 11:29:52+00:00,0
16209,529643531,https://github.com/jglim/tinytapeout_bcd-dec.git,2022-08-27 16:50:14+00:00,TinyTapeout : BCD to decimal,jglim/tinytapeout_bcd-dec,Verilog,tinytapeout_bcd-dec,64,2,2023-12-17 09:33:40+00:00,1
16210,530718269,https://github.com/OriBenZur/Encryption-CoProcessor-For-RISCV.git,2022-08-30 15:29:21+00:00,,OriBenZur/Encryption-CoProcessor-For-RISCV,Verilog,Encryption-CoProcessor-For-RISCV,462364,2,2024-04-04 10:39:47+00:00,0
16211,531041697,https://github.com/MiSTer-devel/Arcade-Galivan_MiSTer.git,2022-08-31 10:50:40+00:00,,MiSTer-devel/Arcade-Galivan_MiSTer,Verilog,Arcade-Galivan_MiSTer,8398,2,2024-06-08 16:59:23+00:00,4
16212,531094269,https://github.com/vijayank88/graphics_controller.git,2022-08-31 13:20:55+00:00,,vijayank88/graphics_controller,Verilog,graphics_controller,74133,2,2022-09-20 16:43:25+00:00,0
16213,529661469,https://github.com/adamgreig/tinytapeout-prn.git,2022-08-27 18:06:30+00:00,,adamgreig/tinytapeout-prn,Verilog,tinytapeout-prn,23,2,2024-07-08 23:06:34+00:00,1
16214,532146962,https://github.com/MongooseOrion/FPGA_atoms.git,2022-09-03 03:43:25+00:00,This repository is used to store transferable Verilog modules and IP core.,MongooseOrion/FPGA_atoms,Verilog,FPGA_atoms,6883,2,2024-10-19 11:58:10+00:00,0
16215,529994701,https://github.com/GuzTech/tinytapeout-tinysoc.git,2022-08-28 22:28:49+00:00,A tiny SoC for TinyTapeout,GuzTech/tinytapeout-tinysoc,Verilog,tinytapeout-tinysoc,40,2,2022-08-29 22:57:00+00:00,0
16216,530254271,https://github.com/marcusmueller/hamming74-tapeout.git,2022-08-29 14:23:06+00:00,"Experimenting with 7,4-Encoding/Decoding",marcusmueller/hamming74-tapeout,Verilog,hamming74-tapeout,11,2,2022-08-31 21:32:50+00:00,1
16217,532522666,https://github.com/ahmed-elhoseiny/a-Pipelined-32-bit-MIPS-processor-based-on-Harvard-Architecture.-.git,2022-09-04 11:41:14+00:00,A Pipelined 32-bit microarchitecture MIPS processor based on Harvard Architecture with hazard handling both data and control hazards.,ahmed-elhoseiny/a-Pipelined-32-bit-MIPS-processor-based-on-Harvard-Architecture.-,Verilog,a-Pipelined-32-bit-MIPS-processor-based-on-Harvard-Architecture.-,20244,2,2023-05-09 07:49:14+00:00,0
16218,528209328,https://github.com/SalazarBryan/Proyecto_Electrico.git,2022-08-24 00:33:42+00:00,"Cláusula Ethernet(PMA, PCS, reconciliation)",SalazarBryan/Proyecto_Electrico,Verilog,Proyecto_Electrico,29,2,2024-07-01 06:34:43+00:00,1
16219,533455416,https://github.com/VLSIDA/openram_testchip2.git,2022-09-06 18:33:11+00:00,,VLSIDA/openram_testchip2,Verilog,openram_testchip2,785483,2,2024-03-27 05:03:47+00:00,0
16220,533934544,https://github.com/seanpm2001/MetroTechno_TrafficLight.git,2022-09-07 20:39:46+00:00,The Traffic Light control system for the MetroTechno systems set.,seanpm2001/MetroTechno_TrafficLight,Verilog,MetroTechno_TrafficLight,1614,2,2022-11-21 23:32:31+00:00,1
16221,534222525,https://github.com/WN373/buaa-co-2022.git,2022-09-08 13:22:38+00:00,BUAA 计算机组成 2022,WN373/buaa-co-2022,Verilog,buaa-co-2022,29155,2,2023-12-08 17:56:23+00:00,0
16222,529445994,https://github.com/lara-arikan/ask.git,2022-08-27 01:03:07+00:00,Amplitude-shift keying for in-bore wireless transmission of MRI data.,lara-arikan/ask,Verilog,ask,15,2,2024-01-06 22:59:05+00:00,0
16223,531670442,https://github.com/revaldinho/sys6809.git,2022-09-01 20:08:05+00:00,This is a small backplane based M6809/HD6809 system reusing many of the boards originally created for the Amstrad CPC computer.,revaldinho/sys6809,Verilog,sys6809,220,2,2023-10-27 07:02:31+00:00,0
16224,528366622,https://github.com/JohnBagshaw/SoC-FPGA-ASIC-AXI-based-Digital-Designs.git,2022-08-24 10:08:48+00:00,AXI-based digital design examples,JohnBagshaw/SoC-FPGA-ASIC-AXI-based-Digital-Designs,Verilog,SoC-FPGA-ASIC-AXI-based-Digital-Designs,21,2,2024-07-11 08:23:52+00:00,1
16225,534779882,https://github.com/Swarupadhyay/Motion-Estimation-using-Phase-Correlation.git,2022-09-09 19:31:04+00:00,,Swarupadhyay/Motion-Estimation-using-Phase-Correlation,Verilog,Motion-Estimation-using-Phase-Correlation,17,2,2022-09-30 14:54:50+00:00,0
16226,528404943,https://github.com/SamueleGerminiani/dea_benchmarks.git,2022-08-24 12:03:44+00:00,,SamueleGerminiani/dea_benchmarks,Verilog,dea_benchmarks,3881,2,2023-05-11 14:50:15+00:00,0
16227,529331466,https://github.com/vaibhavmustilwar/16-bit-booth-multiplier.git,2022-08-26 16:31:58+00:00,,vaibhavmustilwar/16-bit-booth-multiplier,Verilog,16-bit-booth-multiplier,3,2,2023-11-17 06:09:16+00:00,1
16228,528545639,https://github.com/sonic55567/IC-Contest.git,2022-08-24 18:23:25+00:00,,sonic55567/IC-Contest,Verilog,IC-Contest,17969,1,2022-08-26 09:39:51+00:00,0
16229,530310505,https://github.com/thanavignesh/verilog.git,2022-08-29 16:52:25+00:00,basic verilog programms,thanavignesh/verilog,Verilog,verilog,216,1,2022-11-02 02:01:01+00:00,0
16230,531667175,https://github.com/Luckman21/verilog-car-dashboard.git,2022-09-01 19:56:24+00:00,"The goal of this project was to design a car dashboard interface that allows us to spin a car tire.  The dashboard would have all of the basic functions of a car dashboard, allowing the user to test the car tire in different situations.  Taking my design and applying it to a real world application, companies could use my car dashboard to test different tire and rim combinations to see which set gives them the best performance.  They could also add weather and road conditions in testing, since the dashboard simulates one car tire.  This style of testing is a lot cheaper and would save companies money.  Rather than testing entire vehicles for road performance, some tests can be isolated to the singular tire test.",Luckman21/verilog-car-dashboard,Verilog,verilog-car-dashboard,10,1,2022-09-03 04:03:05+00:00,0
16231,534565259,https://github.com/ireneann713/VSDBABYSoC_ICC2.git,2022-09-09 08:40:40+00:00,,ireneann713/VSDBABYSoC_ICC2,Verilog,VSDBABYSoC_ICC2,526,1,2022-10-15 14:28:12+00:00,0
16232,532488371,https://github.com/FaithGriffin/CSARCH1_HDLProject3.git,2022-09-04 09:04:26+00:00,Verilog structural model HDL program,FaithGriffin/CSARCH1_HDLProject3,Verilog,CSARCH1_HDLProject3,112,1,2023-03-25 16:23:08+00:00,0
16233,530244636,https://github.com/theRTLmaker/100DaysOfRTL.git,2022-08-29 13:59:44+00:00,"One RTL a day, keeps the verification engineer away",theRTLmaker/100DaysOfRTL,Verilog,100DaysOfRTL,2252,1,2022-08-30 21:10:57+00:00,0
16234,532013983,https://github.com/hyoretsu/circuitos-logicos.git,2022-09-02 17:10:12+00:00,"Repositório da cadeira de Circuitos Lógicos da UFPB, lecionada por Jose Antonio Gomes de Lima.",hyoretsu/circuitos-logicos,Verilog,circuitos-logicos,21,1,2022-12-14 15:44:22+00:00,0
16235,532488466,https://github.com/amrkhalid-star902/I2C_PROTOCOL.git,2022-09-04 09:04:55+00:00,,amrkhalid-star902/I2C_PROTOCOL,Verilog,I2C_PROTOCOL,1,1,2024-01-29 12:23:52+00:00,0
16236,533185960,https://github.com/scxppppppp/EE533.git,2022-09-06 06:13:30+00:00,,scxppppppp/EE533,Verilog,EE533,7420,1,2024-01-11 08:02:26+00:00,0
16237,530887620,https://github.com/wpi-ece574-f22/ho-gcd.git,2022-08-31 01:04:51+00:00,,wpi-ece574-f22/ho-gcd,Verilog,ho-gcd,3,1,2023-09-14 00:09:13+00:00,1
16238,529980195,https://github.com/Ikarthikmb/VerilogClocks.git,2022-08-28 21:09:14+00:00,Various methods on generating clock signal in verilog.,Ikarthikmb/VerilogClocks,Verilog,VerilogClocks,597,1,2023-11-06 02:33:27+00:00,0
16239,534539742,https://github.com/superboy999/HSEM.git,2022-09-09 07:16:59+00:00,"Hardware semaphore for dual core communication, the whole architecture is designed by Ti's databook.  ",superboy999/HSEM,Verilog,HSEM,512,1,2024-08-15 12:15:28+00:00,0
16240,531686590,https://github.com/kareemelsaed/Low-Power-Configurable-Multi-Clock-Digital-System.git,2022-09-01 21:08:06+00:00,,kareemelsaed/Low-Power-Configurable-Multi-Clock-Digital-System,Verilog,Low-Power-Configurable-Multi-Clock-Digital-System,37489,1,2023-02-11 21:56:05+00:00,0
16241,531086926,https://github.com/Soumya2754/Modified-booth-algorithm.git,2022-08-31 13:02:20+00:00,,Soumya2754/Modified-booth-algorithm,Verilog,Modified-booth-algorithm,5,1,2022-09-08 05:02:30+00:00,0
16242,531892919,https://github.com/huangjintaoa/huangjintaoa.git,2022-09-02 11:10:58+00:00,Config files for my GitHub profile.,huangjintaoa/huangjintaoa,Verilog,huangjintaoa,69,1,2024-03-30 12:51:01+00:00,0
16243,534656999,https://github.com/nguyendao-uom/FABulous_eFPGA_wb.git,2022-09-09 13:35:58+00:00,FABulous eFPGA with wishbone interface (gg-mpw7-2022),nguyendao-uom/FABulous_eFPGA_wb,Verilog,FABulous_eFPGA_wb,113755,1,2023-06-28 13:55:28+00:00,1
16244,531135537,https://github.com/elecclubiitg/FruitNinja.git,2022-08-31 15:04:13+00:00,"This is the official repository of Fruit Ninja project of Electronics Club IITG for the autumn sem 2022. Implementation of fruit ninja game, completely on reprogrammable chip called FPGA",elecclubiitg/FruitNinja,Verilog,FruitNinja,9374,1,2023-07-11 11:26:29+00:00,5
16245,533788011,https://github.com/amrith-am/FPGA-LAB-Practicals.git,2022-09-07 13:52:51+00:00,This repository contain multiple projects based on fpga programming and simulation,amrith-am/FPGA-LAB-Practicals,Verilog,FPGA-LAB-Practicals,7195,1,2023-05-01 02:56:16+00:00,0
16246,532292022,https://github.com/peterwu-1031/de2-115-fpga.git,2022-09-03 15:00:47+00:00,Digital circuit design on the Altera DE2-115 FPGA,peterwu-1031/de2-115-fpga,Verilog,de2-115-fpga,11877,1,2023-11-30 07:53:39+00:00,0
16247,529142246,https://github.com/Giftwen/HDLBits-UCAS.git,2022-08-26 06:29:32+00:00,,Giftwen/HDLBits-UCAS,Verilog,HDLBits-UCAS,21,1,2024-09-02 18:12:43+00:00,2
16248,533497965,https://github.com/Elon-J/OpenFASOC_NIST_MPW7.git,2022-09-06 20:49:59+00:00,,Elon-J/OpenFASOC_NIST_MPW7,Verilog,OpenFASOC_NIST_MPW7,92438,1,2022-09-12 09:16:32+00:00,3
16249,529145792,https://github.com/iandailis/SDRAM-Suite.git,2022-08-26 06:42:32+00:00,SV modules and software for instantiating and using the SDRAM on a Terasic DE-10 Lite with JTAG UART. Includes an image viewer.,iandailis/SDRAM-Suite,Verilog,SDRAM-Suite,10745,1,2023-12-10 22:29:05+00:00,0
16250,529145736,https://github.com/ganyunhan/ACOUSTIC-Camera.git,2022-08-26 06:42:21+00:00,An acoustic camera based on SPR-PHAT algorithm and a simple image processor,ganyunhan/ACOUSTIC-Camera,Verilog,ACOUSTIC-Camera,5682,1,2024-07-04 07:44:40+00:00,0
16251,530972982,https://github.com/amrkhalid-star902/LCD_Interface_with_FPGA.git,2022-08-31 07:11:33+00:00,,amrkhalid-star902/LCD_Interface_with_FPGA,Verilog,LCD_Interface_with_FPGA,0,1,2024-01-29 12:23:49+00:00,0
16252,535024003,https://github.com/RayCorleone/MipsCPU54.git,2022-09-10 14:34:33+00:00,TJ 计算机组成原理课程设计: 54条指令CPU,RayCorleone/MipsCPU54,Verilog,MipsCPU54,14293,1,2024-05-31 17:27:39+00:00,0
16253,529110072,https://github.com/rajukatala/32-bit-RISC-MIPS-Processor-.git,2022-08-26 04:11:09+00:00,This is a simple RISC 32 bit pipelined as well as without pipelining processor made in Verilog using MIPS ISA.,rajukatala/32-bit-RISC-MIPS-Processor-,Verilog,32-bit-RISC-MIPS-Processor-,1718,1,2022-10-03 22:10:32+00:00,0
16254,529173746,https://github.com/tachyon121/32-bit-ALU-ECN-project.git,2022-08-26 08:17:14+00:00,"An IEEE floating-point single-precision (32-bit) ALU that supports the arithmetic and logic operations: addition, subtraction, multiplication, division, AND, OR, NOT.",tachyon121/32-bit-ALU-ECN-project,,32-bit-ALU-ECN-project,862,1,2022-08-26 08:17:28+00:00,0
16255,529659930,https://github.com/jglim/tinytapeout_bcd-7seg.git,2022-08-27 17:59:47+00:00,TinyTapeout : BCD to 7 segment,jglim/tinytapeout_bcd-7seg,Verilog,tinytapeout_bcd-7seg,576,1,2023-12-17 09:33:38+00:00,1
16256,529394000,https://github.com/Spaced-Cowboy/gowin-modelsim-test.git,2022-08-26 20:19:11+00:00,Simple test of using Modelsim with the Gowin FPGA environment,Spaced-Cowboy/gowin-modelsim-test,Verilog,gowin-modelsim-test,74,1,2024-08-25 07:20:46+00:00,0
16257,535022701,https://github.com/RayCorleone/MipsCPU31.git,2022-09-10 14:29:50+00:00,TJ 计算机组成原理课程设计: 31条指令CPU,RayCorleone/MipsCPU31,Verilog,MipsCPU31,5667,1,2024-08-26 02:08:08+00:00,0
16258,531029126,https://github.com/TomFinet/risky-cpu.git,2022-08-31 10:10:27+00:00,A verilog RISC-V softcore CPU,TomFinet/risky-cpu,Verilog,risky-cpu,666,1,2024-09-09 20:52:04+00:00,0
16259,531012469,https://github.com/kisek/rvcore_chip1.git,2022-08-31 09:17:09+00:00,,kisek/rvcore_chip1,Verilog,rvcore_chip1,16251,1,2024-09-19 21:42:31+00:00,0
16260,530133633,https://github.com/mamuneeb/A-Pipelined-RISCV-Core.git,2022-08-29 08:36:51+00:00,A 5 Stage Pipelined RISC V Core deigned using Verilog HDL.,mamuneeb/A-Pipelined-RISCV-Core,Verilog,A-Pipelined-RISCV-Core,697,1,2022-10-10 12:07:45+00:00,0
16261,529551429,https://github.com/MahmoudH2000/Pipelined_MIPS_Processor.git,2022-08-27 10:22:58+00:00,,MahmoudH2000/Pipelined_MIPS_Processor,Verilog,Pipelined_MIPS_Processor,145,1,2023-03-04 22:17:21+00:00,0
16262,529331441,https://github.com/CarlosCraveiro/LabProjectSEL0606.git,2022-08-26 16:31:51+00:00,Open source project of a processor for the discipline SEL0606,CarlosCraveiro/LabProjectSEL0606,Verilog,LabProjectSEL0606,2229,1,2023-06-05 22:44:05+00:00,0
16263,529437918,https://github.com/lara-arikan/dpsk.git,2022-08-27 00:13:19+00:00,"Sends out modulated input with each bit xor'd with the previous. Can optionally link up to its own demodulator, which uses the same strategy to recover the original 12-bit word with start and stop bits 1, 0.",lara-arikan/dpsk,Verilog,dpsk,30,1,2022-08-27 01:20:35+00:00,0
16264,533285966,https://github.com/smsraj2001/RING-AND-JOHNSONS-COUNTER.git,2022-09-06 11:06:33+00:00,An iverilog program displaying the working of RING and JOHNSONS counter with the Timing diagram in GTK wave.,smsraj2001/RING-AND-JOHNSONS-COUNTER,Verilog,RING-AND-JOHNSONS-COUNTER,9,1,2023-03-25 16:38:56+00:00,0
16265,532205701,https://github.com/mfkiwl/8_bit_processor.git,2022-09-03 08:50:08+00:00,this repository gives an overview and step by step description on how to make an 8 bit processor using verilog HDL on an FPGA.,mfkiwl/8_bit_processor,,8_bit_processor,38,1,2023-04-17 22:45:56+00:00,0
16266,535019951,https://github.com/RayCorleone/MusicLooper.git,2022-09-10 14:19:31+00:00,TJ 数字逻辑实验: 循环混音器,RayCorleone/MusicLooper,Verilog,MusicLooper,14754,1,2024-05-31 17:28:07+00:00,0
16267,532630919,https://github.com/juanma-gil/FPGA-ALU.git,2022-09-04 18:59:31+00:00,Una ALU implementada sobre una FPGA (BASYS 3),juanma-gil/FPGA-ALU,Verilog,FPGA-ALU,2800,1,2022-09-14 02:41:19+00:00,0
16268,529595371,https://github.com/libokuohai/tinytapeout-2022-08.git,2022-08-27 13:36:43+00:00,,libokuohai/tinytapeout-2022-08,Verilog,tinytapeout-2022-08,7,1,2024-03-24 02:58:32+00:00,2
16269,531287294,https://github.com/utn-ba-rf-lab/pf-2019-hdl.git,2022-08-31 23:03:49+00:00,Repositorio para los desarrollos de software para la FPGA del PCB PF-2019 (Mercurial),utn-ba-rf-lab/pf-2019-hdl,Verilog,pf-2019-hdl,343,1,2024-10-11 00:59:26+00:00,1
16270,531419764,https://github.com/YoniP31/Microcontroller-verilog.git,2022-09-01 07:57:35+00:00,This is a three step microcontroller,YoniP31/Microcontroller-verilog,Verilog,Microcontroller-verilog,428,1,2022-09-01 08:18:29+00:00,1
16271,529003192,https://github.com/sjkeller/smart-sensors-project.git,2022-08-25 20:10:09+00:00,Verilog implementations of different simple tasks,sjkeller/smart-sensors-project,Verilog,smart-sensors-project,421,1,2023-03-25 16:23:51+00:00,0
16272,528547082,https://github.com/luchLasarya/LRF.git,2022-08-24 18:27:36+00:00,Simple laser rangefinder,luchLasarya/LRF,Verilog,LRF,1,1,2023-12-17 09:59:01+00:00,0
16273,530555749,https://github.com/i212431/SPATIAL_SD_ADC.git,2022-08-30 08:00:31+00:00,,i212431/SPATIAL_SD_ADC,Verilog,SPATIAL_SD_ADC,2991,1,2024-01-21 16:47:47+00:00,0
16274,533423756,https://github.com/eziohhd/Digital_IC.git,2022-09-06 17:04:12+00:00,some useful notes,eziohhd/Digital_IC,Verilog,Digital_IC,241946,1,2024-08-21 16:24:15+00:00,0
16275,532698451,https://github.com/amacgillivray/rv32_core.git,2022-09-05 01:00:12+00:00,"KU EECS 581 / 582 senior design project. This is project an attempt to study / explore CPU implementations, with an original goal of implementing the RISCV ""V"" extension. Code currently incomplete.",amacgillivray/rv32_core,Verilog,rv32_core,14316,1,2024-09-17 13:20:58+00:00,2
16276,531183436,https://github.com/nayanesh-reddy/2-Bit_Add_Mul_Comp.git,2022-08-31 17:12:41+00:00,,nayanesh-reddy/2-Bit_Add_Mul_Comp,Verilog,2-Bit_Add_Mul_Comp,15,1,2022-10-30 12:03:37+00:00,1
16277,531194570,https://github.com/s100projects/T35_GPIO_TEST.git,2022-08-31 17:43:56+00:00,S100Computers T35 FPGA Module GPIO Test Code,s100projects/T35_GPIO_TEST,Verilog,T35_GPIO_TEST,63,1,2023-01-03 22:19:52+00:00,0
16278,531602859,https://github.com/ayaahmed20018414/32-bit-Single-Cycle-MIPS-Processor.git,2022-09-01 16:36:55+00:00,"In this project, I implement a 32-bit single-cycle microarchitecture MIPS processor based on Harvard Architect.  In other words instruction fetch, instruction decode, execute, write back, and program counter update occurs within a single clock cycle. I write the RTL Verilog files for all sub-modules of the MIPS processor (e.g. Register File, Instruction Memory, etc.). Then, implementing the top module of the MIPS processor. The single-cycle microarchitecture executes an entire instruction in one cycle.",ayaahmed20018414/32-bit-Single-Cycle-MIPS-Processor,Verilog,32-bit-Single-Cycle-MIPS-Processor,32,1,2022-09-05 18:35:37+00:00,0
16279,531685253,https://github.com/maehw/wokwi-verilog-gds-lowspeed-tiny-uart.git,2022-09-01 21:02:55+00:00,300 baud 8N1 UART transmitter with limited character set (0x40..0x5F) loading as ASIC design,maehw/wokwi-verilog-gds-lowspeed-tiny-uart,Verilog,wokwi-verilog-gds-lowspeed-tiny-uart,142,1,2023-01-22 20:10:32+00:00,1
16280,528375266,https://github.com/Kunzro/Reinforcement_Learning_for_Logic_Optimization.git,2022-08-24 10:34:57+00:00,A project aimed to improve logic synthesis by applying reinforcement learning to the problem.,Kunzro/Reinforcement_Learning_for_Logic_Optimization,Verilog,Reinforcement_Learning_for_Logic_Optimization,13898,1,2024-08-03 09:16:40+00:00,0
16281,534915037,https://github.com/cyril0124/i2c_slave.git,2022-09-10 06:39:10+00:00,,cyril0124/i2c_slave,Verilog,i2c_slave,15,1,2022-11-10 01:22:21+00:00,0
16282,531609314,https://github.com/ThorKn/tinytapeout_pattern_player.git,2022-09-01 16:55:38+00:00,8x8 Bit Pattern Player: A mikrochip design for tapeout with SKY130 MPW via tinytapeouts.,ThorKn/tinytapeout_pattern_player,Verilog,tinytapeout_pattern_player,3025,1,2023-03-31 03:03:48+00:00,1
16283,532532431,https://github.com/Eng-Mahmoud2000/Mips_Processor_Single-Cycle-Design_Verilog.git,2022-09-04 12:22:11+00:00,,Eng-Mahmoud2000/Mips_Processor_Single-Cycle-Design_Verilog,Verilog,Mips_Processor_Single-Cycle-Design_Verilog,68,1,2022-09-04 20:12:25+00:00,1
16284,530588713,https://github.com/mouer-hub/AHT10.git,2022-08-30 09:37:09+00:00,,mouer-hub/AHT10,Verilog,AHT10,40601,1,2023-11-24 06:44:02+00:00,0
16285,530789226,https://github.com/gohil-vasudev/ATTRITION.git,2022-08-30 18:52:39+00:00,Supporting material for our RL-based Trojan insertion work at CCS 2022.,gohil-vasudev/ATTRITION,Verilog,ATTRITION,431301,1,2024-05-08 02:03:38+00:00,0
16286,531151827,https://github.com/ThorKn/tinytapeout_shiftregister_challenge.git,2022-08-31 15:46:24+00:00,Shiftregister challenge: A mikrochip design for tapeout with SKY130 MPW via tinytapeouts.,ThorKn/tinytapeout_shiftregister_challenge,Verilog,tinytapeout_shiftregister_challenge,331,1,2023-01-14 14:37:25+00:00,1
16287,533626026,https://github.com/e-trees/fpga_virtio_devices.git,2022-09-07 05:54:21+00:00,,e-trees/fpga_virtio_devices,Verilog,fpga_virtio_devices,73,1,2023-01-24 05:28:48+00:00,1
16288,528700671,https://github.com/karanmgandhi/DSD-Lab-Sem-3.git,2022-08-25 05:01:03+00:00,,karanmgandhi/DSD-Lab-Sem-3,Verilog,DSD-Lab-Sem-3,10,1,2022-08-25 05:21:13+00:00,0
16289,531637514,https://github.com/rajarshiroy/tinytapout0_rajarshi.git,2022-09-01 18:19:49+00:00,snaking shiftreg for tinytapout,rajarshiroy/tinytapout0_rajarshi,Verilog,tinytapout0_rajarshi,15,1,2022-09-25 07:28:55+00:00,1
16290,533658428,https://github.com/caoqh/-fifo-.git,2022-09-07 07:37:58+00:00,该异步FIFO存储器可以被配置成一个能实现输出数据位宽是输入数据位宽的1/2或2倍的读写时钟独立的简单双口RAM，并且可以同时进行读写操作。,caoqh/-fifo-,Verilog,-fifo-,12,1,2023-11-25 05:52:38+00:00,0
16291,528980344,https://github.com/feybm2002/Verilog.git,2022-08-25 18:52:27+00:00,,feybm2002/Verilog,Verilog,Verilog,10,1,2024-01-22 21:29:24+00:00,0
16292,529793545,https://github.com/amrkhalid-star902/UART-implementation-using-verilog.git,2022-08-28 07:31:17+00:00,In this project UART communication protocol that used to receive and transmit serious data is implemented using verilog,amrkhalid-star902/UART-implementation-using-verilog,Verilog,UART-implementation-using-verilog,0,1,2024-01-29 12:23:44+00:00,0
16293,531082044,https://github.com/MeaquaZZ/aes_core_syn.git,2022-08-31 12:49:30+00:00,open core aes_core,MeaquaZZ/aes_core_syn,Verilog,aes_core_syn,3261,1,2024-05-14 12:12:54+00:00,0
16294,534658128,https://github.com/AidanMedcalf/sky130_sonos_array.git,2022-09-09 13:39:07+00:00,Sky130 SONOS array for testing,AidanMedcalf/sky130_sonos_array,Verilog,sky130_sonos_array,87090,1,2024-05-24 13:51:41+00:00,0
16295,535233085,https://github.com/tomek-szczesny/ice40_lib.git,2022-09-11 08:17:43+00:00,,tomek-szczesny/ice40_lib,Verilog,ice40_lib,177,1,2024-08-20 18:23:03+00:00,1
16296,528282257,https://github.com/msuadOf/DDS.git,2022-08-24 05:43:03+00:00,多平台可调频、调幅的dds,msuadOf/DDS,Verilog,DDS,529,1,2022-09-26 13:28:47+00:00,0
16297,532053287,https://github.com/jix/tinytapeout_scan.git,2022-09-02 19:24:26+00:00,,jix/tinytapeout_scan,Verilog,tinytapeout_scan,86,1,2022-09-02 20:01:06+00:00,1
16298,535381785,https://github.com/Mostafa-Hassanien/Advanced-Encryption-Standard-AES-.git,2022-09-11 17:59:56+00:00,,Mostafa-Hassanien/Advanced-Encryption-Standard-AES-,Verilog,Advanced-Encryption-Standard-AES-,32,1,2022-10-29 14:38:58+00:00,0
16299,531515471,https://github.com/1mina1/MIPS_PIPELINED-verilog-hdl.git,2022-09-01 12:46:09+00:00,,1mina1/MIPS_PIPELINED-verilog-hdl,Verilog,MIPS_PIPELINED-verilog-hdl,21,1,2022-09-11 15:25:13+00:00,0
16300,534835351,https://github.com/DouglasWWolf/aurora_axi_bridge.git,2022-09-09 23:25:19+00:00,Demonstration of AXI memory-mapped read/write transactions over a pair of AXI streams,DouglasWWolf/aurora_axi_bridge,Verilog,aurora_axi_bridge,1740,1,2023-12-12 00:44:14+00:00,0
16301,531876228,https://github.com/roozbehghazavi/cad.git,2022-09-02 10:12:55+00:00,Computer-aided design course / Spring 2022 ,roozbehghazavi/cad,Verilog,cad,5560,1,2024-04-01 13:18:43+00:00,0
16302,530022868,https://github.com/siriusm46/tinytapeout_bcd_decimal.git,2022-08-29 01:10:13+00:00,,siriusm46/tinytapeout_bcd_decimal,Verilog,tinytapeout_bcd_decimal,20,1,2024-06-21 06:25:22+00:00,1
16303,529594160,https://github.com/PKhing/HW_SYN_LAB.git,2022-08-27 13:31:36+00:00,Chula engineering 2110363 HW SYN LAB I codes,PKhing/HW_SYN_LAB,Verilog,HW_SYN_LAB,2968,1,2024-10-07 17:48:17+00:00,0
16304,530697671,https://github.com/Ikarthikmb/rtl_designs.git,2022-08-30 14:36:16+00:00,Design of verilog circuits and verifying them,Ikarthikmb/rtl_designs,Verilog,rtl_designs,724,1,2023-11-11 06:13:22+00:00,0
16305,529620313,https://github.com/pretentious7/tinytapeout.git,2022-08-27 15:15:36+00:00,,pretentious7/tinytapeout,Verilog,tinytapeout,12,1,2023-03-23 15:39:18+00:00,1
16306,531453544,https://github.com/ccw1999/LZ77-Encoder-and-Decoder.git,2022-09-01 09:40:22+00:00,LZ77 is a lossless data compression algorithm.,ccw1999/LZ77-Encoder-and-Decoder,Verilog,LZ77-Encoder-and-Decoder,1,1,2022-10-17 18:07:08+00:00,0
16307,531344987,https://github.com/Arthuring/BUAA-CO-2021.git,2022-09-01 03:13:44+00:00,北航6系2021计组课设,Arthuring/BUAA-CO-2021,Verilog,BUAA-CO-2021,37,1,2023-04-04 04:51:38+00:00,0
16308,532493193,https://github.com/FaithGriffin/CSARCH1_HDLProject2.git,2022-09-04 09:26:30+00:00,Verilog structural model HDL program,FaithGriffin/CSARCH1_HDLProject2,Verilog,CSARCH1_HDLProject2,122,1,2023-03-25 16:24:15+00:00,0
16309,530683145,https://github.com/smunaut/tinytapeout-smolram.git,2022-08-30 14:01:43+00:00,,smunaut/tinytapeout-smolram,Verilog,tinytapeout-smolram,30,1,2022-10-18 02:21:09+00:00,1
16310,530914068,https://github.com/siriusm46/tinytapeout_calculator.git,2022-08-31 02:54:52+00:00,,siriusm46/tinytapeout_calculator,Verilog,tinytapeout_calculator,7,1,2024-03-01 07:42:48+00:00,0
16311,532872769,https://github.com/prajwal0718/Functional-Coverage.git,2022-09-05 11:35:45+00:00,,prajwal0718/Functional-Coverage,Verilog,Functional-Coverage,5,1,2024-07-07 06:51:29+00:00,0
16312,535452652,https://github.com/htfab/trainable-nn.git,2022-09-11 23:33:14+00:00,,htfab/trainable-nn,Verilog,trainable-nn,1946563,1,2022-12-01 02:52:36+00:00,0
16313,529637817,https://github.com/skerr92/tinytapeout_frequency_div.git,2022-08-27 16:25:43+00:00,frequency divider tiny tapeout design,skerr92/tinytapeout_frequency_div,Verilog,tinytapeout_frequency_div,17,1,2022-08-27 18:17:11+00:00,1
16314,529655730,https://github.com/Grad-Project2023/Pipelined_MIPS_Processor.git,2022-08-27 17:42:05+00:00,,Grad-Project2023/Pipelined_MIPS_Processor,Verilog,Pipelined_MIPS_Processor,144,1,2022-10-15 13:24:35+00:00,0
16315,531919826,https://github.com/prajwal0718/Processor.git,2022-09-02 12:38:10+00:00,Simple Processor is created in verilog and tested ,prajwal0718/Processor,Verilog,Processor,6,1,2024-07-07 06:51:29+00:00,0
16316,529817574,https://github.com/amrkhalid-star902/SPI-Communication-Protocol.git,2022-08-28 09:32:36+00:00,,amrkhalid-star902/SPI-Communication-Protocol,Verilog,SPI-Communication-Protocol,0,1,2024-01-29 12:23:48+00:00,0
16317,532776538,https://github.com/IsaacDanielngnr/Approximate-Full-Adders.git,2022-09-05 06:46:37+00:00,Parameterized versions of popular approximate adders designed with Verilog HDL or System Verilog.,IsaacDanielngnr/Approximate-Full-Adders,Verilog,Approximate-Full-Adders,12,1,2024-03-07 15:41:01+00:00,1
16318,538359993,https://github.com/tillitis/tillitis-key1.git,2022-09-19 06:18:37+00:00,"Board designs, FPGA verilog, firmware for TKey, the flexible and open USB security key 🔑",tillitis/tillitis-key1,Verilog,tillitis-key1,21056,397,2024-10-25 13:54:42+00:00,24
16319,539269902,https://github.com/opengateware/openFPGA-Genesis.git,2022-09-21 02:20:15+00:00,FPGA implementation of Sega Genesis for Analogue Pocket.,opengateware/openFPGA-Genesis,Verilog,openFPGA-Genesis,56375,122,2024-10-26 02:26:07+00:00,6
16320,541480134,https://github.com/SamsungLabs/Butterfly_Acc.git,2022-09-26 08:22:12+00:00,"The codes and artifacts associated with our MICRO'22 paper titled: ""Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design""",SamsungLabs/Butterfly_Acc,Verilog,Butterfly_Acc,263,106,2024-10-20 06:11:32+00:00,16
16321,535979089,https://github.com/b224hisl/rioschip.git,2022-09-13 05:55:46+00:00,,b224hisl/rioschip,Verilog,rioschip,844822,32,2024-10-12 19:42:59+00:00,5
16322,536534699,https://github.com/emu-russia/dmgcpu.git,2022-09-14 10:54:21+00:00,DMG CPU Reverse Engineering,emu-russia/dmgcpu,Verilog,dmgcpu,561198,29,2024-09-27 04:37:33+00:00,4
16323,535787522,https://github.com/ericlewis/openfpga-dominos.git,2022-09-12 17:55:26+00:00,"FPGA implementation of Arcade Dominos (Atari, 1977) for Analogue Pocket.",ericlewis/openfpga-dominos,Verilog,openfpga-dominos,670,25,2024-02-26 16:45:06+00:00,0
16324,538826007,https://github.com/opengateware/arcade-digdug.git,2022-09-20 05:36:57+00:00,Namco Dig Dug Compatible Gateware IP Core,opengateware/arcade-digdug,Verilog,arcade-digdug,6610,22,2024-09-13 07:26:01+00:00,1
16325,539827912,https://github.com/semiDESIgner/50daysRTLcode.git,2022-09-22 06:17:25+00:00,,semiDESIgner/50daysRTLcode,Verilog,50daysRTLcode,3036,16,2024-02-26 04:22:37+00:00,1
16326,542018824,https://github.com/spark2k06/PCXT_Xilinx_Spartan_6.git,2022-09-27 10:04:59+00:00,PCXT port for Xilinx Spartan 6 FPGAs by spark2k06,spark2k06/PCXT_Xilinx_Spartan_6,Verilog,PCXT_Xilinx_Spartan_6,64273,13,2024-07-27 20:37:54+00:00,3
16327,537495138,https://github.com/balanx/SpinalHDLDemo.git,2022-09-16 14:33:06+00:00,Demo Sources for Learning Spinal HDL,balanx/SpinalHDLDemo,Verilog,SpinalHDLDemo,91,12,2024-04-21 05:09:20+00:00,2
16328,535391501,https://github.com/muhammedkocaoglu/mystic_riscv64.git,2022-09-11 18:38:29+00:00,64-bit RISC-V processor,muhammedkocaoglu/mystic_riscv64,Verilog,mystic_riscv64,1088,12,2024-10-21 19:39:06+00:00,1
16329,536298103,https://github.com/ericlewis/openfpga-qbert.git,2022-09-13 20:27:30+00:00,An FPGA implementation of Q*Bert for Analogue Pocket,ericlewis/openfpga-qbert,Verilog,openfpga-qbert,5159,12,2023-10-14 04:25:16+00:00,1
16330,537631823,https://github.com/idea-fasoc/openfasoc-tapeouts.git,2022-09-16 22:01:17+00:00,Tapeouts done using OpenFASOC,idea-fasoc/openfasoc-tapeouts,Verilog,openfasoc-tapeouts,333503,11,2024-07-17 18:06:26+00:00,11
16331,541524593,https://github.com/sujan2599/LMS-Adaptive-FIR-Filter.git,2022-09-26 10:18:15+00:00,design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog,sujan2599/LMS-Adaptive-FIR-Filter,Verilog,LMS-Adaptive-FIR-Filter,2,9,2024-08-23 14:42:48+00:00,0
16332,541872896,https://github.com/WitchElaina/COCD.git,2022-09-27 02:38:34+00:00,"2022 USTB Computer Organization course design codes, includes CG, TinyMIPS and so on. 北京科技大学2022计算机组成原理课程设计代码仓库。",WitchElaina/COCD,Verilog,COCD,55,9,2024-10-25 10:49:45+00:00,2
16333,537160123,https://github.com/ensariskin/5-Stage-Pipeline-RV32I.git,2022-09-15 18:35:03+00:00,5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set,ensariskin/5-Stage-Pipeline-RV32I,Verilog,5-Stage-Pipeline-RV32I,142,9,2024-07-08 04:15:14+00:00,1
16334,535217789,https://github.com/EricJin2002/booth-multiplier.git,2022-09-11 07:05:20+00:00,一个32位输入宽度的定点补码乘法器，采用Booth两位一乘和华莱士树,EricJin2002/booth-multiplier,Verilog,booth-multiplier,662,8,2024-10-17 09:15:58+00:00,1
16335,542898937,https://github.com/PebPeb/Single-Cycle-RV32I.git,2022-09-29 03:29:32+00:00,Single Cycle CPU using the RV32I Base Instruction set,PebPeb/Single-Cycle-RV32I,Verilog,Single-Cycle-RV32I,3357,8,2024-10-20 12:20:58+00:00,0
16336,539854293,https://github.com/silicon-vlsi/VLSI-2024.git,2022-09-22 07:29:55+00:00,Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.,silicon-vlsi/VLSI-2024,Verilog,VLSI-2024,8449,8,2024-10-06 09:23:03+00:00,9
16337,540686519,https://github.com/YukunXue/E203_SOC_G2.git,2022-09-24 02:42:01+00:00,"We run the E203 based on Genesys2 ,and add some additional IP to develop a powerful system ",YukunXue/E203_SOC_G2,Verilog,E203_SOC_G2,3000,7,2024-10-18 03:37:37+00:00,2
16338,536764361,https://github.com/The8BitEnthusiast/vga-on-fpga.git,2022-09-14 21:25:04+00:00,A direct port of Ben Eater's VGA circuit to FPGA,The8BitEnthusiast/vga-on-fpga,Verilog,vga-on-fpga,8089,7,2024-10-11 08:34:13+00:00,0
16339,537341483,https://github.com/xiaoyuehai/DITES.git,2022-09-16 06:55:29+00:00,,xiaoyuehai/DITES,Verilog,DITES,571,7,2024-09-14 06:57:51+00:00,0
16340,538922564,https://github.com/sfmth/iscas-snn-accelerator.git,2022-09-20 10:06:51+00:00,,sfmth/iscas-snn-accelerator,Verilog,iscas-snn-accelerator,98440,7,2024-08-27 12:41:15+00:00,0
16341,536814779,https://github.com/YousefSherif/APB-Master-Bridge.git,2022-09-15 01:08:21+00:00,"The master of APB bus is the bridge between the previous system bus and APB bus. This bridge is also a slave to the previous system bus. So, it has two interfaces, previous bus slave interface and APB master interface. Its functionality is to convert complex transfer of the previous system bus to simpler one of APB bus.",YousefSherif/APB-Master-Bridge,Verilog,APB-Master-Bridge,664,7,2024-09-23 17:11:43+00:00,1
16342,540696730,https://github.com/gju06051/Verilog_study_public.git,2022-09-24 03:38:06+00:00,,gju06051/Verilog_study_public,Verilog,Verilog_study_public,28,6,2024-05-02 17:06:58+00:00,0
16343,537225713,https://github.com/mikeakohn/intel_8008.git,2022-09-15 22:28:45+00:00,Intel 8008 implemented in Verilog.,mikeakohn/intel_8008,Verilog,intel_8008,72,6,2024-10-06 18:10:10+00:00,1
16344,541273689,https://github.com/w32agobot/SKY130_standardcelldesign.git,2022-09-25 18:42:06+00:00,Documentation for RTL-with-customcells to GDSII,w32agobot/SKY130_standardcelldesign,Verilog,SKY130_standardcelldesign,25700,6,2024-09-13 18:32:20+00:00,1
16345,541977167,https://github.com/Kaigard/Anfield.git,2022-09-27 08:20:00+00:00,An incomplete RISCV-IM64 SoC,Kaigard/Anfield,Verilog,Anfield,134,6,2024-02-10 16:30:59+00:00,1
16346,536915603,https://github.com/Devipriya1921/VSDBabySoC_ICC2.git,2022-09-15 07:37:17+00:00,,Devipriya1921/VSDBabySoC_ICC2,Verilog,VSDBabySoC_ICC2,10525,5,2024-05-14 16:25:05+00:00,2
16347,535963034,https://github.com/am2mcu/ATM.git,2022-09-13 04:51:05+00:00,An ATM project written in verilog,am2mcu/ATM,Verilog,ATM,3,5,2024-07-03 07:13:28+00:00,1
16348,539254426,https://github.com/emeb/ice-dongle.git,2022-09-21 01:22:01+00:00,USB-C Dongle with ice40 UP5k FPGA,emeb/ice-dongle,Verilog,ice-dongle,5111,5,2024-07-30 19:50:33+00:00,3
16349,535396206,https://github.com/AladinF/HDMI-Video-Interfacing-with-ZCU102-.git,2022-09-11 18:57:11+00:00,HDMI Video Interfacing with ZCU102 using Xilinx IPs,AladinF/HDMI-Video-Interfacing-with-ZCU102-,Verilog,HDMI-Video-Interfacing-with-ZCU102-,160,5,2024-10-15 11:30:56+00:00,0
16350,540793691,https://github.com/suisuisi/teroshdl.git,2022-09-24 10:37:43+00:00,teroshdl例程,suisuisi/teroshdl,Verilog,teroshdl,6576,5,2023-07-23 10:28:12+00:00,1
16351,537056452,https://github.com/liu-hz18/MipsGreatAgain-Soc.git,2022-09-15 14:08:42+00:00,A light-weighted synthesizable 9-stage-pipelined MIPS processor with branch prediction and CP1(FPU) support.,liu-hz18/MipsGreatAgain-Soc,Verilog,MipsGreatAgain-Soc,2528,5,2024-08-13 08:57:31+00:00,1
16352,537745353,https://github.com/AkhilDotG/Floating-point-MAC.git,2022-09-17 08:26:35+00:00,Half Precision Floating point Multiplier Accumulator,AkhilDotG/Floating-point-MAC,Verilog,Floating-point-MAC,4,4,2024-06-07 19:49:51+00:00,1
16353,536495280,https://github.com/alsrbok/Programmable_Accelerator.git,2022-09-14 09:01:51+00:00,It can support any spatial/temporal mapping of DNN computation.,alsrbok/Programmable_Accelerator,Verilog,Programmable_Accelerator,2763,4,2024-10-21 15:05:58+00:00,0
16354,543364842,https://github.com/mohamedshehabeldean/BBqm-hardware.git,2022-09-30 00:07:16+00:00,using c++ and assembly and machine code,mohamedshehabeldean/BBqm-hardware,Verilog,BBqm-hardware,1850,4,2023-07-15 22:24:49+00:00,0
16355,537221478,https://github.com/HaochengBillYang/ece385.git,2022-09-15 22:09:54+00:00,ECE385 @ UIUC FA22,HaochengBillYang/ece385,Verilog,ece385,209006,4,2024-09-13 01:05:36+00:00,0
16356,535605558,https://github.com/Deepak42074/SRAM_IMC.git,2022-09-12 09:58:48+00:00,,Deepak42074/SRAM_IMC,Verilog,SRAM_IMC,6883,4,2024-02-26 02:24:12+00:00,1
16357,542319081,https://github.com/Lowdata/Mixed-Signal-8bit-RAM.git,2022-09-27 22:56:07+00:00,,Lowdata/Mixed-Signal-8bit-RAM,Verilog,Mixed-Signal-8bit-RAM,25,4,2022-12-21 20:18:06+00:00,0
16358,543536232,https://github.com/Richard-dick/CA_GROUPWORK.git,2022-09-30 09:58:57+00:00,,Richard-dick/CA_GROUPWORK,Verilog,CA_GROUPWORK,7310,4,2023-05-21 11:51:01+00:00,0
16359,541961532,https://github.com/gayathrimalamal/Pixel_Level_Reconfigurable_Beamforming.git,2022-09-27 07:38:53+00:00,,gayathrimalamal/Pixel_Level_Reconfigurable_Beamforming,Verilog,Pixel_Level_Reconfigurable_Beamforming,33,4,2024-08-28 09:25:03+00:00,0
16360,537967647,https://github.com/AnthonyAS15/Decodificador-de-Gray.git,2022-09-18 01:06:01+00:00,Segundo proyecto del curso de Diseño Lógico,AnthonyAS15/Decodificador-de-Gray,Verilog,Decodificador-de-Gray,204,4,2024-02-15 05:55:52+00:00,1
16361,536476916,https://github.com/IvanXiang/FPGA_IIC_EEPROM.git,2022-09-14 08:11:11+00:00,,IvanXiang/FPGA_IIC_EEPROM,Verilog,FPGA_IIC_EEPROM,57,3,2024-03-08 07:57:32+00:00,1
16362,537863416,https://github.com/rj45/rjvdp.git,2022-09-17 16:17:39+00:00,A retro-inspired VDP -- Video Display Processor -- built with Digital running on an FPGA.,rj45/rjvdp,Verilog,rjvdp,494,3,2023-04-10 22:43:04+00:00,0
16363,537130790,https://github.com/eajayreddy/LMS-Adaptive-Filter.git,2022-09-15 17:14:23+00:00,Design of LMS adaptive filter without using direct multiplications and updating the filter coeffiicients based on the inputs,eajayreddy/LMS-Adaptive-Filter,Verilog,LMS-Adaptive-Filter,16,3,2024-10-22 09:28:36+00:00,0
16364,543042814,https://github.com/Vedant-02/Verilog-HDL-Lab-Experiments.git,2022-09-29 09:49:56+00:00,"Verilog, standardized as IEEE 1364, is a hardware description language used to model electronic systems. This repository consists of Verilog HDL lab experiments conducted in course EEL2020 Digitial Design at IIT Jodhpur",Vedant-02/Verilog-HDL-Lab-Experiments,Verilog,Verilog-HDL-Lab-Experiments,104,3,2024-07-03 16:53:12+00:00,2
16365,543797319,https://github.com/NouraMedhat28/Washing-Machine-Controller.git,2022-09-30 21:30:42+00:00,,NouraMedhat28/Washing-Machine-Controller,Verilog,Washing-Machine-Controller,20,3,2023-05-19 19:14:45+00:00,0
16366,538604686,https://github.com/emreissever/APB-PWM-Module.git,2022-09-19 16:54:01+00:00,PWM Controller With APB Slave Interface,emreissever/APB-PWM-Module,Verilog,APB-PWM-Module,577,3,2024-08-21 11:20:33+00:00,0
16367,540937442,https://github.com/MuhammadMajiid/AES.git,2022-09-24 19:02:32+00:00,"Advanced Encryption Standard (AES) modelling, using Verilog HDL.",MuhammadMajiid/AES,Verilog,AES,2323,3,2023-05-16 08:22:46+00:00,0
16368,540244180,https://github.com/MiRaCLeXeoN/Handwritten-Number-Recognition-Based-On-Artix7-FPGA.git,2022-09-23 02:08:52+00:00,"This is the project assignment of the the course Computer Organization and Architecture, HUST. It's a rudimentary implementation of handwritten-number recognition, with computing component on FPGA and interactive component on PC.",MiRaCLeXeoN/Handwritten-Number-Recognition-Based-On-Artix7-FPGA,Verilog,Handwritten-Number-Recognition-Based-On-Artix7-FPGA,21267,3,2024-08-18 07:20:27+00:00,1
16369,537428793,https://github.com/wang-bocheng/LTC2324.git,2022-09-16 11:29:46+00:00,,wang-bocheng/LTC2324,Verilog,LTC2324,51,3,2023-10-31 13:30:09+00:00,1
16370,539206544,https://github.com/CraigDroke/Processor.git,2022-09-20 22:00:59+00:00,Computer Architecture Final Project,CraigDroke/Processor,Verilog,Processor,52,3,2024-02-15 18:20:16+00:00,1
16371,537836888,https://github.com/weidingliu/Lite_dual-CPU.git,2022-09-17 14:41:26+00:00,顺序双发射CPU,weidingliu/Lite_dual-CPU,Verilog,Lite_dual-CPU,136357,3,2024-07-28 11:10:27+00:00,1
16372,543563822,https://github.com/GeYuYao-hub/nscscc.git,2022-09-30 11:16:42+00:00,本项目的成果是在龙芯提供的 FPGA 实验平台上设计并实现基于 MIPS 32 的 CPU，并使用实验板上的周边硬件，成为一个片上系统。 不仅支持大赛要求的57 条指令以及其他复杂运算等32条指令，还完成了CP0和TLB的设计以及实现了对异常和 冲突的处理。能够运行功能、性能测试。,GeYuYao-hub/nscscc,Verilog,nscscc,3924,3,2024-01-09 10:51:41+00:00,0
16373,540045783,https://github.com/Adi-SRAM25/FPGA-based-True-Random-Number-Generator.git,2022-09-22 15:23:38+00:00,True random number generators (TRNGs) play a fundamental role in cryptographic systems. This brief presents a new and efficient method to generate true random numbers on field programmable gate array (FPGA) by utilizing the random jitter of free-running oscillators as a source of randomness.,Adi-SRAM25/FPGA-based-True-Random-Number-Generator,Verilog,FPGA-based-True-Random-Number-Generator,699,3,2024-07-24 17:41:21+00:00,1
16374,541540405,https://github.com/iic-jku/kvic_336007_ws22.git,2022-09-26 11:00:57+00:00,Course material for 336.007 (Prof. Pretl) in WS22 at JKU,iic-jku/kvic_336007_ws22,Verilog,kvic_336007_ws22,3343,2,2022-11-25 13:53:37+00:00,0
16375,537705807,https://github.com/jamesrosssharp/1_bit_AM.git,2022-09-17 05:14:41+00:00,1 bit AM Radio for ULX3S,jamesrosssharp/1_bit_AM,Verilog,1_bit_AM,1970,2,2024-09-28 09:15:32+00:00,0
16376,536477850,https://github.com/IvanXiang/FPGA_SPI_FLASH.git,2022-09-14 08:13:48+00:00,,IvanXiang/FPGA_SPI_FLASH,Verilog,FPGA_SPI_FLASH,18,2,2024-10-28 13:55:53+00:00,0
16377,536481327,https://github.com/IvanXiang/FPGA_COMS_SDRAM_VGA.git,2022-09-14 08:23:42+00:00,,IvanXiang/FPGA_COMS_SDRAM_VGA,Verilog,FPGA_COMS_SDRAM_VGA,4598,2,2023-03-07 10:03:29+00:00,0
16378,539892350,https://github.com/seokNULL/NVDLA-Project.git,2022-09-22 09:07:25+00:00,Implementation of Nvidia Deep Learning Accelerator (NVDLA) full-system on ZynqMPSoC,seokNULL/NVDLA-Project,Verilog,NVDLA-Project,38091,2,2024-06-08 03:37:30+00:00,3
16379,537109383,https://github.com/filippocarastro/SigmaDelta_ADC.git,2022-09-15 16:17:35+00:00,Sigma delta ADC implemented in caravel SoC.,filippocarastro/SigmaDelta_ADC,Verilog,SigmaDelta_ADC,84581,2,2024-05-08 11:48:52+00:00,0
16380,536324829,https://github.com/jnaraujo/tec498_projeto_01.git,2022-09-13 22:10:42+00:00,📚 Projeto da desciplina de TEC 498 MI - Projeto de Circuitos Digitais,jnaraujo/tec498_projeto_01,Verilog,tec498_projeto_01,287,2,2023-03-07 04:51:18+00:00,0
16381,542855751,https://github.com/echostreams/nand-bch.git,2022-09-29 00:58:40+00:00,,echostreams/nand-bch,Verilog,nand-bch,1566,2,2023-07-19 07:21:42+00:00,0
16382,537576026,https://github.com/benevpi/test-asic.git,2022-09-16 18:28:00+00:00,a tinytapeout test,benevpi/test-asic,Verilog,test-asic,9,2,2023-01-31 13:49:58+00:00,0
16383,536079885,https://github.com/CRTejaswi/floatpt-sqrt.git,2022-09-13 10:49:28+00:00,,CRTejaswi/floatpt-sqrt,Verilog,floatpt-sqrt,2021,2,2023-11-27 08:49:10+00:00,0
16384,536919966,https://github.com/yaojh18/cod-cpu.git,2022-09-15 07:50:26+00:00,This is five-stage pipeline CPU developed on RISC-V Instruction Set. TLB supported.,yaojh18/cod-cpu,Verilog,cod-cpu,82237,2,2024-02-14 14:08:18+00:00,0
16385,540047414,https://github.com/NouraMedhat28/Single-Cycle-MIPS-Processor.git,2022-09-22 15:27:34+00:00,,NouraMedhat28/Single-Cycle-MIPS-Processor,Verilog,Single-Cycle-MIPS-Processor,24,2,2023-05-19 19:14:50+00:00,0
16386,543502453,https://github.com/irving11119/EE2026-Project.git,2022-09-30 08:29:59+00:00,FPGA Project for NUS EE2026 (Digital Design),irving11119/EE2026-Project,Verilog,EE2026-Project,48535,2,2023-12-26 05:57:56+00:00,2
16387,535678952,https://github.com/s100projects/T35seg7.git,2022-09-12 13:26:02+00:00,T35 Seven Segment Counter,s100projects/T35seg7,Verilog,T35seg7,7189,2,2023-01-03 22:19:43+00:00,0
16388,542136925,https://github.com/polprog/my8051.git,2022-09-27 14:45:07+00:00,An 8051 implementation on the Lattice ECP5 FPGA on Colorlight 5A-75B board,polprog/my8051,Verilog,my8051,379,2,2024-01-22 05:45:41+00:00,0
16389,535996319,https://github.com/piotro888/ppcpu_caravel.git,2022-09-13 06:52:08+00:00,ppcpu for openMPW,piotro888/ppcpu_caravel,Verilog,ppcpu_caravel,1394459,2,2024-09-25 09:53:39+00:00,1
16390,540769933,https://github.com/PrathamGit-dev/BB84-Protocol-QuantamKeyDistribution-.git,2022-09-24 09:06:57+00:00,Classical analogy of quantam key distribution and it's implementation on FPGA(Pynqz2),PrathamGit-dev/BB84-Protocol-QuantamKeyDistribution-,Verilog,BB84-Protocol-QuantamKeyDistribution-,6,2,2023-12-28 13:58:00+00:00,0
16391,537469601,https://github.com/eymay/RV32I_Core.git,2022-09-16 13:27:29+00:00,,eymay/RV32I_Core,Verilog,RV32I_Core,162073,2,2024-09-25 00:19:00+00:00,0
16392,536282511,https://github.com/pkumar4197/Flaoting-pt.-square-root.git,2022-09-13 19:37:45+00:00,Implementation of 32 bit floating point square root using verilog,pkumar4197/Flaoting-pt.-square-root,Verilog,Flaoting-pt.-square-root,478,2,2023-04-12 07:02:05+00:00,0
16393,539595682,https://github.com/LBL-ICS/Parameterizable-Design-on-CNN-with-Chisel-HCL.git,2022-09-21 16:58:56+00:00,,LBL-ICS/Parameterizable-Design-on-CNN-with-Chisel-HCL,Verilog,Parameterizable-Design-on-CNN-with-Chisel-HCL,118,2,2024-06-04 01:14:56+00:00,1
16394,541256374,https://github.com/Himanshu5298/Stream-cypher-for-data-encyption-decryption.git,2022-09-25 17:40:08+00:00,8bit stream cypher for text encryption and decryption using the pseudo random number generator in Verilog HDL.,Himanshu5298/Stream-cypher-for-data-encyption-decryption,Verilog,Stream-cypher-for-data-encyption-decryption,3,2,2023-01-17 18:23:04+00:00,0
16395,540308310,https://github.com/panaAHS/MIPS-processor-Verilog.git,2022-09-23 06:27:23+00:00,A simple 32-bit MIPS processor in Verilog,panaAHS/MIPS-processor-Verilog,Verilog,MIPS-processor-Verilog,6639,2,2024-04-20 20:11:43+00:00,0
16396,537169952,https://github.com/deanm1278/zynq_led_controller_hw.git,2022-09-15 19:03:50+00:00,,deanm1278/zynq_led_controller_hw,Verilog,zynq_led_controller_hw,156904,2,2024-05-31 08:50:18+00:00,1
16397,543113180,https://github.com/sarathb2/logarithmic-Cordic-Unit.git,2022-09-29 12:34:04+00:00,,sarathb2/logarithmic-Cordic-Unit,Verilog,logarithmic-Cordic-Unit,3,2,2023-07-12 06:55:47+00:00,0
16398,535655320,https://github.com/PrincetonUniversity/opensip.git,2022-09-12 12:26:47+00:00,,PrincetonUniversity/opensip,Verilog,opensip,169,2,2022-09-13 02:14:21+00:00,0
16399,535630249,https://github.com/chithambaramoorthii/RRAM_IMC.git,2022-09-12 11:13:11+00:00,,chithambaramoorthii/RRAM_IMC,Verilog,RRAM_IMC,79691,1,2022-09-18 15:37:33+00:00,0
16400,537144725,https://github.com/prashantt001/FULL-ADDER.git,2022-09-15 17:51:18+00:00,FULL ADDER USING INTEL QUARTUS PRIME AND MODELSIM ALTERA,prashantt001/FULL-ADDER,Verilog,FULL-ADDER,4,1,2022-09-15 17:59:00+00:00,0
16401,539828430,https://github.com/AllenKaixuan/Computer-Architecture.git,2022-09-22 06:18:53+00:00,南开大学计算机体系结构,AllenKaixuan/Computer-Architecture,Verilog,Computer-Architecture,1476,1,2024-01-13 13:16:09+00:00,0
16402,538151092,https://github.com/ipgtestrepos/socX.git,2022-09-18 15:22:06+00:00,flow tests,ipgtestrepos/socX,Verilog,socX,996,1,2024-06-18 00:36:40+00:00,0
16403,537459827,https://github.com/mo2men3la2/Single-Cycle-MIPS-Processor.git,2022-09-16 13:00:41+00:00,"In this project, I have implemented a 32-bit single-cycle microarchitecture  MIPS processor based on Harvard Architecture. The single-cycle microarchitecture executes an  entire instruction in one cycle. In other words instruction fetch, instruction decode, execute,  write back, and program counter update occurs within a single clock cycle.",mo2men3la2/Single-Cycle-MIPS-Processor,Verilog,Single-Cycle-MIPS-Processor,67,1,2024-06-19 17:05:18+00:00,0
16404,543143259,https://github.com/ritwik-9/Arithmetic-Logical-Unit.git,2022-09-29 13:38:20+00:00,"Designed a 6-bit mini-ALU unit which functionality like ADD, SUB, XOR, CMP, and negation. Implemented in Verilog (Hardware Descriptive Language), tested and simulated in Vivado before implementing it on FPGA Basys 3 board.",ritwik-9/Arithmetic-Logical-Unit,Verilog,Arithmetic-Logical-Unit,20,1,2023-02-23 11:04:34+00:00,0
16405,537741895,https://github.com/AkhilDotG/Floating-Point-Adder.git,2022-09-17 08:10:36+00:00,4 stage - Half Precision Floating point adder,AkhilDotG/Floating-Point-Adder,Verilog,Floating-Point-Adder,94,1,2022-09-17 08:46:44+00:00,0
16406,540208679,https://github.com/sjoon-oh/ee511-computer-arch.git,2022-09-22 23:41:42+00:00,"KAIST EE511 Computer Architecture, coursework project.",sjoon-oh/ee511-computer-arch,Verilog,ee511-computer-arch,1848,1,2023-02-09 09:27:00+00:00,0
16407,538197955,https://github.com/b224hisl/rioschip2.git,2022-09-18 18:09:46+00:00,,b224hisl/rioschip2,Verilog,rioschip2,153214,1,2024-03-14 08:31:21+00:00,0
16408,543668543,https://github.com/sanidhyas3s/Pipelined-Processor-Simulator.git,2022-09-30 15:34:27+00:00,A Simulator for our own customised Assembly Language.,sanidhyas3s/Pipelined-Processor-Simulator,Verilog,Pipelined-Processor-Simulator,24,1,2022-10-23 08:55:55+00:00,1
16409,536227226,https://github.com/mahmoudkira/Pipelined_MIPS_Processor.git,2022-09-13 17:01:58+00:00,,mahmoudkira/Pipelined_MIPS_Processor,Verilog,Pipelined_MIPS_Processor,405,1,2022-09-13 19:51:55+00:00,0
16410,541166178,https://github.com/0616ygh/riosclass_template.git,2022-09-25 12:36:22+00:00,,0616ygh/riosclass_template,Verilog,riosclass_template,5534,1,2024-07-19 02:25:43+00:00,13
16411,543671094,https://github.com/Archfx/SnpsTools.git,2022-09-30 15:40:58+00:00,Simple beginner tutorial for Synopsys tool chain,Archfx/SnpsTools,Verilog,SnpsTools,7732,1,2023-04-05 15:30:27+00:00,1
16412,542583860,https://github.com/saisumanthpamujula/Radix-4-booth-multiplier.git,2022-09-28 12:39:22+00:00, design a 8-bit signed multiplier using booth’s algorithm.,saisumanthpamujula/Radix-4-booth-multiplier,Verilog,Radix-4-booth-multiplier,19,1,2022-10-27 23:40:33+00:00,0
16413,537148021,https://github.com/prashantt001/MULTIPLIER_2BIT.git,2022-09-15 18:00:16+00:00,MULTIPLIER_2BIT USING INTEL QUARTUS PRIME AND MODELSIM ALTERA,prashantt001/MULTIPLIER_2BIT,Verilog,MULTIPLIER_2BIT,6,1,2022-09-15 18:11:41+00:00,0
16414,543513827,https://github.com/wshuangge/ee457.git,2022-09-30 09:00:24+00:00,,wshuangge/ee457,Verilog,ee457,2379,1,2024-01-26 20:05:13+00:00,0
16415,543771858,https://github.com/ChrisZonghaoLi/sky130_ldo.git,2022-09-30 20:07:16+00:00,,ChrisZonghaoLi/sky130_ldo,Verilog,sky130_ldo,95,1,2024-05-11 12:59:26+00:00,0
16416,541536820,https://github.com/sujan2599/Logarithmic-unit-using-CORDIC.git,2022-09-26 10:51:52+00:00,,sujan2599/Logarithmic-unit-using-CORDIC,Verilog,Logarithmic-unit-using-CORDIC,2,1,2022-11-19 14:31:39+00:00,0
16417,539130738,https://github.com/BruceHuynh-hub/DILITHIUM-hardware.git,2022-09-20 18:15:19+00:00,,BruceHuynh-hub/DILITHIUM-hardware,Verilog,DILITHIUM-hardware,4253,1,2023-06-24 14:25:23+00:00,0
16418,536484013,https://github.com/IvanXiang/FPGA_COMS_DDR3_HDMI.git,2022-09-14 08:30:39+00:00,,IvanXiang/FPGA_COMS_DDR3_HDMI,Verilog,FPGA_COMS_DDR3_HDMI,22732,1,2023-05-27 20:41:17+00:00,0
16419,537777468,https://github.com/nella17/NYCU-DCLab-2022.git,2022-09-17 10:45:36+00:00,,nella17/NYCU-DCLab-2022,Verilog,NYCU-DCLab-2022,317,1,2023-03-10 09:27:11+00:00,0
16420,539506142,https://github.com/thechosenone98/upduino-fpga-particle-filter.git,2022-09-21 13:35:31+00:00,An implementation of a particle filter on an UPduino v3.1,thechosenone98/upduino-fpga-particle-filter,Verilog,upduino-fpga-particle-filter,31,1,2022-09-26 10:44:48+00:00,0
16421,541650589,https://github.com/wcy777/Convolution_Accelerator_for_VGG-16.git,2022-09-26 15:17:26+00:00,,wcy777/Convolution_Accelerator_for_VGG-16,Verilog,Convolution_Accelerator_for_VGG-16,1024,1,2024-09-24 06:23:32+00:00,0
16422,543073099,https://github.com/syedimaduddin/4-bit_Asynchronous_Up_Counter_using_Mixed-Signal.git,2022-09-29 11:01:26+00:00,"I have created this repository to store my 4-bit Asynchronous Counter design using Mixed Signal which I have designed for Mixed Signal SoC Design Marathon using eSim & SKY130, ",syedimaduddin/4-bit_Asynchronous_Up_Counter_using_Mixed-Signal,Verilog,4-bit_Asynchronous_Up_Counter_using_Mixed-Signal,9701,1,2022-10-06 10:21:52+00:00,2
16423,536815502,https://github.com/ronaldo26rodrigues/verilog-MIPS.git,2022-09-15 01:11:30+00:00,Processador MIPS implementado em verilog,ronaldo26rodrigues/verilog-MIPS,Verilog,verilog-MIPS,4663,1,2022-09-18 20:28:52+00:00,1
16424,537646950,https://github.com/OmarAlshatti/pipeline-mips-verilog.git,2022-09-16 23:25:57+00:00,,OmarAlshatti/pipeline-mips-verilog,Verilog,pipeline-mips-verilog,14,1,2022-09-16 23:53:00+00:00,0
16425,539494065,https://github.com/srimanthtenneti/FeFET-Programming-Network-.git,2022-09-21 13:08:39+00:00,Pulse varying circuits for FeFET programming ,srimanthtenneti/FeFET-Programming-Network-,Verilog,FeFET-Programming-Network-,2,1,2023-12-15 06:57:44+00:00,0
16426,537643262,https://github.com/OmarAlshatti/MulticycleProcessor-Verilog.git,2022-09-16 23:03:48+00:00,A multicycle processor with MIPS instruction set architecture simulated in Verilog,OmarAlshatti/MulticycleProcessor-Verilog,Verilog,MulticycleProcessor-Verilog,9,1,2022-09-17 00:26:36+00:00,0
16427,537479063,https://github.com/TDT4295AForEffort/fpga.git,2022-09-16 13:52:49+00:00,main repo for fpga!,TDT4295AForEffort/fpga,Verilog,fpga,37251,1,2022-11-26 01:59:54+00:00,0
16428,538794961,https://github.com/Zhang-Zhi-Kai/2021-CIC.git,2022-09-20 03:32:01+00:00,,Zhang-Zhi-Kai/2021-CIC,Verilog,2021-CIC,1037,1,2022-12-08 07:58:26+00:00,0
16429,539613541,https://github.com/RaviMugidi/GCD-Machine-using-Verilog-HDL.git,2022-09-21 17:43:02+00:00,,RaviMugidi/GCD-Machine-using-Verilog-HDL,Verilog,GCD-Machine-using-Verilog-HDL,8,1,2023-09-10 22:34:45+00:00,0
16430,539617776,https://github.com/marschen233/ECSE_318.git,2022-09-21 17:53:17+00:00,,marschen233/ECSE_318,Verilog,ECSE_318,1212,1,2023-07-02 03:38:04+00:00,0
16431,536476657,https://github.com/XiaogegeChen/sha256.git,2022-09-14 08:10:19+00:00,Block Hashing Algorithm (Verilog Implementation).,XiaogegeChen/sha256,Verilog,sha256,269,1,2023-01-16 08:10:18+00:00,0
16432,543256977,https://github.com/abhash2205/8T-SRAM-Based-In-Memory-DAC-for-AI-acceleration.git,2022-09-29 18:03:37+00:00,,abhash2205/8T-SRAM-Based-In-Memory-DAC-for-AI-acceleration,Verilog,8T-SRAM-Based-In-Memory-DAC-for-AI-acceleration,1810,1,2022-10-14 01:31:45+00:00,0
16433,536814005,https://github.com/AhsanAliUet/duty-cycle-and-frequency-controlled-signal-using-verilog.git,2022-09-15 01:04:56+00:00,We will make a signal in Verilog which will be a variable duty cycle as well as variable frequency signal which is named as pulse. We can refer this signal pulse as a square wave also with variable duty cycle. ,AhsanAliUet/duty-cycle-and-frequency-controlled-signal-using-verilog,Verilog,duty-cycle-and-frequency-controlled-signal-using-verilog,36367,1,2024-03-14 01:44:26+00:00,0
16434,542854865,https://github.com/yuansui123/ISML_SineStimDriver.git,2022-09-29 00:55:21+00:00,,yuansui123/ISML_SineStimDriver,Verilog,ISML_SineStimDriver,6,1,2024-02-26 01:35:08+00:00,0
16435,543520723,https://github.com/wcy777/ICLAB_2021_spring_Lab03_practice.git,2022-09-30 09:18:26+00:00,,wcy777/ICLAB_2021_spring_Lab03_practice,Verilog,ICLAB_2021_spring_Lab03_practice,497,1,2022-12-25 06:07:11+00:00,0
16436,540162246,https://github.com/noemiabril/Minimig-AGA_MiSTer-Arrow_SoCkit.git,2022-09-22 20:40:38+00:00,Minimig AGA for Arrow SoCkit,noemiabril/Minimig-AGA_MiSTer-Arrow_SoCkit,Verilog,Minimig-AGA_MiSTer-Arrow_SoCkit,17787,1,2022-09-23 07:30:25+00:00,0
16437,541431143,https://github.com/ssszwic/IC_Project.git,2022-09-26 06:02:23+00:00,,ssszwic/IC_Project,Verilog,IC_Project,69,1,2022-10-13 12:46:47+00:00,0
16438,538784066,https://github.com/INNO-MAKER/7_INCH_HDMI2MIPI_FPGA_DEMO.git,2022-09-20 02:50:34+00:00,,INNO-MAKER/7_INCH_HDMI2MIPI_FPGA_DEMO,Verilog,7_INCH_HDMI2MIPI_FPGA_DEMO,65319,1,2023-04-11 05:03:59+00:00,1
16439,542522373,https://github.com/basaro/AIEDGE6.git,2022-09-28 10:00:06+00:00,,basaro/AIEDGE6,Verilog,AIEDGE6,68,1,2024-07-23 05:58:19+00:00,0
16440,541183812,https://github.com/IsharaNawa/CO221_Digital_Design_LABS.git,2022-09-25 13:39:47+00:00,Labs of CO221 : Digital Design,IsharaNawa/CO221_Digital_Design_LABS,Verilog,CO221_Digital_Design_LABS,21962,1,2022-09-25 23:57:16+00:00,0
16441,537166736,https://github.com/deanm1278/ledstream.git,2022-09-15 18:54:19+00:00,AXI Stream compatible multi-output WS2812 controller,deanm1278/ledstream,Verilog,ledstream,11,1,2024-10-20 04:01:31+00:00,0
16442,535969908,https://github.com/yuzdoge/digital-circuit-lab-skeleton.git,2022-09-13 05:19:53+00:00,FSM Tiny CPU,yuzdoge/digital-circuit-lab-skeleton,Verilog,digital-circuit-lab-skeleton,18,1,2023-05-17 13:16:43+00:00,2
16443,539058092,https://github.com/MuhammadMajiid/Washing-Machine.git,2022-09-20 15:22:53+00:00,,MuhammadMajiid/Washing-Machine,Verilog,Washing-Machine,63,1,2022-12-12 06:35:38+00:00,0
16444,536261969,https://github.com/SSNRobot/Spiking-Neural-Network.git,2022-09-13 18:35:02+00:00,,SSNRobot/Spiking-Neural-Network,Verilog,Spiking-Neural-Network,75,1,2024-05-17 15:07:44+00:00,0
16445,538107403,https://github.com/srijithkrishnan/SmartHome-FPGA.git,2022-09-18 12:48:50+00:00,Smart Home is a FPGA project designed on a Boolean Board (Spartan 7) for automated control over home appliances within a room.,srijithkrishnan/SmartHome-FPGA,Verilog,SmartHome-FPGA,709,1,2024-06-06 11:06:11+00:00,0
16446,541135955,https://github.com/wcy777/ICLAB_2021_spring_Lab02_practice.git,2022-09-25 10:36:05+00:00,,wcy777/ICLAB_2021_spring_Lab02_practice,Verilog,ICLAB_2021_spring_Lab02_practice,835,1,2022-12-25 06:07:09+00:00,0
16447,540308309,https://github.com/dineshannayya/8bit_dac.git,2022-09-23 06:27:23+00:00,4 x 8 Bit DAC taget to openroad/openlane flow and sky130 foundary,dineshannayya/8bit_dac,Verilog,8bit_dac,855,1,2023-05-10 13:32:29+00:00,1
16448,536284861,https://github.com/pkumar4197/2-Folded-Architecture.git,2022-09-13 19:45:25+00:00,Implementation of 2 folded architecture of IIR filter using verilog.,pkumar4197/2-Folded-Architecture,Verilog,2-Folded-Architecture,486,1,2023-02-03 09:10:49+00:00,0
16449,537150516,https://github.com/prashantt001/MULTIPLIER_3BIT.git,2022-09-15 18:06:51+00:00,3*3 BIT MULTIPLIER USING SINGLE BIT ADDERS USING INTEL QUARTUS PRIME AND MODELSIM ALTERA,prashantt001/MULTIPLIER_3BIT,Verilog,MULTIPLIER_3BIT,5,1,2022-09-15 18:13:21+00:00,0
16450,538581887,https://github.com/wxjHits/SOC_CORTEX_M0.git,2022-09-19 15:58:37+00:00,,wxjHits/SOC_CORTEX_M0,Verilog,SOC_CORTEX_M0,43201,1,2024-04-07 07:16:02+00:00,0
16451,535233085,https://github.com/tomek-szczesny/ice40_lib.git,2022-09-11 08:17:43+00:00,,tomek-szczesny/ice40_lib,Verilog,ice40_lib,177,1,2024-08-20 18:23:03+00:00,1
16452,540689423,https://github.com/howard881010/IC-Design-Lab-Term-Project.git,2022-09-24 02:57:37+00:00,,howard881010/IC-Design-Lab-Term-Project,Verilog,IC-Design-Lab-Term-Project,2887,1,2022-11-23 08:06:22+00:00,0
16453,541611143,https://github.com/Swalbak/digital-system-design.git,2022-09-26 13:50:10+00:00,dsd,Swalbak/digital-system-design,Verilog,digital-system-design,11584,1,2023-04-09 08:47:15+00:00,0
16454,535381785,https://github.com/Mostafa-Hassanien/Advanced-Encryption-Standard-AES-.git,2022-09-11 17:59:56+00:00,,Mostafa-Hassanien/Advanced-Encryption-Standard-AES-,Verilog,Advanced-Encryption-Standard-AES-,32,1,2022-10-29 14:38:58+00:00,0
16455,540687701,https://github.com/howard881010/IC-Design-Lab.git,2022-09-24 02:48:15+00:00,,howard881010/IC-Design-Lab,Verilog,IC-Design-Lab,5011,1,2024-09-19 06:50:36+00:00,0
16456,538965487,https://github.com/Benisonpin/Caravel-ISP-TWLCE-01.git,2022-09-20 11:58:47+00:00,,Benisonpin/Caravel-ISP-TWLCE-01,Verilog,Caravel-ISP-TWLCE-01,45844,1,2022-11-01 06:23:31+00:00,0
16457,543052422,https://github.com/Indirashradda/Blind-Spot-Monitoring-and-Notification-System.git,2022-09-29 10:12:12+00:00,,Indirashradda/Blind-Spot-Monitoring-and-Notification-System,Verilog,Blind-Spot-Monitoring-and-Notification-System,548,1,2022-10-08 14:14:41+00:00,0
16458,537645413,https://github.com/OmarAlshatti/Single-Cycle-In-Verilog.git,2022-09-16 23:16:26+00:00,A single cycle processor simulated in Verilog using MIPS instruction set architecture.,OmarAlshatti/Single-Cycle-In-Verilog,Verilog,Single-Cycle-In-Verilog,7,1,2022-09-16 23:25:20+00:00,0
16459,542056949,https://github.com/mouer-hub/cmos_sdram_vga.git,2022-09-27 11:48:57+00:00,,mouer-hub/cmos_sdram_vga,Verilog,cmos_sdram_vga,24404,1,2023-11-24 06:47:21+00:00,0
16460,535452652,https://github.com/htfab/trainable-nn.git,2022-09-11 23:33:14+00:00,,htfab/trainable-nn,Verilog,trainable-nn,1946563,1,2022-12-01 02:52:36+00:00,0
16461,538385173,https://github.com/tmct-web/omsp430_demo_tmct.git,2022-09-19 07:35:28+00:00,openMSP430 project ported to Terasic DE0 and DE0CV. (I2C master core and basic UART included),tmct-web/omsp430_demo_tmct,Verilog,omsp430_demo_tmct,2642,1,2022-12-16 21:32:27+00:00,0
16462,537457994,https://github.com/cornell-ece4750/ece4750-sec04-proc.git,2022-09-16 12:55:31+00:00,ECE 4750 Section 4: Lab 2 Head Start,cornell-ece4750/ece4750-sec04-proc,Verilog,ece4750-sec04-proc,450,1,2023-04-18 08:45:48+00:00,4
16463,540260999,https://github.com/ZhuohaoXu/ECE-385---Digital-Systems-Laboratory.git,2022-09-23 03:15:14+00:00,"Design, build, and test digital systems using transistor-transistor logic (TTL), SystemVerilog, and field-programmable gate arrays (FPGAs). Topics include combinational and sequential logic, storage elements, input/output and display, timing analysis, design tradeoffs, synchronous and asynchronous design methods, datapath and controller, microprocessor design, software/hardware co-design, and system-on-a-chip. ",ZhuohaoXu/ECE-385---Digital-Systems-Laboratory,,ECE-385---Digital-Systems-Laboratory,59685,1,2024-04-24 16:39:04+00:00,0
16464,537500437,https://github.com/felixcamer/AI-based-FPGA-on-vivado.git,2022-09-16 14:47:10+00:00,,felixcamer/AI-based-FPGA-on-vivado,Verilog,AI-based-FPGA-on-vivado,11351,1,2024-10-02 09:49:12+00:00,0
16465,544515359,https://github.com/NTU-LaDS-II/FAN_ATPG.git,2022-10-02 17:14:09+00:00,FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool,NTU-LaDS-II/FAN_ATPG,Verilog,FAN_ATPG,11205,77,2024-10-07 03:13:51+00:00,9
16466,545412126,https://github.com/prajwalgekkouga/AHB-to-APB-Bridge.git,2022-10-04 10:20:04+00:00,The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB. Read and write transfers on the AHB are converted into equivalent transfers on the APB.,prajwalgekkouga/AHB-to-APB-Bridge,Verilog,AHB-to-APB-Bridge,36,49,2024-10-27 15:12:18+00:00,12
16467,544108025,https://github.com/nand2mario/ddr3-tang-primer-20k.git,2022-10-01 17:05:55+00:00,DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.,nand2mario/ddr3-tang-primer-20k,Verilog,ddr3-tang-primer-20k,383,48,2024-10-15 11:52:20+00:00,8
16468,544780287,https://github.com/mbaykenar/digital-logic-design.git,2022-10-03 08:00:39+00:00,This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes related to the course ,mbaykenar/digital-logic-design,Verilog,digital-logic-design,25694,45,2024-09-28 20:45:53+00:00,10
16469,550380922,https://github.com/TinyTapeout/tinytapeout-02.git,2022-10-12 17:03:58+00:00,TinyTapeout-02 submission repository,TinyTapeout/tinytapeout-02,Verilog,tinytapeout-02,586262,27,2024-10-16 15:15:30+00:00,4
16470,550739190,https://github.com/PacktPublishing/Architecting-and-Building-High-Speed-SoCs.git,2022-10-13 08:47:59+00:00,"Architecting and Building High Speed SoCs, published by Packt",PacktPublishing/Architecting-and-Building-High-Speed-SoCs,Verilog,Architecting-and-Building-High-Speed-SoCs,80238,23,2024-10-17 12:47:38+00:00,4
16471,552601595,https://github.com/briansune/Kintex-7-OV13850-Verilog.git,2022-10-16 23:43:37+00:00,kintex7 ov13850 fpga mipi camera,briansune/Kintex-7-OV13850-Verilog,Verilog,Kintex-7-OV13850-Verilog,14828,17,2024-09-26 07:04:06+00:00,2
16472,547121130,https://github.com/BigPig-Bro/Cyclone-IV.git,2022-10-07 07:00:33+00:00,【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板,BigPig-Bro/Cyclone-IV,Verilog,Cyclone-IV,376862,16,2024-08-02 05:11:22+00:00,1
16473,548148950,https://github.com/wanderingnail/AXI_DMA.git,2022-10-09 02:14:16+00:00,,wanderingnail/AXI_DMA,Verilog,AXI_DMA,2721,15,2024-09-28 05:39:52+00:00,4
16474,546507463,https://github.com/tsnlab/npu.git,2022-10-06 07:27:31+00:00,,tsnlab/npu,Verilog,npu,984,14,2024-10-22 00:24:04+00:00,9
16475,551623742,https://github.com/RicoLi424/CNN-Digit-Recognition-Accelerated-on-FPGA.git,2022-10-14 19:07:31+00:00,A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA,RicoLi424/CNN-Digit-Recognition-Accelerated-on-FPGA,Verilog,CNN-Digit-Recognition-Accelerated-on-FPGA,110413,13,2024-06-10 12:15:23+00:00,0
16476,545859211,https://github.com/learn-cocotb/tutorial.git,2022-10-05 05:12:35+00:00,Complete tutorial code.,learn-cocotb/tutorial,Verilog,tutorial,44,12,2024-09-30 06:00:27+00:00,53
16477,550525542,https://github.com/EECS150/fpga_project_skeleton_fa22.git,2022-10-12 23:12:22+00:00,,EECS150/fpga_project_skeleton_fa22,Verilog,fpga_project_skeleton_fa22,19502,12,2024-10-22 09:05:47+00:00,7
16478,547800360,https://github.com/opengateware/arcade-bankp.git,2022-10-08 10:12:00+00:00,Bank Panic/Combat Hawk Compatible Gateware IP Core,opengateware/arcade-bankp,Verilog,arcade-bankp,7830,11,2022-12-27 05:57:10+00:00,1
16479,543931639,https://github.com/open-fpga/core-example-basicchip32.git,2022-10-01 07:21:53+00:00,,open-fpga/core-example-basicchip32,Verilog,core-example-basicchip32,1623,9,2024-08-11 08:01:43+00:00,1
16480,544230617,https://github.com/EricJin2002/UCAS-CA-2022.git,2022-10-02 01:11:42+00:00,一个单发射五级静态流水CPU，采用龙芯32位精简版指令集，支持异常和中断处理，使用AXI总线接口，已集成TLB模块,EricJin2002/UCAS-CA-2022,Verilog,UCAS-CA-2022,128,9,2024-09-30 08:32:17+00:00,1
16481,549739957,https://github.com/yathAg/Physical_Verification_SKY130A.git,2022-10-11 16:55:50+00:00,Understanding Physical Verification using open source tools such as Magic and Netgen,yathAg/Physical_Verification_SKY130A,Verilog,Physical_Verification_SKY130A,68469,8,2024-06-22 06:25:33+00:00,5
16482,550397893,https://github.com/dkgrizzly/pano_term.git,2022-10-12 17:42:01+00:00,Pano Term,dkgrizzly/pano_term,Verilog,pano_term,36124,7,2024-02-07 17:40:11+00:00,2
16483,549012535,https://github.com/romavis/lwdo-sdr-fw.git,2022-10-10 14:35:44+00:00,LWDO-SDR firmware (FPGA & FTDI),romavis/lwdo-sdr-fw,Verilog,lwdo-sdr-fw,361,7,2024-04-10 13:18:43+00:00,2
16484,547283129,https://github.com/RainDayDream/hust-jizu.git,2022-10-07 12:33:31+00:00,华中科技大学计算机组成原理课设,RainDayDream/hust-jizu,Verilog,hust-jizu,27153,6,2024-09-08 04:02:55+00:00,0
16485,547332072,https://github.com/Jayanth-sharma/Mixed-signal-Two-Step-Flash-ADC.git,2022-10-07 14:02:33+00:00,This circuit is a part of Mixed Signal SOC design.,Jayanth-sharma/Mixed-signal-Two-Step-Flash-ADC,Verilog,Mixed-signal-Two-Step-Flash-ADC,6950,6,2024-08-05 15:06:45+00:00,0
16486,549697979,https://github.com/xeonds/xeonds.github.io.git,2022-10-11 15:37:59+00:00,My blog.,xeonds/xeonds.github.io,Verilog,xeonds.github.io,146014,6,2024-10-27 13:54:12+00:00,2
16487,550487050,https://github.com/va7deo/alpha68k.git,2022-10-12 21:15:04+00:00,alpha denshi 68k,va7deo/alpha68k,Verilog,alpha68k,55192,5,2023-11-07 19:03:38+00:00,2
16488,545568863,https://github.com/MiSTer-devel/Arcade-BankPanic_MiSTer.git,2022-10-04 15:47:10+00:00,BankPanic FPGA core for MiSTer,MiSTer-devel/Arcade-BankPanic_MiSTer,Verilog,Arcade-BankPanic_MiSTer,3432,5,2024-06-08 16:59:30+00:00,4
16489,548150448,https://github.com/wanderingnail/APB_ASYNCHRONOUS_BRIDGE.git,2022-10-09 02:19:12+00:00,,wanderingnail/APB_ASYNCHRONOUS_BRIDGE,Verilog,APB_ASYNCHRONOUS_BRIDGE,561,5,2024-07-01 11:56:56+00:00,1
16490,546490572,https://github.com/yfjobs97/MSDAP.git,2022-10-06 06:51:22+00:00,Mini Stereo Digital Audio Processor (MSDAP),yfjobs97/MSDAP,Verilog,MSDAP,49245,4,2024-04-24 17:10:40+00:00,0
16491,547573215,https://github.com/HurleyResearch/nRFICE.git,2022-10-07 23:13:13+00:00,nRF5340 with ICE40UP5K including JLink OB for instant BLE and FPGA development with zero dongles,HurleyResearch/nRFICE,Verilog,nRFICE,5652,4,2024-08-22 03:00:37+00:00,0
16492,547940076,https://github.com/SJTU-ECTL/HEDALS.git,2022-10-08 15:57:07+00:00,Highly efficient delay-driven approximate logic synthesis,SJTU-ECTL/HEDALS,Verilog,HEDALS,6019,4,2024-07-19 06:06:20+00:00,1
16493,543364842,https://github.com/mohamedshehabeldean/BBqm-hardware.git,2022-09-30 00:07:16+00:00,using c++ and assembly and machine code,mohamedshehabeldean/BBqm-hardware,Verilog,BBqm-hardware,1850,4,2023-07-15 22:24:49+00:00,0
16494,550901589,https://github.com/rvem/itmo-comp-arch-2022.git,2022-10-13 14:08:01+00:00,,rvem/itmo-comp-arch-2022,Verilog,itmo-comp-arch-2022,41,4,2023-10-10 20:10:09+00:00,15
16495,547647500,https://github.com/kei-seu/I2C.git,2022-10-08 03:12:00+00:00,UVM verification platform for DW_apb_i2c IP core(Master Mode),kei-seu/I2C,Verilog,I2C,560,4,2024-06-02 14:11:34+00:00,2
16496,547404488,https://github.com/inderjit303/32-bit-SRAM-.git,2022-10-07 16:18:28+00:00,32-bit SRAM implementation in eSim using Skywater 130nm CMOS technology ,inderjit303/32-bit-SRAM-,Verilog,32-bit-SRAM-,7083,4,2024-08-21 04:23:06+00:00,0
16497,543536232,https://github.com/Richard-dick/CA_GROUPWORK.git,2022-09-30 09:58:57+00:00,,Richard-dick/CA_GROUPWORK,Verilog,CA_GROUPWORK,7310,4,2023-05-21 11:51:01+00:00,0
16498,544759583,https://github.com/ZHAODONG-LYU/test_efpga0.git,2022-10-03 07:09:40+00:00,,ZHAODONG-LYU/test_efpga0,Verilog,test_efpga0,244193,3,2024-06-02 14:56:22+00:00,0
16499,552931475,https://github.com/Yaoshangshang96/FPGA-based_approx_mult.git,2022-10-17 12:59:40+00:00,FPT'22 Artifact_ Evaluation,Yaoshangshang96/FPGA-based_approx_mult,Verilog,FPGA-based_approx_mult,1319,3,2024-06-26 13:51:42+00:00,1
16500,543797319,https://github.com/NouraMedhat28/Washing-Machine-Controller.git,2022-09-30 21:30:42+00:00,,NouraMedhat28/Washing-Machine-Controller,Verilog,Washing-Machine-Controller,20,3,2023-05-19 19:14:45+00:00,0
16501,551319280,https://github.com/dkgrizzly/nespc.git,2022-10-14 07:23:27+00:00,NES as an 8-Bit PC,dkgrizzly/nespc,Verilog,nespc,1024,3,2023-06-23 16:53:49+00:00,0
16502,547486487,https://github.com/santoslucas/Processador-RAM-ROM.git,2022-10-07 19:11:58+00:00,"Processador que utiliza memórias RAM e ROM para executar um conjunto de instruções. O trabalho foi desenvolvido na disciplina Laboratório de Arquitetura e Organização de Computadores II (LAOC II), no CEFET-MG.",santoslucas/Processador-RAM-ROM,Verilog,Processador-RAM-ROM,8682,3,2022-10-21 00:51:08+00:00,1
16503,551792584,https://github.com/vini-2205/Hierarquia-de-Memoria-Inclusiva.git,2022-10-15 05:16:50+00:00,"Foi realizada um implementação de uma hierarquia de memória inclusiva para a matéria de Laboratório de Arquitetura e Organização de Computadores 2. Essa hierarquia tem uma cache L1 de 2 vias e uma memória principal diretamente mapeada, onde sua atualização ocorre através da política do write-back.",vini-2205/Hierarquia-de-Memoria-Inclusiva,Verilog,Hierarquia-de-Memoria-Inclusiva,2880,3,2022-10-21 00:55:56+00:00,1
16504,545930605,https://github.com/IEEE-NITK/Password-Cracker-On-FPGA.git,2022-10-05 08:15:48+00:00,This project aims to implement a password cracker on FPGA with Verilog HDL.,IEEE-NITK/Password-Cracker-On-FPGA,Verilog,Password-Cracker-On-FPGA,235,3,2024-08-18 02:31:17+00:00,4
16505,547360057,https://github.com/MadhuriKadam9/Phase-Locked-Loop-Design-in-Sky130nm.git,2022-10-07 14:53:54+00:00,,MadhuriKadam9/Phase-Locked-Loop-Design-in-Sky130nm,Verilog,Phase-Locked-Loop-Design-in-Sky130nm,6388,3,2024-02-20 17:53:54+00:00,2
16506,551799874,https://github.com/vini-2205/Processador-Uniciclo.git,2022-10-15 05:41:02+00:00,Processador feito durante a matéria de Laboratório de Arquitetura e Organização de Computadores 1.,vini-2205/Processador-Uniciclo,Verilog,Processador-Uniciclo,27,3,2022-10-21 00:55:55+00:00,1
16507,546515216,https://github.com/yfjobs97/ALU.git,2022-10-06 07:44:27+00:00,32-bit ALU designed from the gate level,yfjobs97/ALU,Verilog,ALU,10089,3,2023-12-11 12:44:08+00:00,0
16508,543563822,https://github.com/GeYuYao-hub/nscscc.git,2022-09-30 11:16:42+00:00,本项目的成果是在龙芯提供的 FPGA 实验平台上设计并实现基于 MIPS 32 的 CPU，并使用实验板上的周边硬件，成为一个片上系统。 不仅支持大赛要求的57 条指令以及其他复杂运算等32条指令，还完成了CP0和TLB的设计以及实现了对异常和 冲突的处理。能够运行功能、性能测试。,GeYuYao-hub/nscscc,Verilog,nscscc,3924,3,2024-01-09 10:51:41+00:00,0
16509,544624606,https://github.com/fdarling/orangecrab-usb-cdc-demo.git,2022-10-02 23:31:07+00:00,"USB virtual COM port ""open core"" running on an OrangeCrab development board",fdarling/orangecrab-usb-cdc-demo,Verilog,orangecrab-usb-cdc-demo,12,3,2024-08-15 09:12:37+00:00,0
16510,552372462,https://github.com/1024th/RV32I-CPU.git,2022-10-16 12:55:19+00:00,,1024th/RV32I-CPU,Verilog,RV32I-CPU,509,3,2024-01-19 15:46:27+00:00,0
16511,550660810,https://github.com/vini-2205/Processador-Verilog-RAM-ROM.git,2022-10-13 05:54:02+00:00,"Processador feito em Verilog para a matéria de Laboratório de Arquitetura e Organização de Computadores 2 , usando ROM e RAM.",vini-2205/Processador-Verilog-RAM-ROM,Verilog,Processador-Verilog-RAM-ROM,2442,3,2022-10-21 00:55:52+00:00,1
16512,545794016,https://github.com/ddwkim10/RFID-Reader-IP-Core-with-ID-filtering-function-.git,2022-10-05 01:41:20+00:00,This repository stores a Verilog model of Digital Baseband (DBB) of the RFID reader IC. The standard is  specified in EPCTM Radio-Frequency Identity Protocols Class-1 Generation-2 UHF RFID Protocol for Communications at 860 MHz – 960 MHz Version 1.0.9. ,ddwkim10/RFID-Reader-IP-Core-with-ID-filtering-function-,Verilog,RFID-Reader-IP-Core-with-ID-filtering-function-,248,3,2024-08-14 07:27:52+00:00,2
16513,549937913,https://github.com/panxxhub/verilator-unisims.git,2022-10-12 00:57:08+00:00,,panxxhub/verilator-unisims,Verilog,verilator-unisims,78,2,2023-05-26 20:54:26+00:00,0
16514,553315493,https://github.com/qweryy0566/Toy-CPU-2022.git,2022-10-18 03:10:07+00:00,计算机系统（1） 2022 大作业,qweryy0566/Toy-CPU-2022,Verilog,Toy-CPU-2022,13807,2,2024-05-10 07:25:41+00:00,0
16515,547678445,https://github.com/SIAEm41/LeNet-5_FPGA.git,2022-10-08 04:46:05+00:00,,SIAEm41/LeNet-5_FPGA,,LeNet-5_FPGA,0,2,2024-07-05 10:50:12+00:00,0
16516,546706748,https://github.com/eduglez03/Estructura_de_Computadores.git,2022-10-06 14:10:21+00:00,,eduglez03/Estructura_de_Computadores,Verilog,Estructura_de_Computadores,777,2,2023-02-02 15:57:08+00:00,0
16517,552125986,https://github.com/V-Emanuel/MIPS.Processor-Verilog.git,2022-10-15 22:01:00+00:00,Single Cicle MIPS Processor in Verilog. ,V-Emanuel/MIPS.Processor-Verilog,Verilog,MIPS.Processor-Verilog,2353,2,2024-01-10 17:42:26+00:00,0
16518,551858198,https://github.com/microdynamics-cpu/tree-core-fpga.git,2022-10-15 08:44:09+00:00,An Universal FPGA Framework for SoC Simulation and Verification,microdynamics-cpu/tree-core-fpga,Verilog,tree-core-fpga,493,2,2023-09-02 11:29:52+00:00,0
16519,549465571,https://github.com/Theparia/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation.git,2022-10-11 08:21:48+00:00,"Hardware implementation of a MLP neural network for classifying the MNIST dataset, Computer Aided Design Course (Fall 2021), University of Tehran",Theparia/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation,Verilog,Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation,6556,2,2024-04-01 13:21:06+00:00,0
16520,545676247,https://github.com/norhanreda/solutions-of-computer-archtecture-labs.git,2022-10-04 19:43:10+00:00,,norhanreda/solutions-of-computer-archtecture-labs,Verilog,solutions-of-computer-archtecture-labs,5,2,2023-01-02 07:16:11+00:00,0
16521,552731738,https://github.com/MahmoudRedaSayed/SPI_Serial-Peripheral-Interface.git,2022-10-17 06:27:39+00:00,,MahmoudRedaSayed/SPI_Serial-Peripheral-Interface,Verilog,SPI_Serial-Peripheral-Interface,2108,2,2022-12-12 08:42:17+00:00,0
16522,552309260,https://github.com/ShahriarKhanLimon/BRACU_CSE460.git,2022-10-16 09:45:55+00:00,"BRACU CSE460: VLSI Design Lab, Fall- 2021",ShahriarKhanLimon/BRACU_CSE460,Verilog,BRACU_CSE460,1455,2,2024-05-19 15:00:17+00:00,0
16523,551928724,https://github.com/masterzhouyz/recursive-median-filter.git,2022-10-15 12:16:47+00:00,Verilog code for recursive median filter,masterzhouyz/recursive-median-filter,Verilog,recursive-median-filter,9,2,2024-05-26 08:24:54+00:00,1
16524,547781412,https://github.com/Zathura1sanky/8X8-SRAM-Mixed-Signal-Design.git,2022-10-08 09:25:16+00:00,"This repository includes an eSim and NgVeri-implemented mixed-signal architecture for an 8X8 SRAM, as well as further implementation of bit addressable RAM.",Zathura1sanky/8X8-SRAM-Mixed-Signal-Design,Verilog,8X8-SRAM-Mixed-Signal-Design,47547,2,2023-08-05 10:55:24+00:00,0
16525,550722829,https://github.com/asdplk0410/b-icc-2019.git,2022-10-13 08:13:22+00:00,2019 IC Design Contest Cell-Based IC Design Category for Graduate Level: Image Convolutional Circuit Design,asdplk0410/b-icc-2019,Verilog,b-icc-2019,44746,2,2023-01-25 09:01:09+00:00,0
16526,546953983,https://github.com/huertma/NanoCMOS.git,2022-10-06 23:19:37+00:00,,huertma/NanoCMOS,Verilog,NanoCMOS,1711,2,2023-10-31 01:22:41+00:00,0
16527,543502453,https://github.com/irving11119/EE2026-Project.git,2022-09-30 08:29:59+00:00,FPGA Project for NUS EE2026 (Digital Design),irving11119/EE2026-Project,Verilog,EE2026-Project,48535,2,2023-12-26 05:57:56+00:00,2
16528,553605757,https://github.com/gjghlinix/dds.git,2022-10-18 13:26:59+00:00,dds频率合成器,gjghlinix/dds,Verilog,dds,169,2,2024-07-02 16:06:51+00:00,0
16529,549696397,https://github.com/ishanagg2001/Hardware-modelling.git,2022-10-11 15:35:24+00:00,A Repository for Electronics and Communication contributions,ishanagg2001/Hardware-modelling,Verilog,Hardware-modelling,54,2,2023-11-29 18:46:15+00:00,7
16530,550744481,https://github.com/KOTOKORURU/ETC2_Decoder.git,2022-10-13 08:58:26+00:00,RTL implementation(RGB Format),KOTOKORURU/ETC2_Decoder,Verilog,ETC2_Decoder,7474,2,2024-04-23 01:13:23+00:00,0
16531,552663873,https://github.com/LauYeeYu/RV32I-CPU.git,2022-10-17 03:07:34+00:00,A toy RV32I CPU that supports all RV32I unprivileged instructions except FENCE instructions.,LauYeeYu/RV32I-CPU,Verilog,RV32I-CPU,439,2,2024-07-08 04:15:01+00:00,0
16532,546497610,https://github.com/kimna16/CSE3016.git,2022-10-06 07:07:25+00:00,,kimna16/CSE3016,Verilog,CSE3016,43847,2,2023-09-20 20:06:34+00:00,1
16533,545169213,https://github.com/wkrska/EC551_Labs.git,2022-10-03 22:47:38+00:00,,wkrska/EC551_Labs,Verilog,EC551_Labs,240358,2,2022-11-23 01:37:43+00:00,0
16534,552761997,https://github.com/3442/conspiracion.git,2022-10-17 07:31:41+00:00,"Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator.",3442/conspiracion,Verilog,conspiracion,5827,2,2024-09-26 23:22:59+00:00,1
16535,549044273,https://github.com/antoniovillena/2nduserio.git,2022-10-10 15:30:41+00:00,,antoniovillena/2nduserio,Verilog,2nduserio,52893,2,2023-04-16 19:53:52+00:00,0
16536,552904508,https://github.com/sbaldzenka/xyloni_examples.git,2022-10-17 12:10:25+00:00,Examples for Efinix Xyloni FPGA-board. ,sbaldzenka/xyloni_examples,Verilog,xyloni_examples,5,2,2024-08-16 17:03:45+00:00,1
16537,552413295,https://github.com/AdrySales/CalculadoraMaquinaDeEstadosVerilog.git,2022-10-16 14:40:07+00:00,Calculadora implementada em uma FPGA (Sistemas Digitais),AdrySales/CalculadoraMaquinaDeEstadosVerilog,Verilog,CalculadoraMaquinaDeEstadosVerilog,3673,2,2022-11-24 22:54:43+00:00,1
16538,551909452,https://github.com/omsheladia/HDLBits-Solutions.git,2022-10-15 11:19:35+00:00,,omsheladia/HDLBits-Solutions,Verilog,HDLBits-Solutions,27,2,2023-04-28 15:55:45+00:00,0
16539,550472301,https://github.com/alirezajaberirad/FPGA.git,2022-10-12 20:34:38+00:00,This repository includes all the lab projects and computer assignment of the FPGA-Based Embedded Design course - Fall 2021,alirezajaberirad/FPGA,Verilog,FPGA,100518,2,2022-11-22 19:45:42+00:00,0
16540,544494097,https://github.com/pavanmathur/DDR-SDRAM-.git,2022-10-02 16:14:30+00:00,DESIGN AND VERIFICATION OF DDR SDRAM MEMORY CONTROLLER USING SYSTEMVERILOG FOR HIGHER COVERAGE,pavanmathur/DDR-SDRAM-,Verilog,DDR-SDRAM-,6887,2,2024-02-12 07:03:06+00:00,2
16541,553163293,https://github.com/Dany2002-hub/Image_Processing_in_Verilog.git,2022-10-17 20:20:11+00:00,,Dany2002-hub/Image_Processing_in_Verilog,Verilog,Image_Processing_in_Verilog,260,1,2022-10-26 06:40:50+00:00,0
16542,547163855,https://github.com/satvikgoel950/8BitSAR_SatvikGoel_eSim.git,2022-10-07 08:30:29+00:00,Design and Simulation of 8BitSAR adc using esim and sky130 libraries,satvikgoel950/8BitSAR_SatvikGoel_eSim,Verilog,8BitSAR_SatvikGoel_eSim,346,1,2023-01-30 03:50:02+00:00,0
16543,551184337,https://github.com/Darshil-2002/256-to-1-4-bit-multiplexer.git,2022-10-14 01:04:28+00:00,,Darshil-2002/256-to-1-4-bit-multiplexer,Verilog,256-to-1-4-bit-multiplexer,1,1,2022-10-26 14:54:57+00:00,0
16544,547025107,https://github.com/PluseLin/Dynamic-Pipeline-CPU.git,2022-10-07 02:51:51+00:00,,PluseLin/Dynamic-Pipeline-CPU,Verilog,Dynamic-Pipeline-CPU,1008,1,2022-12-14 13:41:24+00:00,0
16545,546627352,https://github.com/ElTheScreeps/Up-Down_Counter.git,2022-10-06 11:39:39+00:00,,ElTheScreeps/Up-Down_Counter,Verilog,Up-Down_Counter,32,1,2023-06-29 15:18:33+00:00,0
16546,550167056,https://github.com/NikolaosGian/VLSI-ASIC-IC.git,2022-10-12 10:03:20+00:00,An application using Cadence IC Package,NikolaosGian/VLSI-ASIC-IC,Verilog,VLSI-ASIC-IC,10162,1,2023-02-14 20:15:08+00:00,0
16547,552255645,https://github.com/tommathew01/Verilog_S4_KTU.git,2022-10-16 06:53:20+00:00,All Verilog programs  as prescribed by KTU 2019 syllabus for CSE S4 Digital Lab,tommathew01/Verilog_S4_KTU,Verilog,Verilog_S4_KTU,4,1,2022-10-16 08:21:33+00:00,1
16548,546844548,https://github.com/replica455/Booth-Multiplier.git,2022-10-06 18:36:59+00:00,FOSSEE hackathon,replica455/Booth-Multiplier,Verilog,Booth-Multiplier,1111,1,2023-04-16 19:55:06+00:00,1
16549,543668543,https://github.com/sanidhyas3s/Pipelined-Processor-Simulator.git,2022-09-30 15:34:27+00:00,A Simulator for our own customised Assembly Language.,sanidhyas3s/Pipelined-Processor-Simulator,Verilog,Pipelined-Processor-Simulator,24,1,2022-10-23 08:55:55+00:00,1
16550,546164264,https://github.com/cucapra/filament-evaluation.git,2022-10-05 16:30:22+00:00,Filament for the best hype system,cucapra/filament-evaluation,Verilog,filament-evaluation,328,1,2023-06-18 04:20:33+00:00,0
16551,546650364,https://github.com/Tariya321/EE-practice.git,2022-10-06 12:26:33+00:00,code design of EE courses partly in HFUT,Tariya321/EE-practice,Verilog,EE-practice,9448,1,2024-08-03 03:33:26+00:00,0
16552,545227658,https://github.com/zouyingcao/minisys-1-cpu.git,2022-10-04 02:04:53+00:00,minisys-1 CPU 简单框架,zouyingcao/minisys-1-cpu,Verilog,minisys-1-cpu,2668,1,2024-06-26 08:18:47+00:00,0
16553,547533793,https://github.com/abhinav067/Serializer-Design-With-MUX-4-1-And-LVDS-Driver.git,2022-10-07 21:09:16+00:00,,abhinav067/Serializer-Design-With-MUX-4-1-And-LVDS-Driver,Verilog,Serializer-Design-With-MUX-4-1-And-LVDS-Driver,2932,1,2023-08-31 09:50:59+00:00,1
16554,543671094,https://github.com/Archfx/SnpsTools.git,2022-09-30 15:40:58+00:00,Simple beginner tutorial for Synopsys tool chain,Archfx/SnpsTools,Verilog,SnpsTools,7732,1,2023-04-05 15:30:27+00:00,1
16555,547996009,https://github.com/malivinayak/Self-Correcting-Message-System-using-Hamming-Code.git,2022-10-08 18:16:31+00:00,Self-Correcting Message System using Hamming Code,malivinayak/Self-Correcting-Message-System-using-Hamming-Code,Verilog,Self-Correcting-Message-System-using-Hamming-Code,6434,1,2024-03-18 02:57:48+00:00,0
16556,551758594,https://github.com/rcande65/ECE564.git,2022-10-15 03:14:17+00:00,,rcande65/ECE564,Verilog,ECE564,7,1,2024-03-24 06:26:25+00:00,0
16557,543513827,https://github.com/wshuangge/ee457.git,2022-09-30 09:00:24+00:00,,wshuangge/ee457,Verilog,ee457,2379,1,2024-01-26 20:05:13+00:00,0
16558,551214125,https://github.com/hsiangchengfun/2022_Fall_Microprocessor_Systems_Principles_and_Implementation.git,2022-10-14 02:34:07+00:00,,hsiangchengfun/2022_Fall_Microprocessor_Systems_Principles_and_Implementation,Verilog,2022_Fall_Microprocessor_Systems_Principles_and_Implementation,19742,1,2023-10-11 04:10:16+00:00,0
16559,543771858,https://github.com/ChrisZonghaoLi/sky130_ldo.git,2022-09-30 20:07:16+00:00,,ChrisZonghaoLi/sky130_ldo,Verilog,sky130_ldo,95,1,2024-05-11 12:59:26+00:00,0
16560,546090524,https://github.com/BhagyasriAnnapurna/Verilog.git,2022-10-05 14:02:38+00:00,All my Verilog codes (RTL and Testbench),BhagyasriAnnapurna/Verilog,Verilog,Verilog,1613,1,2023-03-17 09:36:02+00:00,0
16561,545497131,https://github.com/Darksw20/ITESO-digital-systems.git,2022-10-04 13:27:59+00:00,,Darksw20/ITESO-digital-systems,Verilog,ITESO-digital-systems,33,1,2023-01-26 00:53:37+00:00,0
16562,545149991,https://github.com/skarr4616/Y86-Pipeline-Processor.git,2022-10-03 21:45:24+00:00,,skarr4616/Y86-Pipeline-Processor,Verilog,Y86-Pipeline-Processor,1155,1,2023-02-15 08:04:22+00:00,0
16563,545098052,https://github.com/xu842251462/EC551_FinalProject.git,2022-10-03 19:28:41+00:00,,xu842251462/EC551_FinalProject,Verilog,EC551_FinalProject,45293,1,2024-01-12 18:40:07+00:00,0
16564,549846798,https://github.com/Zhenghong-C-LM/i2c_module_desgin.git,2022-10-11 20:41:35+00:00,,Zhenghong-C-LM/i2c_module_desgin,Verilog,i2c_module_desgin,4299,1,2023-06-06 17:39:01+00:00,0
16565,547904109,https://github.com/tanay-das/Audio_Amplifier_using_eSim.git,2022-10-08 14:30:51+00:00,,tanay-das/Audio_Amplifier_using_eSim,Verilog,Audio_Amplifier_using_eSim,594,1,2023-03-09 16:04:25+00:00,0
16566,548803621,https://github.com/Sagarbc05/Multipliers.git,2022-10-10 07:53:20+00:00,24 bit multiplier,Sagarbc05/Multipliers,Verilog,Multipliers,9,1,2022-12-14 06:00:49+00:00,0
16567,553479356,https://github.com/mad03day/hard_accelerators.git,2022-10-18 09:25:31+00:00,,mad03day/hard_accelerators,Verilog,hard_accelerators,1125,1,2023-01-31 20:39:33+00:00,0
16568,551331739,https://github.com/rooinasuit/pong_nano9k.git,2022-10-14 07:50:21+00:00,Interfacing of ping-pong game on 800x480 LCD,rooinasuit/pong_nano9k,Verilog,pong_nano9k,35,1,2023-11-18 19:44:20+00:00,0
16569,550946538,https://github.com/TJine/AXI.git,2022-10-13 15:26:38+00:00,AXI_lite.v,TJine/AXI,Verilog,AXI,51,1,2024-07-13 08:48:40+00:00,0
16570,546615775,https://github.com/delta-1234/cscore.git,2022-10-06 11:15:02+00:00,计组小白的上机,delta-1234/cscore,Verilog,cscore,6926,1,2024-08-29 08:19:40+00:00,0
16571,547709960,https://github.com/Hemanth432/Mixed-Signal-SoC-design-Marathon-using-eSim-SKY130.git,2022-10-08 06:20:06+00:00,,Hemanth432/Mixed-Signal-SoC-design-Marathon-using-eSim-SKY130,Verilog,Mixed-Signal-SoC-design-Marathon-using-eSim-SKY130,1526,1,2022-10-08 12:32:23+00:00,0
16572,546637817,https://github.com/ElTheScreeps/Up-Down_Binary_Counter_with_Dynamic_Count_to_Flag.git,2022-10-06 12:01:15+00:00,,ElTheScreeps/Up-Down_Binary_Counter_with_Dynamic_Count_to_Flag,Verilog,Up-Down_Binary_Counter_with_Dynamic_Count_to_Flag,33,1,2023-06-29 15:18:34+00:00,0
16573,547486433,https://github.com/rahulearn2019/Mixed-Signal-Circuit-Design-and-SImulation-Marathon.git,2022-10-07 19:11:54+00:00,In Memory Logic Operations with 8T SRAM cells,rahulearn2019/Mixed-Signal-Circuit-Design-and-SImulation-Marathon,Verilog,Mixed-Signal-Circuit-Design-and-SImulation-Marathon,644,1,2023-01-22 14:41:30+00:00,0
16574,544408033,https://github.com/PeterZhang17/HelloEDA.git,2022-10-02 12:00:12+00:00,OpenSourceHardwareDevelopment,PeterZhang17/HelloEDA,Verilog,HelloEDA,8,1,2023-07-09 22:39:47+00:00,1
16575,544567628,https://github.com/Vivehanandhaa/ECEA_HDLTP.git,2022-10-02 19:53:32+00:00,,Vivehanandhaa/ECEA_HDLTP,Verilog,ECEA_HDLTP,844,1,2023-02-10 06:19:50+00:00,0
16576,551679018,https://github.com/obscuredcode/mc6845-emulation.git,2022-10-14 21:50:40+00:00,Toy emulation of the MC6845 CRT Controller,obscuredcode/mc6845-emulation,Verilog,mc6845-emulation,38,1,2024-03-12 22:46:38+00:00,0
16577,547391429,https://github.com/Ravi-Prakash99/8-Bit-Counter-Ramp-Type-ADC-using-eSim.git,2022-10-07 15:52:40+00:00,,Ravi-Prakash99/8-Bit-Counter-Ramp-Type-ADC-using-eSim,Verilog,8-Bit-Counter-Ramp-Type-ADC-using-eSim,534,1,2024-06-20 10:39:41+00:00,0
16578,550579981,https://github.com/LiYiTao/PCSS.git,2022-10-13 02:03:34+00:00,An Parameter Compressibility Architecture for Structured Spiking Neural Networks,LiYiTao/PCSS,Verilog,PCSS,1210,1,2024-05-20 03:22:58+00:00,0
16579,543520723,https://github.com/wcy777/ICLAB_2021_spring_Lab03_practice.git,2022-09-30 09:18:26+00:00,,wcy777/ICLAB_2021_spring_Lab03_practice,Verilog,ICLAB_2021_spring_Lab03_practice,497,1,2022-12-25 06:07:11+00:00,0
16580,544060123,https://github.com/leonrinkel/lake.git,2022-10-01 14:37:44+00:00,Yet another RISC-V core implemented in Verilog,leonrinkel/lake,Verilog,lake,15,1,2022-10-12 17:59:24+00:00,1
16581,545439208,https://github.com/sunny865/mic_array.git,2022-10-04 11:24:34+00:00,,sunny865/mic_array,Verilog,mic_array,8592,1,2022-10-05 11:55:39+00:00,1
16582,548288257,https://github.com/gagana-05/100DaysOfRTL.git,2022-10-09 09:03:28+00:00,I was inspired by @raulbehl challenge to code a module everyday and progressively improve on coding skills. So here I am giving it a shot!,gagana-05/100DaysOfRTL,Verilog,100DaysOfRTL,23,1,2023-07-17 08:29:12+00:00,0
16583,546628975,https://github.com/ElTheScreeps/Algorithm_for_division_without_restoration_positive_numbers.git,2022-10-06 11:42:49+00:00,,ElTheScreeps/Algorithm_for_division_without_restoration_positive_numbers,Verilog,Algorithm_for_division_without_restoration_positive_numbers,345,1,2023-06-29 15:18:32+00:00,0
16584,550014391,https://github.com/akashkadambi/Lift-Algorithm.git,2022-10-12 04:31:21+00:00,Optimized Lift algorithm for a group of 4 lifts to reduce average waiting time.,akashkadambi/Lift-Algorithm,Verilog,Lift-Algorithm,1822,1,2024-05-08 03:26:40+00:00,0
16585,546123399,https://github.com/KanishR1/MOD_10_Sync_Counter_Mixed_sig_SoC.git,2022-10-05 15:05:55+00:00,This repository is created for the submission of the files for the Mixed Signal SoC Hackathon,KanishR1/MOD_10_Sync_Counter_Mixed_sig_SoC,Verilog,MOD_10_Sync_Counter_Mixed_sig_SoC,14008,1,2023-08-27 09:42:44+00:00,0
16586,547306642,https://github.com/mixiang2/i2c.git,2022-10-07 13:18:45+00:00,此项目仅仅用来学习github的使用,mixiang2/i2c,Verilog,i2c,6,1,2023-06-26 03:54:15+00:00,0
16587,547075601,https://github.com/Md-Sanaul-Haque-Shanto/FPGA.git,2022-10-07 05:09:13+00:00,Connecting FPGA and Arduino using SPI. ,Md-Sanaul-Haque-Shanto/FPGA,Verilog,FPGA,1756,1,2023-02-24 09:58:47+00:00,0
16588,553733231,https://github.com/RajeevMarada/Elevator-Lift_Contoller_Verilog.git,2022-10-18 17:21:44+00:00,A Verilog based implementation of a elevator controller using Finite State Machine,RajeevMarada/Elevator-Lift_Contoller_Verilog,Verilog,Elevator-Lift_Contoller_Verilog,622,1,2023-10-12 14:10:05+00:00,1
16589,550124309,https://github.com/JialiangTang/UCAS-DigitalCircuits.git,2022-10-12 08:40:34+00:00,中国科学院大学2021秋季学期数字电路课程-李文明,JialiangTang/UCAS-DigitalCircuits,Verilog,UCAS-DigitalCircuits,132958,1,2024-10-28 12:37:06+00:00,0
16590,551514039,https://github.com/MahmoudRedaSayed/ARC-Labs.git,2022-10-14 14:43:29+00:00,,MahmoudRedaSayed/ARC-Labs,Verilog,ARC-Labs,2,1,2022-12-12 08:42:19+00:00,0
16591,553302501,https://github.com/phapdn/NTT-CKKS.git,2022-10-18 02:36:44+00:00,In-place NTT architecture for CKKS HE,phapdn/NTT-CKKS,Verilog,NTT-CKKS,7,1,2023-09-26 13:06:39+00:00,1
16592,544350429,https://github.com/mohsenrezaei12/4-bit-multiplier-using-array-and-Add-Shift-in-Verilog.git,2022-10-02 08:54:55+00:00,,mohsenrezaei12/4-bit-multiplier-using-array-and-Add-Shift-in-Verilog,Verilog,4-bit-multiplier-using-array-and-Add-Shift-in-Verilog,8,1,2022-11-04 14:57:45+00:00,0
16593,550731560,https://github.com/asdplk0410/16-bit-risc-cpu.git,2022-10-13 08:32:27+00:00,GA Systems Design and Practice Term Project: A 16-Bit RISC Computer,asdplk0410/16-bit-risc-cpu,Verilog,16-bit-risc-cpu,787,1,2022-10-13 09:51:28+00:00,0
16594,549467182,https://github.com/parnianf/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation.git,2022-10-11 08:24:51+00:00,"Hardware implementation of a MLP neural network for classifying the MNIST dataset, Computer Aided Design Course (Fall 2021), University of Tehran",parnianf/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation,Verilog,Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation,7293,1,2024-04-01 13:21:55+00:00,0
16595,551628233,https://github.com/fiumad/RPI-Independent-Study.git,2022-10-14 19:19:49+00:00,,fiumad/RPI-Independent-Study,Verilog,RPI-Independent-Study,10389,1,2024-06-04 14:52:16+00:00,1
16596,547476931,https://github.com/learn-cocotb/assignment-interface.git,2022-10-07 18:50:40+00:00,Memory Interface,learn-cocotb/assignment-interface,Verilog,assignment-interface,25,1,2024-05-07 00:03:55+00:00,4
16597,548359985,https://github.com/ExtraBits42/LEC-NJU_DC-calculate-system.git,2022-10-09 12:09:55+00:00,NJU's Digital Circuit and Computer Composition Experiment - FPGA-Calculate System,ExtraBits42/LEC-NJU_DC-calculate-system,Verilog,LEC-NJU_DC-calculate-system,988,1,2023-11-06 11:26:57+00:00,0
16598,548857279,https://github.com/gjghlinix/uart.git,2022-10-10 09:41:12+00:00,uart串口通信,gjghlinix/uart,Verilog,uart,14,1,2022-10-10 09:43:11+00:00,1
16599,552558508,https://github.com/zijie-tang/MIPS32-CPU.git,2022-10-16 21:17:39+00:00,,zijie-tang/MIPS32-CPU,Verilog,MIPS32-CPU,15978,1,2022-10-20 17:49:21+00:00,0
16600,552657732,https://github.com/mat1221-hub/Basic-Logic-Gate-Verilog-code-with-Testbench.git,2022-10-17 02:46:38+00:00,"AND GATE, OR GATE,NOT GATE Verilog code with Test Bench",mat1221-hub/Basic-Logic-Gate-Verilog-code-with-Testbench,Verilog,Basic-Logic-Gate-Verilog-code-with-Testbench,2,1,2022-11-29 03:46:24+00:00,0
16601,549857645,https://github.com/accellarando/cs3710.git,2022-10-11 21:07:54+00:00,,accellarando/cs3710,Verilog,cs3710,14519,1,2024-09-30 22:33:01+00:00,0
16602,544622048,https://github.com/DanielMestres/RISC-ARM-Pipeline-Architecture.git,2022-10-02 23:19:51+00:00,Semester project of emulating a RISC ARM arquitecture utilizing Verilog,DanielMestres/RISC-ARM-Pipeline-Architecture,Verilog,RISC-ARM-Pipeline-Architecture,1465,1,2023-06-13 04:35:10+00:00,0
16603,546073579,https://github.com/PavanDheeraj/Pavan_Mixed_Signal_Marathon.git,2022-10-05 13:31:02+00:00,,PavanDheeraj/Pavan_Mixed_Signal_Marathon,Verilog,Pavan_Mixed_Signal_Marathon,459,1,2022-12-06 13:12:19+00:00,0
16604,547048169,https://github.com/sammy17/bombs-n-balloons.git,2022-10-07 03:56:24+00:00,,sammy17/bombs-n-balloons,Verilog,bombs-n-balloons,72974,1,2022-12-29 16:43:17+00:00,0
16605,546168002,https://github.com/LBL-ICS/FP-Modules-ChiselHCL-VerilogHDL.git,2022-10-05 16:38:13+00:00,,LBL-ICS/FP-Modules-ChiselHCL-VerilogHDL,Verilog,FP-Modules-ChiselHCL-VerilogHDL,112,1,2024-07-12 20:01:13+00:00,1
16606,551627409,https://github.com/ChrisZonghaoLi/sky130_template.git,2022-10-14 19:17:38+00:00,,ChrisZonghaoLi/sky130_template,Verilog,sky130_template,2228,1,2024-05-11 12:59:25+00:00,0
16607,545954422,https://github.com/an3ol/Basic_Digital_Circuits_using_Verilog_HDL.git,2022-10-05 09:09:16+00:00,This repository contains RTL code of Basic digital circuits in Verilog HDL,an3ol/Basic_Digital_Circuits_using_Verilog_HDL,Verilog,Basic_Digital_Circuits_using_Verilog_HDL,194,1,2024-10-04 05:40:21+00:00,0
16608,544598423,https://github.com/MiSTer-devel/Arcade-PenguinKunWars_MiSTer.git,2022-10-02 21:41:31+00:00,PenguinKunWars by MiSTer-X,MiSTer-devel/Arcade-PenguinKunWars_MiSTer,Verilog,Arcade-PenguinKunWars_MiSTer,2696,1,2024-05-31 13:55:26+00:00,3
16609,546009663,https://github.com/planBisme/8bits_cpu.git,2022-10-05 11:13:37+00:00,8位模型计算机,planBisme/8bits_cpu,Verilog,8bits_cpu,95,1,2023-09-08 15:07:35+00:00,0
16610,547739530,https://github.com/PSR0001/eSim_hackathon.git,2022-10-08 07:40:08+00:00,Mixed Signal Circuit Design and Simulation Marathon under very Good category  Article: https://www.linkedin.com/pulse/mixed-signal-simulation-marathon-using-esim-sky130-kannan-moudgalya/?trackingId=PLrgw35VThqQ5QB,PSR0001/eSim_hackathon,Verilog,eSim_hackathon,4157,1,2024-03-18 02:58:03+00:00,1
16611,558107635,https://github.com/gsmecher/minimax.git,2022-10-26 23:02:11+00:00,"Minimax: a Compressed-First, Microcoded RISC-V CPU",gsmecher/minimax,Verilog,minimax,253,203,2024-10-16 20:38:34+00:00,13
16612,559558993,https://github.com/WilsonChen003/HDLGen.git,2022-10-30 13:51:09+00:00,"HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work &  improve effiency with a few embedded functions, with ZERO learning-curve",WilsonChen003/HDLGen,Verilog,HDLGen,22136,85,2024-09-21 16:17:56+00:00,23
16613,562211171,https://github.com/Forty-Bot/ethernet.git,2022-11-05 16:37:20+00:00,WIP 100BASE-TX PHY,Forty-Bot/ethernet,Verilog,ethernet,281,71,2024-10-06 08:30:12+00:00,5
16614,556188165,https://github.com/BrunoLevy/TordBoyau.git,2022-10-23 09:09:31+00:00,A pipelined RISC-V processor,BrunoLevy/TordBoyau,Verilog,TordBoyau,976,47,2024-07-06 16:52:05+00:00,3
16615,560627283,https://github.com/Xilinx/xup_fpga_vivado_flow.git,2022-11-01 22:57:39+00:00,AMD Xilinx University Program Vivado tutorial ,Xilinx/xup_fpga_vivado_flow,Verilog,xup_fpga_vivado_flow,34172,31,2024-10-26 14:02:30+00:00,13
16616,561844230,https://github.com/suisuisi/AXI4-Stream-FIR-filter.git,2022-11-04 16:06:52+00:00,AXI4-Stream FIR filter IP,suisuisi/AXI4-Stream-FIR-filter,Verilog,AXI4-Stream-FIR-filter,10,11,2024-03-15 02:25:06+00:00,6
16617,558322437,https://github.com/polarispw/22-fall-CPUSample.git,2022-10-27 10:14:56+00:00,,polarispw/22-fall-CPUSample,Verilog,22-fall-CPUSample,4432,10,2023-04-19 03:31:49+00:00,8
16618,555397523,https://github.com/CSI-SCT-SB/CSL-202-Digital-Lab.git,2022-10-21 13:54:02+00:00,A repository for Digital Lab Codes and Materials,CSI-SCT-SB/CSL-202-Digital-Lab,Verilog,CSL-202-Digital-Lab,2065,10,2024-09-29 18:44:02+00:00,4
16619,557560337,https://github.com/emrealci/FPGA-Verilog.git,2022-10-25 22:48:03+00:00,Practices related to the fundamental level of the programming language Verilog.,emrealci/FPGA-Verilog,Verilog,FPGA-Verilog,5613,10,2023-09-25 01:22:23+00:00,2
16620,561682800,https://github.com/starbovo/Digital-System-Design2022.git,2022-11-04 08:49:00+00:00,小赵的数字系统综合设计代码仓库，欢迎参考,starbovo/Digital-System-Design2022,Verilog,Digital-System-Design2022,23617,9,2023-11-16 02:38:27+00:00,0
16621,559359243,https://github.com/ElectronAsh/ISA_Sound_Card_QMtech.git,2022-10-29 21:37:46+00:00,ISA Sound Card using QMtech FPGA Module (chip shortage edition),ElectronAsh/ISA_Sound_Card_QMtech,Verilog,ISA_Sound_Card_QMtech,3157,9,2023-07-11 11:14:10+00:00,0
16622,558698781,https://github.com/Siddhi-95/SytemVerilog_Constraints.git,2022-10-28 05:02:04+00:00,,Siddhi-95/SytemVerilog_Constraints,Verilog,SytemVerilog_Constraints,13,8,2024-02-14 09:24:18+00:00,0
16623,555452252,https://github.com/mjmaher987/Digital-Systems-Design-Lab.git,2022-10-21 15:54:48+00:00,Digital Systems Design LAB - Sharif University of Technology,mjmaher987/Digital-Systems-Design-Lab,Verilog,Digital-Systems-Design-Lab,296,7,2024-04-01 12:49:21+00:00,0
16624,562391527,https://github.com/vinayakkp2000/APB_I2C-bridge.git,2022-11-06 07:46:02+00:00,,vinayakkp2000/APB_I2C-bridge,Verilog,APB_I2C-bridge,29045,7,2024-07-29 09:06:53+00:00,0
16625,555859915,https://github.com/Zzzz0zzzZ/hardware-course-design.git,2022-10-22 13:59:47+00:00,北工大硬件类课设仓库（数字逻辑、汇编、计算机组成原理、计算机体系结构、操作系统）,Zzzz0zzzZ/hardware-course-design,Verilog,hardware-course-design,35268,7,2024-08-02 01:46:37+00:00,1
16626,554419260,https://github.com/Abd1997-Dev/Design-of-Area-Effcient-Low-Latency-5G-Compliant-LDPC-Decoder-Architecture.git,2022-10-19 19:31:38+00:00,This is my MTech Thesis Dissertation Topic.,Abd1997-Dev/Design-of-Area-Effcient-Low-Latency-5G-Compliant-LDPC-Decoder-Architecture,Verilog,Design-of-Area-Effcient-Low-Latency-5G-Compliant-LDPC-Decoder-Architecture,2803,7,2024-10-21 07:59:40+00:00,1
16627,561673013,https://github.com/fangyzh26/uart.git,2022-11-04 08:19:05+00:00,,fangyzh26/uart,Verilog,uart,8,7,2024-08-08 08:45:21+00:00,5
16628,561732117,https://github.com/open-fpga/core-example-kbmouse-targetdata.git,2022-11-04 11:14:11+00:00,,open-fpga/core-example-kbmouse-targetdata,Verilog,core-example-kbmouse-targetdata,1033,6,2024-08-11 08:02:26+00:00,0
16629,561011196,https://github.com/trabucayre/GateMate_demos.git,2022-11-02 18:44:31+00:00,gateware for CologneChip GateMate Evaluation Board,trabucayre/GateMate_demos,Verilog,GateMate_demos,5964,6,2024-06-08 02:29:58+00:00,3
16630,559858147,https://github.com/Kamu1403/Dynamic-pipelined-CPU.git,2022-10-31 08:43:50+00:00,54-instruction dynamic pipeline CPU for mips architecture,Kamu1403/Dynamic-pipelined-CPU,Verilog,Dynamic-pipelined-CPU,2853,6,2024-10-29 06:13:07+00:00,0
16631,556701795,https://github.com/chethan2807/puf_rng_64_bit.git,2022-10-24 10:55:53+00:00,This project implements a 64-bit Ring oscillator based PUF on Arty A7 FPGA,chethan2807/puf_rng_64_bit,Verilog,puf_rng_64_bit,506,5,2024-03-13 23:20:34+00:00,1
16632,554878396,https://github.com/Roodaki/MIPS-Processor.git,2022-10-20 14:54:05+00:00,Implementation of a 32-bit MIPS processor using Verilog HDL with advanced features like a 5-stage pipeline and instruction/data caches.,Roodaki/MIPS-Processor,Verilog,MIPS-Processor,27,5,2023-09-26 12:50:40+00:00,0
16633,558501430,https://github.com/Yashraj-10/KGPminiRISC.git,2022-10-27 17:13:04+00:00,,Yashraj-10/KGPminiRISC,Verilog,KGPminiRISC,141,5,2024-07-11 04:00:21+00:00,1
16634,558832972,https://github.com/GaryChen886/IC-contest-undergrad.git,2022-10-28 12:00:10+00:00,IC contest考古題,GaryChen886/IC-contest-undergrad,Verilog,IC-contest-undergrad,27981,5,2024-07-17 13:31:27+00:00,1
16635,562306635,https://github.com/moyesw/TT02-M0.git,2022-11-05 23:22:57+00:00,M0: A 16-bit SUBLEQ Microprocessor,moyesw/TT02-M0,Verilog,TT02-M0,2754,5,2024-03-17 18:08:33+00:00,1
16636,560855148,https://github.com/Barak-Katzir/AI-Convolutional_Layer.git,2022-11-02 12:22:57+00:00,"AI Accelerator that computes as fast as possible a Convolutional Layer on a RISC-V CPU, using an FPGA.",Barak-Katzir/AI-Convolutional_Layer,Verilog,AI-Convolutional_Layer,46,5,2024-02-14 14:07:48+00:00,1
16637,558808536,https://github.com/wzh933/Hardware-Design-1-Multi-Cycle-CPU.git,2022-10-28 10:48:18+00:00,多周期CPU,wzh933/Hardware-Design-1-Multi-Cycle-CPU,Verilog,Hardware-Design-1-Multi-Cycle-CPU,5986,5,2024-06-01 03:30:56+00:00,0
16638,556442174,https://github.com/HexSDR/uart2bus.git,2022-10-23 21:22:28+00:00,整合了两个opencores.org和fpg4fun.com的两个开源项目，通过串口命令对总线进行读写的接口，适合用在fpga的debug查看内部寄存器或者信号。,HexSDR/uart2bus,Verilog,uart2bus,220,4,2024-09-20 08:13:15+00:00,0
16639,559515473,https://github.com/AtaraxiaZ/MP-DPD.git,2022-10-30 11:10:17+00:00,Memory Polynomial implementation on FPGA,AtaraxiaZ/MP-DPD,Verilog,MP-DPD,7,4,2023-11-09 15:11:47+00:00,0
16640,554657153,https://github.com/lvzhengde/uart.git,2022-10-20 07:03:08+00:00,UART的Verilog HDL实现，适用于各种FPGA/ASIC设计,lvzhengde/uart,Verilog,uart,66,4,2024-07-18 03:23:05+00:00,0
16641,556108836,https://github.com/rewired-gh/verilog-project-template.git,2022-10-23 04:20:11+00:00,简易开发环境下的 Verilog 项目模版,rewired-gh/verilog-project-template,Verilog,verilog-project-template,57,4,2023-12-03 02:44:26+00:00,0
16642,559997034,https://github.com/MelkhiorVintageComputing/VintageBusFPGA_Common.git,2022-10-31 14:30:10+00:00,"Common stuff for SBusFPGA, NuBusFPGA, ...",MelkhiorVintageComputing/VintageBusFPGA_Common,Verilog,VintageBusFPGA_Common,647,4,2024-05-18 08:17:12+00:00,0
16643,554309546,https://github.com/fluctlight001/Nova164_RV_I.git,2022-10-19 15:42:20+00:00,RV64I 5-stags-pipeline core,fluctlight001/Nova164_RV_I,Verilog,Nova164_RV_I,9646,4,2024-03-31 06:41:54+00:00,0
16644,561620500,https://github.com/sicajc/VLSI_CAD_Project.git,2022-11-04 05:01:13+00:00,My NCHU vlsi cad final project,sicajc/VLSI_CAD_Project,Verilog,VLSI_CAD_Project,31459,4,2023-09-21 02:57:51+00:00,0
16645,559313993,https://github.com/Yunzez/6463-RV32I_Processor_Design.git,2022-10-29 18:16:58+00:00,,Yunzez/6463-RV32I_Processor_Design,Verilog,6463-RV32I_Processor_Design,97073,4,2024-01-12 18:43:50+00:00,0
16646,554260152,https://github.com/xiachunqiudong/my86_pipe.git,2022-10-19 14:11:36+00:00,y86-64 pipe implement,xiachunqiudong/my86_pipe,Verilog,my86_pipe,2630,4,2024-02-28 06:37:30+00:00,0
16647,553940592,https://github.com/wld2000/FPGA.git,2022-10-19 02:15:09+00:00,基于FPGA多通道数据采集器,wld2000/FPGA,Verilog,FPGA,17,4,2024-09-11 02:58:05+00:00,0
16648,562478488,https://github.com/Rutheniumlmw/HUST-verilog.git,2022-11-06 13:44:50+00:00,华科verilog语言的三个实验,Rutheniumlmw/HUST-verilog,Verilog,HUST-verilog,449,4,2024-06-09 01:41:55+00:00,1
16649,555667759,https://github.com/hnyls2002/Gnosis.git,2022-10-22 03:32:05+00:00,"A Gnosis is an item used by The Seven to directly resonate with Celestia, and is proof of an archon's status as one of The Seven.",hnyls2002/Gnosis,Verilog,Gnosis,955,4,2023-12-22 08:25:12+00:00,0
16650,557554881,https://github.com/w3arycod3r/de10-lite-comp-riscv.git,2022-10-25 22:31:12+00:00,"A RISC-V based computer system, designed with Platform Designer, using the Avalon Bus, running on the DE10-Lite FPGA dev board.",w3arycod3r/de10-lite-comp-riscv,Verilog,de10-lite-comp-riscv,2146,4,2024-07-19 19:47:14+00:00,0
16651,559315469,https://github.com/bitluni/HDMI720p.git,2022-10-29 18:22:12+00:00,,bitluni/HDMI720p,Verilog,HDMI720p,9,4,2024-02-08 19:36:54+00:00,0
16652,558355290,https://github.com/LKYcamel/FPGA_FM.git,2022-10-27 11:41:15+00:00,本项目使用verilog语言在quartus平台上完成了FM信号的解调功能,LKYcamel/FPGA_FM,Verilog,FPGA_FM,11,3,2024-04-28 16:10:22+00:00,0
16653,559528259,https://github.com/Darmin5/ComputerSystem_CPUdesign.git,2022-10-30 12:00:48+00:00,NEU计算机系统实验,Darmin5/ComputerSystem_CPUdesign,Verilog,ComputerSystem_CPUdesign,161,3,2023-12-13 06:17:17+00:00,1
16654,560867761,https://github.com/bing2309708871/RISC-V.git,2022-11-02 12:55:37+00:00,,bing2309708871/RISC-V,Verilog,RISC-V,430,3,2024-01-05 22:12:40+00:00,0
16655,560451770,https://github.com/Lynneu/MIPS-CPU-Course-Design.git,2022-11-01 14:31:44+00:00,BJUT 计算机组成原理课程设计,Lynneu/MIPS-CPU-Course-Design,Verilog,MIPS-CPU-Course-Design,10169,3,2024-05-11 08:51:29+00:00,0
16656,558532550,https://github.com/AhmedAlaa2024/Five-stages-Pipeline-Processor.git,2022-10-27 18:33:38+00:00,This is the course project for Computer Architecture course.,AhmedAlaa2024/Five-stages-Pipeline-Processor,Verilog,Five-stages-Pipeline-Processor,34250,3,2023-09-12 20:58:38+00:00,2
16657,559279214,https://github.com/clairexen/SAG4Fun.git,2022-10-29 16:07:19+00:00,An Open Source Sheep-And-Goats (SAG) and Inverse SAG Verilog IP,clairexen/SAG4Fun,Verilog,SAG4Fun,32,3,2023-04-04 23:05:52+00:00,0
16658,557282907,https://github.com/GreaterChen/BJUT-MultiCycleCPU.git,2022-10-25 12:07:50+00:00,北京工业大学计组课设：实现支持中断的多周期处理器,GreaterChen/BJUT-MultiCycleCPU,Verilog,BJUT-MultiCycleCPU,5687,3,2024-07-02 08:24:00+00:00,0
16659,560242262,https://github.com/redchenjs/h266enc.git,2022-11-01 03:18:15+00:00,H.266 / VVC Encoder HDL (WIP...),redchenjs/h266enc,Verilog,h266enc,21,3,2024-07-18 21:00:41+00:00,0
16660,554250340,https://github.com/Bariona/RISC-CPU.git,2022-10-19 13:54:04+00:00,:microscope: toy RISCV CPU based on Tomasulo Algorithm,Bariona/RISC-CPU,Verilog,RISC-CPU,904,3,2024-09-03 07:18:58+00:00,0
16661,559543225,https://github.com/ucas-nscscc/cdp_ede_local.git,2022-10-30 12:57:16+00:00,A framework to create SOC automatically,ucas-nscscc/cdp_ede_local,Verilog,cdp_ede_local,28859,3,2023-05-21 11:53:14+00:00,0
16662,555776335,https://github.com/Abd1997-Dev/32_bit_MIPS_Single_cycle.git,2022-10-22 09:54:17+00:00,The RTL Design of 32 bit MIPS architecture for a single cycle operation.,Abd1997-Dev/32_bit_MIPS_Single_cycle,Verilog,32_bit_MIPS_Single_cycle,1414,3,2023-06-21 08:59:37+00:00,0
16663,562613427,https://github.com/Mohabz-911/RISC-processor.git,2022-11-06 21:39:28+00:00,"Designing, implementing and testing a Harvard, RISC-like, five-stages pipeline processor.",Mohabz-911/RISC-processor,Verilog,RISC-processor,1337,3,2023-02-22 21:08:36+00:00,0
16664,562641059,https://github.com/seanpm2001/Learn-Verilog-AMS.git,2022-11-06 23:51:26+00:00,"A repository for showcasing my knowledge of the Verilog AMS programming language, and continuing to learn the language.",seanpm2001/Learn-Verilog-AMS,Verilog,Learn-Verilog-AMS,424,3,2024-07-25 14:15:08+00:00,1
16665,560494422,https://github.com/xytyz/AES_16bit.git,2022-11-01 16:15:10+00:00,Implementing AES on Basys 3 FPGA Board using Verilog.,xytyz/AES_16bit,Verilog,AES_16bit,1020,3,2024-06-18 07:07:17+00:00,0
16666,557877770,https://github.com/microdynamics-cpu/tree-core-asic.git,2022-10-26 13:26:31+00:00,An Universal Simulation and Verification Environment for ASIC.,microdynamics-cpu/tree-core-asic,Verilog,tree-core-asic,139,2,2024-03-20 15:51:15+00:00,0
16667,555745631,https://github.com/QinfendeDD/verilog-master.git,2022-10-22 08:16:15+00:00,verilog & system verilog 学习代码库,QinfendeDD/verilog-master,Verilog,verilog-master,17,2,2023-08-03 12:47:25+00:00,0
16668,553315493,https://github.com/qweryy0566/Toy-CPU-2022.git,2022-10-18 03:10:07+00:00,计算机系统（1） 2022 大作业,qweryy0566/Toy-CPU-2022,Verilog,Toy-CPU-2022,13807,2,2024-05-10 07:25:41+00:00,0
16669,558367212,https://github.com/ChandanS15/AHB-APB.git,2022-10-27 12:10:25+00:00,,ChandanS15/AHB-APB,Verilog,AHB-APB,15,2,2023-08-26 16:12:57+00:00,1
16670,558763218,https://github.com/syfinnju/HDLbits-Verilog.git,2022-10-28 08:38:01+00:00,This is my first repository prepare to record my practise of Verilog!,syfinnju/HDLbits-Verilog,Verilog,HDLbits-Verilog,11,2,2023-02-19 04:22:29+00:00,0
16671,560684910,https://github.com/patel-soham/fifo.git,2022-11-02 03:03:01+00:00,A project to implement and test synchronous and asynchronous FIFO using Questasim software.,patel-soham/fifo,Verilog,fifo,46,2,2023-11-30 04:49:47+00:00,0
16672,555253673,https://github.com/jc-bao/comm_sys_hw.git,2022-10-21 08:15:42+00:00,4PSK,jc-bao/comm_sys_hw,Verilog,comm_sys_hw,14,2,2023-11-15 13:45:07+00:00,0
16673,561587134,https://github.com/TinyTapeout/sssummarizer.git,2022-11-04 02:35:12+00:00,,TinyTapeout/sssummarizer,Verilog,sssummarizer,35,2,2024-07-19 17:02:23+00:00,1
16674,557789334,https://github.com/lebrancconvas/Verilog-Playground.git,2022-10-26 09:59:31+00:00,Verilog Playground. ,lebrancconvas/Verilog-Playground,Verilog,Verilog-Playground,0,2,2022-11-03 16:22:04+00:00,0
16675,560356995,https://github.com/mohadeseh-ghafoori/FPGA-Lab.git,2022-11-01 10:10:21+00:00,codes of my IUT FPGA LAB,mohadeseh-ghafoori/FPGA-Lab,Verilog,FPGA-Lab,14940,2,2023-03-09 03:18:30+00:00,0
16676,557090983,https://github.com/siddharth062022/ENCODER.git,2022-10-25 03:57:34+00:00,,siddharth062022/ENCODER,Verilog,ENCODER,642,2,2023-02-09 11:18:54+00:00,0
16677,559292512,https://github.com/nayanesh-reddy/ASIC-design-flow.git,2022-10-29 16:55:19+00:00,,nayanesh-reddy/ASIC-design-flow,Verilog,ASIC-design-flow,25091,2,2022-11-16 09:25:03+00:00,0
16678,553605757,https://github.com/gjghlinix/dds.git,2022-10-18 13:26:59+00:00,dds频率合成器,gjghlinix/dds,Verilog,dds,169,2,2024-07-02 16:06:51+00:00,0
16679,562312502,https://github.com/seanpm2001/Learn-Verilog.git,2022-11-05 23:59:15+00:00,"A repository for showcasing my knowledge of the Verilog programming language, and continuing to learn the language.",seanpm2001/Learn-Verilog,Verilog,Learn-Verilog,842,2,2022-12-12 02:06:02+00:00,1
16680,562014330,https://github.com/patel-soham/interrupt-controller.git,2022-11-05 03:21:29+00:00,A project to implement and test interrupt controller using Questasim software.,patel-soham/interrupt-controller,Verilog,interrupt-controller,19,2,2024-05-07 10:30:18+00:00,1
16681,560595690,https://github.com/mohamedtareq24/ASICs_Design_Diploma.git,2022-11-01 20:56:39+00:00,RTL to GDSII flow of a low Power configurable multi clock digital system,mohamedtareq24/ASICs_Design_Diploma,Verilog,ASICs_Design_Diploma,32,2,2024-10-20 11:37:29+00:00,1
16682,560128163,https://github.com/AhmedOsama2000/RISC-V.git,2022-10-31 19:48:52+00:00,Graduation Project,AhmedOsama2000/RISC-V,Verilog,RISC-V,3781,2,2024-02-24 23:47:46+00:00,1
16683,559179433,https://github.com/MohamedKamalOthman/vlsi-projects.git,2022-10-29 10:00:23+00:00,,MohamedKamalOthman/vlsi-projects,Verilog,vlsi-projects,126893,2,2023-03-18 11:08:33+00:00,0
16684,559123432,https://github.com/whypepper/Computer-system-experiment.git,2022-10-29 06:00:06+00:00,,whypepper/Computer-system-experiment,Verilog,Computer-system-experiment,56,2,2022-11-17 14:38:37+00:00,1
16685,557091621,https://github.com/siddharth062022/PRIORITY-ENCODER.git,2022-10-25 03:59:38+00:00,,siddharth062022/PRIORITY-ENCODER,Verilog,PRIORITY-ENCODER,670,2,2022-11-01 13:58:47+00:00,0
16686,555700934,https://github.com/siddharth062022/Power-Efficient-Approximate-4-2-Compressors-for-Imprecise-8-BIT-Multipliers.git,2022-10-22 05:40:23+00:00,HERE I AM DESIGN Power Efficient Approximate 4:2 Compressors for Imprecise Multipliers,siddharth062022/Power-Efficient-Approximate-4-2-Compressors-for-Imprecise-8-BIT-Multipliers,Verilog,Power-Efficient-Approximate-4-2-Compressors-for-Imprecise-8-BIT-Multipliers,5774,2,2022-10-31 14:20:38+00:00,0
16687,554436040,https://github.com/NYU-MLDA/ALMOST.git,2022-10-19 20:12:21+00:00,ALMOST: Adversarial Learning to Mitigate Oracle-less ML Logic Locking Attacks via Synthesis Tuning,NYU-MLDA/ALMOST,Verilog,ALMOST,77743,2,2024-05-13 21:32:05+00:00,0
16688,559271756,https://github.com/jjordanoc/multicycle-arm.git,2022-10-29 15:42:11+00:00,"Implementation of a Multicycle ARM Processor, as presented in Digital Design and Computer Architecture by Harris & Harris, with additional operations",jjordanoc/multicycle-arm,Verilog,multicycle-arm,82,2,2024-05-28 03:47:31+00:00,0
16689,561955806,https://github.com/nikEE2021/EC551_Final_Project.git,2022-11-04 22:17:28+00:00,,nikEE2021/EC551_Final_Project,Verilog,EC551_Final_Project,116991,2,2023-02-09 13:28:59+00:00,1
16690,559327043,https://github.com/PengPatrick/Processor.git,2022-10-29 19:09:57+00:00,,PengPatrick/Processor,Verilog,Processor,212,2,2023-02-16 18:33:22+00:00,0
16691,559849135,https://github.com/Kamu1403/Static-pipelined-CPU.git,2022-10-31 08:17:35+00:00,54-instruction static pipeline CPU for mips architecture,Kamu1403/Static-pipelined-CPU,Verilog,Static-pipelined-CPU,1675,2,2024-09-28 14:45:26+00:00,0
16692,558921220,https://github.com/WaitingQin/BuildCPU.git,2022-10-28 15:46:11+00:00,I JUST DO IT FOR MY ICS COURCE EXERCISE,WaitingQin/BuildCPU,Verilog,BuildCPU,5914,2,2022-12-19 11:14:58+00:00,2
16693,562059187,https://github.com/YEWPO/HDLBits-exercises.git,2022-11-05 07:07:32+00:00,answer to the exercises,YEWPO/HDLBits-exercises,Verilog,HDLBits-exercises,95,2,2022-11-15 08:57:12+00:00,0
16694,557900554,https://github.com/Darshil-2002/N-bit-ALU.git,2022-10-26 14:13:05+00:00,,Darshil-2002/N-bit-ALU,Verilog,N-bit-ALU,7,1,2022-10-26 14:54:51+00:00,0
16695,558952855,https://github.com/spacebiz24/Verilog-Basics.git,2022-10-28 17:10:09+00:00,A repo containing some Verilog programs,spacebiz24/Verilog-Basics,Verilog,Verilog-Basics,76,1,2023-02-03 06:02:30+00:00,0
16696,560739258,https://github.com/linmh0130/cordic_dds.git,2022-11-02 06:40:44+00:00,A 14bit DDS based on CORDIC algorithm,linmh0130/cordic_dds,Verilog,cordic_dds,10,1,2023-03-27 03:56:35+00:00,0
16697,554642728,https://github.com/gagana-05/APB_Protocol.git,2022-10-20 06:28:27+00:00,"irony I tried to learn the logic of APB bus, before googling it's full form  its Advanced Peripheral Bus guys! :p  ",gagana-05/APB_Protocol,Verilog,APB_Protocol,5,1,2023-03-06 14:24:24+00:00,0
16698,559461951,https://github.com/forgetable233/my_cpu.git,2022-10-30 07:23:32+00:00,计算机组成原理作业，实现单/多循环cpu和流水线,forgetable233/my_cpu,Verilog,my_cpu,269,1,2024-03-09 19:43:00+00:00,0
16699,558994892,https://github.com/Wissance/Sm2201.git,2022-10-28 19:21:34+00:00,Implementation of Sm2201 Hardware on semi-modern electronics,Wissance/Sm2201,Verilog,Sm2201,220732,1,2024-10-06 19:32:29+00:00,0
16700,556291672,https://github.com/Yang-Chincheng/projectAris.git,2022-10-23 14:17:14+00:00,"🕹️ ProjectAris aims at implementing a single core, single thread and RV32I based CPU in Verilog.",Yang-Chincheng/projectAris,Verilog,projectAris,318,1,2024-10-20 11:41:17+00:00,0
16701,558535720,https://github.com/Pavel-chemist/ecm16-ttl_simulation.git,2022-10-27 18:42:09+00:00,logic-level simulation of my ECM-16/TTL homebrew CPU,Pavel-chemist/ecm16-ttl_simulation,Verilog,ecm16-ttl_simulation,537,1,2022-12-08 17:04:53+00:00,0
16702,557094173,https://github.com/siddharth062022/LSREGISTER_4BIT.git,2022-10-25 04:07:47+00:00,,siddharth062022/LSREGISTER_4BIT,Verilog,LSREGISTER_4BIT,854,1,2022-12-15 00:56:25+00:00,0
16703,560153904,https://github.com/udif/Asteroids_DE10_lite.git,2022-10-31 21:10:54+00:00,,udif/Asteroids_DE10_lite,Verilog,Asteroids_DE10_lite,12963,1,2023-04-30 05:40:10+00:00,1
16704,557150775,https://github.com/ChiRuiChen/face_detection_yolo_hls.git,2022-10-25 07:01:07+00:00,,ChiRuiChen/face_detection_yolo_hls,Verilog,face_detection_yolo_hls,333,1,2024-06-03 10:15:30+00:00,1
16705,554140534,https://github.com/Chigook/IP_AXI4Template.git,2022-10-19 10:11:23+00:00,Verilog code를 이용한 IP_AXI4Template,Chigook/IP_AXI4Template,Verilog,IP_AXI4Template,4,1,2023-07-05 12:33:25+00:00,0
16706,556560104,https://github.com/ssneeraj23/COA_KGPRISC.git,2022-10-24 04:32:58+00:00,,ssneeraj23/COA_KGPRISC,Verilog,COA_KGPRISC,91961,1,2023-06-08 16:32:51+00:00,0
16707,560859657,https://github.com/saradaria/Calculator_de_buzunar.git,2022-11-02 12:34:48+00:00,,saradaria/Calculator_de_buzunar,Verilog,Calculator_de_buzunar,2075,1,2022-12-15 01:52:20+00:00,2
16708,561566384,https://github.com/hosaka-research/tangnano9k-spectrogram.git,2022-11-04 01:08:49+00:00,,hosaka-research/tangnano9k-spectrogram,Verilog,tangnano9k-spectrogram,1196,1,2023-09-05 15:24:47+00:00,0
16709,562230227,https://github.com/circuitmaster/JPEG-Hardware-Decoder.git,2022-11-05 17:43:06+00:00,JPEG Hardware Decoder Repository for TEKNOFEST 2023 Contest,circuitmaster/JPEG-Hardware-Decoder,Verilog,JPEG-Hardware-Decoder,3942,1,2023-12-06 16:34:58+00:00,0
16710,562172021,https://github.com/JiDuQiu/random_code.git,2022-11-05 14:29:23+00:00,4级伪随机码发生器,JiDuQiu/random_code,Verilog,random_code,152,1,2024-01-06 15:14:48+00:00,0
16711,559302012,https://github.com/sotblad/microprocessors.git,2022-10-29 17:30:49+00:00,,sotblad/microprocessors,Verilog,microprocessors,178,1,2024-01-17 23:28:14+00:00,0
16712,557601242,https://github.com/usmank11/SAP-1-8bit-CPU.git,2022-10-26 01:01:31+00:00,SAP-1 8 bit CPU built on a PYNQ-Z2 FPGA Development Board,usmank11/SAP-1-8bit-CPU,Verilog,SAP-1-8bit-CPU,1479,1,2023-06-25 04:59:54+00:00,0
16713,558342051,https://github.com/Ahmed-ata112/Adders-Mania.git,2022-10-27 11:06:02+00:00,,Ahmed-ata112/Adders-Mania,Verilog,Adders-Mania,134601,1,2023-02-01 20:45:55+00:00,2
16714,556262976,https://github.com/tyxiumud/fifo.git,2022-10-23 13:00:15+00:00,this respository is fifo‘s code using verilog reach fifo function。,tyxiumud/fifo,Verilog,fifo,3125,1,2023-10-10 17:03:01+00:00,0
16715,557093914,https://github.com/siddharth062022/JK_FLIPFLOP.git,2022-10-25 04:06:54+00:00,,siddharth062022/JK_FLIPFLOP,Verilog,JK_FLIPFLOP,515,1,2022-10-25 04:18:50+00:00,0
16716,559128890,https://github.com/2321073241/tanxiaochen.git,2022-10-29 06:26:08+00:00,东北大学2020级计算机系统实验课,2321073241/tanxiaochen,Verilog,tanxiaochen,9575,1,2023-09-16 07:20:14+00:00,1
16717,558966470,https://github.com/cornell-ece4750/ece4750-sec09-mem-rtest-queues.git,2022-10-28 17:49:30+00:00,ECE 4750 Section 9: Memory Random Testing and Queues,cornell-ece4750/ece4750-sec09-mem-rtest-queues,Verilog,ece4750-sec09-mem-rtest-queues,452,1,2024-03-11 06:13:54+00:00,3
16718,561335950,https://github.com/amrkhalid-star902/Multi_Level_Cache_Controller.git,2022-11-03 13:25:40+00:00,,amrkhalid-star902/Multi_Level_Cache_Controller,Verilog,Multi_Level_Cache_Controller,4,1,2024-01-29 12:23:53+00:00,0
16719,558746246,https://github.com/julenbernabe/ml-smpc.git,2022-10-28 07:48:16+00:00,,julenbernabe/ml-smpc,Verilog,ml-smpc,63356,1,2024-05-30 10:38:32+00:00,0
16720,560252415,https://github.com/ZhipengFan1407/FIR-Filter.git,2022-11-01 03:59:19+00:00,A 64-tap 16-bit FIR filter in Verilog.,ZhipengFan1407/FIR-Filter,Verilog,FIR-Filter,30655,1,2024-10-01 06:15:39+00:00,1
16721,556837247,https://github.com/JINAY08/Serial-Peripheral-Interface-Protocol-Using-Verilog.git,2022-10-24 15:54:49+00:00,,JINAY08/Serial-Peripheral-Interface-Protocol-Using-Verilog,Verilog,Serial-Peripheral-Interface-Protocol-Using-Verilog,3,1,2023-10-14 07:19:51+00:00,0
16722,560567654,https://github.com/patel-soham/dynamic-pattern-detector-verilog.git,2022-11-01 19:29:22+00:00,A project to implement and test dynamic pattern detector using verilog in different ways.,patel-soham/dynamic-pattern-detector-verilog,Verilog,dynamic-pattern-detector-verilog,9,1,2022-11-21 14:06:52+00:00,0
16723,561974043,https://github.com/D4ni1a/FPGA-piano.git,2022-11-04 23:46:45+00:00,,D4ni1a/FPGA-piano,Verilog,FPGA-piano,4969,1,2024-09-20 01:34:19+00:00,0
16724,559320584,https://github.com/fpfrimer/ula_vhdl.git,2022-10-29 18:42:52+00:00,Unidade Lógica Aritmética em VHDL,fpfrimer/ula_vhdl,Verilog,ula_vhdl,5125,1,2024-06-25 00:15:07+00:00,0
16725,560384951,https://github.com/blaykemac/Pendulum-Mimicker.git,2022-11-01 11:36:45+00:00,University project for creating a real-time system in FPGA to mimick the motion of a pendulum through limited sensor information.,blaykemac/Pendulum-Mimicker,Verilog,Pendulum-Mimicker,17,1,2023-06-03 07:41:50+00:00,0
16726,553479356,https://github.com/mad03day/hard_accelerators.git,2022-10-18 09:25:31+00:00,,mad03day/hard_accelerators,Verilog,hard_accelerators,1125,1,2023-01-31 20:39:33+00:00,0
16727,560305070,https://github.com/euni00/capStoneDesign_project.git,2022-11-01 07:22:58+00:00,,euni00/capStoneDesign_project,Verilog,capStoneDesign_project,1,1,2022-11-11 00:12:32+00:00,0
16728,559601938,https://github.com/MadejSzymon/de10standard_audio_player_1.git,2022-10-30 16:13:53+00:00,Simple audio player realized on DE10-Standard board.,MadejSzymon/de10standard_audio_player_1,Verilog,de10standard_audio_player_1,1259,1,2023-11-16 14:13:05+00:00,0
16729,557672563,https://github.com/Wang-Nachuan/UIUC-Computer_Organization_and_Design.git,2022-10-26 04:48:36+00:00,,Wang-Nachuan/UIUC-Computer_Organization_and_Design,Verilog,UIUC-Computer_Organization_and_Design,8549,1,2024-04-01 05:25:26+00:00,0
16730,555183133,https://github.com/derek8955/CVSD.git,2022-10-21 05:02:36+00:00,,derek8955/CVSD,Verilog,CVSD,15,1,2023-03-26 09:08:17+00:00,0
16731,562268175,https://github.com/YoboySahil/Memory-Simulator.git,2022-11-05 20:11:49+00:00,A Verilog-based Simulator of a Set-Associative Cache,YoboySahil/Memory-Simulator,Verilog,Memory-Simulator,311,1,2022-11-05 23:35:17+00:00,1
16732,560919010,https://github.com/4DV4NC3M3N7/Multicore_RISCV.git,2022-11-02 14:52:56+00:00,"Multicore with RISCV as Processing element (PE), Cache with levels as memory model, Network on Chip (NoC) as connection between cores with routing.",4DV4NC3M3N7/Multicore_RISCV,Verilog,Multicore_RISCV,17,1,2024-01-24 16:22:49+00:00,0
16733,554709093,https://github.com/kingyeonsu/SoC_StopWatch.git,2022-10-20 08:59:28+00:00,[Verilog] FND_Controller --> FND Data Register + FND Control Register == StopWatch,kingyeonsu/SoC_StopWatch,Verilog,SoC_StopWatch,135,1,2024-07-15 01:34:11+00:00,0
16734,558863557,https://github.com/joker-zz/shiyanke.git,2022-10-28 13:22:36+00:00,,joker-zz/shiyanke,Verilog,shiyanke,1804,1,2023-01-31 20:45:25+00:00,0
16735,560608872,https://github.com/itshamidreza/A_Simple_SR_Flip_Flop.git,2022-11-01 21:42:49+00:00,,itshamidreza/A_Simple_SR_Flip_Flop,Verilog,A_Simple_SR_Flip_Flop,2,1,2023-01-06 18:06:28+00:00,0
16736,558428398,https://github.com/SachinthaMadhushanka/8-bit-Single-Cycle-Processor.git,2022-10-27 14:27:42+00:00,,SachinthaMadhushanka/8-bit-Single-Cycle-Processor,Verilog,8-bit-Single-Cycle-Processor,10893,1,2022-11-09 07:47:30+00:00,0
16737,561226713,https://github.com/w43322/single-cycle-armv7-processor.git,2022-11-03 08:27:22+00:00,A Single Cycle Arm-v7 Processor.,w43322/single-cycle-armv7-processor,Verilog,single-cycle-armv7-processor,5,1,2022-11-03 13:37:00+00:00,0
16738,561607718,https://github.com/Archer-du/ComputerOrganizationDesign-Lab.git,2022-11-04 04:01:13+00:00,USTC2023计算机组成原理实验,Archer-du/ComputerOrganizationDesign-Lab,Verilog,ComputerOrganizationDesign-Lab,46225,1,2023-05-31 07:07:14+00:00,0
16739,561078563,https://github.com/ali-mehrabi/IRIS_ODESA_Final.git,2022-11-02 22:36:49+00:00,ODESA SNN Hardware used for IRIS dataset,ali-mehrabi/IRIS_ODESA_Final,Verilog,IRIS_ODESA_Final,70,1,2024-10-04 06:06:51+00:00,0
16740,555976573,https://github.com/ValBoschP/EdC-2022-2023.git,2022-10-22 19:33:10+00:00,,ValBoschP/EdC-2022-2023,Verilog,EdC-2022-2023,28,1,2024-10-19 00:58:04+00:00,0
16741,557117095,https://github.com/MATHYBALA-02/Verilog-Programs.git,2022-10-25 05:27:14+00:00,Simple verilog programs,MATHYBALA-02/Verilog-Programs,Verilog,Verilog-Programs,2,1,2023-02-21 08:20:39+00:00,0
16742,556354363,https://github.com/abhay-og/PipelinedProcessor.git,2022-10-23 17:02:02+00:00,This project is an implementation of a 5-stage pipelined MIPS based processor.,abhay-og/PipelinedProcessor,Verilog,PipelinedProcessor,257,1,2023-02-18 21:11:05+00:00,0
16743,562054392,https://github.com/Yuki-8c3/SUStech-CS201-monocyclicCPU.git,2022-11-05 06:45:14+00:00,,Yuki-8c3/SUStech-CS201-monocyclicCPU,Verilog,SUStech-CS201-monocyclicCPU,104,1,2023-06-05 08:30:44+00:00,0
16744,560510330,https://github.com/melchisedech333/verilog-experiments.git,2022-11-01 16:55:55+00:00,:space_invader: My studies with Verilog and notions of digital systems.,melchisedech333/verilog-experiments,Verilog,verilog-experiments,400,1,2023-03-25 16:23:54+00:00,0
16745,562024109,https://github.com/hsinanko/verilog_Sobel.git,2022-11-05 04:10:51+00:00,,hsinanko/verilog_Sobel,Verilog,verilog_Sobel,215,1,2022-12-29 09:16:13+00:00,0
16746,558697068,https://github.com/quantumxiaol/-Computer-System-Practice.git,2022-10-28 04:54:21+00:00,东北大学计算机系统课程设计,quantumxiaol/-Computer-System-Practice,Verilog,-Computer-System-Practice,5730,1,2024-03-06 03:09:52+00:00,0
16747,556291759,https://github.com/Xinyisun-creator/Embeded_AHB_VHDL.git,2022-10-23 14:17:27+00:00,I HATE VHDL,Xinyisun-creator/Embeded_AHB_VHDL,Verilog,Embeded_AHB_VHDL,672,1,2024-06-13 13:29:17+00:00,0
16748,560726918,https://github.com/n4ndp/ALU.git,2022-11-02 05:58:50+00:00,"This repository contains an implementation of a 32-bit Arithmetic Logic Unit (ALU) in Verilog. The ALU can perform basic arithmetic and logical operations such as addition, subtraction, AND, and OR. It also provides status flags to indicate the result of these operations.",n4ndp/ALU,Verilog,ALU,7,1,2024-07-29 00:37:54+00:00,0
16749,558919489,https://github.com/Ali-Sabir2/CHIP1_TAPEOUT.git,2022-10-28 15:41:53+00:00,SSCS Chipathon 2022 projectS,Ali-Sabir2/CHIP1_TAPEOUT,Verilog,CHIP1_TAPEOUT,9449,1,2022-11-11 15:34:16+00:00,0
16750,557093180,https://github.com/siddharth062022/D_LATCH.git,2022-10-25 04:04:31+00:00,,siddharth062022/D_LATCH,Verilog,D_LATCH,493,1,2022-10-25 04:18:58+00:00,0
16751,558132740,https://github.com/julisaverdejo/proyecto_pic.git,2022-10-27 00:35:14+00:00,Proyecto de implementación del PIC10F200 en verilog,julisaverdejo/proyecto_pic,Verilog,proyecto_pic,1260,1,2023-05-24 00:06:11+00:00,0
16752,558649543,https://github.com/Abd-ELrahmanHamza/VLSI.git,2022-10-28 01:36:55+00:00,,Abd-ELrahmanHamza/VLSI,Verilog,VLSI,132280,1,2023-09-29 11:50:46+00:00,0
16753,554905241,https://github.com/mp619/ELEC70048_HWSW_Verification.git,2022-10-20 15:48:08+00:00,,mp619/ELEC70048_HWSW_Verification,Verilog,ELEC70048_HWSW_Verification,181896,1,2023-02-14 00:32:15+00:00,0
16754,561298813,https://github.com/gatecat/fabulous_mpw0gf.git,2022-11-03 11:50:39+00:00,fabulous efpga tapeout on gf180,gatecat/fabulous_mpw0gf,Verilog,fabulous_mpw0gf,69505,1,2022-11-03 15:06:06+00:00,0
16755,562415617,https://github.com/markyasser/Five-stages-pipeline-processsor.git,2022-11-06 09:37:36+00:00,,markyasser/Five-stages-pipeline-processsor,Verilog,Five-stages-pipeline-processsor,9656,1,2023-01-07 12:22:45+00:00,1
16756,559958926,https://github.com/Sheldon38/ABM.git,2022-10-31 13:06:53+00:00,,Sheldon38/ABM,Verilog,ABM,34,1,2023-08-17 09:49:08+00:00,0
16757,559494484,https://github.com/qqnemo30/EnderChest.git,2022-10-30 09:45:01+00:00,,qqnemo30/EnderChest,Verilog,EnderChest,109056,1,2022-11-13 08:56:43+00:00,0
16758,562413725,https://github.com/Vijayn25/Verilog-Codes.git,2022-11-06 09:29:11+00:00,#vlsi,Vijayn25/Verilog-Codes,Verilog,Verilog-Codes,31,1,2022-12-20 05:02:50+00:00,0
16759,556419485,https://github.com/CodeBreaker44/Median-Filter-Pipline.git,2022-10-23 20:07:40+00:00,used the algorithm of median filter to process images to enhance there resolution and reduce noise in picture  ,CodeBreaker44/Median-Filter-Pipline,Verilog,Median-Filter-Pipline,362,1,2023-04-26 08:06:40+00:00,0
16760,553733231,https://github.com/RajeevMarada/Elevator-Lift_Contoller_Verilog.git,2022-10-18 17:21:44+00:00,A Verilog based implementation of a elevator controller using Finite State Machine,RajeevMarada/Elevator-Lift_Contoller_Verilog,Verilog,Elevator-Lift_Contoller_Verilog,622,1,2023-10-12 14:10:05+00:00,1
16761,556827085,https://github.com/hamin-shim/verilog_digital_system.git,2022-10-24 15:32:31+00:00,,hamin-shim/verilog_digital_system,Verilog,verilog_digital_system,81,1,2024-01-12 18:43:03+00:00,0
16762,558356534,https://github.com/AvalonSemiconductors/tt2-AvalonSemi-5401.git,2022-10-27 11:44:24+00:00,TinyTapeout submission of a 4-bit microprocessor,AvalonSemiconductors/tt2-AvalonSemi-5401,Verilog,tt2-AvalonSemi-5401,5677,1,2024-09-24 12:34:38+00:00,0
16763,559510263,https://github.com/jimmy312495/LittleFunctions.git,2022-10-30 10:49:50+00:00,Exercises of all kinds of functions,jimmy312495/LittleFunctions,Verilog,LittleFunctions,2613,1,2023-03-25 17:01:07+00:00,0
16764,560495885,https://github.com/trabucayre/fpgalibs.git,2022-11-01 16:18:50+00:00,,trabucayre/fpgalibs,Verilog,fpgalibs,26,1,2024-10-22 10:41:31+00:00,2
16765,555840281,https://github.com/tuyethoa1011/Verilog_HDL.git,2022-10-22 13:04:49+00:00,,tuyethoa1011/Verilog_HDL,Verilog,Verilog_HDL,1312,1,2023-05-04 08:02:23+00:00,0
16766,553302501,https://github.com/phapdn/NTT-CKKS.git,2022-10-18 02:36:44+00:00,In-place NTT architecture for CKKS HE,phapdn/NTT-CKKS,Verilog,NTT-CKKS,7,1,2023-09-26 13:06:39+00:00,1
16767,554480112,https://github.com/dehekkendekrekker/74xx-verilog.git,2022-10-19 22:11:43+00:00,,dehekkendekrekker/74xx-verilog,Verilog,74xx-verilog,33,1,2023-09-30 18:13:36+00:00,0
16768,558323718,https://github.com/HuapengZhou/SEU_CPU_Design.git,2022-10-27 10:18:09+00:00,,HuapengZhou/SEU_CPU_Design,Verilog,SEU_CPU_Design,6,1,2023-04-26 08:35:38+00:00,0
16769,559986551,https://github.com/itshamidreza/A_simple_D_Flop_Flop.git,2022-10-31 14:08:45+00:00,,itshamidreza/A_simple_D_Flop_Flop,Verilog,A_simple_D_Flop_Flop,3,1,2023-01-06 18:06:34+00:00,0
16770,559813803,https://github.com/mvsharikrishna/coin-dispenser.git,2022-10-31 06:29:27+00:00,,mvsharikrishna/coin-dispenser,Verilog,coin-dispenser,18,1,2022-12-15 05:08:42+00:00,0
16771,559401524,https://github.com/rezoan-eee20/Implementation-of-an-Artificial-Neural-Network-on-Xilinx-Vivado-for-Handwritten-Digits-Recognition.git,2022-10-30 01:53:50+00:00,,rezoan-eee20/Implementation-of-an-Artificial-Neural-Network-on-Xilinx-Vivado-for-Handwritten-Digits-Recognition,Verilog,Implementation-of-an-Artificial-Neural-Network-on-Xilinx-Vivado-for-Handwritten-Digits-Recognition,6,1,2024-07-27 20:49:58+00:00,0
16772,561356885,https://github.com/Rufaida-Kassem/VLSI-Adders-Mania.git,2022-11-03 14:13:30+00:00,,Rufaida-Kassem/VLSI-Adders-Mania,Verilog,VLSI-Adders-Mania,10461,1,2023-01-05 23:24:57+00:00,0
16773,557090295,https://github.com/siddharth062022/DECODER.git,2022-10-25 03:55:08+00:00,,siddharth062022/DECODER,Verilog,DECODER,597,1,2022-10-25 04:19:04+00:00,0
16774,557094485,https://github.com/siddharth062022/UPCOUNTER.git,2022-10-25 04:08:51+00:00,,siddharth062022/UPCOUNTER,Verilog,UPCOUNTER,578,1,2022-10-25 04:18:53+00:00,0
16775,554299790,https://github.com/Alifathysalama/-SPI-Slave-with-dual-port-RAM..git,2022-10-19 15:22:51+00:00,Design of the SPI splave and make it adress ram using verilog.,Alifathysalama/-SPI-Slave-with-dual-port-RAM.,Verilog,-SPI-Slave-with-dual-port-RAM.,4,1,2023-08-05 10:57:38+00:00,0
16776,561730197,https://github.com/wueesmic/kv260_lvdsspi_dma.git,2022-11-04 11:08:31+00:00,Projects includes spi (lvds) and dma to read the received data.,wueesmic/kv260_lvdsspi_dma,Verilog,kv260_lvdsspi_dma,15,1,2023-12-02 14:10:09+00:00,0
16777,559083641,https://github.com/Jerx2y/RISCV-CPU-2022.git,2022-10-29 02:28:45+00:00,SJTU ACM Honors Class - Architecture 2022 Project,Jerx2y/RISCV-CPU-2022,Verilog,RISCV-CPU-2022,1514,1,2023-07-18 04:26:51+00:00,0
16778,557089311,https://github.com/siddharth062022/ALU-8BIT.git,2022-10-25 03:51:36+00:00,,siddharth062022/ALU-8BIT,Verilog,ALU-8BIT,803,1,2022-10-25 04:19:06+00:00,0
16779,557092804,https://github.com/siddharth062022/D_FLIPFLOP.git,2022-10-25 04:03:12+00:00,,siddharth062022/D_FLIPFLOP,Verilog,D_FLIPFLOP,479,1,2022-10-25 04:18:59+00:00,0
16780,557093554,https://github.com/siddharth062022/DOWNCOUNTER.git,2022-10-25 04:05:38+00:00,,siddharth062022/DOWNCOUNTER,Verilog,DOWNCOUNTER,695,1,2022-10-25 04:18:48+00:00,0
16781,557246030,https://github.com/arianniakan/ComputerArchLab.git,2022-10-25 10:44:42+00:00,,arianniakan/ComputerArchLab,Verilog,ComputerArchLab,6812,1,2023-02-28 13:15:44+00:00,0
16782,554776011,https://github.com/NickCao/experiments.git,2022-10-20 11:28:39+00:00,the unknown,NickCao/experiments,Verilog,experiments,123,1,2022-10-20 14:12:15+00:00,0
16783,554836087,https://github.com/UlkeiSzabolcs/Verilog_IEEE_754_Natural_Logarithm.git,2022-10-20 13:32:40+00:00,,UlkeiSzabolcs/Verilog_IEEE_754_Natural_Logarithm,Verilog,Verilog_IEEE_754_Natural_Logarithm,727,1,2023-12-02 11:15:28+00:00,0
16784,556942304,https://github.com/efabless/grapevine.git,2022-10-24 20:06:41+00:00,,efabless/grapevine,Verilog,grapevine,67709,1,2022-10-28 22:57:49+00:00,1
16785,558765093,https://github.com/PaperL/RISC-V_CPU_TEST.git,2022-10-28 08:43:08+00:00,,PaperL/RISC-V_CPU_TEST,Verilog,RISC-V_CPU_TEST,136,1,2023-06-23 13:52:13+00:00,0
16786,561885053,https://github.com/Tjemmmic/ArtificalNeuralNetwork.git,2022-11-04 18:01:26+00:00,Artificial Neural Network using Verilog to take a written digit and convert it to its numerical value utilizing an FPGA,Tjemmmic/ArtificalNeuralNetwork,Verilog,ArtificalNeuralNetwork,26,1,2023-03-21 10:48:17+00:00,0
16787,561000389,https://github.com/dsplover/Frequency_meter.git,2022-11-02 18:12:21+00:00,FPGA Cyclone IV EP4CE6F17C8实现Frequency_meter(频率计),dsplover/Frequency_meter,,Frequency_meter,612,1,2023-08-30 06:35:22+00:00,0
16788,555386727,https://github.com/Vexoben/RISCV-CPU-for-Course.git,2022-10-21 13:31:35+00:00,"This is a RISCV-CPU designed by Verilog for the course of ACM's class, Shanghai Jiaotong University.",Vexoben/RISCV-CPU-for-Course,Verilog,RISCV-CPU-for-Course,9067,1,2022-12-15 00:55:01+00:00,0
16789,560171217,https://github.com/YoussefBR/verilog-processor.git,2022-10-31 22:16:41+00:00,A CPU from scratch built in verilog using Xilinx Viviado,YoussefBR/verilog-processor,Verilog,verilog-processor,1811,1,2024-01-12 18:44:10+00:00,0
16790,558155132,https://github.com/androny1012/Elegant-Digital-Design.git,2022-10-27 01:57:23+00:00,Vscode+iverilog+gtkwave,androny1012/Elegant-Digital-Design,Verilog,Elegant-Digital-Design,1793,1,2024-01-29 03:11:54+00:00,0
16791,555874717,https://github.com/sergioge99/Verilog-32-bit-RISC-V-Processor.git,2022-10-22 14:39:05+00:00,RTL design of a pipelined 5-stage processor,sergioge99/Verilog-32-bit-RISC-V-Processor,Verilog,Verilog-32-bit-RISC-V-Processor,517,1,2024-09-05 07:36:32+00:00,0
16792,567285066,https://github.com/Mazamars312/Analogue-Amiga.git,2022-11-17 13:21:32+00:00,Analogue-Amiga,Mazamars312/Analogue-Amiga,Verilog,Analogue-Amiga,90466,81,2024-10-16 19:52:06+00:00,6
16793,566138195,https://github.com/YutongChenVictor/Fpga-accelerator-demos.git,2022-11-15 03:17:30+00:00,some interesting demos for starters,YutongChenVictor/Fpga-accelerator-demos,Verilog,Fpga-accelerator-demos,27681,62,2024-10-27 04:10:08+00:00,6
16794,567883625,https://github.com/openXC7/demo-projects.git,2022-11-18 20:15:33+00:00,Demo projects for various Kintex FPGA boards,openXC7/demo-projects,Verilog,demo-projects,22722,46,2024-10-23 15:42:15+00:00,16
16795,563042873,https://github.com/UT-LCA/ML4Accel-Dataset.git,2022-11-07 19:40:30+00:00,Dataset for ML-guided Accelerator Design,UT-LCA/ML4Accel-Dataset,Verilog,ML4Accel-Dataset,175434,30,2024-08-24 19:26:02+00:00,4
16796,562685580,https://github.com/LCAI-TIHU/HW.git,2022-11-07 03:06:51+00:00,"LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peripherals.",LCAI-TIHU/HW,Verilog,HW,49242,30,2024-09-26 10:45:11+00:00,7
16797,563823112,https://github.com/Thes0me/pango_video_local_dimming.git,2022-11-09 12:15:10+00:00,2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件,Thes0me/pango_video_local_dimming,Verilog,pango_video_local_dimming,47049,29,2024-10-28 11:07:01+00:00,1
16798,569260662,https://github.com/DOUDIU/Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm.git,2022-11-22 12:43:10+00:00,"The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera.",DOUDIU/Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm,Verilog,Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm,168037,23,2024-10-11 00:59:15+00:00,2
16799,566361695,https://github.com/Prananya123/RTL-Coding.git,2022-11-15 14:12:28+00:00,,Prananya123/RTL-Coding,Verilog,RTL-Coding,1671,22,2024-01-12 18:46:57+00:00,4
16800,568736809,https://github.com/TUTEL-TUBITAK/TEKNOFEST_2023_Cip_Tasarim_Yarismasi.git,2022-11-21 09:56:59+00:00,Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak için kullanılacaktır.,TUTEL-TUBITAK/TEKNOFEST_2023_Cip_Tasarim_Yarismasi,Verilog,TEKNOFEST_2023_Cip_Tasarim_Yarismasi,1425,19,2024-05-29 07:46:46+00:00,7
16801,564109288,https://github.com/leifengrui/FPGA_competition.git,2022-11-10 02:17:55+00:00,,leifengrui/FPGA_competition,Verilog,FPGA_competition,40386,16,2023-09-04 04:20:35+00:00,0
16802,563877707,https://github.com/JerryYin777/FPGA_Competition-RISC-V_Processor-in-PGL22G.git,2022-11-09 14:26:11+00:00,FPGA Innovation Design Competition：RISC-V Processor-based Hardware and Software Design in PGL22G,JerryYin777/FPGA_Competition-RISC-V_Processor-in-PGL22G,Verilog,FPGA_Competition-RISC-V_Processor-in-PGL22G,19705,11,2024-10-24 10:39:13+00:00,3
16803,565382921,https://github.com/wulffern/sun_sar9b_sky130nm.git,2022-11-13 08:15:21+00:00,9-bit SAR in skywater 130 nm,wulffern/sun_sar9b_sky130nm,Verilog,sun_sar9b_sky130nm,3702,11,2024-10-13 21:44:26+00:00,1
16804,563493227,https://github.com/ZeyadTarekk/RISC-Pipelined-Processor.git,2022-11-08 18:20:32+00:00,5 stages RISC pipelined processor following Harvard architecture.,ZeyadTarekk/RISC-Pipelined-Processor,Verilog,RISC-Pipelined-Processor,682,9,2024-07-13 01:55:18+00:00,3
16805,568905773,https://github.com/Prajwal-ECE/RTL-Coding.git,2022-11-21 16:58:36+00:00,,Prajwal-ECE/RTL-Coding,Verilog,RTL-Coding,3839,9,2024-08-18 10:04:02+00:00,5
16806,566509086,https://github.com/khaHesham/Five-stages-pipeline-processor.git,2022-11-15 20:30:01+00:00,this is an implementation of a five stages pipeline processor using verilog,khaHesham/Five-stages-pipeline-processor,Verilog,Five-stages-pipeline-processor,200,9,2023-10-30 09:24:01+00:00,3
16807,568395502,https://github.com/controlpaths/verilog_dsp.git,2022-11-20 12:05:26+00:00,digital signal processing modules,controlpaths/verilog_dsp,Verilog,verilog_dsp,99938,8,2024-10-27 20:26:54+00:00,0
16808,565450872,https://github.com/fangyzh26/spi.git,2022-11-13 13:06:36+00:00,,fangyzh26/spi,Verilog,spi,1183,8,2024-08-08 08:45:19+00:00,4
16809,563927195,https://github.com/rsnikhil/Tutorial_at_HPCA-29.git,2022-11-09 16:17:55+00:00,"An AWS-FPGA Testbed for Architecture Research on RISC-V CPUs, Accelerators, and Memory Systems",rsnikhil/Tutorial_at_HPCA-29,Verilog,Tutorial_at_HPCA-29,24265,8,2024-08-15 07:45:54+00:00,0
16810,567243250,https://github.com/HHHUUUGGGOOO/2022_CVSD_Final.git,2022-11-17 11:33:28+00:00,Polar Decoder ,HHHUUUGGGOOO/2022_CVSD_Final,Verilog,2022_CVSD_Final,39752,7,2023-08-17 11:45:49+00:00,1
16811,568315851,https://github.com/0616ygh/GreenRio2.git,2022-11-20 05:58:02+00:00,,0616ygh/GreenRio2,Verilog,GreenRio2,9253,7,2024-10-21 09:13:36+00:00,7
16812,563536637,https://github.com/pavan-kalyan-durga/verilog_codes.git,2022-11-08 20:22:40+00:00,,pavan-kalyan-durga/verilog_codes,Verilog,verilog_codes,29,7,2023-11-25 06:16:56+00:00,0
16813,562391527,https://github.com/vinayakkp2000/APB_I2C-bridge.git,2022-11-06 07:46:02+00:00,,vinayakkp2000/APB_I2C-bridge,Verilog,APB_I2C-bridge,29045,7,2024-07-29 09:06:53+00:00,0
16814,567891539,https://github.com/vSasakiv/RV32I_Processor.git,2022-11-18 20:43:54+00:00,Risc-V 32i processor written in the Verilog HDL,vSasakiv/RV32I_Processor,Verilog,RV32I_Processor,6927,6,2024-08-20 15:30:59+00:00,0
16815,566469519,https://github.com/MorgothCreator/AnaloguePocketRiscV-Template.git,2022-11-15 18:35:01+00:00,,MorgothCreator/AnaloguePocketRiscV-Template,Verilog,AnaloguePocketRiscV-Template,369,6,2023-12-13 00:05:21+00:00,0
16816,568780426,https://github.com/Justin5567/Elliptic-Curve-Cryptography.git,2022-11-21 11:52:02+00:00,Implement ECC and ECDSA in Verilog,Justin5567/Elliptic-Curve-Cryptography,Verilog,Elliptic-Curve-Cryptography,1015,6,2024-06-26 15:54:46+00:00,1
16817,565080819,https://github.com/azwad-tamir/gpt_gnn_3D_partitioner.git,2022-11-12 09:26:41+00:00,A GPT-GNN based verilog netlist partitioner for 3D IC design,azwad-tamir/gpt_gnn_3D_partitioner,Verilog,gpt_gnn_3D_partitioner,1237,6,2024-10-08 10:10:56+00:00,0
16818,564148642,https://github.com/Xilinx/kria-dfx-hw.git,2022-11-10 04:54:27+00:00,,Xilinx/kria-dfx-hw,Verilog,kria-dfx-hw,76058,6,2024-05-29 10:59:28+00:00,2
16819,567123831,https://github.com/Spooky-Manufacturing/Libre-QASIC.git,2022-11-17 05:44:48+00:00,"Libre-QASIC is an open-source, multi-purpose test chip integrating several optical quantum and analog circuits to speed development of Spooky Manufacturing's Universal Quantum Gates",Spooky-Manufacturing/Libre-QASIC,Verilog,Libre-QASIC,94,6,2024-10-09 18:39:35+00:00,1
16820,566394931,https://github.com/BilalAlpaslan/bic-RV32IM-islemci.git,2022-11-15 15:29:28+00:00,32 bit Risc-5 mimari işlemci tasarımı,BilalAlpaslan/bic-RV32IM-islemci,Verilog,bic-RV32IM-islemci,7,5,2024-07-08 04:14:57+00:00,0
16821,566371288,https://github.com/ika-musume/ikacore_SuprLoco.git,2022-11-15 14:34:55+00:00,Super Locomotive compatible core for MiSTer FPGA,ika-musume/ikacore_SuprLoco,Verilog,ikacore_SuprLoco,12092,5,2024-09-08 12:26:31+00:00,3
16822,569810903,https://github.com/b224hisl/rioschip_resubmission.git,2022-11-23 17:02:36+00:00,,b224hisl/rioschip_resubmission,Verilog,rioschip_resubmission,304423,5,2023-07-21 06:04:17+00:00,1
16823,565545017,https://github.com/TheSonders/COLOR_PAL.git,2022-11-13 18:37:40+00:00,512 / 64 Colors Composite  PAL modulator using Verilog,TheSonders/COLOR_PAL,Verilog,COLOR_PAL,5639,5,2024-01-28 18:30:58+00:00,0
16824,564381304,https://github.com/starkerfirst/USTC_2022FA_ICdesign.git,2022-11-10 15:41:59+00:00,"Design a micro chip in TSMC .18um process, including a mips cpu (8 bit) and a systolic array accelerator ",starkerfirst/USTC_2022FA_ICdesign,Verilog,USTC_2022FA_ICdesign,333509,5,2024-05-08 08:11:13+00:00,1
16825,570116614,https://github.com/EPFL-LAP/fpga23-straight-lsq-interface.git,2022-11-24 11:28:00+00:00,"This repository holds the source code, benchmarks and results of the work presented in the paper entitled ""Straight to the Queue: Fast Load-Store Queue Allocation in Dataflow Circuits"".",EPFL-LAP/fpga23-straight-lsq-interface,Verilog,fpga23-straight-lsq-interface,184886,4,2023-12-27 11:18:53+00:00,0
16826,568731743,https://github.com/SuperiorLQF/verilog_ALL.git,2022-11-21 09:44:12+00:00,verilog practice and learning,SuperiorLQF/verilog_ALL,Verilog,verilog_ALL,5124,4,2024-08-28 02:11:07+00:00,1
16827,568988145,https://github.com/Cyberdom123/Verilog.git,2022-11-21 20:57:31+00:00,Collection of FPGA projects.,Cyberdom123/Verilog,Verilog,Verilog,23,4,2024-01-12 18:48:18+00:00,1
16828,568787764,https://github.com/xhd0728/heu-hardware-course.git,2022-11-21 12:11:38+00:00,哈尔滨工程大学计算机硬件综合课程设计,xhd0728/heu-hardware-course,Verilog,heu-hardware-course,20712,4,2024-09-01 15:33:14+00:00,1
16829,568370261,https://github.com/SnoozeLee/ClockDemo_Verilog.git,2022-11-20 10:20:32+00:00,,SnoozeLee/ClockDemo_Verilog,Verilog,ClockDemo_Verilog,341,4,2023-01-21 15:11:46+00:00,0
16830,567867684,https://github.com/dasjaydeep2001/Efficient-On-Chip-Seizure-Detection-System-Using-SVM-Based-VLSI-Design.git,2022-11-18 19:18:23+00:00,"This on-chip system, designed for high efficiency and accuracy, is based on Very Large Scale Integration (VLSI) and employs a nonlinear Support Vector Machine (SVM). It comprises a feature extraction (FE) module that extracts relevant features from electroencephalogram (EEG) signals and an SVM module that efficiently learns and classifies seizures.",dasjaydeep2001/Efficient-On-Chip-Seizure-Detection-System-Using-SVM-Based-VLSI-Design,Verilog,Efficient-On-Chip-Seizure-Detection-System-Using-SVM-Based-VLSI-Design,7540,4,2024-07-03 05:15:50+00:00,0
16831,562478488,https://github.com/Rutheniumlmw/HUST-verilog.git,2022-11-06 13:44:50+00:00,华科verilog语言的三个实验,Rutheniumlmw/HUST-verilog,Verilog,HUST-verilog,449,4,2024-06-09 01:41:55+00:00,1
16832,564480301,https://github.com/buncram/cram-soc.git,2022-11-10 20:10:53+00:00,Cramium Test SoC,buncram/cram-soc,Verilog,cram-soc,20645,4,2024-10-21 15:32:31+00:00,0
16833,568704100,https://github.com/ganyunhan/FMCW.git,2022-11-21 08:30:38+00:00,FMCW Radar algorithm module,ganyunhan/FMCW,Verilog,FMCW,283,4,2024-04-30 16:10:46+00:00,0
16834,565355556,https://github.com/meriac/tt02-play-tune.git,2022-11-13 05:53:57+00:00,Plays a tune over a piezo speaker connected to GPIO pins,meriac/tt02-play-tune,Verilog,tt02-play-tune,5470,4,2024-09-18 16:00:03+00:00,0
16835,564926943,https://github.com/GModule/OxygenOnline.git,2022-11-11 20:49:28+00:00,CHECK IF OXYGENU IS WORKING FOR YOU!,GModule/OxygenOnline,Verilog,OxygenOnline,12,3,2024-04-18 22:26:29+00:00,0
16836,563406614,https://github.com/TWM00/2022_FPGA_-Innovation_Competition.git,2022-11-08 14:48:39+00:00,基于FPGA的自适应屏幕主题氛围灯设计,TWM00/2022_FPGA_-Innovation_Competition,Verilog,2022_FPGA_-Innovation_Competition,15286,3,2023-12-18 06:29:27+00:00,0
16837,563318225,https://github.com/ghj1222/cpu-for-nscscc2022.git,2022-11-08 11:15:50+00:00,,ghj1222/cpu-for-nscscc2022,Verilog,cpu-for-nscscc2022,102,3,2024-07-18 11:43:30+00:00,0
16838,569330853,https://github.com/Talzaidman/single-player-pong-game-FPGA.git,2022-11-22 15:28:51+00:00,,Talzaidman/single-player-pong-game-FPGA,Verilog,single-player-pong-game-FPGA,8339,3,2022-12-15 01:14:36+00:00,0
16839,564213210,https://github.com/aappleby/pinwheel.git,2022-11-10 08:34:25+00:00,A tiny RISC-V processor for hard-real-time FPGA-based applications.,aappleby/pinwheel,Verilog,pinwheel,12054,3,2024-10-26 01:02:39+00:00,1
16840,566158996,https://github.com/davifelix5/verilog-music-player.git,2022-11-15 04:38:28+00:00,Player de música modelado em Verilog para a disciplina de PSC3115 (Sistemas Digitais I),davifelix5/verilog-music-player,Verilog,verilog-music-player,27152,3,2022-12-16 02:03:01+00:00,1
16841,566868403,https://github.com/AdhamAliAbdelAal/Pipelined-Processor.git,2022-11-16 15:32:19+00:00,"Harvard (separate memories for data and instructions), RISC-like, five-stages pipeline processor",AdhamAliAbdelAal/Pipelined-Processor,Verilog,Pipelined-Processor,923,3,2023-02-07 12:37:53+00:00,2
16842,568551921,https://github.com/mathis-s/CaravelSoomRV-8.git,2022-11-20 21:48:25+00:00,,mathis-s/CaravelSoomRV-8,Verilog,CaravelSoomRV-8,5151060,3,2023-09-25 05:50:10+00:00,0
16843,565492406,https://github.com/blackmesalabs/usb_hid_ch559_decoder.git,2022-11-13 15:30:12+00:00,Verilog and Python for decoding USB Keyboard and USB Mouse streams from ch559 module,blackmesalabs/usb_hid_ch559_decoder,Verilog,usb_hid_ch559_decoder,15,3,2024-07-23 03:51:45+00:00,1
16844,563851836,https://github.com/dagouxiong233/FPGA_fruit_recognition_system.git,2022-11-09 13:27:30+00:00,"FPGA innovation design competition works, fruit identification. The team leader is Zhang Xudong, and the team members are Xu Jiarui and Zhang Ao.",dagouxiong233/FPGA_fruit_recognition_system,Verilog,FPGA_fruit_recognition_system,24265,3,2023-11-24 12:40:20+00:00,0
16845,564150155,https://github.com/FlynnHHH/UCAS-COD-2023.git,2022-11-10 05:00:52+00:00,UCAS-COD-SP2023 projects,FlynnHHH/UCAS-COD-2023,Verilog,UCAS-COD-2023,8389,3,2024-10-07 16:13:57+00:00,0
16846,562613427,https://github.com/Mohabz-911/RISC-processor.git,2022-11-06 21:39:28+00:00,"Designing, implementing and testing a Harvard, RISC-like, five-stages pipeline processor.",Mohabz-911/RISC-processor,Verilog,RISC-processor,1337,3,2023-02-22 21:08:36+00:00,0
16847,565368921,https://github.com/saisrujana0011/Router-1x3-Design.git,2022-11-13 07:06:03+00:00,,saisrujana0011/Router-1x3-Design,Verilog,Router-1x3-Design,3016,3,2024-02-27 07:18:44+00:00,1
16848,569500457,https://github.com/enggsajjad/TDCTester.git,2022-11-23 00:58:45+00:00,Time to Digital Converter TDC Tester based on Microcontroller and FPGA,enggsajjad/TDCTester,Verilog,TDCTester,659,3,2024-04-09 12:10:47+00:00,0
16849,562641059,https://github.com/seanpm2001/Learn-Verilog-AMS.git,2022-11-06 23:51:26+00:00,"A repository for showcasing my knowledge of the Verilog AMS programming language, and continuing to learn the language.",seanpm2001/Learn-Verilog-AMS,Verilog,Learn-Verilog-AMS,424,3,2024-07-25 14:15:08+00:00,1
16850,567140263,https://github.com/AadarshMahra/MP3-Player.git,2022-11-17 06:40:14+00:00,,AadarshMahra/MP3-Player,Verilog,MP3-Player,50949,2,2023-04-04 18:42:14+00:00,0
16851,566067290,https://github.com/MoazHassan2022/MZNM-Processor.git,2022-11-14 22:37:57+00:00,"This is a Computer Architecture Course Project, for making  5-stages pipelined processor with Verilog",MoazHassan2022/MZNM-Processor,Verilog,MZNM-Processor,3729,2,2023-01-31 20:57:26+00:00,1
16852,566734095,https://github.com/MahsaRsti/DLDLAB.git,2022-11-16 09:59:11+00:00,,MahsaRsti/DLDLAB,Verilog,DLDLAB,3444,2,2023-02-21 11:04:11+00:00,0
16853,566172574,https://github.com/weidingliu/Cache.git,2022-11-15 05:30:52+00:00,基于Xilinx FPGA的block ram的写直达与写回cache设计与配套的外部sram控制器,weidingliu/Cache,Verilog,Cache,11354,2,2024-05-21 08:57:59+00:00,0
16854,569797668,https://github.com/dispagg/PCS3115-rideup-g16.git,2022-11-23 16:27:56+00:00,,dispagg/PCS3115-rideup-g16,Verilog,PCS3115-rideup-g16,425,2,2023-03-15 14:00:53+00:00,0
16855,566558270,https://github.com/byuccl/WaFoVe.git,2022-11-15 23:29:38+00:00,,byuccl/WaFoVe,Verilog,WaFoVe,592,2,2023-04-14 02:35:37+00:00,0
16856,567906073,https://github.com/aasthadave9/100DaysofRTL.git,2022-11-18 21:41:14+00:00,100 Days of RTL,aasthadave9/100DaysofRTL,Verilog,100DaysofRTL,68,2,2023-02-11 13:58:35+00:00,0
16857,568819770,https://github.com/DKyoU0101/HDLBits_solution_1-182.git,2022-11-21 13:31:11+00:00,,DKyoU0101/HDLBits_solution_1-182,Verilog,HDLBits_solution_1-182,200,2,2024-02-13 10:52:29+00:00,0
16858,568539239,https://github.com/Shreesh-Kulkarni/Image-Processing-using-FPGAs.git,2022-11-20 20:50:24+00:00,Source Code and other relevant files for EE347 Mini Project in Embedded Control Systems. ,Shreesh-Kulkarni/Image-Processing-using-FPGAs,Verilog,Image-Processing-using-FPGAs,6809,2,2023-04-05 10:14:39+00:00,1
16859,562854779,https://github.com/stsrc/deca-usb2-ethernet.git,2022-11-07 11:59:07+00:00,USB-Ethernet FPGA card,stsrc/deca-usb2-ethernet,Verilog,deca-usb2-ethernet,3607,2,2024-08-08 19:23:51+00:00,2
16860,567968295,https://github.com/iamrajjoshi/numberle.git,2022-11-19 03:04:17+00:00,Numberle on an FPGA,iamrajjoshi/numberle,Verilog,numberle,31,2,2024-05-18 19:46:24+00:00,1
16861,566239616,https://github.com/asmaaadel0/Five-stages-Pipeline-Processor.git,2022-11-15 08:58:55+00:00,A simple 5-stage pipelined processor following Harvard's architecture. The processor has RISC-like ISA.,asmaaadel0/Five-stages-Pipeline-Processor,Verilog,Five-stages-Pipeline-Processor,4762,2,2023-01-05 16:56:48+00:00,3
16862,563401315,https://github.com/YukunXue/C906_Gensys2.git,2022-11-08 14:36:13+00:00,,YukunXue/C906_Gensys2,Verilog,C906_Gensys2,334283,2,2024-09-03 06:25:43+00:00,1
16863,564665407,https://github.com/guaihaizzz/game_FPGA.git,2022-11-11 07:58:46+00:00,2022年FPGA创新设计大赛安路赛道项目，为钢琴块和弹球两个游戏,guaihaizzz/game_FPGA,Verilog,game_FPGA,3080,2,2023-09-14 06:47:36+00:00,0
16864,563037623,https://github.com/bytechar/RISCV-32.git,2022-11-07 19:25:35+00:00,Building a custom RSICV processor,bytechar/RISCV-32,Verilog,RISCV-32,6091,2,2024-03-13 10:30:08+00:00,0
16865,568540171,https://github.com/MiSTer-devel/Arcade-CrystalCastles_MiSTer.git,2022-11-20 20:54:31+00:00,FPGA implementation of Atari 1983 arcade game Crystal Castles.,MiSTer-devel/Arcade-CrystalCastles_MiSTer,Verilog,Arcade-CrystalCastles_MiSTer,3491,2,2024-05-26 17:21:52+00:00,3
16866,565720082,https://github.com/Wangxianke123/NoC-design.git,2022-11-14 07:20:38+00:00,,Wangxianke123/NoC-design,Verilog,NoC-design,46,2,2024-06-25 01:07:14+00:00,0
16867,566166835,https://github.com/fengwz17/Circuit-Benchmarks.git,2022-11-15 05:08:15+00:00,Benmarks written in Chisel/Verilog/BTOR2/AIGER for circuit verification,fengwz17/Circuit-Benchmarks,Verilog,Circuit-Benchmarks,145,2,2023-11-26 08:53:04+00:00,0
16868,570066143,https://github.com/kannanabhi/Comp_arch_lab_codes.git,2022-11-24 09:04:06+00:00,,kannanabhi/Comp_arch_lab_codes,Verilog,Comp_arch_lab_codes,227,2,2023-06-26 09:14:43+00:00,0
16869,565550839,https://github.com/MahmoudRedaSayed/Adders-Verilog.git,2022-11-13 19:00:32+00:00,,MahmoudRedaSayed/Adders-Verilog,,Adders-Verilog,603,2,2022-12-12 08:42:11+00:00,0
16870,570282287,https://github.com/pavan-kalyan-durga/CRC-16.git,2022-11-24 19:31:11+00:00,,pavan-kalyan-durga/CRC-16,Verilog,CRC-16,2,2,2023-11-25 06:17:22+00:00,0
16871,564051773,https://github.com/diegonagai/FemtoRV.git,2022-11-09 22:17:30+00:00,Port do processador FemtoRV (Bruno Levy) para a placa DE10-Lite,diegonagai/FemtoRV,Verilog,FemtoRV,3208,2,2023-11-30 19:16:15+00:00,0
16872,569848140,https://github.com/RndMnkIII/XSleenaCore_MiSTer_Release.git,2022-11-23 18:49:51+00:00,,RndMnkIII/XSleenaCore_MiSTer_Release,Verilog,XSleenaCore_MiSTer_Release,87488,2,2023-04-16 16:04:37+00:00,1
16873,568879666,https://github.com/bilalshah07/coincidence_counting_fpga.git,2022-11-21 15:53:07+00:00,coincidence counting unit,bilalshah07/coincidence_counting_fpga,Verilog,coincidence_counting_fpga,5261,2,2024-09-12 14:20:56+00:00,0
16874,566904807,https://github.com/michalmonday/CheriBSD-on-minimal-hardware.git,2022-11-16 16:57:30+00:00,Files and instructions for running CheriBSD using Flute processor implemented on ZC706 board.,michalmonday/CheriBSD-on-minimal-hardware,Verilog,CheriBSD-on-minimal-hardware,984627,2,2024-08-12 20:28:23+00:00,3
16875,564332836,https://github.com/Palavelli-Naidu/MIPS32.git,2022-11-10 13:47:37+00:00,,Palavelli-Naidu/MIPS32,Verilog,MIPS32,1682,2,2023-02-11 08:56:48+00:00,0
16876,568740306,https://github.com/MiSTer-devel/Arcade-ExpressRaider_MiSTer.git,2022-11-21 10:06:04+00:00,Express Raider - MiSTer FPGA core,MiSTer-devel/Arcade-ExpressRaider_MiSTer,Verilog,Arcade-ExpressRaider_MiSTer,8316,2,2024-06-08 16:59:37+00:00,4
16877,566407834,https://github.com/sufiiyan/16-bit-Barrel-Shifter.git,2022-11-15 15:58:48+00:00,This repo contains iverilog code for 16-bit barrel shifter which i did as project for our course.,sufiiyan/16-bit-Barrel-Shifter,Verilog,16-bit-Barrel-Shifter,39,2,2024-08-19 15:08:49+00:00,0
16878,565370265,https://github.com/abhay-og/SetAssociativeCache.git,2022-11-13 07:12:35+00:00,,abhay-og/SetAssociativeCache,Verilog,SetAssociativeCache,1443,2,2023-10-10 17:09:24+00:00,1
16879,570063318,https://github.com/xobs/openlane-cpu-synth-test.git,2022-11-24 08:55:46+00:00,Test synthesis of a CPU using OpenLane,xobs/openlane-cpu-synth-test,Verilog,openlane-cpu-synth-test,59,2,2023-01-24 11:32:29+00:00,0
16880,565626319,https://github.com/Stone1011/SingleCycleCPU.git,2022-11-14 00:51:02+00:00,The Single Cycle CPU for MIPS 32 implemented by Verilog,Stone1011/SingleCycleCPU,Verilog,SingleCycleCPU,4778,2,2024-09-24 10:16:53+00:00,0
16881,569702147,https://github.com/mattvenn/gf180-demo.git,2022-11-23 12:27:53+00:00,,mattvenn/gf180-demo,Verilog,gf180-demo,60504,2,2024-09-27 22:52:48+00:00,2
16882,564014479,https://github.com/Lalitgangwar9837/verilog_project.git,2022-11-09 20:10:23+00:00,verilog code ,Lalitgangwar9837/verilog_project,Verilog,verilog_project,100,2,2024-04-24 11:33:25+00:00,0
16883,568315960,https://github.com/JiDuQiu/pulse_counter.git,2022-11-20 05:58:38+00:00,脉冲计数器,JiDuQiu/pulse_counter,Verilog,pulse_counter,5,2,2024-05-06 14:06:51+00:00,0
16884,568180863,https://github.com/DanaMarinescu/1.M.P.C.A.-PROJECT.git,2022-11-19 17:48:13+00:00,,DanaMarinescu/1.M.P.C.A.-PROJECT,Verilog,1.M.P.C.A.-PROJECT,171,2,2023-01-19 00:23:26+00:00,0
16885,566348880,https://github.com/miller196/Comp-Arch-Fall-2022.git,2022-11-15 13:42:56+00:00,,miller196/Comp-Arch-Fall-2022,Verilog,Comp-Arch-Fall-2022,36,2,2023-01-30 21:20:03+00:00,0
16886,569365305,https://github.com/Tvdnguyen/A-Novel-Algorithmic-Data-Collision-SDRAM-Based-TCAM-Architecture-Using-DDR-SDRAM-On-FPGA.git,2022-11-22 16:58:12+00:00,,Tvdnguyen/A-Novel-Algorithmic-Data-Collision-SDRAM-Based-TCAM-Architecture-Using-DDR-SDRAM-On-FPGA,Verilog,A-Novel-Algorithmic-Data-Collision-SDRAM-Based-TCAM-Architecture-Using-DDR-SDRAM-On-FPGA,28,2,2024-04-24 03:32:58+00:00,1
16887,565990377,https://github.com/BasmaElhoseny01/Pipeline-Processor.git,2022-11-14 18:43:55+00:00,"Harvard (separate memories for data and instructions), RISC-like, five-stages pipeline processor.",BasmaElhoseny01/Pipeline-Processor,Verilog,Pipeline-Processor,39405,1,2023-07-08 22:30:14+00:00,1
16888,563592772,https://github.com/alexmangushev/OV7670_FPGA_Ethernet.git,2022-11-08 23:43:22+00:00,Send data from camera OV7670 over Ethernet in UDP datagrams. Show result in python program,alexmangushev/OV7670_FPGA_Ethernet,Verilog,OV7670_FPGA_Ethernet,1049,1,2023-02-15 12:39:13+00:00,1
16889,564335695,https://github.com/Leo-i/video_processing.git,2022-11-10 13:54:36+00:00,System deployed on FPGA for streaming and masking video from camera OV7670,Leo-i/video_processing,Verilog,video_processing,2179,1,2023-01-20 13:56:20+00:00,0
16890,568213392,https://github.com/Mamdouh-Attia/Project_Processor.git,2022-11-19 20:03:18+00:00,A 5-stage pipelined processor implemented using Verilog __a CUFE CMP3010 [Computer Architecture] project,Mamdouh-Attia/Project_Processor,Verilog,Project_Processor,10270,1,2024-01-27 05:09:59+00:00,2
16891,566931944,https://github.com/ShivinM-17/DSD-verilog-codes-.git,2022-11-16 18:05:21+00:00,,ShivinM-17/DSD-verilog-codes-,Verilog,DSD-verilog-codes-,18,1,2022-12-04 10:22:01+00:00,0
16892,569500307,https://github.com/enggsajjad/TimeToDigitalConv.git,2022-11-23 00:58:01+00:00,Time to Digital Converter TDC based on Microcontroller and FPGA,enggsajjad/TimeToDigitalConv,Verilog,TimeToDigitalConv,270821,1,2023-11-24 08:06:33+00:00,0
16893,567194117,https://github.com/ThomasLuchies/Headbang-bot.git,2022-11-17 09:20:03+00:00,,ThomasLuchies/Headbang-bot,Verilog,Headbang-bot,8210,1,2023-01-31 20:59:54+00:00,1
16894,570155403,https://github.com/sicajc/EC_FINAL_PROJECT.git,2022-11-24 13:12:08+00:00,EC_FINAL,sicajc/EC_FINAL_PROJECT,Verilog,EC_FINAL_PROJECT,8394,1,2023-03-01 01:44:24+00:00,0
16895,564205742,https://github.com/spandoescode/TISC.git,2022-11-10 08:11:24+00:00,"A Tiny Instruction Set Computer written in Verilog, run on a Xilinx Spartan 3E",spandoescode/TISC,Verilog,TISC,27,1,2022-11-10 14:02:33+00:00,0
16896,564178616,https://github.com/spockman66/UniRISCV_pango.git,2022-11-10 06:44:03+00:00,,spockman66/UniRISCV_pango,Verilog,UniRISCV_pango,43523,1,2022-11-29 08:23:12+00:00,0
16897,566044239,https://github.com/7vik-g/16bit-pipelined-RISC-processor-using-Verilog-HDL.git,2022-11-14 21:19:13+00:00,Developed a 16bit processor having its own Reduced Instruction Set with least possible no. of instructions in it such that the designed Processor can be used to implement almost any Function,7vik-g/16bit-pipelined-RISC-processor-using-Verilog-HDL,Verilog,16bit-pipelined-RISC-processor-using-Verilog-HDL,1416,1,2024-01-12 12:40:25+00:00,0
16898,563119775,https://github.com/tunghoang290780/riscv-ml.git,2022-11-08 00:11:37+00:00,Machine Learning project using RISC-V and NVDLA on Linux,tunghoang290780/riscv-ml,,riscv-ml,2930,1,2024-07-23 06:00:50+00:00,1
16899,563260726,https://github.com/kotorikanbe/bailan_riscv.git,2022-11-08 08:42:44+00:00,,kotorikanbe/bailan_riscv,Verilog,bailan_riscv,21194,1,2024-04-21 14:46:04+00:00,1
16900,569049516,https://github.com/Janavind/chipathon_2022.git,2022-11-22 01:02:17+00:00,,Janavind/chipathon_2022,Verilog,chipathon_2022,370272,1,2023-01-31 21:04:43+00:00,0
16901,569005785,https://github.com/SpenceJohnstonProjects/Verilog_counter_seven_segment.git,2022-11-21 21:58:43+00:00,A counter module that outputs to an onboard seven-segment display. Built with Verilog HDL. Built for the DE1-SoC,SpenceJohnstonProjects/Verilog_counter_seven_segment,Verilog,Verilog_counter_seven_segment,967,1,2023-06-01 08:40:31+00:00,0
16902,568081493,https://github.com/10x-Engineers/ARTY_A7_DEMO.git,2022-11-19 11:50:06+00:00,Demo of burning a simple adder code on ARTY_A7 (FPGA) using Vivado.,10x-Engineers/ARTY_A7_DEMO,Verilog,ARTY_A7_DEMO,1131,1,2022-11-21 10:29:05+00:00,0
16903,564162325,https://github.com/Benisonpin/caravel_ISP_Twlceo.git,2022-11-10 05:47:40+00:00,Integrate the ISP under the RISC-V frame with CVBS interface and GOSD,Benisonpin/caravel_ISP_Twlceo,Verilog,caravel_ISP_Twlceo,45935,1,2022-11-29 01:52:27+00:00,0
16904,564359208,https://github.com/Iverrey/HDLBits_Solutions.git,2022-11-10 14:50:05+00:00,My HDLBits solutions,Iverrey/HDLBits_Solutions,Verilog,HDLBits_Solutions,23,1,2022-12-09 08:47:50+00:00,0
16905,566559518,https://github.com/mad03day/labs_digital.git,2022-11-15 23:35:18+00:00,It's repo with labs and their sources for course digital circuit engineering,mad03day/labs_digital,Verilog,labs_digital,25472,1,2022-12-03 15:15:41+00:00,0
16906,567532499,https://github.com/ItzUzi/CS3650-Project1.git,2022-11-18 01:42:42+00:00,,ItzUzi/CS3650-Project1,Verilog,CS3650-Project1,191,1,2024-02-21 02:37:35+00:00,0
16907,569015733,https://github.com/suoglu/FPAM.git,2022-11-21 22:35:32+00:00,Combinational adder and multiplier modules for IEEE 754 single-precision and double-precision floating point format.,suoglu/FPAM,Verilog,FPAM,28,1,2024-10-06 22:37:49+00:00,1
16908,565019216,https://github.com/ChrisLalloMiami/Verilog-Slots-Machine.git,2022-11-12 04:38:28+00:00,An implementation of a classic Slots Machine through VGA display using Verilog. For use on a DE2-115.,ChrisLalloMiami/Verilog-Slots-Machine,Verilog,Verilog-Slots-Machine,35428,1,2023-11-07 14:38:00+00:00,0
16909,562671105,https://github.com/joshual-xlnx/xup_fpga_vivado.git,2022-11-07 02:08:04+00:00,Hands-on experience using Vivado with Xilinx FPGA hardware,joshual-xlnx/xup_fpga_vivado,Verilog,xup_fpga_vivado,34217,1,2024-01-05 14:40:20+00:00,0
16910,565774030,https://github.com/YoniP31/I2C-controller.git,2022-11-14 09:51:52+00:00,I2C protocol interface between a master and slaves,YoniP31/I2C-controller,Verilog,I2C-controller,2,1,2024-02-07 13:21:02+00:00,0
16911,564406501,https://github.com/A7med3id10/UART_RX.git,2022-11-10 16:44:04+00:00,UART RX Implementation using Verilog,A7med3id10/UART_RX,Verilog,UART_RX,18,1,2024-08-12 08:34:11+00:00,0
16912,568903691,https://github.com/AnaMedeiros07/8051.git,2022-11-21 16:53:05+00:00,,AnaMedeiros07/8051,Verilog,8051,170,1,2023-04-19 22:35:41+00:00,0
16913,564801069,https://github.com/KosolapovVN/SPI-Interface.git,2022-11-11 14:28:26+00:00,Verilog files of SPI Master and SPI Slave ,KosolapovVN/SPI-Interface,Verilog,SPI-Interface,22,1,2024-03-12 18:57:38+00:00,0
16914,568793417,https://github.com/Snehadeep-Gayen/Simple_CPU_2310_Final.git,2022-11-21 12:25:54+00:00,Combinational CPU design using Verilog,Snehadeep-Gayen/Simple_CPU_2310_Final,Verilog,Simple_CPU_2310_Final,698,1,2024-09-02 18:07:48+00:00,0
16915,570309909,https://github.com/gaatorre/simon_cipher.git,2022-11-24 21:32:22+00:00,,gaatorre/simon_cipher,Verilog,simon_cipher,13,1,2024-08-12 20:28:32+00:00,2
16916,567128213,https://github.com/4sun1HWDesigner/pbits.git,2022-11-17 06:01:28+00:00,"MAC 연산 결과와, LFSR이 생성한 Random number를 비교하는 작업을 통해 논리 회로의 진리표를 도출할 수 있는 프로젝트입니다.",4sun1HWDesigner/pbits,Verilog,pbits,37,1,2024-10-26 22:32:57+00:00,1
16917,564260467,https://github.com/pranav-nb/PTV.git,2022-11-10 10:39:51+00:00,,pranav-nb/PTV,Verilog,PTV,1,1,2022-11-10 12:39:58+00:00,0
16918,567716471,https://github.com/kilans/-CPU-Model-.git,2022-11-18 12:10:09+00:00,8位简易cpu，模型计算机,kilans/-CPU-Model-,Verilog,-CPU-Model-,11,1,2023-09-03 02:56:06+00:00,1
16919,570275838,https://github.com/zephray/vb-gfmpw0.git,2022-11-24 19:05:22+00:00,,zephray/vb-gfmpw0,Verilog,vb-gfmpw0,164234,1,2024-02-27 20:01:30+00:00,0
16920,562415617,https://github.com/markyasser/Five-stages-pipeline-processsor.git,2022-11-06 09:37:36+00:00,,markyasser/Five-stages-pipeline-processsor,Verilog,Five-stages-pipeline-processsor,9656,1,2023-01-07 12:22:45+00:00,1
16921,563745066,https://github.com/Amiirhosseini/FPGA.git,2022-11-09 08:44:00+00:00,,Amiirhosseini/FPGA,Verilog,FPGA,4607,1,2023-03-16 14:59:15+00:00,0
16922,570223256,https://github.com/asankaSovis/FPGA_Resource_Centre.git,2022-11-24 16:13:34+00:00,🎛️ The FPGA Resource Centre is built as an opensource hub to share HDL modules that perform common digital functions. It allows easy access to FPGA resources to engineers of all levels from students to experienced developers.,asankaSovis/FPGA_Resource_Centre,Verilog,FPGA_Resource_Centre,32,1,2024-02-13 12:30:12+00:00,0
16923,565971741,https://github.com/8BitRobot/DAV-labs.git,2022-11-14 17:55:33+00:00,"All completed assignments for the UCLA IEEE Digital Design, Architecture, and Verification (DAV) project.",8BitRobot/DAV-labs,Verilog,DAV-labs,21343,1,2024-04-26 00:09:21+00:00,0
16924,564805954,https://github.com/A7medAref/Pipelined-Processor.git,2022-11-11 14:41:02+00:00,,A7medAref/Pipelined-Processor,Verilog,Pipelined-Processor,59,1,2024-07-28 20:49:19+00:00,1
16925,567225689,https://github.com/Shainisore/cgra_rtl.git,2022-11-17 10:44:22+00:00,,Shainisore/cgra_rtl,Verilog,cgra_rtl,58,1,2023-02-04 04:08:13+00:00,0
16926,568596678,https://github.com/CodeMadUser/FPGA-IC_DESIGN.git,2022-11-21 01:42:37+00:00,a collection of project and document,CodeMadUser/FPGA-IC_DESIGN,Verilog,FPGA-IC_DESIGN,17426,1,2022-11-23 02:12:39+00:00,0
16927,568839260,https://github.com/sustechwifi/CS207_project.git,2022-11-21 14:17:52+00:00,sustech 2022-fall  CS 207 project,sustechwifi/CS207_project,Verilog,CS207_project,362,1,2023-04-11 15:58:33+00:00,1
16928,562413725,https://github.com/Vijayn25/Verilog-Codes.git,2022-11-06 09:29:11+00:00,#vlsi,Vijayn25/Verilog-Codes,Verilog,Verilog-Codes,31,1,2022-12-20 05:02:50+00:00,0
16929,564950414,https://github.com/trailofbits/clash-silicon-tinytapeout.git,2022-11-11 22:28:52+00:00,a (very small) synthesized cpu written in clash for tinytapeout.,trailofbits/clash-silicon-tinytapeout,Verilog,clash-silicon-tinytapeout,166,1,2023-09-13 12:35:21+00:00,3
16930,565336095,https://github.com/Lalitgangwar9837/system_verilog.git,2022-11-13 03:58:43+00:00,,Lalitgangwar9837/system_verilog,Verilog,system_verilog,2,1,2023-01-23 05:40:26+00:00,0
16931,567746742,https://github.com/frankyfrank666/carry_lookahead_adder.git,2022-11-18 13:34:54+00:00,,frankyfrank666/carry_lookahead_adder,Verilog,carry_lookahead_adder,2,1,2023-11-20 08:40:50+00:00,0
16932,568527675,https://github.com/n43ee7/IBM_PowerPC_601.git,2022-11-20 20:02:30+00:00,Emulating and Synthesizing IBM PowerPC 601 CPU using System Verilog,n43ee7/IBM_PowerPC_601,Verilog,IBM_PowerPC_601,11645,1,2024-03-29 08:29:42+00:00,0
16933,569569663,https://github.com/Aymane-Aeris-El-Asslouj/ECE369_competition_winner_FPGA_multicore_processor.git,2022-11-23 05:54:23+00:00,Competition-winner 32-core MIPS32 processor block for Xilinx FPGA with a pipelined architecture and multi-thread SAD algorithm implementation.,Aymane-Aeris-El-Asslouj/ECE369_competition_winner_FPGA_multicore_processor,Verilog,ECE369_competition_winner_FPGA_multicore_processor,562,1,2024-10-21 17:16:21+00:00,0
16934,568021440,https://github.com/tomverbeure/yosys_techmap_blog.git,2022-11-19 07:38:03+00:00,Example repo for blog post,tomverbeure/yosys_techmap_blog,Verilog,yosys_techmap_blog,5,1,2024-07-18 20:34:51+00:00,1
16935,566865801,https://github.com/subash92-16/universal_shift_register.git,2022-11-16 15:26:49+00:00,,subash92-16/universal_shift_register,Verilog,universal_shift_register,2328,1,2024-10-17 10:21:38+00:00,1
16936,570288947,https://github.com/yashjain715-creater/Implementation-of-AES128-to-Verilog.git,2022-11-24 19:58:12+00:00,,yashjain715-creater/Implementation-of-AES128-to-Verilog,Verilog,Implementation-of-AES128-to-Verilog,85336,1,2022-11-26 17:11:06+00:00,0
16937,567148338,https://github.com/cuibst/ip-example.git,2022-11-17 07:05:37+00:00,IP-example: Complex ALU code for THU Computer Organization Labs.,cuibst/ip-example,Verilog,ip-example,329,1,2023-09-26 08:15:29+00:00,0
16938,567493058,https://github.com/itshamidreza/A_Simple_JK_Flip_Flop.git,2022-11-17 22:54:12+00:00,,itshamidreza/A_Simple_JK_Flip_Flop,Verilog,A_Simple_JK_Flip_Flop,2,1,2023-01-06 18:06:42+00:00,0
16939,564344003,https://github.com/Palavelli-Naidu/AHB_to_APB_Bridge.git,2022-11-10 14:14:46+00:00,,Palavelli-Naidu/AHB_to_APB_Bridge,Verilog,AHB_to_APB_Bridge,5,1,2023-05-22 15:49:07+00:00,0
16940,564515872,https://github.com/siddharth062022/RIPPLE-CARRAY-ADDER.git,2022-11-10 22:09:14+00:00,,siddharth062022/RIPPLE-CARRAY-ADDER,Verilog,RIPPLE-CARRAY-ADDER,834,1,2022-11-10 22:14:50+00:00,0
16941,565528265,https://github.com/Sourabh-25/cache-memory.git,2022-11-13 17:35:24+00:00,cache memory using verilog,Sourabh-25/cache-memory,Verilog,cache-memory,3126,1,2022-11-14 20:02:46+00:00,0
16942,564944228,https://github.com/MAbdulhady00/Pipelined-RISC-CPU.git,2022-11-11 22:01:33+00:00,,MAbdulhady00/Pipelined-RISC-CPU,Verilog,Pipelined-RISC-CPU,3404,1,2023-03-18 11:08:37+00:00,2
16943,569952166,https://github.com/kevin1010607/NTHU-2021-Logic-Design-Lab.git,2022-11-24 01:58:54+00:00,NTHU 2021 Logic Design Lab,kevin1010607/NTHU-2021-Logic-Design-Lab,Verilog,NTHU-2021-Logic-Design-Lab,33771,1,2024-10-09 11:27:20+00:00,0
16944,567515149,https://github.com/dsplover/DDS.git,2022-11-18 00:29:29+00:00,FPGA Cyclone II EP2C5T144C8 与 MSP430f6638实现DDS(信号发生器),dsplover/DDS,,DDS,1040,1,2024-10-12 04:41:03+00:00,0
16945,563061431,https://github.com/rooinasuit/i2c-oled-verilog.git,2022-11-07 20:34:05+00:00,i2c ssd1306 oled driver,rooinasuit/i2c-oled-verilog,Verilog,i2c-oled-verilog,57,1,2024-10-16 23:51:54+00:00,0
16946,568950599,https://github.com/balaji-venkatesh/ece352-project.git,2022-11-21 19:02:09+00:00,Final Project for ECE352 - Computer Organization,balaji-venkatesh/ece352-project,Verilog,ece352-project,13668,1,2024-10-19 04:53:07+00:00,0
16947,564843015,https://github.com/tiffanylin0419/ECE550.git,2022-11-11 16:22:07+00:00,Fundamentals of Computer Systems and Engineering,tiffanylin0419/ECE550,Verilog,ECE550,8927,1,2023-01-20 03:04:11+00:00,0
16948,569793998,https://github.com/AlexLB97/Verilog_Pong.git,2022-11-23 16:17:45+00:00,Verilog implementation of Pong for an Basys3 FPGA. Includes implementation of PS2 Protocol for keyboard input and VGA for output to monitor.,AlexLB97/Verilog_Pong,Verilog,Verilog_Pong,9,1,2023-06-13 20:17:29+00:00,0
16949,565438076,https://github.com/pavansai444/Memory.git,2022-11-13 12:17:35+00:00,cache project ,pavansai444/Memory,Verilog,Memory,88,1,2023-04-20 15:53:24+00:00,1
16950,564512605,https://github.com/FelipMa/Projeto-simples-processador.git,2022-11-10 21:57:57+00:00,Projeto de um simples processador baseado na mic-1,FelipMa/Projeto-simples-processador,Verilog,Projeto-simples-processador,10961,1,2023-11-07 00:50:26+00:00,0
16951,564986865,https://github.com/648lsf/-alu.git,2022-11-12 01:44:36+00:00,,648lsf/-alu,Verilog,-alu,557,1,2022-11-12 06:44:11+00:00,1
16952,563377522,https://github.com/siddharth062022/FULL_ADDER.git,2022-11-08 13:43:47+00:00,,siddharth062022/FULL_ADDER,Verilog,FULL_ADDER,462,1,2022-11-08 16:13:46+00:00,0
16953,568450107,https://github.com/rahulgaikwad007/A-64-Point-Fourier-Transform-Chip-for-High-Speed-Wireless-LAN-Application-Using-OFDM.git,2022-11-20 15:16:54+00:00,This is Mini project aiming to design a 64-Point Fourier Transform Chip for High-Speed Wireless LAN Application Using OFDM,rahulgaikwad007/A-64-Point-Fourier-Transform-Chip-for-High-Speed-Wireless-LAN-Application-Using-OFDM,Verilog,A-64-Point-Fourier-Transform-Chip-for-High-Speed-Wireless-LAN-Application-Using-OFDM,4114,1,2023-09-27 12:59:31+00:00,0
16954,566709213,https://github.com/anawinop/openlane_netlist_sim.git,2022-11-16 08:54:01+00:00,,anawinop/openlane_netlist_sim,Verilog,openlane_netlist_sim,131,1,2023-10-01 17:48:50+00:00,0
16955,568562748,https://github.com/FreitasFPGASolutions/Build_script.git,2022-11-20 22:42:02+00:00,,FreitasFPGASolutions/Build_script,Verilog,Build_script,10,1,2022-12-04 08:40:05+00:00,1
16956,565748445,https://github.com/nehamaheshwari21/Arbiter-PUF.git,2022-11-14 08:45:12+00:00,basic arbiter PUF Design,nehamaheshwari21/Arbiter-PUF,Verilog,Arbiter-PUF,3,1,2023-04-24 00:02:11+00:00,1
16957,564298402,https://github.com/putoze/QR-CORDIC.git,2022-11-10 12:20:23+00:00,,putoze/QR-CORDIC,Verilog,QR-CORDIC,12349,1,2022-12-05 05:37:32+00:00,0
16958,563248334,https://github.com/harihitode/migtest.git,2022-11-08 08:08:51+00:00,みっぐみぐにしてやんよ~(はーと),harihitode/migtest,Verilog,migtest,31,1,2022-11-08 09:00:21+00:00,0
16959,574865495,https://github.com/WangXuan95/FPGA-MPEG2-encoder.git,2022-12-06 08:43:19+00:00,FPGA-based high performance MPEG2 encoder for video compression. 基于FPGA的高性能MPEG2视频编码器，可实现视频压缩。,WangXuan95/FPGA-MPEG2-encoder,Verilog,FPGA-MPEG2-encoder,23265,113,2024-10-22 01:25:31+00:00,21
16960,577306041,https://github.com/Xilinx/AlveoLink.git,2022-12-12 12:56:05+00:00,"This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multiple Alveo cards.",Xilinx/AlveoLink,Verilog,AlveoLink,15684,19,2024-07-29 18:53:20+00:00,5
16961,573261971,https://github.com/TimRudy/uart-verilog.git,2022-12-02 03:32:14+00:00,"A simple 8 bit UART implementation in Verilog, with tests and timing diagrams",TimRudy/uart-verilog,Verilog,uart-verilog,28020,19,2024-10-20 11:38:19+00:00,3
16962,571486593,https://github.com/OrsuVenkataKrishnaiah1235/RTL-Coding.git,2022-11-28 08:38:29+00:00,"""Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS""",OrsuVenkataKrishnaiah1235/RTL-Coding,Verilog,RTL-Coding,9079,14,2024-06-05 06:00:07+00:00,3
16963,575353373,https://github.com/2006wzt/HUST-riscv-CPU.git,2022-12-07 10:19:00+00:00,HUST-2022-组原课程设计：单周期CPU->支持动态分支预测的五段流水CPU+团队任务（2048）,2006wzt/HUST-riscv-CPU,Verilog,HUST-riscv-CPU,16018,13,2024-09-24 08:15:16+00:00,0
16964,571123932,https://github.com/Boucii/RISC-V-Ladder.git,2022-11-27 08:36:48+00:00,"An out-of-order, dual issueed RISC-V core and SOC, a working project.",Boucii/RISC-V-Ladder,Verilog,RISC-V-Ladder,16791,11,2024-06-11 03:42:53+00:00,0
16965,572661033,https://github.com/grayresearch/s3ga.git,2022-11-30 18:51:54+00:00,S3GA: a simple scalable serial FPGA,grayresearch/s3ga,Verilog,s3ga,120,10,2024-02-16 03:11:08+00:00,3
16966,577844168,https://github.com/grant-olson/fpga9685.git,2022-12-13 16:49:29+00:00,"A Verilog implemenation of an FPGA-based PCA-9685 clone. The PCA-9685 allows you to generate up to 16 pwm signals to drive LEDs, Servos, and more.",grant-olson/fpga9685,Verilog,fpga9685,133,9,2024-07-20 09:17:05+00:00,0
16967,571293583,https://github.com/henriquegreg/RISC-V-Implementation-Verilog.git,2022-11-27 19:12:08+00:00,Repositório do grupo 3 (Grupo Cessar) de PCS3115,henriquegreg/RISC-V-Implementation-Verilog,Verilog,RISC-V-Implementation-Verilog,4676,7,2024-01-21 22:24:48+00:00,5
16968,571705658,https://github.com/lewiz-support/OmniXtend_RemoteAgent_RISC-V.git,2022-11-28 17:59:20+00:00,,lewiz-support/OmniXtend_RemoteAgent_RISC-V,Verilog,OmniXtend_RemoteAgent_RISC-V,5662,7,2024-02-16 08:03:52+00:00,1
16969,576292895,https://github.com/Zhenghao-He/MutiCycle-CPU.git,2022-12-09 13:31:58+00:00,Implemented a multi-cycle CPU with 54 MIPS instructions and CP0 coprocessor using Verilog language at the behavioral level. The design supports interrupts.,Zhenghao-He/MutiCycle-CPU,Verilog,MutiCycle-CPU,8277,6,2024-09-14 12:40:05+00:00,0
16970,573690453,https://github.com/HanLi05869/MIPS-Pipeline.git,2022-12-03 05:30:09+00:00,the MIPS 5-stage pipeline with 50 instructions,HanLi05869/MIPS-Pipeline,Verilog,MIPS-Pipeline,491,6,2023-10-06 09:15:52+00:00,0
16971,575808698,https://github.com/Mazamars312/Analogue-MPU-Template.git,2022-12-08 10:49:33+00:00,An Analogue MPU template for other devs to use for their cores,Mazamars312/Analogue-MPU-Template,Verilog,Analogue-MPU-Template,2737,6,2023-02-07 13:54:55+00:00,0
16972,570374287,https://github.com/caaatch22/ToyMips.git,2022-11-25 03:00:23+00:00,Classic five stage pipeline CPU implementation base on MIPS arch and fully tested.,caaatch22/ToyMips,Verilog,ToyMips,1655,6,2023-12-08 03:15:28+00:00,0
16973,575033262,https://github.com/cebarobot/flappy-bird-fpga.git,2022-12-06 15:53:58+00:00,Flappy Bird game on FPGA,cebarobot/flappy-bird-fpga,Verilog,flappy-bird-fpga,334,5,2024-07-28 17:57:09+00:00,0
16974,575717165,https://github.com/NanUshio/32Bit_Signed_Booth2_Multiplier.git,2022-12-08 06:17:24+00:00,,NanUshio/32Bit_Signed_Booth2_Multiplier,Verilog,32Bit_Signed_Booth2_Multiplier,49,5,2024-06-14 07:33:17+00:00,0
16975,577473068,https://github.com/MiSTer-devel/Arcade-XSleena_MiSTer.git,2022-12-12 20:21:13+00:00,Xain'd Sleena arcade game for MiSTer,MiSTer-devel/Arcade-XSleena_MiSTer,Verilog,Arcade-XSleena_MiSTer,74357,5,2024-05-25 15:22:28+00:00,7
16976,572940628,https://github.com/liuyuxivapor/riscv_cpu.git,2022-12-01 11:06:27+00:00,My first simple cpu based on risc-v,liuyuxivapor/riscv_cpu,Verilog,riscv_cpu,2279,5,2024-09-28 23:21:03+00:00,0
16977,575643546,https://github.com/nehamjhanwar/arbiter-puf.git,2022-12-08 01:18:23+00:00,Arbiter-based Physically Unclonable Function (PUF) is one kind of the delay-based PUFs that use the time difference of two delay-line signals.,nehamjhanwar/arbiter-puf,Verilog,arbiter-puf,29140,5,2024-09-29 13:39:01+00:00,1
16978,576409913,https://github.com/HassanKhaled11/APB_Bus_Connected_to_GPIO_and_UART.git,2022-12-09 19:34:58+00:00,Implementation of UART Controller and GPIO Controller connected to APB bus,HassanKhaled11/APB_Bus_Connected_to_GPIO_and_UART,Verilog,APB_Bus_Connected_to_GPIO_and_UART,82,5,2024-04-02 03:48:56+00:00,4
16979,572041539,https://github.com/Jinstorm/XJTU-Computer-Organization-Lab.git,2022-11-29 12:38:15+00:00,XJTU computer organization lab,Jinstorm/XJTU-Computer-Organization-Lab,Verilog,XJTU-Computer-Organization-Lab,473,4,2024-10-26 02:45:41+00:00,2
16980,570116614,https://github.com/EPFL-LAP/fpga23-straight-lsq-interface.git,2022-11-24 11:28:00+00:00,"This repository holds the source code, benchmarks and results of the work presented in the paper entitled ""Straight to the Queue: Fast Load-Store Queue Allocation in Dataflow Circuits"".",EPFL-LAP/fpga23-straight-lsq-interface,Verilog,fpga23-straight-lsq-interface,184886,4,2023-12-27 11:18:53+00:00,0
16981,570536855,https://github.com/iic-jku/mpw8-submission.git,2022-11-25 12:32:12+00:00,MPW-8 tapeout submission containing mixed-signal circuit blocks in SKY130,iic-jku/mpw8-submission,Verilog,mpw8-submission,179480,4,2023-05-01 20:17:51+00:00,0
16982,572546362,https://github.com/Qiming01/RISCV_MiniCPU.git,2022-11-30 14:04:58+00:00,,Qiming01/RISCV_MiniCPU,Verilog,RISCV_MiniCPU,22632,4,2024-09-29 11:27:09+00:00,0
16983,575943811,https://github.com/Mars3397/Computer-Organization.git,2022-12-08 16:44:36+00:00,NYCU 2021 Semester 2 李毅郎教授,Mars3397/Computer-Organization,Verilog,Computer-Organization,10741,4,2023-04-01 09:45:28+00:00,0
16984,575850776,https://github.com/YangZhuangwen/GEMM-Accelerator.git,2022-12-08 12:50:36+00:00,Design and Implementation of a GEMM  Generator Based on Systolic Array,YangZhuangwen/GEMM-Accelerator,Verilog,GEMM-Accelerator,187,4,2024-05-19 02:55:30+00:00,0
16985,576579262,https://github.com/Hagiwara-shc/j202_soc.git,2022-12-10 09:46:11+00:00,,Hagiwara-shc/j202_soc,Verilog,j202_soc,222768,4,2024-01-28 00:25:32+00:00,0
16986,573957861,https://github.com/xobs/caravel-gf180-pio.git,2022-12-04 00:42:16+00:00,PIO project for GF180 based on Caravel,xobs/caravel-gf180-pio,Verilog,caravel-gf180-pio,136036,4,2023-01-04 19:06:35+00:00,0
16987,572319788,https://github.com/nvchuyen/FPGA_Test_GMII_Ethernet.git,2022-11-30 02:29:05+00:00,,nvchuyen/FPGA_Test_GMII_Ethernet,Verilog,FPGA_Test_GMII_Ethernet,2488,4,2024-07-04 14:05:51+00:00,0
16988,576122001,https://github.com/OctCarp/SUSTech_CS207-DD_2022f_Project-a-real-car.git,2022-12-09 03:54:21+00:00,"(Verilog+FPGA EGO1) (140/100) A real car: our project of CS207 2022 Fall: Digital Logic Design, SUSTech. Taught by Prof. James YU @James-Yu.",OctCarp/SUSTech_CS207-DD_2022f_Project-a-real-car,Verilog,SUSTech_CS207-DD_2022f_Project-a-real-car,57012,3,2024-05-03 15:29:22+00:00,0
16989,571030179,https://github.com/yathAg/VSD_HDP.git,2022-11-26 23:22:05+00:00,RTL to GDSII for RISC V Core with SRAM,yathAg/VSD_HDP,Verilog,VSD_HDP,27251,3,2024-06-12 04:26:10+00:00,1
16990,575009851,https://github.com/C2H5COOH/VLSI-System-Design-2021.git,2022-12-06 14:56:54+00:00,VLSI System Design course(graduate level) @NCKU,C2H5COOH/VLSI-System-Design-2021,Verilog,VLSI-System-Design-2021,17293,3,2024-03-20 11:46:07+00:00,1
16991,570839760,https://github.com/Kanishk-K-U/AHB2APB-Bridge-Controller.git,2022-11-26 09:51:27+00:00,Designed AHB to APB Bridge Controller using Verilog and simulated it on ModelSIM,Kanishk-K-U/AHB2APB-Bridge-Controller,Verilog,AHB2APB-Bridge-Controller,15574,3,2024-03-04 03:39:44+00:00,1
16992,570590159,https://github.com/0616ygh/GreenRio2chip.git,2022-11-25 14:59:58+00:00,,0616ygh/GreenRio2chip,Verilog,GreenRio2chip,7159,3,2024-06-13 06:25:46+00:00,2
16993,570352104,https://github.com/Tvdnguyen/Scaleable-Ternary-Content-Addressable-Memory-Using-FPGAs.git,2022-11-25 01:10:06+00:00,,Tvdnguyen/Scaleable-Ternary-Content-Addressable-Memory-Using-FPGAs,Verilog,Scaleable-Ternary-Content-Addressable-Memory-Using-FPGAs,622,3,2024-09-09 09:35:01+00:00,0
16994,570909068,https://github.com/MihaiHMO/VSDhdp.git,2022-11-26 14:24:13+00:00,,MihaiHMO/VSDhdp,Verilog,VSDhdp,116422,3,2024-06-08 17:35:24+00:00,0
16995,576152528,https://github.com/Runhane/Space-Invader.git,2022-12-09 05:59:36+00:00,This project is realized by DE2-115、OpenMV、HC-05,Runhane/Space-Invader,Verilog,Space-Invader,40151,3,2024-07-30 11:20:32+00:00,0
16996,573956874,https://github.com/mathis-s/CaravelSoomRV-7.git,2022-12-04 00:35:26+00:00,,mathis-s/CaravelSoomRV-7,Verilog,CaravelSoomRV-7,2617458,3,2023-12-19 18:11:53+00:00,0
16997,571564521,https://github.com/Pradyumna1312/FFT.git,2022-11-28 12:08:42+00:00,This repo is a small self project for improving technical skills in digital designing by designing a 16-bit FFT......  Still a long way to go,Pradyumna1312/FFT,Verilog,FFT,1264,3,2023-06-29 07:01:40+00:00,0
16998,570941939,https://github.com/791071565/laser-lidar.git,2022-11-26 16:24:51+00:00,,791071565/laser-lidar,Verilog,laser-lidar,64,3,2024-01-12 02:27:49+00:00,1
16999,577371519,https://github.com/Khalidmamdou7/floating-point-unit.git,2022-12-12 15:35:19+00:00,Single and double precision floating point unit implemented using Verilog HDL,Khalidmamdou7/floating-point-unit,Verilog,floating-point-unit,931,3,2024-10-25 11:39:35+00:00,0
17000,575141497,https://github.com/james61124/Computer-Organization-2022-spring-NYCU.git,2022-12-06 21:10:02+00:00,The homework of the course lectured by Yih-Lang Li,james61124/Computer-Organization-2022-spring-NYCU,Verilog,Computer-Organization-2022-spring-NYCU,4148,3,2024-02-28 18:02:55+00:00,0
17001,573836642,https://github.com/Deepak42074/SRAM_IMC_MPW7_V2.git,2022-12-03 15:34:38+00:00,"The project includes SRAM In Memory Computing Accelerator, by researchers mentioned below under the supervision of Prof: Manan Suri (NVM & Neuromorphic Hardware Research Group IIT-Delhi, https://web.iitd.ac.in/~manansuri/)",Deepak42074/SRAM_IMC_MPW7_V2,Verilog,SRAM_IMC_MPW7_V2,50236,3,2023-12-27 11:06:56+00:00,1
17002,572010110,https://github.com/FarzanFani/PipeLine-CPU.git,2022-11-29 11:15:20+00:00,,FarzanFani/PipeLine-CPU,Verilog,PipeLine-CPU,10,3,2023-05-15 16:48:52+00:00,0
17003,572563243,https://github.com/gatecat/one_hot_fpga_gf180.git,2022-11-30 14:43:15+00:00,FPGA with a custom SRAM+mux bitcell for onehot routing,gatecat/one_hot_fpga_gf180,Verilog,one_hot_fpga_gf180,65316,3,2023-07-06 13:35:06+00:00,0
17004,575118902,https://github.com/whodhruvjoshi/RegisterTransferLevel.git,2022-12-06 19:52:47+00:00,This Repo contains Verilog Codes of RTLs via Xilinx Vivado,whodhruvjoshi/RegisterTransferLevel,Verilog,RegisterTransferLevel,22726,3,2023-11-25 06:16:22+00:00,2
17005,571825516,https://github.com/thainaraassis/mastermind.git,2022-11-29 00:49:03+00:00,"Projeto para a matéria PCS3115 - Sistemas Digitais I utilizando circuitos combinacionais e sequenciais para reprodução do jogo ""mastermind"" ou  ""senha""",thainaraassis/mastermind,Verilog,mastermind,35,2,2023-03-22 12:50:41+00:00,0
17006,577913130,https://github.com/poname/VexRiscv-verilog.git,2022-12-13 20:18:40+00:00,VexRiscv verilog benchmark,poname/VexRiscv-verilog,Verilog,VexRiscv-verilog,546,2,2023-05-30 09:23:12+00:00,0
17007,574449024,https://github.com/hjzboss/fifo.git,2022-12-05 10:39:25+00:00,Implementation of synchronous FIFOs and asynchronous FIFOs,hjzboss/fifo,Verilog,fifo,30,2,2023-01-07 10:08:44+00:00,0
17008,571457392,https://github.com/DSP-BEYOND/mycostas.git,2022-11-28 07:09:19+00:00,the costas loop use the FPGA(5CSEMA5F31C6N),DSP-BEYOND/mycostas,Verilog,mycostas,56,2,2024-10-04 13:06:49+00:00,0
17009,572947916,https://github.com/gregdavill/tt02-serv.git,2022-12-01 11:27:07+00:00,,gregdavill/tt02-serv,Verilog,tt02-serv,83,2,2023-04-03 18:49:47+00:00,1
17010,577658524,https://github.com/JacobLevinson/DAV_Repo.git,2022-12-13 08:30:11+00:00,My group repository for the Digital Architecture Verification (DAV) program for IEEE at UCLA.,JacobLevinson/DAV_Repo,Verilog,DAV_Repo,6679,2,2023-05-08 18:21:40+00:00,0
17011,571177530,https://github.com/Pa1mantri/VSD_Hardware_Design.git,2022-11-27 12:26:55+00:00,Pre and Post Synthesis Simulation of a Design VSDMemSOC,Pa1mantri/VSD_Hardware_Design,Verilog,VSD_Hardware_Design,6895,2,2024-07-06 08:45:53+00:00,1
17012,576693111,https://github.com/roman3017/caravel_mpw8.git,2022-12-10 17:13:58+00:00,,roman3017/caravel_mpw8,Verilog,caravel_mpw8,33893,2,2024-09-12 17:16:16+00:00,0
17013,573830506,https://github.com/nhnghia0712/DeepLabV3Plus.git,2022-12-03 15:12:41+00:00,,nhnghia0712/DeepLabV3Plus,Verilog,DeepLabV3Plus,309996,2,2023-01-17 17:47:01+00:00,0
17014,573314783,https://github.com/gregdavill/gf180-mpw0-serv.git,2022-12-02 07:02:41+00:00,,gregdavill/gf180-mpw0-serv,Verilog,gf180-mpw0-serv,167826,2,2023-02-07 13:56:12+00:00,0
17015,577462239,https://github.com/boolean-function-benchmarks/benchmarks.git,2022-12-12 19:45:55+00:00,,boolean-function-benchmarks/benchmarks,Verilog,benchmarks,11909,2,2024-01-02 10:28:34+00:00,0
17016,575152389,https://github.com/xu842251462/EC551_Final_Project.git,2022-12-06 21:48:54+00:00,,xu842251462/EC551_Final_Project,Verilog,EC551_Final_Project,7203,2,2022-12-15 01:38:20+00:00,2
17017,575929266,https://github.com/nblei/PUFs.git,2022-12-08 16:06:49+00:00,Physical Uncloneable Functions RTL implementations,nblei/PUFs,Verilog,PUFs,264,2,2024-03-19 19:36:43+00:00,0
17018,571222986,https://github.com/noemiabril/Minimig-AGA_MiSTer-DE10-Standard.git,2022-11-27 15:03:26+00:00,Amiga AGA Core for MiSTer DE10-Standard,noemiabril/Minimig-AGA_MiSTer-DE10-Standard,Verilog,Minimig-AGA_MiSTer-DE10-Standard,17787,2,2023-03-17 14:12:57+00:00,0
17019,577451924,https://github.com/harshbhosale01/HDLBits.git,2022-12-12 19:14:27+00:00,"In this repository, I will be adding my solutions to HDLBits practice problems ",harshbhosale01/HDLBits,Verilog,HDLBits,5,2,2023-10-24 16:18:43+00:00,0
17020,577916236,https://github.com/thehavva/Verilog.git,2022-12-13 20:30:22+00:00,Digital design implementation with Verilog language is done with vivado program.,thehavva/Verilog,Verilog,Verilog,326,2,2023-07-27 20:14:34+00:00,0
17021,570066143,https://github.com/kannanabhi/Comp_arch_lab_codes.git,2022-11-24 09:04:06+00:00,,kannanabhi/Comp_arch_lab_codes,Verilog,Comp_arch_lab_codes,227,2,2023-06-26 09:14:43+00:00,0
17022,576971998,https://github.com/cascode-labs/transmute-ADC-SKY130.git,2022-12-11 15:27:32+00:00,An OSH ADC design in SKY130,cascode-labs/transmute-ADC-SKY130,Verilog,transmute-ADC-SKY130,2216,2,2023-02-22 16:18:39+00:00,0
17023,570282287,https://github.com/pavan-kalyan-durga/CRC-16.git,2022-11-24 19:31:11+00:00,,pavan-kalyan-durga/CRC-16,Verilog,CRC-16,2,2,2023-11-25 06:17:22+00:00,0
17024,572631281,https://github.com/santosh2407/FPGA-Controlled-Robotic-Arm-with-Six-Degree-of-Freedom.git,2022-11-30 17:29:43+00:00,,santosh2407/FPGA-Controlled-Robotic-Arm-with-Six-Degree-of-Freedom,Verilog,FPGA-Controlled-Robotic-Arm-with-Six-Degree-of-Freedom,144,2,2024-01-17 15:01:12+00:00,1
17025,575927912,https://github.com/nietzhuang/2011-CIC-Contest---NAND-Flash-Memory-Controller.git,2022-12-08 16:03:26+00:00,2011 CIC contest preliminary topic,nietzhuang/2011-CIC-Contest---NAND-Flash-Memory-Controller,Verilog,2011-CIC-Contest---NAND-Flash-Memory-Controller,688,2,2024-04-13 07:10:22+00:00,0
17026,572713295,https://github.com/RSounder/Deep-Neural-Network-Accelerator.git,2022-11-30 21:47:19+00:00,,RSounder/Deep-Neural-Network-Accelerator,Verilog,Deep-Neural-Network-Accelerator,1342,2,2023-02-20 20:50:16+00:00,0
17027,573115654,https://github.com/YAMY1234/Mips-54-cpu.git,2022-12-01 18:24:53+00:00,Coursework of Computer Architecture at Tongji University,YAMY1234/Mips-54-cpu,Verilog,Mips-54-cpu,2240,2,2023-10-17 17:27:23+00:00,0
17028,572781442,https://github.com/Zhenghao-He/Static-Pipline-CPU.git,2022-12-01 02:32:43+00:00,,Zhenghao-He/Static-Pipline-CPU,Verilog,Static-Pipline-CPU,11,2,2024-09-14 12:40:03+00:00,0
17029,577611118,https://github.com/rusunited2/EECS151_FPGA_PROJECT.git,2022-12-13 05:52:29+00:00,,rusunited2/EECS151_FPGA_PROJECT,Verilog,EECS151_FPGA_PROJECT,24801,2,2024-10-28 23:30:16+00:00,0
17030,572281134,https://github.com/FranciscoCross/MIPS-DLX.git,2022-11-29 23:44:13+00:00,,FranciscoCross/MIPS-DLX,Verilog,MIPS-DLX,3916,2,2023-01-31 21:21:00+00:00,0
17031,570063318,https://github.com/xobs/openlane-cpu-synth-test.git,2022-11-24 08:55:46+00:00,Test synthesis of a CPU using OpenLane,xobs/openlane-cpu-synth-test,Verilog,openlane-cpu-synth-test,59,2,2023-01-24 11:32:29+00:00,0
17032,574037746,https://github.com/ChamaraDilshan/Building-a-simple-processor-memory-hierarchy.git,2022-12-04 08:15:03+00:00,Mini project of computer architecture course to build a simple processor with memory sub-system,ChamaraDilshan/Building-a-simple-processor-memory-hierarchy,Verilog,Building-a-simple-processor-memory-hierarchy,4779,2,2023-01-07 21:22:58+00:00,0
17033,573826050,https://github.com/crolfes/airisc_efabless.git,2022-12-03 14:57:04+00:00,,crolfes/airisc_efabless,Verilog,airisc_efabless,3257,2,2023-02-02 12:56:42+00:00,0
17034,571398585,https://github.com/IY2002/CPU.git,2022-11-28 03:13:15+00:00,"🖥️ 5-Stage MIPS CPU: A Verilog-based implementation of a pipelined MIPS processor, showcasing proficiency in computer architecture, RISC design principles, and hardware description languages. 🧠💡",IY2002/CPU,Verilog,CPU,8,2,2024-09-19 11:37:23+00:00,0
17035,571963302,https://github.com/zhanghongce/ridecore-sqed-symbolic-start.git,2022-11-29 09:12:20+00:00,,zhanghongce/ridecore-sqed-symbolic-start,Verilog,ridecore-sqed-symbolic-start,77,2,2023-01-10 12:15:22+00:00,1
17036,571154739,https://github.com/watz0n/vsd-hdp.git,2022-11-27 10:54:24+00:00,,watz0n/vsd-hdp,Verilog,vsd-hdp,214835,2,2023-08-03 11:49:55+00:00,1
17037,570519848,https://github.com/PenguinX7/FP16_add.git,2022-11-25 11:40:26+00:00,,PenguinX7/FP16_add,Verilog,FP16_add,1149,2,2024-07-30 02:49:13+00:00,0
17038,571618206,https://github.com/WenqiJiang/HLS-kernel-for-Enzian.git,2022-11-28 14:18:50+00:00,,WenqiJiang/HLS-kernel-for-Enzian,Verilog,HLS-kernel-for-Enzian,1619,1,2022-11-28 15:16:19+00:00,0
17039,574488943,https://github.com/ddm2000/gf180-RAM.git,2022-12-05 12:30:34+00:00,,ddm2000/gf180-RAM,Verilog,gf180-RAM,63224,1,2023-07-22 07:42:24+00:00,0
17040,574256304,https://github.com/AyaseErii/UCounter.git,2022-12-04 22:16:06+00:00,This is a counter,AyaseErii/UCounter,Verilog,UCounter,37712,1,2023-04-14 22:46:16+00:00,0
17041,573116475,https://github.com/Vargas1220/Estructura_De_Computadores-ULL.git,2022-12-01 18:27:03+00:00,Repositorio dedicado a las practica de Estructura de computadores de la Universidad La Laguna,Vargas1220/Estructura_De_Computadores-ULL,Verilog,Estructura_De_Computadores-ULL,1420,1,2023-10-19 16:09:56+00:00,0
17042,573152034,https://github.com/cpu-dev/caravel_jacaranda-8_GF180.git,2022-12-01 20:12:15+00:00,,cpu-dev/caravel_jacaranda-8_GF180,Verilog,caravel_jacaranda-8_GF180,159246,1,2023-11-15 04:07:21+00:00,1
17043,574490703,https://github.com/leesou/RISCV-PIM-for-NN.git,2022-12-05 12:35:12+00:00,Adap 22Fall's course project: compile NN inference to a RISCV CPU with a PIM module.,leesou/RISCV-PIM-for-NN,Verilog,RISCV-PIM-for-NN,232,1,2024-09-02 08:34:23+00:00,0
17044,573902356,https://github.com/santoslucas/Snooping-Protocol.git,2022-12-03 19:46:15+00:00,"Protocolo Snooping implementado em Verilog HDL, na disciplina Lab. de Arquitetura e Organização de Computadores II (LAOC  II).",santoslucas/Snooping-Protocol,Verilog,Snooping-Protocol,956,1,2022-12-13 21:21:46+00:00,1
17045,576794140,https://github.com/yatindra7/KGP_MiniRISC.git,2022-12-11 01:53:02+00:00,A SIC RISC Processor (pipelining and vectorization underway) initially designed for COA Lab IIT Kharagpur.,yatindra7/KGP_MiniRISC,Verilog,KGP_MiniRISC,283,1,2023-03-20 10:04:18+00:00,0
17046,574253373,https://github.com/ivanlee1999/Design_A_Processor.git,2022-12-04 22:02:35+00:00,,ivanlee1999/Design_A_Processor,Verilog,Design_A_Processor,10554,1,2023-09-19 06:31:06+00:00,0
17047,576088912,https://github.com/openXC7/iologic-tests.git,2022-12-09 01:30:36+00:00,FPGA toolchain tests for the IO logic tiles (IOI),openXC7/iologic-tests,Verilog,iologic-tests,34,1,2023-04-06 01:26:37+00:00,0
17048,573169971,https://github.com/SudhanshuIIITD/Computer_architecture.git,2022-12-01 21:13:50+00:00,"This projects contains a detailed implementation of a 32-bit processor based on a subset of instructions from RISC-V ISA. The Micro-architecture contains 5 pipeline stages namely Fetch, Decode, Execute, Memory and Write back. Additionally, it also has a MAC execution unit to handle MAC instructions which are not part of RISC-V ISA.",SudhanshuIIITD/Computer_architecture,Verilog,Computer_architecture,732,1,2023-01-22 20:41:25+00:00,0
17049,571778464,https://github.com/TristenLiu/EC311-Final-Project.git,2022-11-28 21:35:57+00:00,,TristenLiu/EC311-Final-Project,Verilog,EC311-Final-Project,71,1,2022-12-15 01:21:43+00:00,0
17050,570416521,https://github.com/Zcccer/MIPS-CPU.git,2022-11-25 06:13:38+00:00,,Zcccer/MIPS-CPU,Verilog,MIPS-CPU,8334,1,2023-12-13 05:08:29+00:00,0
17051,573004636,https://github.com/gatecat/tt02-pic.git,2022-12-01 13:52:31+00:00,subset of a PIC processor for tinytapeout,gatecat/tt02-pic,Verilog,tt02-pic,50,1,2022-12-02 12:20:19+00:00,0
17052,570155403,https://github.com/sicajc/EC_FINAL_PROJECT.git,2022-11-24 13:12:08+00:00,EC_FINAL,sicajc/EC_FINAL_PROJECT,Verilog,EC_FINAL_PROJECT,8394,1,2023-03-01 01:44:24+00:00,0
17053,576184040,https://github.com/kavyashree0011/DESIGN_SRAM01.git,2022-12-09 07:50:34+00:00,Objective of this project is to design SRAM(static random access memory) by considering design specifications and requirements. ,kavyashree0011/DESIGN_SRAM01,Verilog,DESIGN_SRAM01,2084,1,2024-03-18 05:01:43+00:00,0
17054,571315010,https://github.com/djbase78/clockport_pi_interface_alternate.git,2022-11-27 20:39:31+00:00,Amiga clock port to Raspberry Pi interface (alternate PCB layout) ,djbase78/clockport_pi_interface_alternate,Verilog,clockport_pi_interface_alternate,6720,1,2024-07-28 14:08:45+00:00,0
17055,575548393,https://github.com/carpenterjaeden/FPGA_VideoSoftware.git,2022-12-07 19:01:02+00:00,"Implements a custom search algorithm to find a window of values within a larger frame of values. This is ran through a 5-stage pipelined, custom data path that is functional on an FPGA.",carpenterjaeden/FPGA_VideoSoftware,Verilog,FPGA_VideoSoftware,10721,1,2024-05-15 21:04:21+00:00,0
17056,575726341,https://github.com/AhmedHaridy59/Fast-Fourier-Transform.git,2022-12-08 06:48:15+00:00,"Digital Designing and implementation of 32-point FFT block using Cooley-Tukey algorithm with 5- stages pipelining, stages time sharing, Designed from High Level modelling, RTL modelling to logic synthesis.",AhmedHaridy59/Fast-Fourier-Transform,Verilog,Fast-Fourier-Transform,2699,1,2024-04-29 12:07:25+00:00,0
17057,576289027,https://github.com/nai1ka/MonitorTester_FPGA.git,2022-12-09 13:20:45+00:00,,nai1ka/MonitorTester_FPGA,Verilog,MonitorTester_FPGA,11078,1,2024-09-23 11:02:35+00:00,0
17058,571224825,https://github.com/noemiabril/Genesis_MiSTer-DE10-Standard.git,2022-11-27 15:09:56+00:00,Sega Genesis / Mega Drive Core for MiSTer DE10-Standard,noemiabril/Genesis_MiSTer-DE10-Standard,Verilog,Genesis_MiSTer-DE10-Standard,4540,1,2023-03-17 14:13:01+00:00,0
17059,575967049,https://github.com/mattvenn/openlane-test-invert.git,2022-12-08 17:46:44+00:00,,mattvenn/openlane-test-invert,Verilog,openlane-test-invert,2,1,2022-12-09 23:03:11+00:00,0
17060,575023283,https://github.com/ramsaycarslaw/card.git,2022-12-06 15:29:07+00:00,"University of Edinburgh, Computer Architecture and Design revision notes",ramsaycarslaw/card,Verilog,card,96,1,2022-12-11 15:41:55+00:00,0
17061,574221841,https://github.com/jstalex/i2c_master.git,2022-12-04 19:48:14+00:00,i2c master verilog code for fpga,jstalex/i2c_master,Verilog,i2c_master,30,1,2024-04-11 07:31:45+00:00,0
17062,576125616,https://github.com/shashanknag/Computer-Organization.git,2022-12-09 04:09:51+00:00,,shashanknag/Computer-Organization,Verilog,Computer-Organization,251,1,2022-12-09 16:54:04+00:00,0
17063,576585851,https://github.com/noemiabril/Amstrad-PCW_MiSTer-DE1-SoC.git,2022-12-10 10:15:24+00:00,Amstrad PCW Core for MiSTer DE1-SoC,noemiabril/Amstrad-PCW_MiSTer-DE1-SoC,Verilog,Amstrad-PCW_MiSTer-DE1-SoC,931,1,2022-12-14 13:10:02+00:00,0
17064,577919270,https://github.com/sinagh92/MIPS-processor.git,2022-12-13 20:41:08+00:00,This project is a Verilog implementation of pipelined MIPS processor with window-based register file.,sinagh92/MIPS-processor,Verilog,MIPS-processor,565,1,2024-05-15 05:34:46+00:00,0
17065,576219018,https://github.com/itsnishit/iiitb_elc_mpw8.git,2022-12-09 09:41:30+00:00,,itsnishit/iiitb_elc_mpw8,Verilog,iiitb_elc_mpw8,51025,1,2024-10-24 15:00:56+00:00,0
17066,574802979,https://github.com/Edward7820/CPU-with-pipeline.git,2022-12-06 05:18:30+00:00,verilog,Edward7820/CPU-with-pipeline,Verilog,CPU-with-pipeline,52,1,2023-03-23 15:52:50+00:00,0
17067,576712966,https://github.com/Kanchanjaiswal150693/Verilog-Practices.git,2022-12-10 18:29:31+00:00,,Kanchanjaiswal150693/Verilog-Practices,Verilog,Verilog-Practices,12,1,2022-12-18 18:41:18+00:00,0
17068,571917579,https://github.com/linxin2018ustc/programmable-logic-device-lesson-design.git,2022-11-29 06:54:14+00:00,可编辑逻辑器件课程设计,linxin2018ustc/programmable-logic-device-lesson-design,Verilog,programmable-logic-device-lesson-design,138790,1,2023-12-19 14:13:40+00:00,0
17069,573724213,https://github.com/visionvlsi/caravel_gf180_koggestone_adder_project.git,2022-12-03 08:13:03+00:00,,visionvlsi/caravel_gf180_koggestone_adder_project,Verilog,caravel_gf180_koggestone_adder_project,6232,1,2024-01-14 08:50:15+00:00,0
17070,576543980,https://github.com/yu-niverse/Intro-to-Digital-Circuit-Design.git,2022-12-10 07:05:17+00:00,【 NYCU 2021 Spring Semester 】by Professor 單智君,yu-niverse/Intro-to-Digital-Circuit-Design,Verilog,Intro-to-Digital-Circuit-Design,3482,1,2024-10-14 20:53:46+00:00,0
17071,574021541,https://github.com/RaccoonOnion/little-car.git,2022-12-04 06:56:17+00:00,,RaccoonOnion/little-car,Verilog,little-car,6768,1,2023-05-11 07:07:35+00:00,0
17072,574431863,https://github.com/Saazh/Trojan-D2.git,2022-12-05 09:50:45+00:00,,Saazh/Trojan-D2,Verilog,Trojan-D2,100,1,2023-05-16 17:21:54+00:00,0
17073,573375678,https://github.com/Akash-Das2024/KGP_RISC.git,2022-12-02 10:11:33+00:00,RISC Design,Akash-Das2024/KGP_RISC,Verilog,KGP_RISC,258,1,2023-08-24 17:07:46+00:00,0
17074,573507370,https://github.com/AsmaMohsin1507/RISCV-with-CNN-co-processor.git,2022-12-02 16:17:48+00:00,,AsmaMohsin1507/RISCV-with-CNN-co-processor,Verilog,RISCV-with-CNN-co-processor,13072,1,2024-01-20 14:54:17+00:00,0
17075,574604870,https://github.com/AvalonSemiconductors/AS2650.git,2022-12-05 17:13:55+00:00,"Signetics 2650 replica, submission for GFMPW-0",AvalonSemiconductors/AS2650,Verilog,AS2650,754308,1,2024-07-19 10:28:03+00:00,0
17076,573892538,https://github.com/daniel-santos-7/leaf-mpw7.git,2022-12-03 19:03:08+00:00,,daniel-santos-7/leaf-mpw7,Verilog,leaf-mpw7,2206,1,2024-07-29 21:11:36+00:00,0
17077,571220875,https://github.com/spacebiz24/Booth-Multiplier-Microwind.git,2022-11-27 14:56:17+00:00,,spacebiz24/Booth-Multiplier-Microwind,Verilog,Booth-Multiplier-Microwind,366,1,2023-01-25 05:32:37+00:00,0
17078,576537895,https://github.com/huyphan168/Verilog-DL.git,2022-12-10 06:34:53+00:00,Verilog or VHDL implementation of Deep Learning algorithms on Xilinx FPGA boards + Vivado synthesis.,huyphan168/Verilog-DL,Verilog,Verilog-DL,12,1,2023-04-21 13:22:04+00:00,1
17079,573433027,https://github.com/Chalandi/FPGA_Xilinx-Artix-7-XC7A100T.git,2022-12-02 13:02:03+00:00,Digital design on Xilinx Artix-7 XC7A100T FPGA,Chalandi/FPGA_Xilinx-Artix-7-XC7A100T,Verilog,FPGA_Xilinx-Artix-7-XC7A100T,45,1,2023-05-11 21:26:36+00:00,0
17080,575875659,https://github.com/MohamedSherifNoureldin/VerilogAlarmClock.git,2022-12-08 13:53:12+00:00,A Digital Clock/Alarm System implemented using Verilog. The project was created using Vivado software and implemented on the Basys 3 FPGA board. This project was created for the Digital Desgin I (CSCE 2301) course.,MohamedSherifNoureldin/VerilogAlarmClock,Verilog,VerilogAlarmClock,584,1,2024-06-18 08:37:22+00:00,2
17081,576836577,https://github.com/meosii/siiCpu.git,2022-12-11 06:09:24+00:00,,meosii/siiCpu,Verilog,siiCpu,2035,1,2024-01-12 18:52:57+00:00,1
17082,571498466,https://github.com/PenguinX7/FP16_mcl.git,2022-11-28 09:10:48+00:00,,PenguinX7/FP16_mcl,Verilog,FP16_mcl,1528,1,2024-01-15 01:12:43+00:00,0
17083,571973037,https://github.com/baraba6u/Single_Cycle_CPU_RISC-V.git,2022-11-29 09:37:34+00:00,Single-cycle CPU for RISC-V architecture(RV32I),baraba6u/Single_Cycle_CPU_RISC-V,Verilog,Single_Cycle_CPU_RISC-V,460,1,2024-07-18 17:15:36+00:00,0
17084,570309909,https://github.com/gaatorre/simon_cipher.git,2022-11-24 21:32:22+00:00,,gaatorre/simon_cipher,Verilog,simon_cipher,13,1,2024-08-12 20:28:32+00:00,2
17085,570820052,https://github.com/rayhanulmukul/Digital-System-Design-Lab_CSE2112.git,2022-11-26 08:25:22+00:00,,rayhanulmukul/Digital-System-Design-Lab_CSE2112,Verilog,Digital-System-Design-Lab_CSE2112,375,1,2023-08-02 18:50:35+00:00,0
17086,570275838,https://github.com/zephray/vb-gfmpw0.git,2022-11-24 19:05:22+00:00,,zephray/vb-gfmpw0,Verilog,vb-gfmpw0,164234,1,2024-02-27 20:01:30+00:00,0
17087,570721102,https://github.com/cvillanue/FPGA-Prototyping-Verilog-.git,2022-11-25 23:22:24+00:00,Implemented on a Xilinx-based prototyping board and the codes are synthesized by Xilinx ISE software,cvillanue/FPGA-Prototyping-Verilog-,Verilog,FPGA-Prototyping-Verilog-,1,1,2024-08-26 23:05:53+00:00,0
17088,572007773,https://github.com/FarzanFani/Single-Cycle-CPU.git,2022-11-29 11:09:11+00:00,,FarzanFani/Single-Cycle-CPU,Verilog,Single-Cycle-CPU,5,1,2022-11-29 11:35:02+00:00,0
17089,571762001,https://github.com/ylm/mp3codec.git,2022-11-28 20:41:05+00:00,Verilog implementation of an MP3 codec,ylm/mp3codec,Verilog,mp3codec,14,1,2024-01-10 06:37:04+00:00,0
17090,570223256,https://github.com/asankaSovis/FPGA_Resource_Centre.git,2022-11-24 16:13:34+00:00,🎛️ The FPGA Resource Centre is built as an opensource hub to share HDL modules that perform common digital functions. It allows easy access to FPGA resources to engineers of all levels from students to experienced developers.,asankaSovis/FPGA_Resource_Centre,Verilog,FPGA_Resource_Centre,32,1,2024-02-13 12:30:12+00:00,0
17091,575698833,https://github.com/wonjongbot/StarCraft-Dogfight-SoC.git,2022-12-08 05:06:46+00:00,SoC approach on StarCraft inspired Top-down PvP Shooter Game with an FPGA,wonjongbot/StarCraft-Dogfight-SoC,Verilog,StarCraft-Dogfight-SoC,16940,1,2024-07-28 17:58:28+00:00,0
17092,574211639,https://github.com/7vik-g/16bit-pipelined-RISC-processor-gf180.git,2022-12-04 19:07:04+00:00,,7vik-g/16bit-pipelined-RISC-processor-gf180,Verilog,16bit-pipelined-RISC-processor-gf180,81865,1,2023-02-01 15:53:55+00:00,0
17093,573501699,https://github.com/bitluni/tt02-SecretFile.git,2022-12-02 16:02:06+00:00,,bitluni/tt02-SecretFile,Verilog,tt02-SecretFile,2750,1,2024-03-25 14:38:38+00:00,0
17094,570598710,https://github.com/Israil445/Verilog.git,2022-11-25 15:23:27+00:00,,Israil445/Verilog,Verilog,Verilog,8,1,2022-11-28 13:32:53+00:00,0
17095,572756036,https://github.com/Enzo-Tssn/Alarme-digital.git,2022-12-01 00:46:15+00:00,"Relógio digital com função de alarme. Para que seja desativado o alarme, o usuário deve acertar uma operação de soma aleatoriamente gerada.",Enzo-Tssn/Alarme-digital,Verilog,Alarme-digital,16315,1,2023-01-29 03:17:16+00:00,0
17096,571994909,https://github.com/8hargav/nerdydaysofRTL.git,2022-11-29 10:35:02+00:00,,8hargav/nerdydaysofRTL,Verilog,nerdydaysofRTL,69,1,2022-12-15 01:22:34+00:00,0
17097,573957220,https://github.com/xobs/tiny-tapeout-pio.git,2022-12-04 00:37:52+00:00,PIO block as part of Tiny Tapeout,xobs/tiny-tapeout-pio,Verilog,tiny-tapeout-pio,3167,1,2022-12-29 21:24:00+00:00,0
17098,575214017,https://github.com/Cra2yPierr0t/caravel_walkthrough_uart.git,2022-12-07 02:13:30+00:00,caravel walkthrough for beginners,Cra2yPierr0t/caravel_walkthrough_uart,Verilog,caravel_walkthrough_uart,3974,1,2022-12-08 00:22:52+00:00,0
17099,574545182,https://github.com/Brohan9126/mvcc-7.git,2022-12-05 14:46:26+00:00,,Brohan9126/mvcc-7,Verilog,mvcc-7,2552,1,2023-04-11 15:59:46+00:00,0
17100,572718616,https://github.com/onurtoker/RISCV_RV32I.git,2022-11-30 22:06:46+00:00,,onurtoker/RISCV_RV32I,Verilog,RISCV_RV32I,11,1,2024-07-16 03:47:49+00:00,0
17101,573846731,https://github.com/MahmouodMagdi/RTL_Codes.git,2022-12-03 16:11:04+00:00,This Repo. cotains different Verilog Codes of different Logic Units ,MahmouodMagdi/RTL_Codes,Verilog,RTL_Codes,33,1,2024-01-19 18:15:02+00:00,0
17102,574684487,https://github.com/AbdulMoizSheikh1/SPI-with-clock-mux.git,2022-12-05 21:20:06+00:00,,AbdulMoizSheikh1/SPI-with-clock-mux,Verilog,SPI-with-clock-mux,34201,1,2023-11-22 15:48:53+00:00,0
17103,572103798,https://github.com/RyanNeedSleep/RISCV-Piplined-CPU.git,2022-11-29 15:03:15+00:00,5-stage pipelined CPU with 2-bit dynamic branch predictor. Lab 1 and Lab 2 from Computer Architecture in NTU CSIE ,RyanNeedSleep/RISCV-Piplined-CPU,Verilog,RISCV-Piplined-CPU,2494,1,2024-06-04 10:37:54+00:00,0
17104,571398057,https://github.com/IY2002/Verilog-Restoring-Divider.git,2022-11-28 03:10:49+00:00,"🔍 Verilog Restoring Divider: A precise, modular design crafted in Verilog. Utilizes subtractors and multiplexers for efficient division operations, producing accurate quotients and remainders. 📐🔢",IY2002/Verilog-Restoring-Divider,Verilog,Verilog-Restoring-Divider,2,1,2024-06-13 01:05:31+00:00,0
17105,574173654,https://github.com/noemiabril/MegaCD_MiSTer-DE10-Standard.git,2022-12-04 16:50:01+00:00,Sega Mega CD Core for MiSTer DE10-Standard,noemiabril/MegaCD_MiSTer-DE10-Standard,Verilog,MegaCD_MiSTer-DE10-Standard,115029,1,2023-03-17 14:12:59+00:00,0
17106,570288947,https://github.com/yashjain715-creater/Implementation-of-AES128-to-Verilog.git,2022-11-24 19:58:12+00:00,,yashjain715-creater/Implementation-of-AES128-to-Verilog,Verilog,Implementation-of-AES128-to-Verilog,85336,1,2022-11-26 17:11:06+00:00,0
17107,573142682,https://github.com/Luthor2k/tt02-baudot.git,2022-12-01 19:43:15+00:00,Custom ASIC to convert 45 baud Teletype baudot to 1200 baud ASCII,Luthor2k/tt02-baudot,Verilog,tt02-baudot,720,1,2023-05-09 19:22:13+00:00,0
17108,571292262,https://github.com/Ahmed-H300/Pipelined-Processor.git,2022-11-27 19:06:46+00:00,,Ahmed-H300/Pipelined-Processor,Verilog,Pipelined-Processor,25581,1,2023-02-06 16:48:08+00:00,1
17109,572217686,https://github.com/ShijiaChai/Verilog-a-MIPS-single-cycle-CPU-and-a-pipelined-CPU.git,2022-11-29 19:56:41+00:00,Using Verilog to build a MIPS single-cycle CPU and a pipelined CPU on FPGAs,ShijiaChai/Verilog-a-MIPS-single-cycle-CPU-and-a-pipelined-CPU,Verilog,Verilog-a-MIPS-single-cycle-CPU-and-a-pipelined-CPU,14,1,2022-11-29 23:13:44+00:00,0
17110,573554103,https://github.com/majilokesh/iiitb_tlc_mpw8.git,2022-12-02 18:41:00+00:00,,majilokesh/iiitb_tlc_mpw8,Verilog,iiitb_tlc_mpw8,6321,1,2023-01-31 21:32:32+00:00,1
17111,575321201,https://github.com/noemiabril/Menu_MiSTer-DE10-Standard.git,2022-12-07 08:47:43+00:00,Startup core for MiSTer DE10-Standard,noemiabril/Menu_MiSTer-DE10-Standard,Verilog,Menu_MiSTer-DE10-Standard,909,1,2023-03-17 14:13:14+00:00,0
17112,575544312,https://github.com/Raj-kamal-01/RISC-V-single-cycle-processor.git,2022-12-07 18:48:00+00:00,,Raj-kamal-01/RISC-V-single-cycle-processor,Verilog,RISC-V-single-cycle-processor,794,1,2023-04-04 16:24:49+00:00,0
17113,571930706,https://github.com/caochenrui/project_final.srcs.git,2022-11-29 07:35:40+00:00,,caochenrui/project_final.srcs,Verilog,project_final.srcs,32259,1,2022-12-10 06:14:07+00:00,0
17114,569952166,https://github.com/kevin1010607/NTHU-2021-Logic-Design-Lab.git,2022-11-24 01:58:54+00:00,NTHU 2021 Logic Design Lab,kevin1010607/NTHU-2021-Logic-Design-Lab,Verilog,NTHU-2021-Logic-Design-Lab,33771,1,2024-10-09 11:27:20+00:00,0
17115,571855951,https://github.com/Sfrljuckic1/Project_01-Certified-Preowned-Processor.git,2022-11-29 02:55:53+00:00,"This project adds to the ALU project in both functionality and complexity, and puts your understanding of Chapter 4.4 to the test. Gain more experience and understanding in Verilog.",Sfrljuckic1/Project_01-Certified-Preowned-Processor,Verilog,Project_01-Certified-Preowned-Processor,50,1,2023-01-31 21:17:34+00:00,0
17116,572989623,https://github.com/NouraMedhat28/UART-TX.git,2022-12-01 13:17:08+00:00,,NouraMedhat28/UART-TX,Verilog,UART-TX,7,1,2023-05-19 19:14:44+00:00,0
17117,574553102,https://github.com/ThorKn/tiny_user_project_j1sc.git,2022-12-05 15:04:38+00:00,,ThorKn/tiny_user_project_j1sc,Verilog,tiny_user_project_j1sc,3149,1,2023-10-02 10:13:30+00:00,1
17118,576278814,https://github.com/aditya-keni/Parallel-Prefix-Adders.git,2022-12-09 12:51:14+00:00,Parameterized synthesizable Verilog code of various adders ,aditya-keni/Parallel-Prefix-Adders,Verilog,Parallel-Prefix-Adders,64,1,2023-02-18 10:11:59+00:00,0
17119,570934546,https://github.com/791071565/far-infrared-interferometer.git,2022-11-26 15:57:33+00:00,,791071565/far-infrared-interferometer,Verilog,far-infrared-interferometer,75,1,2024-04-23 13:09:40+00:00,1
17120,577521454,https://github.com/mebenstein/VLSI_NaiveML.git,2022-12-12 23:23:24+00:00,Repository for my VLSI I final project. We build a naive ML processor in Verilog and simulated and synthesised it using Cadence Tools.,mebenstein/VLSI_NaiveML,Verilog,VLSI_NaiveML,8903,1,2024-03-14 09:30:21+00:00,0
17121,573858622,https://github.com/cloudxcc/ShapingTheWaves_8.git,2022-12-03 16:54:41+00:00,"Efabless, Caravel project, Openlane, Skywater130, ASIC, RISC-V ",cloudxcc/ShapingTheWaves_8,Verilog,ShapingTheWaves_8,240046,1,2024-04-19 18:13:11+00:00,0
17122,574396819,https://github.com/urielcho/posoco2000_gf180.git,2022-12-05 08:11:29+00:00,,urielcho/posoco2000_gf180,Verilog,posoco2000_gf180,11956,1,2023-11-05 06:58:17+00:00,0
17123,573650509,https://github.com/AyaseErii/gf180-FiveGuys.git,2022-12-03 01:52:39+00:00,This is a FiveGuys simple design for GF180-MPW0,AyaseErii/gf180-FiveGuys,Verilog,gf180-FiveGuys,54065,1,2023-10-22 20:16:42+00:00,0
17124,573262950,https://github.com/cornell-c2s2/FFT.git,2022-12-02 03:36:08+00:00,,cornell-c2s2/FFT,Verilog,FFT,2233,1,2023-05-02 16:38:03+00:00,1
17125,571112034,https://github.com/NutanVLSI/NutanVerilog.git,2022-11-27 07:38:49+00:00,Verilog Codes,NutanVLSI/NutanVerilog,Verilog,NutanVerilog,5,1,2022-11-27 17:09:48+00:00,0
17126,575386180,https://github.com/james61124/Digital-Circuit-Lab-2021-Fall-NYCU.git,2022-12-07 11:54:23+00:00,,james61124/Digital-Circuit-Lab-2021-Fall-NYCU,Verilog,Digital-Circuit-Lab-2021-Fall-NYCU,6754,1,2022-12-10 07:24:59+00:00,0
17127,575003173,https://github.com/blackh1/crypto_engineering.git,2022-12-06 14:42:16+00:00,A repo about crypto engineering course.,blackh1/crypto_engineering,Verilog,crypto_engineering,244,1,2023-01-09 07:14:20+00:00,0
17128,574555576,https://github.com/acaciam/DDS-FPGA-Quartus.git,2022-12-05 15:10:42+00:00,,acaciam/DDS-FPGA-Quartus,Verilog,DDS-FPGA-Quartus,57259,1,2024-04-18 03:18:49+00:00,0
17129,577577888,https://github.com/BeijingAB/FPGA_Mario.git,2022-12-13 03:29:11+00:00,FPGA Super Mario Based on Altera Cyclone IV E,BeijingAB/FPGA_Mario,Verilog,FPGA_Mario,7575,1,2024-06-24 12:52:59+00:00,0
17130,580968650,https://github.com/KASIRGA-KIZIL/tekno-kizil.git,2022-12-21 23:16:41+00:00,KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi,KASIRGA-KIZIL/tekno-kizil,Verilog,tekno-kizil,1120470,142,2024-10-16 09:20:27+00:00,11
17131,581866277,https://github.com/Ummidichandrika/100-Days-of-RTL.git,2022-12-24 16:38:37+00:00,,Ummidichandrika/100-Days-of-RTL,Verilog,100-Days-of-RTL,296,99,2024-10-13 13:39:58+00:00,25
17132,578344361,https://github.com/Lcrypto/FEC-Archive-Verilog.git,2022-12-14 20:49:16+00:00,"Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward Error Correction coders and decoders Hamming code, Golay code (24), 4-dimension 8-ary phase shift keying trellis coded modulation (TCM_4D_8PSK), BCH, CCSDS and recursive systematic convolutional (RSC) Turbo codes",Lcrypto/FEC-Archive-Verilog,Verilog,FEC-Archive-Verilog,4822,53,2024-10-20 17:41:57+00:00,12
17133,583777517,https://github.com/RWeick/REF1329-N64-Gameshark-Clone.git,2022-12-30 22:11:17+00:00,"This implements the original LZ9FC17 GAL on an Altera EPM240. It fully supports all functionality to include: parallel port, 7 segment display, and the GS button",RWeick/REF1329-N64-Gameshark-Clone,Verilog,REF1329-N64-Gameshark-Clone,2935,38,2024-10-27 17:02:10+00:00,3
17134,581032055,https://github.com/daeyeon22/artificial_netlist_generator.git,2022-12-22 05:01:26+00:00,Artificial Netlist Generator,daeyeon22/artificial_netlist_generator,Verilog,artificial_netlist_generator,4849,32,2024-10-04 22:53:50+00:00,5
17135,578260410,https://github.com/na103/Dueottosei.git,2022-12-14 16:25:53+00:00,Amiga 500 PC AT 286 emulator board,na103/Dueottosei,Verilog,Dueottosei,154153,30,2024-10-22 12:35:56+00:00,0
17136,583819973,https://github.com/ABKGroup/TritonPart.git,2022-12-31 03:19:20+00:00,The first version of TritonPart,ABKGroup/TritonPart,Verilog,TritonPart,435672,20,2024-10-11 12:34:33+00:00,2
17137,579383666,https://github.com/ulixxe/usb_dfu.git,2022-12-17 14:12:19+00:00,Full Speed USB DFU interface for FPGA and ASIC designs ,ulixxe/usb_dfu,Verilog,usb_dfu,4108,16,2024-07-18 01:59:53+00:00,2
17138,579456976,https://github.com/hoseinmrh/FPGA-Home-Works.git,2022-12-17 19:00:55+00:00,,hoseinmrh/FPGA-Home-Works,Verilog,FPGA-Home-Works,1508,16,2024-04-03 14:39:16+00:00,0
17139,584047989,https://github.com/7vik-g/16bit-pipelined-RISC-processor-sky130.git,2023-01-01 04:43:14+00:00,,7vik-g/16bit-pipelined-RISC-processor-sky130,Verilog,16bit-pipelined-RISC-processor-sky130,98385,14,2024-10-20 15:18:52+00:00,2
17140,583431075,https://github.com/kirbyydoge/kasirga_gok_2023.git,2022-12-29 18:58:45+00:00,Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı,kirbyydoge/kasirga_gok_2023,Verilog,kasirga_gok_2023,12888,14,2024-10-07 17:28:42+00:00,2
17141,580829412,https://github.com/TinyTapeout/tt-multiplexer.git,2022-12-21 14:56:45+00:00,,TinyTapeout/tt-multiplexer,Verilog,tt-multiplexer,3097,13,2024-09-10 15:33:49+00:00,4
17142,583433123,https://github.com/kirbyydoge/kasirga_2023.git,2022-12-29 19:07:21+00:00,Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı,kirbyydoge/kasirga_2023,Verilog,kasirga_2023,7860,12,2024-09-19 11:37:23+00:00,0
17143,583824227,https://github.com/Cassie-Lim/CAlab.git,2022-12-31 03:50:08+00:00,2022 CAlab Computer architecture lab in UCAS,Cassie-Lim/CAlab,Verilog,CAlab,48878,12,2024-10-26 14:24:32+00:00,0
17144,581889159,https://github.com/yusfux/KASIRGA-GUN.git,2022-12-24 18:32:30+00:00,KASIRGA-GUN | RV32IMCX,yusfux/KASIRGA-GUN,Verilog,KASIRGA-GUN,13530,12,2024-08-14 23:53:27+00:00,0
17145,582574876,https://github.com/PranavGovekar/tdcOnFPGA.git,2022-12-27 08:54:48+00:00,Implementation of tappped delay line TDC on FPGA,PranavGovekar/tdcOnFPGA,Verilog,tdcOnFPGA,29,11,2024-10-25 01:24:13+00:00,2
17146,581223032,https://github.com/Dasharo/verilog-lpc-module.git,2022-12-22 15:45:20+00:00,LPC (Low Pin Count) interface peripheral module in pure Verilog,Dasharo/verilog-lpc-module,Verilog,verilog-lpc-module,431,11,2024-08-30 20:29:15+00:00,1
17147,581368994,https://github.com/nmikstas/atari_pokey.git,2022-12-23 01:46:02+00:00,Recreation of the Atari POKEY chip (work in progress),nmikstas/atari_pokey,Verilog,atari_pokey,62196,10,2024-10-20 23:30:23+00:00,2
17148,583966047,https://github.com/antongale/arcade-slapfight.git,2022-12-31 17:16:26+00:00,SlapFight core for the Analogue Pocket,antongale/arcade-slapfight,Verilog,arcade-slapfight,1811,10,2023-12-13 00:04:59+00:00,1
17149,579897853,https://github.com/chn0318/MIPS-processor-Implementation.git,2022-12-19 08:04:01+00:00,,chn0318/MIPS-processor-Implementation,Verilog,MIPS-processor-Implementation,345,10,2023-03-06 11:17:13+00:00,0
17150,577844168,https://github.com/grant-olson/fpga9685.git,2022-12-13 16:49:29+00:00,"A Verilog implemenation of an FPGA-based PCA-9685 clone. The PCA-9685 allows you to generate up to 16 pwm signals to drive LEDs, Servos, and more.",grant-olson/fpga9685,Verilog,fpga9685,133,9,2024-07-20 09:17:05+00:00,0
17151,582603701,https://github.com/RongyeL/easy_axi.git,2022-12-27 10:39:01+00:00,Learn the basics of AXI against the code and protocol,RongyeL/easy_axi,Verilog,easy_axi,68,9,2024-09-25 16:41:15+00:00,4
17152,583513162,https://github.com/xiachunqiudong/cpu_design.git,2022-12-30 02:09:23+00:00,一个简单的 RISCV 五级流水 CPU，仅供参考，bug 不少,xiachunqiudong/cpu_design,Verilog,cpu_design,10520,8,2024-10-23 09:12:39+00:00,0
17153,581860620,https://github.com/maazm007/100Daysof_RTL.git,2022-12-24 16:12:16+00:00,The Repository contains the code of various Digital Circuits,maazm007/100Daysof_RTL,Verilog,100Daysof_RTL,21619,8,2024-01-21 18:15:35+00:00,2
17154,581667737,https://github.com/avikram2/RISCVPipelinedProcessor.git,2022-12-23 22:21:18+00:00,"Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-mapped L1 Data Cache, and a 4-way set-associative L2 Victim Cache with a fully-associative 8-entry Victim Buffer. Also has a tournament branch predictor (global and local predictors) and a set-associative BTB. ",avikram2/RISCVPipelinedProcessor,Verilog,RISCVPipelinedProcessor,2598,7,2024-10-20 11:38:47+00:00,0
17155,579393903,https://github.com/yes72002/2021_NCTU_ICLAB_Spring.git,2022-12-17 14:50:22+00:00,NCTU 2021 Spring Integrated Circuit Design Laboratory (ICLAB) Record,yes72002/2021_NCTU_ICLAB_Spring,Verilog,2021_NCTU_ICLAB_Spring,16033,7,2024-07-11 10:32:54+00:00,0
17156,582248051,https://github.com/cpyhal3515/OpenMIPS.git,2022-12-26 08:00:58+00:00,用来记录学习《自己动手写CPU》的过程。,cpyhal3515/OpenMIPS,Verilog,OpenMIPS,55257,7,2024-08-25 16:15:47+00:00,2
17157,582700757,https://github.com/GOURAV-CTRL/100daysofrtl.git,2022-12-27 16:11:54+00:00,,GOURAV-CTRL/100daysofrtl,Verilog,100daysofrtl,111,7,2023-11-25 06:14:48+00:00,2
17158,583372438,https://github.com/ArvinDelavari/RISCV-Core.git,2022-12-29 15:28:01+00:00,RISC-V CPU Design using TL-Verilog in Makerchip IDE - RV32I,ArvinDelavari/RISCV-Core,Verilog,RISCV-Core,105,6,2024-07-06 08:44:25+00:00,1
17159,582041611,https://github.com/Aksh2107/Video-scaling-HLS-implementation.git,2022-12-25 12:29:02+00:00,"Video scaling, whether upscaling or downscaling, is the process of generating pixels that did not exist in the original image.  FPGAs with a slew of high-performance DSP structures are ideal for such algorithms, and FPGA vendors are starting to offer user-configurable video-scaling IP blocks that are speedily configured for any application.",Aksh2107/Video-scaling-HLS-implementation,Verilog,Video-scaling-HLS-implementation,5001,6,2024-10-28 09:02:08+00:00,0
17160,583212528,https://github.com/superboy999/co-processor-Lenet.git,2022-12-29 05:12:42+00:00,LeNet accelerator,superboy999/co-processor-Lenet,Verilog,co-processor-Lenet,51,6,2024-03-07 10:39:13+00:00,0
17161,579092909,https://github.com/BoChen-Ye/Network-on-Chip-Router-Based-on-Packet-Connected-Circuit.git,2022-12-16 16:33:54+00:00,This is my bachelor graduation project. It's a Network on Chip using by Verilog HDL. This 2D-Mesh NoC based on packet connected circuit.,BoChen-Ye/Network-on-Chip-Router-Based-on-Packet-Connected-Circuit,Verilog,Network-on-Chip-Router-Based-on-Packet-Connected-Circuit,36354,5,2024-10-04 18:01:14+00:00,0
17162,583592655,https://github.com/Deepak42074/SRAM_IMC_MPW8.git,2022-12-30 08:54:43+00:00,"The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researchers  under the supervision of Prof: Manan Suri (NVM &Neuromorphic Hardware Research Group IIT-Delhi, https://web.iitd.ac.in/~manansuri/).",Deepak42074/SRAM_IMC_MPW8,Verilog,SRAM_IMC_MPW8,21092,5,2024-10-07 10:30:45+00:00,1
17163,582337293,https://github.com/MiSTer-devel/Arcade-SlapFight_MiSTer.git,2022-12-26 14:00:58+00:00,Slap Fight MiSTer FPGA Core,MiSTer-devel/Arcade-SlapFight_MiSTer,Verilog,Arcade-SlapFight_MiSTer,25417,5,2024-06-08 16:59:09+00:00,5
17164,579883034,https://github.com/srishtygandhi-kgp/HFT_on_FPGA.git,2022-12-19 07:10:29+00:00,A Low-Latency FPGA-based Infrastructure for HFT Systems,srishtygandhi-kgp/HFT_on_FPGA,Verilog,HFT_on_FPGA,2242,4,2024-03-11 07:23:25+00:00,0
17165,582056558,https://github.com/fangyzh26/IIC.git,2022-12-25 13:43:52+00:00,,fangyzh26/IIC,Verilog,IIC,9,4,2024-09-11 06:51:41+00:00,3
17166,583412530,https://github.com/overjamaya/verilog_designs.git,2022-12-29 17:46:57+00:00,Designs and problems in verilog language with vivado.,overjamaya/verilog_designs,Verilog,verilog_designs,2290,4,2023-02-28 14:54:28+00:00,1
17167,582349504,https://github.com/santosh2407/22-Days-of-RTL.git,2022-12-26 14:42:59+00:00,,santosh2407/22-Days-of-RTL,Verilog,22-Days-of-RTL,3416,4,2024-08-18 14:11:52+00:00,0
17168,581544201,https://github.com/anandbaheti/-100CODESOFRTL.git,2022-12-23 13:57:40+00:00,This repository contains all the RTL designs i have implemented in Xilinx VIVADO,anandbaheti/-100CODESOFRTL,Verilog,-100CODESOFRTL,3779,4,2024-08-18 10:04:06+00:00,1
17169,578722854,https://github.com/JoystanBardeskar/RTL-Design.git,2022-12-15 18:20:35+00:00,,JoystanBardeskar/RTL-Design,Verilog,RTL-Design,874,4,2023-11-25 06:20:43+00:00,0
17170,583977023,https://github.com/klam20/FPGAProjects.git,2022-12-31 18:19:55+00:00,,klam20/FPGAProjects,Verilog,FPGAProjects,68,4,2024-09-14 07:32:55+00:00,2
17171,584150914,https://github.com/spiritTrance/hardware_synthesis.git,2023-01-01 15:41:20+00:00,重庆大学2020级硬综,spiritTrance/hardware_synthesis,Verilog,hardware_synthesis,2826,3,2024-01-10 08:21:26+00:00,0
17172,580312464,https://github.com/Marc103/LC-3-Verilog-Implementation.git,2022-12-20 08:51:48+00:00,I will be implementing the LC-3 ISA specifications in verilog.,Marc103/LC-3-Verilog-Implementation,Verilog,LC-3-Verilog-Implementation,14073,3,2024-08-29 20:56:51+00:00,0
17173,581735967,https://github.com/govardhnn/DSD_AHP.git,2022-12-24 05:59:19+00:00,"A compilation of Cadence tool commands and AHP Projects(Specifications and Solutions) I provided as the Teaching Assistant for the Digital Systems Design course (UE20EC313) at PES University, Bangalore",govardhnn/DSD_AHP,Verilog,DSD_AHP,2900,3,2024-08-14 16:50:28+00:00,0
17174,578098421,https://github.com/Daniyar1239/AES-encryption-in-Verilog.git,2022-12-14 08:55:24+00:00,AES encryption and decryption algorithms implemented in Verilog programming language,Daniyar1239/AES-encryption-in-Verilog,Verilog,AES-encryption-in-Verilog,418,3,2023-04-10 18:39:22+00:00,0
17175,581252518,https://github.com/mole99/leosoc-sky130.git,2022-12-22 17:14:51+00:00,A very simple SoC,mole99/leosoc-sky130,Verilog,leosoc-sky130,89392,3,2024-03-06 22:06:52+00:00,0
17176,580323939,https://github.com/ACMClassCourses/RISCV-CPU-ACMOJ-Sample.git,2022-12-20 09:27:40+00:00,,ACMClassCourses/RISCV-CPU-ACMOJ-Sample,Verilog,RISCV-CPU-ACMOJ-Sample,17,3,2024-09-29 00:43:46+00:00,0
17177,583930705,https://github.com/fxesdev/nX-U8_Debug.git,2022-12-31 14:09:48+00:00,FPGA implementation of the nX-U8 debug protocol,fxesdev/nX-U8_Debug,Verilog,nX-U8_Debug,22,3,2024-07-12 11:28:43+00:00,0
17178,579137399,https://github.com/jevinskie/delta-debug-verilog-test.git,2022-12-16 18:55:42+00:00,Delta Debugging for Verilog/SystemVerilog,jevinskie/delta-debug-verilog-test,Verilog,delta-debug-verilog-test,159,3,2023-03-13 17:16:49+00:00,1
17179,581753378,https://github.com/kerong2002/FPGA_TETRIS.git,2022-12-24 07:36:09+00:00,FPGA_TETRIS,kerong2002/FPGA_TETRIS,Verilog,FPGA_TETRIS,9006,3,2024-06-18 11:07:54+00:00,2
17180,579324879,https://github.com/Lucky8882/FFT-Processor-using-CORDIC-Algorithms.git,2022-12-17 10:11:49+00:00,FFT Implementation Using CORDIC Algorithm,Lucky8882/FFT-Processor-using-CORDIC-Algorithms,Verilog,FFT-Processor-using-CORDIC-Algorithms,53969,3,2024-01-12 01:21:35+00:00,0
17181,582028726,https://github.com/aesthet1c0der/Verilog-projects.git,2022-12-25 11:22:03+00:00,"ALU (Arithmetic and Logic Unit), Ripple carry adder, Half adder and full adder are designed using all 3 styles (structural, behavioral, dataflow) and tested by generating stimulus using testbench",aesthet1c0der/Verilog-projects,Verilog,Verilog-projects,22,3,2023-06-20 08:59:46+00:00,0
17182,580856064,https://github.com/devchadha-jmi/100-Days-of-RTL.git,2022-12-21 16:12:50+00:00,I started off to work on RTL Design for 100 days. Falling short with problems so decided to go ahead solving problems on HDLBits. Would continue here once I start my verification journey.,devchadha-jmi/100-Days-of-RTL,Verilog,100-Days-of-RTL,138,3,2024-08-05 05:50:06+00:00,0
17183,577913130,https://github.com/poname/VexRiscv-verilog.git,2022-12-13 20:18:40+00:00,VexRiscv verilog benchmark,poname/VexRiscv-verilog,Verilog,VexRiscv-verilog,546,2,2023-05-30 09:23:12+00:00,0
17184,578253294,https://github.com/YuHungChen/2022_Spring_NYCU_ICLAB.git,2022-12-14 16:05:59+00:00,,YuHungChen/2022_Spring_NYCU_ICLAB,Verilog,2022_Spring_NYCU_ICLAB,11449,2,2024-10-03 05:12:36+00:00,0
17185,582356281,https://github.com/Rires-hy/32-bits-RISC-V-Full-processor-design.git,2022-12-26 15:07:15+00:00,,Rires-hy/32-bits-RISC-V-Full-processor-design,Verilog,32-bits-RISC-V-Full-processor-design,115,2,2023-02-02 19:49:33+00:00,0
17186,580677701,https://github.com/Jayce-Ping/CPU.git,2022-12-21 06:54:21+00:00,A simple single cycle CPU,Jayce-Ping/CPU,Verilog,CPU,21,2,2023-12-20 03:36:27+00:00,0
17187,580593730,https://github.com/yhkwon6658/Inplace-FFT.git,2022-12-21 00:14:20+00:00,Implementation Conflict Free Addressing for In-Place FFT Architecture,yhkwon6658/Inplace-FFT,Verilog,Inplace-FFT,34580,2,2024-06-09 15:05:26+00:00,0
17188,580040552,https://github.com/sumeetkvd/RISC-V-Watch-Dog-Timer-.git,2022-12-19 15:13:50+00:00,,sumeetkvd/RISC-V-Watch-Dog-Timer-,Verilog,RISC-V-Watch-Dog-Timer-,10,2,2023-01-29 14:33:41+00:00,1
17189,579397286,https://github.com/Aksh2107/Video-compression-implementation-using-FPGA.git,2022-12-17 15:04:04+00:00,Video compression is important in the new web and fast transmission era. Our project involves connecting the image sensor to an FPGA and then compressing the video for fast and precise compression. The eventual aim of video compression is to reduce video bit rate for both transmission and storage .,Aksh2107/Video-compression-implementation-using-FPGA,Verilog,Video-compression-implementation-using-FPGA,22371,2,2024-01-01 04:15:58+00:00,0
17190,583290452,https://github.com/zwxb/Spinalhdl_SD_Ctrl.git,2022-12-29 10:35:58+00:00,spinalhdl 实现 sd 控制器,zwxb/Spinalhdl_SD_Ctrl,Verilog,Spinalhdl_SD_Ctrl,335,2,2023-02-01 08:05:36+00:00,1
17191,584108988,https://github.com/bhim4078652/BFloat-16-and-INT-8-Arithmetics-.git,2023-01-01 12:03:42+00:00,,bhim4078652/BFloat-16-and-INT-8-Arithmetics-,Verilog,BFloat-16-and-INT-8-Arithmetics-,152,2,2023-08-24 01:35:53+00:00,0
17192,582096742,https://github.com/Priyanshu-1012/HDLBits-Solutions.git,2022-12-25 16:57:49+00:00,verilog practice ,Priyanshu-1012/HDLBits-Solutions,Verilog,HDLBits-Solutions,184,2,2024-10-26 15:45:19+00:00,1
17193,584132828,https://github.com/Abonite/MACPU-FPGA.git,2023-01-01 14:12:36+00:00,Verilog implementation of MACPU,Abonite/MACPU-FPGA,Verilog,MACPU-FPGA,128,2,2023-03-05 08:31:45+00:00,0
17194,582926198,https://github.com/Dara-O/triple-ported-memory.git,2022-12-28 08:55:45+00:00,A pipelined multi-banked memory module with a dynamic-priority arbitration scheme to resolve bank conflicts. 8KB Total Capacity with Physical Design performed using OpenLane RTL-to-GDS flow on SKY130 PDK.,Dara-O/triple-ported-memory,Verilog,triple-ported-memory,1348,2,2024-06-04 11:29:45+00:00,0
17195,578951721,https://github.com/DPhongUIT2021/Lane-detection-using-hough-transform.git,2022-12-16 09:32:27+00:00,Using Verilog HDL,DPhongUIT2021/Lane-detection-using-hough-transform,Verilog,Lane-detection-using-hough-transform,68,2,2024-07-29 23:13:54+00:00,0
17196,579652650,https://github.com/putoze/EC_FINAL.git,2022-12-18 12:29:37+00:00,,putoze/EC_FINAL,Verilog,EC_FINAL,41966,2,2023-03-11 15:42:57+00:00,0
17197,577658524,https://github.com/JacobLevinson/DAV_Repo.git,2022-12-13 08:30:11+00:00,My group repository for the Digital Architecture Verification (DAV) program for IEEE at UCLA.,JacobLevinson/DAV_Repo,Verilog,DAV_Repo,6679,2,2023-05-08 18:21:40+00:00,0
17198,580897059,https://github.com/MarwanMohamed02/Customizable-FP-ALU.git,2022-12-21 18:23:58+00:00,,MarwanMohamed02/Customizable-FP-ALU,Verilog,Customizable-FP-ALU,28,2,2023-01-27 16:57:20+00:00,1
17199,581296240,https://github.com/Awesama-T/FPGA-based_FM_Receiver.git,2022-12-22 19:47:27+00:00,"This is a FPGA based FM receiver, designed using Xilinx Vivado and MATLAB on Virtex-7 FPGA. The setup includes 12-bit ADC, analog front-end, arduino GUI and Digilent Nexys A7 FPGA dev kit",Awesama-T/FPGA-based_FM_Receiver,Verilog,FPGA-based_FM_Receiver,55,2,2024-04-17 01:49:02+00:00,1
17200,578745854,https://github.com/pradeep3096/Design-and-implementation-of-memory-BIST-on-an-FPGA.git,2022-12-15 19:34:19+00:00,Implemented Memory Built in self test (MBIST) in an FPGA.The design consists of a custom memory block and BIST controller which implements march-c algorithm to detect various faults.,pradeep3096/Design-and-implementation-of-memory-BIST-on-an-FPGA,Verilog,Design-and-implementation-of-memory-BIST-on-an-FPGA,1225,2,2024-08-01 13:53:28+00:00,2
17201,580385737,https://github.com/Ahmed-Khaled24/APB-UART-GPIO.git,2022-12-20 12:38:13+00:00,"Verilog project which is APB bus with UART and GPIO connected to it, fully implemented and synthesizable ",Ahmed-Khaled24/APB-UART-GPIO,Verilog,APB-UART-GPIO,52,2,2024-10-22 06:01:07+00:00,0
17202,583991798,https://github.com/EnPassant123/MPW8_Submission2.git,2022-12-31 20:00:49+00:00,Resubmit to get past tapeout errors,EnPassant123/MPW8_Submission2,Verilog,MPW8_Submission2,9781,2,2023-02-08 07:07:15+00:00,0
17203,581380049,https://github.com/wjwangcrypto/RandomPermutationISA.git,2022-12-23 02:44:59+00:00,,wjwangcrypto/RandomPermutationISA,Verilog,RandomPermutationISA,83,2,2023-12-04 02:27:43+00:00,0
17204,580509196,https://github.com/hsiangchengfun/2021_Fall_Digital_Circuit_Lab.git,2022-12-20 18:33:23+00:00,,hsiangchengfun/2021_Fall_Digital_Circuit_Lab,Verilog,2021_Fall_Digital_Circuit_Lab,331,2,2023-12-29 08:52:05+00:00,0
17205,577916236,https://github.com/thehavva/Verilog.git,2022-12-13 20:30:22+00:00,Digital design implementation with Verilog language is done with vivado program.,thehavva/Verilog,Verilog,Verilog,326,2,2023-07-27 20:14:34+00:00,0
17206,579595643,https://github.com/arlotfi79/MIPS-Processor.git,2022-12-18 08:09:37+00:00,A 32-bit MIPS Processor Implementation in Verilog HDL,arlotfi79/MIPS-Processor,Verilog,MIPS-Processor,25,2,2024-02-02 19:07:50+00:00,0
17207,583590261,https://github.com/radhe-2022/IIT_Indore_MM.git,2022-12-30 08:44:45+00:00,mpw8 ,radhe-2022/IIT_Indore_MM,Verilog,IIT_Indore_MM,66175,2,2024-05-02 20:42:19+00:00,0
17208,583606924,https://github.com/BilalAlpaslan/MITT_Sayisal_islemci_tasarimi_2023.git,2022-12-30 09:53:31+00:00,,BilalAlpaslan/MITT_Sayisal_islemci_tasarimi_2023,Verilog,MITT_Sayisal_islemci_tasarimi_2023,12,2,2023-10-16 19:43:09+00:00,0
17209,578473004,https://github.com/ftqtfff/TimingFunctionVerification.git,2022-12-15 06:16:55+00:00,Use invariants as constraints to speed up the verification of timing-related network functions,ftqtfff/TimingFunctionVerification,Verilog,TimingFunctionVerification,65,2,2024-10-18 17:57:24+00:00,0
17210,582005894,https://github.com/DongbeomSon/fp16MAC.git,2022-12-25 09:12:40+00:00,,DongbeomSon/fp16MAC,Verilog,fp16MAC,21533,2,2024-09-02 07:11:43+00:00,0
17211,577611118,https://github.com/rusunited2/EECS151_FPGA_PROJECT.git,2022-12-13 05:52:29+00:00,,rusunited2/EECS151_FPGA_PROJECT,Verilog,EECS151_FPGA_PROJECT,24801,2,2024-10-28 23:30:16+00:00,0
17212,583470127,https://github.com/wokwi/simon-verilog.git,2022-12-29 21:56:32+00:00,"Simon Says game, written in Verilog and simulated on Wokwi",wokwi/simon-verilog,Verilog,simon-verilog,6,2,2023-04-07 10:36:23+00:00,0
17213,582185624,https://github.com/asankaSovis/Position_Detection.git,2022-12-26 02:32:28+00:00,"📌 The idea of this project is to build a system that uses the existing lights to detect the location of a user within an indoor environment. For this, we can use Visible Light Communication (VLC) technology. The basic concept is to have four LEDs transmitting their IDs one after the other at fixed intervals.",asankaSovis/Position_Detection,Verilog,Position_Detection,5333,2,2024-03-21 07:42:18+00:00,1
17214,580718600,https://github.com/MahmoudSublaban/Low-power-Content-Addressable-Memory-CAM-USING-9T-SRAM-Array-for-Mobile-Devices..git,2022-12-21 09:17:53+00:00,VLSI low-power design Using Pspice and Microwind,MahmoudSublaban/Low-power-Content-Addressable-Memory-CAM-USING-9T-SRAM-Array-for-Mobile-Devices.,Verilog,Low-power-Content-Addressable-Memory-CAM-USING-9T-SRAM-Array-for-Mobile-Devices.,1371,2,2024-09-09 09:37:07+00:00,0
17215,583278347,https://github.com/yueqiZhang-XDU/AER-based-SCNN.git,2022-12-29 09:50:11+00:00,Software and hardware implementation for an AER-based SCNN image classisifation system,yueqiZhang-XDU/AER-based-SCNN,Verilog,AER-based-SCNN,14382,2,2023-02-10 07:05:42+00:00,0
17216,580748364,https://github.com/yasmiinezaki/Floating-Point-Unit.git,2022-12-21 10:52:21+00:00,created a floating point unit using verilog HDL,yasmiinezaki/Floating-Point-Unit,Verilog,Floating-Point-Unit,1300,2,2024-01-26 18:28:36+00:00,2
17217,584155564,https://github.com/TargaryenGary/frequencyMeasure-purecode-.git,2023-01-01 16:03:50+00:00,只包含.v文件,TargaryenGary/frequencyMeasure-purecode-,Verilog,frequencyMeasure-purecode-,3,2,2024-03-04 08:16:17+00:00,0
17218,578689949,https://github.com/mvsharikrishna/asynchronous-FIFO.git,2022-12-15 16:44:48+00:00,,mvsharikrishna/asynchronous-FIFO,Verilog,asynchronous-FIFO,25,1,2023-01-05 12:02:37+00:00,0
17219,580900550,https://github.com/mit41301/PIC10_RISC_Verilog.git,2022-12-21 18:36:13+00:00,PIC10F200 Verilog ,mit41301/PIC10_RISC_Verilog,Verilog,PIC10_RISC_Verilog,1008,1,2023-12-29 08:03:09+00:00,0
17220,581230431,https://github.com/mercurius-rl/RVCORE.git,2022-12-22 16:07:36+00:00,RISC-V Core,mercurius-rl/RVCORE,Verilog,RVCORE,646,1,2024-06-29 19:28:51+00:00,0
17221,583323804,https://github.com/Siddhanth09/DICE-Game.git,2022-12-29 12:42:27+00:00,,Siddhanth09/DICE-Game,Verilog,DICE-Game,9,1,2023-01-13 11:32:58+00:00,0
17222,578089480,https://github.com/Ahmed0100/full_pong_game_vga_fpga.git,2022-12-14 08:28:01+00:00,full_ping_pong_game_vga_fpga,Ahmed0100/full_pong_game_vga_fpga,Verilog,full_pong_game_vga_fpga,31,1,2023-12-07 03:27:11+00:00,0
17223,581771154,https://github.com/PashaBarahimi/Computer-Aided-Design-Projects.git,2022-12-24 09:10:29+00:00,Applying encoding functions over a 3D matrix in hardware.,PashaBarahimi/Computer-Aided-Design-Projects,Verilog,Computer-Aided-Design-Projects,25896,1,2024-09-02 20:05:10+00:00,1
17224,581804913,https://github.com/Prawns2709/wave1d_con_ext2.git,2022-12-24 11:59:07+00:00,Conventional convolution based folded DWT using Recurse 35 and 32-bit Wallace tree multiplier,Prawns2709/wave1d_con_ext2,Verilog,wave1d_con_ext2,3370,1,2024-09-24 16:24:54+00:00,0
17225,583208071,https://github.com/wangjunjie-lnnf/wangjunjie-lnnf.github.io.git,2022-12-29 04:48:44+00:00,,wangjunjie-lnnf/wangjunjie-lnnf.github.io,Verilog,wangjunjie-lnnf.github.io,51763,1,2024-10-25 12:58:02+00:00,1
17226,579763905,https://github.com/HakaruN/PowerPC.git,2022-12-18 20:50:22+00:00,,HakaruN/PowerPC,Verilog,PowerPC,23298,1,2022-12-28 12:26:17+00:00,0
17227,584165892,https://github.com/WayneJiangCN/2022-FPGA-Contest.git,2023-01-01 16:55:54+00:00,,WayneJiangCN/2022-FPGA-Contest,Verilog,2022-FPGA-Contest,55614,1,2023-03-24 01:19:17+00:00,0
17228,582426226,https://github.com/stamcenter/post-quantum.git,2022-12-26 19:50:00+00:00,,stamcenter/post-quantum,Verilog,post-quantum,75,1,2024-05-13 03:23:12+00:00,0
17229,579293976,https://github.com/Noureldin7/Floating_Point_Unit.git,2022-12-17 07:50:05+00:00,,Noureldin7/Floating_Point_Unit,Verilog,Floating_Point_Unit,49,1,2023-07-06 09:10:38+00:00,0
17230,582129396,https://github.com/goduphi/uart.git,2022-12-25 19:53:30+00:00,,goduphi/uart,Verilog,uart,3,1,2023-03-07 10:13:29+00:00,0
17231,581456276,https://github.com/biu9/RISCV-CPU.git,2022-12-23 08:35:43+00:00,浙江大学计算机组成与设计实验2022,biu9/RISCV-CPU,Verilog,RISCV-CPU,6,1,2024-07-06 08:46:37+00:00,0
17232,583719832,https://github.com/deepakmk7835/vlsi-projects.git,2022-12-30 17:26:55+00:00,Repo contains all the projects related to VLSI domain.,deepakmk7835/vlsi-projects,Verilog,vlsi-projects,877,1,2023-03-07 10:59:09+00:00,0
17233,582910393,https://github.com/taeyoup/FPGA-High-Speed-Digital-Thermometer.git,2022-12-28 07:55:19+00:00,,taeyoup/FPGA-High-Speed-Digital-Thermometer,Verilog,FPGA-High-Speed-Digital-Thermometer,24,1,2023-01-31 22:46:18+00:00,0
17234,580569662,https://github.com/bsg-external/ee477-designs-final-project.git,2022-12-20 22:12:04+00:00,,bsg-external/ee477-designs-final-project,Verilog,ee477-designs-final-project,96,1,2023-02-25 01:51:52+00:00,0
17235,578603174,https://github.com/Stardusten/riscv.git,2022-12-15 12:55:00+00:00,一个 5 阶段流水线 RV32I CPU Verilog 实现,Stardusten/riscv,Verilog,riscv,57,1,2023-05-24 07:48:00+00:00,2
17236,578558412,https://github.com/celine-hsieh/VLSI-Testing-LAB-2.git,2022-12-15 10:44:28+00:00,,celine-hsieh/VLSI-Testing-LAB-2,Verilog,VLSI-Testing-LAB-2,1927,1,2023-08-30 11:34:34+00:00,1
17237,583045432,https://github.com/VishalS-HK/DDCO-Lab-UE21CS251A.git,2022-12-28 15:47:51+00:00,A Repo that contains the source code for Digital Design and Computer Organisation course.,VishalS-HK/DDCO-Lab-UE21CS251A,Verilog,DDCO-Lab-UE21CS251A,12,1,2023-01-04 06:45:25+00:00,1
17238,578347238,https://github.com/shihjimmy/NTUEE_IC_Design.git,2022-12-14 21:00:36+00:00,IC Design course 2022 Fall ,shihjimmy/NTUEE_IC_Design,Verilog,NTUEE_IC_Design,22010,1,2023-10-30 18:06:57+00:00,0
17239,577919270,https://github.com/sinagh92/MIPS-processor.git,2022-12-13 20:41:08+00:00,This project is a Verilog implementation of pipelined MIPS processor with window-based register file.,sinagh92/MIPS-processor,Verilog,MIPS-processor,565,1,2024-05-15 05:34:46+00:00,0
17240,581422396,https://github.com/Taurus052/E906_FPGA_1.git,2022-12-23 06:21:29+00:00,,Taurus052/E906_FPGA_1,Verilog,E906_FPGA_1,332897,1,2024-07-12 09:01:20+00:00,0
17241,582977163,https://github.com/sumanthnimmakayala/pro_row_idct_folded.git,2022-12-28 12:00:10+00:00,,sumanthnimmakayala/pro_row_idct_folded,Verilog,pro_row_idct_folded,3372,1,2023-11-11 07:05:59+00:00,0
17242,580051325,https://github.com/balister/verilog-hacking.git,2022-12-19 15:44:05+00:00,,balister/verilog-hacking,Verilog,verilog-hacking,17,1,2023-02-02 20:18:49+00:00,0
17243,581800324,https://github.com/DENGRENHAO/Verilog_Handwritten_Digit_Recognition.git,2022-12-24 11:36:35+00:00,,DENGRENHAO/Verilog_Handwritten_Digit_Recognition,Verilog,Verilog_Handwritten_Digit_Recognition,579,1,2022-12-27 10:40:27+00:00,0
17244,582779431,https://github.com/carolxu369/Processor.git,2022-12-27 21:05:37+00:00,A single-cycle 32-bit processor implemented using Verilog,carolxu369/Processor,Verilog,Processor,34,1,2023-01-05 19:50:37+00:00,0
17245,581241190,https://github.com/OguzKaanOselmis/IEEE-754-Calculator.git,2022-12-22 16:40:18+00:00,IEEE-754 Calculator with Pipeline,OguzKaanOselmis/IEEE-754-Calculator,Verilog,IEEE-754-Calculator,11,1,2022-12-22 16:49:07+00:00,0
17246,580975558,https://github.com/lbthomsen/asap-1.git,2022-12-21 23:57:52+00:00,Almost as Simple as Possible CPU implemented in Verilog,lbthomsen/asap-1,Verilog,asap-1,120,1,2023-11-12 07:11:44+00:00,0
17247,583781445,https://github.com/berrios96sean/Verilog.git,2022-12-30 22:36:33+00:00,Simple Verilog Gates designed and tested with Icarus Verilog and GTKWave as a waveform viewer ,berrios96sean/Verilog,Verilog,Verilog,104,1,2023-01-31 22:53:44+00:00,0
17248,580692152,https://github.com/AKASHTHER/Newton_Raphson_reciprocal_multiplier_based_on_floating_point_number.git,2022-12-21 07:48:47+00:00,This repository include the verilog code for dividing a numerator by a divisor using the multiplication by reciprocal method.,AKASHTHER/Newton_Raphson_reciprocal_multiplier_based_on_floating_point_number,Verilog,Newton_Raphson_reciprocal_multiplier_based_on_floating_point_number,5,1,2023-04-11 17:53:35+00:00,0
17249,580077031,https://github.com/mattvenn/zero_to_asic_mpw8.git,2022-12-19 16:57:29+00:00,,mattvenn/zero_to_asic_mpw8,Verilog,zero_to_asic_mpw8,71355,1,2024-07-03 07:43:40+00:00,2
17250,583574015,https://github.com/Aswin-Raj-K/RV32I-Processor-Design.git,2022-12-30 07:32:30+00:00,Implementation of RV32I Processor on the Basys 3,Aswin-Raj-K/RV32I-Processor-Design,Verilog,RV32I-Processor-Design,5130,1,2024-03-11 19:16:33+00:00,2
17251,582901720,https://github.com/taeyoup/image-updown-scaling-using-FPGA.git,2022-12-28 07:21:03+00:00,image resizing [256x256 -> 128x128 -> 256x256] ,taeyoup/image-updown-scaling-using-FPGA,Verilog,image-updown-scaling-using-FPGA,13,1,2024-05-25 22:54:51+00:00,1
17252,581366035,https://github.com/ahmadeladawy2001/ECE-369-Competition.git,2022-12-23 01:30:10+00:00,,ahmadeladawy2001/ECE-369-Competition,Verilog,ECE-369-Competition,41,1,2023-11-12 22:06:31+00:00,0
17253,581640189,https://github.com/Rakson0209/baugh_wooley_8x6.git,2022-12-23 20:00:29+00:00,,Rakson0209/baugh_wooley_8x6,Verilog,baugh_wooley_8x6,2,1,2023-11-13 14:57:28+00:00,0
17254,580434748,https://github.com/kgl2001/Atom_Econet_AtoMMC.git,2022-12-20 14:55:06+00:00,Combined AtoMMC & Econet interface board for Acorn Atom,kgl2001/Atom_Econet_AtoMMC,Verilog,Atom_Econet_AtoMMC,2565,1,2023-10-06 16:45:23+00:00,1
17255,582017524,https://github.com/ucb-ee290c/SPIglass.git,2022-12-25 10:21:07+00:00,"A fully synthesizable, BRAM backed SPI Flash device",ucb-ee290c/SPIglass,Verilog,SPIglass,12,1,2024-02-22 08:19:11+00:00,1
17256,578416000,https://github.com/calvinlclee3/riscv_cpu.git,2022-12-15 02:07:50+00:00,"A five-stage RISC-V CPU with branch prediction, pipelined L1, and L2 cache.",calvinlclee3/riscv_cpu,Verilog,riscv_cpu,2008,1,2024-06-04 02:43:51+00:00,0
17257,583605508,https://github.com/junjie1475/digital_logic_and_computer_organization_lab.git,2022-12-30 09:47:42+00:00,,junjie1475/digital_logic_and_computer_organization_lab,Verilog,digital_logic_and_computer_organization_lab,665,1,2022-12-30 10:02:35+00:00,0
17258,580067997,https://github.com/noemiabril/ao486_MiSTer-DE10-Standard.git,2022-12-19 16:30:50+00:00,ao486 Core for MiSTer DE10-Standard,noemiabril/ao486_MiSTer-DE10-Standard,Verilog,ao486_MiSTer-DE10-Standard,1462,1,2023-03-17 14:12:29+00:00,0
17259,579375684,https://github.com/chsachinkumar/UART-Half-Duplex-Serial-Port-Module-Design.git,2022-12-17 13:41:31+00:00,This repository contains an UART Half Duplex Serial Port Module Design,chsachinkumar/UART-Half-Duplex-Serial-Port-Module-Design,Verilog,UART-Half-Duplex-Serial-Port-Module-Design,970,1,2023-04-25 02:23:28+00:00,0
17260,583980712,https://github.com/ThorKn/tiny_user_project_vgaclock_mpw8.git,2022-12-31 18:42:59+00:00,,ThorKn/tiny_user_project_vgaclock_mpw8,Verilog,tiny_user_project_vgaclock_mpw8,8469,1,2023-01-31 22:55:31+00:00,0
17261,581627763,https://github.com/sanjeevskr/eyrc22_SB_2155.git,2022-12-23 19:04:45+00:00,,sanjeevskr/eyrc22_SB_2155,Verilog,eyrc22_SB_2155,19556,1,2024-02-23 17:07:10+00:00,1
17262,583088762,https://github.com/ashwini0921/Design-of-Delta-sigma-modulator-using-eSim-and-Sky130.git,2022-12-28 18:22:18+00:00,,ashwini0921/Design-of-Delta-sigma-modulator-using-eSim-and-Sky130,Verilog,Design-of-Delta-sigma-modulator-using-eSim-and-Sky130,1759,1,2024-05-05 01:49:07+00:00,0
17263,578949344,https://github.com/Hiteshiitg123/psudo_8bit_microprocessor.git,2022-12-16 09:25:24+00:00,,Hiteshiitg123/psudo_8bit_microprocessor,Verilog,psudo_8bit_microprocessor,75,1,2022-12-16 09:47:25+00:00,0
17264,583245481,https://github.com/Nidhinchandran47/4-bit-alu.git,2022-12-29 07:41:14+00:00,This is the verilog code for a 4bit arithmetic and logic unit which can do 8 operations,Nidhinchandran47/4-bit-alu,Verilog,4-bit-alu,7,1,2023-03-25 16:26:00+00:00,0
17265,579556049,https://github.com/SnoozeLee/FunctionGeneratorDemo_Verilog.git,2022-12-18 04:26:08+00:00,,SnoozeLee/FunctionGeneratorDemo_Verilog,Verilog,FunctionGeneratorDemo_Verilog,388,1,2022-12-18 12:22:33+00:00,0
17266,581018044,https://github.com/MingshanHe/AI-Hardware-System-Design-Project.git,2022-12-22 03:49:43+00:00,"[M3500.001500 001] This course is organized by AI department and opened in winter semester, 2022.",MingshanHe/AI-Hardware-System-Design-Project,Verilog,AI-Hardware-System-Design-Project,81561,1,2023-12-18 10:24:30+00:00,0
17267,579520915,https://github.com/ReinventTech/signate-ai-edge-6th.git,2022-12-18 00:35:58+00:00,Team ReinventTech's repository for the 6th SIGNATE AI Edge Contest,ReinventTech/signate-ai-edge-6th,Verilog,signate-ai-edge-6th,132306,1,2024-04-21 14:05:33+00:00,0
17268,578645040,https://github.com/hliadis/Computer-Organization-and-Design.git,2022-12-15 14:45:36+00:00,Verilog / MIPS / assembly projects,hliadis/Computer-Organization-and-Design,Verilog,Computer-Organization-and-Design,4537,1,2024-07-22 19:25:04+00:00,0
17269,580680597,https://github.com/jogeshsingh/Synchronous-FIFO-DESIGN-using-VERILOG-HDL-.git,2022-12-21 07:05:08+00:00,,jogeshsingh/Synchronous-FIFO-DESIGN-using-VERILOG-HDL-,Verilog,Synchronous-FIFO-DESIGN-using-VERILOG-HDL-,28,1,2023-09-29 06:55:55+00:00,0
17270,578689366,https://github.com/mvsharikrishna/Verilog-Codes.git,2022-12-15 16:43:10+00:00,,mvsharikrishna/Verilog-Codes,Verilog,Verilog-Codes,29,1,2023-06-27 09:45:13+00:00,0
17271,578595604,https://github.com/AbdelrahmanHamdyy/VLSI-Multipliers.git,2022-12-15 12:34:07+00:00,"⚡This project aims to implement 6 different multipliers including the radix-4 booth multiplier, a multiplier tree, floating-point multiplier and more.. in verilog as well as synthesize each one on Oasys with appropriate scripts and finally route the complete design on Nitro to obtain its layout. DRC and LVS checks were also made for floating-point.",AbdelrahmanHamdyy/VLSI-Multipliers,Verilog,VLSI-Multipliers,243383,1,2024-08-02 11:10:55+00:00,0
17272,580713365,https://github.com/Jimmy01240397/LittleDinosaur.git,2022-12-21 09:01:03+00:00,,Jimmy01240397/LittleDinosaur,Verilog,LittleDinosaur,15543,1,2024-10-03 15:11:44+00:00,0
17273,578621397,https://github.com/RoiTang/axi_stream.git,2022-12-15 13:44:18+00:00,,RoiTang/axi_stream,Verilog,axi_stream,318,1,2023-04-09 02:21:58+00:00,0
17274,580695637,https://github.com/XaiverTips/div64.git,2022-12-21 08:00:39+00:00,A Design of 64bit divider with Verilog,XaiverTips/div64,Verilog,div64,17,1,2022-12-21 08:05:27+00:00,0
17275,583960314,https://github.com/weiber23727698/Computer-Architecture.git,2022-12-31 16:45:08+00:00,,weiber23727698/Computer-Architecture,Verilog,Computer-Architecture,4299,1,2023-05-04 18:19:54+00:00,0
17276,581510896,https://github.com/Qingqian-Wang/single-cycle-processor-and-tetrix.git,2022-12-23 11:59:00+00:00,,Qingqian-Wang/single-cycle-processor-and-tetrix,Verilog,single-cycle-processor-and-tetrix,38039,1,2022-12-29 06:59:53+00:00,0
17277,583487801,https://github.com/hansfbaier/analog-asic-playground.git,2022-12-29 23:34:06+00:00,,hansfbaier/analog-asic-playground,Verilog,analog-asic-playground,95,1,2023-09-04 17:47:07+00:00,0
17278,582717877,https://github.com/Shawn-McSorley/optical-tf-dissemination-fpga.git,2022-12-27 17:09:53+00:00,,Shawn-McSorley/optical-tf-dissemination-fpga,Verilog,optical-tf-dissemination-fpga,142145,1,2023-03-10 05:50:49+00:00,0
17279,584190586,https://github.com/icgrp/asym_bft.git,2023-01-01 19:03:05+00:00,Asymmetry in Butterfly Fat Tree FPGA NoC (FPT 2023),icgrp/asym_bft,Verilog,asym_bft,357612,1,2024-08-27 02:27:49+00:00,0
17280,582330794,https://github.com/Mohamed-AbdulRahman5/asyncrounus_fifo_buffer.git,2022-12-26 13:37:22+00:00,,Mohamed-AbdulRahman5/asyncrounus_fifo_buffer,Verilog,asyncrounus_fifo_buffer,1768,1,2023-05-10 21:18:15+00:00,0
17281,577577888,https://github.com/BeijingAB/FPGA_Mario.git,2022-12-13 03:29:11+00:00,FPGA Super Mario Based on Altera Cyclone IV E,BeijingAB/FPGA_Mario,Verilog,FPGA_Mario,7575,1,2024-06-24 12:52:59+00:00,0
