// Seed: 3963153648
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    output wand  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  always @(1 or 1) id_1 <= id_0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
