// SPDX-License-Identifier: GPL-2.0
/*
 * Allwinner CPUFreq nvmem based driver
 *
 * The sun50i-cpufreq-nvmem driver reads the efuse value from the SoC to
 * provide the OPP framework with required information.
 *
 * Copyright (C) 2019 Yangtao Li <tiny.windzz@gmail.com>
 */

#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt

#include <linux/arm-smccc.h>
#include <linux/cpu.h>
#include <linux/module.h>
#include <linux/nvmem-consumer.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/pm_opp.h>
#include <linux/slab.h>

#define MAX_NAME_LEN	7

#define NVMEM_MASK	0x7
#define NVMEM_SHIFT	5

struct sunxi_cpufreq_soc_data {
	int (*efuse_xlate)(u32 *versions, u32 *efuse, char *name, size_t len);
	u8 ver_freq_limit;
};

static struct platform_device *cpufreq_dt_pdev, *sun50i_cpufreq_pdev;

static int sun50i_h616_efuse_xlate(u32 *versions, u32 *efuse, char *name, size_t len)
{
	int value = 0;
	u32 speedgrade = 0;
	u32 i;
	int ver_bits = arm_smccc_get_soc_id_revision();

	if (len > 4) {
		pr_err("Invalid nvmem cell length\n");
		return -EINVAL;
	}

	for (i = 0; i < len; i++)
		speedgrade |= (efuse[i] << (i * 8));

	switch (speedgrade) {
	case 0x2000:
		value = 0;
		break;
	case 0x2400:
	case 0x7400:
	case 0x2c00:
	case 0x7c00:
		if (ver_bits <= 1) {
			/* ic version A/B */
			value = 1;
		} else {
			/* ic version C and later version */
			value = 2;
		}
		break;
	case 0x5000:
	case 0x5400:
	case 0x6000:
		value = 3;
		break;
	case 0x5c00:
		value = 4;
		break;
	case 0x5d00:
	default:
		value = 0;
	}
	*versions = (1 << value);
	snprintf(name, MAX_NAME_LEN, "speed%d", value);
	return 0;
}

static int sun50i_h6_efuse_xlate(u32 *versions, u32 *efuse, char *name, size_t len)
{
	int efuse_value = (*efuse >> NVMEM_SHIFT) & NVMEM_MASK;

	/*
	 * We treat unexpected efuse values as if the SoC was from
	 * the slowest bin. Expected efuse values are 1-3, slowest
	 * to fastest.
	 */
	if (efuse_value >= 1 && efuse_value <= 3)
		*versions = efuse_value - 1;
	else
		*versions = 0;

	snprintf(name, MAX_NAME_LEN, "speed%d", *versions);
	return 0;
}

/**
 * sun50i_cpufreq_get_efuse() - Determine speed grade from efuse value
 * @soc_data: Struct containing soc specific data & functions
 * @versions: Set to the value parsed from efuse
 * @name: Set to the name of speed
 *
 * Returns 0 if success.
 */
static int sun50i_cpufreq_get_efuse(const struct sunxi_cpufreq_soc_data *soc_data,
				    u32 *versions, char *name)
{
	struct nvmem_cell *speedbin_nvmem;
	struct device_node *np;
	struct device *cpu_dev;
	u32 *speedbin;
	size_t len;
	int ret;

	cpu_dev = get_cpu_device(0);
	if (!cpu_dev)
		return -ENODEV;

	np = dev_pm_opp_of_get_opp_desc_node(cpu_dev);
	if (!np)
		return -ENOENT;

	if (of_device_is_compatible(np, "allwinner,sun50i-h6-operating-points")) {
	} else if (of_device_is_compatible(np, "allwinner,sun50i-h616-operating-points")) {
	} else {
		of_node_put(np);
		return -ENOENT;
	}

	speedbin_nvmem = of_nvmem_cell_get(np, NULL);
	of_node_put(np);
	if (IS_ERR(speedbin_nvmem))
		return dev_err_probe(cpu_dev, PTR_ERR(speedbin_nvmem),
				     "Could not get nvmem cell\n");

	speedbin = nvmem_cell_read(speedbin_nvmem, &len);
	nvmem_cell_put(speedbin_nvmem);
	if (IS_ERR(speedbin))
		return PTR_ERR(speedbin);

	ret = soc_data->efuse_xlate(versions, speedbin, name, len);
	if (ret)
		return ret;

	kfree(speedbin);
	return 0;
};

static int sun50i_cpufreq_nvmem_probe(struct platform_device *pdev)
{
	const struct of_device_id *match;
	const struct sunxi_cpufreq_soc_data *soc_data;
	int *opp_tokens;
	char name[MAX_NAME_LEN];
	unsigned int cpu;
	u32 version = 0;
	int ret;

	match = dev_get_platdata(&pdev->dev);
	if (!match)
		return -EINVAL;
	soc_data = match->data;

	opp_tokens = kcalloc(num_possible_cpus(), sizeof(*opp_tokens),
			     GFP_KERNEL);
	if (!opp_tokens)
		return -ENOMEM;

	ret = sun50i_cpufreq_get_efuse(match->data, &version, name);
	if (ret) {
		kfree(opp_tokens);
		return ret;
	}

	for_each_possible_cpu(cpu) {
		struct device *cpu_dev = get_cpu_device(cpu);

		if (!cpu_dev) {
			ret = -ENODEV;
			goto free_opp;
		}

		opp_tokens[cpu] = dev_pm_opp_set_prop_name(cpu_dev, name);
		if (opp_tokens[cpu] < 0) {
			ret = opp_tokens[cpu];
			pr_err("Failed to set prop name\n");
			goto free_opp;
		}

		if (soc_data->ver_freq_limit) {
			opp_tokens[cpu] = dev_pm_opp_set_supported_hw(cpu_dev,
								  &version, 1);
			if (opp_tokens[cpu] < 0) {
				ret = opp_tokens[cpu];
				pr_err("Failed to set hw\n");
				goto free_opp;
			}
		}
	}

	cpufreq_dt_pdev = platform_device_register_simple("cpufreq-dt", -1,
							  NULL, 0);
	if (!IS_ERR(cpufreq_dt_pdev)) {
		platform_set_drvdata(pdev, opp_tokens);
		return 0;
	}

	ret = PTR_ERR(cpufreq_dt_pdev);
	pr_err("Failed to register platform device\n");

free_opp:
	for_each_possible_cpu(cpu) {
		dev_pm_opp_put_prop_name(opp_tokens[cpu]);
		if (soc_data->ver_freq_limit)
			dev_pm_opp_put_supported_hw(opp_tokens[cpu]);
	}
	kfree(opp_tokens);

	return ret;
}

static void sun50i_cpufreq_nvmem_remove(struct platform_device *pdev)
{
	int *opp_tokens = platform_get_drvdata(pdev);
	const struct of_device_id *match;
	const struct sunxi_cpufreq_soc_data *soc_data;
	unsigned int cpu;

	match = dev_get_platdata(&pdev->dev);
	if (!match)
		return;
	soc_data = match->data;

	platform_device_unregister(cpufreq_dt_pdev);

	for_each_possible_cpu(cpu) {
		dev_pm_opp_put_prop_name(opp_tokens[cpu]);
		if (soc_data->ver_freq_limit)
			dev_pm_opp_put_supported_hw(opp_tokens[cpu]);
	}

	kfree(opp_tokens);
}

static struct platform_driver sun50i_cpufreq_driver = {
	.probe = sun50i_cpufreq_nvmem_probe,
	.remove_new = sun50i_cpufreq_nvmem_remove,
	.driver = {
		.name = "sun50i-cpufreq-nvmem",
	},
};

static const struct sunxi_cpufreq_soc_data sun50i_h616_data = {
	.efuse_xlate = sun50i_h616_efuse_xlate,
	.ver_freq_limit = true,
};

static const struct sunxi_cpufreq_soc_data sun50i_h6_data = {
	.efuse_xlate = sun50i_h6_efuse_xlate,
};

static const struct of_device_id sun50i_cpufreq_match_list[] = {
	{ .compatible = "allwinner,sun50i-h6", .data = &sun50i_h6_data },
	{ .compatible = "allwinner,sun50i-h616", .data = &sun50i_h616_data },
	{ .compatible = "allwinner,sun50i-h618", .data = &sun50i_h616_data },
	{}
};
MODULE_DEVICE_TABLE(of, sun50i_cpufreq_match_list);

static const struct of_device_id *sun50i_cpufreq_match_node(void)
{
	const struct of_device_id *match;
	struct device_node *np;

	np = of_find_node_by_path("/");
	match = of_match_node(sun50i_cpufreq_match_list, np);
	of_node_put(np);

	return match;
}

/*
 * Since the driver depends on nvmem drivers, which may return EPROBE_DEFER,
 * all the real activity is done in the probe, which may be defered as well.
 * The init here is only registering the driver and the platform device.
 */
static int __init sun50i_cpufreq_init(void)
{
	const struct of_device_id *match;
	int ret;

	match = sun50i_cpufreq_match_node();
	if (!match)
		return -ENODEV;

	ret = platform_driver_register(&sun50i_cpufreq_driver);
	if (unlikely(ret < 0))
		return ret;

	sun50i_cpufreq_pdev =
		platform_device_register_data(NULL, "sun50i-cpufreq-nvmem",
						-1, match, sizeof(*match));
	ret = PTR_ERR_OR_ZERO(sun50i_cpufreq_pdev);
	if (ret == 0)
		return 0;

	platform_driver_unregister(&sun50i_cpufreq_driver);
	return ret;
}
module_init(sun50i_cpufreq_init);

static void __exit sun50i_cpufreq_exit(void)
{
	platform_device_unregister(sun50i_cpufreq_pdev);
	platform_driver_unregister(&sun50i_cpufreq_driver);
}
module_exit(sun50i_cpufreq_exit);

MODULE_DESCRIPTION("Sun50i-h6 cpufreq driver");
MODULE_LICENSE("GPL v2");
