[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS65070RSLR production of TEXAS INSTRUMENTS from the text:TPS6507x\nCharger and \nPower Path\nProcessor or FPGADCDC1\nDCDC2\nDCDC3\nLDO1\nLDO2\nwLED \nBoost and \nDRVAC\nUSBBAT\nMemory\nCOREMemory\nPeripheral \nand Interface\nPeripheral \nand Interface\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. UNLESS OTHERWISE NOTED, thisdocument contains PRODUCTION\nDATA.TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018\nTPS65070x Power Management IC(PMIC) WithBattery Charger, 3Step-Down Converters,\nand2LDOs\n11Features\n1•Charger/Power Path Management:\n–2-AOutput Current onthePower Path\n–Linear Charger; 1.5-A Maximum Charge\nCurrent\n–100-mA/500-mA/800-mA/1300-mA Current\nLimit From USB Input\n–Thermal Regulation, Safety Timers\n–Temperature Sense Input\n•3Step-Down Converters:\n–2.25-MHz Fixed-Frequency Operation\n–Upto1.5AofOutput Current\n–Adjustable orFixed Output Voltage\n–VINRange From 2.8Vto6.3V\n–Power Save Mode atLight Load Current\n–Output Voltage Accuracy inPWM Mode ±1.5%\n–Typical 19-µAQuiescent Current per\nConverter\n–100% Duty Cycle forLowest Dropout\n•LDOs:\n–Fixed Output Voltage\n–Dynamic Voltage Scaling onLDO2\n–20-µAQuiescent Current\n–200-mA Maximum Output Current\n–VINRange From 1.8Vto6.3V\n•wLED Boost Converter:\n–Internal Dimming Using I2C\n–Upto2×10LEDs\n–Upto25mAperString With Internal Current\nSink\n•I2CInterface\n•10BitA/DConverter\n•Touch Screen Interface\n•Undervoltage Lockout andBattery Fault\nComparator\n2Applications\n•Portable Navigation Systems\n•PDAs, Pocket PCs\n•OMAP ™andLow Power DSP Supplies3Description\nThe TPS6507x family ofdevices are single-chip\npower management ICs (PMICs) for portable\napplications consisting ofabattery charger with\npower path management forasingle Li-Ion orLi-\nPolymer cell. Thecharger caneither besupplied bya\nUSB port onpinUSB orbyaDCvoltage from awall\nadapter connected topinAC.Three highly efficient\n2.25-MHz step-down converters are targeted at\nproviding thecore voltage, memory, and I/Ovoltage\ninaprocessor-based system. The step-down\nconverters enter alowpower mode atlight load for\nmaximum efficiency across thewidest possible range\nofload currents.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS65070x VQFN (48) 6.00 mm×6.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nBlock Diagram\n2TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Description (continued) ......................................... 4\n6Device Options ....................................................... 4\n7PinConfiguration andFunctions ......................... 5\n8Specifications ......................................................... 7\n8.1 Absolute Maximum Ratings ..................................... 7\n8.2 ESD Ratings .............................................................. 7\n8.3 Recommended Operating Conditions ....................... 7\n8.4 Thermal Information .................................................. 9\n8.5 Electrical Characteristics ........................................... 9\n8.6 Electrical Characteristics -DCDC1 Converter ........ 10\n8.7 Electrical Characteristics -DCDC2 Converter ........ 11\n8.8 Electrical Characteristics -DCDC3 Converter ........ 12\n8.9 Electrical Characteristics -VLDO1 andVLDO2 Low\nDropout Regulators .................................................. 13\n8.10 Electrical Characteristics -wLED Boost\nConverter ................................................................. 14\n8.11 Electrical Characteristics -Reset, PB_IN, PB_OUT,\nPGood, Power_on, INT, EN_EXTLDO, EN_wLED ..14\n8.12 Electrical Characteristics -ADC Converter ........... 15\n8.13 Electrical Characteristics -Touch Screen\nInterface ................................................................... 15\n8.14 Electrical Characteristics -Power Path ................. 15\n8.15 Electrical Characteristics -Battery Charger .......... 17\n8.16 Timing Requirements ............................................ 188.17 Dissipation Ratings .............................................. 18\n8.18 Typical Characteristics .......................................... 19\n9Parameter Measurement Information ................ 23\n10Detailed Description ........................................... 24\n10.1 Overview ............................................................... 24\n10.2 Functional Block Diagram ..................................... 24\n10.3 Feature Description ............................................... 25\n10.4 Device Functional Modes ...................................... 40\n10.5 Programming ......................................................... 41\n10.6 Register Maps ....................................................... 43\n11Application andImplementation ........................ 64\n11.1 Application Information .......................................... 64\n11.2 Typical Applications .............................................. 66\n12Power Supply Recommendations ..................... 87\n13Layout ................................................................... 88\n13.1 Layout Guidelines ................................................. 88\n13.2 Layout Example .................................................... 88\n14Device andDocumentation Support ................. 89\n14.1 Device Support ...................................................... 89\n14.2 Documentation Support ........................................ 89\n14.3 Related Links ........................................................ 89\n14.4 Receiving Notification ofDocumentation Updates 89\n14.5 Community Resources .......................................... 89\n14.6 Trademarks ........................................................... 90\n14.7 Electrostatic Discharge Caution ............................ 90\n14.8 Glossary ................................................................ 90\n15Mechanical, Packaging, andOrderable\nInformation ........................................................... 90\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision H(September 2015) toRevision I Page\n•Changed thetitleofthedata sheet ........................................................................................................................................ 1\n•Changed thepinnumber column headers from TPS65072 andTPS6507x toTPS6507x andTPS65072 inthePin\nFunctions table ....................................................................................................................................................................... 5\n•Changed theElectrostatic Discharge Caution statement ..................................................................................................... 89\nChanges from Revision G(May 2013) toRevision H Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\nChanges from Revision F(July 2012) toRevision G Page\n•Changed thePPATH1. Register Address: 01hsection table. Default rowFrom: xx00011 To:xx00110 ............................ 44\n3TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedChanges from Revision E(February) toRevision F Page\n•Added TPS650701 andTPS650721 device specs tothedata sheet .................................................................................... 4\nChanges from Revision C(August 2011) toRevision D Page\n•Changed textintheLow Dropout Voltage Regulators section, second paragraph –thesentence "Theoutput voltage\nforLDO1 isdefined bythesettings inRegister DEFLDO1 "to"Theoutput voltage forLDO1 isdefined bythe\nsettings inRegister LDO_CTRL1 "........................................................................................................................................ 36\nChanges from Revision B(December 2009) toRevision C Page\n•Changed Input Current Limit MIN value from 2000 to1900 forIAC2500 specification ............................................................ 16\n•Changed KISETspec MIN/TYP/MAX values from 840/900/1000 to820/950/1080 respectively foracharge current of\n1500 mA............................................................................................................................................................................... 17\n•Changed KISETspec MIN/TYP/MAX values from 930/1100/1200 to890/1050/1200 respectively foracharge current\nof100mA............................................................................................................................................................................. 17\nChanges from Revision A(August 2009) toRevision B Page\n•Changed titlefrom ".....Navigation Systems "to".......Battery Powered Systems ".................................................................. 1\n•Changed status ofTPS65072RSL device toProduction Data ............................................................................................... 4\n•Deleted "Product Preview "from TPS65072 pinout graphic ................................................................................................... 5\n•Changed VOUTParameter from: "Fixed output voltage; PFM mode "to:"DCoutput voltage accuracy; PFM mode ".......... 11\n•Changed VOUTParameter from: "Fixed output voltage; PWM mode "to:"DCoutput voltage accuracy; PWM mode "....... 11\n•Changed partnumber from TPS65072 toTPS650732 attheDCDC3 Converter VOUTDefault output voltage spec. to\ncorrect typo error ................................................................................................................................................................. 12\n•Changed VOUTParameter from: "Fixed output voltage; PFM mode "to:"DCoutput voltage accuracy; PFM mode ".......... 12\n•Changed VOUTParameter from: "Fixed output voltage; PWM mode "to:"DCoutput voltage accuracy; PWM mode "....... 12\n•Added testconditions forIDISCH specification ........................................................................................................................ 15\n•Deleted "Product Preview "cross reference andTablenote with reference todevice TPS65072 ....................................... 31\n•Changed TSC equations inTable 3tocorrect typographical errors ................................................................................... 38\n•Added Xpos=ADRESULT /1024 toXposition Equation listofTable 3................................................................................. 39\n•Added Ypos=ADRESULT /1024 toYposition Equation listofTable 3................................................................................. 39\n•Added Sub-section Performing Measurements Using theTouch Screen Controller forProgrammers benefit ................... 39\n•Changed Bit7explanation from \'...when input voltage atpinACdetected \'to\'...when noinput voltage atpinACis\ndetected \'.............................................................................................................................................................................. 49\n•Changed Bit0explanation from \'...when input voltage atpinACdetected \'to\'....when noinput voltage atpinACis\ndetected \'............................................................................................................................................................................... 49\n•Deleted "Product Preview "status &footnote fortheTPS65072 device listing. .................................................................. 64\n•Deleted "Product Preview "footnote inreference totheTPS65072 device status. .............................................................. 77\n•Changed Schematic entity partnumber from OMAP3505 toAM3505 ................................................................................. 86\n4TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated5Description (continued)\nForlownoise applications thedevices canbeforced intofixed-frequency PWM using theI2Cinterface. Thestep-\ndown converters allow theuseofsmall inductors andcapacitors toachieve asmall solution size. The TPS6507x\ndevices also integrate twogeneral purpose LDOs foranoutput current of200mA. These LDOs canbeused to\npower anSD-card interface and analways-on rail, butcan beused forother purposes aswell. Each LDO\noperates with aninput voltage range from 1.8Vto6.3Vallowing them tobesupplied from oneofthestep-down\nconverters ordirectly from themain battery. Aninductive boost converter with twoprogrammable current sinks\npower twostrings ofwhite LEDs.\nTheTPS6507x devices come ina48-pin leadless package (6-mm ×6-mm VQFN) with a0.4-mm pitch.\n(1) TheRSL package isavailable intape andreel. Add Rsuffix (TPS65070RSLR) toorder quantities of2500 parts perreel. Add Tsuffix\n(TPS65070RSLT) toorder quantities of250parts perreel.6Device Options\nOUTPUT\nVOLTAGE AT\nDCDC3OUTPUT VOLTAGE AT\nDCDC1\nDCDC2OUTPUT VOLTAGE\nATLDO1 /LDO2OUTPUT CURRENT AT\nDCDC1 /DCDC2 /DCDC3PGOOD,\nRESET DELAYTOUCH SCREEN\nCONTROLLERPART NUMBER(1)\n1V/1.2V\n(OMAP-L1x8)3.3V\n1.8V/3.3V1.8V/1.2V 0.6A/1.5A/1.5A 400ms Yes TPS65070RSL\n1.2V/1.4V\n(Atlas IV)3.3V\n1.8V/2.5V1.2V/1.2V 3x600mA 20ms No TPS65072RSL\n1.2V/1.35 V\n(OMAP35xx)1.8V\n1.2V/1.8V1.8V/1.8V0.6A/0.6A/1.5A\nExternal sequencing400ms Yes TPS65073RSL\n1.2V/1.35 V\n(OMAP35xx)1.8V\n1.2V/1.8V1.8V/1.8V0.6A/0.6A/1.5A\nInternal sequencing400ms Yes TPS650731RSL\n1.2V/1.35 V\n(AM3505)1.8V\n1.8V/3.3V1.8V/1.8V0.6A/0.6A/1.5A\nInternal sequencing400ms Yes TPS650732RSL\nINT_LDO\nTHRESHOLD (EN_wLED)\nAD_IN4 (TSY2)\nAD_IN3 (TSY1)\nAD_IN2 (TSX2)\nAD_IN1 (TSX1)\nAGND\nBYPASS\nINTRESETFB_WLED\nL4\nAVDD6 ISET2\nVLDO2 ISET1\nVINLDO1/2 ISINK1\nVLDO1 ISINK2\nBAT VIN_DCDC3\nBAT L3\nSYS PGND3\nSYS VDCDC3\nISET SCLK\nAC SDAT\nTS PGOOD\nUSB PB_IN\nPOWER_ONEN_DCDC1EN_DCDC2EN_DCDC3 DEFDCDC3DEFDCDC2VDCDC1L1\nVINDCDC1/2L2\nVDCDC2PB_OUT37 41\n40\n39\n38\n22\n23\n2448\n47\n46\n45\n44\n43\n42\n25\n13\n14\n15\n16\n17\n18\n19\n20\n2136\n35\n34\n33\n32\n31\n30\n29\n28 9\n10\n1127\n26\n125\n6\n7\n81\n2\n3\n4\nThermal Pad\nINT_LDO\nEN_wLED\nAD_IN4\nAD_IN3\nAD_IN2\nAD_IN1\nAGND\nBYPASS\nINTEN_EXTLDO\nFB_WLED\nL4\nAVDD6 ISET2\nVLDO2 ISET1\nVINLDO1/2 ISINK1\nVLDO1 ISINK2\nBAT VIN_DCDC3\nBAT L3\nSYS PGND3\nSYS VDCDC3\nISET SCLK\nAC SDAT\nTS PGOOD\nUSB PB_IN\nPOWER_ONEN_DCDC1EN_DCDC2EN_DCDC3 DEFDCDC3DEFDCDC2VDCDC1L1\nVINDCDC1/2L2\nVDCDC2PB_OUT1\n2\n3\n4\n125\n6\n7\n8\n28 9\n10\n1127\n2632\n31\n30\n2936\n35\n34\n33\n25\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n2448\n47\n46\n45\n44\n43\n42 37Thermal Pad41\n40\n39\n38\n5TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated7PinConfiguration andFunctions\nTPS6507x RSL Package\n48-Pin VQFN With Thermal Pad\nTopViewTPS65072 RSL Package\n48-Pin VQFN With Thermal Pad\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAMENO.\nTPS6507x TPS65072\nCHARGER BLOCK\nAC 10 10 IInput power forpower path manager, connect toexternal DCsupply. Connect external 1µF(minimum) to\nGND\nAD_IN1 (TSX1) 43 43 IAnalog input1 forA/Dconverter;\nTPS65070, TPS65073, TPS650731, TPS650732 only:\nInput 1tothex-plate forthetouch screen.\nAD_IN2 (TSX2) 44 44 IAnalog input2 forA/Dconverter;\nTPS65070, TPS65073, TPS650731, TPS650732 only:\nInput 2tothex-plate forthetouch screen\nAD_IN3 (TSY1) 45 45 IAnalog input3 forA/Dconverter;\nTPS65070, TPS65073, TPS650731, TPS650732 only:\nInput 1tothey-plate forthetouch screen\nAD_IN4 (TSY2) 46 46 IAnalog input4 forA/Dconverter;\nTPS65070, TPS65073, TPS650731, TPS650732 only:\nInput 2tothey-plate forthetouch screen\nAVDD6 1 1 O Internal “always-on ”-voltage. Connect a4.7-µFcapacitor from AVDD6 toGND\nBAT 5,6 5,6 O Charger power stage output, connect tobattery. Place aceramic capacitor of10µFfrom these pins toGND\nBYPASS 41 41 OConnect a10-µFbypass capacitor from thispintoGND. This pincanoptionally beused asareference output\n(2.26 V).Themaximum load onthispinis0.1mA.\nINT 40 40 OOpen-drain interrupt output. Aninterrupt canbegenerated upon:\n•Atouch ofthetouch screen\n•Voltage applied orremoved atpins ACorUSB\n•PB_IN actively pulled low(optionally actively pulled high)\nINT_LDO 48 48 OConnect a2.2-µFbypass capacitor from thispintoGND. Thepinisconnected toaninternal LDO providing\nthepower forthetouch screen controller (TSREF).\nISET 9 9 IConnect aresistor from ISET toGND tosetthecharge current.\n6TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAMENO.\nTPS6507x TPS65072\nSCLK 28 28 IClock input fortheI2Cinterface.\nSDAT 27 27 I/O Data linefortheI2Cinterface.\nSYS 7,8 7,8 OSystem voltage; output ofthepower path manager. Allvoltage regulators aretypically powered from this\noutput.\nTS 11 11 ITemperature sense input. Connect toNTC thermistor tosense battery pack temperature. TPS6507x canbe\ninternally programmed tooperate with a10-kΩcurve 2or100-kΩcurve 1thermistor. Tolinearize the\nthermistor response, usea75-kΩ(forthe10-kΩNTC) ora360-kΩ(forthe100-kΩNTC) inparallel with the\nthermistor. Default setting is10-kΩNTC.\nUSB 12 12 IInput power forpower path manager, connect toexternal voltage from aUSB port. Connect external 1µF\n(minimum) toGND. Default input current limit is500mAmaximum.\nCONVERTERS\nAGND 42 42 — Analog GND, connect toPGND (thermal pad)\nDEFDCDC2 18 18 ISelect PinofDCDC2 output voltage.\nDEFDCDC3 17 17 ISelect PinofDCDC3 output voltage.\nEN_DCDC1 14 14 IEnable Input forDCDC1, active high\nEN_DCDC2 15 15 IEnable Input forDCDC2, active high\nEN_DCDC3 16 16 IEnable Input forDCDC3, active high\nEN_EXTLDO — 39 OTPS65072:\nThis pinistheactive high, push-pull output toenable anexternal LDO. This pinwillbesetandreset during\nstartup andshutdown bythesequencing option programmed. Theoutput ispulled internally totheSYS\nvoltage ifHIGH.\nTheoutput isonly used forsequencing options forSirfPrima orAtlas 4processors with DCDC_SQ[2..0] =\n100orDCDC_SQ[2..0] =111.\nEN_wLED — 47 ITPS65072, :This pinistheactively high enable input forthewLED driver. ThewLED converter isenabled by\ntheENABLE ISINK BitORenable EN_wLED pin.\nFB_WLED 38 38 IFeedback input fortheboost converter\'s output voltage.\nISET1\n(AD_IN6)35 35 IConnect aresistor from thispintoGND tosetthefullscale current forIsink1 andIsink2 with BitCurrent Level\ninregister WLED_CTRL0 setto1.\nAnalog input6 fortheA/Dconverter.\nISET2\n(AD_IN7)36 36 IConnect aresistor from thispintoGND tosetthefullscale current forIsink1 andIsink2 with BitCurrent Level\ninregister WLED_CTRL0 setto0.\nAnalog input7 fortheA/Dconverter.\nISINK1 34 34 IInput tothecurrent sink 1.Connect thecathode oftheLEDs tothispin.\nISINK2 33 33 IInput tothecurrent sink 2.Connect thecathode oftheLEDs tothispin.\nL1 20 20 O Switch PinforDCDC1. Connect toInductor\nL2 22 22 O Switch PinofDCDC2. Connect toInductor.\nL3 31 31 O Switch PinofDCDC3. Connect toInductor.\nL4 37 37 ISwitch Pinofthewhite LED (wLED) boost converter. Connect toInductor andrectifier diode.\nPB_IN 25 25 IEnable input forTPS6507x. When pulled LOW, theDCDC converters andLDOs start with thesequencing as\nprogrammed internally. Internal 50kO pullup resistor toAVDD6\nPB_OUT 24 24 OOpen-drain output. This pinisdriven bythestatus ofthe/PB_IN input (after debounce). PB_OUT=LOW if\nPB_IN=LOW\nPGND3 30 30 — Power GND forDCDC3. Connect toPGND (thermal pad)\nPGOOD 26 26 OOpen-drain power good output. Thedelay time equals thesetting forReset. Thepinwillgolowdepending on\nthesetting inregister PGOODMASK. Optionally itisalso driven LOW for0.5mswhen PB_IN ispulled LOW\nfor>15s.\nPOWER_ON 13 13 IPower_ON input fortheinternal state machine. After PB_IN was pulled LOW toturnontheTPS6507x, the\nPOWER_ON pinneeds tobepulled HIGH bytheapplication processor tokeep thesystem inON-state when\nPB_IN isreleased HIGH. IfPOWER_ON isreleased LOW, theDCDC converters andLDOs willturnoffwhen\nPB_IN isHIGH.\nRESET 39 — OTPS65070, TPS65073, TPS650731, TPS650732:\nOpen-drain active lowreset output, reset delay time equals settings inregister PGOOD. Thestatus depends\nonthevoltage applied atTHRESHOLD.\nTHRESHOLD 47 — ITPS65070, TPS65073, TPS650731, TPS650732:Input forthereset comparator. RESET willbeLOW ifthis\nvoltage drops below 1V.\nVDCDC1 19 19 IFeedback voltage sense input. Forthefixed voltage option, thispinmust directly beconnected toVout1, for\ntheadjustable version, thispinisconnected toanexternal resistor divider.\nVDCDC2 23 23 IFeedback voltage sense input, connect directly toVout2\n7TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAMENO.\nTPS6507x TPS65072\nVDCDC3 29 29 IFeedback voltage sense input, connect directly toVout3\nVINDCDC1/2 21 21 IInput voltage forDCDC1 andDCDC2 step-down converter. This pinmust beconnected totheSYS pin.\nVINLDO1/2 3 3 IInput voltage forLDO1 andLDO2\nVIN_DCDC3 32 32 IInput voltage forDCDC3 step-down converter. This pinmust beconnected totheSYS pin.\nVLDO1 4 4 O Output voltage ofLDO1\nVLDO2 2 2 O Output voltage ofLDO2\nThermal Pad — Power ground connection forthePMU. Connect toGND\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Thethermal resistance RθJPjunction tothermal padoftheRSL package is1.1K/W. Thevalue forRθJAwas measured onahigh K\nboard.8Specifications\n8.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVoltageOnallpins except thepins listed below with respect toAGND –0.3 7\nVOnpins INT, RESET, PGOOD, PB_OUT with respect toAGND –0.3 V(AVDD6)\nOnpins VINDCDC1/2, VINDCDC3, VINLDO respect toAGND –0.3 V(SYS)\nOnpins AD_IN1, AD_IN2, AD_IN3, AD_IN4 with respect toAGND –0.3 3.3\nOnpins ISINK1, ISINK2, AC,USB –0.3 20\nOnpinL4(output voltage ofboost converter), FB_wLED –0.3 40\nCurrentIn/Out atSYS, AC,USB, BAT, L3 3000 mA\nIn/Out atallother pins 1000 mA\nPower Continuous total power dissipation See Dissipation Ratings(2)\nTemperatureOperating free-air temperature, TA 40 85 °C\nMaximum junction temperature, TJ 125 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.8.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000\nV Charged device model (CDM), perJEDEC specification JESD22-C101,\nallpins(2) ±500\n8.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nBATTERY CHARGER AND POWER PATH\nVIN Input voltage forpower path manager atpins ACorUSB 4.3 17\nVInput voltage forpower path manager atpins ACorUSB, charger andpower path\nactive (noovervoltage lockout)4.3 5.8\nInput voltage forpower path manager atpins ACorUSB incase there isnobattery\nconnected atpinBAT3.6 17\nIIN Input current atACpin 2.5\nA\nInput current atUSB pin 1.3\n8TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedRecommended Operating Conditions (continued)\nMIN NOM MAX UNIT\n(1) 6.3VorVSYS whichever isless.\n(2) See Application Information formore details.\n(3) Forproper soft-start.IBAT Current atBAT pin 2 A\nDCDC CONVERTERS AND LDOs\nVINDCDC Input voltage range forstep-down converter DCDC1, DCDC2, DCDC3 2.8 6.3(1)V\nVDCDC1 Output voltage range forVDCDC1 step-down converter 0.6 VINDCDC1 V\nVDCDC2 Output voltage range forVDCDC2, DCDC3 step-down converter 0.6 VINDCDC2 V\nVINLDOx Input voltage range forLDO1 andLDO2 1.8 6.3(1)V\nVLDO1 Output voltage range forLDO1 0.9 3.3 V\nVLDO2 Output voltage range forLDO2 0.8 3.3 V\nIOUTDCDC1 Output current atL1;except TPS650701 600 mA\nIOUTDCDC1 Output current atL1forTPS650701 1200 mA\nL1 Inductor atL1(2)1.5 2.2 µH\nCINDCDC12 Input Capacitor atVINDCDC1 andVINDCDC2(2)22 µF\nCOUTDCDC1 Output Capacitor atVDCDC1(2)10 22 µF\nIOUTDCDC2 Output current atL2; 1500 mA\nL2 Inductor atL2(2)1.5 2.2 µH\nCOUTDCDC2 Output Capacitor atVDCDC2(2)10 22 µF\nIOUTDCDC3 Output current atL3;except TPS65072 1500 mA\nIOUTDCDC3 Output current atL3forTPS65072 600 mA\nL3 Inductor atL3(2)1.5 2.2 µH\nCINDCDC3 Input Capacitor atVINDCDC3(2)10 µF\nCOUTDCDC3 Output Capacitor atVDCDC3(2)10 22 µF\nL4 Inductor atL4(2)22 µH\nCOUTWLED Output Capacitor atwLED boost converter 4.7 µF\nCINLDO1/2 Input Capacitor atVINLDO1/2 2.2 µF\nCOUTLDO1 Output Capacitor atVLDO1 2.2 µF\nIOUTLDO1 Output Current atVLDO1 100 mA\nCOUTLDO2 Output Capacitor atVLDO2 2.2 µF\nIOUTLDO2 Output Current atVLDO2 100 mA\nCAC Input Capacitor atAC 1 µF\nCUSB Input Capacitor atUSB 1 µF\nCBAT Capacitor atBAT pin 10 µF\nCSYS Capacitor atSYS pin 22 100(3)µF\nCBYPASS Capacitor atBYPASS pin 10 µF\nCINT_LDO Capacitor atINT_LDO pin 2.2 µF\nCAVDD6 Capacitor atAVDD6 pin 4.7 µF\nTA Operating ambient temperature –40 85 °C\nTJ Operating junction temperature –40 125 °C\n9TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport .8.4 Thermal Information\nTHERMAL METRIC(1)TPS65070x\nUNIT RSL (VQFN)\n48PINS\nRθJA Junction-to-ambient thermal resistance 30 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 16 °C/W\nRθJB Junction-to-board thermal resistance 5.3 °C/W\nψJT Junction-to-top characterization parameter 0.2 °C/W\nψJB Junction-to-board characterization parameter 5.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1 °C/W\n8.5 Electrical Characteristics\nVSYS =3.6V,EN_DCDCx =VSYS, L=2.2µH,COUT=10µF,TA=–40°Cto85°Ctypical values areatTA=25°C(unless\notherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY CURRENT\nVINDCDC Input voltage range forDC-DC converters 2.8 6.3 V\nIQOperating quiescent current\nTotal current intoVSYS, VINDCDCx, VINLDO1/2Only DCDC2, DCDC3 andLDO1 enabled, device inON-\nmode; DCDC converters inPFM140\nµAPerDC/DC converter, PFM mode 19 30\nForLDO1 orLDO2 (either oneenabled) 20 35\nForLDO1 andLDO2 (both enabled) 34\nForwLED converter 1.5\nmA\nPerDC/DC converter, PWM mode 2.5\nISD Shutdown currentAllconverters, LDOs, wLED driver andADC disabled, no\ninput voltage atACandUSB;\nSYS voltage turned off8 12 µA\nVUVLO Undervoltage lockout thresholdVoltage attheoutput ofthepower manager detected atpin\nSYS; falling voltage, voltage defined with <UVLO0 >,\n<UVLO1 >DEFAULT: 3V–2% 2.8\n3\n3.1\n3.252%\nV\nUndervoltage lockout hysteresisRising voltage defined with <UVLO hysteresis >;DEFAULT:\n500mV360\n450mV\nUndervoltage lockout deglitch time Due tointernal delay 4 ms\nTSDThermal shutdown forDCDC converters, wLED\ndriver andLDOsIncreasing junction temperature 150 °C\nThermal shutdown hysteresis Decreasing junction temperature 20 °C\nEN_DCDC1, EN_DCDC2, EN_DCDC3, DEFDCDC2, DEFDCDC3, SDAT, SCLK, EN_wLED (optional)\nVIHHigh Level Input Voltage, EN_DCDC1,\nEN_DCDC2, EN_DCDC3, DEFDCDC2,\nDEFDCDC3, SDAT, SCLK, EN_wLED1.2 VSYS V\nVILLow Level Input Voltage, EN_DCDC1,\nEN_DCDC2, EN_DCDC3, DEFDCDC2,\nDEFDCDC3, SDAT, SCLK, EN_wLED0 0.4 V\nIINInput bias current, EN_DCDC1, EN_DCDC2,\nEN_DCDC3, DEFDCDC2, DEFDCDC3, SDAT,\nSCLK0.01 1 µA\n10TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) Output voltage specification does notinclude tolerance ofexternal voltage programming resistors. Output voltage inPFM mode is\nscaled to+1% ofnominal value.\n(2) Configuration L=2.2µH,COUT=10µF8.6 Electrical Characteristics -DCDC1 Converter\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVVINDCDC1 Input voltage range Connected toSYS pin 2.8 6.3 V\nIO Maximum output 600 mA\nRDS(ON) High side MOSFET ON-resistanceVINDCDC1 =2.8V 150 300\nmΩ\nVINDCDC1 =3.5V 120 200\nILH High side MOSFET leakage current VINDCDC1 =6.3V 2 µA\nRDS(ON) Low side MOSFET ON-resistanceVINDCDC1 =2.8V 200 300\nmΩ\nVINDCDC1 =3.5V 160 180\nILL Low side MOSFET leakage current VDS=6.3V 1 µA\nILIMF Forward current limitforTPS65072, TPS65073, TPS650731,\nTPS6507320.8 1.1 1.5 A\nILIMF Forward current limit forTPS65070 1.1 1.6 2.2 A\nfS Oscillator frequency 1.95 2.25 2.55 MHz\nVout Fixed output voltage range Internal resistor divider, I2Cselectable 0.725 3.3 V\nVout Default output voltageForTPS65070, TPS65072 3.3\nV\nForTPS65073, TPS650731, TPS650732 1.8\nVout DCoutput voltage accuracy; PFM mode(1) VINDCDC1 =VDCDC1 +0.3 Vto6.3V;\n0mA=IO=0.6A–2% 3%\nVout DCoutput voltage accuracy; PWM mode(1) VINDCDC1 =VDCDC1 +0.3 Vto6.3V;\n0mA=IO=0.6A–1.5% 1.5%\nΔVOUT Power save mode ripple voltage(2)IOUT=1mA, PFM mode 40 mV pp\ntStart Start-up time Time from active ENtoStart switching 170 µs\ntRamp VOUTramp uptime Time toramp from 5%to95% ofVOUT 250 µs\nPower good threshold rising voltageVo-\n5%\nPower good threshold falling voltageVo-\n10%\nRDIS Internal discharge resistor atL1 –35% 250 35% Ω\n11TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) Output voltage specification does notinclude tolerance ofexternal voltage programming resistors. Output voltage inPFM mode is\nscaled to+1% ofnominal value.\n(2) Configuration L=2.2µH,COUT=10µF8.7 Electrical Characteristics -DCDC2 Converter\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVVINDCDC\n2Input voltage range Connected toSYS pin 2.8 6.3 V\nIO Maximum output currentTPS65072/73/731/732\nVin>2.8V600\nmA\nTPS65070 1500\nRDS(ON) High side MOSFET ON-resistanceVINDCDC2 =2.8V 150 300\nmΩ\nVINDCDC2 =3.5V 120 200\nILH High side MOSFET leakage current VINDCDC2 =6.3V 2 µA\nRDS(ON) Low side MOSFET ON-resistanceVINDCDC2 =2.8V 200 300\nmΩ\nVINDCDC2 =3.5V 160 180\nILL Low side MOSFET leakage current VDS=6.3V 1 µA\nILIMF Forward current limitTPS65072/73/731/732\n2.8V<VINDCDC2 <6.3V0.8 1.1 1.5\nA\nTPS65070 2.1 2.4 3.5\nfS Oscillator frequency 1.95 2.25 2.55 MHz\nVout Adjustable output voltage range External resistor divider 0.6 Vin V\nVref Reference voltage 600 mV\nVout Fixed output voltage rangeInternal resistor divider, I2C\nselectable (Default setting)0.725 3.3 V\nVoutDefault output voltage forTPS65070, TPS650732,ForDEFDCDC2 =LOW 1.8\nVForDEFDCDC2 =HIGH 3.3\nDefault output voltage forTPS65072ForDEFDCDC2 =LOW 1.8\nForDEFDCDC2 =HIGH 2.5\nVout Default output voltage forTPS65073, TPS650731ForDEFDCDC2 =LOW 1.2\nV\nForDEFDCDC2 =HIGH 1.8\nVoutDCoutput voltage accuracy; PFM mode(1)\nVINDCDC2 =2.8Vto6.3V;\n0mA=IO=1.5A–2% 3%\nDCoutput voltage accuracy; PWM mode(1) –1.5\n%1.5%\nDCoutput voltage accuracy with resistor divider atDEFDCDC2; PFMVINDCDC2 =VDCDC2 +0.3 V(min\n2.8V)to6.3V;0mA=IO=1.5A–2% 3%\nDCoutput voltage accuracy with resistor divider atDEFDCDC2; PWM –1% 1%\nΔVOUT Power save mode ripple voltage IOUT=1mA, PFM mode(2)40 mV pp\ntStart Start-up timeTime from active ENtoStart\nswitching170 µs\ntRamp VOUTramp uptimeTime toramp from 5%to95% of\nVOUT250 µs\nPower good threshold rising voltageVo-\n5%\nPower good threshold falling voltageVo-\n10%\nRDIS Internal discharge resistor atL2 –35% 250 35% Ω\n12TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) Output voltage specification does notinclude tolerance ofexternal voltage programming resistors. Output voltage inPFM mode is\nscaled to+1% ofnominal value.\n(2) Configuration L=2.2µH,COUT=10µF8.8 Electrical Characteristics -DCDC3 Converter\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVVINDCDC\n3Input voltage range Connected toSYS pin 2.8 6.3 V\nIO Maximum output current TPS65072, Vin>2.8V 600 mA\nIO Maximum output currentTPS65070, TPS65073, TPS650731,\nTPS650732Vin>2.8V 1500 mA\nRDS(ON) High side MOSFET ON-resistanceVINDCDC3 =2.8V 150 300\nmΩ\nVINDCDC3 =3.5V 120 200\nILH High side MOSFET leakage current VINDCDC3 =6.3V 2 µA\nRDS(ON) Low side MOSFET ON-resistanceVINDCDC3 =2.8V 200 300\nmΩ\nVINDCDC3 =3.5V 160 180\nILL Low side MOSFET leakage current VDS=6.3V 1 µA\nILIMF Forward current limit TPS65072 2.8V<VINDCDC3 <6.3V 0.8 1.1 1.5 A\nILIMF Forward current limit TPS65070/73/731/732 2.8V<VINDCDC3 <6.3V 2.1 2.4 3.5 A\nfS Oscillator frequency 1.95 2.25 2.55 MHz\nVout Adjustable output voltage range External resistor divider 0.6 Vin V\nVref Reference voltage 600 mV\nVout Fixed output voltage rangeInternal resistor divider, I2C\nselectable (Default setting)0.725 3.3 V\nVout Default output voltage forTPS65070ForDEFDCDC3 =LOW 1\nV\nForDEFDCDC3 =HIGH 1.2\nVout Default output voltage forTPS65072ForDEFDCDC3 =LOW 1.2\nV\nForDEFDCDC3 =HIGH 1.4\nVout Default output voltage forTPS65073, TPS650731, TPS650732ForDEFDCDC3 =LOW 1.2\nV\nForDEFDCDC3 =HIGH 1.35\nVoutDCoutput voltage accuracy; PFM mode(1)VINDCDC3 =2.8Vto6.3V;\n0mA=IO=1.5A–2% 3%\nDCoutput voltage accuracy; PWM mode(1)–1.5% 1.5%\nVout DCoutput voltage accuracy with resistor divider atDEFDCDC3; PFMVINDCDC3 =VDCDC3 +0.3 V(min\n2.8V)to6.3V;0mA=IO=1.5A–2% 3%\nVout DCoutput voltage accuracy with resistor divider atDEFDCDC3; PWM –1% 1%\nΔVOUT Power save mode ripple voltage IOUT=1mA, PFM mode(2)40 mV pp\ntStart Start-up timeTime from active ENtoStart\nswitching170 µs\ntRamp VOUTramp uptimeTime toramp from 5%to95% of\nVOUT250 µs\nPower good threshold rising voltageVo-\n5%\nPower good threshold falling voltageVo-\n10%\nRDIS Internal discharge resistor atL3 –35% 250 35% Ω\n13TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) 6.3VorVSYS whichever isless8.9 Electrical Characteristics -VLDO1 andVLDO2 Low Dropout Regulators\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVINLDO Input voltage range forLDO1, LDO2 1.8 6.3(1)V\nVLDO1 LDO1 output voltage range 1.0 3.3 V\nVLDO2 LDO2 output voltage range Voltage options available seeregister description 0.725 3.3 V\nIO Output current forLDO1 200 mA\nVLDO1 LDO1 default output voltage ForTPS65072 1.2\nV\nVLDO1 LDO1 default output voltage ForTPS65070, TPS65073, TPS650731, TPS650732 1.8\nVLDO2 LDO2 default output voltage ForTPS65070 1.2 V\nVLDO2 LDO2 default output voltage ForTPS65072 1.2 V\nVLDO2 LDO2 default output voltage ForTPS65073, TPS650731, TPS650732 1.8 V\nIO Output current forLDO2 200 mA\nISC LDO1 short circuit current limit VLDO1 =GND 400 mA\nISC LDO2 short circuit current limit VLDO2 =GND 400 mA\nMinimum voltage drop atLDO1 IO=100mA, VINLDO =3.3V 150 mV\nMinimum voltage drop atLDO2 IO=100mA, VINLDO =3.3V 150 mV\nOutput voltage accuracy forLDO1, LDO2ILDO1 =100mA; ILDO2 =100mA;\nVin=Vout +200mV–1% 1.5%\nLine regulation forLDO1, LDO2VINLDO1,2 =VLDO1,2 +0.5V(min. 2.8V)to6.5V,\nILDO1 =100mA; ILDO2 =100mA–1% 1%\nLoad regulation forLDO1, LDO2 IO=1mAto200mA –1% 1%\nLoad regulation forLDO1, LDO2 IO<1mA;Vo<1V –2.5% 2.5%\nRDIS Internal discharge resistor atVLDO1, VLDO2 400 Ω\ntRamp VOUTramp uptime Time toramp from 5%to95% ofVOUT 250 µs\n14TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8.10 Electrical Characteristics -wLED Boost Converter\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVL4 voltage atL4pin 2.8 39 V\nVsink1,2 Input voltage atISINK1, ISINK2 pins 16 V\nVOUT Internal overvoltage protection 35 37 39 V\nMaximum boost factor (Vout/Vin) Isink1 =Isink2 =20mA, Vin=2.8V 9 10\nTmin_off Minimum offpulse width 70 ns\nRDS(ON) N-channel MOSFET ON-resistance VL4=3.6V 0.6 Ω\nN-channel MOSFET current limit 0.8 1.6 2 A\nILN_NFET N-channel leakage current VDS=25V,TA=25°C 1 µA\nSwitching frequency 1.125 MHz\nVsink1,\nVsink2Minimum voltage drop atIsink pintoGND for\nproper regulation400 mV\nVISET ISET pinvoltage 1.24 V\nKISET Current multiple Iout/IsetIsetcurrent =15µA 1000\nIsetcurrent =25µA 1000\nIsink1,Isink2Minimum current intoISINK1, ISINK2 pins Forproper dimming (string canbedisabled also) 4 mA\nMaximum current intoISINK1, ISINK2 pins Vin=3.3V 25 mA\nDCcurrent setaccuracy Isinkx =5mAto25mA; noPWM dimming ±5%\nCurrent difference between Isink1 andisink2Rset1 =50k; Isink1 =25mA, Vin=3.6V;noPWM\ndimming±5%\nCurrent difference between Isink1 andIsink2Rset2 =250k; Isink1 =5mA, Vin=3.6V;noPWM\ndimming±5%\nfPWM PWM dimming frequencyPWM dimming Bit=00 –15% 100 15%\nPWM dimming Bit=01(default) –15% 200 15%\nHz PWM dimming Bit=10 –15% 500 15%\nPWM dimming Bit=11 –15% 1000 15%\nRise /falltime ofPWM signal ForallPWM frequencies 2 µs\nDimming PWM DAC resolution 1%\n8.11 Electrical Characteristics -Reset, PB_IN, PB_OUT, PGood, Power_on, INT, EN_EXTLDO,\nEN_wLED\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nReset delay time andPGOOD delay timeInput voltage atthreshold pinrising; time\ndefined with <PGOOD DELAY0 >,<PGOOD\nDELAY1 >–15% 20\n100\n200\n40015%\nms\nPB-IN debounce time –15% 50 15% ms\nPB_IN “Reset-detect- time” Internal timer –15% 15 15% s\nPGOOD lowtime when PB_IN =Low for>15s –15% 0.5 15% ms\nVIH High level input voltage onpinPOWER_ON 1.2 VIN V\nVIH High level input voltage onpinPB_IN 1.8 AVDD6 V\nVIL Low Level Input Voltage, PB_IN, Power_on 0 0.4 V\nInternal pullup resistor from PB_IN toAVDD6 50 kΩ\nOutput current atAVDD6 1 mA\nIIN Input bias current atPower_on 0.01 1 µA\nVOLReset, PB_OUT, PGood, INToutput lowvoltage,\nEN_EXTLDOIOL=1mA, Vthreshold <1V 0.3 V\nVOH EN_EXTLDO HIGH level output voltage IOH=0.1mA; optional push pulloutput VSYS V\nIOL Reset, PB_OUT, PGood, INTsink current 1 mA\nReset, PB_OUT, PGood, INToutput leakage currentReset, PB_OUT, PGood, INTopen-drain\noutput inhigh impedance state0.25 µA\nVth Threshold voltage atTHRESHOLD pin Input voltage falling –4% 1 4% V\nVth_hyst Hysteresis onTHRESHOLD pin Input voltage rising 7 mV\nIin Input bias current atEN_wLED, THRESHOLD 1 µA\n15TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8.12 Electrical Characteristics -ADC Converter\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVINInput voltage range atAD_IN1 toAD_IN4 pin\n(channel 0tochannel 3)Forfullscale measurement 0 2.25\nV Input voltage range internal channel 6tochannel 9 Forfullscale measurement 0 6\nInput voltage range onchannel4 (TSpin)andchannel5\n(ISET pin)Unipolar measurement ofcharge current atpin\nISET (voltage atISET)0 2.25\nIin AD_IN1 toAD_IN4 input current 0.1 4 µA\nCin Input capacitance atAD_IN1 toAD_IN4 15 pF\nADC resolution 10 Bits\nDifferential linearity error ±1 LSB\nOffset error 1 5 LSB\nGain error ±8 LSB\nSampling time 220 µs\nConversion time 19 µs\nWait time after enable Time needed tostabilize theinternal voltages 1.5 ms\nQuiescent current, ADC enabled byI2C includes current needed forI2Cblock 500 µA\nQuiescent current, conversion ongoing 1 mA\nReference voltage output onpinBYPASS –1% 2.260 1% V\nOutput current onreference output pinBYPASS 0.1 mA\n8.13 Electrical Characteristics -Touch Screen Interface\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVTSREF Voltage atinternal voltage regulator forTSC 2.30 V\nTOUCHSCREEN PANEL SPECIFICATIONS\nPlate resistance X Specified bydesign 200 400 1200 Ω\nPlate resistance Y Specified bydesign 200 400 1200 Ω\nResistance between plates contact 180 400 1000 Ω\nResistance between plates pressure 180 400 1000 Ω\nSettling time Position measurement; 400Ω,100pF 5.5 µs\nCapacitance between plates 2 10 nF\nTotal capacitance atpins TSX1,TSX2,TSY1,TSY2 toGND 100 pF\ninternal TSC reference resistance 20.9 22 23.1 kΩ\nSWITCH MATRIX SPECIFICATIONS\nTgate resistance Specified bydesign 111 160 230 Ω\nPMOS resistance Specified bydesign 20Ω\nNMOS resistance Specified bydesign 20Ω\nQuiescent supply currentinTSC standby mode with TSC_M[2..0] =\n10110 µA\n8.14 Electrical Characteristics -Power Path\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nQUIESCENT CURRENT\nIQSPP1 Quiescent current, ACorUSB modeCurrent intoACorUSB, ACorUSB selected,\nnoload atSYS20 µA\nINPUT SUPPLY\nVBATMINMinimum battery voltage forBAT SWITCH\noperationNoinput power, BAT_SWITCH on 2.75 V\nVIN (DT) Input voltage detection thresholdACdetected when V(AC) –V(BAT) >VIN(DT) ;\nUSB detected when\nV(USB) –V(BAT) >VIN(DT)150 mV\nVIN (NDT) Input Voltage removal thresholdACnotdetected when V(AC) –V(BAT) <\nVIN(NDT) ;USB notdetected when\nV(USB) –V(BAT) <VIN(NDT)75 mV\nIDISCH Internal discharge current atACandUSB inputActivated based onsettings inCHGCONFIG3\nBit0andBit795 µA\n16TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedElectrical Characteristics -Power Path (continued)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(1) IftheDPPM threshold islower than thebattery voltage, supplement mode willbeengaged firstandtheSYS voltage willchatter around\nthebattery voltage; during thatcondition noDPPM mode isavailable.TDGL(DT) Power detected deglitch ACorUSB voltage increasing 22.5 ms\nVIN (OVP) Input over voltage detection threshold 5.8 6 6.3 V\nPOWER PATH TIMING\nTSW(ACBAT) Switching from ACtoBAT NoUSB, ACpower removed 200 µs\nSW(USBBAT) TSwitching from USB toBAT NoAC,USB power removed 200 µs\nTSW(PSEL) Switching from USB toAC I2C 150 µs\nTSW(ACUSB) Switching from AC/USB, USB /AC ACpower removed orUSB power removed 200 µs\nTSYSOK SYS power updelayMeasured from power applied tostart of\npower-up sequence11 ms\nPOWER PATH INTEGRATED MOSFETS CHARACTERISTICS\nACInput switch dropout voltage (ILIMIT ACset=2.5AI(SYS) =1A) 150 mV\nUSB input switch dropout voltageILIMIT USB=1300 mAI(SYS) =500mA\nILIMIT USB=1300 mAI(SYS) =800mA100\n160mV\nBattery switch dropout voltage V(BAT) =3.0V,I(BAT) =1A 85 100 mV\nINPUT CURRENT LIMIT\nIUSB100 Input current limit; USB pin USB input current [0,0] 90 100 mA\nIUSB500 Input current limit; USB pin USB input current [0,1] (default) 450 500 mA\nIUSB800 Input current limit; USB pin USB input current [1,0] 700 800 mA\nIUSB1300 Input current limit; USB pin USB input current [1,1] 1000 1300 mA\nIAC100 Input current limit; ACpin ACinput current [0,0] 90 100 mA\nIAC500 Input current limit; ACpin ACinput current [0,1] 450 500 mA\nIA1300 Input current limit; ACpin ACinput current [1,0] 1000 1300 mA\nIAC2500 Input current limit; ACpin ACinput current [1,1] (default) 1900 2500 mA\nPOWER PATH SUPPLEMENT DETECTION PROTECTION AND RECOVERY FUNCTIONS\nVBSUP1 Enter battery supplement mode ACinput current setto10:1.3AVOUT=VBAT–\n45mV\nVBSUP2 Exitbattery supplement modeVOUT=VBAT–\n35mV\nVSYS(SC1) Sysshort-circuit detection threshold, power-onAllpower path switches settoOFF ifVVSYS<\nVSYS(SC1)1.4 1.8 2 V\nShort circuit detection threshold hysteresis 50 mV\nRFLT(AC) SysShort circuit recovery pullup resistorsInternal resistor connected from ACtoSYS;\nSpecified bydesign500 Ω\nRFLT(USB) SysShort circuit recovery pullup resistorsInternal resistor connected from USB toSYS;\nSpecified bydesign500 Ω\nVSYS(SC2)Output short-circuit detection threshold, supplement\nmode VBAT–VSYS>VO(SC2) indicates short-circuit200 250 300 mV\ntDGL(SC2) Deglitch time, supplement mode short circuit 120 µs\ntREC(SC2) Recovery time, supplement mode short circuit 60 ms\nVBAT(SC) BAT pinshort-circuit detection threshold 1.4 1.8 2 V\nIBAT(SC) Source current forBAT pinshort-circuit detection 4 7.5 11 mA\nDPPM LOOP(1)\nVDPMThreshold atwhich DPPM loop isenabled. This is\ntheapproximate voltage atSYS pin,when theUSB\norACswitch reaches current limit andthecharging\ncurrent isreduced; Selectable byI2CSetwith Bits\n<PowerPath DPPM threshold1 >;\n<PowerPath DPPM threshold0 >3.5\n3.75\n4.25\n4.50V\n17TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8.15 Electrical Characteristics -Battery Charger\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCHARGER SECTION\nBattery discharge current 2 A\nVo(BATREG) Battery charger voltageDepending onsetting inCHGCONFIG2\nAnd internal EEPROM\nDefault =4.20 V(except TPS650721)\nDefault =4.10 V(forTPS650721)–1% 4.10 1%\nV–1% 4.15 1%\n–1% 4.20 1%\n–1% 4.25 1%\nVLOWV Precharge tofast-charge transition thresholddefault =2.9Vsetwith\nBit<Precharge Voltage >2.9\n2.5V\ntDGL1(LOWV)Deglitch time onprecharge tofast-charge\ntransition25 ms\ntDGL2(LOWV)Deglitch time onfast-charge toprecharge\ntransition25 ms\nICHG Battery fastcharge current rangeVBAT(REG) >VBAT>VLOWV ,VIN=VACorVUSB=\n5V100 1500 mA\nICHG Battery fastcharge currentVBAT>VLOWV ,VIN=5V,IIN-MAX >ICHG,noload\nonSYS pin,thermal loop notactive, DPPM\nloop notactiveKISET/RISET A\nKISET Fast charge current factor foracharge current of1500 mA 820 950 1080 AΩ\nKISET Fast charge current factor foracharge current of100mA 890 1050 1200 AΩ\nIPRECHG Precharge current0.06×\nICHG0.1×\nICHG0.14×\nICHGA\nITERMCharge current value fortermination detection\nthreshold (internally set)0.08×\nICHG0.1×\nICHG0.13×\nICHGA\ntDGL(TERM) Deglitch time, termination detected 25 ms\nVRCH Recharge detection threshold Voltage below nominal charger voltage 150 100 65 mV\ntDGL(RCH) Deglitch time, recharge threshold detected 125 ms\ntDGL(NO-IN) Delay time, input power loss tocharger turn-offVBAT =3.6V. Time measured from\nVIN: 5V→3.3V 1µsfall-time20 ms\nIBAT(DET) Sink current forbattery detection 3 10 mA\ntDET Battery detection timer 250 ms\nTCHG Charge safety timerSafety timer range, thermal andDPM not\nactive selectable byI2Cwith Bits\n<ChargeSafetyTimerValue1 >\n<ChargeSafetyTimerValue0 >–15%4\n5\n6\n815% h\nTPRECHG Precharge timerPrecharge timer range, thermal and\nDPM/DPPM loops notactive scalable with\n<Precharge Time >25\n5030\n6035\n70min\nTPCHGADD Precharge safety timer “add-on ”time rangeMaximum value forprecharge safety timer,\nthermal, DPM orDPPM loops always active0 2×TCHG h\nBATTERY-PACK NTC MONITOR\nRT1Pullup resistor from thermistor toInternal LDO .\nI2Cselectable10kcurve 2NTC –2% 7.35 2% kΩ\n100kcurve 1NTC –2% 62.5 2% kΩ\nVHOT High temperature trippoint (setto45°C) Battery charging 860 mV\nVHYS(HOT) Hysteresis onhigh trippoint (setto3°C) Battery charging 50 mV\nVCOLD Low temperature trippoint (setto0°C) Battery charging 1660 mV\nVHYS(COLD) Hysteresis onlowtrippoint (setto3°C) Battery charging 50 mV\nVnoNTC NoNTC detected NTC error 2000 mV\nTHRMDLYDeglitch time forthermistor detection after\nthermistor power on3 ms\ntDGL(TS) Deglitch time, pack temperature fault detection Battery charging 50 ms\nTHERMAL REGULATION\nTJ(REG) Temperature regulation limitIftemperature isexceeded, charge current is\nreduced115 125 135 °C\nTJ(OFF) Charger thermal shutdown 155 °C\nTJ(OFF-HYS) Charger thermal shutdown hysteresis 20 °C\ntr\nCLKDATA\nSTA STOt(BUF)\nSTOth(STA)\nth(DATA) tsu(DATA)tsu(STA)th(STA)\ntsu(STO)t(LOW)\nt(HIGH)tf\nSTA\n18TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) Note: Rise andfalltime tRandtFfortheSDAT andCLK signals aredefined for10% to90% ofV(INT-LDO) which is2.2V8.16 Timing Requirements(1)\nMIN MAX UNIT\nfMAX Clock frequency 400 kHz\ntwH(HIGH) Clock high time 600 ns\ntwL(LOW) Clock lowtime 1300 ns\ntR SDAT andCLK risetime 300 ns\ntF SDAT andCLK falltime 300 ns\nth(STA) Hold time (repeated) START condition (after thisperiod thefirstclock pulse isgenerated) 600 ns\ntsu(STA) Setup time forrepeated START condition 600 ns\nth(SDAT) Data input hold time 0 ns\ntsu(SDAT) Data input setup time 100 ns\ntsu(STO) STOP condition setup time 600 ns\nt(BUF) Busfreetime 1300 ns\n(1) Thethermal resistance RθJPjunction tothermal padoftheRSL package is1.1K/W. Thevalue forRθJAwas measured onahigh K\nboard.8.17 Dissipation Ratings(1)\nPACKAGE RθJATA=25°C\nPOWER RATINGDERATING FACTOR\nABOVE TA=25°CTA=70°C\nPOWER RATINGTA=85°C\nPOWER RATING\nRSL 37K/W 2.6W 26mW/K 1.48 W 1W\nFigure 1.Serial Interface Timing Diagram\n3.4V\n3.6V4.2V 5V\nV =□3.3□V,\nPWM□Mode\n25°CO\n0102030405060708090100\nEfficiency□-□%\n0.0001 0.001 0.01 0.1 1 10\nI -□Output□Current□- AO\n0102030405060708090100\n0.0001 0.001 0.01 0.1 1 10\nI -□Output□Current□- AO3.4V\n3.6V\n4.2V\n5V\nEfficiency□-□%V =□3.3□V,\nPWM□Mode\n25°CO\n19TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8.18 Typical Characteristics\nTable 1.Table ofGraphs\nFIGURE\nEfficiency DCDC1 vsLoad current /PWM mode VO=3.3V;VI=3V,3.6V,4.2V,5V Figure 2\nEfficiency DCDC1 vsLoad current /PFM mode VO=3.3V;VI=3V,3.6V,4.2V,5V Figure 3\nEfficiency DCDC2 vsLoad current /PWM mode upto1.5A VO=2.5V;VI=3V,3.6V,4.2V,5V Figure 4\nEfficiency DCDC2 vsLoad current /PFM mode upto1.5A VO=2.5V;VI=3V,3.6V,4.2V,5V Figure 5\nEfficiency DCDC2 vsLoad current /PWM mode upto1.5A VO=1.8V;VI=3V,3.6V,4.2V,5V Figure 6\nEfficiency DCDC2 vsLoad current /PFM mode upto1.5A VO=1.8V;VI=3V,3.6V,4.2V,5V Figure 7\nEfficiency DCDC3 vsLoad current /PWM mode upto1.5A VO=1.2V;VI=3V,3.6V,4.2V,5V Figure 8\nEfficiency DCDC3 vsLoad current /PFM mode upto1.5A VO=1.2V;VI=3V,3.6V,4.2V,5V Figure 9\nEfficiency DCDC3 vsLoad current /PWM mode upto1.5A VO=1V;VI=3V,3.6V,4.2V,5V Figure 10\nEfficiency DCDC3 vsLoad current /PFM mode upto1.5A VO=1V;VI=3V,3.6V,4.2V,5V Figure 11\nLoad transient response converter 1 Scope plot; IO=60mAto540mA; VO=3.3V;VI=3.6V Figure 12\nLoad transient response converter 2 Scope plot; IO=150mAto1350 mA; VO=1.8V;VI=3.6V Figure 13\nLoad transient response converter 3 Scope plot; IO=150mAto1350 mA; VO=1.2V;VI=3.6V Figure 14\nLine transient response converter 1 Scope plot; VO=3.3;VI=3.6Vto5Vto3.6V;IO=600mA Figure 15\nLine transient response converter 2 Scope plot; VO=1.8;VI=3.6Vto5Vto3.6V;IO=600mA Figure 16\nLine transient response converter 3 Scope plot; VO=1.2V;VI=3.6 Vto5Vto3.6V;IO=600mA Figure 17\nOutput voltage ripple andinductor current converter 2;\nPWM ModeScope plot; VI=3.6V;VO=1.8 V;IO=10mAFigure 18\nOutput voltage ripple andinductor current converter 2;\nPFM ModeScope plot; VI=3.6V;VO=1.8 V;IO=10mAFigure 19\nStartup DCDC1, DCDC2 andDCDC3, LDO1, LDO2 Scope plot Figure 20\nLoad transient response LDO1 Scope plot; VO=1.2V;VI=3.6 V Figure 21\nLine transient response LDO1 Scope plot Figure 22\nKSETvsRISET Figure 23\nwLED efficiency vsduty cycle 2x6LEDs (VLED=19.2 V);IO=2x20 mA Figure 24\nwLED efficiency vsinput voltage 2x6LEDs (VLED=19.2V); IO=2x20 mA Figure 25\nFigure 2.Efficiency DCDC1 vsLoad Current/PWM Mode Figure 3.Efficiency DCDC1 vsLoad Current/PFM Mode\n0102030405060708090100\nEfficiency□-□%\n0.0001 0.001 0.01 0.1 1 10\nI -□Output□Current□- AOV =□1.2□V,\nPWM□Mode\n25°CO\n3V\n3.6V\n4.2V5V\n0102030405060708090100\nEfficiency□-□%\n0.0001 0.001 0.01 0.1 1 10\nI -□Output□Current□- AOV =□1.2□V,\nPWM□Mode\n25°CO\n3V\n3.6V4.2V\n5V\nV =□1.8□V,\nPWM□Mode\n25°CO\n0102030405060708090100\nEfficiency□-□%\n0.0001 0.001 0.01 0.1 1 10\nI -□Output□Current□- AO3V\n3.6V\n4.2V\n5V\n0102030405060708090100\nEfficiency□-□%\n0.0001 0.001 0.01 0.1 1 10\nI -□Output□Current□- AOV =□1.8□V,\nPWM□Mode\n25°CO3V\n3.6V\n4.2V\n5V\n0102030405060708090100\nEfficiency□-□%\n0.0001 0.001 0.01 0.1 1 10\nI -□Output□Current□- AO3.6V3V\n4.2V\n5VV =□2.5□V,\nPWM□Mode\n25°CO\n0102030405060708090100\nEfficiency□-□%\n0.0001 0.001 0.01 0.1 1 10\nI -□Output□Current□- AOV =□2.5□V,\nPWM□Mode\n25°CO3V\n3.6V\n4.2V\n5V\n20TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFigure 4.Efficiency DCDC2 vsLoad Current/PWM Mode Figure 5.Efficiency DCDC2 vsLoad Current/PFM Mode\nFigure 6.Efficiency DCDC2 vsLoad Current/PWM Mode Figure 7.Efficiency DCDC2 vsLoad Current/PFM Mode\nFigure 8.Efficiency DCDC3 vsLoad Current/PWM Mode Figure 9.Efficiency DCDC3 vsLoad Current/PFM Mode\nV DCDC3□=□3.6□V,\nLoad□=□150□mA -□1350□mA -□150□mAINV DCDC3□(Offset:□1.2□V)OUT\nI DCDC3Load\nV =□3.6□V□-□5□V□-□3.6V,\nLoad□=□0.6 AINV DCDC1□(Offset:□3.25□V)OUT\nV DCDC1□(Offset:□3□V)IN\nV DCDC3□=□3.6V,\nLoad□=□60□mA -□560□mA -□60□mAINV DCDC1□(Offset:□3.3□V)OUT\nI DCDC1Load\nV DCDC3□=□3.6□V,\nLoad□mA -□1350□mA -□150□mAINV DCDC2□(Offset:□1.8□V)OUT\nI DCDC2Load\n0102030405060708090100\nEfficiency□-□%\n0.0001 0.001 0.01 0.1 1 10\nI -□Output□Current□- AOV =□1□V,\nPWM□Mode\n25°CO\n3V\n3.6V\n4.2V\n5V\n0102030405060708090100\nEfficiency□-□%\n0.0001 0.001 0.01 0.1 1 10\nI -□Output□Current□- AOV =□1□V,\nPWM□Mode\n25°CO\n3V\n3.6V\n4.2V5V\n21TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFigure 10.Efficiency DCDC3 vsLoad Current/PWM Mode Figure 11.Efficiency DCDC3 vsLoad Current/PFM Mode\nFigure 12.Load Transient Response Converter 1 Figure 13.Load Transient Response Converter 2\nFigure 14.Load Transient Response Converter 3 Figure 15.Line Transient Response Converter 1\nV LDO2□(LOAD:□50□mA)OUT\nV =□3.6□VINV DCDC1,\n(LOAD:□100□mA)OUT\nV DCDC2,\n(LOAD:□100□mA)OUT\nV DCDC3□(LOAD:□100□mA)OUT\nLDO1□(LOAD:□50□mA)\nV LDO1□(Offset:□1.8□V)OUT\nI LDO1LOADV =□V LDO1□=□3.6□V,\nLOAD□=□20□mA -□180□mAbat IN\nV DCDC2□(Offset:□1.78□V)OUT\nI DCDC2L\nV =□3.6□V,\nLoad□=□200□mA PWMIN\nV =□3.6□V,\nLoad□=□15□mA PFMINV DCDC2□(Offset:□1.8□V)OUT\nI DCDC2L\nV =□3.6□V□-□5□V□-□3.6V,\nLoad□=□1.5 AINV DCDC3□(Offset:□1.16□V)OUT\nV DCDC3□(Offset:□3□V)IN\nV =□3.6□V□-□5□V□-□3.6V,\nLoad□=□1.5 AINV DCDC2□(Offset:□1.75□V)OUT\nV DCDC2□(Offset:□3□V)IN\n22TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFigure 16.Line Transient Response Converter 2 Figure 17.Line Transient Response Converter 3\nFigure 18.Output Voltage Ripple andInductor Current\nConverter 2–PWM ModeFigure 19.Output Voltage Ripple andInductor Current\nConverter 2–PFM Mode\nFigure 20.Startup DCDC1, DCDC2, AND DCDC3, LDO1,\nLDO2Figure 21.Load Transient Response LDO1\n2.8 3.2 3.6 4 4.4 4.8 5.2 5.6 6\nV -□Input□Voltage□-□VI0102030405060708090100\nwLED□-□Efficiency□-□%2x6□LEDs\n20□mA each\n25%□duty□cycle50%□duty□cycle75%□duty□cycle100%□duty□cycle\n0 10 20 30 40 50 60 70 80 90 100\nDuty□Cycle□-□%5V\n3.6V\n3V2x6□LEDs\n20□mA each\n0102030405060708090100\nwLED□-□Efficiency□-□%\n90095010001050110011501200\n0.1 1 10 100\nR -□kIset/c87Kset\nV =□5□V,\nV LDO1:□3.6□V□-□5□V□-□3.6□V,\nLOAD□=□40□mAbat\nIN\nV LDO1□(Offset:□1.8□V)OUT\nV LDO1□(Offset:□3□V)IN\n23TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFigure 22.Line Transient Response LDO1 Figure 23.KSETvsRISET\nFigure 24.wLED Efficiency vsDuty Cycle Figure 25.wLED Efficiency vsVin\n9Parameter Measurement Information\nThe data sheet graphs were taken ontheTPS6507x evaluation module (EVM). Refer totheTPS6507xEVM\nuser´sguide forthesetup information.\nAGNDEN_LDO1(I2C)\nTHRESHOLD\nReset10 F/c109VI/O\nLDO2\n200mA LDOVLDO2\n2.2 F/c109VLDO2Vcore\nLDO1\n200mA LDOVLDO1\n2.2 F/c109VLDO1EN_DCDC3DEFDCDC3DCDC1\nSTEP-DOWN CONVERTER\n600mAVDCDC1\nPGND1\n2.2 H/c109EN_DCDC1L1\nL4Batt\nTSAC\nIsetSYS\n10 F/c109DCDC2\nSTEP-DOWN CONVERTER\n600mA / 1500mAVDCDC2\nPGND2/PADDEFDCDC2\nEN_DCDC2L2Vmem2.2 H/c109\n10 F/c109DCDC3\nSTEP-DOWN CONVERTER\n600mA / 1500mAVDCDC3L32.2 H/c10922 F/c109\nPB_IN\nVref =1V+-\ndelayPB_OUT\nSYS\n1 F/c109\nIsink1\nPGND4/PADPGOOD\nIsink2VINLDO1/2VIN_DCDC1/2Power_ONUSB\nFB_wLED\niset2Charger/power path mgmtBattAVDD6\nINT_LDO\nINTERNAL BIASING\nBYPASSTSX1 TSX2\nTSY1 TSY2Touch\nscreen\nbiasing\nANALOG MUXThermistor\nbiasing\nAD_IN1\nAD_IN2\nAD_IN3\nAD_IN4\nI_ChV_TS\nV_AC\nV_USB10 BIT SAR\nADCV_SYS\nV_BAT_SNS\nAD_IN5State\nmachineSCLK\nSDATI²C\nON/OFF circuitry / power good logic\nundervoltage lockout\nVIN_DCDC3\nPGND3/PAD\nEN_LDO2(I2C)INT\niset1AD_IN1\nAD_IN2\nAD_IN3\nAD_IN4\nwLED boost\nI2C controlled\nup to 25mA per stringSequencingAC\nswitch\nUSB\nswitch\nBAT\nswitch\nPGND(PAD)SYS\n4.7 F/c109\n(EN_wLED)\n(EN_EXTLDO )10 F/c109\nCopyright © 2016, Texas Instruments Incorporated\n24TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10Detailed Description\n10.1 Overview\nThis section provides adescription ofeach oftheindividual block thatarefeatured intheTPS6507x device. The\ndevice isgreat foravariety ofapplications forithas aconfigurable battery charger, 3DC-DC step-down\nconverters, 2LDOs, and2string wLED boost andsink control. Inaddition tothedigital logic power goods and\ninterrupts ofthedevice, thedevice has a4-channel ADC ortouch screen interface. The device has I²Cand\nhardware enable pincontrols foraflexible PMU interface.\n10.2 Functional Block Diagram\nIINLIMUSBAC\nUSB Input\nCurrent\nLimit Error\nOpampAC Input\nCurrent\nLimit Error\nOpampAC SWITCH\nUSB SWITCHI(AC) / KILIMIT\nI(USB)I(AC)\nI(USB)\nIUSB100IUSB500DACSWON\nDUSBSWONSYSVSYS\nVAC\nVUSB\nISAMPLE\nIUSBIACAVDD6V\nIUSB800\nIUSB1300IAC100IAC500\nIAC2500Short\nDetect\nIBAT(SC)TJ(REG)TJ\nVDPPM\nVOUT\nVBAT(REG)\nVBAT(SC)VRCH\nI BAT (DET)\nDACVSYS\nSupplement40 mVISET\nBAT\ntDGL(TERM)\nCharge controltDGL1( LOWV)\ntDGL(RCH )\nVHOT(45)\nVCOLD (0)tDGL(NO -IN)\ntDGL(PGOOD )\ntBLK(OVP )VBAT+ VIN-DT\nVUVLO\nVOVP\nDynamically\ncontrolled\nOscillatorFast-charge timer\nPre-charge timer Timer faultReset timers\ntDGL(TS)\nTimers disabledtDGL2( LOWV)BAT - SC\nTS\nVDIS(TS)VLOWV\nBAT_senseADC0\nADC1ADC2\nADC3ADC5\nADC4I²C\nCC1 3 CC1 0\nRST ENVIPRECHG\nSys\nV500500 /c87Vsys (sc1)SYS-SC1VBAT SYS - SC2\ntDGL(SC2 )250 mV\nDAC\nI²CITERMIPRECHG\nI²C\nVTHRONI²C\nDTHCHG\nI²C\nI²C ENI²CI²C\nI²C\nI²CVISET\nVI CHG\nVIPRECHG\nVISETVI CHGVAC/VUSB\nI²C Half timersIAC1300\nCopyright © 2016, Texas Instruments Incorporated\n25TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.3 Feature Description\n10.3.1 Battery Charger andPower Path\nThe TPS6507x integrates aLi-ion linear charger andsystem power path management targeted atspace-limited\nportable applications. The TPS6507x power thesystem while simultaneously and independently charging the\nbattery. This feature reduces thenumber ofcharge anddischarge cycles onthebattery, allows forproper charge\ntermination andenables thesystem torunwith adefective orabsent battery pack. Italso allows instant system\nturn-on even with atotally discharged battery. The input power source forcharging thebattery andrunning the\nsystem canbeanACadapter oranUSB port. The power-path management feature automatically reduces the\ncharging current ifthe system load increases. The power-path architecture also permits the battery to\nsupplement thesystem current requirements when theadapter cannot deliver thepeak system currents.\nFigure 26.Charger Block Diagram\nIIN -MAX\n900□mA\n500□mA500□mA\n150□mA750□mA\n400□mAIOUT\nIBAT\nIIN\n26TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFeature Description (continued)\n10.3.2 Power Down\nThe charger remains inapower down mode when theinput voltage attheACorUSB pinisbelow theunder-\nvoltage lockout threshold VUVLO.During thepower down mode thehost commands atthecontrol pins arenot\ninterpreted.\n10.3.3 Power-On Reset\nThe charger resets when theinput voltage attheACorUSB pinenters thevalid range between VUVLO and\nVOVLO.Allinternal timers andother circuit blocks arereset. The device then waits foratime period TDGL(PGOOD) ,\nafter which CHARGER ACTIVE Bitindicates theinput power status, andtheIsetpinisinterpreted.\n10.3.4 Power-Path Management\nThere aretwoinputs tothepower path called ACandUSB. Both inputs support thesame voltage rating butare\ntypically settoadifferent current limit with ACbeeing atthehigher limit and USB atthelower. Ifvoltage is\napplied atboth inputs andboth areenabled inregister PPATH1 (default setting), ACwillbepreferred over USB.\nInthiscase, thedeivce isonly powered from ACandthere isnocurrent from USB. Ifvoltage atACisremoved,\ntheUSB input willbecome andTPS6507x ispowered from USB. The current attheinput pinACorUSB ofthe\npower path manager isshared between charging thebattery and powering thesystem load ontheSYS pin.\nPriority isgiven tothesystem load. The input current ismonitored continuously. Ifthesum ofthecharging and\nsystem load currents exceeds thepreset maximum input current (programmed internally byI2C), thecharging\ncurrent isreduced automatically. See theelectrical characteristics ortheregister desciption forthedefault current\nlimit onACandUSB forthedifferent family members.\nFigure 27illustrates what happens inanexample case where thebattery fast-charge current issetto500 mA,\ntheinput current limit issetat900mAandthesystem load varies from 0to750mA.\nFigure 27.Power Path Functionality\n10.3.4.1 SYS Output\nThe SYS pinistheoutput ofthepower path. When TPS6507x isturned offand there isnovoltage atACor\nUSB, theSYS output isdisconnected internally from thebattery. When TPS6507x isturned onbypulling PB_IN\n=LOW, thevoltage atSYS willramp with asoft-start. During softstart, thevoltage atSYS isramped with a30-\nmAcurrent source until thevoltage reached 1.8V.During thesoftstart, theSYS pinmust notbeloaded byan\nexternal load.\n10.3.5 Battery Charging\nWhen BitCHARGER ENABLE inregister CHGCONFIG1 issetto1,battery charging canbegin. First, thedevice\nchecks forashort-circuit ontheBAT pin:IBAT(SC) isturned ontillthevoltage ontheBAT pinrises above VBAT(SC) .\nIfconditions aresafe, itproceeds tocharge thebattery.\nThe battery ischarged inthree phases: conditioning precharge, constant current fastcharge (current regulation)\nand aconstant voltage tapering-off (voltage regulation). Inallcharge phases, aninternal control loop monitors\ntheICjunction temperature andreduces thecharge current iftheinternal temperature threshold isexceeded.\nFigure 28shows what happens ineach ofthethree phases.\nVBAT(REG)\nIO(CHG)\nVLOWV\nI(TERM)PRECHARGE CC□FAST□CHARGE CV□TAPER DONE\nBattery\nVoltageBattery□Current\nTERM□CURRENT□=□1\nI(PRECHG)\n27TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 28.Battery Charge\nIntheprecharge phase, thebattery ischarged atacurrent ofIPRECHG .Thebattery voltage starts rising. Once the\nbattery voltage crosses theVLOWV threshold, thebattery ischarged atacurrent ofICHG.The battery voltage\ncontinues torise. When thebattery voltage reaches VBAT(REG) ,thebattery isheld ataconstant value ofVBAT(REG) .\nThe battery current now decreases asthebattery approaches fullcharge. When thebattery current reaches\nITERM,theTERM CURRENT flaginregister CHGCONFIG0 indicates charging done bygoing high.\nNote thattermination detection isdisabled whenever thecharge rateisreduced from thesetpoint because ofthe\nactions ofthethermal loop, theDPM loop ortheVIN-LOW loop.\nThe value ofthefast-charge current issetbytheresistor connected from theISET pintoGND, andisgiven by\ntheequation\nICHG=KISET/RISET (1)\nRISET=KISET/ICHG (2)\nNote thatifICHGisprogrammed asgreater than theinput current limit, thebattery willnotcharge attherate of\nICHG,butattheslower rate ofIIN-MAX (minus theload current ontheOUT pin,ifany). Inthiscase, thecharger\ntimers willbeslowed down by2xwhenever thethermal loop orDPPM isactive.\n10.3.5.1 I-PRECHARGE\nThe value fortheprecharge current isfixed toafactor of0.1ofthefast charge current (full scale current)\nprogrammed bytheexternal resistor Rset.\n10.3.5.2 ITERM\nThe value forthetermination current threshold canbesetinregister CHGCONFIG3 using BitsTERMINATION\nCURRENT FACTOR 0andTERMINATION CURRENT FACTOR 1.Thetermination current ispre-set toafactor\nof0.1ofthefastcharge current programmed bytheexternal resistor Rset.\n10.3.5.3 Battery Detection andRecharge\nWhenever thebattery voltage falls below VRCH(Vset-100 mV), acheck isperformed toseewhether thebattery\nhasbeen removed: current IBAT(DET) ispulled from thebattery foraduration tDET.Ifthevoltage ontheBAT pin\nremains above VLOWV ,itindicates thatthebattery isstillconnected. Ifthecharger isenabled byBitCHARGER\nENABLE inregister CHGCONFIG1 setto1,thecharger isturned onagain totopupthebattery.\n28TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFeature Description (continued)\nIftheBAT pinvoltage falls below VLOWV inthebattery detection test, itindicates that thebattery has been\nremoved. The device then checks forbattery insertion: itturns onFET Q2and sources IPRECHG outoftheBAT\npinforduration tDET.Ifthevoltage does notriseabove VRCH,itindicates thatabattery hasbeen inserted, anda\nnew charge cycle canbegin. If,however, thevoltage does riseabove VRCH,itispossible that afully charged\nbattery hasbeen inserted. Tocheck forthis, IBAT(DET) ispulled from thebattery fortDET:ifthevoltage falls below\nVLOWV ,abattery isnotpresent. Thedevice keeps looking forthepresence ofabattery.\n10.3.5.4 Charge Termination On/Off\nCharge termination can bedisabled bysetting the BitCHARGE TERMINATION ON/OFF inregister\nCHGCONFIG1 tologic high. When termination isdisabled, thedevice goes through theprecharge, fast-charge\nandCVphases, then remains intheCVphase –thecharger behaves likeanLDO with anoutput voltage equal\ntoVBAT(REG) ,able tosource current uptoICHGorIIN-MAX ,whichever islesser. Battery detection isnotperformed.\n10.3.5.5 Timers\nThe charger inTPS6507x has internal safety timers fortheprecharge and fast-charge phases toprevent\npotential damage toeither thebattery orthesystem. The default values forthetimers can bechanged in\nregisters CHGCONFIG1 and CHGCONFIG3. The timers can bedisabled byclearing BitSAFETY TIMERS\nENABLE inregister CHGCONFIG1. (The timers are disabled when termination isdisabled: BitCHARGE\nTERMINATION ON/OFF inregister CHGCONFIG1 =1).\n10.3.5.6 Dynamic Timer Function\nThefollowing events canreduce thecharging current andincrease thetimer durations inthefastcharge phase:\n•Thesystem load current increases, andtheDPPM loop reduces theavailable charging current\n•Theinput current isreduced because theinput voltage hasfallen toVIN-LOW\n•Thedevice hasentered thermal regulation because theICjunction temperature hasexceeded TJ(REG)\nIneach ofthese events, theinternal timers areslowed down proportionately tothereduction incharging current.\nNote also thatwhenever anyofthese events occurs, termination detection isdisabled.\nAmodified charge cycle with thethermal loop active isshown inFigure 29.\nVO(REG)\nIO(CHG)\nV(LOWV)PRECHARGE CC□FAST\nCHARGECV□TAPER DONE\nBattery\nVoltageBattery\nCurrent\nTERM□CURRENT□=□1THERMAL\nREGULATION\nTJ(REG)IC□junction\ntemperature,□TJI(TERM)I(PRECHG)\n29TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 29.Thermal Loop\n10.3.5.7 Timer Fault\nThefollowing events generate afault status:\n•Ifthebattery voltage does notexceed VLOWV intime tPRECHG during precharging\n•Ifthebattery current does notreach ITERM intime tMAXCH infast charge (measured from beginning offast\ncharge).\nThefault status isindicated byBitsCHG TIMEOUT orPRECHG TIMEOUT inregister CHGCONFIG0 setto1.\n10.3.6 Battery Pack Temperature Monitoring\nThe device hasaTSpinthatconnects totheNTC resistor inthebattery pack. During charging, iftheresistance\noftheNTC indicates thatthebattery isoperating outside thelimits ofsafe operation, charging isturned off.All\ntimers maintain their values. When thebattery pack temperature returns toasafe value, charging isresumed,\nandthetimers arealso turned back on.\nBattery pack temperature sensing isdisabled when termination isdisabled and thevoltage ontheTSpinis\nhigher than VDIS(TS) (caused byabsence ofpack andthus absence ofNTC).\nThedefault fortheNTC isdefined inregister CHGCONFIG1 with BitSENSOR TYPE asa10kcurve 2NTC. The\nsensor canbechanged toa100-kΩcurve 1NTC bysetting theBitto0.\nThere needs tobearesistor inparallel totheNTC forlinearization ofthetemperature curve. The value forthe\nresistor isgiven inTable 15.\nCheck Bat lowV\nEN_CHG=0TEMP_ERROR=0. Also register should be enabled.\nCC_CV_CHARGE\nEN_CHG=1\nDPRCHF=0EN_ISHRT = 1\nBAT_SHRT_D = 1 YES\nEN_ISETDET_D=0\nPRCHF = 1\nReset precharge timer\nPRECHARGE\nEN_CHG=1\nDPRCHF=1\nPRCH_D = 1FAULTHALT_PRECHARGE\nEN_CHG=0\nTEMP_HOT = 1 || TEMP_COLD = 1 || TSHUT=1TEMP_HOT = 0 && TEMP_COLD = 0 && TSHUT = 0\nsuspend = 0\ncont precharge timer\nTimeout = 1suspend = 1\nHalt precharge timer\nYESNO\nClear precharge timer\nReset safetytimer\nPRCHF = 0\nFAULTHALT_CC_CV_CHARGE\nEN_CHG=0\nTEMP_HOT = 1 || TEMP_COLD = 1 || TSHUT=1TEMP_HOT = 0 && TEMP_COLD = 0\n&& TSHUT = 0\nsuspend = 0\ncont safety timer\nTimeout = 1suspend = 1\nHalt safety timer\nTAPER_D = 1NO\nClear safety timer\nEN_CHG=0YES\nRECHARGE\nEN_CHG=0\nRCH_D = 1Check Iset shrt\nEN_CHG=0\nISET_SHRT_D = 1EN_ISHRT=0\nEN_ISETDET_D = 1\nAnd wait 1msYES\nNONO\nNO\nEN_DCH=1 && DBATSINK = 1 for Tdet\nThen release. EN_DCH returns to previous state.YESAt any state, exit and force\nEN_CHG=0 && EN_SHRT=0 &&\nDBATSINK=0.\nWhen\nTEMP_ERROR=1 || BAT_OVERI_D=1\n|| (BAT_SHRT_D = 1 && EN_CHG=1)\nOr when AC and USB are not\ndetected. Out of normal mode.\nBAT_SRHT_D = 1\nEN_ISHRT=1 for TdetYESWait 1 ms after\nEN_REF_CHG=1\nReset timers when Supplement mode\nis detected. SUPLM_D=1. Per\ncustomer request.\nSlower timers 2x when DPPM_ON=1\nor TREG_ON = 1\nPRCH_D = 1\nYESNO\n30TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFeature Description (continued)\n10.3.7 Battery Charger State Diagram\nFigure 30.Charger State Machine\n31TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFeature Description (continued)\n10.3.8 DC-DC Converters andLDOs\n10.3.8.1 Operation\nThe TPS6507x step down converters operate with typically 2.25-MHz fixed-frequency pulse width modulation\n(PWM) atmoderate toheavy load currents. Atlight load currents theconverter automatically enters power save\nmode andoperates inpulse frequency modulation (PFM).\nDuring PWM operation theconverter use aunique fast response voltage mode controller scheme with input\nvoltage feed-forward toachieve good lineandload regulation allowing theuseofsmall ceramic input andoutput\ncapacitors. Atthebeginning ofeach clock cycle initiated bytheclock signal, thehigh side MOSFET switch is\nturned on.The current flows now from theinput capacitor through thehigh side MOSFET switch through the\ninductor totheoutput capacitor andload. During thisphase, thecurrent ramps upuntil thePWM comparator trips\nandthecontrol logic willturn offtheswitch. The current limit comparator willalso turn offtheswitch incase the\ncurrent limit ofthehigh side MOSFET switch isexceeded. After adead time preventing shoot through current,\nthelowside MOSFET rectifier isturned onandtheinductor current willramp down. The current flows now from\ntheinductor totheoutput capacitor andtotheload. Itreturns back totheinductor through thelowside MOSFET\nrectifier.\nThe next cycle willbeinitiated bytheclock signal again turning offthelowside MOSFET rectifier andturning on\ntheonthehigh side MOSFET switch.\nTheDC-DC converters operate synchronized toeach other, with converter 1asthemaster. Aphase shift of180°\nbetween converter 1and converter 2decreases theinput RMS current. Therefore smaller input capacitors can\nbeused. Converter 3operates inphase with converter 1.\n10.3.8.2 DCDC1 Converter\nThe output voltage forconverter 1issettoafixed voltage internally inregister DEFDCDC1. The voltage canbe\nchanged using theI2Cinterface. Thedefault settings aregiven inTable 2.\nOptionally thevoltage canbesetbyanexternal resistor divider ifconfigured inregister DEFDCDC1.\n10.3.8.3 DCDC2 Converter\nThe VDCDC2 pinmust bedirectly connected totheDCDC2 converter\'s output voltage. The DCDC2 converter\'s\noutput voltage can beselected through theDEFDCDC2 pinoroptionally bychanging thevalues inregisters\nDEFDCDC2_LOW and DEFDCDC2_HIGH. IfpinDEFDCDC2 ispulled toGND, register DEFDCDC2_LOW\ndefines theoutput voltage. IfthepinDEFDCDC2 isdriven HIGH, register DEFDCDC2_HIGH defines theoutput\nvoltage. Therefore, thevoltage can either bechanged between twovalues bytoggling pinDEFDCDC2 orby\nchanging theregister values. Default voltages forDCDC1, DCDC2 andDCDC3 are:\nTable 2.Default Voltages\nDCDC1 DCDC2 DCDC3\nDEFDCDC2=LOW DEFDCDC2=HIGH DEFDCDC3=LOW DEFDCDC3=HIGH\nTPS65070 3.3V 1.8V 3.3V 1.0V 1.2V\nTPS65072 3.3V 1.8V 2.5V 1.2V 1.4V\nTPS65073 1.8V 1.2V 1.8V 1.2V 1.35 V\nTPS650731 1.8V 1.2V 1.8V 1.2V 1.35 V\nTPS650732 1.8V 1.8V 3.3V 1.2V 1.35 V\n10.3.8.4 DCDC3 Converter\nThe VDCDC3 pinmust bedirectly connected totheDCDC3 converter\'s output voltage. The DCDC3 converter\'s\noutput voltage can beselected through theDEFDCDC3 pinoroptionally bychanging thevalues inregisters\nDEFDCDC3_LOW and DEFDCDC3_HIGH. IfpinDEFDCDC3 ispulled toGND, register DEFDCDC3_LOW\ndefines theoutput voltage. IfthepinDEFDCDC3 isdriven HIGH, register DEFDCDC3_HIGH defines theoutput\nvoltage. Therefore, thevoltage can either bechanged between twovalues bytoggling pinDEFDCDC3 orby\nchanging theregister values.\n32TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedLDO2 can optionally beforced tofollow thevoltage defined forDCDC3 bysetting BitLDO2 TRACKING in\nregister DEFLDO2.\n10.3.9 Power Save Mode\nThe power save mode isenabled bydefault. Iftheload current decreases, theconverter willenter power save\nmode operation automatically. During power save mode theconverter skips switching andoperates with reduced\nfrequency inPFM mode and with aminimum quiescent current tomaintain high efficiency. The converter will\nposition theoutput voltage typically +1% above thenominal output voltage. This voltage positioning feature\nminimizes voltage drops caused byasudden load step.\nThe transition from PWM mode toPFM mode occurs once theinductor current inthelowside MOSFET switch\nbecomes 0.\nDuring thepower save mode theoutput voltage ismonitored with aPFM comparator. Astheoutput voltage falls\nbelow thePFM comparator threshold ofVOUTnominal +1%, thedevice starts aPFM pulse. Forthisthehigh side\nMOSFET switch willturn onand theinductor current ramps up.Then itwillbeturned offand thelowside\nMOSFET switch willbeturned onuntil theinductor current becomes 0.\nTheconverter effectively delivers acurrent totheoutput capacitor andtheload. Iftheload isbelow thedelivered\ncurrent theoutput voltage willrise. Iftheoutput voltage isequal orhigher than thePFM comparator threshold,\nthedevice stops switching andenters asleep mode with typical 19-µAcurrent consumption.\nIncase theoutput voltage isstillbelow thePFM comparator threshold, further PFM current pulses willbe\ngenerated until thePFM comparator threshold isreached. The converter starts switching again once theoutput\nvoltage drops below thePFM comparator threshold.\nWith asingle threshold comparator, theoutput voltage ripple during PFM mode operation canbekept very small.\nThe ripple voltage depends onthePFM comparator delay, thesize oftheoutput capacitor and theinductor\nvalue. Increasing output capacitor values and/or inductor values willminimize theoutput ripple.\nThe PFM mode isleftand PWM mode entered incase theoutput current cannotlonger besupported inPFM\nmode oriftheoutput voltage falls below asecond threshold, called PFM comparator lowthreshold. This PFM\ncomparator lowthreshold issetto–1%below nominal Vout, andenables afasttransition from power save mode\ntoPWM Mode during aload step. Inpower save mode thequiescent current isreduced typically to19µA.\nThe power save mode can bedisabled through theI2C interface foreach ofthestep-down converters\nindependent from each other. Ifpower save mode isdisabled, theconverter willthen operate infixed PWM\nmode.\n10.3.9.1 Dynamic Voltage Positioning\nThis feature reduces thevoltage under/overshoots atload steps from light toheavy load and vice versa. Itis\nactive inpower save mode. Itprovides more headroom forboth thevoltage drop ataload step, andthevoltage\nincrease ataload throw-off. This improves load transient behavior. Atlight loads, inwhich theconverter operates\ninPFM mode, theoutput voltage isregulated typically 1%higher than thenominal value. Incase ofaload\ntransient from light load toheavy load, theoutput voltage drops until itreaches thePFM comparator low\nthreshold setto–1%below thenominal value andenters PWM mode. During aload throw offfrom heavy load to\nlight load, thevoltage overshoot isalso minimized due toactive regulation turning onthelowside MOSFET\nswitch.\nFigure 31.Power Save Mode\nEN\n95%\n5%\nVOUT\ntStarttRAMP\n33TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.3.9.2 100% Duty Cycle Low Dropout Operation\nThedevice starts toenter 100% duty cycle mode once theinput voltage comes close thenominal output voltage.\nInorder tomaintain theoutput voltage, thehigh side MOSFET switch isturned on100% foroneormore cycles.\nWith further decreasing VINthehigh side MOSFET switch isturned oncompletely. Inthiscase theconverter\noffers alow input-to-output voltage difference. This isparticularly useful inbattery-powered applications to\nachieve longest operation time bytaking fulladvantage ofthewhole battery voltage range.\nThe minimum input voltage tomaintain regulation depends ontheload current and output voltage, and canbe\ncalculated as:\nVin min=Vout max+Iout max×(RDSon max+RL)\nwhere\n•Iout max=maximum output current plus inductor ripple current\n•RDSon max=maximum P-channel switch RDSon\n•RL=DCresistance oftheinductor\n•Vout max=nominal output voltage plus maximum output voltage tolerance (3)\n10.3.9.3 Undervoltage Lockout\nThe undervoltage lockout circuit prevents thedevice from malfunctioning atlow input voltages and from\nexcessive discharge ofthebattery and disables theDC-DC converters and LDOs. The undervoltage lockout\nthreshold isconfigurable intherange oftypically 2.8Vto3.25 Vwith falling voltage attheSYS pin.The default\nundervoltage lockout voltage aswell asthehysteresis are defined inregister CON_CTRL2. The default\nundervoltage lockout voltage is3Vwith 500-mV hysteresis.\n10.3.10 Short-Circuit Protection\nThe high side andlowside MOSFET switches areshort-circuit protected with maximum output current =ILIMF.\nOnce thehigh side MOSFET switch reaches itscurrent limit, itisturned offandthelowside MOSFET switch is\nturned. The high side MOSFET switch canonly turn onagain, once thecurrent inthelowside MOSFET switch\ndecreases below itscurrent limit.\n10.3.10.1 Soft Start\nThe3step-down converters inTPS6507x have aninternal softstart circuit thatcontrols theramp upoftheoutput\nvoltage. The output voltage ramps upfrom 5%to95% ofitsnominal value within typical 250µs.This limits the\ninrush current intheconverter during start upandprevents possible input voltage drops when abattery orhigh\nimpedance power source isused. TheSoft start circuit isenabled after thestart uptime tStarthasexpired.\nDuring softstart, theoutput voltage ramp upiscontrolled asshown inFigure 32.\nFigure 32.Soft Start\n/RESETTHRESHOLDVbat\ndelay\nVref  = 1 V+\n-\nRESETVbat\nTHRESHOLD\nTRESETcomparator\noutput (internal)\nCopyright © 2016, Texas Instruments Incorporated\n34TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.3.11 Enable\nTostart upeach converter independently, thedevice has aseparate enable pinforeach oftheDC-DC\nconverters. Inorder toenable anyconverter with itsenable pins, theTPS6507x devices need tobeinON-state\nbypulling PB_IN=LOW orPOWER_ON=HIGH. Thesequencing option programmed needs tobeDCDC_SQ[2..0]\n=101.\nIfEN_DCDC1, EN_DCDC2, EN_DCDC3 aresettohigh, thecorresponding converter starts upwith softstart as\npreviously described.\nPulling theenable pinlowforces thedevice intoshutdown, with ashutdown quiescent current asdefined inthe\nelectrical characteristics. Inthis mode, thehigh side and lowside MOSFETs areturned-off, and theentire\ninternal control circuitry isswitched-off. Ifdisabled, theoutputs oftheDC-DC converters arepulled lowby\ninternal 250-Ωresistors, actively discharging theoutput capacitor. Forproper operation theenable pins must be\nterminated andmust notbeleftfloating.\nOptionally, there isinternal sequencing fortheDC-DC converters andboth LDOs available. BitsDCDC_SQ[0..2]\ninregister CON_CTRL1 define thestart-up and shut-down sequence fortheDC-DC converters. Depending on\nthesequencing option, thesignal atEN_DCDC1, EN_DCDC2 and EN_DCDC3 areignored. Forautomatic\ninternal sequencing, theenable signals which arenotused should beconnected toGND.\nLDO1 andLDO2 willstart upautomatically asdefined inregister LDO_CTRL1. See details about thesequencing\noptions inCON_CTRL1. Register Address: 0Dh andLDO_CTRL1. Register Address: 16h.\n10.3.11.1 RESET (TPS65070, TPS65073, TPS650731, TPS650732 Only)\nThe TPS6507x contain circuitry that cangenerate areset pulse foraprocessor with acertain delay time. The\ninput voltage atacomparator issensed ataninput called THRESHOLD. When thevoltage exceeds the\nthreshold, theoutput goes high with thedelay time defined inregister PGOOD. Thereset circuitry isnotactive in\nOFF-state. Thepullup resistor forthisopen-drain output must notbeconnected directly tothebattery asthismay\ncause aleakage path when thepower path (SYS voltage) isturned off.The reset delay time equals thesetting\nforthePGOOD signal. Fordevices thatareconfigured with EN_wLED input, thereset output should beleftopen.\nFigure 33.Reset Timing\n10.3.11.2 PGOOD (Reset Signal ForApplications Processor)\nThis open-drain output generates apower-good signal depending onthestatus ofthepower good Bits forthe\nDCDC converters andtheLDOs. Register PGOODMASK defines which ofthepower good Bitsoftheconverters\nand LDOs areused todrive theexternal PGOOD signal lowwhen thevoltage isbelow thetarget value. Iffor\nexample, BitMASK DCDC2 issetto1,thePGOOD pinwillbedriven lowaslong astheoutput ofDCDC2 is\nbelow thetarget voltage. Iftheoutput voltage ofDCDC2 rises toitsnominal value, thePGOOD pinwillbe\nreleased after thedelay time defined. See Default Settings .\nDCDC□converters□start\nLDOs□start\ndepending□on□sequencing□optionPB_IN=0\nPB_IN=0 (falling□edge\ndetect)\nPOWER_ON=0Power□OFF\nSYS = OFF\nPower□OFF 2\nSYS = ONvoltage□at AC□applied□OR\nvoltage□at□USB□applied□OR\nPB_IN=0\nAC=1 OR\nUSB=1\nWAIT FOR\nPOWER□ON\nSYS = ONYESNO\nPOWER\nON_1\nSYS = ONPOWER\nON_2\nSYS = ONPOWER_ON=1PB_IN=1 &&\nPOWER_ON=1 POWER\nOFF 3\nSYS = ON\nDCDC□converters\npower□down\nLDOs□power□down\ndepending□on\nsequencing□optionall□voltages□powered□down\nvoltage□at AC□applied□OR\nvoltage□at□USB□applied\nall□voltages□powered□down\n35TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.3.11.3 PB_IN (Push-Button IN)\nThis pinistheON/OFF button forthePMU toleave OFF-state and enter ON-state bypulling thispintoGND.\nEntering ON-state willfirstramp theoutput voltage ofthepower path (SYS), load thedefault register settings and\nstart uptheDCDC converters andLDOs with thesequencing defined. InON-state, theI2Cinterface isactive and\nthewLED converter canbeenabled. The system turns onifPB_IN ispulled LOW for>50ms(debounce time)\nAND theoutput voltage ofthepower path manager isabove theundervoltage lockout voltage (AVDD6 >3V).\nThis isforVbat >3VORVAC >3VORVUSB >3V.The default voltage fortheundervoltage lockout voltage can\nbechanged with Bits<UVLO1 >,<UVLO0 >inregister CON_CTRL2. The value willbevalid until thedevice was\nturned offcompletely byentering Offstate. Thesystem turns offifPB_IN isreleased ORthesystem voltage falls\nbelow theundervoltage lockout voltage of3V.This isthecase when either thebattery voltage drops below 3V\northeinput voltage atthepins ACorUSB isbelow 3V.Inorder tokeep theTPS6507x enabled after PB_IN is\nreleased HIGH, there isaninput pincalled POWER_ON which needs tobepulled HIGH before thePB_IN button\nisreleased. POWER_ON=HIGH willtypically beasserted bytheapplication processor tokeep thePMU inON-\nstate after thepower button atPB_IN isreleased.\nInaddition tothis, there isa15-s timer which willdrive PGOOD=LOW for0.5mswhen 15sareexpired. The15-\nstimer isenabled again when PB_IN isreleased HIGH. IfPB_IN ispulled LOW for30scontinuously, PGOOD\nwillbedriven LOW only once after thefirst15s.When PGOOD isdriven LOW due toPB_IN=low for15s,all\nregisters inTPS6507x aresettotheir default value. See Figure 34.\nFigure 34.State Machine\n36TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.3.11.4 PB_OUT\nThis pinisastatus output. PB_OUT isused asthewake-up interrupt toanapplication processor based onthe\nstatus ofPB_IN. IfPB_IN=LOW, PB_OUT =LOW (after 50-ms debounce). IfPB_IN=HIGH, PB_OUT= high\nimpedance (HIGH).\nThe pullup resistor forthisopen-drain output must notbeconnected directly tothebattery asthismay cause a\nleakage path when thepower path (SYS) isturned off.\n10.3.11.5 POWER_ON\nThis pinisaninput tothePMU which needs tobepulled HIGH forthePMU tostay inPOWER ON_2-state once\nPB_IN isreleased. Once thispinispulled LOW while PB_IN=LOW, thePMU isshutting down without delay,\nturning offtheDCDC converters and theLDOs. IfPOWER_ON ispulled HIGH while there ispower atUSB or\nAC, theTPS6507x willenter POWER ON_2-state and start theDC-DC converters and LDOs according tothe\nsequence programmed. See Figure 34.\n10.3.11.6 EN_wLED (TPS65072 Only)\nIftheEN_wLED pinispulled HIGH, theboost converter isenabled with adefault duty cycle of30% fordimming.\nIfthepinispulled LOW, theboost convert isdisabled. The white LED boost converter canalso beenabled with\nitsENABLE ISINK Bitinregister WLED_CTRL1. The converter isenabled whenever thepinisHIGH ORtheBit\nissetto1.\n10.3.11.7 EN_EXTLDO (TPS65072 Only)\nThe EN_EXTLDO pinwillgohigh during start-up depending onthesequencing option programmed. The pinwill\ngolowagain iftheTPS6507x isgoing toOFF state (POWER OFF).\nTheexternal LDO isused forthesequencing option DCDC_SQ[0,2]=111, LDO_SQ[0,2]=010, used fortheAtlas4\nprocessor andwith sequencing option DCDC_SQ[0,2]=100, LDO_SQ[0,2]=111 used fortheSirfPrima processor.\nSee Application andImplementation forthetiming diagrams.\n10.3.12 Short-Circuit Protection\nAlloutputs areshort-circuit protected with amaximum output current asdefined intheelectrical specifications.\n10.3.13 Thermal Shutdown\nAssoon asthejunction temperature, TJ,exceeds typically 150°CfortheDC-DC converters orLDOs, thedevice\ngoes into thermal shutdown. Inthismode, thehigh side MOSFETs areturned off.The device continues its\noperation when thejunction temperature falls below thethermal shutdown hysteresis again. Athermal shutdown\nforoneoftheDCDC converters orLDOs willdisable allstep-down converters simultaneously.\n10.3.13.1 Low Dropout Voltage Regulators\nThe low dropout voltage regulators aredesigned tooperate well with low value ceramic input and output\ncapacitors. They operate with input voltages down to1.8V.The LDOs offer amaximum dropout voltage of200\nmVatrated output current. Each LDO supports acurrent limit feature. LDO2 isenabled internally using Bit\nENABLE_LDO2 inregister CON_CTRL1. The output voltage forLDO2 isdefined bythesettings inregister\nDEFLDO2. LDO2 canalso beconfigured insuch away thatitfollows theoutput voltage ofconverter DCDC3 by\nsetting BitLDO2 TRACKING =1inregister DEFLDO2.\nLDO1 isenabled internally using BitENABLE_LDO1 inregister CON_CTRL1. The output voltage forLDO1 is\ndefined bythesettings inregister LDO_CTRL1 canalso beenabled automatically depending onthesettings in\nregister LDO_CTRL1.\n10.3.13.2 White LED Boost Converter\nThe converter isinshutdown mode bydefault and isbeing turned onbysetting theenable Bitwith theI2C\ninterface orforTPS65072 with pinEN_wLED. The enable Bitislocated inregister WLED_CTRL1 andiscalled\nENABLE ISINK asitenables thecurrent sink forthewhite LEDs. Once enabled, anoutput voltage is\nautomatically generated atFB_wLED, high enough toforce theprogrammed current through thestring ofwhite\nLEDs. Two strings ofwhite LEDs can bepowered. The current ineach ofthetwostrings isregulated byan\ninternal current sink atpins Isink1 and Isink2. The maximum current through thecurrent sinks issetwith two\n37TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporatedexternal resistors connected from pins ISET1 and ISET2 toGND. ISET1 sets themaximum current when Bit\nCURRENT LEVEL inregister WLED_CTRL2 issetto1.IfthisBitissetto0,which isthedefault setting, the\nmaximum current isdefined bytheresistor connected atISET2. This allows change between two different\nmaximum current settings during operation. TheLED current canfurther bedimmed with aninternal PWM signal.\nTheduty cycle forthisPWM signal canbechanged with theBitsLED DUTY CYCLE 0toLED DUTY CYCLE 6in\nregister WLED_CTRL2 inarange from 1%to100%. Incase adimming ratio higher than 1:100 isneeded, the\nmaximum LED current need tobechanged toalower value asdefined with Iset2. Inorder todothiswithout any\nflicker, thePWM dimming andthecurrent level isdefined inthesame register, soboth settings canbechanged\natthesame time with asingle write access toregister WLED_CTRL2. Aninternal overvoltage protection limits\nthemaximum voltage atFB_wLED to37Vtypically. The output voltage atFB_WLED also has alower limit\nwhich issetto12V.Incase less than 4LEDs areused, theoutput voltage attheboost converter willnotdrop\nbelow 12Vbutthevoltage from ISINK1 andISINK2 toGND isincreased accordingly.\n10.3.13.3 A/DConverter\nThe 10Bit successive approximation (SAR) A/D converter with aninput multiplexer can beused tomonitor\ndifferent voltages inthesystem. These signals aremonitored:\n•Battery voltage\n•Voltage atACinput\n•Voltage atSYS output\n•Input voltage ofbattery charger\n•Battery temperature\n•Battery charge current (voltage atpinIset; Icharge =UISET/Rset ×KISET)\n•External voltage 1toexternal voltage 4(AD_IN1 toAD_IN4); 0Vto2.25 V\n•Optionally: External voltage 5toexternal voltage 7(AD_IN5 toAD_IN7); 0Vto6V\n•Internal channel AD_IN14 andAD_IN15 fortouch screen measurements\nThe A/Dconverter uses aninternal 2.26-V reference. The reference needs abypass capacitor forstability which\nisconnected topinBYPASS. The pincanbeused asareference output with amaximum output current of0.1\nmA. The internal reference voltage isforced tobeonwhen theADC orthetouch screen interface isenabled.\nThe reference voltage canadditionally forced tobeonusing BitVref_enable inregister ADCONFIG while ADC\nandtouch screen areofftoallow external circuits tobesupplied with aprecise reference voltage while ADC and\ntouch screen arenotused.\n10.3.13.4 Touch Screen Interface (only forTPS65070, TPS65073, TPS650731, TPS650732)\nThe touch screen itself consists oftwoparallel plates, called theXand Yplates, separated byshort distance;\ncontact isinitiated byusing astylus oryour finger. This action creates aseries ofresistances noted byRX1,\nRX2, RY1, RY2 ,andRcontact, shown inFigure 36.Thepoints shown inthediagram asTSX1, TSX2, TSY1 and\nTSY2 areconnected totheTPS6507x touch screen interface. The resistances RX1 andRX2 scale linearly with\nthex-position ofthepoint ofcontact, where theRY1 andRY2 resistances scale with they-position. TheRcontact\nresistance decreases asthepressure applied atthepoint ofcontact increases and increases asthepressure\ndecreases. Using these relationships, thetouch screen interface canmake measurements ofeither position or\npressure.\nX-Plate\nY-PlateTSX1 TSX2\nTSY1TSY2RX1 RX2\nRY1RY2Rcontact\n38TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFigure 35.Touch Screen\nThe touch screen interface consists ofadigital state machine, avoltage reference, andananalog switch matrix\nwhich isconnected tothefourwire resistive touch screen inputs (TSX1, TSX2, TSY1, TSY2) andaninternal 10-\nBitADC. The state machine controls thesequencing oftheswitch matrix tocycle through thethree types of\nmeasurement modes (position, pressure, plate resistance) and thelowpower standby mode. The separate\ninternal voltage reference (TSREF) isdisabled instandby andoffmodes. Thevoltage isgenerated byaninternal\nLDO. Itsvoltage isbypassed byacapacitor connected topinINT_LDO. The state ofthetouch screen is\ncontrolled bytheTSC_M[2,0] Bits oftheTSCMODE register (08h) asshown inTable 3.The touch screen\ncontroller uses transfer gates totheinternal ADC oninput channels AD_IN14 andAD_IN15.\nTable 3.TSC Modes\nCONTROL MULTIPLEXER CONNECTIONS\nMODE MEASUREMENT\nTSC_M2 TSC_M1 TSC_M0 TSX1 TSX2 TSY1 TSY2\n0 0 0TSREF\nPMOSGND\nNMOSADC_IN3\nTGATEADC_IN4\nTGATEX-Position Voltage TSY1\n0 0 1ADC_IN1\nTGATEADC_IN2\nTGATETSREF\nPMOSGND\nNMOSY-Position Voltage TSX1\n0 1 0 TSREF TSREFGND\nNMOSGND\nNMOSPressure Current TSX1 andTSX2\n0 1 1TSREF\nPMOSGND\nNMOSHiZ HiZPlate X\nReading onADC_IN14Current TSX1\n1 0 0 HiZ HiZTSREF\nPMOSGND\nNMOSPlate Y\nReading onADC_IN14Current TSY1\n1 0 1TSREF\nTGATETSREF\nTGATEGND\nNMOSGND\nNMOSTSC standby Voltage TSX1 andTSX2\n1 1 0A/D\nTGATEA/D\nTGATEA/D\nTGATEA/D\nTGATEA/DADC used asstand alone\nADC using itsanalog inputs\n1 1 1 OPEN OPEN OPEN OPEN Disabled (nointerrupt) None\nIftheTouch screen multiplexer issettodisabled mode [111], touch tothescreen willnotbedetected. Standby\nmode isentered bysetting TSC_M[2:0] to101. When there isatouch, thecontroller willdetect achange in\nvoltage attheTSX1 point and after a8ms deglitch theINTpinwillbeasserted iftheinterrupt isunmasked in\nregister INT. Once thehost detects theinterrupt signal, willenable theADC converter andsettheTSC_M <2:0>\nthrough theI2Cbustoselect anyoffivemeasurements (position, pressure, plate) asshown inTable 4.\nTSX1\nTSX2TSY1\nTSY2RX1\nRX2RY1\nRY2RCPMOS\nNMOSTSREFTGATETO ADC\nX POSITION MEASUREMENTTSX1\nTSX2TSY1\nTSY2RX1\nRX2RY1\nRY2RCPMOS\nNMOSTSREFTGATETO ADC\nY POSITION MEASUREMENT\nCopyright © 2016, Texas Instruments Incorporated\n39TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTable 4.TSC Equations\nMEASUREMENT CHANNEL EQUATION\nXPlate resistance AD_IN14 Rx=VTSREF/ [(VADC/22k) ×150]\nYplate resistance AD_IN14 Ry=VTSREF /[(VADC/22k) ×150]\nXposition AD_IN14 Xpos=Rx2/(Rx1+Rx2)=Rx2/Rx\nRx2=VADCxRx/VTSREF; Rx1=Rx–Rx2\nXpos=ADRESULT /1024\nYposition AD_IN14 Ypos=Ry2/(Ry1+Ry2)=Ry2/Ry\nRy2=VADCxRy/VTSREF; Ry1=Ry–Ry2\nYpos=ADRESULT /1024\nPressure AD_IN14 Rc=R–Rx1//Rx2–Ry1//Ry2\nR=VTSREF/ [(VADC/22k) ×150]\nRx1//Rx2=Rx×Xpos×(1–Xpos)\nRy1//Ry2=Ry×Ypos×(1–Ypos)\n10.3.13.4.1 Performing Measurements Using theTouch Screen Controller\nTotake measurements with thetouch screen controller, theADC hastobeenabled andconfigured forusewith\nthetouch screen controller (TSC) first. Incase theTSC isplanned tobeoperated interrupt driven, theTSC\nneeds tobeinTSC standby mode perdefault. Only inTSC standby mode aninterrupt isgenerated based ona\ntouch ofthescreen. TheTSC should therefore beinthismode until atouch isdetected. Afterwards, theTSC has\ntobeconfigured forx-position measurement followed byy-position measurement. Now, theTSC canbesetto\nTSC standby again towait forthenext touch ofthescreen. Foranon-interrupt driven sequence, seeTSCMODE.\nRegister Address: 08h(page 50)intheRegisters section. Atypical interrupt driven sequence isgiven below:\n•SetTSCMODE to101tosetTSC toTSC standby ,soaninterrupt isgenerated when thescreen istouched\n•SetBitADenable =1toprovide power totheADC\n•Setinput select fortheADC inregister ADCONFIG to1110 (AD_IN14 selected)\n•Inregister INT, setMASK TSC =1tounmask theinterrupt onatouch ofthetouch screen\n•Read BitTSC INTasitwillbesetafter theTSC hasbeen configured. Reading clears theinterrupt.\n•After atouch was detected, aninterrupt isgenerated byINTpingoing LOW\n•Read BitTSC INTtoclear theinterrupt\n•SetTSCMODE to000toselect x-position measurement\n•Start anADC conversion bysetting CONVERSION START =1;wait until END OFCONVERSION =1\n•Read register ADRESULT_1 andAD_RESULT_2\n•SetTSCMODE to001toselect y-position measurement\n•Start anADC conversion bysetting CONVERSION START =1;wait until END OFCONVERSION =1\n•Read register ADRESULT_1 andAD_RESULT_2\n•SetTSCMODE to101tosetTSC toTSC standby again\nFigure 36.Two Position Measurement\nTSX1\nTSX2TSY1\nTSY2RX1\nRX2RY1\nRY2RCNMOS\nNMOSTSREFTGATE\nTO INT BLOCK\nSTANDBY MODETGATE22 k /c87TRESHOLD\nDETECTOR\nCopyright © 2016, Texas Instruments Incorporated\nTSX1\nTSX2TSY1\nTSY2RX1\nRX2RY1\nRY2RC\nNMOSTSREFTGATE\nTO ADC\nX PLATE RESISTANCE MEASUREMENTILIL/150\nTGATE\n22 k /c87PMOSTSX1\nTSX2TSY1\nTSY2RX1\nRX2RY1\nRY2RC\nNMOSTSREFTGATE\nTO ADC\nY PLATE RESISTANCE MEASUREMENTILIL/150\nTGATE\n22 k /c87PMOS\nCopyright © 2016, Texas Instruments Incorporated\nTSX1\nTSX2TSY1\nTSY2RX1\nRX2RY1\nRY2RCNMOS\nNMOSTSREFTGATE\nTO ADC\nPRESSURE MEASUREMETILIL/150\nTGATE\n22 k /c87\nCopyright © 2016, Texas Instruments Incorporated\n40TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFigure 37.Pressure Measurement\nFigure 38.Two Plate Resistance Measurement\nFigure 39.Touch Screen Standby Mode\n10.4 Device Functional Modes\nThedevice canbeinanoperational charge enabled mode orovervoltage protection mode. Toallow forcharging\ntheACorUSB must bewith inthevalid charging range which, isbetween theUVLO andOVP.\nSTART□ConditionDATA\nCLK\nSTOP ConditionS P\nData□line\nstable;\ndata□validDATA\nCLK\nChange\nof□data\nallowed\n41TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.5 Programming\n10.5.1 I2CInterface Specification\n10.5.1.1 Serial interface\nThe serial interface iscompatible with thestandard andfastmode I2Cspecifications, allowing transfers atupto\n400kHz. Theinterface adds flexibility tothepower supply solution, enabling most functions tobeprogrammed to\nnew values depending ontheinstantaneous application requirements and charger status tobemonitored. The\nTPS6507x hasa7-Bit address: 1001000, other addresses areavailable upon contact with thefactory. Attempting\ntoread data from register addresses notlisted inthissection willresult in00hbeing read out.Fornormal data\ntransfer, SDAT isallowed tochange only when SCLK islow. Changes when SCLK ishigh arereserved for\nindicating thestart andstop conditions. During data transfer, thedata linemust remain stable whenever theclock\nlineishigh. There isone clock pulse perBitofdata. Each data transfer isinitiated with astart condition and\nterminated with astop condition. When addressed, thedevice generates anacknowledge Bitafter thereception\nofeach byte. Themaster device (microprocessor) must generate anextra clock pulse thatisassociated with the\nacknowledge Bit.The TPS6507x device must pulldown theSDAT lineduring theacknowledge clock pulse so\nthat theSDAT lineisastable lowduring thehigh period oftheacknowledge clock pulse. The SDAT lineisa\nstable lowduring thehigh period oftheacknowledge –related clock pulse. Setup and hold times must betaken\nintoaccount. During read operations, amaster must signal theend ofdata totheslave bynotgenerating an\nacknowledge Bitonthelastbyte thatwas clocked outoftheslave. Inthiscase, theslave TPS6507x device must\nleave thedata linehigh toenable themaster togenerate thestop condition.\nAllregisters aresettotheir default value byoneofthese conditions:\n•Voltage isbelow theUVLO threshold defined with registers <UVLO1 >,<UVLO0 >\n•PB_IN isasserted LOW for>15s(option)\nFigure 40.BitTransfer ontheSerial Interface\nFigure 41.START andSTOP Conditions\nSCLK ... .. ...\nSDAT\nSlave Address Slave AddressRegister\nAddress.. .. A6 R0 ACK R7 ACK R/W A0\n0 0 0 0Stop Start...\n.. ACK D0 D7 ACK R/W A0 A6\n1\nSlave\nDrives\nthe□DataMaster\nDrives\nACK□and□StopStop□Start..\nSCLK ... ... ...\nSDAT\nSlave Address Slave AddressRegister\nAddress.. .. A6 R0 ACK R7 ACK R/W A0\n0 0 0 0\nStop Start\nNOTE:□SLAVE=TPS6507x...\n.. ACK D0 D7 ACK R/W A0 A6\n1\nSlave\nDrives\nthe□DataMaster\nDrives\nACK□and□StopRepeated\nStart..\nSCLK ... ... ...\nSDAT\nSlave Address Data Register Address... ... ... A6 R6 R5 R0 ACK D7 D6 D5 D0 ACK R7 ACK R/W A0 A4 A5\n0 0 0 0\nStop Start\nNOTE:□SLAVE=TPS6507x\n42TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedProgramming (continued)\nFigure 42.Serial Interface WRITE toTPS6507x\nFigure 43.Serial Interface READ from TPS6507x: Protocol A\nFigure 44.Serial Interface READ from TPS6507x: Protocol B\n43TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6 Register Maps\nTable 5.Register Summary\nADDRESS NAME SHORT DESCRIPTION\n0x01h PPATH1 Power Path Controls\n0x02h INT Interrupt Reporting andMasking\n0x03h CHGCONFIG0 Battery Charger Configuration\n0x04h CHGCONFIG1 Battery Charger Configuration\n0x05h CHGCONFIG2 Battery Charger Configuration\n0x06h CHGCONFIG3 Battery Charger Configuration\n0x07h ADCONFIG ADC Configuration andControl\n0x08h TSCMODE Touch Screen Interface Control\n0x09h ADRESULT_1 ADC Result LSBs\n0x0Ah ADRESULT_2 ADC Result MSBs\n0x0Bh PGOOD Power Good Reporting\n0x0Ch PGOODMASK Power Good Masking\n0x0Dh CON_CTRL1 Sequence andEnable Control BitsforDCDCs andLDOs\n0x0Eh CON_CTRL2 Control BitsforTimers, UVLO, andDCDC2 /DCDC3\n0x0Fh CON_CTRL3 Discharge Resistors andForce PWM Mode\n0x10h DEFDCDC1 Output Voltage Setting forDCDC1\n0x11h DEFDCDC2_LOW Output Voltage Setting forDCDC2 ifDEFDCDC2 isLOW\n0x12h DEFDCDC2_HIGH Output Voltage Setting forDCDC2 ifDEFDCDC2 isHIGH\n0x13h DEFDCDC3_LOW Output Voltage Setting forDCDC3 ifDEFDCDC3 isLOW\n0x14h DEFDCDC3_HIGH Output Voltage Setting forDCDC3 ifDEFDCDC3 isHIGH\n0x15h DEFSLEW Define Slew Rate forDCDC2 &DCDC3 DVS\n0x16h LDO_CTRL1 Sequence andOutput Voltage Control forLDOs\n0x17h DEFLDO2 Output Voltage Control forLDO2\n0x18h WLED_CTRL1 wLED Control Bits\n0x19h WLED_CTRL2 wLED Control Bits\n44TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.1 PPATH1. Register Address: 01h\nPPATH1 B7 B6 B5 B4 B3 B2 B1 BO\nBitname and\nfunctionUSB power ACpowerUSB power\nenableACpower\nenableACinput\ncurrent MSBACinput\ncurrent LSBUSB input\ncurrent MSBUSB input\ncurrent LSB\nDefault x x 0 0 1 1 0 1\nSetbysignal\nDefault value\nloaded by:UVLO UVLOVoltage\nremoved at\nACORUVLOVoltage\nremoved at\nACORUVLOVoltage\nremoved at\nUSB OR\nUVLOVoltage\nremoved at\nUSB OR\nUVLO\nRead/write R R R/W R/W R/W R/W R/W R/W\nBit7 USB power:\n0=USB power isnotpresent and/or notintherange valid forcharging\n1=USB source ispresent andintherange valid forcharging. B7remains active aslong asthe\ncharge source ispresent\nBit6 ACpower:\n0=wallplug isnotpresent and/or notintherange valid forcharging\n1=wallplug source ispresent andintherange valid forcharging. B6remains active aslong asthe\ncharge source ispresent\nBit5 USB POWER ENABLE\n0=USB power input isenabled\n1=USB power input isdisabled (USB suspend mode)\nBit4 ACPOWER ENABLE\n0=ACpower input isenabled\n1=ACpower input isdisabled\nBit3..2 ACINPUT CURRENT\n00=input current from ACinput is100mAmax\n01=input current from ACinput is500mAmax\n10=input current from ACinput is1300 mAmax\n11=input current from ACinput is2500 mA\nBit1..0 USB INPUT CURRENT\n00=input current from USB input is100mAmax\n01=input current from USB input is500mAmax\n10=input current from USB input is800mAmax\n11=input current from USB input is1300 mAmax\nNote: safety timers arecleared iftheinput voltage atboth ACandUSB areremoved.\n45TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.2 INT. Register Address: 02h\nINT B7 B6 B5 B4 B3 B2 B1 BO\nBitname and\nfunctionMASK\nAC/USBMASK TSCMASK\nPB_INTSC INTPB_IN\nINTUSB orAC\ninput voltage\nappliedUSB orAC\ninput voltage\nremoved\nDefault 0 0 0 0 0 0 0 0\nSetbysignalCleared when\nreadCleared when\nreadCleared when\nreadCleared when\nread\nDefault value\nloaded by:UVLO UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R/W R/W R/W R R R R R\nBit7 MASK AC/USB\n0=nointerrupt generated ifvoltage atACorUSB isapplied orremoved\n1=thepinINTisactively pulled lowifoneoftheBits1toBit0are1\nBit6 MASK TSC\n0=nointerrupt generated ifthetouch screen isdetecting a“touch ”\n1=thepinINTisactively pulled lowifa“touch ”onthetouch screen isdetected\nBit5 MASK PB_IN\n0=nointerrupt generated ifthePB_IN ispulled low.\n1=thepinINTisactively pulled lowifPB_IN was pulled low.\nBit3 TSC INT\n0=no“touch ”onthetouch screen detected\n1=“touch ”detected andtheBithasnotbeen read ever since\nBit2 PB_IN INT\n0=PB_IN notactive\n1=PB_IN isactively pulled low(orhigh optionally) andtheBithasnotbeen read ever since\nBit1 USB orACINPUT VOLTAGE APPLIED\n0=nochange (voltage stillapplied ornever applied)\n1=voltage atUSB orAChasbeen applied andtheBithasnotbeen read ever since\nBit0 USB orACINPUT VOLTAGE REMOVED\n0=nochange (voltage stillapplied ornever applied)\n1=thevoltage atUSB orAChasbeen removed andtheBithasnotbeen read ever since\n46TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.3 CHGCONFIG0. Register Address: 03h\nCHGCONFIG0 B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunctionThermal\nregulationDPPM\nactiveThermal\nSuspendTerm\nCurrentChg\nTimeoutPrechg\nTimeoutBatTemp\nerror\nDefault x x x x 0 x x x\nSetbysignal\nDefault value loaded by: UVLO UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R R R R R R R R\nBit7 THERMAL REGULATION:\n0=charger isinnormal operation\n1=charge current isreduced duetohigh chip temperature\nBit6 DPPM ACTIVE:\n0=DPPM loop isnotactive\n1=DPPM loop isactive; charge current isreduced tosupport theload with thecurrent required\nBit5 THERMAL SUSPEND:\n0=charging isallowed\n1=charging ismomentarily suspended because battery temperature isoutofrange\nBit4 TERM CURRENT:\n0=charge termination current threshold hasnotbeen crossed; charging ornovoltage atACand\nUSB\n1=charge termination current threshold hasbeen crossed andcharging hasbeen stopped. This\ncanbeduetoabattery reaching fullcapacity ortoabattery removal condition\nBit2..Bit1 CHG TIMEOUT, PRECHG TIMEOUT\n0=charging, timers didnottime out\n1=oneofthetimers hastimed outandcharging hasbeen terminated\nBit0 BAT TEMP ERROR:\n0=battery temperature isintheallowed range forcharging\n1=notemperature sensor detected\n47TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.4 CHGCONFIG1. Register Address: 04h\nCHGCONFIG1 B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunctionCharge safety\ntimer value1Charge safety\ntimer value0Safety timer\nenableSENSOR\nTYPECharger\nresetCharge\nTermination\nON/OFFSuspend\nChargeCharger\nenable\nDefault 0 0 1 1 0 0 0 1\nSetbysignal\nDefault value loaded\nby:UVLO UVLO UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R/W R/W R/W R/W R/W R/W R/W R/W\nBit7..6 CHARGE SAFETY TIMER VALUE0/1:\n00=safety timer times outafter 4hours\n01=safety timer times outafter 5hours\n10=safety timer times outafter 6hours\n11=safety timer times outafter 8hours\nBit5 SAFETY TIMER ENABLE\n0=precharge timer, fastcharge timer andtaper timers aredisabled\n1=precharge timer, fastcharge timer andtaper timers areenabled\nBit4 SENSOR TYPE (NTC forbattery temperature measurement)\n0=100-kΩcurve 1NTC\n1=10-kΩcurve 2NTC\nBit3 CHARGER RESET:\n0=inactive\n1=Reset active. This Bitmust besetandthen reset through theserial interface torestart thecharge\nalgorithm\nBit2 CHARGE TERMINATION ON/OFF:\n0=charge termination enabled, based ontimers andtermination current\n1=charge termination willnotoccur andthecharger willalways beon\nBit1 SUSPEND CHARGE:\n0=Safety Timer andPrecharge timers arenotsuspended\n1=Safety Timer andPrecharge timers aresuspended\nBit0 CHARGER ENABLE\n0=charger isdisabled\n1=charger isenabled; toggling theenable Bitwillnotreset thecharger. Use CHARGER RESET Bitto\nreset charger.\n48TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.5 CHGCONFIG2. Register Address: 05h\nCHGCONFIG2 B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunctionDynamic\nTimer\nfunctionPrecharge\nvoltageCharge\nvoltage\nselection1Charge\nvoltage\nselection0\nDefault 1 1 1 0 0 0 0 0\nSetbysignal\nDefault value loaded by: UVLO UVLO UVLO UVLO\nRead/write R/W R/W R/W R/W R R R R\nBit7 DYNAMIC TIMER FUNCTION\n0=safety timers runwith their nominal clock speed\n1=clock speed isdivided by2ifthermal loop orDPPM loop isactive\nBit6 PRECHARGE VOLTAGE\n0=precharge tofastcharge transition voltage is2.5V\n1=precharge tofastcharge transition voltage is2.9V\nBit5..4 CHARGE VOLTAGE SELECTION0/1:\n00=4.1V\n01=4.15 V\n10=4.2V\n11=4.25 V\n49TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.6 CHGCONFIG3. Register Address: 06h\nCHGCONFIG3 B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunctionDisable\nIsink atACPower path\nDPPM\nthreshold1Power path\nDPPM\nthreshold0Precharge\ntimeTermination\ncurrent\nfactor1Termination\ncurrent\nfactor0Charger\nactiveDisable\nIsink atUSB\nDefault 0 1 1 0 0 1 x 0\nSetbysignal\nDefault value loaded by: UVLO UVLO UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R/W R/W R/W R/W R/W R/W R R/W\nBit7 DISABLE ISINK ATAC(disables aninternal current sink from pinACtoGND)\n0=60µAcurrent sink enabled when noinput voltage atpinACdetected\n1=60µAcurrent sink disabled\nBit6..5 POWER PATH DPPM THRESHOLD1/0:\n00=3.5V\n01=3.75 V\n10=4.25 V\n11=4.50 V\nBit4 PRECHARGE TIME\n0=precharge time is30min\n1=precharge time is60min\nBit3..2 TERMINATION CURRENT FACTOR1/0:\n00=0.04\n01=0.1\n10=0.15\n11=0.2\nBit1 CHARGER ACTIVE:\n0=charger isnotcharging\n1=charger ischarging (DPPM orthermal regulation may beactive)\nBit0 DISABLE ISINK ATUSB (disables aninternal current sink from pinUSB toGND)\n0=60-µAcurrent sink enabled when noinput voltage atpinUSB detected\n1=60-µAcurrent sink disabled\nNote: There isacurrent sink onpins ACandUSB which isactivated when there isnovoltage detected at\nthepinandBit7orBit0inCHCONFIG3 aresetto0.This isimplemented inorder toavoid thepins to\nbefloating when notconnected toapower source. Thecurrent sink isdisabled automatically assoon\nasaninput voltage isdetected atthepin.\n50TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.7 ADCONFIG. Register Address: 07h\nADCONFIG B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunction ADenableConversion\nstartEnd of\nconversionVref enableINPUT\nSELECT_3INPUT\nSELECT_2INPUT\nSELECT_1INPUT\nSELECT_0\nDefault 0 0 1 0 0 0 0 0\nSetbysignal\nDefault value loaded by: UVLO UVLO UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R/W R/W R R/W R/W R/W R/W R/W\nBit7 ADENABLE:\n0=A/Dconverter disabled\n1=A/Dconverter enabled\nBit6 CONVERSION START\n0=noconversion inprogress\n1=start A/Dconversion, Bitisautomatically cleared ifconversion isdone\nBit5 END OFCONVERSION\n0=conversion didnotfinish\n1=conversion done\nBit4 VREF ENABLE\n0=reference voltage LDO (pinBYPASS) forADC isdisabled\n1=reference voltage LDO (pinBYPASS) forADC isenabled\nBit3..0 INPUT SELECT –seetable\nINPUT\nSELECT_3INPUT\nSELECT_2INPUT\nSELECT_1INPUT\nSELECT_0FULL SCALE\nINPUT VOLTAGEINPUT SELECTED\n0 0 0 0 2.25V Voltage atAD_IN1\n0 0 0 1 2.25V Voltage atAD_IN2\n0 0 1 0 2.25V Voltage atAD_IN3\n0 0 1 1 2.25V Voltage atAD_IN4\n0 1 0 0 2.25V Voltage atTSpin\n0 1 0 1 2.25V Voltage atISET pin==battery charge\ncurrent\n0 1 1 0 6.0V Voltage atACpin\n0 1 1 1 6.0V Voltage atSYS pin\n1 0 0 0 6.0V Input voltage ofthecharger\n1 0 0 1 6.0V Voltage atBAT pins\n1 0 1 0 6.0V Voltage atAD_IN5 (atpin\nTHRESHOLD)\n1 0 1 1 6.0V Voltage atAD_IN6 (atpinISET1)\n1 1 0 0 6.0V Voltage atAD_IN7 (atpinISET2)\n1 1 1 0 2.25 Touch screen controller (TSC);\nallfunctions\n1 1 1 1 2.25 Touch screen controller (TSC);\nx-position andy-position only\n51TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.8 TSCMODE. Register Address: 08h\nTSCMODE B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunction TSC_M2 TSC_M1 TSC_M0\nDefault 0 0 0 0 0 1 1 1\nSetbysignal\nDefault value loaded by: UVLO UVLO UVLO\nRead/write R R R R R R/W R/W R/W\nBit3..0 MODE SELECT BITS FOR THE TOUCH SCREEN INTERFACE\nNote: Data conversions using thetouch screen interface require setting thetouch screen mode with register\nTSCMODE andselecting theanalog input channel fortheADC according tothefollowing table.\nMeasurement ofx-position:\n•SetTSCMODE to000toselect x-position measurement\n•SetBitADENABLE=1 toprovide power totheADC.\n•Setinput select fortheADC inregister ADCONFIG to1110 (AD_IN14 selected).\n•Start aconversion bysetting CONVERSION START=1; wait until END OFCONVERSION=1\n•Read register ADRESULT_1 andADRESULT_2\nTSC_M2 TSC_M1 TSC_M0 TSX1\n(AD_IN1)TSX2\n(AD_IN2)TSY1(AD_\nIN3)TSY2(AD_\nIN4)MODE MEASUREMENT\n0 0 0 TSREF GND A/D HiZ X-Position Voltage TSY1\n0 0 1 A/D HiZ TSREF GND Y-Position Voltage TSX1\n0 1 0 TSREF TSREF GND GND Pressure Current TSX1 and\nTSX2\n0 1 1 TSREF GND HiZ HiZ Plate X Current TSX1\n1 0 0 HiZ HiZ TSREF GND Plate Y Current TSY1\n1 0 1 V2 V2 GND GND TSC standby Voltage TSX1 and\nTSX2\n1 1 0 A/D A/D A/D A/D A/D Voltage measurement\nwith ADC\n1 1 1 open open open open TSC andADC\ndisabled (nointerrupt\ngeneration)\n10.6.9 ADRESULT_1. Register Address: 09h\nADRESULT_1 B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunction AD_BIT7 AD_BIT6 AD_BIT5 AD_BIT4 AD_BIT3 AD_BIT2 AD_BIT1 AD_BIT0 LSB\nDefault x x x x x x x x\nSetbysignal\nDefault value loaded\nby:R R R R R R R R\nRead/write\n52TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.10 ADRESULT_2. Register Address: 0Ah\nADRESULT_2 B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunctionAD_BIT9\nMSBAD_BIT8\nDefault 0 0 0 0 0 0 x x\nSetbysignal\nDefault value loaded by: R R R R R R R R\nRead/write\n10.6.11 PGOOD. Register Address: 0Bh\nPGOOD B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunction ResetPGOOD\nDELAY 1PGOOD\nDELAY 0PGOOD\nVDCDC1PGOOD\nVDCDC2PGOOD\nVDCDC3PGOOD\nLDO1PGOOD\nLDO2\nDefault for\n–70,-73,-731, -732x 1 1\nDefault forTPS65072 x 0 0\nSetbysignalPGOOD\nVDCDC1PGOOD\nVDCDC2PGOOD\nVDCDC3PGOOD\nLDO1PGOOD\nLDO2\nDefault value loaded by:PGOOD\nVDCDC1PGOOD\nVDCDC2PGOOD\nVDCDC3PGOOD\nLDO1PGOOD\nLDO2\nRead/write R R/W R/W R R R R R\nBit7 Reset:\n0=indicates thatthecomparator input voltage isabove the1Vthreshold.\n1=indicates thatthecomparator input voltage isbelow the1Vthreshold.\nBit6..5 PGOOD DELAY 0,1(sets thedelay time ofReset andPGOOD output):\n00=delay is20ms\n01=delay is100ms\n10=delay is200ms\n11=delay is400ms\nBit4 PGOOD VDCDC1:\n0=indicates thattheVDCDC1 converter output voltage isbelow itstarget regulation voltage or\ndisabled.\n1=indicates thattheVDCDC1 converter output voltage iswithin itsnominal range.\nBit3 PGOOD VDCDC2:\n0=indicates thattheVDCDC2 converter output voltage isbelow itstarget regulation voltage or\ndisabled.\n1=indicates thattheVDCDC2 converter output voltage iswithin itsnominal range.\nBit2 PGOOD VDCDC3:\n0=indicates thattheVDCDC3 converter output voltage isbelow itstarget regulation voltage or\ndisabled 1=indicates thattheVDCDC3 converter output voltage iswithin itsnominal range.\nBit1 PGOOD LDO1:\n0=indicates thatLDO1 output voltage isbelow itstarget regulation voltage ordisabled\n1=indicates thattheLDO1 output voltage iswithin itsnominal range.\nBit0 PGOOD LDO2:\n0=indicates thattheLDO2 output voltage isbelow itstarget regulation voltage ordisabled.\n1=indicates thattheLDO2 output voltage iswithin itsnominal range.\n53TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.12 PGOODMASK. Register Address: 0Ch\nPGOODMASK B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunctionMASK\nVDCDC3 and\nLDO1MASK\nVDCDC1MASK\nVDCDC2MASK\nVDCDC3MASKLDO1MASK\nLDO2\nDefault for–70 0 0 0 0 1 0 0 0\nDefault for-72 0 0 0 1 0 0 0 0\nDefault for-73,-731,\n-7320 0 0 1 1 1 0 0\nSetbysignal\nDefault value loaded\nby:UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R R R/W R/W R/W R/W R/W R/W\nBit5 MASK VDCDC3 andLDO1:\n0=indicates thattheoutput voltage ofeither DCDC3 orLDO1 iswithin itsnominal range. The\nPGOOD output isnotaffected (notdriven LOW)\n1=indicates thatboth LDO1 AND DCDC3 output voltage isbelow itstarget regulation voltage or\ndisabled. This willdrive thePGOOD output low.\nBit4..0 MASK VDCDC1/2/3, LDO1,2:\n0=thestatus ofthepower good BitinRegister PGOOD does notaffect thestatus ofthePGOOD\noutput pin\n1=thePGOOD pinisdriven lowincase theoutput voltage oftheconverter orLDO isbelow its\ntarget regulation voltage ordisabled.\n10.6.13 CON_CTRL1. Register Address: 0Dh\nCON_CTRL1 B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunction DCDC_SQ2 DCDC_SQ1 DCDC_SQ0DCDC1\nENABLEDCDC2\nENABLEDCDC3\nENABLELDO1\nENABLELDO2\nENABLE\nDefault for\n–70,–72,-73,-732See Table 10See\nTable 10See\nTable 101 1 1 1 1\nDefault for\nTPS650731See Table 10See\nTable 10See\nTable 101 1 1 1 0\nSetbysignalDCDC1_E\nNZDCDC2_E\nNZDCDC3_EN\nZLDO_ENZ LDO_ENZ\nDefault value loaded by: UVLO UVLO UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R/W R/W R/W R/W R/W R/W R/W R/W\nThe CON_CTRL1 register can beused todisable and enable allpower supplies through theserial interface.\nDefault istoallow allsupplies tobeon,providing therelevant enable pinishigh. The following tables indicate\nhow theenable pins andtheCON_CTRL1 register arecombined. The CON_CTRL1 Bitsareautomatically reset\ntodefault when thecorresponding enable pinislow.\nBit7..5 DCDC_SQ2 toDCDC_SQ0: power-up sequencing (power down sequencing isthereverse)\n000=power-up sequencing is:DCDC2 only; DCDC1 andDCDC3 arenotpartoftheautomatic\nsequencing andareenabled bytheir enable pins EN_DCDC1 andEN_DCDC3\n001=power-up sequencing isDCDC2 andDCDC3 atthesame time, DCDC1 isnotpartofthe\nautomatic sequencing andisenabled byitsenable pinEN_DCDC1\n010=power-up sequencing is:DCDC1 when power good then DCDC2 andDCDC3 atthesame time\n011=power-up sequencing is:DCDC3 when power good then DCDC2; DCDC1 isnotpartofthe\nautomatic sequencing andiscontrolled byitsEN_DCDC1 pin.\n54TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated100=power-up sequencing is:DCDC3 isstarted atthesame time with LDO2 ifBit\nMASK_EN_DCDC3 inregister 0Eh isset(default isset). DCDC1 andDCDC2 arestarted atthesame\ntime when LDO2 isPGOOD (defined inLDO sequencing 111); DCDC3 isenabled ordisabled with its\nEN_DCDC3 pinifMASK_EN_DCDC3 inregister 0Eh iscleared (set=0). (Sirf PRIMA, start-up from\nOFF orstart-up after SLEEP)\n101=DCDC converters areenabled individually with theexternal enable pins\n110=DCDC1first, when power good then DCDC2, when power good then DCDC3\n111=power-up sequencing is:DCDC1 andDCDC2 atthesame time >1ms after LDO2 hasbeen\nstarted (defined inLDO sequencing 010); DCDC3 isnotpartoftheautomatic sequencing butis\nenabled with itsEN_DCDC3 pin(Atlas4)\nIncase ofautomatic sequencing other than 101, thestart isinitiated bygoing intoON-state. DCDC converters\nthatarenotpart oftheautomatic sequencing canbeenabled bypulling their enable pintoalogic HIGH level at\nanytime inON-state. The enable pins fortheconverters thatareautomatically enabled, should betiedtoGND.\nForsequencing option DCDC_SEQ=111, thestart isinitiated bygoing intoON-state, however, theexternal LDO\nconnected topinEN_EXTLDO ispowered first, followed byLDO2.\n(The sequencing ofLDO1 andLDO2 isdefined inregister LDO_CTRL1.)\nBit4..0 DCDC1,2,3: See Table 6,Table 7,andTable 8\nTable 6.DCDC1 Enable Control\nEN_DCDC1 PIN CON_CTRL1 <4> DCDC1 CONVERTER\n0 x disabled\n1 0 disabled\n1 1 enabled\nTable 7.DCDC1 Enable Control\nEN_DCDC2 PIN CON_CTRL1 <3> DCDC2 CONVERTER\n0 x disabled\n1 0 disabled\n1 1 enabled\nTable 8.DCDC1 Enable Control\nEN_DCDC3 PIN CON_CTRL1 <2> DCDC3 CONVERTER\n0 x disabled\n1 0 disabled\n1 1 enabled\n55TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.14 CON_CTRL2. Register Address: 0Eh\nCON_CTRL2 B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunctionENABLE\n1stimerENABLE\n5stimerDS_RDYPWR_D\nSMASK_EN_DCDC3UVLO\nhysteresisUVLO1 UVLO0\nDefault 0 0 0 0 1 1 0 1\nDefault value loaded\nby:UVLO UVLO UVLO UVLO UVLO BG_GOOD BG_GOOD BG_GOOD\nRead/write R/W R/W R/W R/W R/W R/W R/W R/W\nBit7…6 ENABLE TIMERS:\n0=thestate machine timers of1sand5s,respectively aredisabled\n1=thestate machine timers of1sand5s,respectively areenabled\nBit5 DS_RDY (data ready, memory content valid) forusewith SirfPrima processor DEEP SLEEP\nmode:\n0=status Bitwhich isindicating thememory content isnotvalid after wake upfrom DEEP SLEEP.\nThis Bitisset/cleared bythePrima application processor. Cleared when device isinUVLO totell\nprocessor there was apower loss. TheBitsneeds tobecleared byuser software after awake up\nfrom DEEP SLEEP toenable theDCDC2 converter tobepowered down inshutdown sequencing\ndepending onthestatus ofLDO2.\n1=memory content isvalid after wake upfrom DEEP SLEEP (setbyI2Ccommand byapplication\nprocessor only). ThePrima processor isready topower down toDEEP SLEEP mode orwas just\nwaking upfrom DEEP SLEEP mode.\nBit4 PWR_DS (enter DEEP SLEEP forsequencing option DCDC_SEQ=100, LDO_SQ=111):\n0=PMU isinnormal operation\n1=PMU powers down allrails except DCDC2 andtheexternal LDO onpin“EXT_LDO ”.PGOOD\nispulled LOW.\nBit3 MASK_EN_DCDC3; used forPrima application processor start-up sequencing:\n0=DCDC3 isenabled ordisabled bythestatus ofEN_DCDC3 forsequencing option\nDCDC_SEQ=100.\n1=DCDC3 willstart atthesame time with LDO2 forsequencing option DCDC_SEQ=100. The\nstatus ofEN_DCDC3 isignored\nBit2 UNDERVOLTAGE LOCKOUT HYSTERESIS:\n0=400-mV hysteresis\n1=500-mV hysteresis\nBit1..0 UVLO1, UVLO2 (undervoltage lockout voltage):\n00=thedevice turns offat2.8Vwith thereverse ofthesequencing defined inCON_CTRL1\n01=thedevice turns offat3Vwith thereverse ofthesequencing defined inCON_CTRL1\n10=thedevice turns offat3.1Vwith thereverse ofthesequencing defined inCON_CTRL1\n11=thedevice turns offat3.25 Vwith thereverse ofthesequencing defined inCON_CTRL1\nNote: Theundervoltage lockout voltage issensed attheSYS pinandthedevice goes toOFF state when\nthevoltage isbelow thevalue defined intheregister. BG_GOOD istheinternal bandgap good\nsignal which occurs atlower voltages than UVLO.\n56TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.15 CON_CTRL3. Register Address: 0Fh\nCON_CTRL3 B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunctionFPWM\nDCDC3FPWM\nDCDC2FPWM\nDCDC1DCDC1\ndischargeDCDC2\ndischargeDCDC3\ndischargeLDO1\ndischargeLDO2\ndischarge\nDefault 0 0 0 1 1 1 1 1\nDefault value loaded by: UVLO UVLO UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R/W R/W R/W R/W R/W R/W R/W R/W\nBit7 FPWM DCDC3:\n0=DCDC3 converter operates inPWM /PFM mode\n1=DCDC3 converter isforced intofixed frequency PWM mode\nBit6 FPWM DCDC2:\n0=DCDC2 converter operates inPWM /PFM mode\n1=DCDC2 converter isforced intofixed frequency PWM mode\nBit5 FPWM DCDC1:\n0=DCDC1 converter operates inPWM /PFM mode\n1=DCDC1 converter isforced intofixed frequency PWM mode\nBit4–0 0=theoutput capacitor oftheassociated converter orLDO isnotactively discharged when\ntheconverter orLDO isdisabled\n1=theoutput capacitor oftheassociated converter orLDO isactively discharged when the\nconverter orLDO isdisabled. This decreases thefalltime oftheoutput voltage atlight load\n10.6.16 DEFDCDC1. Register Address: 10h\nDEFDCDC1 B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunctionDCDC1\nextadjDCDC1[5] DCDC1[4] DCDC1[3] DCDC1[2] DCDC1[1] DCDC1[0]\nDefault for–70,–72 0 0 1 1 1 1 1 1\nDefault for–73,–731,\n–7320 0 1 0 0 1 0 1\nDefault value loaded by: UVLO UVLO UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R/W R R/W R/W R/W R/W R/W R/W\nDEFDCDC1 sets theoutput voltage fortheDCDC1 converter. Perdefault theconverter isinternally fixed butcan\nbeprogrammed toanexternally adjustable version bysetting Bit7(Ext adj). The default setting isdefined inan\nEEPROM Bit.Incase theexternally adjustable version isprogrammed, theexternal resistor divider need tobe\nconnected totheVDCDC1 pin,otherwise thispinneeds tobeconnected totheoutput voltage directly. Forthe\nfixed voltage version, theoutput voltage issetwith BitsB0toB5(DCDC1[5] toDCDC1[0]):\nAllstep-down converters provide thesame output voltage range, seeDEFDCDC3_LOW. Register Address: 13h.\n57TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.17 DEFDCDC2_LOW. Register Address: 11h\nDEFDCDC2_LOW B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunction DCDC2[5] DCDC2[4] DCDC2[3] DCDC2[2] DCDC2[1] DCDC2[0]\nDefault for-70,-72,\n-7320 0 1 0 0 1 0 1\nDefault for-73,-731 0 0 0 1 0 0 1 1\nDefault value loaded by: UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R R R/W R/W R/W R/W R/W R/W\n10.6.18 DEFDCDC2_HIGH. Register Address: 12h\nDEFDCDC2_HIGH B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunction DCDC2 extadj DCDC2[5] DCDC2[4] DCDC2[3] DCDC2[2] DCDC2[1] DCDC2[0]\nDefault –70,–732 0 0 1 1 1 1 1 1\nDefault for-72 0 0 1 1 0 0 1 1\nDefault for-73,-731 0 0 1 0 0 1 0 1\nDefault value loaded\nby:UVLO UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R/W R R/W R/W R/W R/W R/W R/W\nThe output voltage for DCDC2 isswitched between the value defined inDEFDCDC2_LOW and\nDEFDCDC2_HIGH depending onthestatus oftheDEFDCDC2 pin. IFDEFDCDC2 isLOW thevalue in\nDEFDCDC2_LOW isselected, ifDEFDCDC2 =HIGH, thevalue inDEFDCDC2_HIGH isselected. Perdefault\ntheconverter isinternally fixed butcanbeprogrammed toanexternally adjustable version byEEPROM similar to\nDCDC1.\n10.6.19 DEFDCDC3_LOW. Register Address: 13h\nDEFDCDC3_LOW B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunction DCDC3[5] DCDC3[4] DCDC3[3] DCDC3[2] DCDC3[1] DCDC3[0]\nDefault for–70 0 0 0 0 1 0 1 1\nDefault for-72,–73,\n–731, –7320 0 0 1 0 0 1 1\nDefault value loaded by: UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R/W R R/W R/W R/W R/W R/W R/W\n58TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.20 DEFDCDC3_HIGH. Register Address: 14h\nDEFDCDC3_HIGH B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunctionDCDC3\nextadjDCDC3[5] DCDC3[4] DCDC3[3] DCDC3[2] DCDC3[1] DCDC3[0]\nDefault -70 0 0 0 1 0 0 1 1\nDefault for-72 0 0 0 1 1 0 1 1\nDefault for–73,–731,\n–7320 0 0 1 1 0 0 1\nDefault value loaded by: UVLO UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R/W R R/W R/W R/W R/W R/W R/W\nThe output voltage for DCDC3 isswitched between the value defined inDEFDCDC3_LOW and\nDEFDCDC3_HIGH depending onthestatus oftheDEFDCDC3 pin. IFDEFDCDC3 isLOW thevalue in\nDEFDCDC3_LOW isselected, ifDEFDCDC3 =HIGH, thevalue inDEFDCDC3_HIGH isselected. Perdefault\ntheconverter isinternally fixed butcanbeprogrammed toanexternally adjustable version byEEPROM similar to\nDCDC2.\nTable 9.DCDC Output Voltage Range\nOUTPUT VOLTAGE\n[V]B5 B4 B3 B2 B1 B0\n0.725 0 0 0 0 0 0\n0.750 0 0 0 0 0 1\n0.775 0 0 0 0 1 0\n0.800 0 0 0 0 1 1\n0.825 0 0 0 1 0 0\n0.850 0 0 0 1 0 1\n0.875 0 0 0 1 1 0\n0.900 0 0 0 1 1 1\n0.925 0 0 1 0 0 0\n0.950 0 0 1 0 0 1\n0.975 0 0 1 0 1 0\n1.000 0 0 1 0 1 1\n1.025 0 0 1 1 0 0\n1.050 0 0 1 1 0 1\n1.075 0 0 1 1 1 0\n1.100 0 0 1 1 1 1\n1.125 0 1 0 0 0 0\n1.150 0 1 0 0 0 1\n1.175 0 1 0 0 1 0\n1.200 0 1 0 0 1 1\n1.225 0 1 0 1 0 0\n1.250 0 1 0 1 0 1\n1.275 0 1 0 1 1 0\n1.300 0 1 0 1 1 1\n1.325 0 1 1 0 0 0\n1.350 0 1 1 0 0 1\n1.375 0 1 1 0 1 0\n1.400 0 1 1 0 1 1\n1.425 0 1 1 1 0 0\n1.450 0 1 1 1 0 1\n1.475 0 1 1 1 1 0\n1.500 0 1 1 1 1 1\n59TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTable 9.DCDC Output Voltage Range (continued)\nOUTPUT VOLTAGE\n[V]B5 B4 B3 B2 B1 B0\n1.550 1 0 0 0 0 0\n1.600 1 0 0 0 0 1\n1.650 1 0 0 0 1 0\n1.700 1 0 0 0 1 1\n1.750 1 0 0 1 0 0\n1.800 1 0 0 1 0 1\n1.850 1 0 0 1 1 0\n1.900 1 0 0 1 1 1\n1.950 1 0 1 0 0 0\n2.000 1 0 1 0 0 1\n2.050 1 0 1 0 1 0\n2.100 1 0 1 0 1 1\n2.150 1 0 1 1 0 0\n2.200 1 0 1 1 0 1\n2.250 1 0 1 1 1 0\n2.300 1 0 1 1 1 1\n2.350 1 1 0 0 0 0\n2.400 1 1 0 0 0 1\n2.450 1 1 0 0 1 0\n2.500 1 1 0 0 1 1\n2.550 1 1 0 1 0 0\n2.600 1 1 0 1 0 1\n2.650 1 1 0 1 1 0\n2.700 1 1 0 1 1 1\n2.750 1 1 1 0 0 0\n2.800 1 1 1 0 0 1\n2.850 1 1 1 0 1 0\n2.900 1 1 1 0 1 1\n3.000 1 1 1 1 0 0\n3.100 1 1 1 1 0 1\n3.200 1 1 1 1 1 0\n3.300 1 1 1 1 1 1\n60TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.21 DEFSLEW. Register Address: 15h\nDEFSLEW B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunction SLEW2 SLEW1 SLEW0\nDefault 0 0 0 0 0 1 1 0\nDefault value loaded by: UVLO UVLO UVLO\nRead/write R R R R R R/W R/W R/W\nTheDEFSLEW register defines theslew rateoftheoutput voltage forDCDC2 andDCDC3 incase thevoltage is\nchanged during operation. Incase Bit“LDO2 tracking “inregister DEFLDO2 isset,thisisalso valid forLDO2.\nWhen thevoltage change isinitiated bytoggling pinDEFDCDC2 orDEFDCDC3, thestart ofthevoltage change\nistriggered bytherising orfalling edge oftheDEFDCDC2 orDEFDCDC3 pin. Ifavoltage change isdone\ninternally be re-programming register DEFDCDC2_LOW, DEFDCDC2_HIGH, DEFDCDC3_LOW or\nDEFDCDC3_HIGH, thevoltage change isinitiated immediately after thenew value has been written tothe\nregister with theslew ratedefined.\nSLEW2 SLEW\n1SLEW\n0VDCDC3\nSLEW RATE\n0 0 0 0.11 mV/µs\n0 0 1 0.22 mV/µs\n0 1 0 0.45 mV/µs\n0 1 1 0.9mV/µs\n1 0 0 1.8mV/µs\n1 0 1 3.6mV/µs\n1 1 0 7.2mV/µs\n1 1 1 Immediate\n61TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.22 LDO_CTRL1. Register Address: 16h\nLDO_CTRL1 B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunction LDO_SQ2 LDO_SQ1 LDO_SQ0 LDO1[3] LDO1[2] LDO1[1] LDO1[0]\nDefault for\n–70See\nTable 10See\nTable 10See\nTable 100 1 0 0 1\nDefault for\n–73,–731, –732,See\nTable 10See\nTable 10See\nTable 100 1 0 0 1\nDefault for\n–72See\nTable 10See\nTable 10See\nTable 100 0 0 1 0\nDefault value loaded by: UVLO UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R/W R/W R/W R R/W R/W R/W R/W\nBit7..5 LDO_SQ2 toLDO_SQ0: power-up sequencing: (power down sequencing isthereverse)\n000=LDO1 andLDO2 areenabled assoon asdevice isinON-state bypulling PB_IN=LOW or\nPOWER_ON=HIGH\n001=LDO1 andLDO2 areenabled after DCDC3 was enabled anditspower good Bitishigh.\n010=external pinat“EN_EXTLDO ”isdriven HIGH first, after >1ms LDO2 isenabled, LDO1 is\nenabled atthesame time with DCDC3. EN_EXTLDO isdriven LOW bygoing intoOFF-state, LDO2\nisdisabled atthesame time with EN_EXTLDO going LOW. Disabling LDO2 inregister CON_CTRL1\nwillnotdrive EN_EXTLDO=LOW. (Atlas4)\n011=LDO1 isenabled 300us after PGOOD ofDCDC1, LDO2 isoff.LDO2 canbeenabled/disabled\nbyanI2Ccommand inregister CON_CTRL1.\n100=LDO1 isenabled after DCDC1 shows power good; LDO2 isenabled with DCDC3\n101=LDO1 isenabled with DCDC2; LDO2 isenabled after DCDC1 isenabled anditspower good\nBitishigh\n110=LDO1 isenabled 10ms after DCDC2 isenabled anditspower good Bitishigh, LDO2 isoff.\nLDO2 canbeenabled /disabled byanI2Ccommand inregister CON_CTRL1.\n111=external pinatEN_EXTLDO isdriven HIGH first, after >1ms LDO2 isenabled, LDO1 is\nenabled when EN_DCDC3 pinispulled high AND DCDC3 ispower good (first power –upfrom OFF\nstate). LDO1 isdisabled when EN_DCDC3 pingoes LOW forSLEEP mode. LDO2 isdisabled atthe\nsame time with DCDC2 andDCDC1 during shutdown (Sirf PRIMA).\nAutomatic sequencing sets theenable BitsoftheLDOs accordingly, sotheLDOs canbeenabled ordisabled\nbytheI2Cinterface inON-state.\nAllsequencing options thatdefine aramp insequence fortheDC-DC converters andtheLDOs, (notatthe\nsame time) aretimed such thatthepower good signal triggers thestart forthenext converter. Ifthere isatime\ndefined such as1-ms delay, thetimer isstarted after thepower good signal oftheprevious converter ishigh.\nLDO enable isdelayed by170µsinternally tomatch thedelay fortheDC-DC converters. Bythis, for\nsequencing options thatdefine aramp atthesame time foranLDO andaDC-DC converter, itismade sure\nthey willramp atthesame time, given thefacttheDC-DC converters have aninternal 170-µsdelay aswell.\n62TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedBit3..0 LDO1(3) toLDO1(0):\nTheBitsdefine thedefault output voltage ofLDO1 according tothetable below:\nLDO1[3] LDO1[2] LDO1[1] LDO1[0] LDO1 OUTPUT\nVOLTAGE\n0 0 0 0 1.0V\n0 0 0 1 1.1V\n0 0 1 0 1.2V\n0 0 1 1 1.25 V\n0 1 0 0 1.3V\n0 1 0 1 1.35 V\n0 1 1 0 1.4V\n0 1 1 1 1.5V\n1 0 0 0 1.6V\n1 0 0 1 1.8V\n1 0 1 0 2.5V\n1 0 1 1 2.75 V\n1 1 0 0 2.8V\n1 1 0 1 3.0V\n1 1 1 0 3.1V\n1 1 1 1 3.3V\n10.6.23 DEFLDO2. Register Address: 17h\nDEFLDO2 B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunction LDO2 tracking LDO2[5] LDO2[4] LDO2[3] LDO2[2] LDO2[1] LDO2[0]\nDefault for–70,–72 0 0 0 1 0 0 1 1\nDefault for–73,–731,\n–7320 0 1 0 0 1 0 1\nDefault value loaded\nby:UVLO UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R R/W R/W R/W R/W R/W R/W R/W\nThe DEFLDO2 register isused tosettheoutput voltage ofLDO2 according tothevoltage table defined under\nDEFDCDC3 when BitLDO2 tracking issetto0.Incase BitLDO2 tracking issetto1,theoutput voltage ofLDO2\nisdefined bythecontents defined forDCDC3.\nBit6 LDO2 TRACKING:\n0=theoutput voltage isdefined byregister DEFLDO2\n1=theoutput voltage follows thesetting defined forDCDC3 (DEFDCDC3_LOW or\nDEFDCDC3_HIGH, depending onthestate ofpinDEFDCDC3)\nBit5..0 LDO2[5] toLDO2[0]:\noutput voltage setting forLDO2 similar toDCDC3\n63TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.6.24 WLED_CTRL1. Register Address: 18h\nWLED_CTRL1 B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunctionEnable\nISINKDimming\nfrequency1Dimming\nfrequency0\nDefault 0 0 0 1 0 0 0 0\nDefault value loaded by: UVLO UVLO UVLO\nRead/write R/W R R/W R/W R R R R\nBit7 ENABLE ISINK:\n0=both current sinks areturned OFF, thewLED boost converter isdisabled\n1=both current sinks areturned on,thewLED boost converter isenabled\nBit5..4 DIMMING FREQUENCY 0/1:\n00=100Hz\n01=200Hz\n10=500Hz\n11=1000 Hz\n10.6.25 WLED_CTRL2. Register Address: 19h\nWLED_CTRL2 B7 B6 B5 B4 B3 B2 B1 BO\nBitname andfunctionCurrent\nlevelLED DUTY\nCYCLE_6LED DUTY\nCYCLE_5LED DUTY\nCYCLE_4LED DUTY\nCYCLE_3LED DUTY\nCYCLE_2LED DUTY\nCYCLE_1LED DUTY\nCYCLE_0\nDefault 0 0 0 1 1 1 1 0\nDefault value loaded by: UVLO UVLO UVLO UVLO UVLO UVLO UVLO UVLO\nRead/write R/W R/W R/W R/W R/W R/W R/W R/W\nBit7 CURRENT LEVEL:\n0=current defined with resistor connected from ISET2 toGND\n1=current defined with resistor connected from ISET1 toGND\nBit6..0 sets theduty cycle forPWM dimming from 1%(0000000) to100% (1100011).\nValues above 1100011 settheduty cycle to0%;default is30% duty cycle\n64TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n11.1 Application Information\nThe TPS6507x isdesigned topair with various application processors. This section describes how use the\nTPS6507x foranapplication andprovides some examples fordesigning forcertain applications andprocessors\nincluding OMAP-L138, OMAP35xx, AM3505, andAtlas IV.\n11.1.1 Power Solutions ForDifferent Application Processors\n11.1.1.1 Default Settings\nForproper power supply design with TPS6507x, notonly thedefault output voltage isrelevant butalso inwhat\nsequence thedifferent power rails areenabled. The voltages aretypically enabled internally based onthe\nsequencing options programmed. Fordifferent application processors, there aredifferent sequencing options\navailable. Inaddition, thedelay time andpulse forthereset signal totheapplication processor isdifferent. See\nTable 10with thedefault settings forsequencing, output voltages andreset options fortheTPS6507x family:\nTable 10.Sequencing Settings\nPART\nNUMBERDEDICATED\nFORDCDC_SQ[2..0] LDO_SQ[2..0] COMMENT\nTPS65070 OMAP-L138 011 001 DCDC1= I/O,(3.3V);enabled byEN_DCDC1\nDCDC2= DVDD3318 (1.8Vor3.3V)\n(DEFDCDC2=LOW: 1.8V;DEFDCDC2=HIGH: 3.3V)\nDCDC3=core voltage CVDD\n(DEFDCDC3=LOW: 1V;DEFDCDC3=HIGH: 1.2V)\nLDO1= 1.8V,delayed byexternal PMOS\nLDO2= 1.2V\nPGOOD delay time (reset delay): 400ms <PGOODMASK >=08h:\nreset based onVDCDC2\nTPS65072 SirfAtlas 4 111 010 DCDC1=VDDIO (3.3V)\nDCDC2=VMEM (1.8V)\nDCDC3= VDD_PDN (1.2V)driven byX_PWR_EN\nLDO1=VDD_PLL (1.2V)\nLDO2=VDD_PRE (1.2V)\nEN_EXTLDO=VDDIO_RTC\nPGOOD delay time (reset delay): 20ms\n<PGOODMASK >=10h: reset based onVDCDC1\nTPS65073 OMAP3503\nOMAP3515\nOMAP3525\nOMAP3530101\nSupporting\nSYS-OFF mode001 Supporting SYS-OFF mode:\nDCDC1=VDDS_WKUP_BG, VDDS_MEM, VDDS,\nVDDS_SRAM (1.8V)\nDCDC2=VDDCORE (1.2V)\nDCDC3=VDD_MPU_IVA (1.2V)\nLDO1= VDDS_DPLL_DLL, VDDS_DPLL_PER (1.8V)\nLDO2=VDDS_MMC1 (1.8V)\nPGOOD delay time (reset delay): 400ms\n<PGOODMASK >=1Ch: based onVDCDC1, VDCDC2, VDCDC3\n65TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedApplication Information (continued)\nTable 10.Sequencing Settings (continued)\nPART\nNUMBERDEDICATED\nFORDCDC_SQ[2..0] LDO_SQ[2..0] COMMENT\nTPS650731 OMAP35xx 110 011 DCDC1=VDDS_WKUP_BG, VDDS_MEM, VDDS,\nVDDS_SRAM (1.8V)\nDCDC2=VDDCORE (1.2V)\nDCDC3=VDD_MPU_IVA (1.2V)\nLDO1=VDDS_DPLL_DLL (1.8V)\nLDO2=VDDA_DAC (1.8V):OFF, enabled byI2C\nPGOOD delay time (reset delay): 400ms\n<PGOODMASK >=1Ch: reset based onVDCDC1, VDCDC2,\nVDCDC3\nTPS650732 AM3505\nAM3517110 001 DCDC1=VDDS1-5 (1.8V)\nDCDC2=VDDSHV (3.3V)\nDCDC3=VDD_CORE (1.2V)\nLDO1=VDDA1P8V (1.8V)\nLDO2=VDDS_DPLL (1.8V)\nPGOOD delay time (reset delay): 400ms\n<PGOODMASK >=1Ch: reset based onVDCDC1, VDCDC2,\nVDCDC3\n11.1.1.2 Starting TPS6507x\nTPS6507x was developed forbattery powered applications with focus onlowest shutdown andquiescent current.\nToachieve this, inshutdown allmayor blocks andthesystem voltage attheoutput ofthepower path (SYS) are\nturned offandonly theinput thatturns onTPS6507x, pinPB_IN, issupervised. TPS6507x isdesigned such that\nonly anON-key onPB_IN isneeded pulling thispinLOW toenable TPS6507x. Noexternal pullup isneeded as\nthisisintegrated intoTPS6507x.\nOnce PB_IN ispulled LOW, thesystem voltage isramped andtheDC-DC converters andLDOs arestarted with\nthesequencing defined fortheversion used. IfPB_IN isreleased again, TPS6507x would turn off,soapinwas\nintroduced tokeep TPS6507x enabled after PB_IN was released. PinPOWER_ON serves thisfunction and\nneeds tobepulled HIGH before theuser releases theON-key (PB_IN =HIGH). This HIGH signal at\nPOWER_ON canbeprovided bytheGPIO ofaprocessor orbyapullup resistor toanyvoltage inthesystem\nwhich ishigher than 1.2V.Pulling POWER-ON toasupply voltage would significantly reduce thetime PB_IN\nhastobeasserted LOW. IfPOWER_ON istiedtoaGPIO, theprocessor hastoboot upfirstwhich may take\nsome time. Inthiscase however, theprocessor could dosome additional debouncing, hence does notkeep the\npower enabled iftheON-key isonly pressed forashort time. When there isasupply voltage forthebattery\ncharger atpins ACorUSB, thesituation isslightly different. Inthiscase, thepower path isenabled and the\nsystem voltage (SYS) hasramped already towhatever thevoltage atACorUSB is.Thedcdc converters arenot\nenabled yet but the start-up could not only bedone bypulling PB_IN=LOW but also bypulling\nPOWER_ON=HIGH.\nInapplications that donotrequire anON-key butshall power-up automatically once supply voltage isapplied,\nthere aretwocases toconsider. IfTPS6507x ispowered from itsACorUSB pin(notpowered from itsBAT pin),\nPOWER-ON justneeds tobepulled HIGH toenable theconverters. PB_IN must notbetiedLOW inthiscase.\nIfTPS6507x ispowered from itsBAT pin,PB_IN needs tobetiedLOW tostart uptheconverters.\nAGNDEN_LDO1(I2C)\nTHRESHOLD\nReset10 F/c109VI/O\nLDO2\n200mA LDOVLDO2\n2.2 F/c109VLDO2Vcore\nLDO1\n200mA LDOVLDO1\n2.2 F/c109VLDO1EN_DCDC3DEFDCDC3DCDC1\nSTEP-DOWN CONVERTER\n600mAVDCDC1\nPGND1\n2.2 H/c109EN_DCDC1L1\nL4Batt\nTSAC\nIsetSYS\n10 F/c109DCDC2\nSTEP-DOWN CONVERTER\n600mA / 1500mAVDCDC2\nPGND2/PADDEFDCDC2\nEN_DCDC2L2Vmem2.2 H/c109\n10 F/c109DCDC3\nSTEP-DOWN CONVERTER\n600mA / 1500mAVDCDC3L32.2 H/c10922 F/c109\nPB_IN\nVref =1V+-\ndelayPB_OUT\nSYS\n1 F/c109\nIsink1\nPGND4/PADPGOOD\nIsink2VINLDO1/2VIN_DCDC1/2Power_ONUSB\nFB_wLED\niset2Charger/power path mgmtBattAVDD6\nINT_LDO\nINTERNAL BIASING\nBYPASSTSX1 TSX2\nTSY1 TSY2Touch\nscreen\nbiasing\nANALOG MUXThermistor\nbiasing\nAD_IN1\nAD_IN2\nAD_IN3\nAD_IN4\nI_ChV_TS\nV_AC\nV_USB10 BIT SAR\nADCV_SYS\nV_BAT_SNS\nAD_IN5State\nmachineSCLK\nSDATI²C\nON/OFF circuitry / power good logic\nundervoltage lockout\nVIN_DCDC3\nPGND3/PAD\nEN_LDO2(I2C)INT\niset1AD_IN1\nAD_IN2\nAD_IN3\nAD_IN4\nwLED boost\nI2C controlled\nup to 25mA per stringSequencingAC\nswitch\nUSB\nswitch\nBAT\nswitch\nPGND(PAD)SYS\n4.7 F/c109\n(EN_wLED)\n(EN_EXTLDO )10 F/c109\nCopyright © 2016, Texas Instruments Incorporated\n66TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2 Typical Applications\n11.2.1 General PMIC Application\nFigure 45.Application Schematic forTPS6507x\nL\nLmax outmaxII = I +\n2/c68\nLVout1\nVinI = Vout\nL/c45\n/c68 /c180\n/c180 /c166\n67TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTypical Applications (continued)\n11.2.1.1 Design Requirements\nAllconverters andLDOs must have appropriate output filters orbeterminated properly. Thedevice also includes\nabattery charger, wLEDs, anddigital logic signals forPGOODs andRESETs.\n11.2.1.2 Detailed Design Procedure\n11.2.1.2.1 Output Filter Design (Inductor andOutput Capacitor)\n11.2.1.2.1.1 Inductor Selection\nThestep-down converters operate typically with 2.2-µHoutput inductor. Larger orsmaller inductor values canbe\nused tooptimize theperformance ofthedevice forspecific operation conditions. Theselected inductor hastobe\nrated foritsDCresistance andsaturation current. The DCresistance oftheinductance willinfluence directly the\nefficiency oftheconverter. Therefore aninductor with lowest DCresistance should beselected forhighest\nefficiency.\nEquation 4canbeused tocalculate themaximum inductor current under static load conditions. The saturation\ncurrent oftheinductor should berated higher than themaximum inductor current ascalculated with Equation 4.\nThis isrecommended because during heavy load transient theinductor current willrise above thecalculated\nvalue.\n(4)\nwhere\n•f=Switching Frequency (2.25 MHz typical)\n•L=Inductor Value\n•ΔIL=Peak toPeak inductor ripple current\n•ILmax=Maximum Inductor current (5)\nThehighest inductor current willoccur atmaximum Vin.\nOpen core inductors have asoftsaturation characteristic and they canusually handle higher inductor currents\nversus acomparable shielded inductor.\nAmore conservative approach istoselect theinductor current rating justforthemaximum switch current ofthe\ncorresponding converter. Itmust beconsidered, that thecore material from inductor toinductor differs and will\nhave animpact ontheefficiency especially athigh switching frequencies.\nRefer toTable 11andthetypical applications forpossible inductors.\nTable 11.Tested Inductors\nINDUCTOR TYPE RECOMMENDED\nMAXIMUM DC\nCURRENTINDUCTOR VALUE SUPPLIER\nLPS3010 0.6A 2.2µH Coilcraft\nLPS3015 1.2A 2.2µH Coilcraft\nLPS4018 1.5A 2.2µH Coilcraft\nVLCF4020 1.5A 2.2µH TDK\n11.2.1.2.1.2 Output Capacitor Selection\nTheadvanced Fast Response voltage mode control scheme ofthetwoconverters allow theuseofsmall ceramic\ncapacitors with atypical value of10µF,without having large output voltage under andovershoots during heavy\nload transients. Ceramic capacitors having low ESR values result inlowest output voltage ripple and are\ntherefore recommended. Please refer toforrecommended components.\nVout11 VinVout = Vout + ESR\nL 8 Cout/c45/c230 /c246/c68 /c180 /c180 /c231 /c247/c180 /c166 /c180 /c180 /c166 /c232 /c248\nRMSCoutVout11 VinI = Vout\nL 2 3/c45\n/c180 /c180\n/c180 /c166 /c180\n68TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedIfceramic output capacitors areused, thecapacitor RMS ripple current rating willalways meet theapplication\nrequirements. Just forcompleteness theRMS ripple current iscalculated as:\n(6)\nAtnominal load current theinductive converters operate inPWM mode and theoverall output voltage ripple is\nthesum ofthevoltage spike caused bytheoutput capacitor ESR plus thevoltage ripple caused bycharging and\ndischarging theoutput capacitor:\n(7)\nWhere thehighest output voltage ripple occurs atthehighest input voltage Vin.\nAtlight load currents theconverters operate inPower Save Mode andtheoutput voltage ripple isdependent on\ntheoutput capacitor value. The output voltage ripple issetbytheinternal comparator delay and theexternal\ncapacitor. Thetypical output voltage ripple isless than 1%ofthenominal output voltage.\n11.2.1.2.1.3 Input Capacitor Selection/Input Voltage\nBecause ofthenature ofthebuck converter having apulsating input current, alowESR input capacitor is\nrequired forbest input voltage filtering and minimizing theinterference with other circuits caused byhigh input\nvoltage spikes. The converters need aceramic input capacitor of10µF.The input capacitor canbeincreased\nwithout anylimit forbetter input voltage filtering.\nThe input voltage forthestep-down converters needs tobeconnected topinVINDCDC1/2 forDCDC1 and\nDCDC2 andtopinVINDCDC3 forDCDC3. These pins need tobetiedtogether tothepower source onpinSYS\n(output ofthepower path). The3step-down converters must notbesupplied from different input voltages.\nTable 12.Possible Capacitors\nCAPACITOR\nVALUECASE SIZE MANUFACTURER AND PART\nNUMBERTYPE\n22µF 0805 TDK C2012X5R0J226MT Ceramic\n22µF 0805 Taiyo Yuden JMK212BJ226MG Ceramic\n10µF 0805 Taiyo Yuden JMK212BJ106M Ceramic\n10µF 0805 TDK C2012X5R0J106M Ceramic\n11.2.1.2.1.4 Output Voltage Selection\nThe DEFDCDC2 andDEFDCDC3 pins areused tosettheoutput voltage forstep-down converter DCDC2 and\nDCDC3. See Table 2forthedefault voltages ifthepins arepulled toGND ortoVcc.\n11.2.1.2.1.5 Voltage Change onDCDC2 andDCDC3\nThe output voltage ofDCDC2 and DCDC3 canbechanged during operation from, forexample, 1Vto1.2V\n(TPS65070) and back bytoggling theDEFDCDC2 orDEFDCDC3 pin. The status oftheDEFDCDC3 pinis\nsensed during operation andthevoltage ischanged assoon asthelogic level onthispinchanges from lowto\nhigh orvice versa.\nThe output voltage forDCDC2 and DCDC3 canalso bechanged bychanging theregister content inregisters\nDEFDCDC2_LOW, DEFDCDC2_HIGH, DEFDCDC3_LOW andDEFDCDC3_HIGH.\n11.2.1.2.2 LDOs\n11.2.1.2.2.1 Output Capacitor Selection\nThe control loop oftheLDOs iscompensated such thatitrequires aminimum of2.2µFasanoutput capacitor.\nCeramic X5R orX7R capacitors should beused.\n69TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2.1.2.2.2 Input Capacitor Selection\nTheinput voltage forthetwoLDOs should bebypassed byaceramic capacitor of2.2µFminimum.\n11.2.1.2.2.3 Output Voltage Change ForLDO1 andLDO2\nThe output voltage ofLDO1 andLDO2 isdefined inregisters LDO_CTRL1 forLDO1 andinregister DEFLDO2\nforLDO2. Theoutput voltage canbechanged inthese registers after power-up.\n11.2.1.2.2.4 Unused LDOs\nIncase both LDOS areunused, connect VINLDO1/2 totheSYS node. IfVINLDO1/2 istiedtoGND, theSYS\nvoltage willnotbeturned offduring apower-down with only abattery connected andatransit toON-state isnot\npossible afterwards.\n11.2.1.2.3 White-LED Boost Converter\n11.2.1.2.3.1 LED-Current Setting/Dimming\nThewhite LED boost converter generates anoutput voltage, high enough todrive current through upto10white\nLEDs connected inseries. TPS6507x support oneortwostrings ofwhite LEDs. Iftwostrings ofwhite LEDs are\nused, thenumber ofLEDs ineach string islimited to6LEDs due totheswitch current limit asdefined inthe\nelectrical characteristics. The boost converter block contains twocurrent sinks tocontrol thecurrent through the\nwhite LEDs. The anodes ofthe“upper ”white-LEDs aredirectly connected totheoutput voltage attheoutput\ncapacitor. The cathode ofthe“lowest ”LED isconnected totheinput ofthecurrent sink atpinISINK1 orISINK2.\nThe internal current sink controls theoutput voltage oftheboost converter such thatthere isaminimum voltage\natthecurrent sink toregulate thedefined current. Themaximum current issetwith aresistor connected from pin\nISET1 toGND. Dimming isdone with aninternal PWM modulator bychanging theduty cycle inthecurrent sinks\nfrom 1%to100%. Inorder tosetaLED current ofless than 1%ofthecurrent defined atISET1, asecond current\nrange issetwith aresistor atpinISET2 toGND. Bychanging between thetwocurrent ranges andvarying the\nduty cycle, itispossible toachieve adimming ratio of>1:100. The main functions oftheconverter likeenable /\ndisable oftheconverter, PWM duty cycle and dimming frequency areprogrammed inregisters WLED_CTRL1\nandWLED_CTRL2 –seetheregister description fordetails.\nIfonly onestring ofwhite LEDs areused, ISINK1 andISINK2 need tobeconnected inparallel.\n11.2.1.2.3.2 Setup\nInapplications notrequiring thewLED boost converter, thepins should betiedtoaGND asstated below:\nPins L4,FB_wLED, ISINK1 andISINK2 should bedirectly connected toGND. Each ISET1 andISET2 should be\nconnected toGND with a100-kΩresistor. Optionally ISET1 and ISET2 can beused asanalog inputs tothe\nADC. Inthiscase, these pins canbetiedtoavoltage source intherange from 0Vto2.25 V.\n11.2.1.2.3.3 Setting theLED Current\nThere aretworesistors which setthedefault current forthecurrent sinks atISINK1 andISINK2.\nTheresistor connected toISET1 isused ifBitCURRENT LEVEL isset1inregister 19h.\nTheresistor connected toISET2 isused ifBitCURRENT LEVEL isset0inregister 19h(default).\nThis allows switching between twodifferent maximum values fortheLED current with one Bittoextend the\nresolution fordimming.\nDimming isdone byaninternal PWM signal thatturns onandoffthecurrent sinks ISINK1 andISINK2 at200Hz\n(default). The duty cycle range is1%to100% with a1%resolution andadefault duty cycle of30%. Inorder to\ngetthefullscale LED current, thePWM dimming needs tobesetto100% inregister 19h. This isdone bywriting\n63htoregister 19h.\nKISETisdefined tobe1000 intheelectrical spec, thereference voltage atISET1 andISET2 is1.24 V.\nThecurrent foreach string issetbytheresistor to:\nISINK1=ISINK2= KISET×1.24V/R ISETx (8)\nRISET1,RISET2 =KISET×1.24V/10mA=124 kΩ (9)\nAresistor value of124kΩsets thecurrent oneach string to10mA.\nIo 25 mAIavg = = = 227 mA\n1 D 1 0.89/c45 /c45\nL (Vin Vsw) dt (2.8V 0.14V) 792 ns V dtdi = = = = 117 mA\nL L 18 H/c180 /c45 /c180 /c45 /c180\n/c109\n(on) AVG (on)Io 25 mAVsw = Rds I = Rds = 0.6 140 mV\n1 D 1 0.89/c180 /c180 /c87 /c180 /c187\n/c45 /c45\n2.8 VD 1 0.8 89%\n19.2 V + 0.5 V/c230 /c246/c187 /c45 /c187/c231 /c247/c232 /c248\nViD 1\nVo + V/c230 /c246/c187 /c45 /c104 /c180/c231 /c247/c166 /c232 /c248\n(on) AVGIoVsw = Rds I Iavg =\n1 D/c180\n/c45\nVo + V VinD =\nVo + V Vsw/c166 /c45\n/c166 /c45\n70TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedForonestring ofwLEDs, both strings need tobeconnected inparallel, sothecurrent inthewLEDs istwice the\ncurrent programmed bytheresistor atISET1 orISET2.\nConnecting both strings inparallel isrequired because thewLED converter generates itsoutput voltage\ndependant onthecurrent inISINK1 and ISINK2. Ifthecurrent falls below thetarget, theoutput voltage is\nincreased. Ifone string isopen, thewLED driver willboost theoutput voltage toitsmaximum because it\nassumes thevoltage isnothigh enough todrive current into thisstring (there could bedifferent numbers of\nwLEDs inthetwostrings).\n11.2.1.2.3.4 Inductor Selection\nThe inductor inaboost converter serves asanenergy storage element. The energy stored equals ½L×I2.\nTherefore, theinductor must notbesaturated astheinductance willdrop andtheenergy stored willbereduced\ncausing badefficiency. The converter operates with typically 15-µHto22-µHinductors. Adesign example foran\napplication powering 6LEDs inonestring given below:\nVin=2.8V—minimum input voltage fortheboost converter\nVo=6×3.2V=19.2 V—assuming aforward voltage of3.2VperLED\nVf=0.5V—forward voltage oftheSchottky diode\nIo=25mAmaximum LED current\nFsw =1.125 MHz —switching frequency —T=890 ns\nRds(on) =0.6R —drain-source resistance oftheinternal NMOS switch\nVsw —voltage drop attheinternal NMOS switch\nIAVG—average current inNMOS when turned on\nTheduty cycle foraboost converter is:\n(10)\nWith:\n(11)\nAdifferent approach tocalculate theduty cycle isbased ontheefficiency oftheconverter. The typical number\ncanbefound inthegraphs, orasafirstapproach, wecanassume togetanefficiency ofabout 80% asatypical\nvalue.\n(12)\nWith thevalues given above\n(13)\nton=T×D=890ns×0.89 =792ns\ntoff=890ns–792ns=98ns\n(14)\nWhen theNMOS switch isturned on,theinput voltage isforcing acurrent intotheinductor. The current slope\ncanbecalculated with:\n(15)\n(16)\nTheminimum andmaximum inductor current canbefound byadding halfoftheinductor current ripple (di)tothe\naverage value, which gives:\n117 mAImax = 227 mA + = 285 mA\n2\n117 mAImin = 227 mA = 169 mA\n2/c45\n71TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(17)\nGiven thevalues above, aninductor with acurrent rating greater than 290 mAisneeded. Plenty ofmargin\nshould bekept totherating intheinductor vendors data sheets asthemaximum current istypically specified ata\ninductance drop of20% oreven 30%. Alistoftested inductors isgiven inTable 13with thefollowing test\nconditions.\nTest conditions:\n•Vin=2.8V\n•Vf=3.2V(per LED)\n•Vf=0.5V(Schottky diode)\n•Iout=25mAperstring; nodimming\nTable 13.Tested Inductors\nLED CONFIGURATION INDUCTOR TYPE INDUCTOR VALUE SUPPLIER\n1×6LEDs LPS3015 18µH Coilcraft\n2×6LEDs LPS4018 47µH Coilcraft\n1×10LEDs LPS4018 47µH Coilcraft\nOther inductors, with lower orhigher inductance values can beused. Ahigher inductance willcause alower\ninductor current ripple and therefore willprovide higher efficiency. The boost converter willalso stay in\ncontinuous conduction mode over awider load current range. The energy stored inaninductor isgiven by\nE=1/2L ×I2where Iisthepeak inductor current. The maximum current intheinductor islimited bytheinternal\ncurrent limit ofthedevice, sothemaximum power isgiven bytheminimum peak current limit (see electrical\nspecifications) times theinductance value. Forhighest output power, alarge inductance value isneeded. The\nminimum inductor value possible islimited bytheenergy needed tosupply theload. The limit fortheminimum\ninductor value isgiven during theon-time oftheswitch such thatthecurrent limit isnotreached.\nExample fortheminimum inductor value:\nVin=4.2V,Vout =19.7 V,Iout=5mA, Vsw =0.1 V\n→D=79%\n→ton=703ns\nDuring theon-time, theinductor current should notreach thecurrent limit of1.4A.\nWith V…voltage across theinductor (V=Vin–Vsw)\n→L=V×dt/di =(4.2V–0.1V)×703ns/1.4 A=2µH\n11.2.1.2.3.5 Diode Selection\nDue tothenon-synchronous design oftheboost converter, anexternal diode isneeded. Forbest performance, a\nSchottky diode with avoltage rating of40V orabove should beused. Adiode such astheMBR0540 with an\naverage current rating of0.5Aissufficient.\n11.2.1.2.3.6 Output Capacitor Selection\nAceramic capacitor such asX5R orX7R type isrequired attheoutput. See Table 14forreference.\nTable 14.Tested Capacitor\nLED\nCONFIGURATIONTYPICAL VOLTAGE\nACROSS OUTPUT\nCAPACITORCAPACITOR\nVALUECAPACITOR\nSIZECAPACITOR TYPE MANUFACTURER\n2x6LEDs or1x6LEDs 21V 4.7µF/50V 1206 UMK316BJ475KL Taiyo Yuden\n1x10LEDs 35V 4.7µF/50V 1210 GRM32ER71H475KA Murata\n1 1\n0( ) 25BT TNTCR T R e/c230 /c246/c230 /c246/c180 /c45/c231 /c247/c231 /c247/c232 /c248/c232 /c248/c61 /c180\n2.25 VRT1\nNTCTS\nRT2+-+-V (45)HOT\nV (0)COLD\nCopyright © 2016, Texas Instruments Incorporated\n72TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2.1.2.3.7 Input Capacitor Selection\nAsmall ceramic input capacitor of10µFisneeded attheinput oftheboost converter. Iftheinductor isdirectly\nconnected totheSYS output ofTPS6507x, thecapacitor canbeshared. Inthiscase thecapacitance needs to\nbe22µForabove. Only X5R orX7R ceramic capacitors should beused.\n11.2.1.2.4 Battery Charger\n11.2.1.2.4.1 Temperature Sensing\nThe battery charger integrated inTPS6507x has anover temperature protection fortheLi-ion cell. The\ntemperature issensed with aNTC located atthebattery. Comparators inTPS6507x suspend charge ata\ntemperature below 0°Cand above 45°C.The charger supports twodifferent resistor values fortheNTC. The\ndefault isinternally programmed to10kΩ.Itispossible tochange toa100-kΩNTC with theI2Cinterface.\nTable 15.NTCs Supported\nRESISTANCE AT25°C CURVE /BVALUE RT2 NEEDED FOR\nLINEARIZATIONMANUFACTURER\n10kΩ Curve 2/B=3477 75kΩ Several\n100kΩ Curve 1/B=3964 370kΩ Several\nForbest performance, theNTC needs tobelinearized byconnecting aresistor (RT2) inparallel totheNTC as\nshown inFigure 47.Theresistor value ofRT2 needed forlinearization canbefound inTable 15.\nIfthebattery charger needs tobeoperated without aNTC connected, forexample, fortestpurposes, aresistor\nof10kΩor100kΩneeds tobeconnected from TStoGND, depending forwhich NTC TPS6507x isconfigured\ntoinregister CHCONFIG1.\nFigure 46.Linearizing theNTC\n11.2.1.2.4.2 Changing theCharging Temperature Range (Default 0°Cto45°C)\nThe battery charger isdesigned tooperate with thetwoNTCs listed above. These willgive acold and hot\ntemperature threshold of0°Cand45°C.Ifthecharger needs tooperate (charge) inawider temperature range,\nforexample, –5°Cto50°C,thecircuit canbemodified accordingly. TheNTC changes itsresistance based onthe\nequation listed below:\n(18)\nWith:\nR25 =NTC resistance at25°C\nT=temperature inKelvin\nT0=reference temperature (298K)\n5 - 0 5 10 15 20 25 30 35 40 45 500400080001200016000200002400028000320003600040000\nRNTC□(T)\nRp□(T)\nTemperature□-□(T)\n5 - 0 5 10 15 20 25 30 35 40 45 500.80.911.11.21.31.41.51.61.71.8\nVTS□(T)\nTemperature□-□(T)\n2.25 VRT1\nNTCTS\nRT2+-+-RT3\nV (45)HOT\nV (0)COLD\nCopyright © 2016, Texas Instruments Incorporated\n73TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedResistor RT2 inparallel totheNTC isused tolinearize theresistance change with temperature oftheNTC. As\ntheNTC hasahigh resistance atlowtemperature, theresulting resistance ofNTC inparallel with RT2 islower\nespecially forlowtemperatures where theNTC hasahigh resistance, soRT2 inparallel hasasignificant impact.\nForhigher temperatures, theresistance oftheNTC dropped significantly, soRT2 inparallel does notchange the\nresulting resistance alot.See Figure 47.\nFigure 47.Changing theTemperature Range\n11.2.1.3 Application Curves\nAsFigure 48shows, theresult isanextended charging temperature range atlower temperatures. The upper\ntemperature limit isshifted tolower values aswell resulting inaV(HOT) temperature ofslightly less than 45°C.\nTherefore RT3 isneeded toshift thetemperature range tohigher temperatures again. Figure 49shows theresult\nfor:\n•RT2 =47kΩ\n•RT3 =820R\nUsing these values willextend thetemperature range forcharging to–5°Cto50°C.\nFigure 48.NTC [R(T)] andNTC inParallel toRT2 [Rges(T)] Figure 49.Resulting TSVoltage\n10 F/c109VDCDC22.2 H/c109L2\nDVDD3318_A (3.3V or 1.8 V)\nVDCDC3L3SYSBAT\n22 F/c109\nVINDCDC1/2TSNTCAC\nUSB\nISET\n2.2 F/c1091 F/c109\nLiIon\nPB_INsets default\nvoltage of\nDCDC2 to\n1.8 V or 3.3 VDEFDCDC2\nDEFDCDC3\nVLDO1\nPB_OUTEN_DCDC2\nRESETPGOOD\nSCLKSCLKSDATSDATVDDIO\nPOWER_ON\nGPIO (power hold)set charge\ncurrent\nDCDC2\n1500 mA\nDCDC3\n1500 mAVINLDO1/2SYS\nLDO1\n200 mALDO2\n200 mAOMAP-L138\nBYPASS\nINTINTwLED\nboostSYSL4\n1 F/c109charger / power\npath\nISINK1\nISINK2\nISET1\nISET2ON\nFB_wLEDVDCDC12.2 H/c109L1\nDCDC1\n600 mA 10 F/c109VINDCDC3\nEN_DCDC1TPS65070\nBAT\nINT_LDO\nAVDD6\nSATA_VDD (1.2 V)\nPB_INTERRUPT2.2 F/c109\n4.7 F/c10910 F/c109\nEN_DCDC3PLL0_VDDA (1.2 V)USB0_VDDA33 (3.3 V)\nVLDO2CVDD (1.2 V)\nSATA_VDDR (1.8 V)\nUSB0_VDDA18 (1.8 V)USB1_VDDA33 (3.3 V)\nDVDD3318_C (3.3V or 1.8 V)DVDD3318_B (3.3V or 1.8 V)\nPLL1_VDDA (1.2 V)\nVDDARNWA/1 (1.2 V)\n+-delayReset THRESHOLDUSB1_VDDA18 (1.8 V)\nDDR_DVDD18 (1.8 V)LDO\nENRTC_CVDD (1.2V)\nAVDD6\nSYS\nSi2333\nPGND\nPowerPad(TM)\nAGND1 F/c109\nAD_IN1(TSX1)\nAD_IN2(TSX2)\nAD_IN3(TSY1)\nAD_IN4(TSY2)TPS78101\nVin\nTPS3805H33\nResetVDD SYSSense\nUSBs CVDD (1.2 V)sets default\nvoltage of\nDCDC3 to\n1.0 V or 1.2 VSYS\nBC8471 F/c109\n1 F/c109\n100 k/c87\n3.3 k/c87\n3.3 k/c87\n100 k/c872.2 H/c109\n10 F/c109\n2.2 F/c109\n100 k/c87\n10 k/c87\n100 k/c8710 F/c109\nCopyright © 2016, Texas Instruments Incorporated\n74TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2.2 Powering OMAP-L138\nFigure 50.Powering OMAP-L138\n11.2.2.1 Design Requirements\nTable 16.OMAP -L138 Power Table\nDEVICE REGULATOR VOLTAGE PROCESSOR RAIL NAME SEQUENCE\nDCDC1 3.3VUSB0_VDDA33\nUSB1_VDDA335\nDCDC2 3.3Vor1.8VDVDD3318_A\nDVDD3318_B\nDVDD3318_C3\nDCDC3 1.2V CVDD 1\nLDO1 1.2VSATA_VDD\nPLL0_VDDA\nPLL1_VDDA\nUSBs CVDD\nVDDARNWA/14\nLDO2 1.8VSATA_VDDR\nUSB0_VDDA18\nUSB1_VDDA18\nDDR_DVDD182\nPB_OUT\nVDCDC1\n(USB0_VDDA33)\n3.3□V\nPGOOD\n( )ResetVDCDC3\n(CVDD)\n1.2□V\n400□msPB_IN\nPOWER_ONcan□be□released□HIGH□any□time\nafter□POWR_ON□=□HIGH\n170 s /c109 250 s /c109asserted□HIGH□by□the□application□processor\nany□time□while =□LOW□to□keep□the PB_IN\nsystem□alive50□ms□debounce\nSYS50ms□debounce\nexternal□LDO\n(RTC_CVDD)\n1.2□V\n170 s /c109250 s /c109VLDO1\n(SATA_VDDR)\n1.8□V170 s /c109 250 s /c109level□not□defined□as\nvoltage□at□pull-up□has\nnot□ramped□at□that□time\nVDCDC2\n(VDDSHV)\n1.8□VVLDO2\n(SATA_VDD)\n1.2□V\n75TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2.2.2 Detailed Design Procedure\nUsing therequirements above follow theprocedure from Detailed Design Procedure todesign theTPS6507x for\ntheOMAP-L138.\nFigure 51.Sequence forOMAP-L138\n10 F/c109VCC_3V3 (VDDIO)\nVDCDC22.2 H/c109L2\nVCC_1V8 (VDDIO_MEM)\n10 F/c109VDCDC32.2 H/c109L3VDD_PDN (1.2 V)SYSBAT\n2 x 10 F /c109 VINDCDC1/2TS\nNTCAC\nUSB\nISET\n2.2 F/c1091 F/c109\n1 F/c109LiIon\n/PB_INDEFDCDC2\nDEFDCDC3\nVDD_PRE (1.2 V)VLDO2\nVDD_RTCIOVIN\nLDOSYS\nPB_OUTEN_DCDC2\nEN_DCDC3X_PWR_EN\nRESETPGOOD\nSCLKSCLKSDATSDATVIOPOWER_ONGPIO (power hold)set\ncharge\ncurrent\nDCDC2\n600 mA\nDCDC3\n600 mAVINLDO1/2SYS\n1 F/c109\n4.7k4.7kLDO1\n200 mALDO2\n200 mAALTAS IVBYPASS (2.25 V reference output)\nINTINTwLED\nboostSYSL4\n1 F/c109charger / power path\nISINK1\nISINK2\nISET1\nISET2ON /\nOFF\nFB_wLEDVDCDC12.2 H/c109L1\nDCDC1\n600 mA 10 F/c109VINDCDC3\nEN_DCDC1\nEN_wLEDTPS65072BAT\nINT_LDO\nAVDD6\nVDDPLL (1.2 V)\n2.2 F/c109\nPB_INTERRUPTEN EN_EXTLDO2.2 F/c109\n4.7 F/c109\nGPIO (enable wLED)\nNote: /Reset to Atlas 4 may need to\nbe a RC delay from VDDIO10 F/c109\nCopyright © 2016, Texas Instruments Incorporated\n76TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2.3 Powering Atlas IV\nFigure 52.Powering Atlas IV\n11.2.3.1 Design Requirements\nTable 17.Atlas IVPower Table\nDEVICE REGULATOR VOLTAGE PROCESSOR RAIL NAME SEQUENCE\nDCDC1 3.3V VCC_3V3 (VDDIO) 2\nDCDC2 1.8V VCC_1V8 (VDDIO_MEM) 2\nDCDC3 1.2V VDD_PDN 3\nLDO1 1.2V VDD_PRE 3\nLDO2 1.2V VDDPLL 1\nEN_DCDC3\n(X_PWR_EN)EN_EXTLDO\n(VDD_RTCIO)PB_OUT\nVLDO1\n(VDDPLL)VDCDC3\n(VDD_PDN)\nPGOOD\n(X_RESET_B)VDCDC2\n(VCC_1V8)\n20ms170 s /c109PB_IN\n250 s /c109POWER_ONcan□be□released□HIGH□any□time\nafter□POWR_ON=HIGH\n1ms 250 s /c109asserted□HIGH□by□the□application□processor\nany□time□while□/PB_IN=LOW□to□keep□the\nsystem□alive\n170 s /c109 250 s /c10950ms□debounce15s\n0.5msSYS50ms□debounce\n1ms VLDO2\n(VDD_PRE)\n1ms VDCDC1\n(VCC_3V3)0.95□x□Vout,nominal\n1ms 250 s /c1090.95□x□Vout,nominallevel□not□defined□as\nvoltage□at□pull-up□has\nnot□ramped□at□that□time\n77TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2.3.2 Detailed Design Procedure\nUsing therequirements above follow theprocedure from Detailed Design Procedure todesign theTPS6507x for\ntheAtlas IV.\nFigure 53.Sequence forAtlas IV\n78TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2.3.2.1 Prima SLEEP Mode andDEEP SLEEP Mode Support\nTPS6507x contains asequencing option fortheSirfPrima processor. The sequencing option defines how the\nvoltages areramped atinitial power-up andshutdown aswellasthetiming forentering power save mode forthe\nprocessor (SLEEP mode). ThePrima processor supports SLEEP mode andalso DEEP SLEEP mode. Themain\ndifference from apower supply point ofview is:\n•How thesupply voltages areturned off\n•Which voltages areturned off\n•How power save mode isexited intonormal mode\n•Reset asserted ornot(PGOOD pinofTPS6507x going actively low)\nThesequencing option forPrima isdefined inoneregister each forthesequencing oftheDC-DC converters and\nfortheLDOs. DCDC_SQ[2..0]=100 inregister CON_CTRL1 defines thestart-up sequence fortheDC-DC\nconverters while LDO_SQ[2..0]=111 defines thesequence fortheLDOs. The default isfactory programmed\ntherefore itisensured thefirstpower-up isdone intheright sequence.\nWhen TPS6507x isoff,asmall state machine supervises thestatus ofpinPB_IN while major blocks arenot\npowered forminimum current consumption from thebattery aslong asthere isnoinput voltage tothecharger.\nPower-up fortheTPS6507x isstarted byPB_IN going LOW. This willturnonthepower-FET from thebattery so\nthesystem voltage (SYS) isrising and themain blocks ofthePMU arepowered. After adebounce time of50\nms,themain state machine willpullPB_OUT =LOW toindicate thatthere isa“keypress ”bytheuser andwill\nramp theDC-DC converters and LDOs according tothesequence programmed. Itisimportant toconnect the\npower rails fortheprocessor toexactly theDC-DC converters and LDOs asshown intheschematic and\nsequencing diagrams forproper sequencing. ForPrima, thevoltage rails forVDD_RTCIO needs toramp first.\nThis power railisnotprovided bythePMU butfrom anexternal LDO which isenabled byasignal called\nEN_EXTLDO from thePMU. The PMU willtherefore firstrisethelogic level anpinEN_EXTLDO high toenable\ntheexternal LDO. After a1-ms delay thePMU willramp LDO2 forVDD_PRE andDCDC3 forVDD_PDN. When\ntheoutput voltage ofLDO2 iswithin itsnominal range theinternal power good comparator willtrigger thestate\nmachine which willramp DCDC1 and DCDC2 toprovide thesupply voltage forVCC_3V3 and VCC_1V8. Now\nPrima needs topullitsX_PWR_EN signal high which drives EN_DCDC3 onthePMU. This willnow enable\nLDO1 topower VDDPLL. X_RESET_B willbereleased bythePMU onpinPGOOD based onthevoltage of\nDCDC1 after adelay of20ms.\n11.2.3.2.2 SLEEP Mode\nAtfirst power-up (start-up from OFF state), thevoltage forVDD_PDN isramped atthesame time than\nVDD_PRE. This isdefined byBitMASK_EN_DCDC3 inregister CON_CTRL2 which is“1”perdefault. For\nenabling SLEEP mode, Prima needs toclear thisBit,sotheEN_DCDC3 pintakes control over theDCDC3\nconverter. Prima SLEEP mode isinitialized byPrima pulling itsX_PWR_EN pinLOW which isdriving the\nEN_DCDC3 pinofTPS6507x. This willturnoffthepower forVDDPLL (LDO1) andalso forVDD_PDN (DCDC3).\nAllother voltage rails willstay on.Based ona“keypress ”with PB_OUT going LOW, Prima willwake upand\nassert EN_DCDC3=HIGH. This willturn DCDC3 andLDO1 back onandSirfPRIMA willenter normal operating\nmode.\nEN_DCDC3\n(X_PWR_EN)EN_EXTLDO\n(VDD_RTCIO)PB_OUT\nVLDO1\n(VDDPLL)VDCDC3\n(VDD_PDN)\nPGOOD\n(X_RESET_B)VDCDC2\n(VCC_1V8)\n20ms170 s /c109PB_IN\n250 s /c109POWER_ONcan□be□released□HIGH□any□time\nafter□POWR_ON=HIGH\n170 s /c109250 s /c109asserted□HIGH□by□the□application□processor\nany□time□while□/PB_IN=LOW□to□keep□the\nsystem□alive\n170 s /c109 250 s /c10950ms□debounce15s\n0.5msSYS50ms□debounce\n1ms VLDO2\n(VDD_PRE)\n1ms VDCDC1\n(VCC_3V3)0.95□x□Vout,nominal\n170 s /c109250 s /c1090.95□x□Vout,nominal\nBit□MASK_EN_DCDC3□is\nset□per□default.□DCDC3□is\nstartted□with□LDO2Bit□MASK_EN_DCDC3□is□cleared□by□the□application□processor.\nDCDC3□and□LDO1□are□enabled□/□disabled□by□EN_DCDC3□to\nenter□/□exit□SLEEP modeBit\nMASK_EN_DCDC3\n170 s /c109level□not□defined□as\nvoltage□at□pull-up□has\nnot□ramped□at□that□time\n79TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFigure 54.Sequence forSirfPrima SLEEP Mode\n80TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2.3.2.3 DEEP SLEEP Mode\nEntry intoDEEP SLEEP mode iscontrolled byPrima bywriting toregister CON_CTRL2 ofTPS6507x. Before\nentering DEEP SLEEP mode, Prima willback upallmemory andsetBitDS_RDY=1 toindicate thememory was\nsaved and thecontent isvalid. Setting PWR_DS=1 willturn offallvoltage rails except DCDC2 forthememory\nvoltage andthePMU willapply areset signal bypulling PGOOD=LOW. Prima cannotdetect logic level change\nbyPB_OUT going lowinDEEP SLEEP mode. Awakeup from DEEP sleep istherefore managed bythePMU.\nThe PMU willclear BitPWR_DS and turn ontheconverters again based onauser “keypress ”when PB_IN is\nbeing pulled LOW. Prima willnow check ifDS_RDY=1 todetermine ifthememory content isstillvalid andclear\ntheBitafterwards. Incase there isapower loss andthevoltage ofthePMU isdropping below theundervoltage\nlockout threshold, theregisters inthePMU arere-set tothedefault and DS_RDY iscleared. The PMU would\nperform astart-up from OFF state instead ofexitfrom DEEP SLEEP and SirfPRIMA would read DS_RDY=0,\nwhich indicates memory data isnotvalid.\nSee Sequence diagrams forSirfPrima SLEEP andDEEP SLEEP inFigure 54andFigure 55.\nEN_DCDC3\n(driven□from\nVDCDC1)EN_EXTLDO\n(VDD_RTCIO)PB_OUT\nVLDO1\n(VDDPLL)VDCDC3\n(VDD_PDN)\nPGOOD\n(X_RESET_B)VDCDC2\n(VCC_1V8)\n20msPB_IN\nPOWER_ONcan□be□released□HIGH□any□time\nafter□POWR_ON=HIGH\n170 s /c109250 s /c109asserted□HIGH□by□the□application□processorany□time□while□/PB_IN=LOW□to□keep□the\nsystem□alive50ms□debounce\nSYS50ms□debounce\n1ms VLDO2\n(VDD_PRE)\n1ms VDCDC1\n(VCC_3V3)0.95□x□Vout,nominal\n170 s /c109250 s /c1090.95□x□Vout,nominal\nBit□MASK_EN_DCDC3□is\nset□per□default.□DCDC3□isstartted□at□the□same□time\nwith□LDO2Bit\nMASK_EN_DCDC3\nBit\nDS_RDY\nBit\nPWR_DSset□Bits□PWR_DS□to□set Titan□2to□DEEP SLEEP modePWR_DS□is\ncleared□byPB_IN□going\nLOWDS_RDY=1,□start□wake-up□sequence;otherwise□start□initial□power-up□from□OFF□state\nDS_RDY=0,□start□with\ninitial□power-up□sequence0.95□x□Vout,nominal\n20msset□Bits□DS_RDY to□indicatememory□was□backed-upstartup□from□OFF□statewakeupfrom\nDEEPSLEEP\nDS_RDY iscleared□by□user\nsoftwarelevel□not□defined□as\nvoltage□at□pull-up□has\nnot□ramped□at□that□time\n81TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFigure 55.Sequence forSirfPrima DEEP SLEEP Mode\n10uF VDCDC21.5uHL2\nVDD_MPU_IVA (1.2V)\n10uFVDCDC31.5uH\nL3VDDCORE (1.2V)SYSBAT\n2 x 10uFVINDCDC1/2TS\nNTCAC\nUSB\nISET\n2.2uF1uF\n1uFLiIon\n/PB_INDEFDCDC2\nDEFDCDC3VDDS_MMC1(1.8V / 3.0V)\nLDO2\n2.2uF\nPB_OUTEN_DCDC2\nEN_DCDC3\nSYS.nRESPWRONPGOOD\nSCLKSCLKSDATSDATVDDS\nPOWER_ONGPIO (/disable power)LDO1set charge\ncurrent\nDCDC2\n600mA\nDCDC3\n1500mAVINLDO1/2SYS\n1uF\n4.7k4.7k100kLDO1\n200mALDO2\n200mABATOMAP35xx\nBYPASSAD_IN1 (TSX1)\nAD_IN2 (TSX2)\nAD_IN3 (TSY1)\nAD_IN4 (TSY2)\n/INT/INT100kwLED\nboostSYSL4\n1uFcharger / power path\nISINK1\nISINK2\nISET1\nISET2ON /\nOFF\nFB_wLEDVDCDC11.5uHL1\nDCDC1\n600mA 10uFVINDCDC3\nEN_DCDC1\n+-delayTHRESHOLD/ResetVDDS_DPLL_DLL (1.8V)TPS65073\nAVDD6\nINT_LDOVDDS_WKUP_BG (1.8V)\nVDDS_MEM; VDDS\nVDDS_DPLL_PER (1.8V)VDDS_SRAMLDOEN\nVDDA_DAC (1.8V)SYSTPS79901\nVin\nGPIO (push-button int)TPS3825-33DBVT\n/RSTSYS_OFF_MODEVDDS\n/MRSN74LVC1G06DCK\nSYSVDD\nGND\n00SYS\nAY\nGNDVCCVDDS1k1 k\n00k k110uF\nCopyright © 2016, Texas Instruments Incorporated\n82TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2.4 OMAP35xx (Supporting SYS-OFF Mode)\nFigure 56.OMAP35xx (Supporting SYS-OFF Mode)\n11.2.4.1 Design Requirements\nTable 18.OMAP -35xx Power Table\nDEVICE REGULATOR VOLTAGE PROCESSOR RAIL NAME SEQUENCE\nDCDC1 1.8VVDDS_WKUP_BG\nVDDS_MEM; VDDS\nVDDS_SRAM1\nDCDC2 1.2V VDDCORE 2\nDCDC3 1.2V VDD_MPU_IVA 3\nLDO1 1.8V VDDA_DAC 4\nLDO2 1.8VVDDS_DPLL_DLL\nVDDS_DPLL_PER4\nPB_OUT\nVDCDC3\n(VDD_MPU_IVA)\nPGOOD\n(SYS.nRESPWRON)VDCDC1\n(VDDS_WKUP_BG,\nVDDS,□VDDS_MEM )\n400msPB_IN\nPOWER_ONcan□be□released□HIGH□any□time\nafter□POWR_ON=HIGH\n170 s□+ /c109\nRC□delay250 s /c109asserted□HIGH□by□the□application□processor□(OMAP)\nany□time□while□/PB_IN=LOW□to□keep□the□system□aliveSYS50ms□debounce\nVLDO1\n(VDDS_DPLL_DLL,\nVDDS_DPLL_PER)\nVLDO2\n(VDDA_DAC)250 s /c109VDCDC2\n(VDD_CORE)\n250 s /c109level□not□defined□as\nvoltage□at□pull-up□has\nnot□ramped□at□that□time\n170 s□+ /c109\nRC□delay\n170 s□+ /c109\nRCdelay\n83TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2.4.2 Detailed Design Procedure\nUsing therequirements above follow theprocedure from Detailed Design Procedure todesign theTPS6507x for\ntheOMAP-35xx.\nFigure 57.OMAP35xx Sequence (Supporting SYS-OFF Mode)\n10 F/c109 VDCDC22.2 H/c109L2\nVDD_MPU_IVA (1.2 V)\n10 F/c109VDCDC32.2 H/c109\nL3VDDCORE (1.2 V)SYSBAT\n2 x 10 F /c109VINDCDC1/2TS\nNTCAC\nUSB\nISET\n2.2 F/c1091 F/c109\n1 F/c109LiIon\nPB_INDEFDCDC2\nDEFDCDC3\nVDDA_DAC (1.8 V)LDO2\n2.2 F/c109\nSYS\nPB_OUTEN_DCDC2\nEN_DCDC3\nSYS.nRESPWRONPGOOD\nSCLKSCLKSDATSDATVIO\nPOWER_ONGPIO (/disable power)LDO1set\ncharge\ncurrent\nDCDC2\n600mA\nDCDC3\n1500mAVINLDO1/2SYS\n1uF\n4.7k4.7kLDO1\n200mALDO2\n200mABAT\nOMAP35xx\nBYPASSAD_IN1 (TSX1)\nAD_IN2 (TSX2)\nAD_IN3 (TSY1)\nAD_IN4 (TSY2)\n/INT/INT1M\nwLED\nboostSYSL4\n1 F/c109charger / power path\nISINK1\nISINK2\nISET1\nISET2ON /\nOFF\nFB_wLEDVDCDC12.2 H/c109L1\nDCDC1\n600mA 10 F/c109VINDCDC3\nEN_DCDC1\n+-delayTHRESHOLD/ResetVDDDLL\nVDDS_DPLL_DLL (1.8 V)TPS650731\nAVDD6\nINT_LDOVDDS_WKUP_BG (1.8 V)\nVDDS_MEM; VDDS\nVDDS_DPLL_PER (1.8 V)VDDS_SRAM1M\n100 K10 F/c109\nCopyright © 2016, Texas Instruments Incorporated\n84TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2.5 TPS650731 forOMAP35xx\nFigure 58.TPS650731 forOMAP35xx\n11.2.5.1 Design Requirements\nTable 19.OMAP -35xx Power Table\nDEVICE REGULATOR VOLTAGE PROCESSOR RAIL NAME SEQUENCE\nDCDC1 1.8VVDDS_WKUP_BG\nVDDS_MEM; VDDS\nVDDS_SRAM1\nDCDC2 1.2V VDDCORE 2\nDCDC3 1.2V VDD_MPU_IVA 4\nLDO1 1.8V VDDA_DAC 3\nLDO2 1.8VVDDS_DPLL_DLL\nVDDS_DPLL_PER\nPB_OUT\nVDCDC3\n(VDD_MPU_IVA)\nPGOOD\n(SYS.nRESPWRON)VDCDC1\n(VDDS_WKUP_BG,\nVDDS,□VDDS_MEM )\n400msPB_IN\nPOWER_ONcan□be□released□HIGH□any□time\nafter□POWR_ON=HIGH\n170 s /c109250 s /c109asserted□HIGH□by□the□application□processor\nany□time□while□/PB_IN=LOW□to□keep□the\nsystem□alive50ms□debounce\nSYS50ms□debounce\nVLDO1\n(VDDS_DPLL_DLL,\nVDDS_DPLL_PER)\nVLDO2\n(VDDA_DAC)170 s /c109250 s /c109VDCDC2\n(VDD_CORE)\n170 s /c109 250 s /c109\nenabled□by□OMAP35xx□by□I2C□commandlevel□not□defined□as\nvoltage□at□pull-up□has\nnot□ramped□at□that□time\n300 s /c109\n85TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2.5.2 Detailed Design Procedure\nUsing therequirements above follow theprocedure from Detailed Design Procedure todesign theTPS6507x for\ntheOMAP-35xx.\nFigure 59.TPS650731: OMAP35xx Sequence\n10uF VDCDC22.2uHL2\n10uF VDCDC32.2uH\nL3VDD_CORE (1.2V)SYSBAT\n2 x 10uFVINDCDC1/2TS\nNTCAC\nUSB\nISET\n2.2uF1uF\n1uFLiIon\n/PB_INDEFDCDC2\nDEFDCDC3\nVDDS_DPLL (1.8V)LDO2\n2.2uF\nSYS\nPB_OUTEN_DCDC2\nEN_DCDC3\nSYS.nRESPWRONPGOOD\nSCLKSCLKSDATSDATPOWER_ONGPIO (/disable power)LDO1set\ncharge\ncurrent\nDCDC2\n600mA\nDCDC3\n1500mAVINLDO1/2SYS\n1uF\nLDO1\n200mALDO2\n200mABAT\nAM3505\nBYPASSAD_IN1 (TSX1)\nAD_IN2 (TSX2)\nAD_IN3 (TSY1)\nAD_IN4 (TSY2)\n/INT/INTwLED\nboostSYSL4\n1uFcharger / power path\nISINK1\nISINK2\nISET1\nISET2ON /\nOFF\nFB_wLEDVDCDC12.2uHL1\nDCDC1\n600mA 10uFVINDCDC3\nEN_DCDC1\n+-delayTHRESHOLD/ResetVDDS_SRAM (1.8V)VDDSHV (3.3V)TPS650732\nAVDD6\nINT_LDOVDDS1-5 (1.8V)\nLDO\nENSYSTPS79918\nVin\nLDO\nENSYSVinVDDA1P8V(1.8V)\nVDDA3P3V (3.3V)TPS79933SYS\n100K1 M 1 M4.7 k4.7 k10uF\nCopyright © 2016, Texas Instruments Incorporated\n86TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2.6 Powering AM3505 Using TPS650732\nFigure 60.Powering AM3505 Using TPS650732\n11.2.6.1 Design Requirements\nTable 20.AM3505 Power Table\nDEVICE REGULATOR VOLTAGE PROCESSOR RAIL NAME SEQUENCE\nDCDC1 1.8V VDDS1-5 1\nDCDC2 3.3V VDDSHV 2\nDCDC3 1.2V VDD_CORE 4\nLDO1 1.8V VDDS_DPLL 5\nLDO2 1.8V VDDA1P8V 5\nexternal LDO1 1.8V VDDS_SRAM 3\nexternal LDO2 3.3V VDDA3P3V 6\nPB_OUT\nVDCDC3\n(VDD_CORE)\n1.2V\nPGOOD\n(SYS.nRESPWRON)VDCDC1\n(VDDS1-5 )\n1.8V\n400ms/PB_IN\nPOWER_ONcan□be□released□HIGH□any□time\nafter□POWR_ON=HIGH\n170us 250usasserted□HIGH□by□the□application□processor\nany□time□while□/PB_IN=LOW□to□keep□the\nsystem□alive50ms□debounce\nSYS50ms□debounce\nVLDO2\n(VDDS_DPLL)\n1.8V\nVLDO_ext2\n(VDDA3P3V)\n3.3V170us250usVLDO_ext1\n(VDDS_SRAM)\n1.8V170us 250uslevel□not□defined□as\nvoltage□at□pull-up□has\nnot□ramped□at□that□time\nVDCDC2\n(VDDSHV)\n3.3V\nVLDO1\n(VDDA1P8V)\n1.8V\n87TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.2.6.2 Detailed Design Procedure\nUsing therequirements above follow theprocedure from Detailed Design Procedure todesign theTPS6507x for\ntheAM505.\nFigure 61.Sequence Using TPS650732 forAM3505\n12Power Supply Recommendations\nPower totheTPS6507x canreceive power from oneofthefollowing three different inputs: AC,USB, orbattery.\nAsignal cellLi-Ion battery isrecommended foruse. Asupply from 4.3Vto5.8Visrecommended fortheACand\nUSB inputs.\nCINL3\nCout\nCout\nPGND3VDCDC3VIN\n88TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated13Layout\n13.1 Layout Guidelines\nAsforallswitching power supplies, thelayout isanimportant step inthedesign. Proper function ofthedevice\ndemands careful attention toPCB layout. Care must betaken inboard layout togetthespecified performance. If\nthelayout isnotcarefully done, theregulators may show poor lineand/or load regulation, andstability issues as\nwellasEMI problems. Itiscritical toprovide alowimpedance ground path. Therefore, usewide andshort traces\nforthemain current paths. The input capacitors should beplaced asclose aspossible totheICpins aswell as\ntheinductor andoutput capacitor.\nForTPS6507x, connect thePGND pinofthedevice tothethermal padland ofthePCB andconnect theanalog\nground connection (GND) tothePGND atthethermal pad. The thermal pad serves asthepower ground\nconnection fortheDCDC1 and DCDC2 converters. Therefore itisessential toprovide agood thermal and\nelectrical connection toGND using multiple vias totheGND-plane. Keep thecommon path totheGND pin,\nwhich returns thesmall signal components, andthehigh current oftheoutput capacitors asshort aspossible to\navoid ground noise. The VDCDCx lineshould beconnected right totheoutput capacitor androuted away from\nnoisy components andtraces (forexample, theL1,L2,L3andL4traces). See theTPS6507xEVM users guide\nfordetails about thelayout forTPS6507x.\n13.2 Layout Example\nFigure 62.Converter Layout Example\n89TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nwww.ti.com SLVS950I –JULY 2009 –REVISED MAY 2018\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated14Device andDocumentation Support\n14.1 Device Support\n14.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n14.2 Documentation Support\n14.2.1 Related Documentation\nForrelated documentation, seethefollowing:\n•Texas Instruments, Basic Calculation ofaBoost Converter \'sPower Stage application report\n•Texas Instruments, Basic Calculation ofaBuck Converter \'sPower Stage application report\n•Texas Instruments, Choosing anAppropriate Pull-up/Pull-down Resistor forOpen Drain Outputs application\nreport\n•Texas Instruments, Dynamic Power-Path Management andDynamic Power Management application report\n•Texas Instruments, How toPower theTPS6507x OnandOffapplication report\n•Texas Instruments, Powering OMAP-L132/L138, C6742/4/6, andAM18x with TPS65070 application report\n•Texas Instruments, TPS6507xEVM user\'sguide\n•Texas Instruments, Understanding theAbsolute Maximum Ratings oftheSWNode application report\n14.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 21.Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTPS65070 Click here Click here Click here Click here Click here\nTPS65072 Click here Click here Click here Click here Click here\nTPS65073 Click here Click here Click here Click here Click here\nTPS650731 Click here Click here Click here Click here Click here\nTPS650732 Click here Click here Click here Click here Click here\n14.4 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n14.5 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n90TPS65070 ,TPS65072\nTPS65073 ,TPS650731 ,TPS650732\nSLVS950I –JULY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated14.6 Trademarks\nOMAP, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n14.7 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n14.8 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n15Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS65070RSLR ACTIVE VQFN RSL 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 TPS\n65070\nTPS65070RSLT ACTIVE VQFN RSL 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 TPS\n65070\nTPS65072RSLR ACTIVE VQFN RSL 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 TPS\n65072\nTPS65072RSLT ACTIVE VQFN RSL 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 TPS\n65072\nTPS650731RSLR ACTIVE VQFN RSL 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 TPS\n650731\nTPS650731RSLT ACTIVE VQFN RSL 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 TPS\n650731\nTPS650732RSLR ACTIVE VQFN RSL 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 TPS\n650732\nTPS650732RSLT ACTIVE VQFN RSL 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 TPS\n650732\nTPS65073RSLR ACTIVE VQFN RSL 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 TPS\n65073\nTPS65073RSLT ACTIVE VQFN RSL 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 TPS\n65073\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS650732 :\n•Automotive: TPS650732-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 4-May-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS65070RSLR VQFN RSL482500 330.0 16.4 6.36.31.112.016.0 Q2\nTPS65070RSLT VQFN RSL48250 180.0 16.4 6.36.31.112.016.0 Q2\nTPS65072RSLR VQFN RSL482500 330.0 16.4 6.36.31.112.016.0 Q2\nTPS65072RSLT VQFN RSL48250 180.0 16.4 6.36.31.112.016.0 Q2\nTPS650731RSLR VQFN RSL482500 330.0 16.4 6.36.31.112.016.0 Q2\nTPS650731RSLT VQFN RSL48250 180.0 16.4 6.36.31.112.016.0 Q2\nTPS650732RSLR VQFN RSL482500 330.0 16.4 6.36.31.112.016.0 Q2\nTPS650732RSLT VQFN RSL48250 180.0 16.4 6.36.31.112.016.0 Q2\nTPS65073RSLR VQFN RSL482500 330.0 16.4 6.36.31.112.016.0 Q2\nTPS65073RSLT VQFN RSL48250 180.0 16.4 6.36.31.112.016.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 4-May-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS65070RSLR VQFN RSL 482500 367.0 367.0 38.0\nTPS65070RSLT VQFN RSL 48250 210.0 185.0 35.0\nTPS65072RSLR VQFN RSL 482500 367.0 367.0 38.0\nTPS65072RSLT VQFN RSL 48250 210.0 185.0 35.0\nTPS650731RSLR VQFN RSL 482500 367.0 367.0 38.0\nTPS650731RSLT VQFN RSL 48250 210.0 185.0 35.0\nTPS650732RSLR VQFN RSL 482500 367.0 367.0 38.0\nTPS650732RSLT VQFN RSL 48250 210.0 185.0 35.0\nTPS65073RSLR VQFN RSL 482500 367.0 367.0 38.0\nTPS65073RSLT VQFN RSL 48250 210.0 185.0 35.0\nPack Materials-Page 2\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Technical Summary of TPS65070RSLR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 4.3V to 17V (AC/USB)
  - Step-Down Converters: VIN range from 2.8V to 6.3V
  - LDOs: VIN range from 1.8V to 6.3V
  - Battery Charger Output Voltage: 4.2V (default)

- **Current Ratings:**
  - DCDC1: Up to 600mA
  - DCDC2: Up to 1.5A
  - DCDC3: Up to 1.5A
  - LDO1 and LDO2: 200mA each
  - Battery Charger: 1.5A maximum charge current

- **Power Consumption:**
  - Quiescent Current: 19µA per DCDC converter in PWM mode
  - Shutdown Current: 8-12µA

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - VQFN (48 pins), dimensions: 6.00 mm x 6.00 mm

- **Special Features:**
  - Integrated battery charger with power path management
  - Three highly efficient step-down converters
  - Two low-dropout regulators (LDOs)
  - White LED boost converter with internal dimming control via I2C
  - Touch screen interface and 10-bit A/D converter
  - Undervoltage lockout and battery fault comparator

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E

#### Description:
The **TPS65070RSLR** is a power management integrated circuit (PMIC) designed for portable applications. It features a battery charger with power path management for a single Li-Ion or Li-Polymer cell, allowing the system to operate while charging the battery. The device includes three step-down converters that provide core, memory, and I/O voltages, along with two low-dropout regulators (LDOs) for additional voltage rails. The TPS65070RSLR is particularly suitable for applications requiring efficient power management in space-constrained environments.

#### Typical Applications:
- **Portable Navigation Systems**
- **PDAs and Pocket PCs**
- **Low Power DSP Supplies**
- **Smartphones and Tablets**
- **Battery-Powered Devices**

The TPS65070RSLR is ideal for applications that require efficient power management, including dynamic voltage scaling, battery charging, and LED driving, making it a versatile choice for modern electronic devices.