<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Inferring ROM</title><link rel="Prev" href="inferring_ram_initializing.htm" title="Previous" /><link rel="Next" href="blocking_assignments.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/srceditor.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pGxPuGgkCixpDFrQXxHLj2Q" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Design%20Entry/inferring_rom.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="performing_design_entry.htm#1093743">Entering the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="hdl_design_entry.htm#1093743">HDL Design Entry</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="LSE_coding_tips.htm#1093743">Coding Tips for Lattice Synthesis Engine (LSE)</a> &gt; Inferring ROM</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1093743" class="Heading3"><span></span>Inferring ROM</h4><p id="ww1093744" class="BodyAfterHead"><span></span>To code ROM to be inferred, do the following:</p><div id="ww1093745" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Define the ROM with a case statement or equivalent if statements.</div><div id="ww1093746" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Assign constant values, all of the same width.</div><div id="ww1093747" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Assign values for at least 16 addresses or half of the address space, whichever is greater. For example, if the address has 6 bits, the address space is 64 words, and at least 32 of them must be assigned values.</div><div id="ww1093748" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>To control how the ROM is implemented (with distributed or block ROM), consider adding the syn_romstyle attribute. See <span class="Hyperlink"><a href="../../Reference%20Guides/Constraints%20Ref/syn_romstyle_hdl_attribute.htm#ww1037045" title="syn_romstyle">syn_romstyle</a></span>.</div><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><caption class="FigureTitle" style="caption-side: top"><div id="ww1093751" class="FigureTitle">ROM Inferred with Case Statement in Verilog</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1093753" class="Code">module rom(data, addr);</pre><pre id="ww1093754" class="Code">&nbsp;&nbsp;output [3:0] data;</pre><pre id="ww1093755" class="Code">&nbsp;&nbsp;input [4:0] addr;</pre><pre id="ww1093756" class="Code">&nbsp;&nbsp;always @(addr) begin</pre><pre id="ww1093757" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;case (addr)</pre><pre id="ww1093758" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 : data = 'h4;</pre><pre id="ww1093759" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 : data = 'h9;</pre><pre id="ww1093760" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 : data = 'h1;</pre><pre id="ww1093761" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</pre><pre id="ww1093762" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;15 : data = 'h8;</pre><pre id="ww1093763" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;16 : data = 'h1;</pre><pre id="ww1093764" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;17 : data = 'h0;</pre><pre id="ww1093765" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default : data = 'h0;</pre><pre id="ww1093766" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;endcase</pre><pre id="ww1093767" class="Code">&nbsp;&nbsp;end</pre><pre id="ww1093768" class="Code">endmodule</pre></td></tr></table></div><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><caption class="FigureTitle" style="caption-side: top"><div id="ww1093771" class="FigureTitle">ROM Inferred with If Statement in VHDL</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1093773" class="Code">entity rom is</pre><pre id="ww1093774" class="Code">port (addr : in std_logic_vector(4 downto 0);</pre><pre id="ww1093775" class="Code">&nbsp;&nbsp;data : out std_logic_vector(3 downto 0) );</pre><pre id="ww1093776" class="Code">end rom;</pre><pre id="ww1093777" class="Code">&nbsp;</pre><pre id="ww1093778" class="Code">architecture behave of rom is</pre><pre id="ww1093779" class="Code">begin</pre><pre id="ww1093780" class="Code">&nbsp;&nbsp;process(addr)</pre><pre id="ww1093781" class="Code">&nbsp;&nbsp;begin</pre><pre id="ww1093782" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;if &nbsp;&nbsp;&nbsp;addr = &nbsp;0 then&nbsp;data &lt;= "0100";</pre><pre id="ww1093783" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;elsif addr = &nbsp;1 then&nbsp;data &lt;= "1001";</pre><pre id="ww1093784" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;elsif addr = &nbsp;2 then&nbsp;data &lt;= "0001";</pre><pre id="ww1093785" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;...</pre><pre id="ww1093786" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;elsif addr = 15 then data &lt;= "1000";</pre><pre id="ww1093787" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;elsif addr = 16 then data &lt;= "0001";</pre><pre id="ww1093788" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;elsif addr = 17 then data &lt;= "0000";</pre><pre id="ww1093789" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;else &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data &lt;= "0000";</pre><pre id="ww1093790" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;end if;</pre><pre id="ww1093791" class="Code">&nbsp;&nbsp;end process;</pre><pre id="ww1093792" class="Code">end behave;</pre></td></tr></table></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>