Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1cc2ddc642e4c418a88123e63ad7261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dct_behav xil_defaultlib.tb_dct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.matrix_mult_8x8_dsp
Compiling module xil_defaultlib.dct_top
Compiling module xil_defaultlib.tb_dct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dct_behav
