<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/akiel/trunk/pub/signalmesh/modules/afm/impl/gwsynthesis/afm.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/akiel/trunk/pub/signalmesh/modules/afm/src/pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/akiel/trunk/pub/signalmesh/modules/afm/src/fpga_project.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 24 19:02:01 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>511</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>321</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>bank1_3v3_xtal_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.696</td>
<td>85.500
<td>0.000</td>
<td>5.848</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
<td>bank1_3v3_xtal_in</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.696</td>
<td>85.500
<td>0.000</td>
<td>5.848</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
<td>bank1_3v3_xtal_in</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.392</td>
<td>42.750
<td>0.000</td>
<td>11.696</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
<td>bank1_3v3_xtal_in</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.088</td>
<td>28.500
<td>0.000</td>
<td>17.544</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
<td>bank1_3v3_xtal_in</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>85.500(MHz)</td>
<td>114.397(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of bank1_3v3_xtal_in!</h4>
<h4>No timing paths to get frequency of rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>bank1_3v3_xtal_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>bank1_3v3_xtal_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.954</td>
<td>delay_counter_14_s0/Q</td>
<td>delay_counter_2_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.341</td>
</tr>
<tr>
<td>2</td>
<td>2.954</td>
<td>delay_counter_14_s0/Q</td>
<td>delay_counter_3_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.341</td>
</tr>
<tr>
<td>3</td>
<td>2.954</td>
<td>delay_counter_14_s0/Q</td>
<td>delay_counter_12_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.341</td>
</tr>
<tr>
<td>4</td>
<td>2.963</td>
<td>blink_inst/red_led_counter_9_s0/Q</td>
<td>blink_inst/red_led_counter_16_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.333</td>
</tr>
<tr>
<td>5</td>
<td>3.030</td>
<td>blink_inst/red_led_counter_9_s0/Q</td>
<td>blink_inst/red_led_counter_18_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.266</td>
</tr>
<tr>
<td>6</td>
<td>3.113</td>
<td>delay_counter_14_s0/Q</td>
<td>delay_counter_16_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.183</td>
</tr>
<tr>
<td>7</td>
<td>3.229</td>
<td>delay_counter_14_s0/Q</td>
<td>char_index_0_s0/CE</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.423</td>
</tr>
<tr>
<td>8</td>
<td>3.229</td>
<td>delay_counter_14_s0/Q</td>
<td>char_index_2_s0/CE</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.423</td>
</tr>
<tr>
<td>9</td>
<td>3.229</td>
<td>delay_counter_14_s0/Q</td>
<td>char_index_3_s0/CE</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.423</td>
</tr>
<tr>
<td>10</td>
<td>3.234</td>
<td>delay_counter_14_s0/Q</td>
<td>delay_counter_0_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.062</td>
</tr>
<tr>
<td>11</td>
<td>3.234</td>
<td>delay_counter_14_s0/Q</td>
<td>delay_counter_15_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.062</td>
</tr>
<tr>
<td>12</td>
<td>3.255</td>
<td>blink_inst/onboard_led1_counter_9_s0/Q</td>
<td>blink_inst/onboard_led1_counter_16_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.041</td>
</tr>
<tr>
<td>13</td>
<td>3.267</td>
<td>delay_counter_14_s0/Q</td>
<td>char_index_1_s0/CE</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.385</td>
</tr>
<tr>
<td>14</td>
<td>3.349</td>
<td>blink_inst/onboard_led0_counter_1_s0/Q</td>
<td>blink_inst/onboard_led1_counter_10_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.947</td>
</tr>
<tr>
<td>15</td>
<td>3.448</td>
<td>delay_counter_14_s0/Q</td>
<td>delay_counter_11_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.848</td>
</tr>
<tr>
<td>16</td>
<td>3.453</td>
<td>blink_inst/red_led_counter_9_s0/Q</td>
<td>blink_inst/red_led_counter_13_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.843</td>
</tr>
<tr>
<td>17</td>
<td>3.606</td>
<td>delay_counter_14_s0/Q</td>
<td>delay_counter_17_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.689</td>
</tr>
<tr>
<td>18</td>
<td>3.626</td>
<td>blink_inst/onboard_led0_counter_1_s0/Q</td>
<td>blink_inst/onboard_led1_counter_9_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.670</td>
</tr>
<tr>
<td>19</td>
<td>3.652</td>
<td>blink_inst/red_led_counter_9_s0/Q</td>
<td>blink_inst/red_led_counter_1_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.644</td>
</tr>
<tr>
<td>20</td>
<td>3.732</td>
<td>delay_counter_14_s0/Q</td>
<td>delay_counter_9_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.564</td>
</tr>
<tr>
<td>21</td>
<td>3.744</td>
<td>blink_inst/onboard_led0_counter_1_s0/Q</td>
<td>blink_inst/onboard_led1_counter_14_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.552</td>
</tr>
<tr>
<td>22</td>
<td>3.935</td>
<td>delay_counter_14_s0/Q</td>
<td>delay_counter_7_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.361</td>
</tr>
<tr>
<td>23</td>
<td>3.935</td>
<td>delay_counter_14_s0/Q</td>
<td>delay_counter_10_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.361</td>
</tr>
<tr>
<td>24</td>
<td>3.935</td>
<td>delay_counter_14_s0/Q</td>
<td>delay_counter_13_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.361</td>
</tr>
<tr>
<td>25</td>
<td>3.935</td>
<td>delay_counter_14_s0/Q</td>
<td>delay_counter_14_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.361</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>uart_tx_inst/clk_counter_6_s0/Q</td>
<td>uart_tx_inst/clk_counter_6_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>uart_tx_inst/clk_counter_7_s0/Q</td>
<td>uart_tx_inst/clk_counter_7_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>blink_inst/red_led_state_s2/Q</td>
<td>blink_inst/red_led_state_s2/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>blink_inst/o_onboard_leds_0_s1/Q</td>
<td>blink_inst/o_onboard_leds_0_s1/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>blink_inst/o_onboard_leds_1_s1/Q</td>
<td>blink_inst/o_onboard_leds_1_s1/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>blink_inst/red_led_counter_23_s0/Q</td>
<td>blink_inst/red_led_counter_23_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>blink_inst/onboard_led1_counter_5_s0/Q</td>
<td>blink_inst/onboard_led1_counter_5_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>blink_inst/onboard_led1_counter_6_s0/Q</td>
<td>blink_inst/onboard_led1_counter_6_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>blink_inst/onboard_led1_counter_7_s0/Q</td>
<td>blink_inst/onboard_led1_counter_7_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>blink_inst/onboard_led1_counter_10_s0/Q</td>
<td>blink_inst/onboard_led1_counter_10_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>blink_inst/onboard_led1_counter_16_s0/Q</td>
<td>blink_inst/onboard_led1_counter_16_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>blink_inst/onboard_led1_counter_21_s0/Q</td>
<td>blink_inst/onboard_led1_counter_21_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>blink_inst/onboard_led1_counter_23_s0/Q</td>
<td>blink_inst/onboard_led1_counter_23_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>blink_inst/onboard_led0_counter_2_s0/Q</td>
<td>blink_inst/onboard_led0_counter_2_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>blink_inst/onboard_led0_counter_11_s0/Q</td>
<td>blink_inst/onboard_led0_counter_11_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>blink_inst/onboard_led0_counter_15_s0/Q</td>
<td>blink_inst/onboard_led0_counter_15_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>blink_inst/onboard_led0_counter_19_s0/Q</td>
<td>blink_inst/onboard_led0_counter_19_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>blink_inst/onboard_led0_counter_21_s0/Q</td>
<td>blink_inst/onboard_led0_counter_21_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>blink_inst/red_led_counter_3_s0/Q</td>
<td>blink_inst/red_led_counter_3_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>blink_inst/red_led_counter_6_s0/Q</td>
<td>blink_inst/red_led_counter_6_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>blink_inst/red_led_counter_9_s0/Q</td>
<td>blink_inst/red_led_counter_9_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>blink_inst/red_led_counter_11_s0/Q</td>
<td>blink_inst/red_led_counter_11_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>blink_inst/red_led_counter_15_s0/Q</td>
<td>blink_inst/red_led_counter_15_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>tx_led_state_s1/Q</td>
<td>tx_led_state_s1/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>delay_counter_2_s0/Q</td>
<td>delay_counter_2_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>tx_data_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>delay_counter_21_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>delay_counter_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>blink_inst/onboard_led0_counter_22_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>uart_tx_inst/bit_index_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>uart_tx_inst/bit_index_3_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>blink_inst/onboard_led0_counter_23_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>uart_tx_inst/o_tx_pin_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>12.022</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>n86_s2/I3</td>
</tr>
<tr>
<td>12.844</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n86_s2/F</td>
</tr>
<tr>
<td>12.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">delay_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>delay_counter_2_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>delay_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 47.702%; route: 3.904, 46.804%; tC2Q: 0.458, 5.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>12.022</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>n85_s1/I3</td>
</tr>
<tr>
<td>12.844</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">n85_s1/F</td>
</tr>
<tr>
<td>12.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">delay_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>delay_counter_3_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>delay_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 47.702%; route: 3.904, 46.804%; tC2Q: 0.458, 5.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>12.022</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>n76_s1/I3</td>
</tr>
<tr>
<td>12.844</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n76_s1/F</td>
</tr>
<tr>
<td>12.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">delay_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>delay_counter_12_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>delay_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 47.702%; route: 3.904, 46.804%; tC2Q: 0.458, 5.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/red_led_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/red_led_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>blink_inst/red_led_counter_9_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_9_s0/Q</td>
</tr>
<tr>
<td>6.273</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>blink_inst/n18_s5/I2</td>
</tr>
<tr>
<td>7.095</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">blink_inst/n18_s5/F</td>
</tr>
<tr>
<td>7.916</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>blink_inst/n18_s2/I0</td>
</tr>
<tr>
<td>9.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">blink_inst/n18_s2/F</td>
</tr>
<tr>
<td>9.031</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>blink_inst/n18_s9/I0</td>
</tr>
<tr>
<td>10.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">blink_inst/n18_s9/F</td>
</tr>
<tr>
<td>11.737</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>blink_inst/n52_s2/I2</td>
</tr>
<tr>
<td>12.836</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">blink_inst/n52_s2/F</td>
</tr>
<tr>
<td>12.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>blink_inst/red_led_counter_16_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>blink_inst/red_led_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 48.625%; route: 3.823, 45.875%; tC2Q: 0.458, 5.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/red_led_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/red_led_counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>blink_inst/red_led_counter_9_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_9_s0/Q</td>
</tr>
<tr>
<td>6.273</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>blink_inst/n18_s5/I2</td>
</tr>
<tr>
<td>7.095</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">blink_inst/n18_s5/F</td>
</tr>
<tr>
<td>7.916</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>blink_inst/n18_s2/I0</td>
</tr>
<tr>
<td>9.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">blink_inst/n18_s2/F</td>
</tr>
<tr>
<td>9.031</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>blink_inst/n18_s9/I0</td>
</tr>
<tr>
<td>10.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">blink_inst/n18_s9/F</td>
</tr>
<tr>
<td>11.737</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>blink_inst/n50_s2/I0</td>
</tr>
<tr>
<td>12.769</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">blink_inst/n50_s2/F</td>
</tr>
<tr>
<td>12.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>blink_inst/red_led_counter_18_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>blink_inst/red_led_counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 48.208%; route: 3.823, 46.247%; tC2Q: 0.458, 5.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>11.864</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>n72_s1/I3</td>
</tr>
<tr>
<td>12.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n72_s1/F</td>
</tr>
<tr>
<td>12.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">delay_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>delay_counter_16_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>delay_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 48.624%; route: 3.746, 45.775%; tC2Q: 0.458, 5.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>char_index_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>11.524</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td>char_index_3_s4/I2</td>
</tr>
<tr>
<td>12.550</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">char_index_3_s4/F</td>
</tr>
<tr>
<td>12.926</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">char_index_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>char_index_0_s0/CLK</td>
</tr>
<tr>
<td>16.155</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>char_index_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.183, 49.660%; route: 3.782, 44.898%; tC2Q: 0.458, 5.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>char_index_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>11.524</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td>char_index_3_s4/I2</td>
</tr>
<tr>
<td>12.550</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">char_index_3_s4/F</td>
</tr>
<tr>
<td>12.926</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">char_index_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>char_index_2_s0/CLK</td>
</tr>
<tr>
<td>16.155</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>char_index_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.183, 49.660%; route: 3.782, 44.898%; tC2Q: 0.458, 5.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>char_index_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>11.524</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td>char_index_3_s4/I2</td>
</tr>
<tr>
<td>12.550</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">char_index_3_s4/F</td>
</tr>
<tr>
<td>12.926</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" font-weight:bold;">char_index_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>char_index_3_s0/CLK</td>
</tr>
<tr>
<td>16.155</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>char_index_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.183, 49.660%; route: 3.782, 44.898%; tC2Q: 0.458, 5.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>11.533</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>n88_s1/I1</td>
</tr>
<tr>
<td>12.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n88_s1/F</td>
</tr>
<tr>
<td>12.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">delay_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>delay_counter_0_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>delay_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 51.958%; route: 3.415, 42.357%; tC2Q: 0.458, 5.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>11.533</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>n73_s1/I2</td>
</tr>
<tr>
<td>12.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n73_s1/F</td>
</tr>
<tr>
<td>12.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">delay_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>delay_counter_15_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>delay_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 51.958%; route: 3.415, 42.357%; tC2Q: 0.458, 5.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led1_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led1_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>blink_inst/onboard_led1_counter_9_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C21[2][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_9_s0/Q</td>
</tr>
<tr>
<td>5.773</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>blink_inst/n178_s3/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">blink_inst/n178_s3/F</td>
</tr>
<tr>
<td>7.221</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>blink_inst/n217_s3/I2</td>
</tr>
<tr>
<td>8.320</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">blink_inst/n217_s3/F</td>
</tr>
<tr>
<td>9.333</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>blink_inst/n215_s4/I2</td>
</tr>
<tr>
<td>10.365</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">blink_inst/n215_s4/F</td>
</tr>
<tr>
<td>11.512</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>blink_inst/n214_s2/I1</td>
</tr>
<tr>
<td>12.544</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">blink_inst/n214_s2/F</td>
</tr>
<tr>
<td>12.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>blink_inst/onboard_led1_counter_16_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>blink_inst/onboard_led1_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 52.095%; route: 3.394, 42.205%; tC2Q: 0.458, 5.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>char_index_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>11.524</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td>char_index_3_s4/I2</td>
</tr>
<tr>
<td>12.550</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">char_index_3_s4/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" font-weight:bold;">char_index_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>char_index_1_s0/CLK</td>
</tr>
<tr>
<td>16.155</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>char_index_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.183, 49.884%; route: 3.744, 44.650%; tC2Q: 0.458, 5.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led0_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led1_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>blink_inst/onboard_led0_counter_1_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led0_counter_1_s0/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>blink_inst/n226_s3/I1</td>
</tr>
<tr>
<td>6.413</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">blink_inst/n226_s3/F</td>
</tr>
<tr>
<td>7.750</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>blink_inst/n178_s2/I2</td>
</tr>
<tr>
<td>8.776</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">blink_inst/n178_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>blink_inst/n178_s1/I0</td>
</tr>
<tr>
<td>10.233</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">blink_inst/n178_s1/F</td>
</tr>
<tr>
<td>11.418</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>blink_inst/n220_s2/I0</td>
</tr>
<tr>
<td>12.450</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">blink_inst/n220_s2/F</td>
</tr>
<tr>
<td>12.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>blink_inst/onboard_led1_counter_10_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>blink_inst/onboard_led1_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 52.711%; route: 3.300, 41.522%; tC2Q: 0.458, 5.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>11.528</td>
<td>1.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>n77_s1/I3</td>
</tr>
<tr>
<td>12.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">n77_s1/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">delay_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>delay_counter_11_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>delay_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 50.702%; route: 3.410, 43.457%; tC2Q: 0.458, 5.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/red_led_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/red_led_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>blink_inst/red_led_counter_9_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_9_s0/Q</td>
</tr>
<tr>
<td>6.273</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>blink_inst/n18_s5/I2</td>
</tr>
<tr>
<td>7.095</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">blink_inst/n18_s5/F</td>
</tr>
<tr>
<td>7.916</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>blink_inst/n18_s2/I0</td>
</tr>
<tr>
<td>9.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">blink_inst/n18_s2/F</td>
</tr>
<tr>
<td>9.031</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>blink_inst/n18_s9/I0</td>
</tr>
<tr>
<td>10.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">blink_inst/n18_s9/F</td>
</tr>
<tr>
<td>11.247</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>blink_inst/n55_s2/I0</td>
</tr>
<tr>
<td>12.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">blink_inst/n55_s2/F</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>blink_inst/red_led_counter_13_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>blink_inst/red_led_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 51.661%; route: 3.333, 42.495%; tC2Q: 0.458, 5.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>11.370</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>n71_s1/I3</td>
</tr>
<tr>
<td>12.192</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">n71_s1/F</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" font-weight:bold;">delay_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>delay_counter_17_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>delay_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 51.746%; route: 3.252, 42.293%; tC2Q: 0.458, 5.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led0_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led1_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>blink_inst/onboard_led0_counter_1_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led0_counter_1_s0/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>blink_inst/n226_s3/I1</td>
</tr>
<tr>
<td>6.413</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">blink_inst/n226_s3/F</td>
</tr>
<tr>
<td>7.750</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>blink_inst/n178_s2/I2</td>
</tr>
<tr>
<td>8.776</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">blink_inst/n178_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>blink_inst/n178_s1/I0</td>
</tr>
<tr>
<td>10.233</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">blink_inst/n178_s1/F</td>
</tr>
<tr>
<td>11.074</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>blink_inst/n221_s2/I2</td>
</tr>
<tr>
<td>12.173</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">blink_inst/n221_s2/F</td>
</tr>
<tr>
<td>12.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>blink_inst/onboard_led1_counter_9_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>blink_inst/onboard_led1_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 55.486%; route: 2.956, 38.539%; tC2Q: 0.458, 5.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/red_led_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/red_led_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>blink_inst/red_led_counter_9_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_9_s0/Q</td>
</tr>
<tr>
<td>6.273</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>blink_inst/n18_s5/I2</td>
</tr>
<tr>
<td>7.095</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">blink_inst/n18_s5/F</td>
</tr>
<tr>
<td>7.916</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>blink_inst/n18_s2/I0</td>
</tr>
<tr>
<td>9.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">blink_inst/n18_s2/F</td>
</tr>
<tr>
<td>9.031</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>blink_inst/n18_s9/I0</td>
</tr>
<tr>
<td>10.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">blink_inst/n18_s9/F</td>
</tr>
<tr>
<td>11.048</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>blink_inst/n67_s2/I0</td>
</tr>
<tr>
<td>12.147</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">blink_inst/n67_s2/F</td>
</tr>
<tr>
<td>12.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>blink_inst/red_led_counter_1_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>blink_inst/red_led_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 53.007%; route: 3.134, 40.998%; tC2Q: 0.458, 5.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>11.035</td>
<td>0.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>n79_s1/I3</td>
</tr>
<tr>
<td>12.067</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">n79_s1/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">delay_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>delay_counter_9_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>delay_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 55.380%; route: 2.917, 38.561%; tC2Q: 0.458, 6.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led0_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led1_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>blink_inst/onboard_led0_counter_1_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led0_counter_1_s0/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>blink_inst/n226_s3/I1</td>
</tr>
<tr>
<td>6.413</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">blink_inst/n226_s3/F</td>
</tr>
<tr>
<td>7.750</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>blink_inst/n178_s2/I2</td>
</tr>
<tr>
<td>8.776</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">blink_inst/n178_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>blink_inst/n178_s1/I0</td>
</tr>
<tr>
<td>10.233</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">blink_inst/n178_s1/F</td>
</tr>
<tr>
<td>11.232</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>blink_inst/n216_s2/I2</td>
</tr>
<tr>
<td>12.054</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">blink_inst/n216_s2/F</td>
</tr>
<tr>
<td>12.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>blink_inst/onboard_led1_counter_14_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>blink_inst/onboard_led1_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 52.690%; route: 3.114, 41.241%; tC2Q: 0.458, 6.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>11.042</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td>n81_s1/I3</td>
</tr>
<tr>
<td>11.864</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" background: #97FFFF;">n81_s1/F</td>
</tr>
<tr>
<td>11.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" font-weight:bold;">delay_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td>delay_counter_7_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[1][B]</td>
<td>delay_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 54.055%; route: 2.924, 39.718%; tC2Q: 0.458, 6.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>11.042</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td>n78_s1/I2</td>
</tr>
<tr>
<td>11.864</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" background: #97FFFF;">n78_s1/F</td>
</tr>
<tr>
<td>11.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" font-weight:bold;">delay_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td>delay_counter_10_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[0][B]</td>
<td>delay_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 54.055%; route: 2.924, 39.718%; tC2Q: 0.458, 6.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>11.042</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>n75_s1/I2</td>
</tr>
<tr>
<td>11.864</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">n75_s1/F</td>
</tr>
<tr>
<td>11.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" font-weight:bold;">delay_counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>delay_counter_13_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>delay_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 54.055%; route: 2.924, 39.718%; tC2Q: 0.458, 6.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n70_s5/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n70_s5/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>char_index_3_s6/I1</td>
</tr>
<tr>
<td>8.260</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">char_index_3_s6/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>char_index_3_s12/I0</td>
</tr>
<tr>
<td>10.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">char_index_3_s12/F</td>
</tr>
<tr>
<td>11.042</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>n74_s1/I3</td>
</tr>
<tr>
<td>11.864</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td style=" background: #97FFFF;">n74_s1/F</td>
</tr>
<tr>
<td>11.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">delay_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>delay_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 54.055%; route: 2.924, 39.718%; tC2Q: 0.458, 6.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/clk_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/clk_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>uart_tx_inst/clk_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/clk_counter_6_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>uart_tx_inst/n115_s5/I2</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n115_s5/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/clk_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>uart_tx_inst/clk_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>uart_tx_inst/clk_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/clk_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/clk_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>uart_tx_inst/clk_counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/clk_counter_7_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>uart_tx_inst/n114_s5/I0</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n114_s5/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/clk_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>uart_tx_inst/clk_counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>uart_tx_inst/clk_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/red_led_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/red_led_state_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>blink_inst/red_led_state_s2/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_state_s2/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>blink_inst/n69_s3/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">blink_inst/n69_s3/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_state_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>blink_inst/red_led_state_s2/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>blink_inst/red_led_state_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/o_onboard_leds_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/o_onboard_leds_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>blink_inst/o_onboard_leds_0_s1/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">blink_inst/o_onboard_leds_0_s1/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>blink_inst/n163_s2/I0</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">blink_inst/n163_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">blink_inst/o_onboard_leds_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>blink_inst/o_onboard_leds_0_s1/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>blink_inst/o_onboard_leds_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/o_onboard_leds_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/o_onboard_leds_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>blink_inst/o_onboard_leds_1_s1/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">blink_inst/o_onboard_leds_1_s1/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>blink_inst/n231_s2/I0</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">blink_inst/n231_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">blink_inst/o_onboard_leds_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>blink_inst/o_onboard_leds_1_s1/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>blink_inst/o_onboard_leds_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/red_led_counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/red_led_counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>blink_inst/red_led_counter_23_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_23_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>blink_inst/n45_s2/I2</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">blink_inst/n45_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>blink_inst/red_led_counter_23_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>blink_inst/red_led_counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led1_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led1_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>blink_inst/onboard_led1_counter_5_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_5_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>blink_inst/n225_s2/I2</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">blink_inst/n225_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>blink_inst/onboard_led1_counter_5_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>blink_inst/onboard_led1_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led1_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led1_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>blink_inst/onboard_led1_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_6_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>blink_inst/n224_s2/I1</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">blink_inst/n224_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>blink_inst/onboard_led1_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>blink_inst/onboard_led1_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led1_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led1_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>blink_inst/onboard_led1_counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_7_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>blink_inst/n223_s2/I2</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">blink_inst/n223_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>blink_inst/onboard_led1_counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>blink_inst/onboard_led1_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led1_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led1_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>blink_inst/onboard_led1_counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_10_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>blink_inst/n220_s2/I1</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">blink_inst/n220_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>blink_inst/onboard_led1_counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>blink_inst/onboard_led1_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led1_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led1_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>blink_inst/onboard_led1_counter_16_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_16_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>blink_inst/n214_s2/I2</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">blink_inst/n214_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>blink_inst/onboard_led1_counter_16_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>blink_inst/onboard_led1_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led1_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led1_counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>blink_inst/onboard_led1_counter_21_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_21_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>blink_inst/n209_s2/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">blink_inst/n209_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>blink_inst/onboard_led1_counter_21_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>blink_inst/onboard_led1_counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led1_counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led1_counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>blink_inst/onboard_led1_counter_23_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_23_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>blink_inst/n207_s2/I0</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">blink_inst/n207_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led1_counter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>blink_inst/onboard_led1_counter_23_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>blink_inst/onboard_led1_counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led0_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led0_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>blink_inst/onboard_led0_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led0_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>blink_inst/n228_s2/I2</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">blink_inst/n228_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led0_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>blink_inst/onboard_led0_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>blink_inst/onboard_led0_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led0_counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led0_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>blink_inst/onboard_led0_counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led0_counter_11_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>blink_inst/n151_s2/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">blink_inst/n151_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led0_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>blink_inst/onboard_led0_counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>blink_inst/onboard_led0_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led0_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led0_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>blink_inst/onboard_led0_counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led0_counter_15_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>blink_inst/n147_s3/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">blink_inst/n147_s3/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led0_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>blink_inst/onboard_led0_counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>blink_inst/onboard_led0_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led0_counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led0_counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>blink_inst/onboard_led0_counter_19_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led0_counter_19_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>blink_inst/n143_s4/I0</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">blink_inst/n143_s4/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led0_counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>blink_inst/onboard_led0_counter_19_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>blink_inst/onboard_led0_counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/onboard_led0_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/onboard_led0_counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>blink_inst/onboard_led0_counter_21_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led0_counter_21_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>blink_inst/n141_s2/I1</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">blink_inst/n141_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">blink_inst/onboard_led0_counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>blink_inst/onboard_led0_counter_21_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>blink_inst/onboard_led0_counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/red_led_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/red_led_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>blink_inst/red_led_counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_3_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>blink_inst/n65_s2/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">blink_inst/n65_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>blink_inst/red_led_counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>blink_inst/red_led_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/red_led_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/red_led_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>blink_inst/red_led_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_6_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>blink_inst/n62_s4/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">blink_inst/n62_s4/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>blink_inst/red_led_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>blink_inst/red_led_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/red_led_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/red_led_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>blink_inst/red_led_counter_9_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_9_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>blink_inst/n59_s3/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">blink_inst/n59_s3/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>blink_inst/red_led_counter_9_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>blink_inst/red_led_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/red_led_counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/red_led_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>blink_inst/red_led_counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_11_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>blink_inst/n57_s2/I2</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">blink_inst/n57_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>blink_inst/red_led_counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>blink_inst/red_led_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_inst/red_led_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_inst/red_led_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>blink_inst/red_led_counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_15_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>blink_inst/n53_s3/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">blink_inst/n53_s3/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">blink_inst/red_led_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>blink_inst/red_led_counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>blink_inst/red_led_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_led_state_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_led_state_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>tx_led_state_s1/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">tx_led_state_s1/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>n146_s2/I0</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">n146_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">tx_led_state_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>tx_led_state_s1/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>tx_led_state_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>delay_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">delay_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>n86_s2/I0</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n86_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">delay_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>delay_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>delay_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>tx_data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>tx_data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>tx_data_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>tx_data_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>tx_data_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>tx_data_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>tx_data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>tx_data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>tx_data_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>delay_counter_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>delay_counter_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>delay_counter_21_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>delay_counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>delay_counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>delay_counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>blink_inst/onboard_led0_counter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>blink_inst/onboard_led0_counter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>blink_inst/onboard_led0_counter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_tx_inst/bit_index_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>uart_tx_inst/bit_index_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>uart_tx_inst/bit_index_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_tx_inst/bit_index_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>uart_tx_inst/bit_index_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>uart_tx_inst/bit_index_3_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>blink_inst/onboard_led0_counter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>blink_inst/onboard_led0_counter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>blink_inst/onboard_led0_counter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_tx_inst/o_tx_pin_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>uart_tx_inst/o_tx_pin_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>uart_tx_inst/o_tx_pin_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>131</td>
<td>pll_clk</td>
<td>2.954</td>
<td>2.645</td>
</tr>
<tr>
<td>26</td>
<td>char_index_3_18</td>
<td>2.954</td>
<td>1.859</td>
</tr>
<tr>
<td>25</td>
<td>delay_counter_25_8</td>
<td>8.406</td>
<td>1.309</td>
</tr>
<tr>
<td>15</td>
<td>blink_inst/n226_8</td>
<td>3.287</td>
<td>1.822</td>
</tr>
<tr>
<td>14</td>
<td>char_index[1]</td>
<td>7.697</td>
<td>0.857</td>
</tr>
<tr>
<td>13</td>
<td>uart_tx_inst/state[1]</td>
<td>5.622</td>
<td>1.678</td>
</tr>
<tr>
<td>13</td>
<td>char_index[2]</td>
<td>7.085</td>
<td>1.191</td>
</tr>
<tr>
<td>13</td>
<td>char_index[3]</td>
<td>7.487</td>
<td>0.857</td>
</tr>
<tr>
<td>11</td>
<td>char_index[0]</td>
<td>8.898</td>
<td>0.841</td>
</tr>
<tr>
<td>10</td>
<td>blink_inst/n112_13</td>
<td>4.437</td>
<td>1.810</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C23</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
