Analysis & Synthesis report for desat_comm_board_hw_v1_0_fw_v_1_0
Tue Sep 22 18:34:00 2015
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|eth_top:eth_top_i|eth_tx:eth_tx_i|eth_tx_sm
 10. State Machine - |top|eth_top:eth_top_i|eth_rx:eth_rx_i|eth_rx_sm
 11. State Machine - |top|eth_top:eth_top_i|net_proc:net_proc_i|np_fsm
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component|altsyncram_elj1:auto_generated
 18. Source assignments for eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component|altsyncram_djo1:auto_generated
 19. Parameter Settings for User Entity Instance: infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:echo_reg_x
 23. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:spi_reg_num_reg_x
 24. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:spi_burst_len_reg_x
 25. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:spi_read_command_reg_x
 26. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:spi_write_command_reg_x
 27. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:spi_status_reg_s
 28. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage0_reg_s
 29. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage1_reg_s
 30. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage2_reg_s
 31. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage3_reg_s
 32. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage4_reg_s
 33. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage5_reg_s
 34. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage6_reg_s
 35. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage7_reg_s
 36. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:temperature_reg_s
 37. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:control1_reg_x
 38. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:id_reg_x
 39. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:hw_ver_reg_x
 40. Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:fw_ver_reg_x
 41. altpll Parameter Settings by Entity Instance
 42. altsyncram Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "mem_file:mem_file_i"
 44. Port Connectivity Checks: "reg_file:reg_file_i|reg_x:fw_ver_reg_x"
 45. Port Connectivity Checks: "reg_file:reg_file_i|reg_x:hw_ver_reg_x"
 46. Port Connectivity Checks: "reg_file:reg_file_i|reg_x:id_reg_x"
 47. Port Connectivity Checks: "reg_file:reg_file_i|reg_x:control1_reg_x"
 48. Port Connectivity Checks: "reg_file:reg_file_i|reg_x:spi_write_command_reg_x"
 49. Port Connectivity Checks: "reg_file:reg_file_i|reg_x:spi_read_command_reg_x"
 50. Port Connectivity Checks: "reg_file:reg_file_i|reg_x:spi_burst_len_reg_x"
 51. Port Connectivity Checks: "reg_file:reg_file_i|reg_x:spi_reg_num_reg_x"
 52. Port Connectivity Checks: "reg_file:reg_file_i|reg_x:echo_reg_x"
 53. Port Connectivity Checks: "reg_file:reg_file_i"
 54. Port Connectivity Checks: "eth_top:eth_top_i|eth_tx:eth_tx_i|crc32nibble:crc32nibble_i"
 55. Port Connectivity Checks: "eth_top:eth_top_i|eth_rx:eth_rx_i|crc32nibble:crc32nibble_i"
 56. Port Connectivity Checks: "infrastructure_top:infrastructure_top_i"
 57. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 22 18:34:00 2015         ;
; Quartus II 64-Bit Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; desat_comm_board_hw_v1_0_fw_v_1_0             ;
; Top-level Entity Name              ; top                                           ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 859                                           ;
;     Total combinational functions  ; 643                                           ;
;     Dedicated logic registers      ; 544                                           ;
; Total registers                    ; 544                                           ;
; Total pins                         ; 25                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 65,536                                        ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                       ;
+----------------------------------------------------------------------------+--------------------+-----------------------------------+
; Option                                                                     ; Setting            ; Default Value                     ;
+----------------------------------------------------------------------------+--------------------+-----------------------------------+
; Device                                                                     ; EP3C25Q240C8       ;                                   ;
; Top-level entity name                                                      ; top                ; desat_comm_board_hw_v1_0_fw_v_1_0 ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX                     ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                                   ;
; Resynthesis Optimization Effort                                            ; Normal             ;                                   ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                                   ;
; Use Generated Physical Constraints File                                    ; On                 ;                                   ;
; Synchronization Register Chain Length                                      ; 2                  ; 3                                 ;
; Use smart compilation                                                      ; Off                ; Off                               ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                                ;
; Enable compact report table                                                ; Off                ; Off                               ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                              ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                               ;
; Preserve fewer node names                                                  ; On                 ; On                                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                               ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001                      ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                         ;
; State Machine Processing                                                   ; Auto               ; Auto                              ;
; Safe State Machine                                                         ; Off                ; Off                               ;
; Extract Verilog State Machines                                             ; On                 ; On                                ;
; Extract VHDL State Machines                                                ; On                 ; On                                ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                               ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                              ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                               ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                                ;
; Parallel Synthesis                                                         ; On                 ; On                                ;
; DSP Block Balancing                                                        ; Auto               ; Auto                              ;
; NOT Gate Push-Back                                                         ; On                 ; On                                ;
; Power-Up Don't Care                                                        ; On                 ; On                                ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                               ;
; Remove Duplicate Registers                                                 ; On                 ; On                                ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                               ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                               ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                               ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                               ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                               ;
; Ignore SOFT Buffers                                                        ; On                 ; On                                ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                               ;
; Optimization Technique                                                     ; Balanced           ; Balanced                          ;
; Carry Chain Length                                                         ; 70                 ; 70                                ;
; Auto Carry Chains                                                          ; On                 ; On                                ;
; Auto Open-Drain Pins                                                       ; On                 ; On                                ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                               ;
; Auto ROM Replacement                                                       ; On                 ; On                                ;
; Auto RAM Replacement                                                       ; On                 ; On                                ;
; Auto DSP Block Replacement                                                 ; On                 ; On                                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                              ;
; Auto Clock Enable Replacement                                              ; On                 ; On                                ;
; Strict RAM Replacement                                                     ; Off                ; Off                               ;
; Allow Synchronous Control Signals                                          ; On                 ; On                                ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                               ;
; Auto RAM Block Balancing                                                   ; On                 ; On                                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                               ;
; Auto Resource Sharing                                                      ; Off                ; Off                               ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                               ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                               ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                               ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                                ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                               ;
; Timing-Driven Synthesis                                                    ; On                 ; On                                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                                ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                               ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation                ;
; HDL message level                                                          ; Level2             ; Level2                            ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                               ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                              ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                               ;
; Clock MUX Protection                                                       ; On                 ; On                                ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                               ;
; Block Design Naming                                                        ; Auto               ; Auto                              ;
; SDC constraint protection                                                  ; Off                ; Off                               ;
; Synthesis Effort                                                           ; Auto               ; Auto                              ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                            ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                              ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                                ;
+----------------------------------------------------------------------------+--------------------+-----------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+
; mem_file.vhd                     ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/mem_file.vhd                 ;
; reg_x.vhd                        ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/reg_x.vhd                    ;
; reg_s.vhd                        ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/reg_s.vhd                    ;
; reg_map.vhd                      ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/reg_map.vhd                  ;
; reg_file.vhd                     ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/reg_file.vhd                 ;
; crc32nibble.vhd                  ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/crc32nibble.vhd              ;
; eth_tx_buf.vhd                   ; yes             ; User Wizard-Generated File             ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/eth_tx_buf.vhd               ;
; eth_rx_buf.vhd                   ; yes             ; User Wizard-Generated File             ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/eth_rx_buf.vhd               ;
; net_proc.vhd                     ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/net_proc.vhd                 ;
; eth_tx_ram.vhd                   ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/eth_tx_ram.vhd               ;
; eth_tx.vhd                       ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/eth_tx.vhd                   ;
; eth_rx_ram.vhd                   ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/eth_rx_ram.vhd               ;
; eth_rx.vhd                       ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/eth_rx.vhd                   ;
; eth_pins.vhd                     ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/eth_pins.vhd                 ;
; eth_top.vhd                      ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/eth_top.vhd                  ;
; constants.vhd                    ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/constants.vhd                ;
; types.vhd                        ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/types.vhd                    ;
; top.vhd                          ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/top.vhd                      ;
; infrastructure_top.vhd           ; yes             ; User VHDL File                         ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/infrastructure_top.vhd       ;
; system_clock_pll.vhd             ; yes             ; User Wizard-Generated File             ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/system_clock_pll.vhd         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                      ;
; db/system_clock_pll_altpll.v     ; yes             ; Auto-Generated Megafunction            ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/db/system_clock_pll_altpll.v ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf                  ;
; db/altsyncram_elj1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/db/altsyncram_elj1.tdf       ;
; db/altsyncram_djo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/db/altsyncram_djo1.tdf       ;
; eth_tx_ram.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Users/Leon/Work/CMD-3/el_lxe/Altera/Ethernet/eth_tx_ram.mif               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 859                                                                                                                                                         ;
;                                             ;                                                                                                                                                             ;
; Total combinational functions               ; 643                                                                                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                             ;
;     -- 4 input functions                    ; 285                                                                                                                                                         ;
;     -- 3 input functions                    ; 106                                                                                                                                                         ;
;     -- <=2 input functions                  ; 252                                                                                                                                                         ;
;                                             ;                                                                                                                                                             ;
; Logic elements by mode                      ;                                                                                                                                                             ;
;     -- normal mode                          ; 512                                                                                                                                                         ;
;     -- arithmetic mode                      ; 131                                                                                                                                                         ;
;                                             ;                                                                                                                                                             ;
; Total registers                             ; 544                                                                                                                                                         ;
;     -- Dedicated logic registers            ; 544                                                                                                                                                         ;
;     -- I/O registers                        ; 0                                                                                                                                                           ;
;                                             ;                                                                                                                                                             ;
; I/O pins                                    ; 25                                                                                                                                                          ;
; Total memory bits                           ; 65536                                                                                                                                                       ;
; Total PLLs                                  ; 1                                                                                                                                                           ;
; Maximum fan-out node                        ; infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component|system_clock_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 384                                                                                                                                                         ;
; Total fan-out                               ; 3633                                                                                                                                                        ;
; Average fan-out                             ; 2.92                                                                                                                                                        ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                             ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                 ; 643 (1)           ; 544 (0)      ; 65536       ; 0            ; 0       ; 0         ; 25   ; 0            ; |top                                                                                                                                            ; work         ;
;    |eth_top:eth_top_i|                               ; 556 (0)           ; 432 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i                                                                                                                          ;              ;
;       |eth_pins:eth_pins_i|                          ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i|eth_pins:eth_pins_i                                                                                                      ;              ;
;       |eth_rx:eth_rx_i|                              ; 74 (39)           ; 51 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i|eth_rx:eth_rx_i                                                                                                          ;              ;
;          |crc32nibble:crc32nibble_i|                 ; 35 (35)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i|eth_rx:eth_rx_i|crc32nibble:crc32nibble_i                                                                                ;              ;
;       |eth_rx_ram:eth_rx_ram_i|                      ; 0 (0)             ; 45 (45)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i                                                                                                  ;              ;
;          |eth_rx_buf:eth_rx_buf_i|                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i                                                                          ;              ;
;             |altsyncram:altsyncram_component|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component                                          ;              ;
;                |altsyncram_elj1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component|altsyncram_elj1:auto_generated           ;              ;
;       |eth_tx:eth_tx_i|                              ; 128 (90)          ; 73 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i|eth_tx:eth_tx_i                                                                                                          ;              ;
;          |crc32nibble:crc32nibble_i|                 ; 38 (38)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i|eth_tx:eth_tx_i|crc32nibble:crc32nibble_i                                                                                ;              ;
;       |eth_tx_ram:eth_tx_ram_i|                      ; 0 (0)             ; 17 (17)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i                                                                                                  ;              ;
;          |eth_tx_buf:eth_tx_buf_i|                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i                                                                          ;              ;
;             |altsyncram:altsyncram_component|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component                                          ;              ;
;                |altsyncram_djo1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component|altsyncram_djo1:auto_generated           ;              ;
;       |net_proc:net_proc_i|                          ; 354 (354)         ; 236 (236)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eth_top:eth_top_i|net_proc:net_proc_i                                                                                                      ;              ;
;    |infrastructure_top:infrastructure_top_i|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|infrastructure_top:infrastructure_top_i                                                                                                    ;              ;
;       |system_clock_pll:system_clock_pll_i|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i                                                                ;              ;
;          |altpll:altpll_component|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component                                        ;              ;
;             |system_clock_pll_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component|system_clock_pll_altpll:auto_generated ;              ;
;    |mem_file:mem_file_i|                             ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mem_file:mem_file_i                                                                                                                        ;              ;
;    |reg_file:reg_file_i|                             ; 77 (17)           ; 107 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_file:reg_file_i                                                                                                                        ;              ;
;       |reg_x:control1_reg_x|                         ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_file:reg_file_i|reg_x:control1_reg_x                                                                                                   ;              ;
;       |reg_x:echo_reg_x|                             ; 18 (18)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_file:reg_file_i|reg_x:echo_reg_x                                                                                                       ;              ;
;       |reg_x:fw_ver_reg_x|                           ; 6 (6)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_file:reg_file_i|reg_x:fw_ver_reg_x                                                                                                     ;              ;
;       |reg_x:hw_ver_reg_x|                           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_file:reg_file_i|reg_x:hw_ver_reg_x                                                                                                     ;              ;
;       |reg_x:id_reg_x|                               ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_file:reg_file_i|reg_x:id_reg_x                                                                                                         ;              ;
;       |reg_x:spi_burst_len_reg_x|                    ; 18 (18)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_file:reg_file_i|reg_x:spi_burst_len_reg_x                                                                                              ;              ;
;       |reg_x:spi_reg_num_reg_x|                      ; 9 (9)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_file:reg_file_i|reg_x:spi_reg_num_reg_x                                                                                                ;              ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component|altsyncram_elj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 4            ; 2048         ; 16           ; 32768 ; None           ;
; eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component|altsyncram_djo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 8192         ; 4            ; 32768 ; eth_tx_ram.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|eth_top:eth_top_i|eth_tx:eth_tx_i|eth_tx_sm                                                                                                                   ;
+------------------------------+------------------------------+-----------------------+------------------------+------------------------+------------------------+-------------------+
; Name                         ; eth_tx_sm.st_wait_interframe ; eth_tx_sm.st_send_crc ; eth_tx_sm.st_send_data ; eth_tx_sm.st_reg_addr2 ; eth_tx_sm.st_reg_addr1 ; eth_tx_sm.st_idle ;
+------------------------------+------------------------------+-----------------------+------------------------+------------------------+------------------------+-------------------+
; eth_tx_sm.st_idle            ; 0                            ; 0                     ; 0                      ; 0                      ; 0                      ; 0                 ;
; eth_tx_sm.st_reg_addr1       ; 0                            ; 0                     ; 0                      ; 0                      ; 1                      ; 1                 ;
; eth_tx_sm.st_reg_addr2       ; 0                            ; 0                     ; 0                      ; 1                      ; 0                      ; 1                 ;
; eth_tx_sm.st_send_data       ; 0                            ; 0                     ; 1                      ; 0                      ; 0                      ; 1                 ;
; eth_tx_sm.st_send_crc        ; 0                            ; 1                     ; 0                      ; 0                      ; 0                      ; 1                 ;
; eth_tx_sm.st_wait_interframe ; 1                            ; 0                     ; 0                      ; 0                      ; 0                      ; 1                 ;
+------------------------------+------------------------------+-----------------------+------------------------+------------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|eth_top:eth_top_i|eth_rx:eth_rx_i|eth_rx_sm                                                             ;
+-----------------------------+----------------------+-----------------------+-----------------------------+-------------------+
; Name                        ; eth_rx_sm.st_rx_data ; eth_rx_sm.st_wait_sfd ; eth_rx_sm.st_check_preamble ; eth_rx_sm.st_idle ;
+-----------------------------+----------------------+-----------------------+-----------------------------+-------------------+
; eth_rx_sm.st_idle           ; 0                    ; 0                     ; 0                           ; 0                 ;
; eth_rx_sm.st_check_preamble ; 0                    ; 0                     ; 1                           ; 1                 ;
; eth_rx_sm.st_wait_sfd       ; 0                    ; 1                     ; 0                           ; 1                 ;
; eth_rx_sm.st_rx_data        ; 1                    ; 0                     ; 0                           ; 1                 ;
+-----------------------------+----------------------+-----------------------+-----------------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|eth_top:eth_top_i|net_proc:net_proc_i|np_fsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+------------------+--------------------------+------------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------+---------------------------+------------------------+----------------------------+-----------------+
; Name                         ; np_fsm.npf_reset ; np_fsm.npf_store_udp_len ; np_fsm.npf_store_ip_checksum ; np_fsm.npf_read_mem6 ; np_fsm.npf_read_mem5 ; np_fsm.npf_read_mem4 ; np_fsm.npf_read_mem3 ; np_fsm.npf_read_mem2 ; np_fsm.npf_read_mem1 ; np_fsm.npf_write_mem2 ; np_fsm.npf_write_mem1 ; np_fsm.npf_store_reg_rdata4 ; np_fsm.npf_store_reg_rdata3 ; np_fsm.npf_store_reg_rdata2 ; np_fsm.npf_store_reg_rdata1 ; np_fsm.npf_caseComID ; np_fsm.npf_copyPacketInfo ; np_fsm.npf_copyDestMAC ; np_fsm.npf_checkProtocolID ; np_fsm.npf_idle ;
+------------------------------+------------------+--------------------------+------------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------+---------------------------+------------------------+----------------------------+-----------------+
; np_fsm.npf_idle              ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 0               ;
; np_fsm.npf_checkProtocolID   ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 1                          ; 1               ;
; np_fsm.npf_copyDestMAC       ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 1                      ; 0                          ; 1               ;
; np_fsm.npf_copyPacketInfo    ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 1                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_caseComID         ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 1                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_store_reg_rdata1  ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 1                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_store_reg_rdata2  ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 1                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_store_reg_rdata3  ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 1                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_store_reg_rdata4  ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 1                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_write_mem1        ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 1                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_write_mem2        ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_read_mem1         ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_read_mem2         ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_read_mem3         ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_read_mem4         ; 0                ; 0                        ; 0                            ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_read_mem5         ; 0                ; 0                        ; 0                            ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_read_mem6         ; 0                ; 0                        ; 0                            ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_store_ip_checksum ; 0                ; 0                        ; 1                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_store_udp_len     ; 0                ; 1                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
; np_fsm.npf_reset             ; 1                ; 0                        ; 0                            ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ; 0                         ; 0                      ; 0                          ; 1               ;
+------------------------------+------------------+--------------------------+------------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------+---------------------------+------------------------+----------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                 ;
+-----------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                                         ;
+-----------------------------------------------------------------------+----------------------------------------------------------------------------+
; reg_file:reg_file_i|reg_x:fw_ver_reg_x|eth_reg_we_r                   ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_x:hw_ver_reg_x|eth_reg_we_r                   ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_x:id_reg_x|eth_reg_we_r                       ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:temperature_reg_s|reg_value_r[0..9]         ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_value_r[0..11]           ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_value_r[0..11]           ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_value_r[0..11]           ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_value_r[0..11]           ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_value_r[0..11]           ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_value_r[0..11]           ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_value_r[0..11]           ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_value_r[0..11]           ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:spi_status_reg_s|reg_value_r[0..7]          ; Stuck at GND due to stuck port data_in                                     ;
; eth_top:eth_top_i|net_proc:net_proc_i|sys_data_base_r[0]              ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:temperature_reg_s|eth_reg_rdata_r[2..9]     ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|eth_reg_rdata_r[4..11]       ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|eth_reg_rdata_r[3..11]       ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|eth_reg_rdata_r[3..11]       ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|eth_reg_rdata_r[2..11]       ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|eth_reg_rdata_r[3..11]       ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|eth_reg_rdata_r[2..11]       ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|eth_reg_rdata_r[2..11]       ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|eth_reg_rdata_r[1..11]       ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:spi_status_reg_s|eth_reg_rdata_r[2..7]      ; Stuck at GND due to stuck port data_in                                     ;
; eth_top:eth_top_i|net_proc:net_proc_i|proto_len_r[0]                  ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:temperature_reg_s|eth_reg_rdata_r[0..1]     ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|eth_reg_rdata_r[0..3]        ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|eth_reg_rdata_r[0..2]        ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|eth_reg_rdata_r[0..2]        ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|eth_reg_rdata_r[0..1]        ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|eth_reg_rdata_r[0..2]        ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|eth_reg_rdata_r[0..1]        ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|eth_reg_rdata_r[0..1]        ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|eth_reg_rdata_r[0]           ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:spi_status_reg_s|eth_reg_rdata_r[0..1]      ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_s:temperature_reg_s|reg_num_match_r           ; Lost fanout                                                                ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_num_match_r              ; Lost fanout                                                                ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_num_match_r              ; Lost fanout                                                                ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_num_match_r              ; Lost fanout                                                                ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_num_match_r              ; Lost fanout                                                                ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_num_match_r              ; Lost fanout                                                                ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_num_match_r              ; Lost fanout                                                                ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_num_match_r              ; Lost fanout                                                                ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_num_match_r              ; Lost fanout                                                                ;
; reg_file:reg_file_i|reg_s:spi_status_reg_s|reg_num_match_r            ; Lost fanout                                                                ;
; eth_top:eth_top_i|net_proc:net_proc_i|sys_data_base_r[1]              ; Merged with eth_top:eth_top_i|net_proc:net_proc_i|ip_checksum_r[0]         ;
; reg_file:reg_file_i|reg_x:fw_ver_reg_x|reg_value_r[1,3..7,9..15]      ; Merged with reg_file:reg_file_i|reg_x:fw_ver_reg_x|reg_value_r[2]          ;
; reg_file:reg_file_i|reg_x:fw_ver_reg_x|reg_value_r[8]                 ; Merged with reg_file:reg_file_i|reg_x:fw_ver_reg_x|reg_value_r[0]          ;
; reg_file:reg_file_i|reg_x:hw_ver_reg_x|reg_value_r[0..1,3..11,13..15] ; Merged with reg_file:reg_file_i|reg_x:hw_ver_reg_x|reg_value_r[2]          ;
; reg_file:reg_file_i|reg_x:id_reg_x|reg_value_r[2..4,6,8,13]           ; Merged with reg_file:reg_file_i|reg_x:id_reg_x|reg_value_r[1]              ;
; reg_file:reg_file_i|reg_x:id_reg_x|reg_value_r[5,7,9..12,14..15]      ; Merged with reg_file:reg_file_i|reg_x:id_reg_x|reg_value_r[0]              ;
; reg_file:reg_file_i|reg_x:echo_reg_x|eth_reg_we_r                     ; Merged with reg_file:reg_file_i|reg_x:control1_reg_x|eth_reg_we_r          ;
; reg_file:reg_file_i|reg_x:spi_reg_num_reg_x|eth_reg_we_r              ; Merged with reg_file:reg_file_i|reg_x:control1_reg_x|eth_reg_we_r          ;
; reg_file:reg_file_i|reg_x:spi_burst_len_reg_x|eth_reg_we_r            ; Merged with reg_file:reg_file_i|reg_x:control1_reg_x|eth_reg_we_r          ;
; eth_top:eth_top_i|net_proc:net_proc_i|proto_len_r[12..15]             ; Merged with eth_top:eth_top_i|net_proc:net_proc_i|proto_len_r[11]          ;
; eth_top:eth_top_i|net_proc:net_proc_i|sys_data_base_r[4]              ; Merged with eth_top:eth_top_i|net_proc:net_proc_i|sys_data_base_r[2]       ;
; eth_top:eth_top_i|net_proc:net_proc_i|sys_data_base_r[5]              ; Merged with eth_top:eth_top_i|net_proc:net_proc_i|sys_data_base_r[3]       ;
; reg_file:reg_file_i|reg_x:fw_ver_reg_x|reg_value_r[2]                 ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_x:fw_ver_reg_x|reg_value_r[0]                 ; Stuck at VCC due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_x:fw_ver_reg_x|eth_reg_rdata_r[1..7,9..15]    ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_x:hw_ver_reg_x|reg_value_r[2]                 ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_x:hw_ver_reg_x|reg_value_r[12]                ; Stuck at VCC due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_x:hw_ver_reg_x|eth_reg_rdata_r[0..11,13..15]  ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_x:id_reg_x|reg_value_r[1]                     ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_x:id_reg_x|reg_value_r[0]                     ; Stuck at VCC due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_x:id_reg_x|eth_reg_rdata_r[1..4,6,8,13]       ; Stuck at GND due to stuck port data_in                                     ;
; reg_file:reg_file_i|reg_x:fw_ver_reg_x|eth_reg_rdata_r[8]             ; Merged with reg_file:reg_file_i|reg_x:fw_ver_reg_x|eth_reg_rdata_r[0]      ;
; reg_file:reg_file_i|reg_x:id_reg_x|eth_reg_rdata_r[5,7,9..12,14..15]  ; Merged with reg_file:reg_file_i|reg_x:id_reg_x|eth_reg_rdata_r[0]          ;
; mem_file:mem_file_i|adc_brd_ram_rdata_r[0..15]                        ; Stuck at GND due to stuck port data_in                                     ;
; mem_file:mem_file_i|eth_mem_rdata_r[0..1,4..5,8..9,12..13]            ; Stuck at GND due to stuck port data_in                                     ;
; mem_file:mem_file_i|eth_mem_rdata_r[3,6..7,10..11,14..15]             ; Merged with mem_file:mem_file_i|eth_mem_rdata_r[2]                         ;
; eth_top:eth_top_i|net_proc:net_proc_i|sys_data_base_r[2]              ; Merged with eth_top:eth_top_i|net_proc:net_proc_i|np_fsm.npf_store_udp_len ;
; Total Number of Removed Registers = 378                               ;                                                                            ;
+-----------------------------------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                              ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                          ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------------+
; reg_file:reg_file_i|reg_s:temperature_reg_s|reg_value_r[0] ; Stuck at GND              ; reg_file:reg_file_i|reg_s:temperature_reg_s|eth_reg_rdata_r[0], ;
;                                                            ; due to stuck port data_in ; reg_file:reg_file_i|reg_s:temperature_reg_s|reg_num_match_r     ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_value_r[0]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage3_reg_s|eth_reg_rdata_r[0],    ;
;                                                            ; due to stuck port data_in ; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_num_match_r        ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_value_r[0]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage4_reg_s|eth_reg_rdata_r[0],    ;
;                                                            ; due to stuck port data_in ; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_num_match_r        ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_value_r[0]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage5_reg_s|eth_reg_rdata_r[0],    ;
;                                                            ; due to stuck port data_in ; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_num_match_r        ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_value_r[0]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage6_reg_s|eth_reg_rdata_r[0],    ;
;                                                            ; due to stuck port data_in ; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_num_match_r        ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_value_r[0]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage7_reg_s|eth_reg_rdata_r[0],    ;
;                                                            ; due to stuck port data_in ; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_num_match_r        ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_value_r[0]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage2_reg_s|eth_reg_rdata_r[0],    ;
;                                                            ; due to stuck port data_in ; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_num_match_r        ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_value_r[0]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage1_reg_s|eth_reg_rdata_r[0],    ;
;                                                            ; due to stuck port data_in ; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_num_match_r        ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_value_r[0]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage0_reg_s|eth_reg_rdata_r[0],    ;
;                                                            ; due to stuck port data_in ; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_num_match_r        ;
; reg_file:reg_file_i|reg_s:spi_status_reg_s|reg_value_r[0]  ; Stuck at GND              ; reg_file:reg_file_i|reg_s:spi_status_reg_s|eth_reg_rdata_r[0],  ;
;                                                            ; due to stuck port data_in ; reg_file:reg_file_i|reg_s:spi_status_reg_s|reg_num_match_r      ;
; reg_file:reg_file_i|reg_s:temperature_reg_s|reg_value_r[5] ; Stuck at GND              ; reg_file:reg_file_i|reg_s:temperature_reg_s|eth_reg_rdata_r[5]  ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:temperature_reg_s|reg_value_r[6] ; Stuck at GND              ; reg_file:reg_file_i|reg_s:temperature_reg_s|eth_reg_rdata_r[6]  ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:temperature_reg_s|reg_value_r[7] ; Stuck at GND              ; reg_file:reg_file_i|reg_s:temperature_reg_s|eth_reg_rdata_r[7]  ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:temperature_reg_s|reg_value_r[8] ; Stuck at GND              ; reg_file:reg_file_i|reg_s:temperature_reg_s|eth_reg_rdata_r[8]  ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:temperature_reg_s|reg_value_r[9] ; Stuck at GND              ; reg_file:reg_file_i|reg_s:temperature_reg_s|eth_reg_rdata_r[9]  ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_value_r[1]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage7_reg_s|eth_reg_rdata_r[1]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_value_r[2]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage7_reg_s|eth_reg_rdata_r[2]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_value_r[3]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage7_reg_s|eth_reg_rdata_r[3]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_value_r[4]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage7_reg_s|eth_reg_rdata_r[4]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_value_r[5]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage7_reg_s|eth_reg_rdata_r[5]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_value_r[6]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage7_reg_s|eth_reg_rdata_r[6]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_value_r[7]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage7_reg_s|eth_reg_rdata_r[7]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_value_r[8]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage7_reg_s|eth_reg_rdata_r[8]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_value_r[9]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage7_reg_s|eth_reg_rdata_r[9]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_value_r[10]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage7_reg_s|eth_reg_rdata_r[10]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_value_r[11]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage7_reg_s|eth_reg_rdata_r[11]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_value_r[1]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage6_reg_s|eth_reg_rdata_r[1]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_value_r[2]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage6_reg_s|eth_reg_rdata_r[2]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_value_r[3]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage6_reg_s|eth_reg_rdata_r[3]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_value_r[4]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage6_reg_s|eth_reg_rdata_r[4]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_value_r[5]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage6_reg_s|eth_reg_rdata_r[5]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_value_r[6]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage6_reg_s|eth_reg_rdata_r[6]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_value_r[7]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage6_reg_s|eth_reg_rdata_r[7]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_value_r[8]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage6_reg_s|eth_reg_rdata_r[8]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_value_r[9]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage6_reg_s|eth_reg_rdata_r[9]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_value_r[10]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage6_reg_s|eth_reg_rdata_r[10]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_value_r[11]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage6_reg_s|eth_reg_rdata_r[11]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_value_r[1]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage5_reg_s|eth_reg_rdata_r[1]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_value_r[2]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage5_reg_s|eth_reg_rdata_r[2]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_value_r[3]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage5_reg_s|eth_reg_rdata_r[3]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_value_r[4]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage5_reg_s|eth_reg_rdata_r[4]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_value_r[5]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage5_reg_s|eth_reg_rdata_r[5]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_value_r[6]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage5_reg_s|eth_reg_rdata_r[6]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_value_r[7]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage5_reg_s|eth_reg_rdata_r[7]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_value_r[8]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage5_reg_s|eth_reg_rdata_r[8]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_value_r[9]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage5_reg_s|eth_reg_rdata_r[9]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_value_r[10]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage5_reg_s|eth_reg_rdata_r[10]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_value_r[11]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage5_reg_s|eth_reg_rdata_r[11]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_value_r[1]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage4_reg_s|eth_reg_rdata_r[1]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_value_r[2]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage4_reg_s|eth_reg_rdata_r[2]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_value_r[3]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage4_reg_s|eth_reg_rdata_r[3]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_value_r[4]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage4_reg_s|eth_reg_rdata_r[4]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_value_r[5]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage4_reg_s|eth_reg_rdata_r[5]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_value_r[6]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage4_reg_s|eth_reg_rdata_r[6]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_value_r[7]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage4_reg_s|eth_reg_rdata_r[7]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_value_r[8]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage4_reg_s|eth_reg_rdata_r[8]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_value_r[9]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage4_reg_s|eth_reg_rdata_r[9]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_value_r[10]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage4_reg_s|eth_reg_rdata_r[10]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_value_r[11]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage4_reg_s|eth_reg_rdata_r[11]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_value_r[1]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage3_reg_s|eth_reg_rdata_r[1]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_value_r[2]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage3_reg_s|eth_reg_rdata_r[2]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_value_r[3]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage3_reg_s|eth_reg_rdata_r[3]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_value_r[4]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage3_reg_s|eth_reg_rdata_r[4]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_value_r[5]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage3_reg_s|eth_reg_rdata_r[5]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_value_r[6]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage3_reg_s|eth_reg_rdata_r[6]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_value_r[7]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage3_reg_s|eth_reg_rdata_r[7]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_value_r[8]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage3_reg_s|eth_reg_rdata_r[8]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_value_r[9]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage3_reg_s|eth_reg_rdata_r[9]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_value_r[10]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage3_reg_s|eth_reg_rdata_r[10]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_value_r[11]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage3_reg_s|eth_reg_rdata_r[11]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:temperature_reg_s|reg_value_r[1] ; Stuck at GND              ; reg_file:reg_file_i|reg_s:temperature_reg_s|eth_reg_rdata_r[1]  ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_value_r[1]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage2_reg_s|eth_reg_rdata_r[1]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_value_r[2]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage2_reg_s|eth_reg_rdata_r[2]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_value_r[3]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage2_reg_s|eth_reg_rdata_r[3]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_value_r[4]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage2_reg_s|eth_reg_rdata_r[4]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_value_r[5]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage2_reg_s|eth_reg_rdata_r[5]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_value_r[6]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage2_reg_s|eth_reg_rdata_r[6]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_value_r[7]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage2_reg_s|eth_reg_rdata_r[7]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_value_r[8]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage2_reg_s|eth_reg_rdata_r[8]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_value_r[9]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage2_reg_s|eth_reg_rdata_r[9]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_value_r[10]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage2_reg_s|eth_reg_rdata_r[10]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_value_r[11]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage2_reg_s|eth_reg_rdata_r[11]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:temperature_reg_s|reg_value_r[2] ; Stuck at GND              ; reg_file:reg_file_i|reg_s:temperature_reg_s|eth_reg_rdata_r[2]  ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_value_r[1]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage1_reg_s|eth_reg_rdata_r[1]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_value_r[2]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage1_reg_s|eth_reg_rdata_r[2]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_value_r[3]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage1_reg_s|eth_reg_rdata_r[3]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_value_r[4]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage1_reg_s|eth_reg_rdata_r[4]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_value_r[5]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage1_reg_s|eth_reg_rdata_r[5]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_value_r[6]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage1_reg_s|eth_reg_rdata_r[6]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_value_r[7]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage1_reg_s|eth_reg_rdata_r[7]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_value_r[8]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage1_reg_s|eth_reg_rdata_r[8]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_value_r[9]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage1_reg_s|eth_reg_rdata_r[9]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_value_r[10]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage1_reg_s|eth_reg_rdata_r[10]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_value_r[11]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage1_reg_s|eth_reg_rdata_r[11]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:temperature_reg_s|reg_value_r[3] ; Stuck at GND              ; reg_file:reg_file_i|reg_s:temperature_reg_s|eth_reg_rdata_r[3]  ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_value_r[1]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage0_reg_s|eth_reg_rdata_r[1]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_value_r[2]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage0_reg_s|eth_reg_rdata_r[2]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_value_r[3]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage0_reg_s|eth_reg_rdata_r[3]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_value_r[4]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage0_reg_s|eth_reg_rdata_r[4]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_value_r[5]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage0_reg_s|eth_reg_rdata_r[5]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_value_r[6]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage0_reg_s|eth_reg_rdata_r[6]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_value_r[7]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage0_reg_s|eth_reg_rdata_r[7]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_value_r[8]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage0_reg_s|eth_reg_rdata_r[8]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_value_r[9]    ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage0_reg_s|eth_reg_rdata_r[9]     ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_value_r[10]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage0_reg_s|eth_reg_rdata_r[10]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_value_r[11]   ; Stuck at GND              ; reg_file:reg_file_i|reg_s:voltage0_reg_s|eth_reg_rdata_r[11]    ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:temperature_reg_s|reg_value_r[4] ; Stuck at GND              ; reg_file:reg_file_i|reg_s:temperature_reg_s|eth_reg_rdata_r[4]  ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:spi_status_reg_s|reg_value_r[1]  ; Stuck at GND              ; reg_file:reg_file_i|reg_s:spi_status_reg_s|eth_reg_rdata_r[1]   ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:spi_status_reg_s|reg_value_r[2]  ; Stuck at GND              ; reg_file:reg_file_i|reg_s:spi_status_reg_s|eth_reg_rdata_r[2]   ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:spi_status_reg_s|reg_value_r[3]  ; Stuck at GND              ; reg_file:reg_file_i|reg_s:spi_status_reg_s|eth_reg_rdata_r[3]   ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:spi_status_reg_s|reg_value_r[4]  ; Stuck at GND              ; reg_file:reg_file_i|reg_s:spi_status_reg_s|eth_reg_rdata_r[4]   ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:spi_status_reg_s|reg_value_r[5]  ; Stuck at GND              ; reg_file:reg_file_i|reg_s:spi_status_reg_s|eth_reg_rdata_r[5]   ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:spi_status_reg_s|reg_value_r[6]  ; Stuck at GND              ; reg_file:reg_file_i|reg_s:spi_status_reg_s|eth_reg_rdata_r[6]   ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_s:spi_status_reg_s|reg_value_r[7]  ; Stuck at GND              ; reg_file:reg_file_i|reg_s:spi_status_reg_s|eth_reg_rdata_r[7]   ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; eth_top:eth_top_i|net_proc:net_proc_i|sys_data_base_r[0]   ; Stuck at GND              ; eth_top:eth_top_i|net_proc:net_proc_i|proto_len_r[0]            ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_x:fw_ver_reg_x|reg_value_r[2]      ; Stuck at GND              ; reg_file:reg_file_i|reg_x:fw_ver_reg_x|eth_reg_rdata_r[2]       ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_x:hw_ver_reg_x|reg_value_r[2]      ; Stuck at GND              ; reg_file:reg_file_i|reg_x:hw_ver_reg_x|eth_reg_rdata_r[2]       ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; reg_file:reg_file_i|reg_x:id_reg_x|reg_value_r[1]          ; Stuck at GND              ; reg_file:reg_file_i|reg_x:id_reg_x|eth_reg_rdata_r[1]           ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; mem_file:mem_file_i|adc_brd_ram_rdata_r[0]                 ; Stuck at GND              ; mem_file:mem_file_i|eth_mem_rdata_r[0]                          ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; mem_file:mem_file_i|adc_brd_ram_rdata_r[1]                 ; Stuck at GND              ; mem_file:mem_file_i|eth_mem_rdata_r[1]                          ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; mem_file:mem_file_i|adc_brd_ram_rdata_r[4]                 ; Stuck at GND              ; mem_file:mem_file_i|eth_mem_rdata_r[4]                          ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; mem_file:mem_file_i|adc_brd_ram_rdata_r[5]                 ; Stuck at GND              ; mem_file:mem_file_i|eth_mem_rdata_r[5]                          ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; mem_file:mem_file_i|adc_brd_ram_rdata_r[8]                 ; Stuck at GND              ; mem_file:mem_file_i|eth_mem_rdata_r[8]                          ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; mem_file:mem_file_i|adc_brd_ram_rdata_r[9]                 ; Stuck at GND              ; mem_file:mem_file_i|eth_mem_rdata_r[9]                          ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; mem_file:mem_file_i|adc_brd_ram_rdata_r[12]                ; Stuck at GND              ; mem_file:mem_file_i|eth_mem_rdata_r[12]                         ;
;                                                            ; due to stuck port data_in ;                                                                 ;
; mem_file:mem_file_i|adc_brd_ram_rdata_r[13]                ; Stuck at GND              ; mem_file:mem_file_i|eth_mem_rdata_r[13]                         ;
;                                                            ; due to stuck port data_in ;                                                                 ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 544   ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 182   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Inverted Register Statistics                                      ;
+---------------------------------------------------------+---------+
; Inverted Register                                       ; Fan out ;
+---------------------------------------------------------+---------+
; reg_file:reg_file_i|reg_x:control1_reg_x|reg_value_r[0] ; 2       ;
; Total number of inverted registers = 1                  ;         ;
+---------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|eth_top:eth_top_i|eth_tx:eth_tx_i|bank_info_clrn_r[0]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|eth_top:eth_top_i|net_proc:net_proc_i|tx_len_r[1]      ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |top|eth_top:eth_top_i|eth_tx:eth_tx_i|nibble_cnt_r[8]      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |top|eth_top:eth_top_i|net_proc:net_proc_i|rx_ram_addr_r[7] ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|eth_top:eth_top_i|net_proc:net_proc_i|rx_ram_addr_r[1] ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|eth_top:eth_top_i|net_proc:net_proc_i|rx_ram_cnt_r[2]  ;
; 7:1                ; 10 bits   ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; Yes        ; |top|eth_top:eth_top_i|net_proc:net_proc_i|tx_ram_cnt_r[9]  ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |top|eth_top:eth_top_i|net_proc:net_proc_i|tx_ram_addr_r[5] ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|eth_top:eth_top_i|eth_tx:eth_tx_i|Mux2                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |top|eth_top:eth_top_i|net_proc:net_proc_i|Mux110           ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; No         ; |top|eth_top:eth_top_i|net_proc:net_proc_i|Mux105           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |top|eth_top:eth_top_i|net_proc:net_proc_i|Mux100           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|eth_top:eth_top_i|eth_tx:eth_tx_i|Selector3            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|eth_top:eth_top_i|eth_rx:eth_rx_i|Selector3            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |top|eth_top:eth_top_i|eth_rx:eth_rx_i|Selector2            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |top|eth_top:eth_top_i|net_proc:net_proc_i|Selector26       ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |top|eth_top:eth_top_i|net_proc:net_proc_i|Selector27       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component|altsyncram_elj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component|altsyncram_djo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component ;
+-------------------------------+-------------------------+----------------------------------------------------------------------------------------+
; Parameter Name                ; Value                   ; Type                                                                                   ;
+-------------------------------+-------------------------+----------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                                                                                ;
; PLL_TYPE                      ; AUTO                    ; Untyped                                                                                ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                                                                                ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                                                                                ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                                                                                ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                                                                                ;
; INCLK0_INPUT_FREQUENCY        ; 50000                   ; Signed Integer                                                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                                                                                ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                                                                                ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                                                                                ;
; LOCK_HIGH                     ; 1                       ; Untyped                                                                                ;
; LOCK_LOW                      ; 1                       ; Untyped                                                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                                                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                                                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                                                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                                                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                                                                                ;
; SKIP_VCO                      ; OFF                     ; Untyped                                                                                ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                                                                                ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                                                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                                                                                ;
; BANDWIDTH                     ; 0                       ; Untyped                                                                                ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                                                                                ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                                                                                ;
; DOWN_SPREAD                   ; 0                       ; Untyped                                                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                                                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                      ; Untyped                                                                                ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                                                                                ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                                                                                ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                                                                                ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                                                                                ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                                                                                ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                                                                                ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                                                                                ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                                                                                ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped                                                                                ;
; CLK0_MULTIPLY_BY              ; 6                       ; Signed Integer                                                                         ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                                                                                ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                                                                                ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                                                                                ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                                                                                ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                                                                                ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                                                                                ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                                                                                ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                                                                                ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped                                                                                ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer                                                                         ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                                                                                ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                                                                                ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                                                                                ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                                                                                ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                                                                                ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                                                                                ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                                                                                ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                                                                                ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                                                                                ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                                                                                ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                                                                                ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                                                                                ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                                                                                ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                                                                                ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                                                                                ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                                                                                ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                                                                                ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                                                                                ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                                                                                ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                                                                                ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                                                                                ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                                                                                ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                                                                                ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                                                                                ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped                                                                                ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer                                                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                                                                ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                                                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                                                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                                                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                                                                                ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                                                                                ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                                                                                ;
; DPA_DIVIDER                   ; 0                       ; Untyped                                                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                                                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                                                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                                                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                                                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                                                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                                                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                                                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                                                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                                                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                                                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                                                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                                                                                ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                                                                                ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                                                                                ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                                                                                ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                                                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                                                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                                                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                                                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                                                                                ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                                                                                ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                                                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                                                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                                                                                ;
; VCO_MIN                       ; 0                       ; Untyped                                                                                ;
; VCO_MAX                       ; 0                       ; Untyped                                                                                ;
; VCO_CENTER                    ; 0                       ; Untyped                                                                                ;
; PFD_MIN                       ; 0                       ; Untyped                                                                                ;
; PFD_MAX                       ; 0                       ; Untyped                                                                                ;
; M_INITIAL                     ; 0                       ; Untyped                                                                                ;
; M                             ; 0                       ; Untyped                                                                                ;
; N                             ; 1                       ; Untyped                                                                                ;
; M2                            ; 1                       ; Untyped                                                                                ;
; N2                            ; 1                       ; Untyped                                                                                ;
; SS                            ; 1                       ; Untyped                                                                                ;
; C0_HIGH                       ; 0                       ; Untyped                                                                                ;
; C1_HIGH                       ; 0                       ; Untyped                                                                                ;
; C2_HIGH                       ; 0                       ; Untyped                                                                                ;
; C3_HIGH                       ; 0                       ; Untyped                                                                                ;
; C4_HIGH                       ; 0                       ; Untyped                                                                                ;
; C5_HIGH                       ; 0                       ; Untyped                                                                                ;
; C6_HIGH                       ; 0                       ; Untyped                                                                                ;
; C7_HIGH                       ; 0                       ; Untyped                                                                                ;
; C8_HIGH                       ; 0                       ; Untyped                                                                                ;
; C9_HIGH                       ; 0                       ; Untyped                                                                                ;
; C0_LOW                        ; 0                       ; Untyped                                                                                ;
; C1_LOW                        ; 0                       ; Untyped                                                                                ;
; C2_LOW                        ; 0                       ; Untyped                                                                                ;
; C3_LOW                        ; 0                       ; Untyped                                                                                ;
; C4_LOW                        ; 0                       ; Untyped                                                                                ;
; C5_LOW                        ; 0                       ; Untyped                                                                                ;
; C6_LOW                        ; 0                       ; Untyped                                                                                ;
; C7_LOW                        ; 0                       ; Untyped                                                                                ;
; C8_LOW                        ; 0                       ; Untyped                                                                                ;
; C9_LOW                        ; 0                       ; Untyped                                                                                ;
; C0_INITIAL                    ; 0                       ; Untyped                                                                                ;
; C1_INITIAL                    ; 0                       ; Untyped                                                                                ;
; C2_INITIAL                    ; 0                       ; Untyped                                                                                ;
; C3_INITIAL                    ; 0                       ; Untyped                                                                                ;
; C4_INITIAL                    ; 0                       ; Untyped                                                                                ;
; C5_INITIAL                    ; 0                       ; Untyped                                                                                ;
; C6_INITIAL                    ; 0                       ; Untyped                                                                                ;
; C7_INITIAL                    ; 0                       ; Untyped                                                                                ;
; C8_INITIAL                    ; 0                       ; Untyped                                                                                ;
; C9_INITIAL                    ; 0                       ; Untyped                                                                                ;
; C0_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; C1_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; C2_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; C3_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; C4_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; C5_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; C6_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; C7_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; C8_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; C9_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; C0_PH                         ; 0                       ; Untyped                                                                                ;
; C1_PH                         ; 0                       ; Untyped                                                                                ;
; C2_PH                         ; 0                       ; Untyped                                                                                ;
; C3_PH                         ; 0                       ; Untyped                                                                                ;
; C4_PH                         ; 0                       ; Untyped                                                                                ;
; C5_PH                         ; 0                       ; Untyped                                                                                ;
; C6_PH                         ; 0                       ; Untyped                                                                                ;
; C7_PH                         ; 0                       ; Untyped                                                                                ;
; C8_PH                         ; 0                       ; Untyped                                                                                ;
; C9_PH                         ; 0                       ; Untyped                                                                                ;
; L0_HIGH                       ; 1                       ; Untyped                                                                                ;
; L1_HIGH                       ; 1                       ; Untyped                                                                                ;
; G0_HIGH                       ; 1                       ; Untyped                                                                                ;
; G1_HIGH                       ; 1                       ; Untyped                                                                                ;
; G2_HIGH                       ; 1                       ; Untyped                                                                                ;
; G3_HIGH                       ; 1                       ; Untyped                                                                                ;
; E0_HIGH                       ; 1                       ; Untyped                                                                                ;
; E1_HIGH                       ; 1                       ; Untyped                                                                                ;
; E2_HIGH                       ; 1                       ; Untyped                                                                                ;
; E3_HIGH                       ; 1                       ; Untyped                                                                                ;
; L0_LOW                        ; 1                       ; Untyped                                                                                ;
; L1_LOW                        ; 1                       ; Untyped                                                                                ;
; G0_LOW                        ; 1                       ; Untyped                                                                                ;
; G1_LOW                        ; 1                       ; Untyped                                                                                ;
; G2_LOW                        ; 1                       ; Untyped                                                                                ;
; G3_LOW                        ; 1                       ; Untyped                                                                                ;
; E0_LOW                        ; 1                       ; Untyped                                                                                ;
; E1_LOW                        ; 1                       ; Untyped                                                                                ;
; E2_LOW                        ; 1                       ; Untyped                                                                                ;
; E3_LOW                        ; 1                       ; Untyped                                                                                ;
; L0_INITIAL                    ; 1                       ; Untyped                                                                                ;
; L1_INITIAL                    ; 1                       ; Untyped                                                                                ;
; G0_INITIAL                    ; 1                       ; Untyped                                                                                ;
; G1_INITIAL                    ; 1                       ; Untyped                                                                                ;
; G2_INITIAL                    ; 1                       ; Untyped                                                                                ;
; G3_INITIAL                    ; 1                       ; Untyped                                                                                ;
; E0_INITIAL                    ; 1                       ; Untyped                                                                                ;
; E1_INITIAL                    ; 1                       ; Untyped                                                                                ;
; E2_INITIAL                    ; 1                       ; Untyped                                                                                ;
; E3_INITIAL                    ; 1                       ; Untyped                                                                                ;
; L0_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; L1_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; G0_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; G1_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; G2_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; G3_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; E0_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; E1_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; E2_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; E3_MODE                       ; BYPASS                  ; Untyped                                                                                ;
; L0_PH                         ; 0                       ; Untyped                                                                                ;
; L1_PH                         ; 0                       ; Untyped                                                                                ;
; G0_PH                         ; 0                       ; Untyped                                                                                ;
; G1_PH                         ; 0                       ; Untyped                                                                                ;
; G2_PH                         ; 0                       ; Untyped                                                                                ;
; G3_PH                         ; 0                       ; Untyped                                                                                ;
; E0_PH                         ; 0                       ; Untyped                                                                                ;
; E1_PH                         ; 0                       ; Untyped                                                                                ;
; E2_PH                         ; 0                       ; Untyped                                                                                ;
; E3_PH                         ; 0                       ; Untyped                                                                                ;
; M_PH                          ; 0                       ; Untyped                                                                                ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                                                                                ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                                                                                ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                                                                                ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                                                                                ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                                                                                ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                                                                                ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                                                                                ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                                                                                ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                                                                                ;
; CLK0_COUNTER                  ; G0                      ; Untyped                                                                                ;
; CLK1_COUNTER                  ; G0                      ; Untyped                                                                                ;
; CLK2_COUNTER                  ; G0                      ; Untyped                                                                                ;
; CLK3_COUNTER                  ; G0                      ; Untyped                                                                                ;
; CLK4_COUNTER                  ; G0                      ; Untyped                                                                                ;
; CLK5_COUNTER                  ; G0                      ; Untyped                                                                                ;
; CLK6_COUNTER                  ; E0                      ; Untyped                                                                                ;
; CLK7_COUNTER                  ; E1                      ; Untyped                                                                                ;
; CLK8_COUNTER                  ; E2                      ; Untyped                                                                                ;
; CLK9_COUNTER                  ; E3                      ; Untyped                                                                                ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                                                                                ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                                                                                ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                                                                                ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                                                                                ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                                                                                ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                                                                                ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                                                                                ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                                                                                ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                                                                                ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                                                                                ;
; M_TIME_DELAY                  ; 0                       ; Untyped                                                                                ;
; N_TIME_DELAY                  ; 0                       ; Untyped                                                                                ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                                                                                ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                                                                                ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                                                                                ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                                                                                ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                                                                                ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                                                                                ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                                                                                ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                                                                                ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                                                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                                                                                ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                                                                                ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                                                                                ;
; VCO_POST_SCALE                ; 0                       ; Untyped                                                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III             ; Untyped                                                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                                                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                                                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                                                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                                                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                                                                                ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                                                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                                                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                                                                                ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                                                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                                                                                ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                                                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                                                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                                                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                                                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                                                                                ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                                                                                ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                                                                                ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                                                                                ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                                                                                ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                                                                                ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                                                                                ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                                                                                ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                                                                                ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                                                                                ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                                                                                ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                                                                                ;
; CBXI_PARAMETER                ; system_clock_pll_altpll ; Untyped                                                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                                                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                                                                                ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer                                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                                                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                                                                                ;
; DEVICE_FAMILY                 ; Cyclone III             ; Untyped                                                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                                                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE                                                                         ;
+-------------------------------+-------------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 4                    ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                     ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                     ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_elj1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 4                    ; Signed Integer                                                                     ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                                     ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; eth_tx_ram.mif       ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_djo1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:echo_reg_x ;
+-------------------+------------------+--------------------------------------------+
; Parameter Name    ; Value            ; Type                                       ;
+-------------------+------------------+--------------------------------------------+
; reg_number        ; 0000000000000000 ; Unsigned Binary                            ;
; reg_width         ; 16               ; Signed Integer                             ;
; reg_default_value ; 0000000000000000 ; Unsigned Binary                            ;
+-------------------+------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:spi_reg_num_reg_x ;
+-------------------+------------------+---------------------------------------------------+
; Parameter Name    ; Value            ; Type                                              ;
+-------------------+------------------+---------------------------------------------------+
; reg_number        ; 0000000000010000 ; Unsigned Binary                                   ;
; reg_width         ; 7                ; Signed Integer                                    ;
; reg_default_value ; 0000000000000000 ; Unsigned Binary                                   ;
+-------------------+------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:spi_burst_len_reg_x ;
+-------------------+------------------+-----------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                ;
+-------------------+------------------+-----------------------------------------------------+
; reg_number        ; 0000000000010001 ; Unsigned Binary                                     ;
; reg_width         ; 16               ; Signed Integer                                      ;
; reg_default_value ; 0000000000000000 ; Unsigned Binary                                     ;
+-------------------+------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:spi_read_command_reg_x ;
+-------------------+------------------+--------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                   ;
+-------------------+------------------+--------------------------------------------------------+
; reg_number        ; 0000000000100000 ; Unsigned Binary                                        ;
; reg_width         ; 8                ; Signed Integer                                         ;
; reg_default_value ; 0000000000000000 ; Unsigned Binary                                        ;
+-------------------+------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:spi_write_command_reg_x ;
+-------------------+------------------+---------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                    ;
+-------------------+------------------+---------------------------------------------------------+
; reg_number        ; 0000000000100001 ; Unsigned Binary                                         ;
; reg_width         ; 8                ; Signed Integer                                          ;
; reg_default_value ; 0000000000000000 ; Unsigned Binary                                         ;
+-------------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:spi_status_reg_s ;
+----------------+------------------+-----------------------------------------------------+
; Parameter Name ; Value            ; Type                                                ;
+----------------+------------------+-----------------------------------------------------+
; reg_number     ; 0000000000110000 ; Unsigned Binary                                     ;
; reg_width      ; 8                ; Signed Integer                                      ;
+----------------+------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage0_reg_s ;
+----------------+------------------+---------------------------------------------------+
; Parameter Name ; Value            ; Type                                              ;
+----------------+------------------+---------------------------------------------------+
; reg_number     ; 0000000100000000 ; Unsigned Binary                                   ;
; reg_width      ; 12               ; Signed Integer                                    ;
+----------------+------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage1_reg_s ;
+----------------+------------------+---------------------------------------------------+
; Parameter Name ; Value            ; Type                                              ;
+----------------+------------------+---------------------------------------------------+
; reg_number     ; 0000000100000001 ; Unsigned Binary                                   ;
; reg_width      ; 12               ; Signed Integer                                    ;
+----------------+------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage2_reg_s ;
+----------------+------------------+---------------------------------------------------+
; Parameter Name ; Value            ; Type                                              ;
+----------------+------------------+---------------------------------------------------+
; reg_number     ; 0000000100000010 ; Unsigned Binary                                   ;
; reg_width      ; 12               ; Signed Integer                                    ;
+----------------+------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage3_reg_s ;
+----------------+------------------+---------------------------------------------------+
; Parameter Name ; Value            ; Type                                              ;
+----------------+------------------+---------------------------------------------------+
; reg_number     ; 0000000100000011 ; Unsigned Binary                                   ;
; reg_width      ; 12               ; Signed Integer                                    ;
+----------------+------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage4_reg_s ;
+----------------+------------------+---------------------------------------------------+
; Parameter Name ; Value            ; Type                                              ;
+----------------+------------------+---------------------------------------------------+
; reg_number     ; 0000000100000100 ; Unsigned Binary                                   ;
; reg_width      ; 12               ; Signed Integer                                    ;
+----------------+------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage5_reg_s ;
+----------------+------------------+---------------------------------------------------+
; Parameter Name ; Value            ; Type                                              ;
+----------------+------------------+---------------------------------------------------+
; reg_number     ; 0000000100000101 ; Unsigned Binary                                   ;
; reg_width      ; 12               ; Signed Integer                                    ;
+----------------+------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage6_reg_s ;
+----------------+------------------+---------------------------------------------------+
; Parameter Name ; Value            ; Type                                              ;
+----------------+------------------+---------------------------------------------------+
; reg_number     ; 0000000100000110 ; Unsigned Binary                                   ;
; reg_width      ; 12               ; Signed Integer                                    ;
+----------------+------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:voltage7_reg_s ;
+----------------+------------------+---------------------------------------------------+
; Parameter Name ; Value            ; Type                                              ;
+----------------+------------------+---------------------------------------------------+
; reg_number     ; 0000000100000111 ; Unsigned Binary                                   ;
; reg_width      ; 12               ; Signed Integer                                    ;
+----------------+------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_s:temperature_reg_s ;
+----------------+------------------+------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                 ;
+----------------+------------------+------------------------------------------------------+
; reg_number     ; 0000000100100000 ; Unsigned Binary                                      ;
; reg_width      ; 10               ; Signed Integer                                       ;
+----------------+------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:control1_reg_x ;
+-------------------+------------------+------------------------------------------------+
; Parameter Name    ; Value            ; Type                                           ;
+-------------------+------------------+------------------------------------------------+
; reg_number        ; 0100000000000000 ; Unsigned Binary                                ;
; reg_width         ; 1                ; Signed Integer                                 ;
; reg_default_value ; 0000000000000001 ; Unsigned Binary                                ;
+-------------------+------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:id_reg_x ;
+-------------------+------------------+------------------------------------------+
; Parameter Name    ; Value            ; Type                                     ;
+-------------------+------------------+------------------------------------------+
; reg_number        ; 1111111111110000 ; Unsigned Binary                          ;
; reg_width         ; 16               ; Signed Integer                           ;
; reg_default_value ; 1101111010100001 ; Unsigned Binary                          ;
+-------------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:hw_ver_reg_x ;
+-------------------+------------------+----------------------------------------------+
; Parameter Name    ; Value            ; Type                                         ;
+-------------------+------------------+----------------------------------------------+
; reg_number        ; 1111111111110001 ; Unsigned Binary                              ;
; reg_width         ; 16               ; Signed Integer                               ;
; reg_default_value ; 0001000000000000 ; Unsigned Binary                              ;
+-------------------+------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_i|reg_x:fw_ver_reg_x ;
+-------------------+------------------+----------------------------------------------+
; Parameter Name    ; Value            ; Type                                         ;
+-------------------+------------------+----------------------------------------------+
; reg_number        ; 1111111111110010 ; Unsigned Binary                              ;
; reg_width         ; 16               ; Signed Integer                               ;
; reg_default_value ; 0000000100000001 ; Unsigned Binary                              ;
+-------------------+------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                               ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                   ;
; Entity Instance               ; infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 50000                                                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                   ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                 ;
; Entity Instance                           ; eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 4                                                                                                 ;
;     -- NUMWORDS_A                         ; 8192                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 4                                                                                                 ;
;     -- NUMWORDS_B                         ; 8192                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_file:mem_file_i"                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; adc_brd_ram_addr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; adc_brd_ram_wdata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; adc_brd_ram_we    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; adc_brd_ram_rdata ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:reg_file_i|reg_x:fw_ver_reg_x"                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_value  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_cmd    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_cmd_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eth_reg_we ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:reg_file_i|reg_x:hw_ver_reg_x"                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_value  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_cmd    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_cmd_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eth_reg_we ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:reg_file_i|reg_x:id_reg_x"                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_value  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_cmd    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_cmd_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eth_reg_we ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:reg_file_i|reg_x:control1_reg_x"                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; reg_cmd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_cmd_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:reg_file_i|reg_x:spi_write_command_reg_x"                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_value     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_cmd       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eth_reg_rdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:reg_file_i|reg_x:spi_read_command_reg_x"                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_value     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_cmd       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eth_reg_rdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:reg_file_i|reg_x:spi_burst_len_reg_x"                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; reg_cmd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_cmd_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:reg_file_i|reg_x:spi_reg_num_reg_x"                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; reg_cmd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_cmd_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:reg_file_i|reg_x:echo_reg_x"                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; reg_value ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_cmd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_cmd_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:reg_file_i"                                                                                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; spi_reg_num    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spi_burst_len  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spi_read_init  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spi_write_init ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spi_ready      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; fanon          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; voltage0       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; voltage1       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; voltage2       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; voltage3       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; voltage4       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; voltage5       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; voltage6       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; voltage7       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; temperature    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_top:eth_top_i|eth_tx:eth_tx_i|crc32nibble:crc32nibble_i"                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; crc_ok ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_top:eth_top_i|eth_rx:eth_rx_i|crc32nibble:crc32nibble_i"                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; clock_en ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "infrastructure_top:infrastructure_top_i"                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_cycle  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Sep 22 18:33:53 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off desat_comm_board_hw_v1_0_fw_v_1_0 -c desat_comm_board_hw_v1_0_fw_v_1_0
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 0 entities, in source file io_utils.vhd
    Info: Found design unit 1: io_utils
    Info: Found design unit 2: io_utils-body
Info: Found 2 design units, including 1 entities, in source file tb_eth_tx.vhd
    Info: Found design unit 1: tb_eth_tx-behavioral
    Info: Found entity 1: tb_eth_tx
Info: Found 2 design units, including 1 entities, in source file tb_eth_rx.vhd
    Info: Found design unit 1: tb_eth_rx-behavioral
    Info: Found entity 1: tb_eth_rx
Info: Found 2 design units, including 1 entities, in source file spi_master.vhd
    Info: Found design unit 1: spi_master-behavioral
    Info: Found entity 1: spi_master
Info: Found 2 design units, including 1 entities, in source file mem_file.vhd
    Info: Found design unit 1: mem_file-behavioral
    Info: Found entity 1: mem_file
Info: Found 2 design units, including 1 entities, in source file thermosensor.vhd
    Info: Found design unit 1: ThermoSensor-behavioral
    Info: Found entity 1: ThermoSensor
Info: Found 2 design units, including 1 entities, in source file reg_x.vhd
    Info: Found design unit 1: reg_x-behavioral
    Info: Found entity 1: reg_x
Info: Found 2 design units, including 1 entities, in source file reg_s.vhd
    Info: Found design unit 1: reg_s-behavioral
    Info: Found entity 1: reg_s
Info: Found 2 design units, including 0 entities, in source file reg_map.vhd
    Info: Found design unit 1: reg_map
    Info: Found design unit 2: reg_map-body
Info: Found 2 design units, including 1 entities, in source file reg_file.vhd
    Info: Found design unit 1: reg_file-behavioral
    Info: Found entity 1: reg_file
Info: Found 2 design units, including 1 entities, in source file id_ifc.vhd
    Info: Found design unit 1: id_ifc-behavioral
    Info: Found entity 1: id_ifc
Info: Found 2 design units, including 1 entities, in source file voltagemeasurerom.vhd
    Info: Found design unit 1: voltagemeasurerom-SYN
    Info: Found entity 1: VoltageMeasureRom
Info: Found 2 design units, including 1 entities, in source file voltagemeasure.vhd
    Info: Found design unit 1: VoltageMeasure-behavioral
    Info: Found entity 1: VoltageMeasure
Info: Found 2 design units, including 1 entities, in source file crc32nibble.vhd
    Info: Found design unit 1: crc32nibble-behavioral
    Info: Found entity 1: crc32nibble
Info: Found 2 design units, including 1 entities, in source file eth_tx_buf.vhd
    Info: Found design unit 1: eth_tx_buf-SYN
    Info: Found entity 1: eth_tx_buf
Info: Found 2 design units, including 1 entities, in source file eth_rx_buf.vhd
    Info: Found design unit 1: eth_rx_buf-SYN
    Info: Found entity 1: eth_rx_buf
Info: Found 2 design units, including 1 entities, in source file net_proc.vhd
    Info: Found design unit 1: net_proc-behavioral
    Info: Found entity 1: net_proc
Info: Found 2 design units, including 1 entities, in source file eth_tx_ram.vhd
    Info: Found design unit 1: eth_tx_ram-behavioral
    Info: Found entity 1: eth_tx_ram
Info: Found 2 design units, including 1 entities, in source file eth_tx.vhd
    Info: Found design unit 1: eth_tx-behavioral
    Info: Found entity 1: eth_tx
Info: Found 2 design units, including 1 entities, in source file eth_rx_ram.vhd
    Info: Found design unit 1: eth_rx_ram-behavioral
    Info: Found entity 1: eth_rx_ram
Info: Found 2 design units, including 1 entities, in source file eth_rx.vhd
    Info: Found design unit 1: eth_rx-behavioral
    Info: Found entity 1: eth_rx
Info: Found 2 design units, including 1 entities, in source file eth_pins.vhd
    Info: Found design unit 1: eth_pins-behavioral
    Info: Found entity 1: eth_pins
Info: Found 2 design units, including 1 entities, in source file eth_top.vhd
    Info: Found design unit 1: eth_top-behavioral
    Info: Found entity 1: eth_top
Info: Found 2 design units, including 0 entities, in source file constants.vhd
    Info: Found design unit 1: constants
    Info: Found design unit 2: constants-body
Info: Found 2 design units, including 0 entities, in source file types.vhd
    Info: Found design unit 1: types
    Info: Found design unit 2: types-body
Info: Found 2 design units, including 1 entities, in source file top.vhd
    Info: Found design unit 1: top-behavioral
    Info: Found entity 1: top
Info: Found 2 design units, including 1 entities, in source file adc_brd_ifc.vhd
    Info: Found design unit 1: adc_brd_ifc-behavioral
    Info: Found entity 1: adc_brd_ifc
Info: Found 2 design units, including 1 entities, in source file flash_ifc.vhd
    Info: Found design unit 1: flash_ifc-behavioral
    Info: Found entity 1: flash_ifc
Info: Found 2 design units, including 1 entities, in source file infrastructure_top.vhd
    Info: Found design unit 1: infrastructure_top-behavioral
    Info: Found entity 1: infrastructure_top
Info: Found 2 design units, including 1 entities, in source file system_clock_pll.vhd
    Info: Found design unit 1: system_clock_pll-SYN
    Info: Found entity 1: system_clock_pll
Info: Found 2 design units, including 1 entities, in source file ab_ifc_ram.vhd
    Info: Found design unit 1: ab_ifc_ram-SYN
    Info: Found entity 1: ab_ifc_ram
Info: Found 2 design units, including 1 entities, in source file tb_top.vhd
    Info: Found design unit 1: tb_top-behavioral
    Info: Found entity 1: tb_top
Info: Found 2 design units, including 1 entities, in source file tb_adc_brd.vhd
    Info: Found design unit 1: tb_adc_brd-behavioral
    Info: Found entity 1: tb_adc_brd
Info: Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(108): object "clock_cycle" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.vhd(109): object "clock_locked" assigned a value but never read
Info: Elaborating entity "infrastructure_top" for hierarchy "infrastructure_top:infrastructure_top_i"
Info: Elaborating entity "system_clock_pll" for hierarchy "infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i"
Info: Elaborating entity "altpll" for hierarchy "infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component"
Info: Elaborated megafunction instantiation "infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component"
Info: Instantiated megafunction "infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "6"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "50000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=system_clock_pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "ON"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/system_clock_pll_altpll.v
    Info: Found entity 1: system_clock_pll_altpll
Info: Elaborating entity "system_clock_pll_altpll" for hierarchy "infrastructure_top:infrastructure_top_i|system_clock_pll:system_clock_pll_i|altpll:altpll_component|system_clock_pll_altpll:auto_generated"
Info: Elaborating entity "eth_top" for hierarchy "eth_top:eth_top_i"
Info: Elaborating entity "net_proc" for hierarchy "eth_top:eth_top_i|net_proc:net_proc_i"
Info: Elaborating entity "eth_pins" for hierarchy "eth_top:eth_top_i|eth_pins:eth_pins_i"
Info: Elaborating entity "eth_rx" for hierarchy "eth_top:eth_top_i|eth_rx:eth_rx_i"
Info: Elaborating entity "crc32nibble" for hierarchy "eth_top:eth_top_i|eth_rx:eth_rx_i|crc32nibble:crc32nibble_i"
Info: Elaborating entity "eth_rx_ram" for hierarchy "eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i"
Info: Elaborating entity "eth_rx_buf" for hierarchy "eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i"
Info: Elaborating entity "altsyncram" for hierarchy "eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component"
Info: Instantiated megafunction "eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "8192"
    Info: Parameter "numwords_b" = "2048"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "13"
    Info: Parameter "widthad_b" = "11"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_elj1.tdf
    Info: Found entity 1: altsyncram_elj1
Info: Elaborating entity "altsyncram_elj1" for hierarchy "eth_top:eth_top_i|eth_rx_ram:eth_rx_ram_i|eth_rx_buf:eth_rx_buf_i|altsyncram:altsyncram_component|altsyncram_elj1:auto_generated"
Info: Elaborating entity "eth_tx_ram" for hierarchy "eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i"
Info: Elaborating entity "eth_tx_buf" for hierarchy "eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i"
Info: Elaborating entity "altsyncram" for hierarchy "eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component"
Info: Instantiated megafunction "eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "init_file" = "eth_tx_ram.mif"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "numwords_b" = "8192"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "widthad_b" = "13"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_djo1.tdf
    Info: Found entity 1: altsyncram_djo1
Info: Elaborating entity "altsyncram_djo1" for hierarchy "eth_top:eth_top_i|eth_tx_ram:eth_tx_ram_i|eth_tx_buf:eth_tx_buf_i|altsyncram:altsyncram_component|altsyncram_djo1:auto_generated"
Info: Elaborating entity "eth_tx" for hierarchy "eth_top:eth_top_i|eth_tx:eth_tx_i"
Info: Elaborating entity "reg_file" for hierarchy "reg_file:reg_file_i"
Info: Elaborating entity "reg_x" for hierarchy "reg_file:reg_file_i|reg_x:echo_reg_x"
Info: Elaborating entity "reg_x" for hierarchy "reg_file:reg_file_i|reg_x:spi_reg_num_reg_x"
Info: Elaborating entity "reg_x" for hierarchy "reg_file:reg_file_i|reg_x:spi_burst_len_reg_x"
Info: Elaborating entity "reg_x" for hierarchy "reg_file:reg_file_i|reg_x:spi_read_command_reg_x"
Info: Elaborating entity "reg_x" for hierarchy "reg_file:reg_file_i|reg_x:spi_write_command_reg_x"
Info: Elaborating entity "reg_s" for hierarchy "reg_file:reg_file_i|reg_s:spi_status_reg_s"
Info: Elaborating entity "reg_s" for hierarchy "reg_file:reg_file_i|reg_s:voltage0_reg_s"
Info: Elaborating entity "reg_s" for hierarchy "reg_file:reg_file_i|reg_s:voltage1_reg_s"
Info: Elaborating entity "reg_s" for hierarchy "reg_file:reg_file_i|reg_s:voltage2_reg_s"
Info: Elaborating entity "reg_s" for hierarchy "reg_file:reg_file_i|reg_s:voltage3_reg_s"
Info: Elaborating entity "reg_s" for hierarchy "reg_file:reg_file_i|reg_s:voltage4_reg_s"
Info: Elaborating entity "reg_s" for hierarchy "reg_file:reg_file_i|reg_s:voltage5_reg_s"
Info: Elaborating entity "reg_s" for hierarchy "reg_file:reg_file_i|reg_s:voltage6_reg_s"
Info: Elaborating entity "reg_s" for hierarchy "reg_file:reg_file_i|reg_s:voltage7_reg_s"
Info: Elaborating entity "reg_s" for hierarchy "reg_file:reg_file_i|reg_s:temperature_reg_s"
Info: Elaborating entity "reg_x" for hierarchy "reg_file:reg_file_i|reg_x:control1_reg_x"
Info: Elaborating entity "reg_x" for hierarchy "reg_file:reg_file_i|reg_x:id_reg_x"
Info: Elaborating entity "reg_x" for hierarchy "reg_file:reg_file_i|reg_x:hw_ver_reg_x"
Info: Elaborating entity "reg_x" for hierarchy "reg_file:reg_file_i|reg_x:fw_ver_reg_x"
Info: Elaborating entity "mem_file" for hierarchy "mem_file:mem_file_i"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Timing-Driven Synthesis is running
Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below.
    Info: Register "reg_file:reg_file_i|reg_s:temperature_reg_s|reg_num_match_r" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file_i|reg_s:voltage7_reg_s|reg_num_match_r" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file_i|reg_s:voltage6_reg_s|reg_num_match_r" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file_i|reg_s:voltage5_reg_s|reg_num_match_r" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file_i|reg_s:voltage4_reg_s|reg_num_match_r" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file_i|reg_s:voltage3_reg_s|reg_num_match_r" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file_i|reg_s:voltage2_reg_s|reg_num_match_r" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file_i|reg_s:voltage1_reg_s|reg_num_match_r" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file_i|reg_s:voltage0_reg_s|reg_num_match_r" lost all its fanouts during netlist optimizations.
    Info: Register "reg_file:reg_file_i|reg_s:spi_status_reg_s|reg_num_match_r" lost all its fanouts during netlist optimizations.
Warning: Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK20MHZ[1]"
    Warning (15610): No output dependent on input pin "STROBE"
    Warning (15610): No output dependent on input pin "EthAddrSelect[0]"
    Warning (15610): No output dependent on input pin "EthAddrSelect[1]"
    Warning (15610): No output dependent on input pin "EthAddrSelect[2]"
    Warning (15610): No output dependent on input pin "EthAddrSelect[3]"
    Warning (15610): No output dependent on input pin "EthAddrSelect[4]"
    Warning (15610): No output dependent on input pin "EthAddrSelect[5]"
    Warning (15610): No output dependent on input pin "EthAddrSelect[6]"
    Warning (15610): No output dependent on input pin "EthAddrSelect[7]"
    Warning (15610): No output dependent on input pin "ETH_CRS"
    Warning (15610): No output dependent on input pin "ETH_COL"
Info: Implemented 904 device resources after synthesis - the final resource count might be different
    Info: Implemented 20 input pins
    Info: Implemented 5 output pins
    Info: Implemented 870 logic cells
    Info: Implemented 8 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 334 megabytes
    Info: Processing ended: Tue Sep 22 18:34:00 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


