Costas Argyrides , Fabian Vargas , Marlon Moraes , Dhiraj K. Pradhan, Embedding Current Monitoring in H-Tree RAM Architecture for Multiple SEU Tolerance and Reliability Improvement, Proceedings of the 2008 14th IEEE International On-Line Testing Symposium, p.155-160, July 07-09, 2008[doi>10.1109/IOLTS.2008.36]
M. Blaum , R. Goodman , R. McEliece, The Reliability of Single-Error Protected Computer Memories, IEEE Transactions on Computers, v.37 n.1, p.114-119, January 1988[doi>10.1109/12.75143]
Th. Calin , F. L. Vargas , Michael Nicolaidis, Upset-Tolerant CMOS SRAM Using Current Monitoring: Prototype and Test Experiments, Proceedings of the  IEEE International Test Conference on Driving Down the Cost of Test, p.45-53, October 21-25, 1995
Chugg, A. M., Moutrie, M. J., and Jones, R. 2004. Broadening of the variance of the number of upsets in a read-cycle by MBUs. IEEE Trans. Nucl. Sci. 51, 6, 3701--3707.
Balkaran Gill , Michael Nicolaidis , Chris Papachristou, Radiation Induced Single-Word Multiple-Bit Upsets Correction in SRAM, Proceedings of the 11th IEEE International On-Line Testing Symposium, p.266-271, July 06-08, 2005[doi>10.1109/IOLTS.2005.59]
Balkaran Gill , Michael Nicolaidis , Francis Wolff , Chris Papachristou , Steven Garverick, An Efficient BICS Design for SEUs Detection and Correction in Semiconductor Memories, Proceedings of the conference on Design, Automation and Test in Europe, p.592-597, March 07-11, 2005[doi>10.1109/DATE.2005.54]
Goodman, R. M. F. and Mceliece, R. J. 1982. Hamming codes, computer memories and the birthday surprise. In Proceedings of the 20th Allerton Conference on Communication, Control and Complexity. 672--679.
Goodman, R. M. and Sayano, M. 1991. The reliability of semiconductor RAM memories with on-chip error-correction coding. IEEE Trans. Inform. Theory 37, 3, 884--896.
Gossett, C. A., Hughlock, B. W., Katoozi, M., Larue, G. S., and Wendler, S. A. 1993. Single event phenomena in atmospheric neutron environments. IEEE Trans. Nucl. Sci. 40, 1845--1856.
Maiz, J., Hareland, S., Zhang, K., and Armstrong, P. 2003. Characterization of multi-bit soft error events in advanced SRAMs. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'03). Tech. Digest, 21.4.1.
Mavi, D. G. and Eaton, P. H. 2002. Soft error rate mitigation techniques for modern microcircuits. In Proceedings of the 40th Annual Reliability Physics Symposium. 216--225.
May, T. C. and Wood, M. H. 1978. A new physical mechanism for soft errors in dynamic memories. In Proceedings of the 16th Annual International Reliability Physics Symposium. 33--40.
Egas Henes Neto , Ivandro Ribeiro , Michele Vieira , Gilson Wirth , Fernanda Lima Kastensmidt, Evaluating fault coverage of bulk built-in current sensor for soft errors in combinational and sequential logic, Proceedings of the 18th annual symposium on Integrated circuits and system design, September 04-07, 2005, Florianolpolis, Brazil[doi>10.1145/1081081.1081103]
Nicolaidis, M. 2005. Design for soft error mitigation. IEEE Trans. Device Mater. Reliabil. 5, 3.
Normand, E. 1996. Single event upset at ground level. IEEE Trans. Nucl. Sci. 43, 2742--2750.
Radaelli, D., Puchner, H., Wong, S., and Daniel, S. 2005. Investigation of multi-bit upsets in a 150 nm technology SRAM device. IEEE Trans. Nucl. Sci. 52, 6, 2433--2437.
Reviriego, P., Maestro, J. A., and Cervantes, C. 2007. Reliability analysis of memories suffering multiple bit upsets. IEEE Trans. Device Mater. Reliabil. 7, 4, 592--601.
Pedro Reviriego , Juan Antonio Maestro, Efficient error detection codes for multiple-bit upset correction in SRAMs with BICS, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-10, January 2009[doi>10.1145/1455229.1455247]
Rubio, A., Figueras, J., and Segura, J. 1990. Quiescent current sensor circuits in digital VLSI CMOS testing. Electron. Lett. 26, 1204--1206.
Saleh, A. M., Serrano, J., and Patel, J. H. 1990. Reliability of scrubbing recoveryâ€”Techniques for memory systems. IEEE Trans. Reliabil. 39, 1, 114--122.
Satoh, S., Tosaka, Y., and Wender, S. A. 2000. Geometric effect of multiple bit soft errors induced by cosmic ray neutrons on DRAM's. IEEE Electron. Device Lett. 21, 6, 310--312.
Schrimpf, R. D. and Fleetwood, D. M. 2004. Radiation Effects and Soft Errors in Integrated Circuits and Electronic Devices. World Scientific Publishing.
Tipton, A. D., Pellish, J. A., Reed, R. A., Schrimpf, R. D., Weller, R. A., Mendenhall, M. H., Sierawski, B., Sutton, A. K., Diestelhorst, R. M., Espinel, G., Cressler, J. D., Marshall, P. W., and Vizkelethy, G. 2006. Multiple-Bit upset in 130 nm CMOS technology. IEEE Trans. Nucl. Sci. 53, 6, 3259--3264.
Tosaka, Y., Ehara, H., Igeta, M., Uemura, T., Oka, Matsuoka, H. N., and Hatanaka, K. 2004. Comprehensive study of soft errors in advanced CMOS circuits with 90/130 nm technology. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'04). Tech. Digest, 941.
Vargas, F., Nicolaidis, M., and Courtois, B. 1993. Quiescent current monitoring to improve the reliability of electronic systems in space radiation environments. In Proceedings of the IEEE International Conference on Computer Design (ICCD). 596--600.
Vargas, F. and Nicolaidis, M. 1994. SEU-Tolerant SRAM design based on current monitoring. In Proceedings of the 24th International Symposium on Fault-Tolerant Computing. 106--115.
Yang, G. C. 1995. Reliability of semiconductor RAMs with soft-error scrubbing techniques. Proc. IEEE Comput. Digit. Techniq. 142, 5, 337--344.
