m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/intelFPGA_lite/22.1std
T_opt
!s110 1679305412
VbOkIkWlYDDA6g:4ee:Iln2
Z2 04 22 4 work RISC_V_Single_Cycle_TB fast 0
=1-04d4c47e8ba3-64182ac3-175-3de0
Z3 !s124 OEM10U46 
o-quiet -auto_acc_if_foreign -work work
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2021.2;73
R1
T_opt1
!s110 1679351188
VOzo7FCRT:d[gYW697FGD=3
R2
=6-04d4c47e8ba3-6418dd93-271-71cc
R3
o-quiet -auto_acc_if_foreign -work work +acc
R4
n@_opt1
R5
vAdder_32_Bits
Z6 !s110 1679351180
!i10b 1
!s100 LG2]=>bW_dlA[lLF>_dk@2
IYb6Z@cejTEk46L^Z@RBTh1
Z7 dD:/ARQ_QUARTUS/RISC_V_Single_Cycle/proj_questa
w1679348985
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Adder_32_Bits.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Adder_32_Bits.v
!i122 50
L0 16 16
Z8 VDg1SIo80bB@j0V0VzS_@n1
Z9 OL;L;2021.2;73
r1
!s85 0
31
Z10 !s108 1679351180.000000
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Adder_32_Bits.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Adder_32_Bits.v|
!i113 0
Z11 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R4
n@adder_32_@bits
vALU
R6
!i10b 1
!s100 @WWzoSHBjaI0`9Im?E3>X0
I0ek?Bb6olM7nMle`Hko5V2
R7
w1679351168
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU.v
!i122 51
L0 20 25
R8
R9
r1
!s85 0
31
R10
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU.v|
!i113 0
R11
R4
n@a@l@u
vALU_Control
Z12 !s110 1679351181
!i10b 1
!s100 9_0CWWk66oclNW?]nTREX2
Iaj;3<Y<lDk@P@m<hnW[7f0
R7
w1679350665
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU_Control.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU_Control.v
!i122 52
L0 18 34
R8
R9
r1
!s85 0
31
R10
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU_Control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU_Control.v|
!i113 0
R11
R4
n@a@l@u_@control
vControl
R12
!i10b 1
!s100 VXH;^eVPiAAERoF5Sd0H;1
IWg7]oT>^_F7U5`9A`1KI?0
R7
w1679348821
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Control.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Control.v
!i122 53
L0 17 44
R8
R9
r1
!s85 0
31
Z13 !s108 1679351181.000000
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Control.v|
!i113 0
R11
R4
n@control
vData_Memory
R12
!i10b 1
!s100 0VRM5nNeE]S]m=F6>MEGM0
I5A>H266@i;f`@a=ZP]I[K0
R7
w1679348990
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Data_Memory.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Data_Memory.v
!i122 54
L0 16 35
R8
R9
r1
!s85 0
31
R13
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Data_Memory.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Data_Memory.v|
!i113 0
R11
R4
n@data_@memory
vDecoder_Register_File
R12
!i10b 1
!s100 Fd4VL=8cW>Id44f`CBYnY3
IYZ3Kj:I2Jc=@7zFhffkFD2
R7
w1679348961
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Decoder_Register_File.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Decoder_Register_File.v
!i122 55
L0 16 50
R8
R9
r1
!s85 0
31
R13
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Decoder_Register_File.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Decoder_Register_File.v|
!i113 0
R11
R4
n@decoder_@register_@file
vImmediate_Unit
Z14 !s110 1679351182
!i10b 1
!s100 FC7>85@[b>Bog7D;Z7aKM1
ITKOQFX]V74C9cVNQP1:2?1
R7
w1679348956
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Immediate_Unit.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Immediate_Unit.v
!i122 56
L0 17 20
R8
R9
r1
!s85 0
31
R13
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Immediate_Unit.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Immediate_Unit.v|
!i113 0
R11
R4
n@immediate_@unit
vMultiplexer_2_to_1
R14
!i10b 1
!s100 cGJHKc@:LVR_=k`5Y^AJG3
INz4n;1TJoFMWNhnO^VMTc2
R7
w1679348954
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Multiplexer_2_to_1.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Multiplexer_2_to_1.v
!i122 57
L0 16 21
R8
R9
r1
!s85 0
31
Z15 !s108 1679351182.000000
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Multiplexer_2_to_1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Multiplexer_2_to_1.v|
!i113 0
R11
R4
n@multiplexer_2_to_1
vMUXRegisterFile
R14
!i10b 1
!s100 R2iQ5ioBeRKKS4K?d?OKT2
IdT2kjR;CTzzM<7N5WL`?F1
R7
w1679348953
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/MUX_Register_File.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/MUX_Register_File.v
!i122 58
L0 15 82
R8
R9
r1
!s85 0
31
R15
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/MUX_Register_File.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/MUX_Register_File.v|
!i113 0
R11
R4
n@m@u@x@register@file
vPC_Register
R14
!i10b 1
!s100 >]5^Q8HT[k5:W>XzbWS7S0
IJcc=6M=NBeczz5jhbVLl@3
R7
w1679348952
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/PC_Register.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/PC_Register.v
!i122 59
L0 18 21
R8
R9
r1
!s85 0
31
R15
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/PC_Register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/PC_Register.v|
!i113 0
R11
R4
n@p@c_@register
vProgram_Memory
Z16 !s110 1679351183
!i10b 1
!s100 JVjBPC:Oo;MciHZZGC?ZK1
IG_be8029d_gDcb?h[RBPl1
R7
w1679348950
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Program_Memory.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Program_Memory.v
!i122 60
L0 18 28
R8
R9
r1
!s85 0
31
R15
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Program_Memory.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Program_Memory.v|
!i113 0
R11
R4
n@program_@memory
vRegister
R16
!i10b 1
!s100 Yl]4;azdDNzFzS>`kioU_1
I71FNDmV^K56Lc[Vk5j6Da3
R7
w1679348946
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register.v
!i122 61
L0 15 23
R8
R9
r1
!s85 0
31
Z17 !s108 1679351183.000000
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register.v|
!i113 0
R11
R4
n@register
vRegister_File
R16
!i10b 1
!s100 ?lVOl5cJ3jL7@h<nB98<Z2
IN97V^VXcaUYS?6BnC5i:20
R7
w1679348947
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register_File.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register_File.v
!i122 62
L0 18 513
R8
R9
r1
!s85 0
31
R17
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register_File.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register_File.v|
!i113 0
R11
R4
n@register_@file
vRISC_V_Single_Cycle
R16
!i10b 1
!s100 d^21lVVT1;GohJEHkJeEc1
I[F1QHoVCJZmEPP`Hc9Kam3
R7
w1679348829
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v
!i122 63
L0 23 176
R8
R9
r1
!s85 0
31
R17
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v|
!i113 0
R11
R4
n@r@i@s@c_@v_@single_@cycle
vRISC_V_Single_Cycle_TB
R16
!i10b 1
!s100 @VU;UHz2bflW<QLQFN;ME1
Id:3QK<NNZcVSCCH@eMB9_1
R7
w1679348819
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle_TB.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle_TB.v
!i122 64
L0 18 26
R8
R9
r1
!s85 0
31
R17
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle_TB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle_TB.v|
!i113 0
R11
R4
n@r@i@s@c_@v_@single_@cycle_@t@b
