
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore hyos_plb ...


----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore hyos_plb ...


----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic Verilog template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/linux/linux/hardware/user-platforms/ml505_2_mul/pcores/hyos_pl
   b_v1_00_e/data/../hdl/verilog/user_logic.v"
Compiling vhdl file
"/opt/pkg/xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"/opt/pkg/xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/pkg/xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"/opt/pkg/xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/pkg/xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/pkg/xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/pkg/xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/pkg/xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"/opt/pkg/xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_sin
gle_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library
plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"/opt/pkg/xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_sin
gle_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library
plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/pkg/xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_sin
gle_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library
plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/linux/linux/hardware/user-platforms/ml505_2_mul/pcores/hyos_plb_v
1_00_e/data/../hdl/vhdl/hyos_plb.vhd" in Library hyos_plb_v1_00_e.
Entity <hyos_plb> compiled.
Entity <hyos_plb> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = hyos_plb
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
Creating projnav directory ...
Generating ProjNav support files ...
ProjNav support files successfully generated ...
Creating synthesis directory ...
Generating XST synthesis support files ...
XST synthesis support files successfully generated ...
No BFM simulation files will be generated at this time ...
Creating software driver data directory ...
Generating software driver XPS interface (mdd/tcl) files ...
Software driver data definition file (.mdd) successfully generated ...
Software driver data generation file (.tcl) successfully generated ...
Creating software driver src directory ...
Generating software driver template files ...
Software driver compile file (Makefile) successfully generated ...
output user slave register(s) offset to software driver header ...
output software reset offset to software driver header ...
Software driver header file (.h) successfully generated ...
Software driver source file (.c) successfully generated ...
Software driver SelfTest file (.c) successfully generated ...
Software driver template files successfully generated ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under
/home/linux/linux/hardware/user-platforms/ml505_2_mul/pcores/hyos_plb_v1
_00_e and peripheral software templates under
/home/linux/linux/hardware/user-platforms/ml505_2_mul/drivers/hyos_plb_v
1_00_e respectively.

Peripheral Summary:

  top name       : hyos_plb
  version        : 1.00.e
  type           : PLB (v4.6) slave
  features       : slave attachment
                   soft reset
                   user s/w registers

Address Block Summary:

  user logic slv : C_BASEADDR + 0x00000000
                 : C_BASEADDR + 0x000000FF
  soft reset     : C_BASEADDR + 0x00000100
                 : C_BASEADDR + 0x000001FF

File Summary

  - HDL source -
/home/linux/linux/hardware/user-platforms/ml505_2_mul/pcores/hyos_plb_v1
_00_e/hdl
  top entity     : vhdl/hyos_plb.vhd
  user logic     : verilog/user_logic.v

  - XPS interface -
/home/linux/linux/hardware/user-platforms/ml505_2_mul/pcores/hyos_plb_v1
_00_e/data
  mpd            : hyos_plb_v2_1_0.mpd
  pao            : hyos_plb_v2_1_0.pao

  - ISE project -
/home/linux/linux/hardware/user-platforms/ml505_2_mul/pcores/hyos_plb_v1
_00_e/devl/projnav
  ise project    : hyos_plb.xise
  tcl script     : hyos_plb.tcl


  - XST synthesis -
/home/linux/linux/hardware/user-platforms/ml505_2_mul/pcores/hyos_plb_v1
_00_e/devl/synthesis
  xst script     : hyos_plb_xst.scr
  xst project    : hyos_plb_xst.prj

  - Misc file -
/home/linux/linux/hardware/user-platforms/ml505_2_mul/pcores/hyos_plb_v1
_00_e/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log

  - Driver source -
/home/linux/linux/hardware/user-platforms/ml505_2_mul/drivers/hyos_plb_v
1_00_e/src
  makefile       : Makefile
  header         : hyos_plb.h
  source         : hyos_plb.c
  selftest       : hyos_plb_selftest.c

  - Driver interface -
/home/linux/linux/hardware/user-platforms/ml505_2_mul/drivers/hyos_plb_v
1_00_e/data
  mdd            : hyos_plb_v2_1_0.mdd
  tcl            : hyos_plb_v2_1_0.tcl


