Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0ccf8957c4ee434381cc0d15f5574ec9 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot speed_bar_tb_behav xil_defaultlib.speed_bar_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'width' [C:/ubuntu/6.111/camera/camera.srcs/sources_1/new/blob.sv:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'width' [C:/ubuntu/6.111/camera/camera.srcs/sources_1/new/blob.sv:123]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
