Generating HDL for page 14.18.12.1 1401 FULL BINARY TO 2-5 TRANS at 8/27/2020 2:35:26 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_14_18_12_1_1401_FULL_BINARY_TO_2_5_TRANS_tb.vhdl, generating default test bench code.
Generating Statement for block at 3A with output pin(s) of OUT_3A_C
	and inputs of PS_AUX_BIN_ADDER_4_BIT,PS_AUX_BIN_ADDER_8_BIT
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_D
	and inputs of MS_ASSEMBLY_CH_A_BIT,PS_TSLT_BINARY_TO_TH_POS_2
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_R
	and inputs of PS_AUX_BIN_ADDER_8_BIT,MS_ASSEMBLY_CH_B_BIT
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_E
	and inputs of MS_ASSEMBLY_CH_A_BIT,PS_TSLT_BINARY_TO_TH_POS_2
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_C
	and inputs of PS_AUX_BIN_ADDER_4_BIT,MS_ASSEMBLY_CH_B_BIT
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_K
	and inputs of MS_ASSEMBLY_CH_A_BIT,PS_TSLT_BINARY_TO_TH_POS_2
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_3A_C,OUT_3B_D
	and logic function of OR
Generating Statement for block at 1D with output pin(s) of OUT_DOT_1D
	and inputs of OUT_3D_R,OUT_3E_E
	and logic function of OR
Generating Statement for block at 1G with output pin(s) of OUT_DOT_1G
	and inputs of OUT_3G_C,OUT_3H_K
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_COMPAT_TSLTR_THP_0_BIT_D
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal MS_COMPAT_TSLTR_THP_0_BIT_E
	from gate output OUT_DOT_1D
Generating output sheet edge signal assignment to 
	signal MS_COMPAT_TSLTR_THP_0_BIT_F
	from gate output OUT_DOT_1G
