# UC_MODULE_CORE / DMA
# 4 register(s)
#
# Format: NAME @ OFFSET [WIDTH TYPE reset=VALUE] "DESCRIPTION"
#   BITS    FIELD_NAME                   TYPE  "DESCRIPTION"

DMA_DM2MM_Task_Queue_Push @ 0x000003C120 [32 wo] "MM2DM DMA Task Queue Input"
  16:0    BD_Pointer                   wo  "Pointer to uC-DM containing a uC-BD data structure. Byte address, aligned to 128 bits. Writing to this register enqueues a new task for the DMA unless the task queue is full. (15-bit range valid for 32KB DM)"

DMA_DM2MM_Response_Queue_Pop @ 0x000003C124 [32 ro] "MM2DM DMA Response Queue Output"
  31      Valid                        ro  "0=FIFO is empty; 1=this read has valid data"
  16:0    BD_Pointer                   ro  "Pointer to uC-DM containing a uC-BD data structure that has been completed (same value that was written in the task queue input). Valid only if the response queue is not empty (15-bit range valid for 32KB DM)"

DMA_MM2DM_Task_Queue_Push @ 0x000003C130 [32 wo] "DM2MM DMA Task Queue Input"
  16:0    BD_Pointer                   wo  "Pointer to uC-DM containing a uC-BD data structure. Byte address, aligned to 128 bits. Writing to this register enqueues a new task for the DMA unless the task queue is full. (15-bit range valid for 32KB DM)"

DMA_MM2DM_Response_Queue_Pop @ 0x000003C134 [32 ro] "DM2MM DMA Response Queue Output"
  31      Valid                        ro  "0=FIFO is empty; 1=this read has valid data"
  16:0    BD_Pointer                   ro  "Pointer to uC-DM containing a uC-BD data structure that has been completed (same value that was written in the task queue input). Valid only if the response queue is not empty (15-bit range valid for 32KB DM)"
