-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_latency_ap_fixed_ap_fixed_18_6_5_3_0_config2_0_0_0_0_0_0_0_0_0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    data_V_read : IN STD_LOGIC_VECTOR (35 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of dense_latency_ap_fixed_ap_fixed_18_6_5_3_0_config2_0_0_0_0_0_0_0_0_0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv30_3FFFFB10 : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111111101100010000";
    constant ap_const_lv30_1136 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001000100110110";
    constant ap_const_lv30_3FFFFA66 : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111111101001100110";
    constant ap_const_lv30_1320 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001001100100000";
    constant ap_const_lv30_3FFFF762 : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111111011101100010";
    constant ap_const_lv30_12FF : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001001011111111";
    constant ap_const_lv30_1077 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001000001110111";
    constant ap_const_lv30_3FFFFA01 : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111111101000000001";
    constant ap_const_lv29_1FFFFCD6 : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111110011010110";
    constant ap_const_lv30_4EA : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000010011101010";
    constant ap_const_lv30_3FFFF47A : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111111010001111010";
    constant ap_const_lv30_3FFFF857 : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111111100001010111";
    constant ap_const_lv30_C02 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000110000000010";
    constant ap_const_lv30_83B : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000100000111011";
    constant ap_const_lv28_FFFFEFB : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111011111011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv18_3FF9A : STD_LOGIC_VECTOR (17 downto 0) := "111111111110011010";
    constant ap_const_lv18_3F49D : STD_LOGIC_VECTOR (17 downto 0) := "111111010010011101";
    constant ap_const_lv18_3F3B6 : STD_LOGIC_VECTOR (17 downto 0) := "111111001110110110";
    constant ap_const_lv18_3F4DA : STD_LOGIC_VECTOR (17 downto 0) := "111111010011011010";

    signal tmp_3_reg_1517 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_33_0_1_reg_1522 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_s_reg_1527 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_33_0_3_reg_1532 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_18_reg_1537 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_33_0_5_reg_1542 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_33_0_6_reg_1547 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_33_0_7_reg_1552 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_33_1_reg_1557 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_33_1_1_reg_1562 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_33_1_2_reg_1567 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_33_1_3_reg_1572 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_33_1_4_reg_1577 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_20_reg_1582 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_1_6_reg_1587 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_33_1_7_reg_1592 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_1_4_fu_92_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_cast_fu_1310_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal r_V_10_1_1_fu_93_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_0_3_fu_95_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_cast_fu_1187_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_10_0_7_fu_96_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_0_5_fu_97_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_0_1_fu_98_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_0_6_fu_99_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_1_3_fu_100_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_0_2_fu_101_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_1_fu_102_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_1_2_fu_103_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_s_fu_104_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_1_6_fu_105_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_1_7_fu_106_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_1_5_fu_107_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_fu_1174_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_s_fu_104_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_10_0_1_fu_98_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_10_0_2_fu_101_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_10_0_3_fu_95_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_22_fu_1237_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_cast7_fu_1178_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl_fu_1245_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_10_0_4_fu_1249_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_10_0_5_fu_97_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_10_0_6_fu_99_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_10_0_7_fu_96_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_2_fu_1295_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_1_fu_102_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_10_1_1_fu_93_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_10_1_2_fu_103_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_10_1_3_fu_100_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_10_1_4_fu_92_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_10_1_5_fu_107_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_10_1_6_fu_105_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_10_1_7_fu_106_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp1_fu_1410_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp2_fu_1420_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_17_fu_1401_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_19_fu_1404_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_21_fu_1407_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp3_fu_1449_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp4_fu_1459_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal res_0_V_write_assign_fu_1415_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_1_V_fu_1425_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_2_V_fu_1430_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_3_V_fu_1435_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_4_V_fu_1439_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_5_V_fu_1444_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_6_V_fu_1454_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_7_V_fu_1464_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_4_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_5_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_6_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_7_int_reg : STD_LOGIC_VECTOR (17 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= res_0_V_write_assign_fu_1415_p2;
                ap_return_1_int_reg <= acc_1_V_fu_1425_p2;
                ap_return_2_int_reg <= acc_2_V_fu_1430_p2;
                ap_return_3_int_reg <= acc_3_V_fu_1435_p2;
                ap_return_4_int_reg <= acc_4_V_fu_1439_p2;
                ap_return_5_int_reg <= acc_5_V_fu_1444_p2;
                ap_return_6_int_reg <= acc_6_V_fu_1454_p2;
                ap_return_7_int_reg <= acc_7_V_fu_1464_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_18_reg_1537 <= r_V_10_0_4_fu_1249_p2(20 downto 12);
                tmp_20_reg_1582 <= r_V_10_1_5_fu_107_p2(27 downto 12);
                tmp_33_0_1_reg_1522 <= r_V_10_0_1_fu_98_p2(29 downto 12);
                tmp_33_0_3_reg_1532 <= r_V_10_0_3_fu_95_p2(29 downto 12);
                tmp_33_0_5_reg_1542 <= r_V_10_0_5_fu_97_p2(29 downto 12);
                tmp_33_0_6_reg_1547 <= r_V_10_0_6_fu_99_p2(29 downto 12);
                tmp_33_0_7_reg_1552 <= r_V_10_0_7_fu_96_p2(29 downto 12);
                tmp_33_1_1_reg_1562 <= r_V_10_1_1_fu_93_p2(29 downto 12);
                tmp_33_1_2_reg_1567 <= r_V_10_1_2_fu_103_p2(29 downto 12);
                tmp_33_1_3_reg_1572 <= r_V_10_1_3_fu_100_p2(29 downto 12);
                tmp_33_1_4_reg_1577 <= r_V_10_1_4_fu_92_p2(29 downto 12);
                tmp_33_1_6_reg_1587 <= r_V_10_1_6_fu_105_p2(29 downto 12);
                tmp_33_1_7_reg_1592 <= r_V_10_1_7_fu_106_p2(29 downto 12);
                tmp_33_1_reg_1557 <= r_V_10_1_fu_102_p2(29 downto 12);
                tmp_3_reg_1517 <= r_V_s_fu_104_p2(29 downto 12);
                tmp_s_reg_1527 <= r_V_10_0_2_fu_101_p2(28 downto 12);
            end if;
        end if;
    end process;
    acc_1_V_fu_1425_p2 <= std_logic_vector(unsigned(tmp_33_0_1_reg_1522) + unsigned(tmp2_fu_1420_p2));
    acc_2_V_fu_1430_p2 <= std_logic_vector(signed(tmp_17_fu_1401_p1) + signed(tmp_33_1_2_reg_1567));
    acc_3_V_fu_1435_p2 <= std_logic_vector(unsigned(tmp_33_0_3_reg_1532) + unsigned(tmp_33_1_3_reg_1572));
    acc_4_V_fu_1439_p2 <= std_logic_vector(signed(tmp_19_fu_1404_p1) + signed(tmp_33_1_4_reg_1577));
    acc_5_V_fu_1444_p2 <= std_logic_vector(unsigned(tmp_33_0_5_reg_1542) + unsigned(tmp_21_fu_1407_p1));
    acc_6_V_fu_1454_p2 <= std_logic_vector(unsigned(tmp_33_0_6_reg_1547) + unsigned(tmp3_fu_1449_p2));
    acc_7_V_fu_1464_p2 <= std_logic_vector(unsigned(tmp_33_0_7_reg_1552) + unsigned(tmp4_fu_1459_p2));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(res_0_V_write_assign_fu_1415_p2, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= res_0_V_write_assign_fu_1415_p2;
        end if; 
    end process;


    ap_return_1_assign_proc : process(acc_1_V_fu_1425_p2, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= acc_1_V_fu_1425_p2;
        end if; 
    end process;


    ap_return_2_assign_proc : process(acc_2_V_fu_1430_p2, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= acc_2_V_fu_1430_p2;
        end if; 
    end process;


    ap_return_3_assign_proc : process(acc_3_V_fu_1435_p2, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= acc_3_V_fu_1435_p2;
        end if; 
    end process;


    ap_return_4_assign_proc : process(acc_4_V_fu_1439_p2, ap_ce_reg, ap_return_4_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_4 <= ap_return_4_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_4 <= acc_4_V_fu_1439_p2;
        end if; 
    end process;


    ap_return_5_assign_proc : process(acc_5_V_fu_1444_p2, ap_ce_reg, ap_return_5_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_5 <= ap_return_5_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_5 <= acc_5_V_fu_1444_p2;
        end if; 
    end process;


    ap_return_6_assign_proc : process(acc_6_V_fu_1454_p2, ap_ce_reg, ap_return_6_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_6 <= ap_return_6_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_6 <= acc_6_V_fu_1454_p2;
        end if; 
    end process;


    ap_return_7_assign_proc : process(acc_7_V_fu_1464_p2, ap_ce_reg, ap_return_7_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_7 <= ap_return_7_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_7 <= acc_7_V_fu_1464_p2;
        end if; 
    end process;

        p_shl_fu_1245_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_1237_p3),21));

    r_V_10_0_1_fu_98_p1 <= r_V_cast_fu_1187_p1(18 - 1 downto 0);
    r_V_10_0_1_fu_98_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv30_12FF) * signed(r_V_10_0_1_fu_98_p1))), 30));
    r_V_10_0_2_fu_101_p1 <= tmp_fu_1174_p1;
    r_V_10_0_2_fu_101_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv29_1FFFFCD6) * signed(r_V_10_0_2_fu_101_p1))), 29));
    r_V_10_0_3_fu_95_p1 <= r_V_cast_fu_1187_p1(18 - 1 downto 0);
    r_V_10_0_3_fu_95_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv30_3FFFFA66) * signed(r_V_10_0_3_fu_95_p1))), 30));
    r_V_10_0_4_fu_1249_p2 <= std_logic_vector(signed(r_V_cast7_fu_1178_p1) - signed(p_shl_fu_1245_p1));
    r_V_10_0_5_fu_97_p1 <= r_V_cast_fu_1187_p1(18 - 1 downto 0);
    r_V_10_0_5_fu_97_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv30_3FFFF762) * signed(r_V_10_0_5_fu_97_p1))), 30));
    r_V_10_0_6_fu_99_p1 <= r_V_cast_fu_1187_p1(18 - 1 downto 0);
    r_V_10_0_6_fu_99_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv30_1077) * signed(r_V_10_0_6_fu_99_p1))), 30));
    r_V_10_0_7_fu_96_p1 <= r_V_cast_fu_1187_p1(18 - 1 downto 0);
    r_V_10_0_7_fu_96_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv30_1320) * signed(r_V_10_0_7_fu_96_p1))), 30));
    r_V_10_1_1_fu_93_p1 <= r_V_1_cast_fu_1310_p1(18 - 1 downto 0);
    r_V_10_1_1_fu_93_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv30_1136) * signed(r_V_10_1_1_fu_93_p1))), 30));
    r_V_10_1_2_fu_103_p1 <= r_V_1_cast_fu_1310_p1(18 - 1 downto 0);
    r_V_10_1_2_fu_103_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv30_3FFFF47A) * signed(r_V_10_1_2_fu_103_p1))), 30));
    r_V_10_1_3_fu_100_p1 <= r_V_1_cast_fu_1310_p1(18 - 1 downto 0);
    r_V_10_1_3_fu_100_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv30_3FFFFA01) * signed(r_V_10_1_3_fu_100_p1))), 30));
    r_V_10_1_4_fu_92_p1 <= r_V_1_cast_fu_1310_p1(18 - 1 downto 0);
    r_V_10_1_4_fu_92_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv30_3FFFFB10) * signed(r_V_10_1_4_fu_92_p1))), 30));
    r_V_10_1_5_fu_107_p1 <= tmp_2_fu_1295_p4;
    r_V_10_1_5_fu_107_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv28_FFFFEFB) * signed(r_V_10_1_5_fu_107_p1))), 28));
    r_V_10_1_6_fu_105_p1 <= r_V_1_cast_fu_1310_p1(18 - 1 downto 0);
    r_V_10_1_6_fu_105_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv30_C02) * signed(r_V_10_1_6_fu_105_p1))), 30));
    r_V_10_1_7_fu_106_p1 <= r_V_1_cast_fu_1310_p1(18 - 1 downto 0);
    r_V_10_1_7_fu_106_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv30_83B) * signed(r_V_10_1_7_fu_106_p1))), 30));
    r_V_10_1_fu_102_p1 <= r_V_1_cast_fu_1310_p1(18 - 1 downto 0);
    r_V_10_1_fu_102_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv30_4EA) * signed(r_V_10_1_fu_102_p1))), 30));
        r_V_1_cast_fu_1310_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_1295_p4),30));

        r_V_cast7_fu_1178_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_1174_p1),21));

        r_V_cast_fu_1187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_1174_p1),30));

    r_V_s_fu_104_p1 <= r_V_cast_fu_1187_p1(18 - 1 downto 0);
    r_V_s_fu_104_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv30_3FFFF857) * signed(r_V_s_fu_104_p1))), 30));
    res_0_V_write_assign_fu_1415_p2 <= std_logic_vector(unsigned(tmp_3_reg_1517) + unsigned(tmp1_fu_1410_p2));
    tmp1_fu_1410_p2 <= std_logic_vector(signed(ap_const_lv18_3FF9A) + signed(tmp_33_1_reg_1557));
    tmp2_fu_1420_p2 <= std_logic_vector(signed(ap_const_lv18_3F49D) + signed(tmp_33_1_1_reg_1562));
    tmp3_fu_1449_p2 <= std_logic_vector(signed(ap_const_lv18_3F3B6) + signed(tmp_33_1_6_reg_1587));
    tmp4_fu_1459_p2 <= std_logic_vector(signed(ap_const_lv18_3F4DA) + signed(tmp_33_1_7_reg_1592));
        tmp_17_fu_1401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_reg_1527),18));

        tmp_19_fu_1404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_reg_1537),18));

        tmp_21_fu_1407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_20_reg_1582),18));

    tmp_22_fu_1237_p3 <= (tmp_fu_1174_p1 & ap_const_lv2_0);
    tmp_2_fu_1295_p4 <= data_V_read(35 downto 18);
    tmp_fu_1174_p1 <= data_V_read(18 - 1 downto 0);
end behav;
