<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>my_axi_stream_master</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>my_axi_stream_master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>60abe6e2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>my_axi_stream_master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>60abe6e2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>84416338</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>SWITCHES</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>READ_POINTER_PORT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>STATE_PORT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/my_axi_stream_master_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_axi_stream_master_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_40b01b7c</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/my_axi_stream_master_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_axi_stream_master_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/my_axi_stream_master_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_84416338</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">my_axi_stream_master_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>my_axi_stream_master_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-07-12T14:27:43Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec325e4_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f248e1_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8dbfd1_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6690eeaf_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ed516_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62aacd60_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35478ea_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6add2634_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e71b90c_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f10f7e_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38010cb7_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2964a9c2_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2411bc4d_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1936f99a_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f94322_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ede92e7_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e01afe1_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367d5717_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b7fe60_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de34802_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6138ec1_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e257500_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3aefa1_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e0dfff_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1194cf7_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70bcba78_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567518cd_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff16545_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6feb6be9_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584b4ee7_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d806e81_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258d0c0e_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216b7c60_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517fdca8_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7632e590_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf08cb9_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bde3e5_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a72536c_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f273ea_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fc3065_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b68ec5_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e4fda5_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7664e570_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a59b62_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674416cb_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5617e137_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe4830b_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e62a85_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425e516b_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7bec41_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd5bf71_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560adefd_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6eefb5_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8ffc60_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cde742d_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2114654b_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51da2c4e_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3425369e_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd64a48_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a20a53_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dec3632_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c76e0f_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3846e0fb_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116212e7_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14358a20_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6efb1e5c_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79cd9a3c_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca60ad0_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65cbf39d_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625a5c5b_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292be969_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c653514_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e473f2_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a80a23_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406d2708_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af54662_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5058c566_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c9dc8e_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294d84a9_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ead501_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58143ec4_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6937cc3c_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25afeed_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4be171f7"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="2399b41e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b1375a36"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9a194edc"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b623d494"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
