vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:20:25 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask.v 
# -- Compiling module memorytask
# 
# Top level modules:
# 	memorytask
# End time: 03:20:25 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:20:25 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v 
# -- Compiling module memorytask_test
# 
# Top level modules:
# 	memorytask_test
# End time: 03:20:25 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memorytask_test
# vsim work.memorytask_test 
# Start time: 03:20:36 on Dec 24,2020
# Loading work.memorytask_test
# Loading work.memorytask
run -all
# 330 addr=11111, exp_data= 00000000, data=00000000
# 340 addr=11110, exp_data= 00000001, data=00000001
# 350 addr=11101, exp_data= 00000010, data=00000010
# 360 addr=11100, exp_data= 00000011, data=00000011
# 370 addr=11011, exp_data= 00000100, data=00000100
# 380 addr=11010, exp_data= 00000101, data=00000101
# 390 addr=11001, exp_data= 00000110, data=00000110
# 400 addr=11000, exp_data= 00000111, data=00000111
# 410 addr=10111, exp_data= 00001000, data=00001000
# 420 addr=10110, exp_data= 00001001, data=00001001
# 430 addr=10101, exp_data= 00001010, data=00001010
# 440 addr=10100, exp_data= 00001011, data=00001011
# 450 addr=10011, exp_data= 00001100, data=00001100
# 460 addr=10010, exp_data= 00001101, data=00001101
# 470 addr=10001, exp_data= 00001110, data=00001110
# 480 addr=10000, exp_data= 00001111, data=00001111
# 490 addr=01111, exp_data= 00010000, data=00010000
# 500 addr=01110, exp_data= 00010001, data=00010001
# 510 addr=01101, exp_data= 00010010, data=00010010
# 520 addr=01100, exp_data= 00010011, data=00010011
# 530 addr=01011, exp_data= 00010100, data=00010100
# 540 addr=01010, exp_data= 00010101, data=00010101
# 550 addr=01001, exp_data= 00010110, data=00010110
# 560 addr=01000, exp_data= 00010111, data=00010111
# 570 addr=00111, exp_data= 00011000, data=00011000
# 580 addr=00110, exp_data= 00011001, data=00011001
# 590 addr=00101, exp_data= 00011010, data=00011010
# 600 addr=00100, exp_data= 00011011, data=00011011
# 610 addr=00011, exp_data= 00011100, data=00011100
# 620 addr=00010, exp_data= 00011101, data=00011101
# 630 addr=00001, exp_data= 00011110, data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v(94)
#    Time: 630 ps  Iteration: 1  Instance: /memorytask_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v line 94
# End time: 03:21:03 on Dec 24,2020, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
