

================================================================
== Vitis HLS Report for 'read_inputs'
================================================================
* Date:           Sat Jan 10 15:28:42 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.078 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1028|     1028|  10.280 us|  10.280 us|  1028|  1028|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                          |                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                 |             Module             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_read_inputs_Pipeline_read_loop_fu_42  |read_inputs_Pipeline_read_loop  |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      33|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|     142|     144|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     107|    -|
|Register         |        -|    -|      37|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     179|     284|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_read_inputs_Pipeline_read_loop_fu_42  |read_inputs_Pipeline_read_loop  |        0|   0|  142|  144|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                |        0|   0|  142|  144|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_68_p2  |         +|   0|  0|  32|          32|           1|
    |ap_block_state1    |        or|   0|  0|   1|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  33|          33|           2|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  17|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |din_data_i0_TREADY_int_regslice  |   9|          2|    1|          2|
    |din_data_i1_TREADY_int_regslice  |   9|          2|    1|          2|
    |din_data_i2_TREADY_int_regslice  |   9|          2|    1|          2|
    |din_data_i3_TREADY_int_regslice  |   9|          2|    1|          2|
    |din_data_q0_TREADY_int_regslice  |   9|          2|    1|          2|
    |din_data_q1_TREADY_int_regslice  |   9|          2|    1|          2|
    |din_data_q2_TREADY_int_regslice  |   9|          2|    1|          2|
    |din_data_q3_TREADY_int_regslice  |   9|          2|    1|          2|
    |stream_read_to_compute_write     |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 107|         24|   11|         24|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   3|   0|    3|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |dummy_state_3                                          |  32|   0|   32|          0|
    |grp_read_inputs_Pipeline_read_loop_fu_42_ap_start_reg  |   1|   0|    1|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  37|   0|   37|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|             read_inputs|  return value|
|din_data_i0_TDATA                      |   in|   16|        axis|             din_data_i0|       pointer|
|din_data_i0_TVALID                     |   in|    1|        axis|             din_data_i0|       pointer|
|din_data_i0_TREADY                     |  out|    1|        axis|             din_data_i0|       pointer|
|din_data_q0_TDATA                      |   in|   16|        axis|             din_data_q0|       pointer|
|din_data_q0_TVALID                     |   in|    1|        axis|             din_data_q0|       pointer|
|din_data_q0_TREADY                     |  out|    1|        axis|             din_data_q0|       pointer|
|din_data_i1_TDATA                      |   in|   16|        axis|             din_data_i1|       pointer|
|din_data_i1_TVALID                     |   in|    1|        axis|             din_data_i1|       pointer|
|din_data_i1_TREADY                     |  out|    1|        axis|             din_data_i1|       pointer|
|din_data_q1_TDATA                      |   in|   16|        axis|             din_data_q1|       pointer|
|din_data_q1_TVALID                     |   in|    1|        axis|             din_data_q1|       pointer|
|din_data_q1_TREADY                     |  out|    1|        axis|             din_data_q1|       pointer|
|din_data_i2_TDATA                      |   in|   16|        axis|             din_data_i2|       pointer|
|din_data_i2_TVALID                     |   in|    1|        axis|             din_data_i2|       pointer|
|din_data_i2_TREADY                     |  out|    1|        axis|             din_data_i2|       pointer|
|din_data_q2_TDATA                      |   in|   16|        axis|             din_data_q2|       pointer|
|din_data_q2_TVALID                     |   in|    1|        axis|             din_data_q2|       pointer|
|din_data_q2_TREADY                     |  out|    1|        axis|             din_data_q2|       pointer|
|din_data_i3_TDATA                      |   in|   16|        axis|             din_data_i3|       pointer|
|din_data_i3_TVALID                     |   in|    1|        axis|             din_data_i3|       pointer|
|din_data_i3_TREADY                     |  out|    1|        axis|             din_data_i3|       pointer|
|din_data_q3_TDATA                      |   in|   16|        axis|             din_data_q3|       pointer|
|din_data_q3_TVALID                     |   in|    1|        axis|             din_data_q3|       pointer|
|din_data_q3_TREADY                     |  out|    1|        axis|             din_data_q3|       pointer|
|stream_read_to_compute_din             |  out|  128|     ap_fifo|  stream_read_to_compute|       pointer|
|stream_read_to_compute_num_data_valid  |   in|    5|     ap_fifo|  stream_read_to_compute|       pointer|
|stream_read_to_compute_fifo_cap        |   in|    5|     ap_fifo|  stream_read_to_compute|       pointer|
|stream_read_to_compute_full_n          |   in|    1|     ap_fifo|  stream_read_to_compute|       pointer|
|stream_read_to_compute_write           |  out|    1|     ap_fifo|  stream_read_to_compute|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%dummy_state_3_load = load i32 %dummy_state_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:15]   --->   Operation 4 'load' 'dummy_state_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.89ns)   --->   "%add_ln15 = add i32 %dummy_state_3_load, i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:15]   --->   Operation 5 'add' 'add_ln15' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%store_ln15 = store i32 %add_ln15, i32 %dummy_state_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:15]   --->   Operation 6 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 7 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [2/2] (1.00ns)   --->   "%call_ln0 = call void @read_inputs_Pipeline_read_loop, i16 %din_data_i0, i16 %din_data_q0, i16 %din_data_i1, i16 %din_data_q1, i16 %din_data_i2, i16 %din_data_q2, i16 %din_data_i3, i16 %din_data_q3, i128 %stream_read_to_compute"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_read_to_compute, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q3, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i3, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q2, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i2, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q1, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i1, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q0, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i0, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:4]   --->   Operation 18 'specinterface' 'specinterface_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @read_inputs_Pipeline_read_loop, i16 %din_data_i0, i16 %din_data_q0, i16 %din_data_i1, i16 %din_data_q1, i16 %din_data_i2, i16 %din_data_q2, i16 %din_data_i3, i16 %din_data_q3, i128 %stream_read_to_compute"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:29]   --->   Operation 20 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_data_i0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_q0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_i1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_q1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_q2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_q3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_read_to_compute]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dummy_state_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dummy_state_3_load (load         ) [ 0000]
add_ln15           (add          ) [ 0000]
store_ln15         (store        ) [ 0000]
empty              (wait         ) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln4  (specinterface) [ 0000]
call_ln0           (call         ) [ 0000]
ret_ln29           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_data_i0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_i0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_data_q0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_q0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din_data_i1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_i1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="din_data_q1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_q1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="din_data_i2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_i2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="din_data_q2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_q2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="din_data_i3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="din_data_q3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_q3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_read_to_compute">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_read_to_compute"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dummy_state_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dummy_state_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_inputs_Pipeline_read_loop"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="grp_read_inputs_Pipeline_read_loop_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="0" index="2" bw="16" slack="0"/>
<pin id="46" dir="0" index="3" bw="16" slack="0"/>
<pin id="47" dir="0" index="4" bw="16" slack="0"/>
<pin id="48" dir="0" index="5" bw="16" slack="0"/>
<pin id="49" dir="0" index="6" bw="16" slack="0"/>
<pin id="50" dir="0" index="7" bw="16" slack="0"/>
<pin id="51" dir="0" index="8" bw="16" slack="0"/>
<pin id="52" dir="0" index="9" bw="128" slack="0"/>
<pin id="53" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="dummy_state_3_load_load_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dummy_state_3_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="add_ln15_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln15_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="24" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="42" pin=3"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="42" pin=4"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="42" pin=5"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="42" pin=6"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="42" pin=7"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="42" pin=8"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="42" pin=9"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="68" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: din_data_i0 | {}
	Port: din_data_q0 | {}
	Port: din_data_i1 | {}
	Port: din_data_q1 | {}
	Port: din_data_i2 | {}
	Port: din_data_q2 | {}
	Port: din_data_i3 | {}
	Port: din_data_q3 | {}
	Port: stream_read_to_compute | {2 3 }
	Port: dummy_state_3 | {1 }
 - Input state : 
	Port: read_inputs : din_data_i0 | {2 3 }
	Port: read_inputs : din_data_q0 | {2 3 }
	Port: read_inputs : din_data_i1 | {2 3 }
	Port: read_inputs : din_data_q1 | {2 3 }
	Port: read_inputs : din_data_i2 | {2 3 }
	Port: read_inputs : din_data_q2 | {2 3 }
	Port: read_inputs : din_data_i3 | {2 3 }
	Port: read_inputs : din_data_q3 | {2 3 }
	Port: read_inputs : dummy_state_3 | {1 }
  - Chain level:
	State 1
		add_ln15 : 1
		store_ln15 : 2
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|   call   | grp_read_inputs_Pipeline_read_loop_fu_42 |   139   |    22   |
|----------|------------------------------------------|---------|---------|
|    add   |              add_ln15_fu_68              |    0    |    32   |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |   139   |    54   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   139  |   54   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |   139  |   54   |
+-----------+--------+--------+
