
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'lduac' on host 'ee4e237' (Linux_x86_64 version 5.14.0-1054-oem) on Sun Mar 01 00:00:01 HKT 2020
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab'
Sourcing Tcl script 'pack_xo.tcl'
INFO: [HLS 200-1510] Running: open_project top 
INFO: [HLS 200-10] Opening project '/home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top'.
INFO: [HLS 200-1510] Running: open_solution solution 
INFO: [HLS 200-10] Opening solution '/home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output XO.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lduac/Software/Xilinx/Vivado/2020.2/data/ip'.
Running package_xo -xo_path /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/XO.xo -kernel_name top -kernel_xml /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/impl/ip/../kernel/kernel.xml -kernel_files /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/dut.cpp -ip_directory /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/impl/ip/ip_unzip_dir -design_xml /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.design.xml -debug_directory /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.debug -hls_directory /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/impl/ip/hls_files
ERROR: [Common 17-69] Command failed: Kernel File '/home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/dut.cpp' does not exist
INFO: [Common 17-206] Exiting Vivado at Sun Mar  1 00:00:21 2020...
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.01 seconds. CPU system time: 1.62 seconds. Elapsed time: 22.96 seconds; current allocated memory: 205.940 MB.
command 'ap_source' returned error code
    while executing
"source pack_xo.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [Common 17-206] Exiting vitis_hls at Sun Mar  1 00:00:25 2020...
