{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/VGADEMO.bdf " "Source file: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/VGADEMO.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1511896436671 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/datamem.v " "Source file: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/datamem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1511896436671 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1511896436671 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/VGADEMO.bdf " "Source file: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/VGADEMO.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1511896436760 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/datamem.v " "Source file: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/datamem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1511896436760 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1511896436760 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/VGADEMO.bdf " "Source file: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/VGADEMO.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1511896436848 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/datamem.v " "Source file: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/datamem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1511896436848 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1511896436848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511896437557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511896437569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 14:13:57 2017 " "Processing started: Tue Nov 28 14:13:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511896437569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896437569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGADEMO -c VGADEMO " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGADEMO -c VGADEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896437569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511896438252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511896438262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vga_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vga_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_BLOCK " "Found entity 1: VGA_BLOCK" {  } { { "../VGA_Components/VGA_BLOCK.bdf" "" { Schematic "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/VGA_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896450929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896450929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/clock_div/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/clock_div/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "../Clock_Div/CLK_DIV.VHD" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/Clock_Div/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451409 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../Clock_Div/CLK_DIV.VHD" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/Clock_Div/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451409 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VGA_Components/DE0VGA.bdf " "Can't analyze file -- file ../VGA_Components/DE0VGA.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1511896451409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "../VGA_Components/vram.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/vram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vgaclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vgaclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk_0002 " "Found entity 1: vgaclk_0002" {  } { { "../VGA_Components/vgaclk_0002.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/vgaclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vgaclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vgaclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk " "Found entity 1: vgaclk" {  } { { "../VGA_Components/vgaclk.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/vgaclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451419 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_control.v(44) " "Verilog HDL information at vga_control.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Components/vga_control.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/vga_control.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511896451419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "../VGA_Components/vga_control.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/vga_control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/color_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/color_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_encoder " "Found entity 1: color_encoder" {  } { { "../VGA_Components/color_encoder.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/color_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451429 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(69) " "Verilog HDL information at char_engine.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/char_engine.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511896451429 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(103) " "Verilog HDL information at char_engine.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/char_engine.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511896451429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/char_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/char_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_engine " "Found entity 1: char_engine" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/char_engine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmem " "Found entity 1: instructionmem" {  } { { "instructionmem.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/instructionmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/datamem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgademo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgademo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGADEMO " "Found entity 1: VGADEMO" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/VGADEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451439 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerfile.v(32) " "Verilog HDL information at registerfile.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "registerfile.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/registerfile.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511896451439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/registerfile.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/pipeline.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/PC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "Add.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/Add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/SignExtend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift2.v 1 1 " "Found 1 design units, including 1 entities, in source file leftshift2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShift2 " "Found entity 1: LeftShift2" {  } { { "LeftShift2.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/LeftShift2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeros.v 1 1 " "Found 1 design units, including 1 entities, in source file zeros.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zeros " "Found entity 1: Zeros" {  } { { "Zeros.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/Zeros.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextend.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtend " "Found entity 1: ZeroExtend" {  } { { "ZeroExtend.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/ZeroExtend.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.v 1 1 " "Found 1 design units, including 1 entities, in source file add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add4 " "Found entity 1: Add4" {  } { { "Add4.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/Add4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_pipe " "Found entity 1: IF_ID_pipe" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/IF_ID_pipe.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_pipe " "Found entity 1: EX_MEM_pipe" {  } { { "EX_MEM_pipe.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/EX_MEM_pipe.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_PIPE " "Found entity 1: ID_EX_PIPE" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/ID_EX_pipe.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_pipe " "Found entity 1: MEM_WB_pipe" {  } { { "MEM_WB_pipe.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/MEM_WB_pipe.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/Controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x32 " "Found entity 1: MUX_2x32" {  } { { "MUX_2x32.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/MUX_2x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding " "Found entity 1: Forwarding" {  } { { "Forwarding.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/Forwarding.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_3x32 " "Found entity 1: MUX_3x32" {  } { { "MUX_3x32.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/MUX_3x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x5 " "Found entity 1: MUX_2x5" {  } { { "MUX_2x5.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/MUX_2x5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycle_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file cycle_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cycle_Counter " "Found entity 1: Cycle_Counter" {  } { { "Cycle_Counter.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/Cycle_Counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpsel.v 1 1 " "Found 1 design units, including 1 entities, in source file jumpsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 JumpSel " "Found entity 1: JumpSel" {  } { { "JumpSel.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/JumpSel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-SYN " "Found design unit 1: mux2x1-SYN" {  } { { "MUX2x1.vhd" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/MUX2x1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451499 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Found entity 1: MUX2x1" {  } { { "MUX2x1.vhd" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/MUX2x1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_fw.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_fw.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex_fw " "Found entity 1: id_ex_fw" {  } { { "id_ex_fw.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/id_ex_fw.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file br_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 br_controller " "Found entity 1: br_controller" {  } { { "br_controller.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/br_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511896451499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGADEMO " "Elaborating entity \"VGADEMO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511896451769 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "in\[15..0\] ZeroExtend inst28 " "Incorrect connector style at port \"in\[15..0\]\" for symbol \"inst28\" of type ZeroExtend" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/VGADEMO.bdf" { { 592 1688 1768 592 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451789 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511896451789 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/output_files/VGADEMO.map.smsg " "Generated suppressed messages file C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/output_files/VGADEMO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451909 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511896451969 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 28 14:14:11 2017 " "Processing ended: Tue Nov 28 14:14:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511896451969 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511896451969 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511896451969 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896451969 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511896452599 ""}
