# Compile of write_back_stage.v was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of execute_stage_tb.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# 17 compiles, 0 failed with no errors.
# Compile of write_back_stage.v was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of execute_stage_tb.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 19:47:58 on Dec 28,2022
# Loading sv_std.std
# Loading work.processor
# Loading work.fetch_stage
# Loading work.var_reg
# Loading work.mem_fetch
# Loading work.decode_stage
# Loading work.sm
# Loading work.reg_file
# Loading work.execute_stage
# Loading work.forwarding_unit
# Loading work.branch_controller
# Loading work.var_reg_with_enable
# Loading work.alu
# Loading work.memory_stage
# Loading work.memory_stage_without_buffers
# Loading work.write_back_stage
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'FU'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /processor/execute_stage_dut/FU File: D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv Line: 86
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rsrc'.
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rdest'.
add wave -position insertpoint  \
sim:/processor/clk
add wave -position insertpoint  \
sim:/processor/rst
add wave -position insertpoint  \
sim:/processor/instruction
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
noforce sim:/processor/rst
force -freeze sim:/processor/rst 0 0
force -freeze sim:/processor/instruction 4'h0900 0
run
run
force -freeze sim:/processor/instruction 4'h6900

run
force -freeze sim:/processor/instruction 4'h7300
run
run
run
run
# Compile of write_back_stage.v was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of execute_stage_tb.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# 17 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processor
# Loading work.fetch_stage
# Loading work.var_reg
# Loading work.mem_fetch
# Loading work.decode_stage
# Loading work.sm
# Loading work.reg_file
# Loading work.execute_stage
# Loading work.forwarding_unit
# Loading work.branch_controller
# Loading work.var_reg_with_enable
# Loading work.alu
# Loading work.memory_stage
# Loading work.memory_stage_without_buffers
# Loading work.write_back_stage
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'FU'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /processor/execute_stage_dut/FU File: D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv Line: 86
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rsrc'.
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rdest'.
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/processor/rst 0 0
force -freeze sim:/processor/instruction 4'h0900 0
run
run
force -freeze sim:/processor/instruction 4'h6900
run
force -freeze sim:/processor/instruction 4'h7300
run
run
run
run
force -freeze sim:/processor/instruction 4'h6900
run
run
run
run
run
run
force -freeze sim:/processor/instruction 4'h7000
run
run
run
run
run
force -freeze sim:/processor/instruction 4'h9380
run
run
run
run
run
add wave -position insertpoint  \
sim:/processor/decode_stage_dut/reg_file_dut/reg_file
run
run
force -freeze sim:/processor/instruction 4'h93a0
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/processor/instruction 4'h9560
run
run
run
run
run
add wave -position insertpoint  \
sim:/processor/input_port
force -freeze sim:/processor/input_port 'd1021 0
run
run
run
run
run
run
force -freeze sim:/processor/instruction 4'h6100
run
run
run
run
run
force -freeze sim:/processor/instruction 4'h9720

run
run
run
run
run
force -freeze sim:/processor/instruction 4'h9920
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/processor/decode_stage_dut/mem_write
add wave -position insertpoint  \
sim:/processor/decode_stage_dut/mem_read
add wave -position insertpoint  \
sim:/processor/execute_stage_dut/read_data1_out
add wave -position insertpoint  \
sim:/processor/execute_stage_dut/read_data2_out
run
run
run
force -freeze sim:/processor/rst 1 0
run
force -freeze sim:/processor/rst 0 0
force -freeze sim:/processor/instruction 4'h6100
run
run
run
run
run
run
force -freeze sim:/processor/instruction 4'h6900
run
force -freeze sim:/processor/instruction 4'h9720
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'FU'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /processor/execute_stage_dut/FU File: D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv Line: 86
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rsrc'.
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rdest'.
force -freeze sim:/processor/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/processor/rst 0 0
force -freeze sim:/processor/input_port 1023 0
# Invalid binary digit: 2.
# ** UI-Msg: (vsim-4011) Invalid force value: 1023 0.
# 
force -freeze sim:/processor/input_port 'd1023 0
force -freeze sim:/processor/instruction 4'h6100
run
force -freeze sim:/processor/instruction 4'h6900
force -freeze sim:/processor/instruction 4'h4000
force -freeze sim:/processor/instruction 4'h4000
run
force -freeze sim:/processor/instruction 4'h6900
run
run
run
run
run
run
run
force -freeze sim:/processor/rst 1
run
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
run
force -freeze sim:/processor/rst 0
force -freeze sim:/processor/instruction 4'h6100
run
force -freeze sim:/processor/instruction 4'h6900
run
force -freeze sim:/processor/rst 1 0
run
force -freeze sim:/processor/instruction 4'h6100
run
force -freeze sim:/processor/instruction 4'h4000
run
run
force -freeze sim:/processor/instruction 4'h6900
run
force -freeze sim:/processor/instruction 4'h4000
run
force -freeze sim:/processor/instruction 4'h6100
force -freeze sim:/processor/rst 0
run
force -freeze sim:/processor/instruction 4'h4000
run
run
force -freeze sim:/processor/instruction 4'h6900
run
run
force -freeze sim:/processor/instruction 4'h4000
run
run
force -freeze sim:/processor/instruction 4'h9720
run
run
run
run
run
add wave -position insertpoint  \
sim:/processor/decode_stage_dut/mem_src_select_r
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'FU'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /processor/execute_stage_dut/FU File: D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv Line: 86
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rsrc'.
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rdest'.
# Compile of write_back_stage.v was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.decode_stage
# Loading work.sm
# Loading work.reg_file
# Loading work.execute_stage
# Loading work.branch_controller
# Loading work.alu
# Loading work.memory_stage
# Loading work.memory_stage_without_buffers
# Loading work.write_back_stage
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'FU'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /processor/execute_stage_dut/FU File: D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv Line: 86
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rsrc'.
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rdest'.
# Compile of execute_stage_tb.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
force -freeze sim:/processor/clk HiZ 0
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# 17 compiles, 0 failed with no errors.
force -freeze sim:/processor/rst 1 0
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/processor/rst 0 0
noforce sim:/processor/input_port
force -freeze sim:/processor/input_port 'd1000 0
# Error attempted to pushdown all children on .main_pane.cs.15 mode is tabbed children are paneframes 1
# Error attempted to pushdown all children on .main_pane.cs.15 mode is tabbed children are paneframes 1
force -freeze sim:/processor/instruction 4'h6100
run
force -freeze sim:/processor/instruction 4'h4000
force -freeze sim:/processor/instruction 4'h4000
run
run
force -freeze sim:/processor/instruction 4'h6900
run
run
run
run
force -freeze sim:/processor/instruction 4'h4000
run
run
force -freeze sim:/processor/instruction 4'h6900
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/processor/instruction 4'h4000
run
run
run
run
force -freeze sim:/processor/instruction 4'h6900
force -freeze sim:/processor/instruction 4'h4000
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/processor/instruction 4'h6900
run
force -freeze sim:/processor/instruction 4'h4000
run
run
force -freeze sim:/processor/instruction 4'h9720
run
force -freeze sim:/processor/instruction 4'h4000
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/data_memory
run
add wave -position insertpoint  \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/final_address
run
add wave -position insertpoint  \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/memory_address_select
run
force -freeze sim:/processor/instruction 4'h9720
run
force -freeze sim:/processor/instruction 4'h4000
run
add wave -position insertpoint  \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/data
run
run
run
add wave -position insertpoint  \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/memory_read \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/memory_write \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/memory_push \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/memory_pop \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/interrupt \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/pc_choose_memory \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/std_address \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/ldd_address \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/memory_address_select \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/memory_write_src_select \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/pc \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/pc_from_mux_ex \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/flags \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/write_data \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/data_memory \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/sp \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/final_address \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/temp_pc \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/temp_shift_reg \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/final_pc \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/data \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/shift_reg
force -freeze sim:/processor/instruction 4'h9720
run
run
run
# Compile of write_back_stage.v was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of execute_stage_tb.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# 17 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processor
# Loading work.fetch_stage
# Loading work.var_reg
# Loading work.mem_fetch
# Loading work.decode_stage
# Loading work.sm
# Loading work.reg_file
# Loading work.execute_stage
# Loading work.forwarding_unit
# Loading work.branch_controller
# Loading work.var_reg_with_enable
# Loading work.alu
# Loading work.memory_stage
# Loading work.memory_stage_without_buffers
# Loading work.write_back_stage
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'FU'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /processor/execute_stage_dut/FU File: D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv Line: 86
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rsrc'.
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rdest'.
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/processor/rst 0 0
force -freeze sim:/processor/input_port 1015 0
# Invalid binary digit: 5.
# ** UI-Msg: (vsim-4011) Invalid force value: 1015 0.
# 
force -freeze sim:/processor/input_port 'd1015 0
force -freeze sim:/processor/instruction 4'h6100
run
force -freeze sim:/processor/instruction 4'h6900
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/processor/instruction 4'h4000
run
run
run
force -freeze sim:/processor/instruction 4'h9720
run
run
run
run
run
force -freeze sim:/processor/input_port 'd15 0
force -freeze sim:/processor/instruction 4'h6200
force -freeze sim:/processor/instruction 4'h4000
force -freeze sim:/processor/instruction 4'h6200
run
force -freeze sim:/processor/instruction 4'h4000
run
run
run
run
force -freeze sim:/processor/instruction 4'h9940
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
force -freeze sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/memory_write_src_select 11 0
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
force -freeze sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/memory_write_src_select 'b11 0
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'FU'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /processor/execute_stage_dut/FU File: D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv Line: 86
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rsrc'.
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rdest'.
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/processor/rst 0 0
force -freeze sim:/processor/instruction 4'h9940
run
run
run
run
run
add wave -position insertpoint  \
sim:/processor/decode_stage_dut/mem_addsel
run
# Compile of write_back_stage.v was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.decode_stage
# Loading work.sm
# Loading work.reg_file
# Loading work.execute_stage
# Loading work.branch_controller
# Loading work.alu
# Loading work.memory_stage
# Loading work.memory_stage_without_buffers
# Loading work.write_back_stage
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'FU'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /processor/execute_stage_dut/FU File: D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv Line: 86
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rsrc'.
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rdest'.
# Compile of execute_stage.sv was successful.
# Compile of execute_stage_tb.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# 17 compiles, 0 failed with no errors.
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/processor/rst 0 0
force -freeze sim:/processor/instruction 4'h9940
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/processor/decode_stage_dut/mem_srcsel
run
run
add wave -position insertpoint  \
sim:/processor/decode_stage_dut/control_unit/mem_src_select
run
add wave -position insertpoint  \
sim:/processor/decode_stage_dut/mem_src_select_r
# Compile of write_back_stage.v was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of execute_stage_tb.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# 17 compiles, 0 failed with no errors.
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processor
# Loading work.fetch_stage
# Loading work.var_reg
# Loading work.mem_fetch
# Loading work.decode_stage
# Loading work.sm
# Loading work.reg_file
# Loading work.execute_stage
# Loading work.forwarding_unit
# Loading work.branch_controller
# Loading work.var_reg_with_enable
# Loading work.alu
# Loading work.memory_stage
# Loading work.memory_stage_without_buffers
# Loading work.write_back_stage
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'FU'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /processor/execute_stage_dut/FU File: D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv Line: 86
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rsrc'.
# ** Warning: (vsim-3722) D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv(86): [TFMPC] - Missing connection for port 'rdest'.
# Warning in wave window restart: (vish-4014) No objects found matching '/processor/decode_stage_dut/mem_srcsel'. 
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/processor/rst 0 0
force -freeze sim:/processor/instruction 4'h9940
run
run
run
run
run
run
run
