
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v' to AST representation.
Generating RTLIL representation for module `\elementwise_mult_core_18_18_10_48_1'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_18_1'.
Generating RTLIL representation for module `\fp_rounding_unit_1_37_10'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: fp_rounding_unit_1_37_10
root of   0 design levels: dsp_signed_mult_18x18_unit_18_18_1
root of   1 design levels: elementwise_mult_core_18_18_10_48_1
Automatically selected elementwise_mult_core_18_18_10_48_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \elementwise_mult_core_18_18_10_48_1
Used module:     \fp_rounding_unit_1_37_10
Used module:     \dsp_signed_mult_18x18_unit_18_18_1

2.3. Analyzing design hierarchy..
Top module:  \elementwise_mult_core_18_18_10_48_1
Used module:     \fp_rounding_unit_1_37_10
Used module:     \dsp_signed_mult_18x18_unit_18_18_1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1648$8 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1638$7 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1607$6 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1586$3 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1 in module elementwise_mult_core_18_18_10_48_1.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1648$8'.
     1/6: $0\out_reg[36:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[36:0]
     6/6: $0\floor[36:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1638$7'.
     1/1: $1\rounded_result[36:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1607$6'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1586$3'.
     1/6: $0\reg_resb[36:0]
     2/6: $0\reg_resa[36:0]
     3/6: $0\reg_by[17:0]
     4/6: $0\reg_bx[17:0]
     5/6: $0\reg_ay[17:0]
     6/6: $0\reg_ax[17:0]
Creating decoders for process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
     1/97: $0\valid_A_B[0:0]
     2/97: $0\reg_B_47[17:0]
     3/97: $0\reg_A_47[17:0]
     4/97: $0\reg_B_46[17:0]
     5/97: $0\reg_A_46[17:0]
     6/97: $0\reg_B_45[17:0]
     7/97: $0\reg_A_45[17:0]
     8/97: $0\reg_B_44[17:0]
     9/97: $0\reg_A_44[17:0]
    10/97: $0\reg_B_43[17:0]
    11/97: $0\reg_A_43[17:0]
    12/97: $0\reg_B_42[17:0]
    13/97: $0\reg_A_42[17:0]
    14/97: $0\reg_B_41[17:0]
    15/97: $0\reg_A_41[17:0]
    16/97: $0\reg_B_40[17:0]
    17/97: $0\reg_A_40[17:0]
    18/97: $0\reg_B_39[17:0]
    19/97: $0\reg_A_39[17:0]
    20/97: $0\reg_B_38[17:0]
    21/97: $0\reg_A_38[17:0]
    22/97: $0\reg_B_37[17:0]
    23/97: $0\reg_A_37[17:0]
    24/97: $0\reg_B_36[17:0]
    25/97: $0\reg_A_36[17:0]
    26/97: $0\reg_B_35[17:0]
    27/97: $0\reg_A_35[17:0]
    28/97: $0\reg_B_34[17:0]
    29/97: $0\reg_A_34[17:0]
    30/97: $0\reg_B_33[17:0]
    31/97: $0\reg_A_33[17:0]
    32/97: $0\reg_B_32[17:0]
    33/97: $0\reg_A_32[17:0]
    34/97: $0\reg_B_31[17:0]
    35/97: $0\reg_A_31[17:0]
    36/97: $0\reg_B_30[17:0]
    37/97: $0\reg_A_30[17:0]
    38/97: $0\reg_B_29[17:0]
    39/97: $0\reg_A_29[17:0]
    40/97: $0\reg_B_28[17:0]
    41/97: $0\reg_A_28[17:0]
    42/97: $0\reg_B_27[17:0]
    43/97: $0\reg_A_27[17:0]
    44/97: $0\reg_B_26[17:0]
    45/97: $0\reg_A_26[17:0]
    46/97: $0\reg_B_25[17:0]
    47/97: $0\reg_A_25[17:0]
    48/97: $0\reg_B_24[17:0]
    49/97: $0\reg_A_24[17:0]
    50/97: $0\reg_B_23[17:0]
    51/97: $0\reg_A_23[17:0]
    52/97: $0\reg_B_22[17:0]
    53/97: $0\reg_A_22[17:0]
    54/97: $0\reg_B_21[17:0]
    55/97: $0\reg_A_21[17:0]
    56/97: $0\reg_B_20[17:0]
    57/97: $0\reg_A_20[17:0]
    58/97: $0\reg_B_19[17:0]
    59/97: $0\reg_A_19[17:0]
    60/97: $0\reg_B_18[17:0]
    61/97: $0\reg_A_18[17:0]
    62/97: $0\reg_B_17[17:0]
    63/97: $0\reg_A_17[17:0]
    64/97: $0\reg_B_16[17:0]
    65/97: $0\reg_A_16[17:0]
    66/97: $0\reg_B_15[17:0]
    67/97: $0\reg_A_15[17:0]
    68/97: $0\reg_B_14[17:0]
    69/97: $0\reg_A_14[17:0]
    70/97: $0\reg_B_13[17:0]
    71/97: $0\reg_A_13[17:0]
    72/97: $0\reg_B_12[17:0]
    73/97: $0\reg_A_12[17:0]
    74/97: $0\reg_B_11[17:0]
    75/97: $0\reg_A_11[17:0]
    76/97: $0\reg_B_10[17:0]
    77/97: $0\reg_A_10[17:0]
    78/97: $0\reg_B_9[17:0]
    79/97: $0\reg_A_9[17:0]
    80/97: $0\reg_B_8[17:0]
    81/97: $0\reg_A_8[17:0]
    82/97: $0\reg_B_7[17:0]
    83/97: $0\reg_A_7[17:0]
    84/97: $0\reg_B_6[17:0]
    85/97: $0\reg_A_6[17:0]
    86/97: $0\reg_B_5[17:0]
    87/97: $0\reg_A_5[17:0]
    88/97: $0\reg_B_4[17:0]
    89/97: $0\reg_A_4[17:0]
    90/97: $0\reg_B_3[17:0]
    91/97: $0\reg_A_3[17:0]
    92/97: $0\reg_B_2[17:0]
    93/97: $0\reg_A_2[17:0]
    94/97: $0\reg_B_1[17:0]
    95/97: $0\reg_A_1[17:0]
    96/97: $0\reg_B_0[17:0]
    97/97: $0\reg_A_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fp_rounding_unit_1_37_10.\rounded_result' from process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1638$7'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\fp_rounding_unit_1_37_10.\floor' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1648$8'.
  created $dff cell `$procdff$575' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1648$8'.
  created $dff cell `$procdff$576' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\is_ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1648$8'.
  created $dff cell `$procdff$577' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor_ceil_valid' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1648$8'.
  created $dff cell `$procdff$578' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\valid_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1648$8'.
  created $dff cell `$procdff$579' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\out_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1648$8'.
  created $dff cell `$procdff$580' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1607$6'.
  created $dff cell `$procdff$581' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1607$6'.
  created $dff cell `$procdff$582' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1607$6'.
  created $dff cell `$procdff$583' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ax' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1586$3'.
  created $dff cell `$procdff$584' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ay' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1586$3'.
  created $dff cell `$procdff$585' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_bx' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1586$3'.
  created $dff cell `$procdff$586' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_by' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1586$3'.
  created $dff cell `$procdff$587' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1586$3'.
  created $dff cell `$procdff$588' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1586$3'.
  created $dff cell `$procdff$589' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_0' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$590' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_0' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$591' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_1' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$592' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_1' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$593' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_2' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$594' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_2' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$595' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_3' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$596' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_3' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$597' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_4' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$598' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_4' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$599' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_5' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$600' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_5' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$601' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_6' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$602' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_6' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$603' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_7' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$604' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_7' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$605' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_8' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$606' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_8' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$607' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_9' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$608' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_9' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$609' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_10' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$610' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_10' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$611' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_11' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$612' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_11' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$613' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_12' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$614' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_12' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$615' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_13' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$616' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_13' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$617' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_14' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$618' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_14' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$619' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_15' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$620' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_15' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$621' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_16' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_16' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$623' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_17' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_17' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$625' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_18' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_18' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_19' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_19' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_20' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_20' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_21' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_21' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$633' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_22' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$634' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_22' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$635' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_23' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$636' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_23' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$637' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_24' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$638' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_24' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$639' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_25' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$640' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_25' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$641' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_26' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$642' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_26' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$643' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_27' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$644' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_27' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$645' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_28' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_28' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_29' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_29' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$649' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_30' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_30' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_31' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_31' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_32' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_32' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_33' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_33' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_34' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_34' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_35' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$660' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_35' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$661' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_36' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$662' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_36' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_37' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_37' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_38' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$666' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_38' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$667' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_39' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$668' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_39' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$669' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_40' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$670' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_40' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_41' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_41' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_42' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_42' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_43' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_43' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_44' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$678' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_44' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$679' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_45' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$680' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_45' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$681' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_46' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$682' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_46' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$683' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_47' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$684' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_47' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$685' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\valid_A_B' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
  created $dff cell `$procdff$686' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1648$8'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1648$8'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1638$7'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1638$7'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1607$6'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1607$6'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1586$3'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1586$3'.
Found and cleaned up 2 empty switches in `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
Removing empty process `elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1316$1'.
Cleaned up 9 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module fp_rounding_unit_1_37_10.
<suppressed ~2 debug messages>
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_mult_core_18_18_10_48_1.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_mult_core_18_18_10_48_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_48_1'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_mult_core_18_18_10_48_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~112 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \elementwise_mult_core_18_18_10_48_1.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_48_1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$580 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$12_Y, Q = \out_reg, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$687 ($sdff) from module fp_rounding_unit_1_37_10 (D = $procmux$43_Y, Q = \out_reg).
Adding SRST signal on $procdff$579 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$17_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$689 ($sdff) from module fp_rounding_unit_1_37_10 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$575 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$37_Y, Q = \floor, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$691 ($sdff) from module fp_rounding_unit_1_37_10 (D = { 10'0000000000 \in [36:10] }, Q = \floor).
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$692 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$692 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$692 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$692 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$692 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$692 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$692 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$692 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$692 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$692 ($sdffe) from module fp_rounding_unit_1_37_10.
Adding SRST signal on $procdff$576 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$32_Y, Q = \ceil, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$694 ($sdff) from module fp_rounding_unit_1_37_10 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1659$11_Y, Q = \ceil).
Adding SRST signal on $procdff$577 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$27_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$696 ($sdff) from module fp_rounding_unit_1_37_10 (D = \in [9], Q = \is_ceil).
Adding SRST signal on $procdff$578 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$22_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$698 ($sdff) from module fp_rounding_unit_1_37_10 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$581 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$55_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$700 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$582 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$50_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$702 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$583 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$45_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$704 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$584 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$85_Y, Q = \reg_ax, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$706 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ax, Q = \reg_ax).
Adding SRST signal on $procdff$585 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$80_Y, Q = \reg_ay, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$708 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ay, Q = \reg_ay).
Adding SRST signal on $procdff$586 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$75_Y, Q = \reg_bx, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$710 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \bx, Q = \reg_bx).
Adding SRST signal on $procdff$587 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$70_Y, Q = \reg_by, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$712 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \by, Q = \reg_by).
Adding SRST signal on $procdff$588 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$65_Y, Q = \reg_resa, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$714 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1599$4_Y, Q = \reg_resa).
Adding SRST signal on $procdff$589 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$60_Y, Q = \reg_resb, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$716 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v:1600$5_Y, Q = \reg_resb).
Adding SRST signal on $procdff$590 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$570_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$718 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$591 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$565_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$720 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$592 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$560_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$722 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$593 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$555_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$724 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$594 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$550_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$726 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$595 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$545_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$728 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$596 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$540_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$730 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$597 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$535_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$732 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$598 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$530_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$734 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$599 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$525_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$736 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$600 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$520_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$738 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$601 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$515_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$740 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$602 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$510_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$742 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$603 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$505_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$744 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$604 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$500_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$746 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$605 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$495_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$748 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$606 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$490_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$750 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$607 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$485_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$752 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$608 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$480_Y, Q = \reg_A_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$754 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_9, Q = \reg_A_9).
Adding SRST signal on $procdff$609 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$475_Y, Q = \reg_B_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$756 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_9, Q = \reg_B_9).
Adding SRST signal on $procdff$610 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$470_Y, Q = \reg_A_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$758 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_10, Q = \reg_A_10).
Adding SRST signal on $procdff$611 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$465_Y, Q = \reg_B_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$760 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_10, Q = \reg_B_10).
Adding SRST signal on $procdff$612 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$460_Y, Q = \reg_A_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$762 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_11, Q = \reg_A_11).
Adding SRST signal on $procdff$613 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$455_Y, Q = \reg_B_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$764 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_11, Q = \reg_B_11).
Adding SRST signal on $procdff$614 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$450_Y, Q = \reg_A_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$766 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_12, Q = \reg_A_12).
Adding SRST signal on $procdff$615 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$445_Y, Q = \reg_B_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$768 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_12, Q = \reg_B_12).
Adding SRST signal on $procdff$616 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$440_Y, Q = \reg_A_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$770 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_13, Q = \reg_A_13).
Adding SRST signal on $procdff$617 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$435_Y, Q = \reg_B_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$772 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_13, Q = \reg_B_13).
Adding SRST signal on $procdff$618 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$430_Y, Q = \reg_A_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$774 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_14, Q = \reg_A_14).
Adding SRST signal on $procdff$619 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$425_Y, Q = \reg_B_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$776 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_14, Q = \reg_B_14).
Adding SRST signal on $procdff$620 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$420_Y, Q = \reg_A_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$778 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_15, Q = \reg_A_15).
Adding SRST signal on $procdff$621 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$415_Y, Q = \reg_B_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$780 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_15, Q = \reg_B_15).
Adding SRST signal on $procdff$622 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$410_Y, Q = \reg_A_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$782 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_16, Q = \reg_A_16).
Adding SRST signal on $procdff$623 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$405_Y, Q = \reg_B_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$784 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_16, Q = \reg_B_16).
Adding SRST signal on $procdff$624 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$400_Y, Q = \reg_A_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$786 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_17, Q = \reg_A_17).
Adding SRST signal on $procdff$625 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$395_Y, Q = \reg_B_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$788 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_17, Q = \reg_B_17).
Adding SRST signal on $procdff$626 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$390_Y, Q = \reg_A_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$790 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_18, Q = \reg_A_18).
Adding SRST signal on $procdff$627 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$385_Y, Q = \reg_B_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$792 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_18, Q = \reg_B_18).
Adding SRST signal on $procdff$628 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$380_Y, Q = \reg_A_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$794 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_19, Q = \reg_A_19).
Adding SRST signal on $procdff$629 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$375_Y, Q = \reg_B_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$796 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_19, Q = \reg_B_19).
Adding SRST signal on $procdff$630 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$370_Y, Q = \reg_A_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$798 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_20, Q = \reg_A_20).
Adding SRST signal on $procdff$631 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$365_Y, Q = \reg_B_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$800 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_20, Q = \reg_B_20).
Adding SRST signal on $procdff$632 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$360_Y, Q = \reg_A_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$802 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_21, Q = \reg_A_21).
Adding SRST signal on $procdff$633 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$355_Y, Q = \reg_B_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$804 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_21, Q = \reg_B_21).
Adding SRST signal on $procdff$634 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$350_Y, Q = \reg_A_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$806 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_22, Q = \reg_A_22).
Adding SRST signal on $procdff$635 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$345_Y, Q = \reg_B_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$808 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_22, Q = \reg_B_22).
Adding SRST signal on $procdff$636 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$340_Y, Q = \reg_A_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$810 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_23, Q = \reg_A_23).
Adding SRST signal on $procdff$637 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$335_Y, Q = \reg_B_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$812 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_23, Q = \reg_B_23).
Adding SRST signal on $procdff$638 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$330_Y, Q = \reg_A_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$814 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_24, Q = \reg_A_24).
Adding SRST signal on $procdff$639 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$325_Y, Q = \reg_B_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$816 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_24, Q = \reg_B_24).
Adding SRST signal on $procdff$640 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$320_Y, Q = \reg_A_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$818 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_25, Q = \reg_A_25).
Adding SRST signal on $procdff$641 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$315_Y, Q = \reg_B_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$820 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_25, Q = \reg_B_25).
Adding SRST signal on $procdff$642 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$310_Y, Q = \reg_A_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$822 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_26, Q = \reg_A_26).
Adding SRST signal on $procdff$643 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$305_Y, Q = \reg_B_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$824 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_26, Q = \reg_B_26).
Adding SRST signal on $procdff$644 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$300_Y, Q = \reg_A_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$826 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_27, Q = \reg_A_27).
Adding SRST signal on $procdff$645 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$295_Y, Q = \reg_B_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$828 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_27, Q = \reg_B_27).
Adding SRST signal on $procdff$646 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$290_Y, Q = \reg_A_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$830 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_28, Q = \reg_A_28).
Adding SRST signal on $procdff$647 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$285_Y, Q = \reg_B_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$832 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_28, Q = \reg_B_28).
Adding SRST signal on $procdff$648 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$280_Y, Q = \reg_A_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$834 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_29, Q = \reg_A_29).
Adding SRST signal on $procdff$649 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$275_Y, Q = \reg_B_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$836 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_29, Q = \reg_B_29).
Adding SRST signal on $procdff$650 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$270_Y, Q = \reg_A_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$838 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_30, Q = \reg_A_30).
Adding SRST signal on $procdff$651 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$265_Y, Q = \reg_B_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$840 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_30, Q = \reg_B_30).
Adding SRST signal on $procdff$652 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$260_Y, Q = \reg_A_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$842 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_31, Q = \reg_A_31).
Adding SRST signal on $procdff$653 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$255_Y, Q = \reg_B_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$844 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_31, Q = \reg_B_31).
Adding SRST signal on $procdff$654 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$250_Y, Q = \reg_A_32, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$846 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_32, Q = \reg_A_32).
Adding SRST signal on $procdff$655 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$245_Y, Q = \reg_B_32, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$848 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_32, Q = \reg_B_32).
Adding SRST signal on $procdff$656 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$240_Y, Q = \reg_A_33, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$850 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_33, Q = \reg_A_33).
Adding SRST signal on $procdff$657 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$235_Y, Q = \reg_B_33, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$852 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_33, Q = \reg_B_33).
Adding SRST signal on $procdff$658 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$230_Y, Q = \reg_A_34, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$854 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_34, Q = \reg_A_34).
Adding SRST signal on $procdff$659 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$225_Y, Q = \reg_B_34, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$856 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_34, Q = \reg_B_34).
Adding SRST signal on $procdff$660 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$220_Y, Q = \reg_A_35, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$858 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_35, Q = \reg_A_35).
Adding SRST signal on $procdff$661 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$215_Y, Q = \reg_B_35, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$860 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_35, Q = \reg_B_35).
Adding SRST signal on $procdff$662 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$210_Y, Q = \reg_A_36, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$862 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_36, Q = \reg_A_36).
Adding SRST signal on $procdff$663 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$205_Y, Q = \reg_B_36, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$864 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_36, Q = \reg_B_36).
Adding SRST signal on $procdff$664 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$200_Y, Q = \reg_A_37, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$866 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_37, Q = \reg_A_37).
Adding SRST signal on $procdff$665 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$195_Y, Q = \reg_B_37, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$868 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_37, Q = \reg_B_37).
Adding SRST signal on $procdff$666 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$190_Y, Q = \reg_A_38, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$870 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_38, Q = \reg_A_38).
Adding SRST signal on $procdff$667 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$185_Y, Q = \reg_B_38, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$872 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_38, Q = \reg_B_38).
Adding SRST signal on $procdff$668 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$180_Y, Q = \reg_A_39, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$874 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_39, Q = \reg_A_39).
Adding SRST signal on $procdff$669 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$175_Y, Q = \reg_B_39, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$876 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_39, Q = \reg_B_39).
Adding SRST signal on $procdff$670 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$170_Y, Q = \reg_A_40, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$878 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_40, Q = \reg_A_40).
Adding SRST signal on $procdff$671 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$165_Y, Q = \reg_B_40, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$880 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_40, Q = \reg_B_40).
Adding SRST signal on $procdff$672 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$160_Y, Q = \reg_A_41, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$882 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_41, Q = \reg_A_41).
Adding SRST signal on $procdff$673 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$155_Y, Q = \reg_B_41, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$884 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_41, Q = \reg_B_41).
Adding SRST signal on $procdff$674 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$150_Y, Q = \reg_A_42, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$886 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_42, Q = \reg_A_42).
Adding SRST signal on $procdff$675 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$145_Y, Q = \reg_B_42, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$888 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_42, Q = \reg_B_42).
Adding SRST signal on $procdff$676 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$140_Y, Q = \reg_A_43, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$890 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_43, Q = \reg_A_43).
Adding SRST signal on $procdff$677 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$135_Y, Q = \reg_B_43, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$892 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_43, Q = \reg_B_43).
Adding SRST signal on $procdff$678 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$130_Y, Q = \reg_A_44, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$894 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_44, Q = \reg_A_44).
Adding SRST signal on $procdff$679 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$125_Y, Q = \reg_B_44, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$896 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_44, Q = \reg_B_44).
Adding SRST signal on $procdff$680 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$120_Y, Q = \reg_A_45, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$898 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_45, Q = \reg_A_45).
Adding SRST signal on $procdff$681 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$115_Y, Q = \reg_B_45, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$900 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_45, Q = \reg_B_45).
Adding SRST signal on $procdff$682 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$110_Y, Q = \reg_A_46, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$902 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_46, Q = \reg_A_46).
Adding SRST signal on $procdff$683 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$105_Y, Q = \reg_B_46, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$904 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_46, Q = \reg_B_46).
Adding SRST signal on $procdff$684 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$100_Y, Q = \reg_A_47, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$906 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_47, Q = \reg_A_47).
Adding SRST signal on $procdff$685 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$95_Y, Q = \reg_B_47, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$908 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_47, Q = \reg_B_47).
Adding SRST signal on $procdff$686 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$90_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$910 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_valid, Q = \valid_A_B).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \elementwise_mult_core_18_18_10_48_1..
Removed 224 unused cells and 567 unused wires.
<suppressed ~227 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_mult_core_18_18_10_48_1.
Optimizing module fp_rounding_unit_1_37_10.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_18_10_48_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \elementwise_mult_core_18_18_10_48_1.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_48_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \elementwise_mult_core_18_18_10_48_1..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_mult_core_18_18_10_48_1.
Optimizing module fp_rounding_unit_1_37_10.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                           74
     $sdffe                        149

=== elementwise_mult_core_18_18_10_48_1 ===

   Number of wires:                489
   Number of wire bits:           8841
   Number of public wires:         489
   Number of public wire bits:    8841
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                170
     $and                            1
     $sdffe                       1729

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           37
     $mux                           37
     $sdffe                        104

=== design hierarchy ===

   elementwise_mult_core_18_18_10_48_1      1
     dsp_signed_mult_18x18_unit_18_18_1      0
     fp_rounding_unit_1_37_10        0

   Number of wires:                489
   Number of wire bits:           8841
   Number of public wires:         489
   Number of public wire bits:    8841
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                170
     $and                            1
     $sdffe                       1729

End of script. Logfile hash: 9407df12a4, CPU: user 0.33s system 0.01s, MEM: 23.49 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 2x read_verilog (0 sec), 20% 2x opt_clean (0 sec), ...
