set a(0-790) {NAME asn(acc#8(0))#1 TYPE ASSIGN PAR 0-789 XREFS 76652 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-796 {}}} SUCCS {{258 0 0-796 {}}} CYCLES {}}
set a(0-791) {NAME asn(acc#8(1))#1 TYPE ASSIGN PAR 0-789 XREFS 76653 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-796 {}}} SUCCS {{258 0 0-796 {}}} CYCLES {}}
set a(0-792) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-789 XREFS 76654 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-796 {}}} SUCCS {{258 0 0-796 {}}} CYCLES {}}
set a(0-793) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-789 XREFS 76655 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-796 {}}} SUCCS {{258 0 0-796 {}}} CYCLES {}}
set a(0-794) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-789 XREFS 76656 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-796 {}}} SUCCS {{258 0 0-796 {}}} CYCLES {}}
set a(0-795) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-789 XREFS 76657 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-796 {}}} SUCCS {{259 0 0-796 {}}} CYCLES {}}
set a(0-797) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-796 XREFS 76658 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1112 {}}} CYCLES {}}
set a(0-798) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-796 XREFS 76659 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {} SUCCS {{258 0 0-1093 {}}} CYCLES {}}
set a(0-799) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-796 XREFS 76660 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1117 {}}} CYCLES {}}
set a(0-800) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-796 XREFS 76661 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {} SUCCS {{258 0 0-1066 {}}} CYCLES {}}
set a(0-801) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-796 XREFS 76662 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {} SUCCS {{258 0 0-1041 {}}} CYCLES {}}
set a(0-802) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-796 XREFS 76663 LOC {0 0.9999999250000037 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-1039 {}}} CYCLES {}}
set a(0-803) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-796 XREFS 76664 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {} SUCCS {{258 0 0-1006 {}}} CYCLES {}}
set a(0-804) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-796 XREFS 76665 LOC {0 0.9999999250000037 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-1004 {}}} CYCLES {}}
set a(0-805) {NAME acc:asn(acc#8(1).sva#2) TYPE ASSIGN PAR 0-796 XREFS 76666 LOC {0 0.9999999250000037 2 0.18912839054358047 2 0.18912839054358047 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-971 {}}} CYCLES {}}
set a(0-806) {NAME aif#17:aif#1:asn(land#4.sva#1) TYPE ASSIGN PAR 0-796 XREFS 76667 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-968 {}}} CYCLES {}}
set a(0-807) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-796 XREFS 76668 LOC {0 0.9999999250000037 1 0.8546660572666972 1 0.8546660572666972 2 0.14049809297509536} PREDS {} SUCCS {{258 0 0-961 {}}} CYCLES {}}
set a(0-808) {NAME acc:asn(acc#8(0).sva#2) TYPE ASSIGN PAR 0-796 XREFS 76669 LOC {0 0.9999999250000037 2 0.18912839054358047 2 0.18912839054358047 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-945 {}}} CYCLES {}}
set a(0-809) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-796 XREFS 76670 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-942 {}}} CYCLES {}}
set a(0-810) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-796 XREFS 76671 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{258 0 0-912 {}}} CYCLES {}}
set a(0-811) {NAME asn#191 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76672 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-812 {}}} CYCLES {}}
set a(0-812) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-796 XREFS 76673 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-811 {}}} SUCCS {{259 0 0-813 {}}} CYCLES {}}
set a(0-813) {NAME if:conc#3 TYPE CONCATENATE PAR 0-796 XREFS 76674 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-812 {}}} SUCCS {{258 0 0-824 {}}} CYCLES {}}
set a(0-814) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76675 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-815 {}}} CYCLES {}}
set a(0-815) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-796 XREFS 76676 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-814 {}}} SUCCS {{259 0 0-816 {}}} CYCLES {}}
set a(0-816) {NAME if:conc#4 TYPE CONCATENATE PAR 0-796 XREFS 76677 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-815 {}}} SUCCS {{258 0 0-822 {}}} CYCLES {}}
set a(0-817) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76678 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-818 {}}} CYCLES {}}
set a(0-818) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-796 XREFS 76679 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-817 {}}} SUCCS {{258 0 0-821 {}}} CYCLES {}}
set a(0-819) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76680 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-820 {}}} CYCLES {}}
set a(0-820) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-796 XREFS 76681 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-819 {}}} SUCCS {{259 0 0-821 {}}} CYCLES {}}
set a(0-821) {NAME if:conc#5 TYPE CONCATENATE PAR 0-796 XREFS 76682 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-818 {}} {259 0 0-820 {}}} SUCCS {{259 0 0-822 {}}} CYCLES {}}
set a(0-822) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-796 XREFS 76683 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-816 {}} {259 0 0-821 {}}} SUCCS {{259 0 0-823 {}}} CYCLES {}}
set a(0-823) {NAME if:slc TYPE READSLICE PAR 0-796 XREFS 76684 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-822 {}}} SUCCS {{259 0 0-824 {}}} CYCLES {}}
set a(0-824) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-796 XREFS 76685 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-813 {}} {259 0 0-823 {}}} SUCCS {{258 0 0-839 {}}} CYCLES {}}
set a(0-825) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76686 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-826 {}}} CYCLES {}}
set a(0-826) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-796 XREFS 76687 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-825 {}}} SUCCS {{259 0 0-827 {}}} CYCLES {}}
set a(0-827) {NAME if:not#1 TYPE NOT PAR 0-796 XREFS 76688 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-826 {}}} SUCCS {{259 0 0-828 {}}} CYCLES {}}
set a(0-828) {NAME if:conc#6 TYPE CONCATENATE PAR 0-796 XREFS 76689 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-827 {}}} SUCCS {{259 0 0-829 {}}} CYCLES {}}
set a(0-829) {NAME if:conc TYPE CONCATENATE PAR 0-796 XREFS 76690 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-828 {}}} SUCCS {{258 0 0-837 {}}} CYCLES {}}
set a(0-830) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76691 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-831 {}}} CYCLES {}}
set a(0-831) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-796 XREFS 76692 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-830 {}}} SUCCS {{259 0 0-832 {}}} CYCLES {}}
set a(0-832) {NAME if:not#2 TYPE NOT PAR 0-796 XREFS 76693 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-831 {}}} SUCCS {{259 0 0-833 {}}} CYCLES {}}
set a(0-833) {NAME if:conc#1 TYPE CONCATENATE PAR 0-796 XREFS 76694 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-832 {}}} SUCCS {{258 0 0-836 {}}} CYCLES {}}
set a(0-834) {NAME asn#197 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76695 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-835 {}}} CYCLES {}}
set a(0-835) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-796 XREFS 76696 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-834 {}}} SUCCS {{259 0 0-836 {}}} CYCLES {}}
set a(0-836) {NAME if:conc#7 TYPE CONCATENATE PAR 0-796 XREFS 76697 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-833 {}} {259 0 0-835 {}}} SUCCS {{259 0 0-837 {}}} CYCLES {}}
set a(0-837) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-796 XREFS 76698 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-829 {}} {259 0 0-836 {}}} SUCCS {{259 0 0-838 {}}} CYCLES {}}
set a(0-838) {NAME if:slc#1 TYPE READSLICE PAR 0-796 XREFS 76699 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-837 {}}} SUCCS {{259 0 0-839 {}}} CYCLES {}}
set a(0-839) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME acc#9 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-796 XREFS 76700 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-824 {}} {259 0 0-838 {}}} SUCCS {{259 0 0-840 {}} {258 0 0-844 {}} {258 0 0-845 {}} {258 0 0-849 {}}} CYCLES {}}
set a(0-840) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-796 XREFS 76701 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-839 {}}} SUCCS {{259 0 0-841 {}}} CYCLES {}}
set a(0-841) {NAME if:not#3 TYPE NOT PAR 0-796 XREFS 76702 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-840 {}}} SUCCS {{259 0 0-842 {}}} CYCLES {}}
set a(0-842) {NAME if:conc#2 TYPE CONCATENATE PAR 0-796 XREFS 76703 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-841 {}}} SUCCS {{259 0 0-843 {}}} CYCLES {}}
set a(0-843) {NAME if:conc#9 TYPE CONCATENATE PAR 0-796 XREFS 76704 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-842 {}}} SUCCS {{258 0 0-847 {}}} CYCLES {}}
set a(0-844) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-796 XREFS 76705 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-839 {}}} SUCCS {{258 0 0-846 {}}} CYCLES {}}
set a(0-845) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-796 XREFS 76706 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-839 {}}} SUCCS {{259 0 0-846 {}}} CYCLES {}}
set a(0-846) {NAME if:conc#10 TYPE CONCATENATE PAR 0-796 XREFS 76707 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-844 {}} {259 0 0-845 {}}} SUCCS {{259 0 0-847 {}}} CYCLES {}}
set a(0-847) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-796 XREFS 76708 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-843 {}} {259 0 0-846 {}}} SUCCS {{259 0 0-848 {}}} CYCLES {}}
set a(0-848) {NAME if:slc#2 TYPE READSLICE PAR 0-796 XREFS 76709 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-847 {}}} SUCCS {{258 0 0-851 {}}} CYCLES {}}
set a(0-849) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-796 XREFS 76710 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-839 {}}} SUCCS {{259 0 0-850 {}}} CYCLES {}}
set a(0-850) {NAME if:conc#8 TYPE CONCATENATE PAR 0-796 XREFS 76711 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-849 {}}} SUCCS {{259 0 0-851 {}}} CYCLES {}}
set a(0-851) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-796 XREFS 76712 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-848 {}} {259 0 0-850 {}}} SUCCS {{259 0 0-852 {}} {258 0 0-855 {}}} CYCLES {}}
set a(0-852) {NAME slc(exs.imod) TYPE READSLICE PAR 0-796 XREFS 76713 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-851 {}}} SUCCS {{259 0 0-853 {}}} CYCLES {}}
set a(0-853) {NAME if:not TYPE NOT PAR 0-796 XREFS 76714 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-852 {}}} SUCCS {{259 0 0-854 {}}} CYCLES {}}
set a(0-854) {NAME if:xor TYPE XOR PAR 0-796 XREFS 76715 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-853 {}}} SUCCS {{259 0 0-855 {}}} CYCLES {}}
set a(0-855) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-796 XREFS 76716 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.2366114577562487} PREDS {{258 0 0-851 {}} {259 0 0-854 {}}} SUCCS {{259 0 0-856 {}} {258 0 0-857 {}} {258 0 0-858 {}} {258 0 0-859 {}}} CYCLES {}}
set a(0-856) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-796 XREFS 76717 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{259 0 0-855 {}}} SUCCS {{258 0 0-860 {}}} CYCLES {}}
set a(0-857) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-796 XREFS 76718 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-855 {}}} SUCCS {{258 0 0-860 {}}} CYCLES {}}
set a(0-858) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-796 XREFS 76719 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-855 {}}} SUCCS {{258 0 0-860 {}}} CYCLES {}}
set a(0-859) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-796 XREFS 76720 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-855 {}}} SUCCS {{259 0 0-860 {}}} CYCLES {}}
set a(0-860) {NAME or TYPE OR PAR 0-796 XREFS 76721 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-858 {}} {258 0 0-857 {}} {258 0 0-856 {}} {259 0 0-859 {}}} SUCCS {{258 0 0-862 {}} {258 0 0-865 {}}} CYCLES {}}
set a(0-861) {NAME asn#198 TYPE ASSIGN PAR 0-796 XREFS 76722 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-1122 {}}} SUCCS {{258 0 0-863 {}} {256 0 0-1122 {}}} CYCLES {}}
set a(0-862) {NAME exs TYPE SIGNEXTEND PAR 0-796 XREFS 76723 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-860 {}}} SUCCS {{259 0 0-863 {}}} CYCLES {}}
set a(0-863) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-796 XREFS 76724 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-861 {}} {259 0 0-862 {}}} SUCCS {{258 0 0-944 {}} {258 0 0-945 {}}} CYCLES {}}
set a(0-864) {NAME asn#199 TYPE ASSIGN PAR 0-796 XREFS 76725 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-1123 {}}} SUCCS {{258 0 0-866 {}} {256 0 0-1123 {}}} CYCLES {}}
set a(0-865) {NAME exs#6 TYPE SIGNEXTEND PAR 0-796 XREFS 76726 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-860 {}}} SUCCS {{259 0 0-866 {}}} CYCLES {}}
set a(0-866) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-796 XREFS 76727 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-864 {}} {259 0 0-865 {}}} SUCCS {{258 0 0-970 {}} {258 0 0-971 {}}} CYCLES {}}
set a(0-867) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76728 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-868 {}}} CYCLES {}}
set a(0-868) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-796 XREFS 76729 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-867 {}}} SUCCS {{259 0 0-869 {}}} CYCLES {}}
set a(0-869) {NAME asel TYPE SELECT PAR 0-796 XREFS 76730 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-868 {}}} SUCCS {{146 0 0-870 {}} {146 0 0-871 {}} {146 0 0-872 {}} {146 0 0-873 {}} {146 0 0-874 {}} {146 0 0-875 {}} {146 0 0-876 {}} {146 0 0-877 {}} {146 0 0-878 {}} {146 0 0-879 {}} {146 0 0-880 {}} {146 0 0-881 {}} {146 0 0-882 {}} {146 0 0-883 {}} {146 0 0-884 {}} {146 0 0-885 {}} {146 0 0-886 {}} {146 0 0-887 {}} {146 0 0-888 {}} {146 0 0-889 {}} {146 0 0-890 {}}} CYCLES {}}
set a(0-870) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76731 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}}} SUCCS {{259 0 0-871 {}}} CYCLES {}}
set a(0-871) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-796 XREFS 76732 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}} {259 0 0-870 {}}} SUCCS {{258 0 0-890 {}}} CYCLES {}}
set a(0-872) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76733 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}}} SUCCS {{259 0 0-873 {}}} CYCLES {}}
set a(0-873) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-796 XREFS 76734 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}} {259 0 0-872 {}}} SUCCS {{258 0 0-890 {}}} CYCLES {}}
set a(0-874) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76735 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}}} SUCCS {{259 0 0-875 {}}} CYCLES {}}
set a(0-875) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-796 XREFS 76736 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}} {259 0 0-874 {}}} SUCCS {{258 0 0-890 {}}} CYCLES {}}
set a(0-876) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76737 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}}} SUCCS {{259 0 0-877 {}}} CYCLES {}}
set a(0-877) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-796 XREFS 76738 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}} {259 0 0-876 {}}} SUCCS {{258 0 0-890 {}}} CYCLES {}}
set a(0-878) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76739 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}}} SUCCS {{259 0 0-879 {}}} CYCLES {}}
set a(0-879) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-796 XREFS 76740 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}} {259 0 0-878 {}}} SUCCS {{258 0 0-890 {}}} CYCLES {}}
set a(0-880) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76741 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}}} SUCCS {{259 0 0-881 {}}} CYCLES {}}
set a(0-881) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-796 XREFS 76742 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}} {259 0 0-880 {}}} SUCCS {{258 0 0-890 {}}} CYCLES {}}
set a(0-882) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76743 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}}} SUCCS {{259 0 0-883 {}}} CYCLES {}}
set a(0-883) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-796 XREFS 76744 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}} {259 0 0-882 {}}} SUCCS {{258 0 0-890 {}}} CYCLES {}}
set a(0-884) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76745 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}}} SUCCS {{259 0 0-885 {}}} CYCLES {}}
set a(0-885) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-796 XREFS 76746 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}} {259 0 0-884 {}}} SUCCS {{258 0 0-890 {}}} CYCLES {}}
set a(0-886) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76747 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}}} SUCCS {{259 0 0-887 {}}} CYCLES {}}
set a(0-887) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-796 XREFS 76748 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}} {259 0 0-886 {}}} SUCCS {{258 0 0-890 {}}} CYCLES {}}
set a(0-888) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76749 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}}} SUCCS {{259 0 0-889 {}}} CYCLES {}}
set a(0-889) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-796 XREFS 76750 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}} {259 0 0-888 {}}} SUCCS {{259 0 0-890 {}}} CYCLES {}}
set a(0-890) {NAME aif:nor TYPE NOR PAR 0-796 XREFS 76751 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-869 {}} {258 0 0-887 {}} {258 0 0-885 {}} {258 0 0-883 {}} {258 0 0-881 {}} {258 0 0-879 {}} {258 0 0-877 {}} {258 0 0-875 {}} {258 0 0-873 {}} {258 0 0-871 {}} {259 0 0-889 {}}} SUCCS {{258 0 0-912 {}}} CYCLES {}}
set a(0-891) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76752 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-892 {}}} CYCLES {}}
set a(0-892) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-796 XREFS 76753 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-891 {}}} SUCCS {{258 0 0-911 {}}} CYCLES {}}
set a(0-893) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76754 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-894 {}}} CYCLES {}}
set a(0-894) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-796 XREFS 76755 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-893 {}}} SUCCS {{258 0 0-911 {}}} CYCLES {}}
set a(0-895) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76756 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-896 {}}} CYCLES {}}
set a(0-896) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-796 XREFS 76757 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-895 {}}} SUCCS {{258 0 0-911 {}}} CYCLES {}}
set a(0-897) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76758 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-898 {}}} CYCLES {}}
set a(0-898) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-796 XREFS 76759 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-897 {}}} SUCCS {{258 0 0-911 {}}} CYCLES {}}
set a(0-899) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76760 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-900 {}}} CYCLES {}}
set a(0-900) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-796 XREFS 76761 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-899 {}}} SUCCS {{258 0 0-911 {}}} CYCLES {}}
set a(0-901) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76762 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-902 {}}} CYCLES {}}
set a(0-902) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-796 XREFS 76763 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-901 {}}} SUCCS {{258 0 0-911 {}}} CYCLES {}}
set a(0-903) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76764 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-904 {}}} CYCLES {}}
set a(0-904) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-796 XREFS 76765 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-903 {}}} SUCCS {{258 0 0-911 {}}} CYCLES {}}
set a(0-905) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76766 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-906 {}}} CYCLES {}}
set a(0-906) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-796 XREFS 76767 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-905 {}}} SUCCS {{258 0 0-911 {}}} CYCLES {}}
set a(0-907) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76768 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-908 {}}} CYCLES {}}
set a(0-908) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-796 XREFS 76769 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-907 {}}} SUCCS {{258 0 0-911 {}}} CYCLES {}}
set a(0-909) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76770 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-910 {}}} CYCLES {}}
set a(0-910) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-796 XREFS 76771 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-909 {}}} SUCCS {{259 0 0-911 {}}} CYCLES {}}
set a(0-911) {NAME if#1:nor TYPE NOR PAR 0-796 XREFS 76772 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-908 {}} {258 0 0-906 {}} {258 0 0-904 {}} {258 0 0-902 {}} {258 0 0-900 {}} {258 0 0-898 {}} {258 0 0-896 {}} {258 0 0-894 {}} {258 0 0-892 {}} {259 0 0-910 {}}} SUCCS {{259 0 0-912 {}}} CYCLES {}}
set a(0-912) {NAME if#1:and TYPE AND PAR 0-796 XREFS 76773 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-890 {}} {258 0 0-810 {}} {259 0 0-911 {}}} SUCCS {{258 0 0-914 {}} {258 0 0-918 {}} {258 0 0-922 {}} {258 0 0-926 {}}} CYCLES {}}
set a(0-913) {NAME asn#200 TYPE ASSIGN PAR 0-796 XREFS 76774 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1124 {}}} SUCCS {{258 0 0-916 {}} {256 0 0-1124 {}}} CYCLES {}}
set a(0-914) {NAME not#22 TYPE NOT PAR 0-796 XREFS 76775 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-912 {}}} SUCCS {{259 0 0-915 {}}} CYCLES {}}
set a(0-915) {NAME exs#7 TYPE SIGNEXTEND PAR 0-796 XREFS 76776 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-914 {}}} SUCCS {{259 0 0-916 {}}} CYCLES {}}
set a(0-916) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-796 XREFS 76777 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-913 {}} {259 0 0-915 {}}} SUCCS {{258 0 0-987 {}} {258 0 0-988 {}} {258 0 0-989 {}} {258 0 0-990 {}} {258 0 0-991 {}} {258 0 0-992 {}} {258 0 0-993 {}} {258 0 0-994 {}} {258 0 0-995 {}} {258 0 0-996 {}} {258 0 0-1004 {}}} CYCLES {}}
set a(0-917) {NAME asn#201 TYPE ASSIGN PAR 0-796 XREFS 76778 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1125 {}}} SUCCS {{258 0 0-920 {}} {256 0 0-1125 {}}} CYCLES {}}
set a(0-918) {NAME not#23 TYPE NOT PAR 0-796 XREFS 76779 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-912 {}}} SUCCS {{259 0 0-919 {}}} CYCLES {}}
set a(0-919) {NAME exs#8 TYPE SIGNEXTEND PAR 0-796 XREFS 76780 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-918 {}}} SUCCS {{259 0 0-920 {}}} CYCLES {}}
set a(0-920) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-796 XREFS 76781 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-917 {}} {259 0 0-919 {}}} SUCCS {{258 0 0-977 {}} {258 0 0-978 {}} {258 0 0-979 {}} {258 0 0-980 {}} {258 0 0-981 {}} {258 0 0-982 {}} {258 0 0-983 {}} {258 0 0-984 {}} {258 0 0-985 {}} {258 0 0-986 {}} {258 0 0-1006 {}}} CYCLES {}}
set a(0-921) {NAME asn#202 TYPE ASSIGN PAR 0-796 XREFS 76782 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1126 {}}} SUCCS {{258 0 0-924 {}} {256 0 0-1126 {}}} CYCLES {}}
set a(0-922) {NAME not#24 TYPE NOT PAR 0-796 XREFS 76783 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-912 {}}} SUCCS {{259 0 0-923 {}}} CYCLES {}}
set a(0-923) {NAME exs#9 TYPE SIGNEXTEND PAR 0-796 XREFS 76784 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-922 {}}} SUCCS {{259 0 0-924 {}}} CYCLES {}}
set a(0-924) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-796 XREFS 76785 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-921 {}} {259 0 0-923 {}}} SUCCS {{258 0 0-1022 {}} {258 0 0-1023 {}} {258 0 0-1024 {}} {258 0 0-1025 {}} {258 0 0-1026 {}} {258 0 0-1027 {}} {258 0 0-1028 {}} {258 0 0-1029 {}} {258 0 0-1030 {}} {258 0 0-1031 {}} {258 0 0-1039 {}}} CYCLES {}}
set a(0-925) {NAME asn#203 TYPE ASSIGN PAR 0-796 XREFS 76786 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1127 {}}} SUCCS {{258 0 0-928 {}} {256 0 0-1127 {}}} CYCLES {}}
set a(0-926) {NAME not TYPE NOT PAR 0-796 XREFS 76787 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-912 {}}} SUCCS {{259 0 0-927 {}}} CYCLES {}}
set a(0-927) {NAME exs#10 TYPE SIGNEXTEND PAR 0-796 XREFS 76788 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-926 {}}} SUCCS {{259 0 0-928 {}}} CYCLES {}}
set a(0-928) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-796 XREFS 76789 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-925 {}} {259 0 0-927 {}}} SUCCS {{258 0 0-1012 {}} {258 0 0-1013 {}} {258 0 0-1014 {}} {258 0 0-1015 {}} {258 0 0-1016 {}} {258 0 0-1017 {}} {258 0 0-1018 {}} {258 0 0-1019 {}} {258 0 0-1020 {}} {258 0 0-1021 {}} {258 0 0-1041 {}}} CYCLES {}}
set a(0-929) {NAME asn#204 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76790 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.7950479602476019} PREDS {} SUCCS {{259 0 0-930 {}}} CYCLES {}}
set a(0-930) {NAME slc(vin)#3 TYPE READSLICE PAR 0-796 XREFS 76791 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.7950479602476019} PREDS {{259 0 0-929 {}}} SUCCS {{259 0 0-931 {}}} CYCLES {}}
set a(0-931) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,0,7) AREA_SCORE 8.27 QUANTITY 1 NAME if#2:acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-796 XREFS 76792 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.7684492487470844 1 0.9999998121695561} PREDS {{259 0 0-930 {}}} SUCCS {{259 0 0-932 {}}} CYCLES {}}
set a(0-932) {NAME slc TYPE READSLICE PAR 0-796 XREFS 76793 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{259 0 0-931 {}}} SUCCS {{259 0 0-933 {}} {258 0 0-941 {}}} CYCLES {}}
set a(0-933) {NAME asel#3 TYPE SELECT PAR 0-796 XREFS 76794 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{259 0 0-932 {}}} SUCCS {{146 0 0-934 {}} {146 0 0-935 {}} {146 0 0-936 {}} {146 0 0-937 {}} {146 0 0-938 {}} {146 0 0-939 {}} {146 0 0-940 {}}} CYCLES {}}
set a(0-934) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76795 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-933 {}}} SUCCS {{259 0 0-935 {}}} CYCLES {}}
set a(0-935) {NAME slc(vin)#4 TYPE READSLICE PAR 0-796 XREFS 76796 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-933 {}} {259 0 0-934 {}}} SUCCS {{259 0 0-936 {}}} CYCLES {}}
set a(0-936) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-796 XREFS 76797 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-933 {}} {259 0 0-935 {}}} SUCCS {{259 0 0-937 {}}} CYCLES {}}
set a(0-937) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-796 XREFS 76798 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-933 {}} {259 0 0-936 {}}} SUCCS {{259 0 0-938 {}}} CYCLES {}}
set a(0-938) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#3:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-796 XREFS 76799 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.9999997955950702 2 0.2858318313034684} PREDS {{146 0 0-933 {}} {259 0 0-937 {}}} SUCCS {{259 0 0-939 {}}} CYCLES {}}
set a(0-939) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-796 XREFS 76800 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-933 {}} {259 0 0-938 {}}} SUCCS {{259 0 0-940 {}}} CYCLES {}}
set a(0-940) {NAME if#2:not#1 TYPE NOT PAR 0-796 XREFS 76801 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-933 {}} {259 0 0-939 {}}} SUCCS {{258 0 0-942 {}}} CYCLES {}}
set a(0-941) {NAME if#2:not TYPE NOT PAR 0-796 XREFS 76802 LOC {1 0.20495196475240177 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-932 {}}} SUCCS {{259 0 0-942 {}}} CYCLES {}}
set a(0-942) {NAME if#2:and TYPE AND PAR 0-796 XREFS 76803 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-940 {}} {258 0 0-809 {}} {259 0 0-941 {}}} SUCCS {{259 0 0-943 {}} {258 0 0-945 {}}} CYCLES {}}
set a(0-943) {NAME asel#7 TYPE SELECT PAR 0-796 XREFS 76804 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-942 {}}} SUCCS {{146 0 0-944 {}}} CYCLES {}}
set a(0-944) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#2:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-796 XREFS 76805 LOC {2 0.0 2 0.027898498605075067 2 0.027898498605075067 2 0.1891282101304111 2 0.44706167223373805} PREDS {{146 0 0-943 {}} {258 0 0-863 {}}} SUCCS {{259 0 0-945 {}}} CYCLES {}}
set a(0-945) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#2:mux#1 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-796 XREFS 76806 LOC {2 0.16122989193850543 2 0.18912839054358047 2 0.18912839054358047 2 0.2583100745844963 2 0.5162435366878232} PREDS {{258 0 0-942 {}} {258 0 0-863 {}} {258 0 0-808 {}} {259 0 0-944 {}}} SUCCS {{258 0 0-972 {}} {258 0 0-1122 {}}} CYCLES {}}
set a(0-946) {NAME asn#206 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76807 LOC {1 0.0 1 0.3915649304217535 1 0.3915649304217535 1 0.53689879815506} PREDS {} SUCCS {{259 0 0-947 {}}} CYCLES {}}
set a(0-947) {NAME slc(vin) TYPE READSLICE PAR 0-796 XREFS 76808 LOC {1 0.0 1 0.3915649304217535 1 0.3915649304217535 1 0.53689879815506} PREDS {{259 0 0-946 {}}} SUCCS {{259 0 0-948 {}}} CYCLES {}}
set a(0-948) {NAME aif#11:not#1 TYPE NOT PAR 0-796 XREFS 76809 LOC {1 0.0 1 0.3915649304217535 1 0.3915649304217535 1 0.53689879815506} PREDS {{259 0 0-947 {}}} SUCCS {{259 0 0-949 {}}} CYCLES {}}
set a(0-949) {NAME aif#11:conc TYPE CONCATENATE PAR 0-796 XREFS 76810 LOC {1 0.0 1 0.3915649304217535 1 0.3915649304217535 1 0.53689879815506} PREDS {{259 0 0-948 {}}} SUCCS {{259 0 0-950 {}}} CYCLES {}}
set a(0-950) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#11:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-796 XREFS 76811 LOC {1 0.0 1 0.3915649304217535 1 0.3915649304217535 1 0.6231153644392917 1 0.7684492321725983} PREDS {{259 0 0-949 {}}} SUCCS {{259 0 0-951 {}}} CYCLES {}}
set a(0-951) {NAME aif#11:slc TYPE READSLICE PAR 0-796 XREFS 76812 LOC {1 0.23155056342247185 1 0.6231154938442254 1 0.6231154938442254 1 0.768449361577532} PREDS {{259 0 0-950 {}}} SUCCS {{259 0 0-952 {}} {258 0 0-960 {}}} CYCLES {}}
set a(0-952) {NAME asel#13 TYPE SELECT PAR 0-796 XREFS 76813 LOC {1 0.23155056342247185 1 0.6231154938442254 1 0.6231154938442254 1 0.768449361577532} PREDS {{259 0 0-951 {}}} SUCCS {{146 0 0-953 {}} {146 0 0-954 {}} {146 0 0-955 {}} {146 0 0-956 {}} {146 0 0-957 {}} {146 0 0-958 {}} {146 0 0-959 {}}} CYCLES {}}
set a(0-953) {NAME asn#207 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76814 LOC {1 0.23155056342247185 1 0.6231154938442254 1 0.6231154938442254 1 0.768449361577532} PREDS {{146 0 0-952 {}}} SUCCS {{259 0 0-954 {}}} CYCLES {}}
set a(0-954) {NAME slc(vin)#1 TYPE READSLICE PAR 0-796 XREFS 76815 LOC {1 0.23155056342247185 1 0.6231154938442254 1 0.6231154938442254 1 0.768449361577532} PREDS {{146 0 0-952 {}} {259 0 0-953 {}}} SUCCS {{259 0 0-955 {}}} CYCLES {}}
set a(0-955) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-796 XREFS 76816 LOC {1 0.23155056342247185 1 0.6231154938442254 1 0.6231154938442254 1 0.768449361577532} PREDS {{146 0 0-952 {}} {259 0 0-954 {}}} SUCCS {{259 0 0-956 {}}} CYCLES {}}
set a(0-956) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-796 XREFS 76817 LOC {1 0.23155056342247185 1 0.6231154938442254 1 0.6231154938442254 1 0.768449361577532} PREDS {{146 0 0-952 {}} {259 0 0-955 {}}} SUCCS {{259 0 0-957 {}}} CYCLES {}}
set a(0-957) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#13:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-796 XREFS 76818 LOC {1 0.23155056342247185 1 0.6231154938442254 1 0.6231154938442254 1 0.8546659278617637 1 0.9999997955950702} PREDS {{146 0 0-952 {}} {259 0 0-956 {}}} SUCCS {{259 0 0-958 {}}} CYCLES {}}
set a(0-958) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-796 XREFS 76819 LOC {1 0.4631011268449437 1 0.8546660572666972 1 0.8546660572666972 2 0.14049809297509536} PREDS {{146 0 0-952 {}} {259 0 0-957 {}}} SUCCS {{259 0 0-959 {}}} CYCLES {}}
set a(0-959) {NAME if#3:not#1 TYPE NOT PAR 0-796 XREFS 76820 LOC {1 0.4631011268449437 1 0.8546660572666972 1 0.8546660572666972 2 0.14049809297509536} PREDS {{146 0 0-952 {}} {259 0 0-958 {}}} SUCCS {{258 0 0-961 {}}} CYCLES {}}
set a(0-960) {NAME if#3:not TYPE NOT PAR 0-796 XREFS 76821 LOC {1 0.23155056342247185 1 0.8546660572666972 1 0.8546660572666972 2 0.14049809297509536} PREDS {{258 0 0-951 {}}} SUCCS {{259 0 0-961 {}}} CYCLES {}}
set a(0-961) {NAME if#3:and TYPE AND PAR 0-796 XREFS 76822 LOC {1 0.4631011268449437 1 0.8546660572666972 1 0.8546660572666972 2 0.14049809297509536} PREDS {{258 0 0-959 {}} {258 0 0-807 {}} {259 0 0-960 {}}} SUCCS {{259 0 0-962 {}} {258 0 0-968 {}}} CYCLES {}}
set a(0-962) {NAME asel#17 TYPE SELECT PAR 0-796 XREFS 76823 LOC {1 0.4631011268449437 1 0.8546660572666972 1 0.8546660572666972 2 0.14049809297509536} PREDS {{259 0 0-961 {}}} SUCCS {{146 0 0-963 {}} {146 0 0-964 {}} {146 0 0-965 {}} {146 0 0-966 {}} {146 0 0-967 {}}} CYCLES {}}
set a(0-963) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76824 LOC {1 0.4631011268449437 1 0.8546660572666972 1 0.8546660572666972 2 0.14049809297509536} PREDS {{146 0 0-962 {}}} SUCCS {{259 0 0-964 {}}} CYCLES {}}
set a(0-964) {NAME slc(vin)#2 TYPE READSLICE PAR 0-796 XREFS 76825 LOC {1 0.4631011268449437 1 0.8546660572666972 1 0.8546660572666972 2 0.14049809297509536} PREDS {{146 0 0-962 {}} {259 0 0-963 {}}} SUCCS {{259 0 0-965 {}}} CYCLES {}}
set a(0-965) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME if#3:acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-796 XREFS 76826 LOC {1 0.4631011268449437 1 0.8546660572666972 1 0.8546660572666972 1 0.9999998034908181 2 0.28583183919921623} PREDS {{146 0 0-962 {}} {259 0 0-964 {}}} SUCCS {{259 0 0-966 {}}} CYCLES {}}
set a(0-966) {NAME aif#17:slc TYPE READSLICE PAR 0-796 XREFS 76827 LOC {1 0.6084349945782503 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-962 {}} {259 0 0-965 {}}} SUCCS {{259 0 0-967 {}}} CYCLES {}}
set a(0-967) {NAME if#3:not#2 TYPE NOT PAR 0-796 XREFS 76828 LOC {1 0.6084349945782503 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-962 {}} {259 0 0-966 {}}} SUCCS {{259 0 0-968 {}}} CYCLES {}}
set a(0-968) {NAME if#3:and#1 TYPE AND PAR 0-796 XREFS 76829 LOC {1 0.6084349945782503 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-961 {}} {258 0 0-806 {}} {259 0 0-967 {}}} SUCCS {{259 0 0-969 {}} {258 0 0-971 {}}} CYCLES {}}
set a(0-969) {NAME sel#3 TYPE SELECT PAR 0-796 XREFS 76830 LOC {1 0.6084349945782503 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-968 {}}} SUCCS {{146 0 0-970 {}}} CYCLES {}}
set a(0-970) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-796 XREFS 76831 LOC {2 0.0 2 0.027898498605075067 2 0.027898498605075067 2 0.1891282101304111 2 0.44706167223373805} PREDS {{146 0 0-969 {}} {258 0 0-866 {}}} SUCCS {{259 0 0-971 {}}} CYCLES {}}
set a(0-971) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-796 XREFS 76832 LOC {2 0.16122989193850543 2 0.18912839054358047 2 0.18912839054358047 2 0.2583100745844963 2 0.5162435366878232} PREDS {{258 0 0-968 {}} {258 0 0-866 {}} {258 0 0-805 {}} {259 0 0-970 {}}} SUCCS {{258 0 0-1007 {}} {258 0 0-1123 {}}} CYCLES {}}
set a(0-972) {NAME not#2 TYPE NOT PAR 0-796 XREFS 76833 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-973 {}}} CYCLES {}}
set a(0-973) {NAME conc TYPE CONCATENATE PAR 0-796 XREFS 76834 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{259 0 0-972 {}}} SUCCS {{259 0 0-974 {}}} CYCLES {}}
set a(0-974) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-796 XREFS 76835 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.40364393330861154 2 0.6615773954119385} PREDS {{259 0 0-973 {}}} SUCCS {{259 0 0-975 {}}} CYCLES {}}
set a(0-975) {NAME slc#2 TYPE READSLICE PAR 0-796 XREFS 76836 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-974 {}}} SUCCS {{259 0 0-976 {}} {258 0 0-1003 {}} {258 0 0-1005 {}}} CYCLES {}}
set a(0-976) {NAME sel#4 TYPE SELECT PAR 0-796 XREFS 76837 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-975 {}}} SUCCS {{146 0 0-977 {}} {146 0 0-978 {}} {146 0 0-979 {}} {146 0 0-980 {}} {146 0 0-981 {}} {146 0 0-982 {}} {146 0 0-983 {}} {146 0 0-984 {}} {146 0 0-985 {}} {146 0 0-986 {}} {146 0 0-987 {}} {146 0 0-988 {}} {146 0 0-989 {}} {146 0 0-990 {}} {146 0 0-991 {}} {146 0 0-992 {}} {146 0 0-993 {}} {146 0 0-994 {}} {146 0 0-995 {}} {146 0 0-996 {}} {130 0 0-997 {}} {130 0 0-998 {}}} CYCLES {}}
set a(0-977) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-796 XREFS 76838 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-920 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-978) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-796 XREFS 76839 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-920 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-979) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-796 XREFS 76840 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-920 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-980) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-796 XREFS 76841 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-920 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-981) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-796 XREFS 76842 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-920 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-982) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-796 XREFS 76843 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-920 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-983) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-796 XREFS 76844 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-920 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-984) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-796 XREFS 76845 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-920 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-985) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-796 XREFS 76846 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-920 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-986) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-796 XREFS 76847 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-920 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-987) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-796 XREFS 76848 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-916 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-988) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-796 XREFS 76849 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-916 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-989) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-796 XREFS 76850 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-916 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-990) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-796 XREFS 76851 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-916 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-991) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-796 XREFS 76852 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-916 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-992) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-796 XREFS 76853 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-916 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-993) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-796 XREFS 76854 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-916 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-994) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-796 XREFS 76855 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-916 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-995) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-796 XREFS 76856 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-916 {}}} SUCCS {{258 0 0-997 {}}} CYCLES {}}
set a(0-996) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-796 XREFS 76857 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-976 {}} {258 0 0-916 {}}} SUCCS {{259 0 0-997 {}}} CYCLES {}}
set a(0-997) {NAME if#4:if:nor TYPE NOR PAR 0-796 XREFS 76858 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-976 {}} {258 0 0-995 {}} {258 0 0-994 {}} {258 0 0-993 {}} {258 0 0-992 {}} {258 0 0-991 {}} {258 0 0-990 {}} {258 0 0-989 {}} {258 0 0-988 {}} {258 0 0-987 {}} {258 0 0-986 {}} {258 0 0-985 {}} {258 0 0-984 {}} {258 0 0-983 {}} {258 0 0-982 {}} {258 0 0-981 {}} {258 0 0-980 {}} {258 0 0-979 {}} {258 0 0-978 {}} {258 0 0-977 {}} {259 0 0-996 {}}} SUCCS {{259 0 0-998 {}} {258 0 0-1003 {}} {258 0 0-1005 {}}} CYCLES {}}
set a(0-998) {NAME if#4:sel TYPE SELECT PAR 0-796 XREFS 76859 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-976 {}} {259 0 0-997 {}}} SUCCS {{146 0 0-999 {}} {146 0 0-1000 {}} {146 0 0-1001 {}} {146 0 0-1002 {}}} CYCLES {}}
set a(0-999) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76860 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-998 {}}} SUCCS {{259 0 0-1000 {}}} CYCLES {}}
set a(0-1000) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-796 XREFS 76861 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-998 {}} {259 0 0-999 {}}} SUCCS {{258 0 0-1004 {}}} CYCLES {}}
set a(0-1001) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76862 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-998 {}}} SUCCS {{259 0 0-1002 {}}} CYCLES {}}
set a(0-1002) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-796 XREFS 76863 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-998 {}} {259 0 0-1001 {}}} SUCCS {{258 0 0-1006 {}}} CYCLES {}}
set a(0-1003) {NAME and#6 TYPE AND PAR 0-796 XREFS 76864 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{258 0 0-975 {}} {258 0 0-997 {}}} SUCCS {{259 0 0-1004 {}}} CYCLES {}}
set a(0-1004) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-796 XREFS 76865 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.47282573885871304 2 0.7307592009620401} PREDS {{258 0 0-916 {}} {258 0 0-1000 {}} {258 0 0-804 {}} {259 0 0-1003 {}}} SUCCS {{258 0 0-1045 {}} {258 0 0-1124 {}}} CYCLES {}}
set a(0-1005) {NAME and#7 TYPE AND PAR 0-796 XREFS 76866 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.40364405481779725} PREDS {{258 0 0-975 {}} {258 0 0-997 {}}} SUCCS {{259 0 0-1006 {}}} CYCLES {}}
set a(0-1006) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-796 XREFS 76867 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.47282573885871304} PREDS {{258 0 0-920 {}} {258 0 0-1002 {}} {258 0 0-803 {}} {259 0 0-1005 {}}} SUCCS {{258 0 0-1071 {}} {258 0 0-1125 {}}} CYCLES {}}
set a(0-1007) {NAME not#3 TYPE NOT PAR 0-796 XREFS 76868 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{258 0 0-971 {}}} SUCCS {{259 0 0-1008 {}}} CYCLES {}}
set a(0-1008) {NAME conc#1 TYPE CONCATENATE PAR 0-796 XREFS 76869 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{259 0 0-1007 {}}} SUCCS {{259 0 0-1009 {}}} CYCLES {}}
set a(0-1009) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-796 XREFS 76870 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.40364393330861154 2 0.6615773954119385} PREDS {{259 0 0-1008 {}}} SUCCS {{259 0 0-1010 {}}} CYCLES {}}
set a(0-1010) {NAME slc#3 TYPE READSLICE PAR 0-796 XREFS 76871 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-1009 {}}} SUCCS {{259 0 0-1011 {}} {258 0 0-1038 {}} {258 0 0-1040 {}}} CYCLES {}}
set a(0-1011) {NAME sel#6 TYPE SELECT PAR 0-796 XREFS 76872 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-1010 {}}} SUCCS {{146 0 0-1012 {}} {146 0 0-1013 {}} {146 0 0-1014 {}} {146 0 0-1015 {}} {146 0 0-1016 {}} {146 0 0-1017 {}} {146 0 0-1018 {}} {146 0 0-1019 {}} {146 0 0-1020 {}} {146 0 0-1021 {}} {146 0 0-1022 {}} {146 0 0-1023 {}} {146 0 0-1024 {}} {146 0 0-1025 {}} {146 0 0-1026 {}} {146 0 0-1027 {}} {146 0 0-1028 {}} {146 0 0-1029 {}} {146 0 0-1030 {}} {146 0 0-1031 {}} {130 0 0-1032 {}} {130 0 0-1033 {}}} CYCLES {}}
set a(0-1012) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-796 XREFS 76873 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-928 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1013) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-796 XREFS 76874 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-928 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1014) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-796 XREFS 76875 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-928 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1015) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-796 XREFS 76876 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-928 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1016) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-796 XREFS 76877 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-928 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1017) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-796 XREFS 76878 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-928 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1018) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-796 XREFS 76879 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-928 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1019) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-796 XREFS 76880 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-928 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1020) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-796 XREFS 76881 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-928 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1021) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-796 XREFS 76882 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-928 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1022) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-796 XREFS 76883 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-924 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1023) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-796 XREFS 76884 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-924 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1024) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-796 XREFS 76885 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-924 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1025) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-796 XREFS 76886 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-924 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1026) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-796 XREFS 76887 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-924 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1027) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-796 XREFS 76888 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-924 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1028) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-796 XREFS 76889 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-924 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1029) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-796 XREFS 76890 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-924 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1030) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-796 XREFS 76891 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-924 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1031) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-796 XREFS 76892 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1011 {}} {258 0 0-924 {}}} SUCCS {{259 0 0-1032 {}}} CYCLES {}}
set a(0-1032) {NAME if#6:if:nor TYPE NOR PAR 0-796 XREFS 76893 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-1011 {}} {258 0 0-1030 {}} {258 0 0-1029 {}} {258 0 0-1028 {}} {258 0 0-1027 {}} {258 0 0-1026 {}} {258 0 0-1025 {}} {258 0 0-1024 {}} {258 0 0-1023 {}} {258 0 0-1022 {}} {258 0 0-1021 {}} {258 0 0-1020 {}} {258 0 0-1019 {}} {258 0 0-1018 {}} {258 0 0-1017 {}} {258 0 0-1016 {}} {258 0 0-1015 {}} {258 0 0-1014 {}} {258 0 0-1013 {}} {258 0 0-1012 {}} {259 0 0-1031 {}}} SUCCS {{259 0 0-1033 {}} {258 0 0-1038 {}} {258 0 0-1040 {}}} CYCLES {}}
set a(0-1033) {NAME if#6:sel TYPE SELECT PAR 0-796 XREFS 76894 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-1011 {}} {259 0 0-1032 {}}} SUCCS {{146 0 0-1034 {}} {146 0 0-1035 {}} {146 0 0-1036 {}} {146 0 0-1037 {}}} CYCLES {}}
set a(0-1034) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76895 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1033 {}}} SUCCS {{259 0 0-1035 {}}} CYCLES {}}
set a(0-1035) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-796 XREFS 76896 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1033 {}} {259 0 0-1034 {}}} SUCCS {{258 0 0-1039 {}}} CYCLES {}}
set a(0-1036) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76897 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-1033 {}}} SUCCS {{259 0 0-1037 {}}} CYCLES {}}
set a(0-1037) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-796 XREFS 76898 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-1033 {}} {259 0 0-1036 {}}} SUCCS {{258 0 0-1041 {}}} CYCLES {}}
set a(0-1038) {NAME and#8 TYPE AND PAR 0-796 XREFS 76899 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{258 0 0-1010 {}} {258 0 0-1032 {}}} SUCCS {{259 0 0-1039 {}}} CYCLES {}}
set a(0-1039) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-796 XREFS 76900 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.47282573885871304 2 0.7307592009620401} PREDS {{258 0 0-924 {}} {258 0 0-1035 {}} {258 0 0-802 {}} {259 0 0-1038 {}}} SUCCS {{258 0 0-1052 {}} {258 0 0-1126 {}}} CYCLES {}}
set a(0-1040) {NAME and#9 TYPE AND PAR 0-796 XREFS 76901 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.40364405481779725} PREDS {{258 0 0-1010 {}} {258 0 0-1032 {}}} SUCCS {{259 0 0-1041 {}}} CYCLES {}}
set a(0-1041) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-796 XREFS 76902 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.47282573885871304} PREDS {{258 0 0-928 {}} {258 0 0-1037 {}} {258 0 0-801 {}} {259 0 0-1040 {}}} SUCCS {{258 0 0-1098 {}} {258 0 0-1127 {}}} CYCLES {}}
set a(0-1042) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76903 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-1043 {}}} CYCLES {}}
set a(0-1043) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-796 XREFS 76904 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-1042 {}}} SUCCS {{259 0 0-1044 {}}} CYCLES {}}
set a(0-1044) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-796 XREFS 76905 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-1043 {}}} SUCCS {{258 0 0-1047 {}}} CYCLES {}}
set a(0-1045) {NAME deltax_square_red:not TYPE NOT PAR 0-796 XREFS 76906 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{258 0 0-1004 {}}} SUCCS {{259 0 0-1046 {}}} CYCLES {}}
set a(0-1046) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-796 XREFS 76907 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-1045 {}}} SUCCS {{259 0 0-1047 {}}} CYCLES {}}
set a(0-1047) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-796 XREFS 76908 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.742066332834389 2 0.999999794937716} PREDS {{258 0 0-1044 {}} {259 0 0-1046 {}}} SUCCS {{259 0 0-1048 {}}} CYCLES {}}
set a(0-1048) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-796 XREFS 76909 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-1047 {}}} SUCCS {{258 0 0-1056 {}} {258 0 0-1058 {}} {258 0 0-1064 {}}} CYCLES {}}
set a(0-1049) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76910 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-1050 {}}} CYCLES {}}
set a(0-1050) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-796 XREFS 76911 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-1049 {}}} SUCCS {{259 0 0-1051 {}}} CYCLES {}}
set a(0-1051) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-796 XREFS 76912 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-1050 {}}} SUCCS {{258 0 0-1054 {}}} CYCLES {}}
set a(0-1052) {NAME deltax_square_blue:not TYPE NOT PAR 0-796 XREFS 76913 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{258 0 0-1039 {}}} SUCCS {{259 0 0-1053 {}}} CYCLES {}}
set a(0-1053) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-796 XREFS 76914 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-1052 {}}} SUCCS {{259 0 0-1054 {}}} CYCLES {}}
set a(0-1054) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-796 XREFS 76915 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.742066332834389 2 0.999999794937716} PREDS {{258 0 0-1051 {}} {259 0 0-1053 {}}} SUCCS {{259 0 0-1055 {}}} CYCLES {}}
set a(0-1055) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-796 XREFS 76916 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-1054 {}}} SUCCS {{258 0 0-1083 {}} {258 0 0-1085 {}} {258 0 0-1091 {}}} CYCLES {}}
set a(0-1056) {NAME slc#8 TYPE READSLICE PAR 0-796 XREFS 76917 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{258 0 0-1048 {}}} SUCCS {{259 0 0-1057 {}}} CYCLES {}}
set a(0-1057) {NAME asel#39 TYPE SELECT PAR 0-796 XREFS 76918 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-1056 {}}} SUCCS {{146 0 0-1058 {}} {146 0 0-1059 {}} {146 0 0-1060 {}} {146 0 0-1061 {}} {146 0 0-1062 {}} {146 0 0-1063 {}}} CYCLES {}}
set a(0-1058) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-796 XREFS 76919 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-1057 {}} {258 0 0-1048 {}}} SUCCS {{259 0 0-1059 {}}} CYCLES {}}
set a(0-1059) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-796 XREFS 76920 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-1057 {}} {259 0 0-1058 {}}} SUCCS {{259 0 0-1060 {}}} CYCLES {}}
set a(0-1060) {NAME if#12:conc TYPE CONCATENATE PAR 0-796 XREFS 76921 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-1057 {}} {259 0 0-1059 {}}} SUCCS {{259 0 0-1061 {}}} CYCLES {}}
set a(0-1061) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#39:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-796 XREFS 76922 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 2 0.9999997853612504 3 0.47282571171995413} PREDS {{146 0 0-1057 {}} {259 0 0-1060 {}}} SUCCS {{259 0 0-1062 {}}} CYCLES {}}
set a(0-1062) {NAME aif#39:slc TYPE READSLICE PAR 0-796 XREFS 76923 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-1057 {}} {259 0 0-1061 {}}} SUCCS {{259 0 0-1063 {}}} CYCLES {}}
set a(0-1063) {NAME if#12:not TYPE NOT PAR 0-796 XREFS 76924 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-1057 {}} {259 0 0-1062 {}}} SUCCS {{258 0 0-1066 {}}} CYCLES {}}
set a(0-1064) {NAME slc#6 TYPE READSLICE PAR 0-796 XREFS 76925 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.47282585135870747} PREDS {{258 0 0-1048 {}}} SUCCS {{259 0 0-1065 {}}} CYCLES {}}
set a(0-1065) {NAME if#12:not#2 TYPE NOT PAR 0-796 XREFS 76926 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-1064 {}}} SUCCS {{259 0 0-1066 {}}} CYCLES {}}
set a(0-1066) {NAME if#12:and TYPE AND PAR 0-796 XREFS 76927 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{258 0 0-1063 {}} {258 0 0-800 {}} {259 0 0-1065 {}}} SUCCS {{259 0 0-1067 {}} {258 0 0-1117 {}}} CYCLES {}}
set a(0-1067) {NAME asel#41 TYPE SELECT PAR 0-796 XREFS 76928 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-1066 {}}} SUCCS {{146 0 0-1068 {}} {146 0 0-1069 {}} {146 0 0-1070 {}} {146 0 0-1071 {}} {146 0 0-1072 {}} {146 0 0-1073 {}} {130 0 0-1074 {}} {146 0 0-1075 {}} {130 0 0-1076 {}}} CYCLES {}}
set a(0-1068) {NAME asn#215 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76929 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1067 {}}} SUCCS {{259 0 0-1069 {}}} CYCLES {}}
set a(0-1069) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-796 XREFS 76930 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1067 {}} {259 0 0-1068 {}}} SUCCS {{259 0 0-1070 {}}} CYCLES {}}
set a(0-1070) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-796 XREFS 76931 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1067 {}} {259 0 0-1069 {}}} SUCCS {{258 0 0-1073 {}}} CYCLES {}}
set a(0-1071) {NAME deltay_square_red:not TYPE NOT PAR 0-796 XREFS 76932 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1067 {}} {258 0 0-1006 {}}} SUCCS {{259 0 0-1072 {}}} CYCLES {}}
set a(0-1072) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-796 XREFS 76933 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1067 {}} {259 0 0-1071 {}}} SUCCS {{259 0 0-1073 {}}} CYCLES {}}
set a(0-1073) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-796 XREFS 76934 LOC {3 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.742066332834389} PREDS {{146 0 0-1067 {}} {258 0 0-1070 {}} {259 0 0-1072 {}}} SUCCS {{259 0 0-1074 {}}} CYCLES {}}
set a(0-1074) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-796 XREFS 76935 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-1067 {}} {259 0 0-1073 {}}} SUCCS {{259 0 0-1075 {}} {258 0 0-1077 {}} {258 0 0-1114 {}}} CYCLES {}}
set a(0-1075) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-796 XREFS 76936 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1067 {}} {259 0 0-1074 {}}} SUCCS {{259 0 0-1076 {}}} CYCLES {}}
set a(0-1076) {NAME aif#41:asel TYPE SELECT PAR 0-796 XREFS 76937 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-1067 {}} {259 0 0-1075 {}}} SUCCS {{146 0 0-1077 {}} {146 0 0-1078 {}} {146 0 0-1079 {}} {146 0 0-1080 {}} {146 0 0-1081 {}} {146 0 0-1082 {}}} CYCLES {}}
set a(0-1077) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-796 XREFS 76938 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1076 {}} {258 0 0-1074 {}}} SUCCS {{259 0 0-1078 {}}} CYCLES {}}
set a(0-1078) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-796 XREFS 76939 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1076 {}} {259 0 0-1077 {}}} SUCCS {{259 0 0-1079 {}}} CYCLES {}}
set a(0-1079) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-796 XREFS 76940 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1076 {}} {259 0 0-1078 {}}} SUCCS {{259 0 0-1080 {}}} CYCLES {}}
set a(0-1080) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#41:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-796 XREFS 76941 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 3 0.9999997853612504} PREDS {{146 0 0-1076 {}} {259 0 0-1079 {}}} SUCCS {{259 0 0-1081 {}}} CYCLES {}}
set a(0-1081) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-796 XREFS 76942 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1076 {}} {259 0 0-1080 {}}} SUCCS {{259 0 0-1082 {}}} CYCLES {}}
set a(0-1082) {NAME if#12:not#1 TYPE NOT PAR 0-796 XREFS 76943 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1076 {}} {259 0 0-1081 {}}} SUCCS {{258 0 0-1117 {}}} CYCLES {}}
set a(0-1083) {NAME slc#9 TYPE READSLICE PAR 0-796 XREFS 76944 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{258 0 0-1055 {}}} SUCCS {{259 0 0-1084 {}}} CYCLES {}}
set a(0-1084) {NAME asel#45 TYPE SELECT PAR 0-796 XREFS 76945 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-1083 {}}} SUCCS {{146 0 0-1085 {}} {146 0 0-1086 {}} {146 0 0-1087 {}} {146 0 0-1088 {}} {146 0 0-1089 {}} {146 0 0-1090 {}}} CYCLES {}}
set a(0-1085) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-796 XREFS 76946 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-1084 {}} {258 0 0-1055 {}}} SUCCS {{259 0 0-1086 {}}} CYCLES {}}
set a(0-1086) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-796 XREFS 76947 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-1084 {}} {259 0 0-1085 {}}} SUCCS {{259 0 0-1087 {}}} CYCLES {}}
set a(0-1087) {NAME if#13:conc TYPE CONCATENATE PAR 0-796 XREFS 76948 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-1084 {}} {259 0 0-1086 {}}} SUCCS {{259 0 0-1088 {}}} CYCLES {}}
set a(0-1088) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#45:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-796 XREFS 76949 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 2 0.9999997853612504 3 0.47282571171995413} PREDS {{146 0 0-1084 {}} {259 0 0-1087 {}}} SUCCS {{259 0 0-1089 {}}} CYCLES {}}
set a(0-1089) {NAME aif#45:slc TYPE READSLICE PAR 0-796 XREFS 76950 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-1084 {}} {259 0 0-1088 {}}} SUCCS {{259 0 0-1090 {}}} CYCLES {}}
set a(0-1090) {NAME if#13:not TYPE NOT PAR 0-796 XREFS 76951 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-1084 {}} {259 0 0-1089 {}}} SUCCS {{258 0 0-1093 {}}} CYCLES {}}
set a(0-1091) {NAME slc#7 TYPE READSLICE PAR 0-796 XREFS 76952 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.47282585135870747} PREDS {{258 0 0-1055 {}}} SUCCS {{259 0 0-1092 {}}} CYCLES {}}
set a(0-1092) {NAME if#13:not#2 TYPE NOT PAR 0-796 XREFS 76953 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-1091 {}}} SUCCS {{259 0 0-1093 {}}} CYCLES {}}
set a(0-1093) {NAME if#13:and TYPE AND PAR 0-796 XREFS 76954 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{258 0 0-1090 {}} {258 0 0-798 {}} {259 0 0-1092 {}}} SUCCS {{259 0 0-1094 {}} {258 0 0-1112 {}}} CYCLES {}}
set a(0-1094) {NAME asel#47 TYPE SELECT PAR 0-796 XREFS 76955 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-1093 {}}} SUCCS {{146 0 0-1095 {}} {146 0 0-1096 {}} {146 0 0-1097 {}} {146 0 0-1098 {}} {146 0 0-1099 {}} {146 0 0-1100 {}} {130 0 0-1101 {}} {146 0 0-1102 {}} {130 0 0-1103 {}}} CYCLES {}}
set a(0-1095) {NAME asn#216 TYPE {I/O_READ SIGNAL} PAR 0-796 XREFS 76956 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1094 {}}} SUCCS {{259 0 0-1096 {}}} CYCLES {}}
set a(0-1096) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-796 XREFS 76957 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1094 {}} {259 0 0-1095 {}}} SUCCS {{259 0 0-1097 {}}} CYCLES {}}
set a(0-1097) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-796 XREFS 76958 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1094 {}} {259 0 0-1096 {}}} SUCCS {{258 0 0-1100 {}}} CYCLES {}}
set a(0-1098) {NAME deltay_square_blue:not TYPE NOT PAR 0-796 XREFS 76959 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1094 {}} {258 0 0-1041 {}}} SUCCS {{259 0 0-1099 {}}} CYCLES {}}
set a(0-1099) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-796 XREFS 76960 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1094 {}} {259 0 0-1098 {}}} SUCCS {{259 0 0-1100 {}}} CYCLES {}}
set a(0-1100) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-796 XREFS 76961 LOC {3 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.742066332834389} PREDS {{146 0 0-1094 {}} {258 0 0-1097 {}} {259 0 0-1099 {}}} SUCCS {{259 0 0-1101 {}}} CYCLES {}}
set a(0-1101) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-796 XREFS 76962 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-1094 {}} {259 0 0-1100 {}}} SUCCS {{259 0 0-1102 {}} {258 0 0-1104 {}} {258 0 0-1110 {}}} CYCLES {}}
set a(0-1102) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-796 XREFS 76963 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1094 {}} {259 0 0-1101 {}}} SUCCS {{259 0 0-1103 {}}} CYCLES {}}
set a(0-1103) {NAME aif#47:asel TYPE SELECT PAR 0-796 XREFS 76964 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-1094 {}} {259 0 0-1102 {}}} SUCCS {{146 0 0-1104 {}} {146 0 0-1105 {}} {146 0 0-1106 {}} {146 0 0-1107 {}} {146 0 0-1108 {}} {146 0 0-1109 {}}} CYCLES {}}
set a(0-1104) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-796 XREFS 76965 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1103 {}} {258 0 0-1101 {}}} SUCCS {{259 0 0-1105 {}}} CYCLES {}}
set a(0-1105) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-796 XREFS 76966 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1103 {}} {259 0 0-1104 {}}} SUCCS {{259 0 0-1106 {}}} CYCLES {}}
set a(0-1106) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-796 XREFS 76967 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1103 {}} {259 0 0-1105 {}}} SUCCS {{259 0 0-1107 {}}} CYCLES {}}
set a(0-1107) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#47:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-796 XREFS 76968 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 3 0.9999997853612504} PREDS {{146 0 0-1103 {}} {259 0 0-1106 {}}} SUCCS {{259 0 0-1108 {}}} CYCLES {}}
set a(0-1108) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-796 XREFS 76969 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1103 {}} {259 0 0-1107 {}}} SUCCS {{259 0 0-1109 {}}} CYCLES {}}
set a(0-1109) {NAME if#13:not#1 TYPE NOT PAR 0-796 XREFS 76970 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1103 {}} {259 0 0-1108 {}}} SUCCS {{258 0 0-1112 {}}} CYCLES {}}
set a(0-1110) {NAME aif#47:slc TYPE READSLICE PAR 0-796 XREFS 76971 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999999250000037} PREDS {{258 0 0-1101 {}}} SUCCS {{259 0 0-1111 {}}} CYCLES {}}
set a(0-1111) {NAME if#13:not#3 TYPE NOT PAR 0-796 XREFS 76972 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1110 {}}} SUCCS {{259 0 0-1112 {}}} CYCLES {}}
set a(0-1112) {NAME if#13:and#2 TYPE AND PAR 0-796 XREFS 76973 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1093 {}} {258 0 0-1109 {}} {258 0 0-797 {}} {259 0 0-1111 {}}} SUCCS {{258 0 0-1116 {}} {258 0 0-1119 {}}} CYCLES {}}
set a(0-1113) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-796 XREFS 76974 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-1113 {}} {80 0 0-1121 {}}} SUCCS {{260 0 0-1113 {}} {80 0 0-1121 {}}} CYCLES {}}
set a(0-1114) {NAME aif#41:slc TYPE READSLICE PAR 0-796 XREFS 76975 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999999250000037} PREDS {{258 0 0-1074 {}}} SUCCS {{259 0 0-1115 {}}} CYCLES {}}
set a(0-1115) {NAME if#12:not#3 TYPE NOT PAR 0-796 XREFS 76976 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1114 {}}} SUCCS {{258 0 0-1117 {}}} CYCLES {}}
set a(0-1116) {NAME not#17 TYPE NOT PAR 0-796 XREFS 76977 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1112 {}}} SUCCS {{259 0 0-1117 {}}} CYCLES {}}
set a(0-1117) {NAME and#10 TYPE AND PAR 0-796 XREFS 76978 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1066 {}} {258 0 0-1115 {}} {258 0 0-1082 {}} {258 0 0-799 {}} {259 0 0-1116 {}}} SUCCS {{259 0 0-1118 {}}} CYCLES {}}
set a(0-1118) {NAME exs#4 TYPE SIGNEXTEND PAR 0-796 XREFS 76979 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1117 {}}} SUCCS {{258 0 0-1120 {}}} CYCLES {}}
set a(0-1119) {NAME exs#2 TYPE SIGNEXTEND PAR 0-796 XREFS 76980 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1112 {}}} SUCCS {{259 0 0-1120 {}}} CYCLES {}}
set a(0-1120) {NAME conc#18 TYPE CONCATENATE PAR 0-796 XREFS 76981 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1118 {}} {259 0 0-1119 {}}} SUCCS {{259 0 0-1121 {}}} CYCLES {}}
set a(0-1121) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-796 XREFS 76982 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-1121 {}} {80 0 0-1113 {}} {259 0 0-1120 {}}} SUCCS {{80 0 0-1113 {}} {260 0 0-1121 {}}} CYCLES {}}
set a(0-1122) {NAME vin:asn(acc#8(0).sva) TYPE ASSIGN PAR 0-796 XREFS 76983 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 3 0.2366116381694181} PREDS {{260 0 0-1122 {}} {256 0 0-861 {}} {258 0 0-945 {}}} SUCCS {{262 0 0-861 {}} {260 0 0-1122 {}}} CYCLES {}}
set a(0-1123) {NAME vin:asn(acc#8(1).sva) TYPE ASSIGN PAR 0-796 XREFS 76984 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 3 0.2366116381694181} PREDS {{260 0 0-1123 {}} {256 0 0-864 {}} {258 0 0-971 {}}} SUCCS {{262 0 0-864 {}} {260 0 0-1123 {}}} CYCLES {}}
set a(0-1124) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-796 XREFS 76985 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 3 0.6123571943821403} PREDS {{260 0 0-1124 {}} {256 0 0-913 {}} {258 0 0-1004 {}}} SUCCS {{262 0 0-913 {}} {260 0 0-1124 {}}} CYCLES {}}
set a(0-1125) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-796 XREFS 76986 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-1125 {}} {256 0 0-917 {}} {258 0 0-1006 {}}} SUCCS {{262 0 0-917 {}} {260 0 0-1125 {}}} CYCLES {}}
set a(0-1126) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-796 XREFS 76987 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 3 0.6123571943821403} PREDS {{260 0 0-1126 {}} {256 0 0-921 {}} {258 0 0-1039 {}}} SUCCS {{262 0 0-921 {}} {260 0 0-1126 {}}} CYCLES {}}
set a(0-1127) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-796 XREFS 76988 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-1127 {}} {256 0 0-925 {}} {258 0 0-1041 {}}} SUCCS {{262 0 0-925 {}} {260 0 0-1127 {}}} CYCLES {}}
set a(0-796) {CHI {0-797 0-798 0-799 0-800 0-801 0-802 0-803 0-804 0-805 0-806 0-807 0-808 0-809 0-810 0-811 0-812 0-813 0-814 0-815 0-816 0-817 0-818 0-819 0-820 0-821 0-822 0-823 0-824 0-825 0-826 0-827 0-828 0-829 0-830 0-831 0-832 0-833 0-834 0-835 0-836 0-837 0-838 0-839 0-840 0-841 0-842 0-843 0-844 0-845 0-846 0-847 0-848 0-849 0-850 0-851 0-852 0-853 0-854 0-855 0-856 0-857 0-858 0-859 0-860 0-861 0-862 0-863 0-864 0-865 0-866 0-867 0-868 0-869 0-870 0-871 0-872 0-873 0-874 0-875 0-876 0-877 0-878 0-879 0-880 0-881 0-882 0-883 0-884 0-885 0-886 0-887 0-888 0-889 0-890 0-891 0-892 0-893 0-894 0-895 0-896 0-897 0-898 0-899 0-900 0-901 0-902 0-903 0-904 0-905 0-906 0-907 0-908 0-909 0-910 0-911 0-912 0-913 0-914 0-915 0-916 0-917 0-918 0-919 0-920 0-921 0-922 0-923 0-924 0-925 0-926 0-927 0-928 0-929 0-930 0-931 0-932 0-933 0-934 0-935 0-936 0-937 0-938 0-939 0-940 0-941 0-942 0-943 0-944 0-945 0-946 0-947 0-948 0-949 0-950 0-951 0-952 0-953 0-954 0-955 0-956 0-957 0-958 0-959 0-960 0-961 0-962 0-963 0-964 0-965 0-966 0-967 0-968 0-969 0-970 0-971 0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984 0-985 0-986 0-987 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-1003 0-1004 0-1005 0-1006 0-1007 0-1008 0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 4.0 CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4 NAME main TYPE LOOP DELAY {33.33 ns} PAR 0-789 XREFS 76989 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-796 {}} {258 0 0-794 {}} {258 0 0-793 {}} {258 0 0-792 {}} {258 0 0-791 {}} {258 0 0-790 {}} {259 0 0-795 {}}} SUCCS {{772 0 0-790 {}} {772 0 0-791 {}} {772 0 0-792 {}} {772 0 0-793 {}} {772 0 0-794 {}} {772 0 0-795 {}} {774 0 0-796 {}}} CYCLES {}}
set a(0-789) {CHI {0-790 0-791 0-792 0-793 0-794 0-795 0-796} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 4 TOTAL_CYCLES 4 NAME core:rlp TYPE LOOP DELAY {33.33 ns} PAR {} XREFS 76990 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-789-TOTALCYCLES) {4}
set a(0-789-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-822 0-851} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-824 0-839 0-847 0-965 0-974 0-1009} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-837 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-855 0-944 0-970} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-863 0-866} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-916 0-920 0-924 0-928} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,0,7) 0-931 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) {0-938 0-950 0-957} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-945 0-971} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-1004 0-1006 0-1039 0-1041} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-1047 0-1054 0-1073 0-1100} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,7,1,11) {0-1061 0-1080 0-1088 0-1107} mgc_ioport.mgc_out_stdreg(4,8) 0-1113 mgc_ioport.mgc_out_stdreg(2,30) 0-1121}
set a(0-789-PROC_NAME) {core}
set a(0-789-HIER_NAME) {/markers/core}
set a(TOP) {0-789}

