Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 30 09:47:14 2023
| Host         : LAPTOP-KI2VB3H7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file atelier4_wrapper_control_sets_placed.rpt
| Design       : atelier4_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   776 |
|    Minimum number of control sets                        |   776 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2528 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   776 |
| >= 0 to < 4        |   196 |
| >= 4 to < 6        |    87 |
| >= 6 to < 8        |    39 |
| >= 8 to < 10       |    89 |
| >= 10 to < 12      |    33 |
| >= 12 to < 14      |    40 |
| >= 14 to < 16      |    20 |
| >= 16              |   272 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2093 |          574 |
| No           | No                    | Yes                    |             292 |           97 |
| No           | Yes                   | No                     |            1279 |          506 |
| Yes          | No                    | No                     |            5475 |         1342 |
| Yes          | No                    | Yes                    |              56 |           18 |
| Yes          | Yes                   | No                     |            4437 |         1103 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                               Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                          |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                          |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                          |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                                                                        |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                       |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/icmp_ln659_reg_16070                                                                                                                                                                                 |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                           |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                         |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/bPassThruVcr_c_U/U_bd_0837_hsc_0_fifo_w1_d7_S_ram/shiftReg_ce                                                                                                                                                                 |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                         |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                            | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                        | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[4]_0                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                        | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                    |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                                                                        |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/bPassThruHcr2_c_U/U_bd_0837_hsc_0_fifo_w1_d6_S_ram/shiftReg_ce                                                                                                                                                                |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_int_0                                                                                                                                                                 |                1 |              2 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/p_6_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                     |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/p_6_in                                                                                                                                                                                                |                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                           |                1 |              2 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                           |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                   |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                 |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                     |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                     |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                 | atelier4_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                     |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                     |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                     |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                   |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                     |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                |                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                            |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                              |                1 |              3 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                  |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                               |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/rst_axis/U0/EXT_LPF/lpf_int                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                           | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                           |                3 |              4 |         1.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/mapComp_U/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom_U/E[0]                                                                                                                                 |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/bPassThruHcr2_c_U/mOutPtr[3]_i_1_n_4                                                                                                                                                                                          | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                          | atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                          |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/start_for_v_vcresampler_core_U0_U/E[0]                                                                                                                                                                                        | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                |                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                   | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/E[0]                                                                                                                                                                                                    | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                              |                3 |              4 |         1.33 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                              |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_0                                |                1 |              4 |         4.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                            | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                       |                1 |              4 |         4.00 |
|  atelier4_i/pixelDataToVideoStre_0/U0/next_state |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                  |                1 |              4 |         4.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                        | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |         4.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                    |                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                        | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |         4.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                           | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                        |                2 |              4 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                            | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |         4.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                        | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                     | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                    | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                2 |              4 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                     | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                         | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                         |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                     | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                    | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                     | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                             | atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              4 |         1.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                      | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter/areset_r_reg[0]                                                                   |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              4 |         1.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                  |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                      | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter/areset_r_reg[0]                                                                   |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                |                2 |              4 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                   |                2 |              4 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                        |                1 |              4 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                          | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                1 |              5 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/p_8_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                3 |              5 |         1.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                      | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                     |                1 |              5 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0                                                                                                                                                                    |                1 |              5 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/internal_empty_n_reg[0]                                                                                                                                                                               | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                              | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              5 |         5.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                            |                                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/stream_in_U/mOutPtr[4]_i_1_n_4                                                                                                                                                                                                | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/ap_CS_fsm_reg[4]                                                               | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                         | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                     |                1 |              5 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                            | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                       |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/SrcYUV_U/mOutPtr[4]_i_1_n_3                                                                                                                                                                                                   | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                    |                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                1 |              5 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/internal_empty_n_reg[0]                                                                                                                                                                              | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                      | atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                          | atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                1 |              5 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/internal_empty_n_reg[0]                                                                                                                                                                                 | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                      | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                  |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/internal_empty_n_reg[0]                                                                                                                                                                                 | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                              | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                               | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/E[0]                                                                                                                                                                                                 | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/E[0]                                                                                                                                                                                                    | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              5 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                           | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                     |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                       |                                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift                                                     |                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                          | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                        | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                  |                1 |              6 |         6.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                       | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                 |                2 |              6 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | atelier4_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                    | atelier4_i/smartconnect_1/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                        |                1 |              6 |         6.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                               | atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                     |                1 |              6 |         6.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                 |                2 |              6 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/rst_axis/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | atelier4_i/v_proc_ss_0/U0/rst_axis/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                 | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                     |                1 |              6 |         6.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                          | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[5]_i_1_n_0                                                                                                                                     | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                2 |              6 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                         | atelier4_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              6 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                                   |                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                               | atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                     |                1 |              6 |         6.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                | atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                      |                1 |              6 |         6.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                   | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                  |                1 |              6 |         6.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                       | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                 |                1 |              6 |         6.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                         |                2 |              6 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                   | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                  |                1 |              6 |         6.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                    | atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                        |                1 |              6 |         6.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                | atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                      |                1 |              6 |         6.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                         | atelier4_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                1 |              6 |         6.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              7 |         1.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              7 |         2.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_5_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/cmp81_i_reg_2095_reg[0]                                                                                                  | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                5 |              7 |         1.40 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              7 |         2.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/i_reg_4240                                                                                                                                                                                           | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/i_reg_424                                                                                                                                                                       |                2 |              7 |         3.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                              |                3 |              7 |         2.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |         1.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/i_reg_5220                                                                                                                                                                                           | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/i_reg_522                                                                                                                                                                       |                2 |              7 |         3.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/indvar_flatten_reg_4130                                                                                                                                                                              |                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/indvar_flatten_reg_5110                                                                                                                                                                              |                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |         1.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              7 |         2.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              7 |         3.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/p_8_in                                                                                                                                                                                                |                                                                                                                                                                                                                                             |                5 |              7 |         1.40 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                    | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                               |                2 |              7 |         3.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/shiftReg_ce                                                                                                                                                                |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/shiftReg_ce                                                                                                                                                              |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_ColorMode[7]_i_1_n_3                                                                                                                                                                                         | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/Q[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/p_30_in                                                                                                                    | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3                                                                                                                     |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ColorMode[7]_i_1_n_4                                                                                                                                                                                         | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/WEA[0]                                                                                                                     |                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ColorModeOut[7]_i_1_n_4                                                                                                                                                                                      | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_1_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U/E[0]                                                                                                                       |                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                            | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                         | atelier4_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/bPassThruHcr1_channel_U/U_bd_0837_hsc_0_fifo_w1_d2_S_ram/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/E[0]                                                                                                                       |                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/filt_res1_fu_84                                                                                                                                                                                         |                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/mpix_cb_val_V_0_0_fu_84                                                                                                                                                                               |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                               | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/mpix_cr_val_V_0_0_fu_88                                                                                                                                                                               |                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                               | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/sts_tready_reg_0[0]                                                                                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                            |                2 |              8 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                | atelier4_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                               |                2 |              8 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                | atelier4_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                               |                2 |              8 |         4.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                         |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                     | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                         |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                    | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                        |                2 |              8 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                               | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                           |                2 |              8 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                               | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                           |                1 |              8 |         8.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                    | atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              8 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                            | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                               | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                           |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                           |                1 |              8 |         8.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                               | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                         | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                           |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                         | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                           |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                                          | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                           |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                         | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                           |                2 |              8 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                           | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                            | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                           | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                           | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                           | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                            | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                           | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                           | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                           | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                         | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                           | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                            | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                           | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                     | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                     | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                      | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                               | atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt                                                                                                                                                                                                          | atelier4_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/p_1_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                         |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/ret_fu_1361                                                                                                                                                                                             |                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/p_7_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/Q[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/sts_tready_reg_1[0]                                                                                                                                                                   | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                            |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | atelier4_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              8 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              9 |         2.25 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                      |                3 |              9 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                      | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              9 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                           |                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                                                                                                      | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                 |                3 |              9 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/add_ln1346_1_reg_574[8]_i_1_n_4                                                                                                                                                                         |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                              | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                4 |              9 |         2.25 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |         4.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |         4.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ArrayLoc_0_reg_16160                                                                                                                                                                                 |                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                           |                2 |              9 |         4.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              9 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              9 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_reg_ap_uint_9_s_fu_759/ap_ce_reg                                                                                                                                                                 |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              9 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                   |                3 |              9 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/add_ln1346_1_reg_9610                                                                                                                                                                                   |                                                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                              | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              9 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state9                                                                                                                                                                                   | atelier4_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/i_1_reg_202                                                                                                                                                                   |                2 |             10 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                3 |             10 |         3.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_CS_fsm_state5                                                                                                                                                                                     |                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/Q[1]                                                                                                                                                                                               |                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                               |                4 |             10 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/Q[1]                                                                                                                                                                                               |                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             10 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_state20                                                                                                                                                                                    | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/y_reg_446                                                                                                                                                                       |                2 |             10 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                           |                4 |             10 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                 | atelier4_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |             10 |         3.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/Q[1]                                                                                                                                                                                                 |                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state10                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/i_reg_226                                                                                                                                                                     |                2 |             10 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state7                                                                                                                                                                                   | atelier4_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/i_reg_169                                                                                                                                                                     |                4 |             10 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/m_axis_video_TREADY_0[0]                                                                                                                                   |                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/shiftReg_ce                                                                                                                                                             |                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                       | atelier4_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_NS_fsm117_out                                                                                                                      |                2 |             11 |         5.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[4]_2[0]                                                                                                                                      | atelier4_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/SR[0]                                                                                                                                 |                3 |             11 |         3.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                        |                2 |             11 |         5.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                          |                2 |             11 |         5.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/p_10_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/x_reg_6100                                                                                                                                                                                           | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/x_reg_610                                                                                                                                                                       |                2 |             11 |         5.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[4]_0[0]                                                                                                                                      | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/p_0_in7_in                                                                                                                                                                    |                3 |             11 |         3.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_enable_reg_pp1_iter0_reg_0[0]                                                                                                                           | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm115_out                                                                                                                                                              |                3 |             11 |         3.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/ap_CS_fsm_state8                                                                                                                                                                                        | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/y_reg_297                                                                                                                                                                          |                4 |             11 |         2.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_addr_reg_5520                                                                                                                                                                         |                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/x_2_reg_3080                                                                                                                                                                                            | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/x_2_reg_308                                                                                                                                                                        |                2 |             11 |         5.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/x_reg_4570                                                                                                                                                                                           | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/x_reg_457                                                                                                                                                                       |                3 |             11 |         3.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_addr_reg_21610                                                                                                                                                                       |                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state9                                                                                                                                                                                   | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state3                                                                                                                                                              |                4 |             11 |         2.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/Q[1]                                                                                                                                                                                                    |                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                          | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                4 |             12 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                         | atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/pixelDataToVideoStre_0/U0/lineCnt[11]_i_1_n_0                                                                                                                                                                                                         | atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0                                                                                                                                                                    |                4 |             12 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/pixelDataToVideoStre_0/U0/columnCnt[11]_i_1_n_0                                                                                                                                                                                                       | atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0                                                                                                                                                                    |                6 |             12 |         2.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                       | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                3 |             12 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                        | atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                                   | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                5 |             12 |         2.40 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                                 | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |             12 |         4.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                |                                                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                |                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                          | atelier4_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |             12 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                  |                4 |             12 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                  |                4 |             12 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                              | atelier4_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                          | atelier4_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count060_out                                                                                                                                                                                              | atelier4_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                     |                3 |             12 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                      | atelier4_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                     |                3 |             12 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             12 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/ap_block_pp1_stage0_subdone                                                    | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/indvar_flatten_reg_5110                                                                                                                                                                              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/indvar_flatten_reg_511                                                                                                                                                          |                4 |             12 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |             12 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/indvar_flatten_reg_4130                                                                                                                                                                              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/indvar_flatten_reg_413                                                                                                                                                          |                5 |             12 |         2.40 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                   |                5 |             12 |         2.40 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                             |                8 |             12 |         1.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                         | atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/aw_hs                                                                                                                                                                                                            |                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                             |                6 |             13 |         2.17 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                5 |             13 |         2.60 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |             13 |         4.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                 |                3 |             13 |         4.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                     | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                4 |             13 |         3.25 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/ap_CS_fsm_reg[4]                                                                                             |                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt                                                                                                                                                                                                         | atelier4_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                         |                4 |             13 |         3.25 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/p_13_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                               |                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                3 |             13 |         4.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                              | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                        |                                                                                                                                                                                                                                             |                5 |             13 |         2.60 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                   |                5 |             14 |         2.80 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/GEN_FREE_RUN_MODE.frame_sync_out_reg_0[0]                                                                                         | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg_0[0]                                                                                                                                                    |                5 |             14 |         2.80 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                        | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                 |                5 |             14 |         2.80 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/E[0]                                                                                                                              | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2[0]                                                                                                                                                            |                6 |             14 |         2.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             14 |         3.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                    | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                 |                6 |             14 |         2.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |         2.80 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/x_1_reg_201[14]_i_2_n_4                                                                                                                                                                                 | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/x_1_reg_201                                                                                                                                                                        |                4 |             15 |         3.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/Q[1]                                                                                                                                                                                                    |                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/x_reg_1780                                                                                                                                                                                            | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/x_reg_178                                                                                                                                                                        |                4 |             15 |         3.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/ap_CS_fsm_state7                                                                                                                                                                                      | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/y_reg_167                                                                                                                                                                        |                4 |             15 |         3.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/x_reg_5380                                                                                                                                                                                              |                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/Q[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/aw_hs                                                                                                                                                                                                            |                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/ap_CS_fsm_state7                                                                                                                                                                                        | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/y_reg_187                                                                                                                                                                          |                4 |             15 |         3.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/x_reg_1980                                                                                                                                                                                              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/x_reg_198                                                                                                                                                                          |                4 |             15 |         3.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/Q[1]                                                                                                                                                                                                    |                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/ap_CS_fsm_state7                                                                                                                                                                                        | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_reg_190                                                                                                                                                                          |                2 |             15 |         7.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_ColorMode_c16_U/U_bd_0837_vsc_0_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/ColorMode_c17_U/U_bd_0837_hsc_0_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                                                  |                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in                                                                                                                       |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/select_ln1561_reg_8190                                                                                                                                                                                  |                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1_n_4                                                                                                                                                                                          | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_ColorMode_c_U/U_bd_0837_vsc_0_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                                              |                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in                                                                                                                       |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in                                                                                                                       |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                7 |             16 |         2.29 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/ColorMode_c1_U/U_bd_0837_hsc_0_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                                                   |                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_1_n_4                                                                                                                                                                                         | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/select_ln1414_1_reg_8090                                                                                                                                                                              |                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                3 |             16 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/pixbuf_cb_val_V_3_0_0_fu_124                                                                                                                                                                          |                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                      | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in                                                                                                                       |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                3 |             16 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_Width[15]_i_1_n_3                                                                                                                                                                                            | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in                                                                                                                       |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in                                                                                                                       |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_HeightIn[15]_i_1_n_3                                                                                                                                                                                         | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_HeightOut[15]_i_1_n_3                                                                                                                                                                                        | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_load_reg_9210                                                                                                                                                                         |                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                3 |             16 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_Height[15]_i_1_n_4                                                                                                                                                                                           | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/ColorMode_c_U/U_bd_0837_hsc_0_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                                                    |                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                      | atelier4_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/ap_CS_fsm_state1                                                                                                                                                                                      |                                                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ReadEn_reg_4690                                                                                                                                                                                      | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ReadEn_reg_469                                                                                                                                                                  |                5 |             17 |         3.40 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/xReadPos_2_reg_491                                                                                                                                                                                   |                                                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                                   |                                                                                                                                                                                                                                             |                6 |             18 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/Q[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/d_read_reg_22_reg[8]_i_3_n_4                                                                                                                                                                                                  |                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/Q[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                 |                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                 |                                                                                                                                                                                                                                             |                6 |             18 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                7 |             18 |         2.57 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                             |                3 |             19 |         6.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_addr_reg_9150                                                                                                                                                                         |                                                                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_HeightOut_c21_U/U_bd_0837_vsc_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                                                                           |                                                                                                                                                                                                                                             |                6 |             20 |         3.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_HeightIn_c_U/U_bd_0837_vsc_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                                                                              |                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_HeightIn_c14_U/U_bd_0837_vsc_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                   | atelier4_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                              |                6 |             20 |         3.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_HeightIn_c17_U/U_bd_0837_vsc_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                                                             |                5 |             20 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                          | atelier4_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                              |                6 |             20 |         3.33 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |               12 |             21 |         1.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state2                                                                                                                                                                                   |                                                                                                                                                                                                                                             |                6 |             21 |         3.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                4 |             21 |         5.25 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                  |                                                                                                                                                                                                                                             |                5 |             21 |         4.20 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                  |                                                                                                                                                                                                                                             |                4 |             21 |         5.25 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                                   |                                                                                                                                                                                                                                             |                6 |             21 |         3.50 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                          |                                                                                                                                                                                                                                             |                3 |             21 |         7.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                          |                                                                                                                                                                                                                                             |                3 |             21 |         7.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                 | atelier4_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                6 |             21 |         3.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                      | atelier4_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                6 |             21 |         3.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                      | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                6 |             22 |         3.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                      | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                6 |             22 |         3.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                6 |             22 |         3.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                     | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                |                5 |             22 |         4.40 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                        |                4 |             22 |         5.50 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                9 |             22 |         2.44 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                5 |             22 |         4.40 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c18_U/U_bd_0837_vsc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                                                             |                4 |             22 |         5.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c20_U/U_bd_0837_vsc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                                                             |                3 |             22 |         7.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c15_U/U_bd_0837_vsc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                                                             |                4 |             22 |         5.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                6 |             22 |         3.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                4 |             22 |         5.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c_U/U_bd_0837_vsc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                                 |                                                                                                                                                                                                                                             |                4 |             22 |         5.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                             |                4 |             23 |         5.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                7 |             24 |         3.43 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                             | atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                7 |             24 |         3.43 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/shiftReg_ce                                                                                                                                                                                             |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_B                                                                                                                                          |                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_A                                                                                                                                          |                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/shiftReg_ce                                                                                                                                                |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                             | atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |               10 |             24 |         2.40 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[5]_1[0]                                                                                                                                      |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                 | atelier4_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[4][0]                                                                                                                                        |                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/hscale_core_polyphase_U0_stream_upsampled_read                                                                                                                                                       |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                    | atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                7 |             24 |         3.43 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                      |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                      |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                          |                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_si_handler/E[0]                                                                                                                                                                                    | atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                7 |             24 |         3.43 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/shiftReg_ce                                                                                                                                                |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_A                                                                                                                                          |                                                                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_B                                                                                                                                          |                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/p_18_in                                                                                                                                                    |                                                                                                                                                                                                                                             |               11 |             24 |         2.18 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/shiftReg_ce                                                                                                                                                                                             |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/v_hcresampler_core_U0_srcImg_read                                                                                                                                                                       |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_B                                                                                                                                          |                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/shiftReg_ce                                                                                                                                                                                             |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/v_vcresampler_core_U0_stream_out_422_read                                                                                                                                                               |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_A                                                                                                                                          |                                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_payload_A[23]_i_1__0_n_3                                                                                                                        |                                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_payload_B[23]_i_1__0_n_3                                                                                                                        |                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm[3]                                                                                                                                                                                       |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_enable_reg_pp1_iter0_reg[0]                                                                                                                             |                                                                                                                                                                                                                                             |               12 |             24 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm[4]                                                                                                                                                                                       |                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/sof_reg_215_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[5][0]                                                                                                                                        |                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                       |                9 |             25 |         2.78 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/axi_data_V_5_ph_reg_338[23]_i_1_n_3                                                                                                                                                                |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                7 |             25 |         3.57 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/sof_reg_171_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                         |                                                                                                                                                                                                                                             |                6 |             26 |         4.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[6][0]                                                                                                                                        |                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[33]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                             |                6 |             26 |         4.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                              |                                                                                                                                                                                                                                             |               14 |             26 |         1.86 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                      |                                                                                                                                                                                                                                             |                4 |             27 |         6.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                  | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                   |               14 |             28 |         2.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                            | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                   |                7 |             28 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                     |                                                                                                                                                                                                                                             |                4 |             28 |         7.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/ap_block_pp1_stage0_subdone                                                    |                                                                                                                                                                                                                                             |                8 |             30 |         3.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                              | atelier4_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/pixelDataToVideoStre_0/U0/frameCnt[31]_i_1_n_0                                                                                                                                                                                                        | atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0                                                                                                                                                                    |                8 |             32 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                 |                8 |             32 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                8 |             32 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/rdata[31]_i_1_n_4                                                                                                                                                                                                |                                                                                                                                                                                                                                             |               18 |             32 |         1.78 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                       | atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                           |                9 |             32 |         3.56 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                4 |             32 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                      | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                8 |             32 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                9 |             32 |         3.56 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                        |                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                        |                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                             | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                6 |             32 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                            |                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                |                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                                                                |                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/shiftReg_ce                                                                                                                                                              |                                                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate[31]_i_1_n_4                                                                                                                                                                                        | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_LineRate[31]_i_1_n_3                                                                                                                                                                                         | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/rdata_reg[31]_i_11_n_4                                                                                                                                                                                                        |                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/ram_reg_0_63_0_0_i_10_n_3                                                                                                                                                                                                     |                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/rdata_reg[31]_i_5_n_3                                                                                                                                                                                                         |                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/rdata_reg[31]_i_6_n_4                                                                                                                                                                                                         |                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                             |                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/ram_reg_0_63_0_0_i_10_n_4                                                                                                                                                                                                     |                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                   | atelier4_i/mycolorRegister_0/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                9 |             32 |         3.56 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                                         |                                                                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                   |                                                                                                                                                                                                                                             |                8 |             33 |         4.12 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |               11 |             33 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                            |                                                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                           |                                                                                                                                                                                                                                             |               11 |             34 |         3.09 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                   |                                                                                                                                                                                                                                             |                5 |             34 |         6.80 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                |                6 |             35 |         5.83 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                          |                                                                                                                                                                                                                                             |               11 |             35 |         3.18 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |               11 |             36 |         3.27 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                    |                7 |             36 |         5.14 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                            |                                                                                                                                                                                                                                             |               18 |             37 |         2.06 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                           |                                                                                                                                                                                                                                             |                8 |             38 |         4.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                    | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               11 |             38 |         3.45 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |               10 |             38 |         3.80 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                6 |             38 |         6.33 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/Q[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                             |                8 |             38 |         4.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |               12 |             38 |         3.17 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                        | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                   |               13 |             38 |         2.92 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                       | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                   |               10 |             38 |         3.80 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                             |               13 |             39 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                             |                5 |             39 |         7.80 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                             |                6 |             39 |         6.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                           |                                                                                                                                                                                                                                             |                6 |             39 |         6.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                  |                                                                                                                                                                                                                                             |                6 |             39 |         6.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                   |                                                                                                                                                                                                                                             |                6 |             40 |         6.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                               |                                                                                                                                                                                                                                             |                5 |             40 |         8.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                           |                                                                                                                                                                                                                                             |                5 |             40 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/lhs_2_fu_1200                                                                                                                                                                                         |                                                                                                                                                                                                                                             |               11 |             40 |         3.64 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                           |                                                                                                                                                                                                                                             |                9 |             40 |         4.44 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                             |                7 |             40 |         5.71 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |                6 |             40 |         6.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                             |                6 |             40 |         6.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                             |                7 |             40 |         5.71 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                             |                7 |             41 |         5.86 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                             |                7 |             41 |         5.86 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                6 |             42 |         7.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |               14 |             43 |         3.07 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                   |                6 |             43 |         7.17 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                               | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                7 |             48 |         6.86 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                        | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                               |                                                                                                                                                                                                                                             |               11 |             49 |         4.45 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                             |               10 |             49 |         4.90 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                             |               13 |             49 |         3.77 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                             |               11 |             49 |         4.45 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg[0]                                                                                          | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                            |                8 |             50 |         6.25 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                            |                8 |             50 |         6.25 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                             |                7 |             50 |         7.14 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                             |                7 |             50 |         7.14 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               16 |             53 |         3.31 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |               24 |             55 |         2.29 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                             |               12 |             56 |         4.67 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                      | atelier4_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                     |               20 |             58 |         2.90 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                             |               13 |             59 |         4.54 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                                                                             |               19 |             61 |         3.21 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                             |               21 |             64 |         3.05 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                             |               12 |             64 |         5.33 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                                                                             |               21 |             64 |         3.05 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                             |               13 |             66 |         5.08 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                             |               12 |             67 |         5.58 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                             |               21 |             67 |         3.19 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                             |               12 |             67 |         5.58 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               18 |             71 |         3.94 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_5_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/cmp81_i_reg_2095_reg[0]                                                                                                  |                                                                                                                                                                                                                                             |               20 |             72 |         3.60 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               24 |             72 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_5_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ce0                                                                                                                      |                                                                                                                                                                                                                                             |               24 |             72 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                             |               12 |             73 |         6.08 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                             |               12 |             73 |         6.08 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | atelier4_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               14 |             73 |         5.21 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                             |               11 |             73 |         6.64 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_CS_fsm_state1                                                                                                                                                                                     |                                                                                                                                                                                                                                             |               13 |             73 |         5.62 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                             |               12 |             73 |         6.08 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               17 |             74 |         4.35 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][141]_i_1_n_0                                                                                                                 |               14 |             75 |         5.36 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                          |               16 |             76 |         4.75 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                    | atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               18 |             76 |         4.22 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                              | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |               12 |             77 |         6.42 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                          | atelier4_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |               22 |             77 |         3.50 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               26 |             78 |         3.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               18 |             78 |         4.33 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               16 |             78 |         4.88 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/filt_res1_fu_841                                                                                                                                                                                        |                                                                                                                                                                                                                                             |               20 |             80 |         4.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               15 |             81 |         5.40 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               15 |             82 |         5.47 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               17 |             87 |         5.12 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_enable_reg_pp1_iter00                                                                                                                                                                             |                                                                                                                                                                                                                                             |               22 |             89 |         4.05 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |               44 |             95 |         2.16 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_CS_fsm_state16                                                                                                                                                                                    | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_CS_fsm_state4                                                                                                                                                                |               17 |             96 |         5.65 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                              |                                                                                                                                                                                                                                             |               17 |             98 |         5.76 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  | atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                       |               44 |            102 |         2.32 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                        |                                                                                                                                                                                                                                             |               18 |            109 |         6.06 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  | atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_1_0_reg_22810                                                                                                                                                                         |                                                                                                                                                                                                                                             |               35 |            120 |         3.43 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ce0                                                                                                                      |                                                                                                                                                                                                                                             |               41 |            120 |         2.93 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/PixArray_val_V_0_0_fu_1940                                                                                                                                                                           |                                                                                                                                                                                                                                             |               40 |            144 |         3.60 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              | atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/ap_CS_fsm_reg[4]                                                               |                                                                                                                                                                                                                                             |               47 |            260 |         5.53 |
|  atelier4_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                             |               92 |            373 |         4.05 |
|  atelier4_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                             |              488 |           1727 |         3.54 |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


