set a(0-3131) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-20 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-3419 {}}} SUCCS {{66 0 0 0-3134 {}} {258 0 0 0-3125 {}} {256 0 0 0-3419 {}}} CYCLES {}}
set a(0-3132) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-21 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-3416 {}}} SUCCS {{66 0 0 0-3134 {}} {130 0 0 0-3125 {}} {256 0 0 0-3416 {}}} CYCLES {}}
set a(0-3133) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-22 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-3125 {}}} CYCLES {}}
set a(0-3134) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-23 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-3132 {}} {66 0 0 0-3131 {}}} SUCCS {{66 0 0 0-3410 {}} {66 0 0 0-3413 {}} {66 0 0 0-3416 {}} {66 0 0 0-3419 {}} {66 0 0 0-3422 {}}} CYCLES {}}
set a(0-3135) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-24 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-3136 {}} {130 0 0 0-3125 {}}} CYCLES {}}
set a(0-3136) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-25 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-3135 {}}} SUCCS {{131 0 0 0-3137 {}} {130 0 0 0-3125 {}} {130 0 0 0-3406 {}} {130 0 0 0-3407 {}} {146 0 0 0-3408 {}}} CYCLES {}}
set a(0-3137) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-26 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-3136 {}} {772 0 0 0-3125 {}}} SUCCS {{259 0 0 0-3125 {}}} CYCLES {}}
set a(0-3138) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3125 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-27 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-3405 {}}} SUCCS {{259 0 0 0-3139 {}} {130 0 0 0-3126 {}} {256 0 0 0-3405 {}}} CYCLES {}}
set a(0-3139) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-3125 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-28 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-3138 {}}} SUCCS {{258 0 0 0-3126 {}}} CYCLES {}}
set a(0-3140) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3125 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-29 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-3126 {}}} SUCCS {{258 0 0 0-3126 {}}} CYCLES {}}
set a(0-3141) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3125 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-3126 {}}} SUCCS {{259 0 0 0-3126 {}}} CYCLES {}}
set a(0-3142) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-31 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-3396 {}}} SUCCS {{259 0 0 0-3143 {}} {256 0 0 0-3396 {}}} CYCLES {}}
set a(0-3143) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-32 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-3142 {}}} SUCCS {{128 0 0 0-3155 {}} {64 0 0 0-3127 {}}} CYCLES {}}
set a(0-3144) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-33 LOC {0 1.0 1 0.10400355 1 0.10400355 1 0.10400355 1 0.10400355} PREDS {} SUCCS {{259 0 0 0-3145 {}} {130 0 0 0-3127 {}}} CYCLES {}}
set a(0-3145) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-34 LOC {0 1.0 1 0.10400355 1 0.10400355 1 0.10400355} PREDS {{259 0 0 0-3144 {}}} SUCCS {{259 0 0 0-3146 {}} {130 0 0 0-3127 {}}} CYCLES {}}
set a(0-3146) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-35 LOC {1 0.0 1 0.10400355 1 0.10400355 1 0.22212842500000002 1 0.22212842500000002} PREDS {{259 0 0 0-3145 {}}} SUCCS {{259 0 0 0-3147 {}} {130 0 0 0-3127 {}} {258 0 0 0-3212 {}} {258 0 0 0-3271 {}}} CYCLES {}}
set a(0-3147) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-36 LOC {1 0.118125 1 0.22212854999999998 1 0.22212854999999998 1 0.290878425 1 0.290878425} PREDS {{259 0 0 0-3146 {}}} SUCCS {{258 0 0 0-3150 {}} {130 0 0 0-3127 {}}} CYCLES {}}
set a(0-3148) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-37 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29087855} PREDS {{774 0 0 0-3388 {}}} SUCCS {{259 0 0 0-3149 {}} {130 0 0 0-3127 {}} {256 0 0 0-3388 {}}} CYCLES {}}
set a(0-3149) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0) TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-38 LOC {0 1.0 1 0.0 1 0.0 1 0.29087855} PREDS {{259 0 0 0-3148 {}}} SUCCS {{259 0 0 0-3150 {}} {130 0 0 0-3127 {}}} CYCLES {}}
set a(0-3150) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(9,0,9,0,9) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.67 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-39 LOC {1 0.18687499999999999 1 0.29087855 1 0.29087855 1 0.749999886 1 0.749999886} PREDS {{259 0 0 0-3149 {}} {258 0 0 0-3147 {}}} SUCCS {{259 0 0 0-3151 {}} {258 0 0 0-3153 {}} {130 0 0 0-3127 {}}} CYCLES {}}
set a(0-3151) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-40 LOC {1 0.6459964499999999 1 0.75 1 0.75 1 0.75} PREDS {{259 0 0 0-3150 {}}} SUCCS {{259 0 1.500 0-3152 {}} {130 0 0 0-3127 {}}} CYCLES {}}
set a(0-3152) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-41 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-3151 {}}} SUCCS {{258 0 0 0-3127 {}}} CYCLES {}}
set a(0-3153) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-42 LOC {1 0.6459964499999999 1 0.75 1 0.75 1 0.75} PREDS {{258 0 0 0-3150 {}}} SUCCS {{259 0 1.500 0-3154 {}} {130 0 0 0-3127 {}}} CYCLES {}}
set a(0-3154) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-43 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-3153 {}}} SUCCS {{258 0 0 0-3127 {}}} CYCLES {}}
set a(0-3155) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-44 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-3143 {}} {772 0 0 0-3127 {}}} SUCCS {{259 0 0 0-3127 {}}} CYCLES {}}
set a(0-3156) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-45 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.624375} PREDS {{774 0 0 0-3201 {}}} SUCCS {{259 0 0 0-3157 {}} {130 0 0 0-3200 {}} {256 0 0 0-3201 {}}} CYCLES {}}
set a(0-3157) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(9-2) TYPE READSLICE PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-46 LOC {0 1.0 1 0.0 1 0.0 1 0.624375} PREDS {{259 0 0 0-3156 {}}} SUCCS {{258 0 0 0-3160 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3158) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-47 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.624375} PREDS {} SUCCS {{259 0 0 0-3159 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3159) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#1 TYPE READSLICE PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-48 LOC {0 1.0 1 0.0 1 0.0 1 0.624375} PREDS {{259 0 0 0-3158 {}}} SUCCS {{259 0 0 0-3160 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3160) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {1.01 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-49 LOC {1 0.0 1 0.624375 1 0.624375 1 0.7499998750000001 1 0.7499998750000001} PREDS {{259 0 0 0-3159 {}} {258 0 0 0-3157 {}}} SUCCS {{258 0 0 0-3163 {}} {258 0 0 0-3181 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3161) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-50 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.75} PREDS {{774 0 0 0-3201 {}}} SUCCS {{259 0 0 0-3162 {}} {130 0 0 0-3200 {}} {256 0 0 0-3201 {}}} CYCLES {}}
set a(0-3162) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(1-0)#1 TYPE READSLICE PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-51 LOC {0 1.0 1 0.0 1 0.0 1 0.75} PREDS {{259 0 0 0-3161 {}}} SUCCS {{259 0 0 0-3163 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3163) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-52 LOC {1 0.125625 1 0.75 1 0.75 1 0.75} PREDS {{259 0 0 0-3162 {}} {258 0 0 0-3160 {}}} SUCCS {{259 0 1.500 0-3164 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3164) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-53 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-3163 {}} {774 0 1.500 0-3195 {}} {774 0 1.500 0-3182 {}}} SUCCS {{258 0 0 0-3174 {}} {256 0 0 0-3182 {}} {258 0 0 0-3184 {}} {256 0 0 0-3195 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3165) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-54 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-3166 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3166) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#2 TYPE READSLICE PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-55 LOC {0 1.0 1 0.0 1 0.0 1 0.49124999999999996} PREDS {{259 0 0 0-3165 {}}} SUCCS {{259 0 0 0-3167 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3167) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-56 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 1 0.49124999999999996} PREDS {{259 0 0 0-3166 {}}} SUCCS {{258 0 0 0-3169 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3168) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-57 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 1 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-3169 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3169) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.03 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-58 LOC {1 0.0 1 0.49124999999999996 1 0.49124999999999996 1 0.620624875 1 0.620624875} PREDS {{259 0 0 0-3168 {}} {258 0 0 0-3167 {}}} SUCCS {{258 0 0 0-3172 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3170) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-59 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.620625} PREDS {{774 0 0 0-3201 {}}} SUCCS {{259 0 0 0-3171 {}} {130 0 0 0-3200 {}} {256 0 0 0-3201 {}}} CYCLES {}}
set a(0-3171) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-60 LOC {0 1.0 1 0.0 1 0.0 1 0.620625} PREDS {{259 0 0 0-3170 {}}} SUCCS {{259 0 0 0-3172 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3172) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-61 LOC {1 0.129375 1 0.620625 1 0.620625 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-3171 {}} {258 0 0 0-3169 {}}} SUCCS {{259 0 1.500 0-3173 {}} {258 0 1.500 0-3195 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3173) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-62 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-3172 {}} {774 0 1.500 0-3195 {}} {774 0 1.500 0-3182 {}}} SUCCS {{259 0 0 0-3174 {}} {256 0 0 0-3182 {}} {258 0 0 0-3183 {}} {256 0 0 0-3195 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3174) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-63 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-3173 {}} {258 0 0 0-3164 {}}} SUCCS {{259 0 0 0-3175 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3175) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-64 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-3174 {}} {128 0 0 0-3177 {}}} SUCCS {{258 0 0 0-3177 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3176) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-65 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-3177 {}}} SUCCS {{259 0 0 0-3177 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3177) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-66 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-3176 {}} {258 0 0 0-3175 {}}} SUCCS {{128 0 0 0-3175 {}} {128 0 0 0-3176 {}} {259 0 0 0-3178 {}}} CYCLES {}}
set a(0-3178) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-67 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-3177 {}}} SUCCS {{258 0 1.500 0-3182 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3179) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-68 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.75} PREDS {{774 0 0 0-3201 {}}} SUCCS {{259 0 0 0-3180 {}} {130 0 0 0-3200 {}} {256 0 0 0-3201 {}}} CYCLES {}}
set a(0-3180) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(1-0) TYPE READSLICE PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-69 LOC {0 1.0 1 0.0 1 0.0 5 0.75} PREDS {{259 0 0 0-3179 {}}} SUCCS {{259 0 0 0-3181 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3181) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-70 LOC {1 0.125625 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-3180 {}} {258 0 0 0-3160 {}}} SUCCS {{259 0 1.500 0-3182 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3182) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-71 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-3182 {}} {259 0 1.500 0-3181 {}} {258 0 1.500 0-3178 {}} {256 0 0 0-3173 {}} {256 0 0 0-3164 {}} {774 0 0 0-3195 {}}} SUCCS {{774 0 1.500 0-3164 {}} {774 0 1.500 0-3173 {}} {774 0 0 0-3182 {}} {258 0 0 0-3195 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3183) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-72 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-3173 {}}} SUCCS {{259 0 0 0-3184 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3184) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-73 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-3183 {}} {258 0 0 0-3164 {}}} SUCCS {{259 0 0 0-3185 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3185) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-74 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-3184 {}} {128 0 0 0-3187 {}}} SUCCS {{258 0 0 0-3187 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3186) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-75 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-3187 {}}} SUCCS {{259 0 0 0-3187 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3187) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_b34d1fc81f426503f0338916345b2acd634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-76 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-3186 {}} {258 0 0 0-3185 {}}} SUCCS {{128 0 0 0-3185 {}} {128 0 0 0-3186 {}} {259 0 0 0-3188 {}}} CYCLES {}}
set a(0-3188) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-77 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-3187 {}}} SUCCS {{259 0 0 0-3189 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3189) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-78 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-3188 {}} {128 0 0 0-3193 {}}} SUCCS {{258 0 0 0-3193 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3190) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-79 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-3193 {}}} SUCCS {{258 0 0 0-3193 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3191) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-80 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-3193 {}}} SUCCS {{258 0 0 0-3193 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3192) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-81 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-3193 {}}} SUCCS {{259 0 0 0-3193 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3193) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() QUANTITY 1 MULTICYCLE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-82 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-3192 {}} {258 0 0 0-3191 {}} {258 0 0 0-3190 {}} {258 0 0 0-3189 {}}} SUCCS {{128 0 0 0-3189 {}} {128 0 0 0-3190 {}} {128 0 0 0-3191 {}} {128 0 0 0-3192 {}} {259 0 0 0-3194 {}}} CYCLES {}}
set a(0-3194) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-83 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-3193 {}}} SUCCS {{259 0 1.500 0-3195 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3195) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-84 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-3195 {}} {259 0 1.500 0-3194 {}} {258 0 0 0-3182 {}} {256 0 0 0-3173 {}} {258 0 1.500 0-3172 {}} {256 0 0 0-3164 {}}} SUCCS {{774 0 1.500 0-3164 {}} {774 0 1.500 0-3173 {}} {774 0 0 0-3182 {}} {774 0 0 0-3195 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3196) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-85 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-3201 {}}} SUCCS {{259 0 0 0-3197 {}} {130 0 0 0-3200 {}} {256 0 0 0-3201 {}}} CYCLES {}}
set a(0-3197) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-86 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-3196 {}}} SUCCS {{259 0 0 0-3198 {}} {130 0 0 0-3200 {}}} CYCLES {}}
set a(0-3198) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-87 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-3197 {}}} SUCCS {{259 0 0 0-3199 {}} {130 0 0 0-3200 {}} {258 0 0 0-3201 {}}} CYCLES {}}
set a(0-3199) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-88 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-3198 {}}} SUCCS {{259 0 0 0-3200 {}}} CYCLES {}}
set a(0-3200) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-3127 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-89 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-3199 {}} {130 0 0 0-3198 {}} {130 0 0 0-3197 {}} {130 0 0 0-3196 {}} {130 0 0 0-3195 {}} {130 0 0 0-3194 {}} {130 0 0 0-3192 {}} {130 0 0 0-3191 {}} {130 0 0 0-3190 {}} {130 0 0 0-3189 {}} {130 0 0 0-3188 {}} {130 0 0 0-3186 {}} {130 0 0 0-3185 {}} {130 0 0 0-3184 {}} {130 0 0 0-3183 {}} {130 0 0 0-3182 {}} {130 0 0 0-3181 {}} {130 0 0 0-3180 {}} {130 0 0 0-3179 {}} {130 0 0 0-3178 {}} {130 0 0 0-3176 {}} {130 0 0 0-3175 {}} {130 0 0 0-3174 {}} {130 0 0 0-3173 {}} {130 0 0 0-3172 {}} {130 0 0 0-3171 {}} {130 0 0 0-3170 {}} {130 0 0 0-3169 {}} {130 0 0 0-3168 {}} {130 0 0 0-3167 {}} {130 0 0 0-3166 {}} {130 0 0 0-3165 {}} {130 0 0 0-3164 {}} {130 0 0 0-3163 {}} {130 0 0 0-3162 {}} {130 0 0 0-3161 {}} {130 0 0 0-3160 {}} {130 0 0 0-3159 {}} {130 0 0 0-3158 {}} {130 0 0 0-3157 {}} {130 0 0 0-3156 {}}} SUCCS {{129 0 0 0-3201 {}}} CYCLES {}}
set a(0-3201) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3127 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-3201 {}} {129 0 0 0-3200 {}} {258 0 0 0-3198 {}} {256 0 0 0-3196 {}} {256 0 0 0-3179 {}} {256 0 0 0-3170 {}} {256 0 0 0-3161 {}} {256 0 0 0-3156 {}}} SUCCS {{774 0 0 0-3156 {}} {774 0 0 0-3161 {}} {774 0 0 0-3170 {}} {774 0 0 0-3179 {}} {774 0 0 0-3196 {}} {772 0 0 0-3201 {}}} CYCLES {}}
set a(0-3127) {CHI {0-3156 0-3157 0-3158 0-3159 0-3160 0-3161 0-3162 0-3163 0-3164 0-3165 0-3166 0-3167 0-3168 0-3169 0-3170 0-3171 0-3172 0-3173 0-3174 0-3175 0-3176 0-3177 0-3178 0-3179 0-3180 0-3181 0-3182 0-3183 0-3184 0-3185 0-3186 0-3187 0-3188 0-3189 0-3190 0-3191 0-3192 0-3193 0-3194 0-3195 0-3196 0-3197 0-3198 0-3199 0-3200 0-3201} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {17990 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 17990 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 17990 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {179910.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-90 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3155 {}} {258 0 0 0-3154 {}} {130 0 0 0-3153 {}} {258 0 0 0-3152 {}} {130 0 0 0-3151 {}} {130 0 0 0-3150 {}} {130 0 0 0-3149 {}} {130 0 0 0-3148 {}} {130 0 0 0-3147 {}} {130 0 0 0-3146 {}} {130 0 0 0-3145 {}} {130 0 0 0-3144 {}} {64 0 0 0-3143 {}} {774 0 0 0-3388 {}}} SUCCS {{772 0 0 0-3155 {}} {131 0 0 0-3202 {}} {130 0 0 0-3203 {}} {130 0 0 0-3204 {}} {130 0 0 0-3205 {}} {130 0 0 0-3206 {}} {130 0 0 0-3207 {}} {130 0 0 0-3208 {}} {130 0 0 0-3209 {}} {130 0 0 0-3210 {}} {130 0 0 0-3211 {}} {64 0 0 0-3128 {}} {256 0 0 0-3388 {}}} CYCLES {}}
set a(0-3202) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-91 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{131 0 0 0-3127 {}}} SUCCS {{259 0 0 0-3203 {}} {130 0 0 0-3211 {}}} CYCLES {}}
set a(0-3203) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-92 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-3202 {}} {130 0 0 0-3127 {}}} SUCCS {{259 0 0 0-3204 {}} {130 0 0 0-3211 {}}} CYCLES {}}
set a(0-3204) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-93 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-3203 {}} {130 0 0 0-3127 {}}} SUCCS {{258 0 0 0-3208 {}} {130 0 0 0-3211 {}}} CYCLES {}}
set a(0-3205) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-94 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{130 0 0 0-3127 {}} {774 0 0 0-3388 {}}} SUCCS {{259 0 0 0-3206 {}} {130 0 0 0-3211 {}} {256 0 0 0-3388 {}}} CYCLES {}}
set a(0-3206) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#4 TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-95 LOC {2 1.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{259 0 0 0-3205 {}} {130 0 0 0-3127 {}}} SUCCS {{259 0 0 0-3207 {}} {130 0 0 0-3211 {}}} CYCLES {}}
set a(0-3207) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-96 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-3206 {}} {130 0 0 0-3127 {}}} SUCCS {{259 0 0 0-3208 {}} {130 0 0 0-3211 {}}} CYCLES {}}
set a(0-3208) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.05 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-97 LOC {3 0.0 3 0.8687499999999999 3 0.8687499999999999 3 0.9999998749999999 3 0.9999998749999999} PREDS {{259 0 0 0-3207 {}} {258 0 0 0-3204 {}} {130 0 0 0-3127 {}}} SUCCS {{259 0 0 0-3209 {}} {130 0 0 0-3211 {}}} CYCLES {}}
set a(0-3209) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-98 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3208 {}} {130 0 0 0-3127 {}}} SUCCS {{259 0 0 0-3210 {}} {130 0 0 0-3211 {}}} CYCLES {}}
set a(0-3210) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-99 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3209 {}} {130 0 0 0-3127 {}}} SUCCS {{259 0 0 0-3211 {}}} CYCLES {}}
set a(0-3211) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-100 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3210 {}} {130 0 0 0-3209 {}} {130 0 0 0-3208 {}} {130 0 0 0-3207 {}} {130 0 0 0-3206 {}} {130 0 0 0-3205 {}} {130 0 0 0-3204 {}} {130 0 0 0-3203 {}} {130 0 0 0-3202 {}} {130 0 0 0-3127 {}}} SUCCS {{128 0 0 0-3219 {}} {64 0 0 0-3128 {}}} CYCLES {}}
set a(0-3212) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-101 LOC {1 0.118125 2 0.2171844 2 0.2171844 2 0.285934275 2 0.285934275} PREDS {{258 0 0 0-3146 {}}} SUCCS {{258 0 0 0-3216 {}} {130 0 0 0-3128 {}} {258 0 0 0-3340 {}}} CYCLES {}}
set a(0-3213) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-102 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.2859344} PREDS {{774 0 0 0-3388 {}}} SUCCS {{259 0 0 0-3214 {}} {130 0 0 0-3128 {}} {256 0 0 0-3388 {}}} CYCLES {}}
set a(0-3214) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#5 TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-103 LOC {0 1.0 2 0.0 2 0.0 2 0.2859344} PREDS {{259 0 0 0-3213 {}}} SUCCS {{259 0 0 0-3215 {}} {130 0 0 0-3128 {}}} CYCLES {}}
set a(0-3215) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-104 LOC {0 1.0 2 0.2859344 2 0.2859344 2 0.2859344} PREDS {{259 0 0 0-3214 {}}} SUCCS {{259 0 0 0-3216 {}} {130 0 0 0-3128 {}}} CYCLES {}}
set a(0-3216) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-105 LOC {1 0.18687499999999999 2 0.2859344 2 0.2859344 2 0.7499998775 2 0.7499998775} PREDS {{259 0 0 0-3215 {}} {258 0 0 0-3212 {}}} SUCCS {{259 0 1.500 0-3217 {}} {258 0 1.500 0-3218 {}} {130 0 0 0-3128 {}}} CYCLES {}}
set a(0-3217) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-106 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 1.500 0-3216 {}}} SUCCS {{258 0 0 0-3128 {}}} CYCLES {}}
set a(0-3218) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-107 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 1.500 0-3216 {}}} SUCCS {{258 0 0 0-3128 {}}} CYCLES {}}
set a(0-3219) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-108 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-3211 {}} {772 0 0 0-3128 {}}} SUCCS {{259 0 0 0-3128 {}}} CYCLES {}}
set a(0-3220) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-109 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.620625} PREDS {{774 0 0 0-3260 {}}} SUCCS {{259 0 0 0-3221 {}} {130 0 0 0-3259 {}} {256 0 0 0-3260 {}}} CYCLES {}}
set a(0-3221) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-110 LOC {0 1.0 1 0.0 1 0.0 1 0.620625} PREDS {{259 0 0 0-3220 {}}} SUCCS {{258 0 0 0-3225 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3222) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-111 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.620625} PREDS {} SUCCS {{259 0 0 0-3223 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3223) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#6 TYPE READSLICE PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-112 LOC {0 1.0 1 0.0 1 0.0 1 0.620625} PREDS {{259 0 0 0-3222 {}}} SUCCS {{259 0 0 0-3224 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3224) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-113 LOC {0 1.0 1 0.620625 1 0.620625 1 0.620625} PREDS {{259 0 0 0-3223 {}}} SUCCS {{259 0 0 0-3225 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3225) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-114 LOC {1 0.0 1 0.620625 1 0.620625 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-3224 {}} {258 0 0 0-3221 {}}} SUCCS {{259 0 1.500 0-3226 {}} {258 0 1.500 0-3241 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3226) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-115 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-3225 {}} {774 0 1.500 0-3254 {}} {774 0 1.500 0-3241 {}}} SUCCS {{258 0 0 0-3236 {}} {256 0 0 0-3241 {}} {258 0 0 0-3243 {}} {256 0 0 0-3254 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3227) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-116 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-3228 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3228) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#7 TYPE READSLICE PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-117 LOC {0 1.0 1 0.0 1 0.0 1 0.49124999999999996} PREDS {{259 0 0 0-3227 {}}} SUCCS {{259 0 0 0-3229 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3229) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-118 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 1 0.49124999999999996} PREDS {{259 0 0 0-3228 {}}} SUCCS {{258 0 0 0-3231 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3230) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-119 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 1 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-3231 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3231) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.03 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-120 LOC {1 0.0 1 0.49124999999999996 1 0.49124999999999996 1 0.620624875 1 0.620624875} PREDS {{259 0 0 0-3230 {}} {258 0 0 0-3229 {}}} SUCCS {{258 0 0 0-3234 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3232) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-121 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.620625} PREDS {{774 0 0 0-3260 {}}} SUCCS {{259 0 0 0-3233 {}} {130 0 0 0-3259 {}} {256 0 0 0-3260 {}}} CYCLES {}}
set a(0-3233) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-122 LOC {0 1.0 1 0.0 1 0.0 1 0.620625} PREDS {{259 0 0 0-3232 {}}} SUCCS {{259 0 0 0-3234 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3234) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-123 LOC {1 0.129375 1 0.620625 1 0.620625 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-3233 {}} {258 0 0 0-3231 {}}} SUCCS {{259 0 1.500 0-3235 {}} {258 0 1.500 0-3254 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3235) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-124 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-3234 {}} {774 0 1.500 0-3254 {}} {774 0 1.500 0-3241 {}}} SUCCS {{259 0 0 0-3236 {}} {256 0 0 0-3241 {}} {258 0 0 0-3242 {}} {256 0 0 0-3254 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3236) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-125 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-3235 {}} {258 0 0 0-3226 {}}} SUCCS {{259 0 0 0-3237 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3237) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-126 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-3236 {}} {128 0 0 0-3239 {}}} SUCCS {{258 0 0 0-3239 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3238) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-127 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-3239 {}}} SUCCS {{259 0 0 0-3239 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3239) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-128 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-3238 {}} {258 0 0 0-3237 {}}} SUCCS {{128 0 0 0-3237 {}} {128 0 0 0-3238 {}} {259 0 0 0-3240 {}}} CYCLES {}}
set a(0-3240) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-129 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-3239 {}}} SUCCS {{259 0 1.500 0-3241 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3241) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-130 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-3241 {}} {259 0 1.500 0-3240 {}} {256 0 0 0-3235 {}} {256 0 0 0-3226 {}} {258 0 1.500 0-3225 {}} {774 0 0 0-3254 {}}} SUCCS {{774 0 1.500 0-3226 {}} {774 0 1.500 0-3235 {}} {774 0 0 0-3241 {}} {258 0 0 0-3254 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3242) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-131 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-3235 {}}} SUCCS {{259 0 0 0-3243 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3243) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-132 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-3242 {}} {258 0 0 0-3226 {}}} SUCCS {{259 0 0 0-3244 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3244) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-133 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-3243 {}} {128 0 0 0-3246 {}}} SUCCS {{258 0 0 0-3246 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3245) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-134 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-3246 {}}} SUCCS {{259 0 0 0-3246 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3246) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_b34d1fc81f426503f0338916345b2acd634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-135 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-3245 {}} {258 0 0 0-3244 {}}} SUCCS {{128 0 0 0-3244 {}} {128 0 0 0-3245 {}} {259 0 0 0-3247 {}}} CYCLES {}}
set a(0-3247) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-136 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-3246 {}}} SUCCS {{259 0 0 0-3248 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3248) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-137 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-3247 {}} {128 0 0 0-3252 {}}} SUCCS {{258 0 0 0-3252 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3249) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-138 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-3252 {}}} SUCCS {{258 0 0 0-3252 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3250) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-139 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-3252 {}}} SUCCS {{258 0 0 0-3252 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3251) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-140 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-3252 {}}} SUCCS {{259 0 0 0-3252 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3252) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() QUANTITY 1 MULTICYCLE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-141 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-3251 {}} {258 0 0 0-3250 {}} {258 0 0 0-3249 {}} {258 0 0 0-3248 {}}} SUCCS {{128 0 0 0-3248 {}} {128 0 0 0-3249 {}} {128 0 0 0-3250 {}} {128 0 0 0-3251 {}} {259 0 0 0-3253 {}}} CYCLES {}}
set a(0-3253) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-142 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-3252 {}}} SUCCS {{259 0 1.500 0-3254 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3254) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-143 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-3254 {}} {259 0 1.500 0-3253 {}} {258 0 0 0-3241 {}} {256 0 0 0-3235 {}} {258 0 1.500 0-3234 {}} {256 0 0 0-3226 {}}} SUCCS {{774 0 1.500 0-3226 {}} {774 0 1.500 0-3235 {}} {774 0 0 0-3241 {}} {774 0 0 0-3254 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3255) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-144 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-3260 {}}} SUCCS {{259 0 0 0-3256 {}} {130 0 0 0-3259 {}} {256 0 0 0-3260 {}}} CYCLES {}}
set a(0-3256) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-145 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-3255 {}}} SUCCS {{259 0 0 0-3257 {}} {130 0 0 0-3259 {}}} CYCLES {}}
set a(0-3257) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-146 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-3256 {}}} SUCCS {{259 0 0 0-3258 {}} {130 0 0 0-3259 {}} {258 0 0 0-3260 {}}} CYCLES {}}
set a(0-3258) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-147 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-3257 {}}} SUCCS {{259 0 0 0-3259 {}}} CYCLES {}}
set a(0-3259) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-3128 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-148 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-3258 {}} {130 0 0 0-3257 {}} {130 0 0 0-3256 {}} {130 0 0 0-3255 {}} {130 0 0 0-3254 {}} {130 0 0 0-3253 {}} {130 0 0 0-3251 {}} {130 0 0 0-3250 {}} {130 0 0 0-3249 {}} {130 0 0 0-3248 {}} {130 0 0 0-3247 {}} {130 0 0 0-3245 {}} {130 0 0 0-3244 {}} {130 0 0 0-3243 {}} {130 0 0 0-3242 {}} {130 0 0 0-3241 {}} {130 0 0 0-3240 {}} {130 0 0 0-3238 {}} {130 0 0 0-3237 {}} {130 0 0 0-3236 {}} {130 0 0 0-3235 {}} {130 0 0 0-3234 {}} {130 0 0 0-3233 {}} {130 0 0 0-3232 {}} {130 0 0 0-3231 {}} {130 0 0 0-3230 {}} {130 0 0 0-3229 {}} {130 0 0 0-3228 {}} {130 0 0 0-3227 {}} {130 0 0 0-3226 {}} {130 0 0 0-3225 {}} {130 0 0 0-3224 {}} {130 0 0 0-3223 {}} {130 0 0 0-3222 {}} {130 0 0 0-3221 {}} {130 0 0 0-3220 {}}} SUCCS {{129 0 0 0-3260 {}}} CYCLES {}}
set a(0-3260) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3128 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-3260 {}} {129 0 0 0-3259 {}} {258 0 0 0-3257 {}} {256 0 0 0-3255 {}} {256 0 0 0-3232 {}} {256 0 0 0-3220 {}}} SUCCS {{774 0 0 0-3220 {}} {774 0 0 0-3232 {}} {774 0 0 0-3255 {}} {772 0 0 0-3260 {}}} CYCLES {}}
set a(0-3128) {CHI {0-3220 0-3221 0-3222 0-3223 0-3224 0-3225 0-3226 0-3227 0-3228 0-3229 0-3230 0-3231 0-3232 0-3233 0-3234 0-3235 0-3236 0-3237 0-3238 0-3239 0-3240 0-3241 0-3242 0-3243 0-3244 0-3245 0-3246 0-3247 0-3248 0-3249 0-3250 0-3251 0-3252 0-3253 0-3254 0-3255 0-3256 0-3257 0-3258 0-3259 0-3260} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {17990 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 17990 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 17990 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {179910.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-149 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3219 {}} {258 0 0 0-3218 {}} {258 0 0 0-3217 {}} {130 0 0 0-3216 {}} {130 0 0 0-3215 {}} {130 0 0 0-3214 {}} {130 0 0 0-3213 {}} {130 0 0 0-3212 {}} {64 0 0 0-3211 {}} {64 0 0 0-3127 {}} {774 0 0 0-3388 {}}} SUCCS {{772 0 0 0-3219 {}} {131 0 0 0-3261 {}} {130 0 0 0-3262 {}} {130 0 0 0-3263 {}} {130 0 0 0-3264 {}} {130 0 0 0-3265 {}} {130 0 0 0-3266 {}} {130 0 0 0-3267 {}} {130 0 0 0-3268 {}} {130 0 0 0-3269 {}} {130 0 0 0-3270 {}} {64 0 0 0-3129 {}} {256 0 0 0-3388 {}}} CYCLES {}}
set a(0-3261) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-150 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{131 0 0 0-3128 {}}} SUCCS {{259 0 0 0-3262 {}} {130 0 0 0-3270 {}}} CYCLES {}}
set a(0-3262) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-151 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-3261 {}} {130 0 0 0-3128 {}}} SUCCS {{259 0 0 0-3263 {}} {130 0 0 0-3270 {}}} CYCLES {}}
set a(0-3263) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-152 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-3262 {}} {130 0 0 0-3128 {}}} SUCCS {{258 0 0 0-3267 {}} {130 0 0 0-3270 {}}} CYCLES {}}
set a(0-3264) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-153 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{130 0 0 0-3128 {}} {774 0 0 0-3388 {}}} SUCCS {{259 0 0 0-3265 {}} {130 0 0 0-3270 {}} {256 0 0 0-3388 {}}} CYCLES {}}
set a(0-3265) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#8 TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-154 LOC {3 1.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{259 0 0 0-3264 {}} {130 0 0 0-3128 {}}} SUCCS {{259 0 0 0-3266 {}} {130 0 0 0-3270 {}}} CYCLES {}}
set a(0-3266) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-155 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-3265 {}} {130 0 0 0-3128 {}}} SUCCS {{259 0 0 0-3267 {}} {130 0 0 0-3270 {}}} CYCLES {}}
set a(0-3267) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.05 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-156 LOC {4 0.0 4 0.8687499999999999 4 0.8687499999999999 4 0.9999998749999999 4 0.9999998749999999} PREDS {{259 0 0 0-3266 {}} {258 0 0 0-3263 {}} {130 0 0 0-3128 {}}} SUCCS {{259 0 0 0-3268 {}} {130 0 0 0-3270 {}}} CYCLES {}}
set a(0-3268) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-157 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-3267 {}} {130 0 0 0-3128 {}}} SUCCS {{259 0 0 0-3269 {}} {130 0 0 0-3270 {}}} CYCLES {}}
set a(0-3269) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-158 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-3268 {}} {130 0 0 0-3128 {}}} SUCCS {{259 0 0 0-3270 {}}} CYCLES {}}
set a(0-3270) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-159 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-3269 {}} {130 0 0 0-3268 {}} {130 0 0 0-3267 {}} {130 0 0 0-3266 {}} {130 0 0 0-3265 {}} {130 0 0 0-3264 {}} {130 0 0 0-3263 {}} {130 0 0 0-3262 {}} {130 0 0 0-3261 {}} {130 0 0 0-3128 {}}} SUCCS {{128 0 0 0-3280 {}} {64 0 0 0-3129 {}}} CYCLES {}}
set a(0-3271) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-160 LOC {1 0.118125 1 0.4671844 1 0.4671844 1 0.535934275 3 0.285934275} PREDS {{258 0 0 0-3146 {}}} SUCCS {{258 0 0 0-3275 {}} {130 0 0 0-3129 {}}} CYCLES {}}
set a(0-3272) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-161 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.2859344} PREDS {{774 0 0 0-3388 {}}} SUCCS {{259 0 0 0-3273 {}} {130 0 0 0-3129 {}} {256 0 0 0-3388 {}}} CYCLES {}}
set a(0-3273) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#9 TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-162 LOC {0 1.0 1 0.0 1 0.0 3 0.2859344} PREDS {{259 0 0 0-3272 {}}} SUCCS {{259 0 0 0-3274 {}} {130 0 0 0-3129 {}}} CYCLES {}}
set a(0-3274) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-163 LOC {0 1.0 1 0.5359343999999999 1 0.5359343999999999 3 0.2859344} PREDS {{259 0 0 0-3273 {}}} SUCCS {{259 0 0 0-3275 {}} {130 0 0 0-3129 {}}} CYCLES {}}
set a(0-3275) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-164 LOC {1 0.18687499999999999 1 0.5359343999999999 1 0.5359343999999999 1 0.9999998774999999 3 0.7499998775} PREDS {{259 0 0 0-3274 {}} {258 0 0 0-3271 {}}} SUCCS {{259 0 0 0-3276 {}} {258 0 0 0-3278 {}} {130 0 0 0-3129 {}}} CYCLES {}}
set a(0-3276) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-165 LOC {1 0.6509406 3 0.75 3 0.75 3 0.75} PREDS {{259 0 0 0-3275 {}}} SUCCS {{259 0 1.500 0-3277 {}} {130 0 0 0-3129 {}}} CYCLES {}}
set a(0-3277) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-166 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 1.500 0-3276 {}}} SUCCS {{258 0 0 0-3129 {}}} CYCLES {}}
set a(0-3278) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-167 LOC {1 0.6509406 3 0.75 3 0.75 3 0.75} PREDS {{258 0 0 0-3275 {}}} SUCCS {{259 0 1.500 0-3279 {}} {130 0 0 0-3129 {}}} CYCLES {}}
set a(0-3279) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-168 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 1.500 0-3278 {}}} SUCCS {{258 0 0 0-3129 {}}} CYCLES {}}
set a(0-3280) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-169 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-3270 {}} {772 0 0 0-3129 {}}} SUCCS {{259 0 0 0-3129 {}}} CYCLES {}}
set a(0-3281) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-170 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6224999999999999} PREDS {{774 0 0 0-3327 {}}} SUCCS {{259 0 0 0-3282 {}} {130 0 0 0-3326 {}} {256 0 0 0-3327 {}}} CYCLES {}}
set a(0-3282) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(9-1) TYPE READSLICE PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-171 LOC {0 1.0 1 0.0 1 0.0 1 0.6224999999999999} PREDS {{259 0 0 0-3281 {}}} SUCCS {{258 0 0 0-3286 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3283) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-172 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6224999999999999} PREDS {} SUCCS {{259 0 0 0-3284 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3284) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#10 TYPE READSLICE PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-173 LOC {0 1.0 1 0.0 1 0.0 1 0.6224999999999999} PREDS {{259 0 0 0-3283 {}}} SUCCS {{259 0 0 0-3285 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3285) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-174 LOC {0 1.0 1 0.6224999999999999 1 0.6224999999999999 1 0.6224999999999999} PREDS {{259 0 0 0-3284 {}}} SUCCS {{259 0 0 0-3286 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3286) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.02 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-175 LOC {1 0.0 1 0.6224999999999999 1 0.6224999999999999 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-3285 {}} {258 0 0 0-3282 {}}} SUCCS {{258 0 0 0-3289 {}} {258 0 0 0-3307 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3287) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-176 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.75} PREDS {{774 0 0 0-3327 {}}} SUCCS {{259 0 0 0-3288 {}} {130 0 0 0-3326 {}} {256 0 0 0-3327 {}}} CYCLES {}}
set a(0-3288) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(0)#1 TYPE READSLICE PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-177 LOC {0 1.0 1 0.0 1 0.0 1 0.75} PREDS {{259 0 0 0-3287 {}}} SUCCS {{259 0 0 0-3289 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3289) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-178 LOC {1 0.1275 1 0.75 1 0.75 1 0.75} PREDS {{259 0 0 0-3288 {}} {258 0 0 0-3286 {}}} SUCCS {{259 0 1.500 0-3290 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3290) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-179 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-3289 {}} {774 0 1.500 0-3321 {}} {774 0 1.500 0-3308 {}}} SUCCS {{258 0 0 0-3300 {}} {256 0 0 0-3308 {}} {258 0 0 0-3310 {}} {256 0 0 0-3321 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3291) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-3292 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3292) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#11 TYPE READSLICE PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-181 LOC {0 1.0 1 0.0 1 0.0 1 0.49124999999999996} PREDS {{259 0 0 0-3291 {}}} SUCCS {{259 0 0 0-3293 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3293) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-182 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 1 0.49124999999999996} PREDS {{259 0 0 0-3292 {}}} SUCCS {{258 0 0 0-3295 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3294) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-183 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 1 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-3295 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3295) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.03 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-184 LOC {1 0.0 1 0.49124999999999996 1 0.49124999999999996 1 0.620624875 1 0.620624875} PREDS {{259 0 0 0-3294 {}} {258 0 0 0-3293 {}}} SUCCS {{258 0 0 0-3298 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3296) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-185 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.620625} PREDS {{774 0 0 0-3327 {}}} SUCCS {{259 0 0 0-3297 {}} {130 0 0 0-3326 {}} {256 0 0 0-3327 {}}} CYCLES {}}
set a(0-3297) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-186 LOC {0 1.0 1 0.0 1 0.0 1 0.620625} PREDS {{259 0 0 0-3296 {}}} SUCCS {{259 0 0 0-3298 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3298) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-187 LOC {1 0.129375 1 0.620625 1 0.620625 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-3297 {}} {258 0 0 0-3295 {}}} SUCCS {{259 0 1.500 0-3299 {}} {258 0 1.500 0-3321 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3299) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-188 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-3298 {}} {774 0 1.500 0-3321 {}} {774 0 1.500 0-3308 {}}} SUCCS {{259 0 0 0-3300 {}} {256 0 0 0-3308 {}} {258 0 0 0-3309 {}} {256 0 0 0-3321 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3300) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-189 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-3299 {}} {258 0 0 0-3290 {}}} SUCCS {{259 0 0 0-3301 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3301) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-190 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-3300 {}} {128 0 0 0-3303 {}}} SUCCS {{258 0 0 0-3303 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3302) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-191 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-3303 {}}} SUCCS {{259 0 0 0-3303 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3303) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-192 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-3302 {}} {258 0 0 0-3301 {}}} SUCCS {{128 0 0 0-3301 {}} {128 0 0 0-3302 {}} {259 0 0 0-3304 {}}} CYCLES {}}
set a(0-3304) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-193 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-3303 {}}} SUCCS {{258 0 1.500 0-3308 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3305) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-194 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.75} PREDS {{774 0 0 0-3327 {}}} SUCCS {{259 0 0 0-3306 {}} {130 0 0 0-3326 {}} {256 0 0 0-3327 {}}} CYCLES {}}
set a(0-3306) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(0) TYPE READSLICE PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-195 LOC {0 1.0 1 0.0 1 0.0 5 0.75} PREDS {{259 0 0 0-3305 {}}} SUCCS {{259 0 0 0-3307 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3307) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-196 LOC {1 0.1275 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-3306 {}} {258 0 0 0-3286 {}}} SUCCS {{259 0 1.500 0-3308 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3308) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-197 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-3308 {}} {259 0 1.500 0-3307 {}} {258 0 1.500 0-3304 {}} {256 0 0 0-3299 {}} {256 0 0 0-3290 {}} {774 0 0 0-3321 {}}} SUCCS {{774 0 1.500 0-3290 {}} {774 0 1.500 0-3299 {}} {774 0 0 0-3308 {}} {258 0 0 0-3321 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3309) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-198 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-3299 {}}} SUCCS {{259 0 0 0-3310 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3310) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-199 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-3309 {}} {258 0 0 0-3290 {}}} SUCCS {{259 0 0 0-3311 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3311) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-200 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-3310 {}} {128 0 0 0-3313 {}}} SUCCS {{258 0 0 0-3313 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3312) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-201 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-3313 {}}} SUCCS {{259 0 0 0-3313 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3313) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_b34d1fc81f426503f0338916345b2acd634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-202 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-3312 {}} {258 0 0 0-3311 {}}} SUCCS {{128 0 0 0-3311 {}} {128 0 0 0-3312 {}} {259 0 0 0-3314 {}}} CYCLES {}}
set a(0-3314) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-203 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-3313 {}}} SUCCS {{259 0 0 0-3315 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3315) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-204 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-3314 {}} {128 0 0 0-3319 {}}} SUCCS {{258 0 0 0-3319 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3316) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-205 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-3319 {}}} SUCCS {{258 0 0 0-3319 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3317) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-206 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-3319 {}}} SUCCS {{258 0 0 0-3319 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3318) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-207 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-3319 {}}} SUCCS {{259 0 0 0-3319 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3319) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() QUANTITY 1 MULTICYCLE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-208 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-3318 {}} {258 0 0 0-3317 {}} {258 0 0 0-3316 {}} {258 0 0 0-3315 {}}} SUCCS {{128 0 0 0-3315 {}} {128 0 0 0-3316 {}} {128 0 0 0-3317 {}} {128 0 0 0-3318 {}} {259 0 0 0-3320 {}}} CYCLES {}}
set a(0-3320) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-209 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-3319 {}}} SUCCS {{259 0 1.500 0-3321 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3321) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-210 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-3321 {}} {259 0 1.500 0-3320 {}} {258 0 0 0-3308 {}} {256 0 0 0-3299 {}} {258 0 1.500 0-3298 {}} {256 0 0 0-3290 {}}} SUCCS {{774 0 1.500 0-3290 {}} {774 0 1.500 0-3299 {}} {774 0 0 0-3308 {}} {774 0 0 0-3321 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3322) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-211 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-3327 {}}} SUCCS {{259 0 0 0-3323 {}} {130 0 0 0-3326 {}} {256 0 0 0-3327 {}}} CYCLES {}}
set a(0-3323) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-212 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-3322 {}}} SUCCS {{259 0 0 0-3324 {}} {130 0 0 0-3326 {}}} CYCLES {}}
set a(0-3324) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-213 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-3323 {}}} SUCCS {{259 0 0 0-3325 {}} {130 0 0 0-3326 {}} {258 0 0 0-3327 {}}} CYCLES {}}
set a(0-3325) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-214 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-3324 {}}} SUCCS {{259 0 0 0-3326 {}}} CYCLES {}}
set a(0-3326) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-3129 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-215 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-3325 {}} {130 0 0 0-3324 {}} {130 0 0 0-3323 {}} {130 0 0 0-3322 {}} {130 0 0 0-3321 {}} {130 0 0 0-3320 {}} {130 0 0 0-3318 {}} {130 0 0 0-3317 {}} {130 0 0 0-3316 {}} {130 0 0 0-3315 {}} {130 0 0 0-3314 {}} {130 0 0 0-3312 {}} {130 0 0 0-3311 {}} {130 0 0 0-3310 {}} {130 0 0 0-3309 {}} {130 0 0 0-3308 {}} {130 0 0 0-3307 {}} {130 0 0 0-3306 {}} {130 0 0 0-3305 {}} {130 0 0 0-3304 {}} {130 0 0 0-3302 {}} {130 0 0 0-3301 {}} {130 0 0 0-3300 {}} {130 0 0 0-3299 {}} {130 0 0 0-3298 {}} {130 0 0 0-3297 {}} {130 0 0 0-3296 {}} {130 0 0 0-3295 {}} {130 0 0 0-3294 {}} {130 0 0 0-3293 {}} {130 0 0 0-3292 {}} {130 0 0 0-3291 {}} {130 0 0 0-3290 {}} {130 0 0 0-3289 {}} {130 0 0 0-3288 {}} {130 0 0 0-3287 {}} {130 0 0 0-3286 {}} {130 0 0 0-3285 {}} {130 0 0 0-3284 {}} {130 0 0 0-3283 {}} {130 0 0 0-3282 {}} {130 0 0 0-3281 {}}} SUCCS {{129 0 0 0-3327 {}}} CYCLES {}}
set a(0-3327) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3129 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-3327 {}} {129 0 0 0-3326 {}} {258 0 0 0-3324 {}} {256 0 0 0-3322 {}} {256 0 0 0-3305 {}} {256 0 0 0-3296 {}} {256 0 0 0-3287 {}} {256 0 0 0-3281 {}}} SUCCS {{774 0 0 0-3281 {}} {774 0 0 0-3287 {}} {774 0 0 0-3296 {}} {774 0 0 0-3305 {}} {774 0 0 0-3322 {}} {772 0 0 0-3327 {}}} CYCLES {}}
set a(0-3129) {CHI {0-3281 0-3282 0-3283 0-3284 0-3285 0-3286 0-3287 0-3288 0-3289 0-3290 0-3291 0-3292 0-3293 0-3294 0-3295 0-3296 0-3297 0-3298 0-3299 0-3300 0-3301 0-3302 0-3303 0-3304 0-3305 0-3306 0-3307 0-3308 0-3309 0-3310 0-3311 0-3312 0-3313 0-3314 0-3315 0-3316 0-3317 0-3318 0-3319 0-3320 0-3321 0-3322 0-3323 0-3324 0-3325 0-3326 0-3327} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {17990 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 17990 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 17990 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {179910.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-216 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-3280 {}} {258 0 0 0-3279 {}} {130 0 0 0-3278 {}} {258 0 0 0-3277 {}} {130 0 0 0-3276 {}} {130 0 0 0-3275 {}} {130 0 0 0-3274 {}} {130 0 0 0-3273 {}} {130 0 0 0-3272 {}} {130 0 0 0-3271 {}} {64 0 0 0-3270 {}} {64 0 0 0-3128 {}} {774 0 0 0-3388 {}}} SUCCS {{772 0 0 0-3280 {}} {131 0 0 0-3328 {}} {130 0 0 0-3329 {}} {130 0 0 0-3330 {}} {130 0 0 0-3331 {}} {130 0 0 0-3332 {}} {130 0 0 0-3333 {}} {130 0 0 0-3334 {}} {130 0 0 0-3335 {}} {130 0 0 0-3336 {}} {64 0 0 0-3130 {}} {256 0 0 0-3388 {}}} CYCLES {}}
set a(0-3328) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-217 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{131 0 0 0-3129 {}}} SUCCS {{259 0 0 0-3329 {}} {130 0 0 0-3336 {}}} CYCLES {}}
set a(0-3329) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-218 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-3328 {}} {130 0 0 0-3129 {}}} SUCCS {{259 0 0 0-3330 {}} {130 0 0 0-3336 {}}} CYCLES {}}
set a(0-3330) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-219 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-3329 {}} {130 0 0 0-3129 {}}} SUCCS {{258 0 0 0-3333 {}} {130 0 0 0-3336 {}}} CYCLES {}}
set a(0-3331) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-220 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{130 0 0 0-3129 {}} {774 0 0 0-3388 {}}} SUCCS {{259 0 0 0-3332 {}} {130 0 0 0-3336 {}} {256 0 0 0-3388 {}}} CYCLES {}}
set a(0-3332) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#13 TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-221 LOC {4 1.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{259 0 0 0-3331 {}} {130 0 0 0-3129 {}}} SUCCS {{259 0 0 0-3333 {}} {130 0 0 0-3336 {}}} CYCLES {}}
set a(0-3333) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-222 LOC {5 0.0 5 0.8724999999999999 5 0.8724999999999999 5 0.999999875 5 0.999999875} PREDS {{259 0 0 0-3332 {}} {258 0 0 0-3330 {}} {130 0 0 0-3129 {}}} SUCCS {{259 0 0 0-3334 {}} {130 0 0 0-3336 {}}} CYCLES {}}
set a(0-3334) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(8) TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-223 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-3333 {}} {130 0 0 0-3129 {}}} SUCCS {{259 0 0 0-3335 {}} {130 0 0 0-3336 {}}} CYCLES {}}
set a(0-3335) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-224 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-3334 {}} {130 0 0 0-3129 {}}} SUCCS {{259 0 0 0-3336 {}}} CYCLES {}}
set a(0-3336) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-225 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-3335 {}} {130 0 0 0-3334 {}} {130 0 0 0-3333 {}} {130 0 0 0-3332 {}} {130 0 0 0-3331 {}} {130 0 0 0-3330 {}} {130 0 0 0-3329 {}} {130 0 0 0-3328 {}} {130 0 0 0-3129 {}}} SUCCS {{128 0 0 0-3343 {}} {64 0 0 0-3130 {}}} CYCLES {}}
set a(0-3337) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-226 LOC {0 1.0 3 0.0 3 0.0 3 0.0 4 0.2859344} PREDS {{774 0 0 0-3388 {}}} SUCCS {{259 0 0 0-3338 {}} {130 0 0 0-3130 {}} {256 0 0 0-3388 {}}} CYCLES {}}
set a(0-3338) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#3 TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-227 LOC {0 1.0 3 0.0 3 0.0 4 0.2859344} PREDS {{259 0 0 0-3337 {}}} SUCCS {{259 0 0 0-3339 {}} {130 0 0 0-3130 {}}} CYCLES {}}
set a(0-3339) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-228 LOC {0 1.0 3 0.5359343999999999 3 0.5359343999999999 4 0.2859344} PREDS {{259 0 0 0-3338 {}}} SUCCS {{259 0 0 0-3340 {}} {130 0 0 0-3130 {}}} CYCLES {}}
set a(0-3340) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-229 LOC {1 0.18687499999999999 3 0.5359343999999999 3 0.5359343999999999 3 0.9999998774999999 4 0.7499998775} PREDS {{259 0 0 0-3339 {}} {258 0 0 0-3212 {}}} SUCCS {{259 0 1.500 0-3341 {}} {258 0 1.500 0-3342 {}} {130 0 0 0-3130 {}}} CYCLES {}}
set a(0-3341) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-230 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 1.500 0-3340 {}}} SUCCS {{258 0 0 0-3130 {}}} CYCLES {}}
set a(0-3342) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-231 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 1.500 0-3340 {}}} SUCCS {{258 0 0 0-3130 {}}} CYCLES {}}
set a(0-3343) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-232 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-3336 {}} {772 0 0 0-3130 {}}} SUCCS {{259 0 0 0-3130 {}}} CYCLES {}}
set a(0-3344) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-233 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.620625} PREDS {{774 0 0 0-3384 {}}} SUCCS {{259 0 0 0-3345 {}} {130 0 0 0-3383 {}} {256 0 0 0-3384 {}}} CYCLES {}}
set a(0-3345) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-234 LOC {0 1.0 1 0.0 1 0.0 1 0.620625} PREDS {{259 0 0 0-3344 {}}} SUCCS {{258 0 0 0-3349 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3346) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-235 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.620625} PREDS {} SUCCS {{259 0 0 0-3347 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3347) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#14 TYPE READSLICE PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-236 LOC {0 1.0 1 0.0 1 0.0 1 0.620625} PREDS {{259 0 0 0-3346 {}}} SUCCS {{259 0 0 0-3348 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3348) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-237 LOC {0 1.0 1 0.620625 1 0.620625 1 0.620625} PREDS {{259 0 0 0-3347 {}}} SUCCS {{259 0 0 0-3349 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3349) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-238 LOC {1 0.0 1 0.620625 1 0.620625 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-3348 {}} {258 0 0 0-3345 {}}} SUCCS {{259 0 1.500 0-3350 {}} {258 0 1.500 0-3365 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3350) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-239 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-3349 {}} {774 0 1.500 0-3378 {}} {774 0 1.500 0-3365 {}}} SUCCS {{258 0 0 0-3360 {}} {256 0 0 0-3365 {}} {258 0 0 0-3367 {}} {256 0 0 0-3378 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3351) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-240 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-3352 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3352) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#15 TYPE READSLICE PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-241 LOC {0 1.0 1 0.0 1 0.0 1 0.49124999999999996} PREDS {{259 0 0 0-3351 {}}} SUCCS {{259 0 0 0-3353 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3353) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-242 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 1 0.49124999999999996} PREDS {{259 0 0 0-3352 {}}} SUCCS {{258 0 0 0-3355 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3354) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-243 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 1 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-3355 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3355) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.03 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-244 LOC {1 0.0 1 0.49124999999999996 1 0.49124999999999996 1 0.620624875 1 0.620624875} PREDS {{259 0 0 0-3354 {}} {258 0 0 0-3353 {}}} SUCCS {{258 0 0 0-3358 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3356) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-245 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.620625} PREDS {{774 0 0 0-3384 {}}} SUCCS {{259 0 0 0-3357 {}} {130 0 0 0-3383 {}} {256 0 0 0-3384 {}}} CYCLES {}}
set a(0-3357) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-246 LOC {0 1.0 1 0.0 1 0.0 1 0.620625} PREDS {{259 0 0 0-3356 {}}} SUCCS {{259 0 0 0-3358 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3358) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-247 LOC {1 0.129375 1 0.620625 1 0.620625 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-3357 {}} {258 0 0 0-3355 {}}} SUCCS {{259 0 1.500 0-3359 {}} {258 0 1.500 0-3378 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3359) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-248 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-3358 {}} {774 0 1.500 0-3378 {}} {774 0 1.500 0-3365 {}}} SUCCS {{259 0 0 0-3360 {}} {256 0 0 0-3365 {}} {258 0 0 0-3366 {}} {256 0 0 0-3378 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3360) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-249 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-3359 {}} {258 0 0 0-3350 {}}} SUCCS {{259 0 0 0-3361 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3361) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-250 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-3360 {}} {128 0 0 0-3363 {}}} SUCCS {{258 0 0 0-3363 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3362) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-251 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-3363 {}}} SUCCS {{259 0 0 0-3363 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3363) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-252 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-3362 {}} {258 0 0 0-3361 {}}} SUCCS {{128 0 0 0-3361 {}} {128 0 0 0-3362 {}} {259 0 0 0-3364 {}}} CYCLES {}}
set a(0-3364) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-253 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-3363 {}}} SUCCS {{259 0 1.500 0-3365 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3365) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-254 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-3365 {}} {259 0 1.500 0-3364 {}} {256 0 0 0-3359 {}} {256 0 0 0-3350 {}} {258 0 1.500 0-3349 {}} {774 0 0 0-3378 {}}} SUCCS {{774 0 1.500 0-3350 {}} {774 0 1.500 0-3359 {}} {774 0 0 0-3365 {}} {258 0 0 0-3378 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3366) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-255 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-3359 {}}} SUCCS {{259 0 0 0-3367 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3367) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-256 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-3366 {}} {258 0 0 0-3350 {}}} SUCCS {{259 0 0 0-3368 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3368) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-257 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-3367 {}} {128 0 0 0-3370 {}}} SUCCS {{258 0 0 0-3370 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3369) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-258 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-3370 {}}} SUCCS {{259 0 0 0-3370 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3370) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_b34d1fc81f426503f0338916345b2acd634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-259 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-3369 {}} {258 0 0 0-3368 {}}} SUCCS {{128 0 0 0-3368 {}} {128 0 0 0-3369 {}} {259 0 0 0-3371 {}}} CYCLES {}}
set a(0-3371) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-260 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-3370 {}}} SUCCS {{259 0 0 0-3372 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3372) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-261 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-3371 {}} {128 0 0 0-3376 {}}} SUCCS {{258 0 0 0-3376 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3373) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-262 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-3376 {}}} SUCCS {{258 0 0 0-3376 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3374) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-263 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-3376 {}}} SUCCS {{258 0 0 0-3376 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3375) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-264 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-3376 {}}} SUCCS {{259 0 0 0-3376 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3376) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() QUANTITY 1 MULTICYCLE mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-265 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-3375 {}} {258 0 0 0-3374 {}} {258 0 0 0-3373 {}} {258 0 0 0-3372 {}}} SUCCS {{128 0 0 0-3372 {}} {128 0 0 0-3373 {}} {128 0 0 0-3374 {}} {128 0 0 0-3375 {}} {259 0 0 0-3377 {}}} CYCLES {}}
set a(0-3377) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-266 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-3376 {}}} SUCCS {{259 0 1.500 0-3378 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3378) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-267 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-3378 {}} {259 0 1.500 0-3377 {}} {258 0 0 0-3365 {}} {256 0 0 0-3359 {}} {258 0 1.500 0-3358 {}} {256 0 0 0-3350 {}}} SUCCS {{774 0 1.500 0-3350 {}} {774 0 1.500 0-3359 {}} {774 0 0 0-3365 {}} {774 0 0 0-3378 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3379) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-268 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-3384 {}}} SUCCS {{259 0 0 0-3380 {}} {130 0 0 0-3383 {}} {256 0 0 0-3384 {}}} CYCLES {}}
set a(0-3380) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-269 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-3379 {}}} SUCCS {{259 0 0 0-3381 {}} {130 0 0 0-3383 {}}} CYCLES {}}
set a(0-3381) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-270 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-3380 {}}} SUCCS {{259 0 0 0-3382 {}} {130 0 0 0-3383 {}} {258 0 0 0-3384 {}}} CYCLES {}}
set a(0-3382) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-271 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-3381 {}}} SUCCS {{259 0 0 0-3383 {}}} CYCLES {}}
set a(0-3383) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-3130 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-272 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-3382 {}} {130 0 0 0-3381 {}} {130 0 0 0-3380 {}} {130 0 0 0-3379 {}} {130 0 0 0-3378 {}} {130 0 0 0-3377 {}} {130 0 0 0-3375 {}} {130 0 0 0-3374 {}} {130 0 0 0-3373 {}} {130 0 0 0-3372 {}} {130 0 0 0-3371 {}} {130 0 0 0-3369 {}} {130 0 0 0-3368 {}} {130 0 0 0-3367 {}} {130 0 0 0-3366 {}} {130 0 0 0-3365 {}} {130 0 0 0-3364 {}} {130 0 0 0-3362 {}} {130 0 0 0-3361 {}} {130 0 0 0-3360 {}} {130 0 0 0-3359 {}} {130 0 0 0-3358 {}} {130 0 0 0-3357 {}} {130 0 0 0-3356 {}} {130 0 0 0-3355 {}} {130 0 0 0-3354 {}} {130 0 0 0-3353 {}} {130 0 0 0-3352 {}} {130 0 0 0-3351 {}} {130 0 0 0-3350 {}} {130 0 0 0-3349 {}} {130 0 0 0-3348 {}} {130 0 0 0-3347 {}} {130 0 0 0-3346 {}} {130 0 0 0-3345 {}} {130 0 0 0-3344 {}}} SUCCS {{129 0 0 0-3384 {}}} CYCLES {}}
set a(0-3384) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3130 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-3384 {}} {129 0 0 0-3383 {}} {258 0 0 0-3381 {}} {256 0 0 0-3379 {}} {256 0 0 0-3356 {}} {256 0 0 0-3344 {}}} SUCCS {{774 0 0 0-3344 {}} {774 0 0 0-3356 {}} {774 0 0 0-3379 {}} {772 0 0 0-3384 {}}} CYCLES {}}
set a(0-3130) {CHI {0-3344 0-3345 0-3346 0-3347 0-3348 0-3349 0-3350 0-3351 0-3352 0-3353 0-3354 0-3355 0-3356 0-3357 0-3358 0-3359 0-3360 0-3361 0-3362 0-3363 0-3364 0-3365 0-3366 0-3367 0-3368 0-3369 0-3370 0-3371 0-3372 0-3373 0-3374 0-3375 0-3376 0-3377 0-3378 0-3379 0-3380 0-3381 0-3382 0-3383 0-3384} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {17990 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 17990 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 17990 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {179910.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-273 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-3343 {}} {258 0 0 0-3342 {}} {258 0 0 0-3341 {}} {130 0 0 0-3340 {}} {130 0 0 0-3339 {}} {130 0 0 0-3338 {}} {130 0 0 0-3337 {}} {64 0 0 0-3336 {}} {64 0 0 0-3129 {}} {774 0 0 0-3388 {}}} SUCCS {{772 0 0 0-3343 {}} {131 0 0 0-3385 {}} {130 0 0 0-3386 {}} {130 0 0 0-3387 {}} {130 0 0 0-3388 {}} {130 0 0 0-3389 {}} {130 0 0 0-3390 {}} {130 0 0 0-3391 {}} {130 0 0 0-3392 {}} {130 0 0 0-3393 {}} {130 0 0 0-3394 {}} {130 0 0 0-3395 {}} {130 0 0 0-3396 {}}} CYCLES {}}
set a(0-3385) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-274 LOC {5 1.0 5 1.0 5 1.0 5 1.0 6 0.7431249999999999} PREDS {{131 0 0 0-3130 {}} {774 0 0 0-3388 {}}} SUCCS {{259 0 0 0-3386 {}} {256 0 0 0-3388 {}}} CYCLES {}}
set a(0-3386) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#12 TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-275 LOC {5 1.0 5 1.0 5 1.0 6 0.7431249999999999} PREDS {{259 0 0 0-3385 {}} {130 0 0 0-3130 {}}} SUCCS {{259 0 0 0-3387 {}}} CYCLES {}}
set a(0-3387) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.01 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-276 LOC {6 0.0 6 0.7431249999999999 6 0.7431249999999999 6 0.868749875 6 0.868749875} PREDS {{259 0 0 0-3386 {}} {130 0 0 0-3130 {}}} SUCCS {{259 0 0 0-3388 {}} {258 0 0 0-3389 {}}} CYCLES {}}
set a(0-3388) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-277 LOC {6 0.125625 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999 6 1.0} PREDS {{772 0 0 0-3388 {}} {259 0 0 0-3387 {}} {256 0 0 0-3385 {}} {130 0 0 0-3130 {}} {256 0 0 0-3337 {}} {256 0 0 0-3331 {}} {256 0 0 0-3129 {}} {256 0 0 0-3272 {}} {256 0 0 0-3264 {}} {256 0 0 0-3128 {}} {256 0 0 0-3213 {}} {256 0 0 0-3205 {}} {256 0 0 0-3127 {}} {256 0 0 0-3148 {}}} SUCCS {{774 0 0 0-3148 {}} {774 0 0 0-3127 {}} {774 0 0 0-3205 {}} {774 0 0 0-3213 {}} {774 0 0 0-3128 {}} {774 0 0 0-3264 {}} {774 0 0 0-3272 {}} {774 0 0 0-3129 {}} {774 0 0 0-3331 {}} {774 0 0 0-3337 {}} {774 0 0 0-3130 {}} {774 0 0 0-3385 {}} {772 0 0 0-3388 {}}} CYCLES {}}
set a(0-3389) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-278 LOC {6 0.125625 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{258 0 0 0-3387 {}} {130 0 0 0-3130 {}}} SUCCS {{258 0 0 0-3393 {}}} CYCLES {}}
set a(0-3390) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-279 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{130 0 0 0-3130 {}}} SUCCS {{259 0 0 0-3391 {}}} CYCLES {}}
set a(0-3391) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-280 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-3390 {}} {130 0 0 0-3130 {}}} SUCCS {{259 0 0 0-3392 {}}} CYCLES {}}
set a(0-3392) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-281 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-3391 {}} {130 0 0 0-3130 {}}} SUCCS {{259 0 0 0-3393 {}}} CYCLES {}}
set a(0-3393) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.05 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-282 LOC {6 0.125625 6 0.8687499999999999 6 0.8687499999999999 6 0.9999998749999999 6 0.9999998749999999} PREDS {{259 0 0 0-3392 {}} {258 0 0 0-3389 {}} {130 0 0 0-3130 {}}} SUCCS {{259 0 0 0-3394 {}}} CYCLES {}}
set a(0-3394) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-283 LOC {6 0.25687499999999996 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-3393 {}} {130 0 0 0-3130 {}}} SUCCS {{259 0 0 0-3395 {}}} CYCLES {}}
set a(0-3395) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-284 LOC {6 0.25687499999999996 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-3394 {}} {130 0 0 0-3130 {}}} SUCCS {{259 0 0 0-3396 {}}} CYCLES {}}
set a(0-3396) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3126 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-285 LOC {6 0.25687499999999996 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{772 0 0 0-3396 {}} {259 0 0 0-3395 {}} {130 0 0 0-3130 {}} {256 0 0 0-3142 {}}} SUCCS {{774 0 0 0-3142 {}} {772 0 0 0-3396 {}}} CYCLES {}}
set a(0-3126) {CHI {0-3142 0-3143 0-3144 0-3145 0-3146 0-3147 0-3148 0-3149 0-3150 0-3151 0-3152 0-3153 0-3154 0-3155 0-3127 0-3202 0-3203 0-3204 0-3205 0-3206 0-3207 0-3208 0-3209 0-3210 0-3211 0-3212 0-3213 0-3214 0-3215 0-3216 0-3217 0-3218 0-3219 0-3128 0-3261 0-3262 0-3263 0-3264 0-3265 0-3266 0-3267 0-3268 0-3269 0-3270 0-3271 0-3272 0-3273 0-3274 0-3275 0-3276 0-3277 0-3278 0-3279 0-3280 0-3129 0-3328 0-3329 0-3330 0-3331 0-3332 0-3333 0-3334 0-3335 0-3336 0-3337 0-3338 0-3339 0-3340 0-3341 0-3342 0-3343 0-3130 0-3385 0-3386 0-3387 0-3388 0-3389 0-3390 0-3391 0-3392 0-3393 0-3394 0-3395 0-3396} ITERATIONS 257 RESET_LATENCY {0 ?} CSTEPS 6 UNROLL 4 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {87380 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1542 TOTAL_CYCLES_IN 15420 TOTAL_CYCLES_UNDER 71960 TOTAL_CYCLES 87380 NAME COMP_LOOP TYPE LOOP DELAY {873810.00 ns} PAR 0-3125 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-286 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-3141 {}} {258 0 0 0-3140 {}} {258 0 0 0-3139 {}} {130 0 0 0-3138 {}} {774 0 0 0-3405 {}}} SUCCS {{772 0 0 0-3140 {}} {772 0 0 0-3141 {}} {131 0 0 0-3397 {}} {130 0 0 0-3398 {}} {130 0 0 0-3399 {}} {130 0 0 0-3400 {}} {130 0 0 0-3401 {}} {130 0 0 0-3402 {}} {130 0 0 0-3403 {}} {130 0 0 0-3404 {}} {256 0 0 0-3405 {}}} CYCLES {}}
set a(0-3397) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3125 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-287 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-3126 {}} {774 0 0 0-3405 {}}} SUCCS {{259 0 0 0-3398 {}} {130 0 0 0-3404 {}} {256 0 0 0-3405 {}}} CYCLES {}}
set a(0-3398) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-3125 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-288 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-3397 {}} {130 0 0 0-3126 {}}} SUCCS {{259 0 0 0-3399 {}} {130 0 0 0-3404 {}} {258 0 0 0-3405 {}}} CYCLES {}}
set a(0-3399) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-3125 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-289 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-3398 {}} {130 0 0 0-3126 {}}} SUCCS {{259 0 0 0-3400 {}} {130 0 0 0-3404 {}}} CYCLES {}}
set a(0-3400) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-3125 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-290 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-3399 {}} {130 0 0 0-3126 {}}} SUCCS {{259 0 0 0-3401 {}} {130 0 0 0-3404 {}}} CYCLES {}}
set a(0-3401) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-3125 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-291 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-3400 {}} {130 0 0 0-3126 {}}} SUCCS {{259 0 0 0-3402 {}} {130 0 0 0-3404 {}}} CYCLES {}}
set a(0-3402) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-3125 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-292 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3401 {}} {130 0 0 0-3126 {}}} SUCCS {{259 0 0 0-3403 {}} {130 0 0 0-3404 {}}} CYCLES {}}
set a(0-3403) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-3125 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-293 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3402 {}} {130 0 0 0-3126 {}}} SUCCS {{259 0 0 0-3404 {}}} CYCLES {}}
set a(0-3404) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-3125 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-294 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3403 {}} {130 0 0 0-3402 {}} {130 0 0 0-3401 {}} {130 0 0 0-3400 {}} {130 0 0 0-3399 {}} {130 0 0 0-3398 {}} {130 0 0 0-3397 {}} {130 0 0 0-3126 {}}} SUCCS {{129 0 0 0-3405 {}}} CYCLES {}}
set a(0-3405) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3125 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-3405 {}} {129 0 0 0-3404 {}} {258 0 0 0-3398 {}} {256 0 0 0-3397 {}} {256 0 0 0-3126 {}} {256 0 0 0-3138 {}}} SUCCS {{774 0 0 0-3138 {}} {774 0 0 0-3126 {}} {774 0 0 0-3397 {}} {772 0 0 0-3405 {}}} CYCLES {}}
set a(0-3125) {CHI {0-3138 0-3139 0-3140 0-3141 0-3126 0-3397 0-3398 0-3399 0-3400 0-3401 0-3402 0-3403 0-3404 0-3405} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {87400 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 87380 TOTAL_CYCLES 87400 NAME STAGE_LOOP TYPE LOOP DELAY {874010.00 ns} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-295 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-3137 {}} {130 0 0 0-3136 {}} {130 0 0 0-3135 {}} {130 0 0 0-3133 {}} {130 0 0 0-3132 {}} {258 0 0 0-3131 {}}} SUCCS {{772 0 0 0-3137 {}} {131 0 0 0-3406 {}} {130 0 0 0-3407 {}} {130 0 0 0-3408 {}} {130 0 0 0-3409 {}} {130 0 0 0-3410 {}} {130 0 0 0-3411 {}} {130 0 0 0-3412 {}} {130 0 0 0-3413 {}} {130 0 0 0-3414 {}} {130 0 0 0-3415 {}} {130 0 0 0-3416 {}} {130 0 0 0-3417 {}} {130 0 0 0-3418 {}} {130 0 0 0-3419 {}} {130 0 0 0-3420 {}} {130 0 0 0-3421 {}} {130 0 0 0-3422 {}} {130 0 0 0-3423 {}}} CYCLES {}}
set a(0-3406) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-296 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-3125 {}} {130 0 0 0-3136 {}}} SUCCS {} CYCLES {}}
set a(0-3407) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-297 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-3125 {}} {130 0 0 0-3136 {}}} SUCCS {{66 0 0 0-3410 {}} {66 0 0 0-3413 {}} {66 0 0 0-3416 {}} {66 0 0 0-3419 {}} {66 0 0 0-3422 {}}} CYCLES {}}
set a(0-3408) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-298 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-3125 {}} {146 0 0 0-3136 {}}} SUCCS {} CYCLES {}}
set a(0-3409) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-299 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-3125 {}} {128 0 0 0-3410 {}}} SUCCS {{259 0 0 0-3410 {}}} CYCLES {}}
set a(0-3410) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-300 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-3410 {}} {259 0 0 0-3409 {}} {66 0 0 0-3407 {}} {130 0 0 0-3125 {}} {66 0 0 0-3134 {}}} SUCCS {{128 0 0 0-3409 {}} {772 0 0 0-3410 {}} {259 0 0 0-3411 {}}} CYCLES {}}
set a(0-3411) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-301 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3410 {}} {130 0 0 0-3125 {}}} SUCCS {} CYCLES {}}
set a(0-3412) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-302 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-3125 {}} {128 0 0 0-3413 {}}} SUCCS {{259 0 0 0-3413 {}}} CYCLES {}}
set a(0-3413) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-303 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-3413 {}} {259 0 0 0-3412 {}} {66 0 0 0-3407 {}} {130 0 0 0-3125 {}} {66 0 0 0-3134 {}}} SUCCS {{128 0 0 0-3412 {}} {772 0 0 0-3413 {}} {259 0 0 0-3414 {}}} CYCLES {}}
set a(0-3414) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-304 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3413 {}} {130 0 0 0-3125 {}}} SUCCS {} CYCLES {}}
set a(0-3415) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-305 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-3125 {}} {128 0 0 0-3416 {}}} SUCCS {{259 0 0 0-3416 {}}} CYCLES {}}
set a(0-3416) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-306 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-3416 {}} {259 0 0 0-3415 {}} {66 0 0 0-3407 {}} {130 0 0 0-3125 {}} {66 0 0 0-3134 {}} {256 0 0 0-3132 {}}} SUCCS {{774 0 0 0-3132 {}} {128 0 0 0-3415 {}} {772 0 0 0-3416 {}} {259 0 0 0-3417 {}}} CYCLES {}}
set a(0-3417) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-307 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3416 {}} {130 0 0 0-3125 {}}} SUCCS {} CYCLES {}}
set a(0-3418) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-308 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-3125 {}} {128 0 0 0-3419 {}}} SUCCS {{259 0 0 0-3419 {}}} CYCLES {}}
set a(0-3419) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-309 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-3419 {}} {259 0 0 0-3418 {}} {66 0 0 0-3407 {}} {130 0 0 0-3125 {}} {66 0 0 0-3134 {}} {256 0 0 0-3131 {}}} SUCCS {{774 0 0 0-3131 {}} {128 0 0 0-3418 {}} {772 0 0 0-3419 {}} {259 0 0 0-3420 {}}} CYCLES {}}
set a(0-3420) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-310 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3419 {}} {130 0 0 0-3125 {}}} SUCCS {} CYCLES {}}
set a(0-3421) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-311 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-3125 {}} {128 0 0 0-3422 {}}} SUCCS {{259 0 0 0-3422 {}}} CYCLES {}}
set a(0-3422) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-312 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-3422 {}} {259 0 0 0-3421 {}} {66 0 0 0-3407 {}} {130 0 0 0-3125 {}} {66 0 0 0-3134 {}}} SUCCS {{128 0 0 0-3421 {}} {772 0 0 0-3422 {}} {259 0 0 0-3423 {}}} CYCLES {}}
set a(0-3423) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-3124 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-313 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3422 {}} {130 0 0 0-3125 {}}} SUCCS {} CYCLES {}}
set a(0-3124) {CHI {0-3131 0-3132 0-3133 0-3134 0-3135 0-3136 0-3137 0-3125 0-3406 0-3407 0-3408 0-3409 0-3410 0-3411 0-3412 0-3413 0-3414 0-3415 0-3416 0-3417 0-3418 0-3419 0-3420 0-3421 0-3422 0-3423} ITERATIONS Infinite LATENCY {87397 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {87403 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 87400 TOTAL_CYCLES 87403 NAME main TYPE LOOP DELAY {874040.00 ns} PAR 0-3123 XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-314 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-3123) {CHI 0-3124 ITERATIONS Infinite LATENCY {87397 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {87403 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 87403 TOTAL_CYCLES 87403 NAME core:rlp TYPE LOOP DELAY {874040.00 ns} PAR {} XREFS 25fd7355-e86b-4ab2-b6cd-3d5b963f7ef2-315 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-3123-TOTALCYCLES) {87403}
set a(0-3123-QMOD) {ccs_in(14,32) 0-3131 ccs_in(15,32) 0-3132 ccs_sync_in_wait(12) 0-3134 mgc_shift_l(1,0,4,11) {0-3139 0-3271} mgc_add(4,0,4,0,4) 0-3146 mgc_shift_l(1,0,4,10) {0-3147 0-3212} mgc_mul(9,0,9,0,9) 0-3150 BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) {0-3152 0-3217 0-3277 0-3341} BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) {0-3154 0-3218 0-3279 0-3342} mgc_add(8,0,8,0,8) 0-3160 BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) {0-3164 0-3173 0-3182 0-3195 0-3226 0-3235 0-3241 0-3254 0-3290 0-3299 0-3308 0-3321 0-3350 0-3359 0-3365 0-3378} mgc_add(10,0,10,0,10) {0-3169 0-3172 0-3225 0-3231 0-3234 0-3295 0-3298 0-3349 0-3355 0-3358} mgc_add(32,0,32,0,32) {0-3174 0-3184 0-3236 0-3243 0-3300 0-3310 0-3360 0-3367} modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5() {0-3177 0-3239 0-3303 0-3363} modulo_sub_b34d1fc81f426503f0338916345b2acd634e() {0-3187 0-3246 0-3313 0-3370} mult_dd399d4082bfb1cbfba92496f4a2a48f70bd() {0-3193 0-3252 0-3319 0-3376} mgc_add(11,0,10,0,11) {0-3198 0-3208 0-3257 0-3267 0-3324 0-3381} mgc_mul(10,0,10,0,10) {0-3216 0-3275 0-3340} mgc_add(9,0,9,0,9) {0-3286 0-3333} mgc_add(8,0,2,1,9) 0-3387 mgc_add(11,0,11,0,11) 0-3393 mgc_add(4,0,1,1,4) 0-3398 mgc_add(5,0,2,1,5) 0-3401 ccs_sync_out_wait(18) 0-3407 mgc_io_sync(0) {0-3410 0-3413 0-3416 0-3419 0-3422}}
set a(0-3123-PROC_NAME) {core}
set a(0-3123-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-3123}

