
rfid_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ee0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d0  08006ff0  08006ff0  00007ff0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073c0  080073c0  00009200  2**0
                  CONTENTS
  4 .ARM          00000008  080073c0  080073c0  000083c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073c8  080073c8  00009200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073c8  080073c8  000083c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080073cc  080073cc  000083cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  080073d0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000298  20000200  080075d0  00009200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000498  080075d0  00009498  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d278  00000000  00000000  00009229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023c2  00000000  00000000  000164a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da8  00000000  00000000  00018868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a92  00000000  00000000  00019610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000190ef  00000000  00000000  0001a0a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010438  00000000  00000000  00033191  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c6e3  00000000  00000000  000435c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cfcac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000483c  00000000  00000000  000cfcf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000d452c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000200 	.word	0x20000200
 800012c:	00000000 	.word	0x00000000
 8000130:	08006fd8 	.word	0x08006fd8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000204 	.word	0x20000204
 800014c:	08006fd8 	.word	0x08006fd8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <Loop>:
float				ANGLE_STEP					= 1;



void Loop(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
	  if (data_received_flag == 1)
 8000a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac4 <Loop+0x3c>)
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d10c      	bne.n	8000aae <Loop+0x26>
	  {
		  BufferProcess(rx_buffer);
 8000a94:	480c      	ldr	r0, [pc, #48]	@ (8000ac8 <Loop+0x40>)
 8000a96:	f000 f895 	bl	8000bc4 <BufferProcess>

//		  CalibrateSpeed(&servo_2_values);

		  if (motor_number == MOTOR_NUMBER)
 8000a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000acc <Loop+0x44>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	2b02      	cmp	r3, #2
 8000aa0:	d102      	bne.n	8000aa8 <Loop+0x20>
		  {
			  set_motors_flag = 1;
 8000aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad0 <Loop+0x48>)
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	701a      	strb	r2, [r3, #0]
		  }

		  data_received_flag = 0;
 8000aa8:	4b06      	ldr	r3, [pc, #24]	@ (8000ac4 <Loop+0x3c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	701a      	strb	r2, [r3, #0]
	  }

	  if (set_motors_flag == 1)
 8000aae:	4b08      	ldr	r3, [pc, #32]	@ (8000ad0 <Loop+0x48>)
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d103      	bne.n	8000abe <Loop+0x36>
	  {
		  DS04HandleAngle(&servo_1, &servo_1_values);
 8000ab6:	4907      	ldr	r1, [pc, #28]	@ (8000ad4 <Loop+0x4c>)
 8000ab8:	4807      	ldr	r0, [pc, #28]	@ (8000ad8 <Loop+0x50>)
 8000aba:	f000 f80f 	bl	8000adc <DS04HandleAngle>
	  }
}
 8000abe:	bf00      	nop
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	2000033c 	.word	0x2000033c
 8000ac8:	20000340 	.word	0x20000340
 8000acc:	2000021c 	.word	0x2000021c
 8000ad0:	2000021d 	.word	0x2000021d
 8000ad4:	2000000c 	.word	0x2000000c
 8000ad8:	20000000 	.word	0x20000000

08000adc <DS04HandleAngle>:

void DS04HandleAngle(ServoMotor *servo, ServoValues *servo_values)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	6039      	str	r1, [r7, #0]
	uint8 angle;
	angle = servo_values->angle;
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	785b      	ldrb	r3, [r3, #1]
 8000aea:	73fb      	strb	r3, [r7, #15]

	switch(angle)
 8000aec:	7bfb      	ldrb	r3, [r7, #15]
 8000aee:	2b1e      	cmp	r3, #30
 8000af0:	d864      	bhi.n	8000bbc <DS04HandleAngle+0xe0>
 8000af2:	a201      	add	r2, pc, #4	@ (adr r2, 8000af8 <DS04HandleAngle+0x1c>)
 8000af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000af8:	08000b75 	.word	0x08000b75
 8000afc:	08000bbd 	.word	0x08000bbd
 8000b00:	08000bbd 	.word	0x08000bbd
 8000b04:	08000bbd 	.word	0x08000bbd
 8000b08:	08000bbd 	.word	0x08000bbd
 8000b0c:	08000bbd 	.word	0x08000bbd
 8000b10:	08000b81 	.word	0x08000b81
 8000b14:	08000bbd 	.word	0x08000bbd
 8000b18:	08000bbd 	.word	0x08000bbd
 8000b1c:	08000bbd 	.word	0x08000bbd
 8000b20:	08000bbd 	.word	0x08000bbd
 8000b24:	08000bbd 	.word	0x08000bbd
 8000b28:	08000b8d 	.word	0x08000b8d
 8000b2c:	08000bbd 	.word	0x08000bbd
 8000b30:	08000bbd 	.word	0x08000bbd
 8000b34:	08000bbd 	.word	0x08000bbd
 8000b38:	08000bbd 	.word	0x08000bbd
 8000b3c:	08000bbd 	.word	0x08000bbd
 8000b40:	08000b99 	.word	0x08000b99
 8000b44:	08000bbd 	.word	0x08000bbd
 8000b48:	08000bbd 	.word	0x08000bbd
 8000b4c:	08000bbd 	.word	0x08000bbd
 8000b50:	08000bbd 	.word	0x08000bbd
 8000b54:	08000bbd 	.word	0x08000bbd
 8000b58:	08000ba5 	.word	0x08000ba5
 8000b5c:	08000bbd 	.word	0x08000bbd
 8000b60:	08000bbd 	.word	0x08000bbd
 8000b64:	08000bbd 	.word	0x08000bbd
 8000b68:	08000bbd 	.word	0x08000bbd
 8000b6c:	08000bbd 	.word	0x08000bbd
 8000b70:	08000bb1 	.word	0x08000bb1
	{
	case ANGLE_0:
		DS04CheckState(servo, servo_values, COUNTER_NUMBER_0);
 8000b74:	2201      	movs	r2, #1
 8000b76:	6839      	ldr	r1, [r7, #0]
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	f000 fac7 	bl	800110c <DS04CheckState>
		break;
 8000b7e:	e01d      	b.n	8000bbc <DS04HandleAngle+0xe0>

	case ANGLE_60:
		DS04CheckState(servo, servo_values, COUNTER_NUMBER_60);
 8000b80:	2202      	movs	r2, #2
 8000b82:	6839      	ldr	r1, [r7, #0]
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f000 fac1 	bl	800110c <DS04CheckState>
		break;
 8000b8a:	e017      	b.n	8000bbc <DS04HandleAngle+0xe0>

	case ANGLE_120:
		DS04CheckState(servo, servo_values, COUNTER_NUMBER_120);
 8000b8c:	2203      	movs	r2, #3
 8000b8e:	6839      	ldr	r1, [r7, #0]
 8000b90:	6878      	ldr	r0, [r7, #4]
 8000b92:	f000 fabb 	bl	800110c <DS04CheckState>
		break;
 8000b96:	e011      	b.n	8000bbc <DS04HandleAngle+0xe0>

	case ANGLE_180:
		DS04CheckState(servo, servo_values, COUNTER_NUMBER_180);
 8000b98:	2204      	movs	r2, #4
 8000b9a:	6839      	ldr	r1, [r7, #0]
 8000b9c:	6878      	ldr	r0, [r7, #4]
 8000b9e:	f000 fab5 	bl	800110c <DS04CheckState>
		break;
 8000ba2:	e00b      	b.n	8000bbc <DS04HandleAngle+0xe0>

	case ANGLE_240:
		DS04CheckState(servo, servo_values, COUNTER_NUMBER_240);
 8000ba4:	2205      	movs	r2, #5
 8000ba6:	6839      	ldr	r1, [r7, #0]
 8000ba8:	6878      	ldr	r0, [r7, #4]
 8000baa:	f000 faaf 	bl	800110c <DS04CheckState>
		break;
 8000bae:	e005      	b.n	8000bbc <DS04HandleAngle+0xe0>

	case ANGLE_300:
		DS04CheckState(servo, servo_values, COUNTER_NUMBER_300);
 8000bb0:	2206      	movs	r2, #6
 8000bb2:	6839      	ldr	r1, [r7, #0]
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	f000 faa9 	bl	800110c <DS04CheckState>
		break;
 8000bba:	bf00      	nop
	}


}
 8000bbc:	bf00      	nop
 8000bbe:	3710      	adds	r7, #16
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <BufferProcess>:

	  return 1;
}

void BufferProcess(uint8 *buffer)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
	motor_number = buffer[0];
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	781a      	ldrb	r2, [r3, #0]
 8000bd0:	4b19      	ldr	r3, [pc, #100]	@ (8000c38 <BufferProcess+0x74>)
 8000bd2:	701a      	strb	r2, [r3, #0]

	switch (motor_number)
 8000bd4:	4b18      	ldr	r3, [pc, #96]	@ (8000c38 <BufferProcess+0x74>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d002      	beq.n	8000be2 <BufferProcess+0x1e>
 8000bdc:	2b02      	cmp	r3, #2
 8000bde:	d012      	beq.n	8000c06 <BufferProcess+0x42>
 8000be0:	e023      	b.n	8000c2a <BufferProcess+0x66>
	{
	case 1:
		servo_1_values.motor_number = buffer[0];
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	781a      	ldrb	r2, [r3, #0]
 8000be6:	4b15      	ldr	r3, [pc, #84]	@ (8000c3c <BufferProcess+0x78>)
 8000be8:	701a      	strb	r2, [r3, #0]
		servo_1_values.angle = buffer[1];
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	785a      	ldrb	r2, [r3, #1]
 8000bee:	4b13      	ldr	r3, [pc, #76]	@ (8000c3c <BufferProcess+0x78>)
 8000bf0:	705a      	strb	r2, [r3, #1]
		servo_1_values.speed = buffer[2];
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	789a      	ldrb	r2, [r3, #2]
 8000bf6:	4b11      	ldr	r3, [pc, #68]	@ (8000c3c <BufferProcess+0x78>)
 8000bf8:	721a      	strb	r2, [r3, #8]
		servo_1_values.previous_millis = HAL_GetTick();
 8000bfa:	f000 fd71 	bl	80016e0 <HAL_GetTick>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	4a0e      	ldr	r2, [pc, #56]	@ (8000c3c <BufferProcess+0x78>)
 8000c02:	60d3      	str	r3, [r2, #12]
		break;
 8000c04:	e011      	b.n	8000c2a <BufferProcess+0x66>

	case 2:
		servo_2_values.motor_number = buffer[0];
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	781a      	ldrb	r2, [r3, #0]
 8000c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c40 <BufferProcess+0x7c>)
 8000c0c:	701a      	strb	r2, [r3, #0]
		servo_2_values.angle = buffer[1];
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	785a      	ldrb	r2, [r3, #1]
 8000c12:	4b0b      	ldr	r3, [pc, #44]	@ (8000c40 <BufferProcess+0x7c>)
 8000c14:	705a      	strb	r2, [r3, #1]
		servo_2_values.speed = buffer[2];
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	789a      	ldrb	r2, [r3, #2]
 8000c1a:	4b09      	ldr	r3, [pc, #36]	@ (8000c40 <BufferProcess+0x7c>)
 8000c1c:	721a      	strb	r2, [r3, #8]
		servo_2_values.previous_millis = HAL_GetTick();
 8000c1e:	f000 fd5f 	bl	80016e0 <HAL_GetTick>
 8000c22:	4603      	mov	r3, r0
 8000c24:	4a06      	ldr	r2, [pc, #24]	@ (8000c40 <BufferProcess+0x7c>)
 8000c26:	60d3      	str	r3, [r2, #12]
		break;
 8000c28:	bf00      	nop
	}

//	 printf("data received succussfully, motor_number : %d, angle = %d, speed = %d \r\n",
//			 buffer[0], buffer[1], buffer[2]);

	ResetRxBuffer();
 8000c2a:	f000 fa3f 	bl	80010ac <ResetRxBuffer>
}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	2000021c 	.word	0x2000021c
 8000c3c:	2000000c 	.word	0x2000000c
 8000c40:	2000001c 	.word	0x2000001c

08000c44 <TurnOnLED>:
		servo_values->speed = MAX_SPEED;
	}
}

void TurnOnLED(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000c48:	2201      	movs	r2, #1
 8000c4a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c4e:	4802      	ldr	r0, [pc, #8]	@ (8000c58 <TurnOnLED+0x14>)
 8000c50:	f001 faa8 	bl	80021a4 <HAL_GPIO_WritePin>
}
 8000c54:	bf00      	nop
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	40010c00 	.word	0x40010c00

08000c5c <TurnOffLED>:

void TurnOffLED(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c60:	2200      	movs	r2, #0
 8000c62:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c66:	4802      	ldr	r0, [pc, #8]	@ (8000c70 <TurnOffLED+0x14>)
 8000c68:	f001 fa9c 	bl	80021a4 <HAL_GPIO_WritePin>
}
 8000c6c:	bf00      	nop
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	40010c00 	.word	0x40010c00

08000c74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c78:	f000 fcda 	bl	8001630 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c7c:	f000 f828 	bl	8000cd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c80:	f000 f93c 	bl	8000efc <MX_GPIO_Init>
  MX_DMA_Init();
 8000c84:	f000 f914 	bl	8000eb0 <MX_DMA_Init>
  MX_TIM2_Init();
 8000c88:	f000 f866 	bl	8000d58 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000c8c:	f000 f8e6 	bl	8000e5c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000c90:	2100      	movs	r1, #0
 8000c92:	480b      	ldr	r0, [pc, #44]	@ (8000cc0 <main+0x4c>)
 8000c94:	f001 ff6e 	bl	8002b74 <HAL_TIM_PWM_Start>

  HAL_UART_Receive_DMA(&huart1, &rx_temp, 1);
 8000c98:	2201      	movs	r2, #1
 8000c9a:	490a      	ldr	r1, [pc, #40]	@ (8000cc4 <main+0x50>)
 8000c9c:	480a      	ldr	r0, [pc, #40]	@ (8000cc8 <main+0x54>)
 8000c9e:	f002 fd7e 	bl	800379e <HAL_UART_Receive_DMA>

  TurnOnLED();
 8000ca2:	f7ff ffcf 	bl	8000c44 <TurnOnLED>
  HAL_Delay(1000);
 8000ca6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000caa:	f000 fd23 	bl	80016f4 <HAL_Delay>
  TurnOffLED();
 8000cae:	f7ff ffd5 	bl	8000c5c <TurnOffLED>

  printf("check uart \r\n");
 8000cb2:	4806      	ldr	r0, [pc, #24]	@ (8000ccc <main+0x58>)
 8000cb4:	f004 fa18 	bl	80050e8 <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Loop();
 8000cb8:	f7ff fee6 	bl	8000a88 <Loop>
 8000cbc:	e7fc      	b.n	8000cb8 <main+0x44>
 8000cbe:	bf00      	nop
 8000cc0:	20000220 	.word	0x20000220
 8000cc4:	20000338 	.word	0x20000338
 8000cc8:	20000268 	.word	0x20000268
 8000ccc:	08006ff0 	.word	0x08006ff0

08000cd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b090      	sub	sp, #64	@ 0x40
 8000cd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cd6:	f107 0318 	add.w	r3, r7, #24
 8000cda:	2228      	movs	r2, #40	@ 0x28
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f004 fae2 	bl	80052a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ce4:	1d3b      	adds	r3, r7, #4
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	605a      	str	r2, [r3, #4]
 8000cec:	609a      	str	r2, [r3, #8]
 8000cee:	60da      	str	r2, [r3, #12]
 8000cf0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cf6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cfa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d00:	2301      	movs	r3, #1
 8000d02:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d04:	2302      	movs	r3, #2
 8000d06:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d08:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d12:	f107 0318 	add.w	r3, r7, #24
 8000d16:	4618      	mov	r0, r3
 8000d18:	f001 fa74 	bl	8002204 <HAL_RCC_OscConfig>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <SystemClock_Config+0x56>
  {
    Error_Handler();
 8000d22:	f000 f94d 	bl	8000fc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d26:	230f      	movs	r3, #15
 8000d28:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000d2e:	2380      	movs	r3, #128	@ 0x80
 8000d30:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d32:	2300      	movs	r3, #0
 8000d34:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d36:	2300      	movs	r3, #0
 8000d38:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f001 fce2 	bl	8002708 <HAL_RCC_ClockConfig>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000d4a:	f000 f939 	bl	8000fc0 <Error_Handler>
  }
}
 8000d4e:	bf00      	nop
 8000d50:	3740      	adds	r7, #64	@ 0x40
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
	...

08000d58 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b08e      	sub	sp, #56	@ 0x38
 8000d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d62:	2200      	movs	r2, #0
 8000d64:	601a      	str	r2, [r3, #0]
 8000d66:	605a      	str	r2, [r3, #4]
 8000d68:	609a      	str	r2, [r3, #8]
 8000d6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d6c:	f107 0320 	add.w	r3, r7, #32
 8000d70:	2200      	movs	r2, #0
 8000d72:	601a      	str	r2, [r3, #0]
 8000d74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d76:	1d3b      	adds	r3, r7, #4
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
 8000d80:	60da      	str	r2, [r3, #12]
 8000d82:	611a      	str	r2, [r3, #16]
 8000d84:	615a      	str	r2, [r3, #20]
 8000d86:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d88:	4b33      	ldr	r3, [pc, #204]	@ (8000e58 <MX_TIM2_Init+0x100>)
 8000d8a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d8e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8-1;
 8000d90:	4b31      	ldr	r3, [pc, #196]	@ (8000e58 <MX_TIM2_Init+0x100>)
 8000d92:	2207      	movs	r2, #7
 8000d94:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d96:	4b30      	ldr	r3, [pc, #192]	@ (8000e58 <MX_TIM2_Init+0x100>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 8000d9c:	4b2e      	ldr	r3, [pc, #184]	@ (8000e58 <MX_TIM2_Init+0x100>)
 8000d9e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000da2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000da4:	4b2c      	ldr	r3, [pc, #176]	@ (8000e58 <MX_TIM2_Init+0x100>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000daa:	4b2b      	ldr	r3, [pc, #172]	@ (8000e58 <MX_TIM2_Init+0x100>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000db0:	4829      	ldr	r0, [pc, #164]	@ (8000e58 <MX_TIM2_Init+0x100>)
 8000db2:	f001 fe37 	bl	8002a24 <HAL_TIM_Base_Init>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000dbc:	f000 f900 	bl	8000fc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dc6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4822      	ldr	r0, [pc, #136]	@ (8000e58 <MX_TIM2_Init+0x100>)
 8000dce:	f002 f835 	bl	8002e3c <HAL_TIM_ConfigClockSource>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000dd8:	f000 f8f2 	bl	8000fc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000ddc:	481e      	ldr	r0, [pc, #120]	@ (8000e58 <MX_TIM2_Init+0x100>)
 8000dde:	f001 fe70 	bl	8002ac2 <HAL_TIM_PWM_Init>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000de8:	f000 f8ea 	bl	8000fc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dec:	2300      	movs	r3, #0
 8000dee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000df0:	2300      	movs	r3, #0
 8000df2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000df4:	f107 0320 	add.w	r3, r7, #32
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4817      	ldr	r0, [pc, #92]	@ (8000e58 <MX_TIM2_Init+0x100>)
 8000dfc:	f002 fb96 	bl	800352c <HAL_TIMEx_MasterConfigSynchronization>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000e06:	f000 f8db 	bl	8000fc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000e0a:	2370      	movs	r3, #112	@ 0x70
 8000e0c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 18500;
 8000e0e:	f644 0344 	movw	r3, #18500	@ 0x4844
 8000e12:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e14:	2300      	movs	r3, #0
 8000e16:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e1c:	1d3b      	adds	r3, r7, #4
 8000e1e:	2200      	movs	r2, #0
 8000e20:	4619      	mov	r1, r3
 8000e22:	480d      	ldr	r0, [pc, #52]	@ (8000e58 <MX_TIM2_Init+0x100>)
 8000e24:	f001 ff48 	bl	8002cb8 <HAL_TIM_PWM_ConfigChannel>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000e2e:	f000 f8c7 	bl	8000fc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e32:	1d3b      	adds	r3, r7, #4
 8000e34:	2204      	movs	r2, #4
 8000e36:	4619      	mov	r1, r3
 8000e38:	4807      	ldr	r0, [pc, #28]	@ (8000e58 <MX_TIM2_Init+0x100>)
 8000e3a:	f001 ff3d 	bl	8002cb8 <HAL_TIM_PWM_ConfigChannel>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8000e44:	f000 f8bc 	bl	8000fc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000e48:	4803      	ldr	r0, [pc, #12]	@ (8000e58 <MX_TIM2_Init+0x100>)
 8000e4a:	f000 f9d7 	bl	80011fc <HAL_TIM_MspPostInit>

}
 8000e4e:	bf00      	nop
 8000e50:	3738      	adds	r7, #56	@ 0x38
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	20000220 	.word	0x20000220

08000e5c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e60:	4b11      	ldr	r3, [pc, #68]	@ (8000ea8 <MX_USART1_UART_Init+0x4c>)
 8000e62:	4a12      	ldr	r2, [pc, #72]	@ (8000eac <MX_USART1_UART_Init+0x50>)
 8000e64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e66:	4b10      	ldr	r3, [pc, #64]	@ (8000ea8 <MX_USART1_UART_Init+0x4c>)
 8000e68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea8 <MX_USART1_UART_Init+0x4c>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e74:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea8 <MX_USART1_UART_Init+0x4c>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea8 <MX_USART1_UART_Init+0x4c>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e80:	4b09      	ldr	r3, [pc, #36]	@ (8000ea8 <MX_USART1_UART_Init+0x4c>)
 8000e82:	220c      	movs	r2, #12
 8000e84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e86:	4b08      	ldr	r3, [pc, #32]	@ (8000ea8 <MX_USART1_UART_Init+0x4c>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ea8 <MX_USART1_UART_Init+0x4c>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e92:	4805      	ldr	r0, [pc, #20]	@ (8000ea8 <MX_USART1_UART_Init+0x4c>)
 8000e94:	f002 fba8 	bl	80035e8 <HAL_UART_Init>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e9e:	f000 f88f 	bl	8000fc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000268 	.word	0x20000268
 8000eac:	40013800 	.word	0x40013800

08000eb0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000eb6:	4b10      	ldr	r3, [pc, #64]	@ (8000ef8 <MX_DMA_Init+0x48>)
 8000eb8:	695b      	ldr	r3, [r3, #20]
 8000eba:	4a0f      	ldr	r2, [pc, #60]	@ (8000ef8 <MX_DMA_Init+0x48>)
 8000ebc:	f043 0301 	orr.w	r3, r3, #1
 8000ec0:	6153      	str	r3, [r2, #20]
 8000ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef8 <MX_DMA_Init+0x48>)
 8000ec4:	695b      	ldr	r3, [r3, #20]
 8000ec6:	f003 0301 	and.w	r3, r3, #1
 8000eca:	607b      	str	r3, [r7, #4]
 8000ecc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	200e      	movs	r0, #14
 8000ed4:	f000 fd09 	bl	80018ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000ed8:	200e      	movs	r0, #14
 8000eda:	f000 fd22 	bl	8001922 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	200f      	movs	r0, #15
 8000ee4:	f000 fd01 	bl	80018ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000ee8:	200f      	movs	r0, #15
 8000eea:	f000 fd1a 	bl	8001922 <HAL_NVIC_EnableIRQ>

}
 8000eee:	bf00      	nop
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40021000 	.word	0x40021000

08000efc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b088      	sub	sp, #32
 8000f00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f02:	f107 0310 	add.w	r3, r7, #16
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	605a      	str	r2, [r3, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
 8000f0e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f10:	4b28      	ldr	r3, [pc, #160]	@ (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f12:	699b      	ldr	r3, [r3, #24]
 8000f14:	4a27      	ldr	r2, [pc, #156]	@ (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f16:	f043 0320 	orr.w	r3, r3, #32
 8000f1a:	6193      	str	r3, [r2, #24]
 8000f1c:	4b25      	ldr	r3, [pc, #148]	@ (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f1e:	699b      	ldr	r3, [r3, #24]
 8000f20:	f003 0320 	and.w	r3, r3, #32
 8000f24:	60fb      	str	r3, [r7, #12]
 8000f26:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f28:	4b22      	ldr	r3, [pc, #136]	@ (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f2a:	699b      	ldr	r3, [r3, #24]
 8000f2c:	4a21      	ldr	r2, [pc, #132]	@ (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f2e:	f043 0304 	orr.w	r3, r3, #4
 8000f32:	6193      	str	r3, [r2, #24]
 8000f34:	4b1f      	ldr	r3, [pc, #124]	@ (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f36:	699b      	ldr	r3, [r3, #24]
 8000f38:	f003 0304 	and.w	r3, r3, #4
 8000f3c:	60bb      	str	r3, [r7, #8]
 8000f3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f40:	4b1c      	ldr	r3, [pc, #112]	@ (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f42:	699b      	ldr	r3, [r3, #24]
 8000f44:	4a1b      	ldr	r2, [pc, #108]	@ (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f46:	f043 0308 	orr.w	r3, r3, #8
 8000f4a:	6193      	str	r3, [r2, #24]
 8000f4c:	4b19      	ldr	r3, [pc, #100]	@ (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f4e:	699b      	ldr	r3, [r3, #24]
 8000f50:	f003 0308 	and.w	r3, r3, #8
 8000f54:	607b      	str	r3, [r7, #4]
 8000f56:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|LEDB8_Pin, GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f44f 6110 	mov.w	r1, #2304	@ 0x900
 8000f5e:	4816      	ldr	r0, [pc, #88]	@ (8000fb8 <MX_GPIO_Init+0xbc>)
 8000f60:	f001 f920 	bl	80021a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin LEDB8_Pin */
  GPIO_InitStruct.Pin = LED_Pin|LEDB8_Pin;
 8000f64:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8000f68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f72:	2302      	movs	r3, #2
 8000f74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f76:	f107 0310 	add.w	r3, r7, #16
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	480e      	ldr	r0, [pc, #56]	@ (8000fb8 <MX_GPIO_Init+0xbc>)
 8000f7e:	f000 ff8d 	bl	8001e9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f82:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f88:	4b0c      	ldr	r3, [pc, #48]	@ (8000fbc <MX_GPIO_Init+0xc0>)
 8000f8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f90:	f107 0310 	add.w	r3, r7, #16
 8000f94:	4619      	mov	r1, r3
 8000f96:	4808      	ldr	r0, [pc, #32]	@ (8000fb8 <MX_GPIO_Init+0xbc>)
 8000f98:	f000 ff80 	bl	8001e9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	2017      	movs	r0, #23
 8000fa2:	f000 fca2 	bl	80018ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000fa6:	2017      	movs	r0, #23
 8000fa8:	f000 fcbb 	bl	8001922 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fac:	bf00      	nop
 8000fae:	3720      	adds	r7, #32
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40021000 	.word	0x40021000
 8000fb8:	40010c00 	.word	0x40010c00
 8000fbc:	10210000 	.word	0x10210000

08000fc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fc4:	b672      	cpsid	i
}
 8000fc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fc8:	bf00      	nop
 8000fca:	e7fd      	b.n	8000fc8 <Error_Handler+0x8>

08000fcc <HAL_GPIO_EXTI_Callback>:
#include "optocounter.h"

uint8	optocounter_number	= 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_9)
 8000fd6:	88fb      	ldrh	r3, [r7, #6]
 8000fd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000fdc:	d10c      	bne.n	8000ff8 <HAL_GPIO_EXTI_Callback+0x2c>
    {
    	optocounter_number++;
 8000fde:	4b09      	ldr	r3, [pc, #36]	@ (8001004 <HAL_GPIO_EXTI_Callback+0x38>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	b2da      	uxtb	r2, r3
 8000fe6:	4b07      	ldr	r3, [pc, #28]	@ (8001004 <HAL_GPIO_EXTI_Callback+0x38>)
 8000fe8:	701a      	strb	r2, [r3, #0]

    	if (optocounter_number > 6)
 8000fea:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <HAL_GPIO_EXTI_Callback+0x38>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	2b06      	cmp	r3, #6
 8000ff0:	d902      	bls.n	8000ff8 <HAL_GPIO_EXTI_Callback+0x2c>
    	{
    		optocounter_number = 1;
 8000ff2:	4b04      	ldr	r3, [pc, #16]	@ (8001004 <HAL_GPIO_EXTI_Callback+0x38>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	701a      	strb	r2, [r3, #0]
    	}
    }
}
 8000ff8:	bf00      	nop
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bc80      	pop	{r7}
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	20000339 	.word	0x20000339

08001008 <OptocounterNumber>:

uint8 OptocounterNumber(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
	return optocounter_number;
 800100c:	4b02      	ldr	r3, [pc, #8]	@ (8001018 <OptocounterNumber+0x10>)
 800100e:	781b      	ldrb	r3, [r3, #0]
}
 8001010:	4618      	mov	r0, r3
 8001012:	46bd      	mov	sp, r7
 8001014:	bc80      	pop	{r7}
 8001016:	4770      	bx	lr
 8001018:	20000339 	.word	0x20000339

0800101c <HAL_UART_RxCpltCallback>:
extern uint8	rx_temp;



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4a1b      	ldr	r2, [pc, #108]	@ (8001094 <HAL_UART_RxCpltCallback+0x78>)
 8001028:	4293      	cmp	r3, r2
 800102a:	d12d      	bne.n	8001088 <HAL_UART_RxCpltCallback+0x6c>
	{
		if (rx_temp == START_BYTE && receiving == 0)//check START BYTE,if valid start receiving
 800102c:	4b1a      	ldr	r3, [pc, #104]	@ (8001098 <HAL_UART_RxCpltCallback+0x7c>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2bff      	cmp	r3, #255	@ 0xff
 8001032:	d10a      	bne.n	800104a <HAL_UART_RxCpltCallback+0x2e>
 8001034:	4b19      	ldr	r3, [pc, #100]	@ (800109c <HAL_UART_RxCpltCallback+0x80>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d106      	bne.n	800104a <HAL_UART_RxCpltCallback+0x2e>
		{
			receiving = 1;
 800103c:	4b17      	ldr	r3, [pc, #92]	@ (800109c <HAL_UART_RxCpltCallback+0x80>)
 800103e:	2201      	movs	r2, #1
 8001040:	701a      	strb	r2, [r3, #0]
			buffer_index = 0;
 8001042:	4b17      	ldr	r3, [pc, #92]	@ (80010a0 <HAL_UART_RxCpltCallback+0x84>)
 8001044:	2200      	movs	r2, #0
 8001046:	701a      	strb	r2, [r3, #0]
				buffer_index++;
			}

		}
	}
}
 8001048:	e01e      	b.n	8001088 <HAL_UART_RxCpltCallback+0x6c>
		else if (receiving == 1) //start receiving
 800104a:	4b14      	ldr	r3, [pc, #80]	@ (800109c <HAL_UART_RxCpltCallback+0x80>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b01      	cmp	r3, #1
 8001050:	d11a      	bne.n	8001088 <HAL_UART_RxCpltCallback+0x6c>
			if (rx_temp == STOP_BYTE)
 8001052:	4b11      	ldr	r3, [pc, #68]	@ (8001098 <HAL_UART_RxCpltCallback+0x7c>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	2b0a      	cmp	r3, #10
 8001058:	d105      	bne.n	8001066 <HAL_UART_RxCpltCallback+0x4a>
				data_received_flag = 1;
 800105a:	4b12      	ldr	r3, [pc, #72]	@ (80010a4 <HAL_UART_RxCpltCallback+0x88>)
 800105c:	2201      	movs	r2, #1
 800105e:	701a      	strb	r2, [r3, #0]
				receiving = 0;
 8001060:	4b0e      	ldr	r3, [pc, #56]	@ (800109c <HAL_UART_RxCpltCallback+0x80>)
 8001062:	2200      	movs	r2, #0
 8001064:	701a      	strb	r2, [r3, #0]
			if (buffer_index < RX_BUFFER_SIZE)
 8001066:	4b0e      	ldr	r3, [pc, #56]	@ (80010a0 <HAL_UART_RxCpltCallback+0x84>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b02      	cmp	r3, #2
 800106c:	d80c      	bhi.n	8001088 <HAL_UART_RxCpltCallback+0x6c>
				rx_buffer[buffer_index] = rx_temp;
 800106e:	4b0c      	ldr	r3, [pc, #48]	@ (80010a0 <HAL_UART_RxCpltCallback+0x84>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	461a      	mov	r2, r3
 8001074:	4b08      	ldr	r3, [pc, #32]	@ (8001098 <HAL_UART_RxCpltCallback+0x7c>)
 8001076:	7819      	ldrb	r1, [r3, #0]
 8001078:	4b0b      	ldr	r3, [pc, #44]	@ (80010a8 <HAL_UART_RxCpltCallback+0x8c>)
 800107a:	5499      	strb	r1, [r3, r2]
				buffer_index++;
 800107c:	4b08      	ldr	r3, [pc, #32]	@ (80010a0 <HAL_UART_RxCpltCallback+0x84>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	3301      	adds	r3, #1
 8001082:	b2da      	uxtb	r2, r3
 8001084:	4b06      	ldr	r3, [pc, #24]	@ (80010a0 <HAL_UART_RxCpltCallback+0x84>)
 8001086:	701a      	strb	r2, [r3, #0]
}
 8001088:	bf00      	nop
 800108a:	370c      	adds	r7, #12
 800108c:	46bd      	mov	sp, r7
 800108e:	bc80      	pop	{r7}
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	20000268 	.word	0x20000268
 8001098:	20000338 	.word	0x20000338
 800109c:	2000033a 	.word	0x2000033a
 80010a0:	2000033b 	.word	0x2000033b
 80010a4:	2000033c 	.word	0x2000033c
 80010a8:	20000340 	.word	0x20000340

080010ac <ResetRxBuffer>:


void ResetRxBuffer(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
	memset(rx_buffer , 0 ,RX_BUFFER_SIZE);
 80010b0:	2203      	movs	r2, #3
 80010b2:	2100      	movs	r1, #0
 80010b4:	4803      	ldr	r0, [pc, #12]	@ (80010c4 <ResetRxBuffer+0x18>)
 80010b6:	f004 f8f7 	bl	80052a8 <memset>
	buffer_index = 0;
 80010ba:	4b03      	ldr	r3, [pc, #12]	@ (80010c8 <ResetRxBuffer+0x1c>)
 80010bc:	2200      	movs	r2, #0
 80010be:	701a      	strb	r2, [r3, #0]
}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20000340 	.word	0x20000340
 80010c8:	2000033b 	.word	0x2000033b

080010cc <__io_putchar>:


/*function for define printf*/
PUTCHAR_PROTOTYPE
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8 *)&ch, 1, 0xFFFF);
 80010d4:	1d39      	adds	r1, r7, #4
 80010d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010da:	2201      	movs	r2, #1
 80010dc:	4803      	ldr	r0, [pc, #12]	@ (80010ec <__io_putchar+0x20>)
 80010de:	f002 fad3 	bl	8003688 <HAL_UART_Transmit>

  return ch;
 80010e2:	687b      	ldr	r3, [r7, #4]
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20000268 	.word	0x20000268

080010f0 <DS04ServoSetPulse>:

	*(servo->channel) = pulse;
}

void DS04ServoSetPulse(ServoMotor *servo, uint32 pulse)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
	*(servo->channel) = pulse;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	683a      	ldr	r2, [r7, #0]
 8001100:	601a      	str	r2, [r3, #0]
}
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr

0800110c <DS04CheckState>:

void DS04CheckState(ServoMotor *servo, ServoValues *servo_values, uint8 optocounter_number)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	60f8      	str	r0, [r7, #12]
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	4613      	mov	r3, r2
 8001118:	71fb      	strb	r3, [r7, #7]
	DS04ServoSetPulse(servo, DS04_SPEED_SLOW);
 800111a:	f644 0112 	movw	r1, #18450	@ 0x4812
 800111e:	68f8      	ldr	r0, [r7, #12]
 8001120:	f7ff ffe6 	bl	80010f0 <DS04ServoSetPulse>

	if (OptocounterNumber() == optocounter_number)
 8001124:	f7ff ff70 	bl	8001008 <OptocounterNumber>
 8001128:	4603      	mov	r3, r0
 800112a:	461a      	mov	r2, r3
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	4293      	cmp	r3, r2
 8001130:	d110      	bne.n	8001154 <DS04CheckState+0x48>
	{
		DS04ServoSetPulse(servo, DS04_STOP);
 8001132:	f644 0144 	movw	r1, #18500	@ 0x4844
 8001136:	68f8      	ldr	r0, [r7, #12]
 8001138:	f7ff ffda 	bl	80010f0 <DS04ServoSetPulse>
		printf("servo motor stopped at %d angle \r\n", 6 * OptocounterNumber());
 800113c:	f7ff ff64 	bl	8001008 <OptocounterNumber>
 8001140:	4603      	mov	r3, r0
 8001142:	461a      	mov	r2, r3
 8001144:	4613      	mov	r3, r2
 8001146:	005b      	lsls	r3, r3, #1
 8001148:	4413      	add	r3, r2
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	4619      	mov	r1, r3
 800114e:	4803      	ldr	r0, [pc, #12]	@ (800115c <DS04CheckState+0x50>)
 8001150:	f003 ff62 	bl	8005018 <iprintf>
	}
}
 8001154:	bf00      	nop
 8001156:	3710      	adds	r7, #16
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	08007000 	.word	0x08007000

08001160 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001160:	b480      	push	{r7}
 8001162:	b085      	sub	sp, #20
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001166:	4b15      	ldr	r3, [pc, #84]	@ (80011bc <HAL_MspInit+0x5c>)
 8001168:	699b      	ldr	r3, [r3, #24]
 800116a:	4a14      	ldr	r2, [pc, #80]	@ (80011bc <HAL_MspInit+0x5c>)
 800116c:	f043 0301 	orr.w	r3, r3, #1
 8001170:	6193      	str	r3, [r2, #24]
 8001172:	4b12      	ldr	r3, [pc, #72]	@ (80011bc <HAL_MspInit+0x5c>)
 8001174:	699b      	ldr	r3, [r3, #24]
 8001176:	f003 0301 	and.w	r3, r3, #1
 800117a:	60bb      	str	r3, [r7, #8]
 800117c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800117e:	4b0f      	ldr	r3, [pc, #60]	@ (80011bc <HAL_MspInit+0x5c>)
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	4a0e      	ldr	r2, [pc, #56]	@ (80011bc <HAL_MspInit+0x5c>)
 8001184:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001188:	61d3      	str	r3, [r2, #28]
 800118a:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <HAL_MspInit+0x5c>)
 800118c:	69db      	ldr	r3, [r3, #28]
 800118e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001192:	607b      	str	r3, [r7, #4]
 8001194:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001196:	4b0a      	ldr	r3, [pc, #40]	@ (80011c0 <HAL_MspInit+0x60>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	4a04      	ldr	r2, [pc, #16]	@ (80011c0 <HAL_MspInit+0x60>)
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011b2:	bf00      	nop
 80011b4:	3714      	adds	r7, #20
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr
 80011bc:	40021000 	.word	0x40021000
 80011c0:	40010000 	.word	0x40010000

080011c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011d4:	d10b      	bne.n	80011ee <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011d6:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <HAL_TIM_Base_MspInit+0x34>)
 80011d8:	69db      	ldr	r3, [r3, #28]
 80011da:	4a07      	ldr	r2, [pc, #28]	@ (80011f8 <HAL_TIM_Base_MspInit+0x34>)
 80011dc:	f043 0301 	orr.w	r3, r3, #1
 80011e0:	61d3      	str	r3, [r2, #28]
 80011e2:	4b05      	ldr	r3, [pc, #20]	@ (80011f8 <HAL_TIM_Base_MspInit+0x34>)
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	f003 0301 	and.w	r3, r3, #1
 80011ea:	60fb      	str	r3, [r7, #12]
 80011ec:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80011ee:	bf00      	nop
 80011f0:	3714      	adds	r7, #20
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bc80      	pop	{r7}
 80011f6:	4770      	bx	lr
 80011f8:	40021000 	.word	0x40021000

080011fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b088      	sub	sp, #32
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001204:	f107 0310 	add.w	r3, r7, #16
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800121a:	d117      	bne.n	800124c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800121c:	4b0d      	ldr	r3, [pc, #52]	@ (8001254 <HAL_TIM_MspPostInit+0x58>)
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	4a0c      	ldr	r2, [pc, #48]	@ (8001254 <HAL_TIM_MspPostInit+0x58>)
 8001222:	f043 0304 	orr.w	r3, r3, #4
 8001226:	6193      	str	r3, [r2, #24]
 8001228:	4b0a      	ldr	r3, [pc, #40]	@ (8001254 <HAL_TIM_MspPostInit+0x58>)
 800122a:	699b      	ldr	r3, [r3, #24]
 800122c:	f003 0304 	and.w	r3, r3, #4
 8001230:	60fb      	str	r3, [r7, #12]
 8001232:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001234:	2303      	movs	r3, #3
 8001236:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001238:	2302      	movs	r3, #2
 800123a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800123c:	2302      	movs	r3, #2
 800123e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001240:	f107 0310 	add.w	r3, r7, #16
 8001244:	4619      	mov	r1, r3
 8001246:	4804      	ldr	r0, [pc, #16]	@ (8001258 <HAL_TIM_MspPostInit+0x5c>)
 8001248:	f000 fe28 	bl	8001e9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800124c:	bf00      	nop
 800124e:	3720      	adds	r7, #32
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40021000 	.word	0x40021000
 8001258:	40010800 	.word	0x40010800

0800125c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001264:	f107 0310 	add.w	r3, r7, #16
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a47      	ldr	r2, [pc, #284]	@ (8001394 <HAL_UART_MspInit+0x138>)
 8001278:	4293      	cmp	r3, r2
 800127a:	f040 8086 	bne.w	800138a <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800127e:	4b46      	ldr	r3, [pc, #280]	@ (8001398 <HAL_UART_MspInit+0x13c>)
 8001280:	699b      	ldr	r3, [r3, #24]
 8001282:	4a45      	ldr	r2, [pc, #276]	@ (8001398 <HAL_UART_MspInit+0x13c>)
 8001284:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001288:	6193      	str	r3, [r2, #24]
 800128a:	4b43      	ldr	r3, [pc, #268]	@ (8001398 <HAL_UART_MspInit+0x13c>)
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001296:	4b40      	ldr	r3, [pc, #256]	@ (8001398 <HAL_UART_MspInit+0x13c>)
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	4a3f      	ldr	r2, [pc, #252]	@ (8001398 <HAL_UART_MspInit+0x13c>)
 800129c:	f043 0304 	orr.w	r3, r3, #4
 80012a0:	6193      	str	r3, [r2, #24]
 80012a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001398 <HAL_UART_MspInit+0x13c>)
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	f003 0304 	and.w	r3, r3, #4
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b4:	2302      	movs	r3, #2
 80012b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012b8:	2303      	movs	r3, #3
 80012ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012bc:	f107 0310 	add.w	r3, r7, #16
 80012c0:	4619      	mov	r1, r3
 80012c2:	4836      	ldr	r0, [pc, #216]	@ (800139c <HAL_UART_MspInit+0x140>)
 80012c4:	f000 fdea 	bl	8001e9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d6:	f107 0310 	add.w	r3, r7, #16
 80012da:	4619      	mov	r1, r3
 80012dc:	482f      	ldr	r0, [pc, #188]	@ (800139c <HAL_UART_MspInit+0x140>)
 80012de:	f000 fddd 	bl	8001e9c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80012e2:	4b2f      	ldr	r3, [pc, #188]	@ (80013a0 <HAL_UART_MspInit+0x144>)
 80012e4:	4a2f      	ldr	r2, [pc, #188]	@ (80013a4 <HAL_UART_MspInit+0x148>)
 80012e6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012e8:	4b2d      	ldr	r3, [pc, #180]	@ (80013a0 <HAL_UART_MspInit+0x144>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012ee:	4b2c      	ldr	r3, [pc, #176]	@ (80013a0 <HAL_UART_MspInit+0x144>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012f4:	4b2a      	ldr	r3, [pc, #168]	@ (80013a0 <HAL_UART_MspInit+0x144>)
 80012f6:	2280      	movs	r2, #128	@ 0x80
 80012f8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012fa:	4b29      	ldr	r3, [pc, #164]	@ (80013a0 <HAL_UART_MspInit+0x144>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001300:	4b27      	ldr	r3, [pc, #156]	@ (80013a0 <HAL_UART_MspInit+0x144>)
 8001302:	2200      	movs	r2, #0
 8001304:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001306:	4b26      	ldr	r3, [pc, #152]	@ (80013a0 <HAL_UART_MspInit+0x144>)
 8001308:	2220      	movs	r2, #32
 800130a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800130c:	4b24      	ldr	r3, [pc, #144]	@ (80013a0 <HAL_UART_MspInit+0x144>)
 800130e:	2200      	movs	r2, #0
 8001310:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001312:	4823      	ldr	r0, [pc, #140]	@ (80013a0 <HAL_UART_MspInit+0x144>)
 8001314:	f000 fb20 	bl	8001958 <HAL_DMA_Init>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800131e:	f7ff fe4f 	bl	8000fc0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a1e      	ldr	r2, [pc, #120]	@ (80013a0 <HAL_UART_MspInit+0x144>)
 8001326:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <HAL_UART_MspInit+0x144>)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800132e:	4b1e      	ldr	r3, [pc, #120]	@ (80013a8 <HAL_UART_MspInit+0x14c>)
 8001330:	4a1e      	ldr	r2, [pc, #120]	@ (80013ac <HAL_UART_MspInit+0x150>)
 8001332:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001334:	4b1c      	ldr	r3, [pc, #112]	@ (80013a8 <HAL_UART_MspInit+0x14c>)
 8001336:	2210      	movs	r2, #16
 8001338:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800133a:	4b1b      	ldr	r3, [pc, #108]	@ (80013a8 <HAL_UART_MspInit+0x14c>)
 800133c:	2200      	movs	r2, #0
 800133e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001340:	4b19      	ldr	r3, [pc, #100]	@ (80013a8 <HAL_UART_MspInit+0x14c>)
 8001342:	2280      	movs	r2, #128	@ 0x80
 8001344:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001346:	4b18      	ldr	r3, [pc, #96]	@ (80013a8 <HAL_UART_MspInit+0x14c>)
 8001348:	2200      	movs	r2, #0
 800134a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800134c:	4b16      	ldr	r3, [pc, #88]	@ (80013a8 <HAL_UART_MspInit+0x14c>)
 800134e:	2200      	movs	r2, #0
 8001350:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 8001352:	4b15      	ldr	r3, [pc, #84]	@ (80013a8 <HAL_UART_MspInit+0x14c>)
 8001354:	2220      	movs	r2, #32
 8001356:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001358:	4b13      	ldr	r3, [pc, #76]	@ (80013a8 <HAL_UART_MspInit+0x14c>)
 800135a:	2200      	movs	r2, #0
 800135c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800135e:	4812      	ldr	r0, [pc, #72]	@ (80013a8 <HAL_UART_MspInit+0x14c>)
 8001360:	f000 fafa 	bl	8001958 <HAL_DMA_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 800136a:	f7ff fe29 	bl	8000fc0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a0d      	ldr	r2, [pc, #52]	@ (80013a8 <HAL_UART_MspInit+0x14c>)
 8001372:	639a      	str	r2, [r3, #56]	@ 0x38
 8001374:	4a0c      	ldr	r2, [pc, #48]	@ (80013a8 <HAL_UART_MspInit+0x14c>)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800137a:	2200      	movs	r2, #0
 800137c:	2100      	movs	r1, #0
 800137e:	2025      	movs	r0, #37	@ 0x25
 8001380:	f000 fab3 	bl	80018ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001384:	2025      	movs	r0, #37	@ 0x25
 8001386:	f000 facc 	bl	8001922 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800138a:	bf00      	nop
 800138c:	3720      	adds	r7, #32
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40013800 	.word	0x40013800
 8001398:	40021000 	.word	0x40021000
 800139c:	40010800 	.word	0x40010800
 80013a0:	200002b0 	.word	0x200002b0
 80013a4:	40020058 	.word	0x40020058
 80013a8:	200002f4 	.word	0x200002f4
 80013ac:	40020044 	.word	0x40020044

080013b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <NMI_Handler+0x4>

080013b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013bc:	bf00      	nop
 80013be:	e7fd      	b.n	80013bc <HardFault_Handler+0x4>

080013c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013c4:	bf00      	nop
 80013c6:	e7fd      	b.n	80013c4 <MemManage_Handler+0x4>

080013c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013cc:	bf00      	nop
 80013ce:	e7fd      	b.n	80013cc <BusFault_Handler+0x4>

080013d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013d4:	bf00      	nop
 80013d6:	e7fd      	b.n	80013d4 <UsageFault_Handler+0x4>

080013d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013dc:	bf00      	nop
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr

080013e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr

080013f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013f4:	bf00      	nop
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr

080013fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001400:	f000 f95c 	bl	80016bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}

08001408 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800140c:	4802      	ldr	r0, [pc, #8]	@ (8001418 <DMA1_Channel4_IRQHandler+0x10>)
 800140e:	f000 fc11 	bl	8001c34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	200002f4 	.word	0x200002f4

0800141c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001420:	4802      	ldr	r0, [pc, #8]	@ (800142c <DMA1_Channel5_IRQHandler+0x10>)
 8001422:	f000 fc07 	bl	8001c34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	200002b0 	.word	0x200002b0

08001430 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001434:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001438:	f000 fecc 	bl	80021d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}

08001440 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001444:	4802      	ldr	r0, [pc, #8]	@ (8001450 <USART1_IRQHandler+0x10>)
 8001446:	f002 f9cf 	bl	80037e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800144a:	bf00      	nop
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	20000268 	.word	0x20000268

08001454 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  return 1;
 8001458:	2301      	movs	r3, #1
}
 800145a:	4618      	mov	r0, r3
 800145c:	46bd      	mov	sp, r7
 800145e:	bc80      	pop	{r7}
 8001460:	4770      	bx	lr

08001462 <_kill>:

int _kill(int pid, int sig)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b082      	sub	sp, #8
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
 800146a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800146c:	f003 ff6e 	bl	800534c <__errno>
 8001470:	4603      	mov	r3, r0
 8001472:	2216      	movs	r2, #22
 8001474:	601a      	str	r2, [r3, #0]
  return -1;
 8001476:	f04f 33ff 	mov.w	r3, #4294967295
}
 800147a:	4618      	mov	r0, r3
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <_exit>:

void _exit (int status)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b082      	sub	sp, #8
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800148a:	f04f 31ff 	mov.w	r1, #4294967295
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f7ff ffe7 	bl	8001462 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001494:	bf00      	nop
 8001496:	e7fd      	b.n	8001494 <_exit+0x12>

08001498 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
 80014a8:	e00a      	b.n	80014c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014aa:	f3af 8000 	nop.w
 80014ae:	4601      	mov	r1, r0
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	1c5a      	adds	r2, r3, #1
 80014b4:	60ba      	str	r2, [r7, #8]
 80014b6:	b2ca      	uxtb	r2, r1
 80014b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	3301      	adds	r3, #1
 80014be:	617b      	str	r3, [r7, #20]
 80014c0:	697a      	ldr	r2, [r7, #20]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	dbf0      	blt.n	80014aa <_read+0x12>
  }

  return len;
 80014c8:	687b      	ldr	r3, [r7, #4]
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3718      	adds	r7, #24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b086      	sub	sp, #24
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	60f8      	str	r0, [r7, #12]
 80014da:	60b9      	str	r1, [r7, #8]
 80014dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014de:	2300      	movs	r3, #0
 80014e0:	617b      	str	r3, [r7, #20]
 80014e2:	e009      	b.n	80014f8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	1c5a      	adds	r2, r3, #1
 80014e8:	60ba      	str	r2, [r7, #8]
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff fded 	bl	80010cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	3301      	adds	r3, #1
 80014f6:	617b      	str	r3, [r7, #20]
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	dbf1      	blt.n	80014e4 <_write+0x12>
  }
  return len;
 8001500:	687b      	ldr	r3, [r7, #4]
}
 8001502:	4618      	mov	r0, r3
 8001504:	3718      	adds	r7, #24
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}

0800150a <_close>:

int _close(int file)
{
 800150a:	b480      	push	{r7}
 800150c:	b083      	sub	sp, #12
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001512:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001516:	4618      	mov	r0, r3
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr

08001520 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001530:	605a      	str	r2, [r3, #4]
  return 0;
 8001532:	2300      	movs	r3, #0
}
 8001534:	4618      	mov	r0, r3
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr

0800153e <_isatty>:

int _isatty(int file)
{
 800153e:	b480      	push	{r7}
 8001540:	b083      	sub	sp, #12
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001546:	2301      	movs	r3, #1
}
 8001548:	4618      	mov	r0, r3
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	bc80      	pop	{r7}
 8001550:	4770      	bx	lr

08001552 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001552:	b480      	push	{r7}
 8001554:	b085      	sub	sp, #20
 8001556:	af00      	add	r7, sp, #0
 8001558:	60f8      	str	r0, [r7, #12]
 800155a:	60b9      	str	r1, [r7, #8]
 800155c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800155e:	2300      	movs	r3, #0
}
 8001560:	4618      	mov	r0, r3
 8001562:	3714      	adds	r7, #20
 8001564:	46bd      	mov	sp, r7
 8001566:	bc80      	pop	{r7}
 8001568:	4770      	bx	lr
	...

0800156c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001574:	4a14      	ldr	r2, [pc, #80]	@ (80015c8 <_sbrk+0x5c>)
 8001576:	4b15      	ldr	r3, [pc, #84]	@ (80015cc <_sbrk+0x60>)
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001580:	4b13      	ldr	r3, [pc, #76]	@ (80015d0 <_sbrk+0x64>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d102      	bne.n	800158e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001588:	4b11      	ldr	r3, [pc, #68]	@ (80015d0 <_sbrk+0x64>)
 800158a:	4a12      	ldr	r2, [pc, #72]	@ (80015d4 <_sbrk+0x68>)
 800158c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800158e:	4b10      	ldr	r3, [pc, #64]	@ (80015d0 <_sbrk+0x64>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4413      	add	r3, r2
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	429a      	cmp	r2, r3
 800159a:	d207      	bcs.n	80015ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800159c:	f003 fed6 	bl	800534c <__errno>
 80015a0:	4603      	mov	r3, r0
 80015a2:	220c      	movs	r2, #12
 80015a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015a6:	f04f 33ff 	mov.w	r3, #4294967295
 80015aa:	e009      	b.n	80015c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015ac:	4b08      	ldr	r3, [pc, #32]	@ (80015d0 <_sbrk+0x64>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015b2:	4b07      	ldr	r3, [pc, #28]	@ (80015d0 <_sbrk+0x64>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4413      	add	r3, r2
 80015ba:	4a05      	ldr	r2, [pc, #20]	@ (80015d0 <_sbrk+0x64>)
 80015bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015be:	68fb      	ldr	r3, [r7, #12]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3718      	adds	r7, #24
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20005000 	.word	0x20005000
 80015cc:	00000400 	.word	0x00000400
 80015d0:	20000344 	.word	0x20000344
 80015d4:	20000498 	.word	0x20000498

080015d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr

080015e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015e4:	f7ff fff8 	bl	80015d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015e8:	480b      	ldr	r0, [pc, #44]	@ (8001618 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015ea:	490c      	ldr	r1, [pc, #48]	@ (800161c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80015ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001620 <LoopFillZerobss+0x16>)
  movs r3, #0
 80015ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015f0:	e002      	b.n	80015f8 <LoopCopyDataInit>

080015f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015f6:	3304      	adds	r3, #4

080015f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015fc:	d3f9      	bcc.n	80015f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015fe:	4a09      	ldr	r2, [pc, #36]	@ (8001624 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001600:	4c09      	ldr	r4, [pc, #36]	@ (8001628 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001602:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001604:	e001      	b.n	800160a <LoopFillZerobss>

08001606 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001606:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001608:	3204      	adds	r2, #4

0800160a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800160a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800160c:	d3fb      	bcc.n	8001606 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800160e:	f003 fea3 	bl	8005358 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001612:	f7ff fb2f 	bl	8000c74 <main>
  bx lr
 8001616:	4770      	bx	lr
  ldr r0, =_sdata
 8001618:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800161c:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8001620:	080073d0 	.word	0x080073d0
  ldr r2, =_sbss
 8001624:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8001628:	20000498 	.word	0x20000498

0800162c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800162c:	e7fe      	b.n	800162c <ADC1_2_IRQHandler>
	...

08001630 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001634:	4b08      	ldr	r3, [pc, #32]	@ (8001658 <HAL_Init+0x28>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a07      	ldr	r2, [pc, #28]	@ (8001658 <HAL_Init+0x28>)
 800163a:	f043 0310 	orr.w	r3, r3, #16
 800163e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001640:	2003      	movs	r0, #3
 8001642:	f000 f947 	bl	80018d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001646:	200f      	movs	r0, #15
 8001648:	f000 f808 	bl	800165c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800164c:	f7ff fd88 	bl	8001160 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001650:	2300      	movs	r3, #0
}
 8001652:	4618      	mov	r0, r3
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40022000 	.word	0x40022000

0800165c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001664:	4b12      	ldr	r3, [pc, #72]	@ (80016b0 <HAL_InitTick+0x54>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	4b12      	ldr	r3, [pc, #72]	@ (80016b4 <HAL_InitTick+0x58>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	4619      	mov	r1, r3
 800166e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001672:	fbb3 f3f1 	udiv	r3, r3, r1
 8001676:	fbb2 f3f3 	udiv	r3, r2, r3
 800167a:	4618      	mov	r0, r3
 800167c:	f000 f95f 	bl	800193e <HAL_SYSTICK_Config>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e00e      	b.n	80016a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2b0f      	cmp	r3, #15
 800168e:	d80a      	bhi.n	80016a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001690:	2200      	movs	r2, #0
 8001692:	6879      	ldr	r1, [r7, #4]
 8001694:	f04f 30ff 	mov.w	r0, #4294967295
 8001698:	f000 f927 	bl	80018ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800169c:	4a06      	ldr	r2, [pc, #24]	@ (80016b8 <HAL_InitTick+0x5c>)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016a2:	2300      	movs	r3, #0
 80016a4:	e000      	b.n	80016a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	2000002c 	.word	0x2000002c
 80016b4:	20000034 	.word	0x20000034
 80016b8:	20000030 	.word	0x20000030

080016bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016c0:	4b05      	ldr	r3, [pc, #20]	@ (80016d8 <HAL_IncTick+0x1c>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	461a      	mov	r2, r3
 80016c6:	4b05      	ldr	r3, [pc, #20]	@ (80016dc <HAL_IncTick+0x20>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4413      	add	r3, r2
 80016cc:	4a03      	ldr	r2, [pc, #12]	@ (80016dc <HAL_IncTick+0x20>)
 80016ce:	6013      	str	r3, [r2, #0]
}
 80016d0:	bf00      	nop
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bc80      	pop	{r7}
 80016d6:	4770      	bx	lr
 80016d8:	20000034 	.word	0x20000034
 80016dc:	20000348 	.word	0x20000348

080016e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  return uwTick;
 80016e4:	4b02      	ldr	r3, [pc, #8]	@ (80016f0 <HAL_GetTick+0x10>)
 80016e6:	681b      	ldr	r3, [r3, #0]
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	20000348 	.word	0x20000348

080016f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016fc:	f7ff fff0 	bl	80016e0 <HAL_GetTick>
 8001700:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800170c:	d005      	beq.n	800171a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800170e:	4b0a      	ldr	r3, [pc, #40]	@ (8001738 <HAL_Delay+0x44>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	461a      	mov	r2, r3
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	4413      	add	r3, r2
 8001718:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800171a:	bf00      	nop
 800171c:	f7ff ffe0 	bl	80016e0 <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	429a      	cmp	r2, r3
 800172a:	d8f7      	bhi.n	800171c <HAL_Delay+0x28>
  {
  }
}
 800172c:	bf00      	nop
 800172e:	bf00      	nop
 8001730:	3710      	adds	r7, #16
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20000034 	.word	0x20000034

0800173c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800173c:	b480      	push	{r7}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800174c:	4b0c      	ldr	r3, [pc, #48]	@ (8001780 <__NVIC_SetPriorityGrouping+0x44>)
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001752:	68ba      	ldr	r2, [r7, #8]
 8001754:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001758:	4013      	ands	r3, r2
 800175a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001764:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001768:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800176c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800176e:	4a04      	ldr	r2, [pc, #16]	@ (8001780 <__NVIC_SetPriorityGrouping+0x44>)
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	60d3      	str	r3, [r2, #12]
}
 8001774:	bf00      	nop
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	e000ed00 	.word	0xe000ed00

08001784 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001788:	4b04      	ldr	r3, [pc, #16]	@ (800179c <__NVIC_GetPriorityGrouping+0x18>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	0a1b      	lsrs	r3, r3, #8
 800178e:	f003 0307 	and.w	r3, r3, #7
}
 8001792:	4618      	mov	r0, r3
 8001794:	46bd      	mov	sp, r7
 8001796:	bc80      	pop	{r7}
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	e000ed00 	.word	0xe000ed00

080017a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	db0b      	blt.n	80017ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017b2:	79fb      	ldrb	r3, [r7, #7]
 80017b4:	f003 021f 	and.w	r2, r3, #31
 80017b8:	4906      	ldr	r1, [pc, #24]	@ (80017d4 <__NVIC_EnableIRQ+0x34>)
 80017ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017be:	095b      	lsrs	r3, r3, #5
 80017c0:	2001      	movs	r0, #1
 80017c2:	fa00 f202 	lsl.w	r2, r0, r2
 80017c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017ca:	bf00      	nop
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr
 80017d4:	e000e100 	.word	0xe000e100

080017d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	4603      	mov	r3, r0
 80017e0:	6039      	str	r1, [r7, #0]
 80017e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	db0a      	blt.n	8001802 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	b2da      	uxtb	r2, r3
 80017f0:	490c      	ldr	r1, [pc, #48]	@ (8001824 <__NVIC_SetPriority+0x4c>)
 80017f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f6:	0112      	lsls	r2, r2, #4
 80017f8:	b2d2      	uxtb	r2, r2
 80017fa:	440b      	add	r3, r1
 80017fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001800:	e00a      	b.n	8001818 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	b2da      	uxtb	r2, r3
 8001806:	4908      	ldr	r1, [pc, #32]	@ (8001828 <__NVIC_SetPriority+0x50>)
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	f003 030f 	and.w	r3, r3, #15
 800180e:	3b04      	subs	r3, #4
 8001810:	0112      	lsls	r2, r2, #4
 8001812:	b2d2      	uxtb	r2, r2
 8001814:	440b      	add	r3, r1
 8001816:	761a      	strb	r2, [r3, #24]
}
 8001818:	bf00      	nop
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	bc80      	pop	{r7}
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	e000e100 	.word	0xe000e100
 8001828:	e000ed00 	.word	0xe000ed00

0800182c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800182c:	b480      	push	{r7}
 800182e:	b089      	sub	sp, #36	@ 0x24
 8001830:	af00      	add	r7, sp, #0
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	60b9      	str	r1, [r7, #8]
 8001836:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	f1c3 0307 	rsb	r3, r3, #7
 8001846:	2b04      	cmp	r3, #4
 8001848:	bf28      	it	cs
 800184a:	2304      	movcs	r3, #4
 800184c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	3304      	adds	r3, #4
 8001852:	2b06      	cmp	r3, #6
 8001854:	d902      	bls.n	800185c <NVIC_EncodePriority+0x30>
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	3b03      	subs	r3, #3
 800185a:	e000      	b.n	800185e <NVIC_EncodePriority+0x32>
 800185c:	2300      	movs	r3, #0
 800185e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001860:	f04f 32ff 	mov.w	r2, #4294967295
 8001864:	69bb      	ldr	r3, [r7, #24]
 8001866:	fa02 f303 	lsl.w	r3, r2, r3
 800186a:	43da      	mvns	r2, r3
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	401a      	ands	r2, r3
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001874:	f04f 31ff 	mov.w	r1, #4294967295
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	fa01 f303 	lsl.w	r3, r1, r3
 800187e:	43d9      	mvns	r1, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001884:	4313      	orrs	r3, r2
         );
}
 8001886:	4618      	mov	r0, r3
 8001888:	3724      	adds	r7, #36	@ 0x24
 800188a:	46bd      	mov	sp, r7
 800188c:	bc80      	pop	{r7}
 800188e:	4770      	bx	lr

08001890 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	3b01      	subs	r3, #1
 800189c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018a0:	d301      	bcc.n	80018a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018a2:	2301      	movs	r3, #1
 80018a4:	e00f      	b.n	80018c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018a6:	4a0a      	ldr	r2, [pc, #40]	@ (80018d0 <SysTick_Config+0x40>)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3b01      	subs	r3, #1
 80018ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ae:	210f      	movs	r1, #15
 80018b0:	f04f 30ff 	mov.w	r0, #4294967295
 80018b4:	f7ff ff90 	bl	80017d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018b8:	4b05      	ldr	r3, [pc, #20]	@ (80018d0 <SysTick_Config+0x40>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018be:	4b04      	ldr	r3, [pc, #16]	@ (80018d0 <SysTick_Config+0x40>)
 80018c0:	2207      	movs	r2, #7
 80018c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	e000e010 	.word	0xe000e010

080018d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f7ff ff2d 	bl	800173c <__NVIC_SetPriorityGrouping>
}
 80018e2:	bf00      	nop
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b086      	sub	sp, #24
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	4603      	mov	r3, r0
 80018f2:	60b9      	str	r1, [r7, #8]
 80018f4:	607a      	str	r2, [r7, #4]
 80018f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018f8:	2300      	movs	r3, #0
 80018fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018fc:	f7ff ff42 	bl	8001784 <__NVIC_GetPriorityGrouping>
 8001900:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	68b9      	ldr	r1, [r7, #8]
 8001906:	6978      	ldr	r0, [r7, #20]
 8001908:	f7ff ff90 	bl	800182c <NVIC_EncodePriority>
 800190c:	4602      	mov	r2, r0
 800190e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001912:	4611      	mov	r1, r2
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff ff5f 	bl	80017d8 <__NVIC_SetPriority>
}
 800191a:	bf00      	nop
 800191c:	3718      	adds	r7, #24
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001922:	b580      	push	{r7, lr}
 8001924:	b082      	sub	sp, #8
 8001926:	af00      	add	r7, sp, #0
 8001928:	4603      	mov	r3, r0
 800192a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800192c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff ff35 	bl	80017a0 <__NVIC_EnableIRQ>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b082      	sub	sp, #8
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f7ff ffa2 	bl	8001890 <SysTick_Config>
 800194c:	4603      	mov	r3, r0
}
 800194e:	4618      	mov	r0, r3
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
	...

08001958 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001960:	2300      	movs	r3, #0
 8001962:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d101      	bne.n	800196e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e043      	b.n	80019f6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	461a      	mov	r2, r3
 8001974:	4b22      	ldr	r3, [pc, #136]	@ (8001a00 <HAL_DMA_Init+0xa8>)
 8001976:	4413      	add	r3, r2
 8001978:	4a22      	ldr	r2, [pc, #136]	@ (8001a04 <HAL_DMA_Init+0xac>)
 800197a:	fba2 2303 	umull	r2, r3, r2, r3
 800197e:	091b      	lsrs	r3, r3, #4
 8001980:	009a      	lsls	r2, r3, #2
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a1f      	ldr	r2, [pc, #124]	@ (8001a08 <HAL_DMA_Init+0xb0>)
 800198a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2202      	movs	r2, #2
 8001990:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80019a2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80019a6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80019b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	68db      	ldr	r3, [r3, #12]
 80019b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	69db      	ldr	r3, [r3, #28]
 80019ce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80019d0:	68fa      	ldr	r2, [r7, #12]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2201      	movs	r2, #1
 80019e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2200      	movs	r2, #0
 80019f0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80019f4:	2300      	movs	r3, #0
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3714      	adds	r7, #20
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bc80      	pop	{r7}
 80019fe:	4770      	bx	lr
 8001a00:	bffdfff8 	.word	0xbffdfff8
 8001a04:	cccccccd 	.word	0xcccccccd
 8001a08:	40020000 	.word	0x40020000

08001a0c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
 8001a18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d101      	bne.n	8001a2c <HAL_DMA_Start_IT+0x20>
 8001a28:	2302      	movs	r3, #2
 8001a2a:	e04b      	b.n	8001ac4 <HAL_DMA_Start_IT+0xb8>
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d13a      	bne.n	8001ab6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2202      	movs	r2, #2
 8001a44:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f022 0201 	bic.w	r2, r2, #1
 8001a5c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	687a      	ldr	r2, [r7, #4]
 8001a62:	68b9      	ldr	r1, [r7, #8]
 8001a64:	68f8      	ldr	r0, [r7, #12]
 8001a66:	f000 f9eb 	bl	8001e40 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d008      	beq.n	8001a84 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f042 020e 	orr.w	r2, r2, #14
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	e00f      	b.n	8001aa4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f022 0204 	bic.w	r2, r2, #4
 8001a92:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f042 020a 	orr.w	r2, r2, #10
 8001aa2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f042 0201 	orr.w	r2, r2, #1
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	e005      	b.n	8001ac2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2200      	movs	r2, #0
 8001aba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001ac2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3718      	adds	r7, #24
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d008      	beq.n	8001af6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2204      	movs	r2, #4
 8001ae8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2200      	movs	r2, #0
 8001aee:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e020      	b.n	8001b38 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f022 020e 	bic.w	r2, r2, #14
 8001b04:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f022 0201 	bic.w	r2, r2, #1
 8001b14:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b1e:	2101      	movs	r1, #1
 8001b20:	fa01 f202 	lsl.w	r2, r1, r2
 8001b24:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2201      	movs	r2, #1
 8001b2a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2200      	movs	r2, #0
 8001b32:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3714      	adds	r7, #20
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bc80      	pop	{r7}
 8001b40:	4770      	bx	lr
	...

08001b44 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d005      	beq.n	8001b68 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2204      	movs	r2, #4
 8001b60:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	73fb      	strb	r3, [r7, #15]
 8001b66:	e051      	b.n	8001c0c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f022 020e 	bic.w	r2, r2, #14
 8001b76:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f022 0201 	bic.w	r2, r2, #1
 8001b86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a22      	ldr	r2, [pc, #136]	@ (8001c18 <HAL_DMA_Abort_IT+0xd4>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d029      	beq.n	8001be6 <HAL_DMA_Abort_IT+0xa2>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a21      	ldr	r2, [pc, #132]	@ (8001c1c <HAL_DMA_Abort_IT+0xd8>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d022      	beq.n	8001be2 <HAL_DMA_Abort_IT+0x9e>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a1f      	ldr	r2, [pc, #124]	@ (8001c20 <HAL_DMA_Abort_IT+0xdc>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d01a      	beq.n	8001bdc <HAL_DMA_Abort_IT+0x98>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a1e      	ldr	r2, [pc, #120]	@ (8001c24 <HAL_DMA_Abort_IT+0xe0>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d012      	beq.n	8001bd6 <HAL_DMA_Abort_IT+0x92>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a1c      	ldr	r2, [pc, #112]	@ (8001c28 <HAL_DMA_Abort_IT+0xe4>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d00a      	beq.n	8001bd0 <HAL_DMA_Abort_IT+0x8c>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a1b      	ldr	r2, [pc, #108]	@ (8001c2c <HAL_DMA_Abort_IT+0xe8>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d102      	bne.n	8001bca <HAL_DMA_Abort_IT+0x86>
 8001bc4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001bc8:	e00e      	b.n	8001be8 <HAL_DMA_Abort_IT+0xa4>
 8001bca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001bce:	e00b      	b.n	8001be8 <HAL_DMA_Abort_IT+0xa4>
 8001bd0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001bd4:	e008      	b.n	8001be8 <HAL_DMA_Abort_IT+0xa4>
 8001bd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bda:	e005      	b.n	8001be8 <HAL_DMA_Abort_IT+0xa4>
 8001bdc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001be0:	e002      	b.n	8001be8 <HAL_DMA_Abort_IT+0xa4>
 8001be2:	2310      	movs	r3, #16
 8001be4:	e000      	b.n	8001be8 <HAL_DMA_Abort_IT+0xa4>
 8001be6:	2301      	movs	r3, #1
 8001be8:	4a11      	ldr	r2, [pc, #68]	@ (8001c30 <HAL_DMA_Abort_IT+0xec>)
 8001bea:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d003      	beq.n	8001c0c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	4798      	blx	r3
    } 
  }
  return status;
 8001c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3710      	adds	r7, #16
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40020008 	.word	0x40020008
 8001c1c:	4002001c 	.word	0x4002001c
 8001c20:	40020030 	.word	0x40020030
 8001c24:	40020044 	.word	0x40020044
 8001c28:	40020058 	.word	0x40020058
 8001c2c:	4002006c 	.word	0x4002006c
 8001c30:	40020000 	.word	0x40020000

08001c34 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c50:	2204      	movs	r2, #4
 8001c52:	409a      	lsls	r2, r3
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	4013      	ands	r3, r2
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d04f      	beq.n	8001cfc <HAL_DMA_IRQHandler+0xc8>
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	f003 0304 	and.w	r3, r3, #4
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d04a      	beq.n	8001cfc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0320 	and.w	r3, r3, #32
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d107      	bne.n	8001c84 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f022 0204 	bic.w	r2, r2, #4
 8001c82:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a66      	ldr	r2, [pc, #408]	@ (8001e24 <HAL_DMA_IRQHandler+0x1f0>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d029      	beq.n	8001ce2 <HAL_DMA_IRQHandler+0xae>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a65      	ldr	r2, [pc, #404]	@ (8001e28 <HAL_DMA_IRQHandler+0x1f4>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d022      	beq.n	8001cde <HAL_DMA_IRQHandler+0xaa>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a63      	ldr	r2, [pc, #396]	@ (8001e2c <HAL_DMA_IRQHandler+0x1f8>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d01a      	beq.n	8001cd8 <HAL_DMA_IRQHandler+0xa4>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a62      	ldr	r2, [pc, #392]	@ (8001e30 <HAL_DMA_IRQHandler+0x1fc>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d012      	beq.n	8001cd2 <HAL_DMA_IRQHandler+0x9e>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a60      	ldr	r2, [pc, #384]	@ (8001e34 <HAL_DMA_IRQHandler+0x200>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d00a      	beq.n	8001ccc <HAL_DMA_IRQHandler+0x98>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a5f      	ldr	r2, [pc, #380]	@ (8001e38 <HAL_DMA_IRQHandler+0x204>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d102      	bne.n	8001cc6 <HAL_DMA_IRQHandler+0x92>
 8001cc0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001cc4:	e00e      	b.n	8001ce4 <HAL_DMA_IRQHandler+0xb0>
 8001cc6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001cca:	e00b      	b.n	8001ce4 <HAL_DMA_IRQHandler+0xb0>
 8001ccc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001cd0:	e008      	b.n	8001ce4 <HAL_DMA_IRQHandler+0xb0>
 8001cd2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001cd6:	e005      	b.n	8001ce4 <HAL_DMA_IRQHandler+0xb0>
 8001cd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cdc:	e002      	b.n	8001ce4 <HAL_DMA_IRQHandler+0xb0>
 8001cde:	2340      	movs	r3, #64	@ 0x40
 8001ce0:	e000      	b.n	8001ce4 <HAL_DMA_IRQHandler+0xb0>
 8001ce2:	2304      	movs	r3, #4
 8001ce4:	4a55      	ldr	r2, [pc, #340]	@ (8001e3c <HAL_DMA_IRQHandler+0x208>)
 8001ce6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	f000 8094 	beq.w	8001e1a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001cfa:	e08e      	b.n	8001e1a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d00:	2202      	movs	r2, #2
 8001d02:	409a      	lsls	r2, r3
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	4013      	ands	r3, r2
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d056      	beq.n	8001dba <HAL_DMA_IRQHandler+0x186>
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d051      	beq.n	8001dba <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0320 	and.w	r3, r3, #32
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d10b      	bne.n	8001d3c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f022 020a 	bic.w	r2, r2, #10
 8001d32:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a38      	ldr	r2, [pc, #224]	@ (8001e24 <HAL_DMA_IRQHandler+0x1f0>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d029      	beq.n	8001d9a <HAL_DMA_IRQHandler+0x166>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a37      	ldr	r2, [pc, #220]	@ (8001e28 <HAL_DMA_IRQHandler+0x1f4>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d022      	beq.n	8001d96 <HAL_DMA_IRQHandler+0x162>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a35      	ldr	r2, [pc, #212]	@ (8001e2c <HAL_DMA_IRQHandler+0x1f8>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d01a      	beq.n	8001d90 <HAL_DMA_IRQHandler+0x15c>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a34      	ldr	r2, [pc, #208]	@ (8001e30 <HAL_DMA_IRQHandler+0x1fc>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d012      	beq.n	8001d8a <HAL_DMA_IRQHandler+0x156>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a32      	ldr	r2, [pc, #200]	@ (8001e34 <HAL_DMA_IRQHandler+0x200>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d00a      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x150>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a31      	ldr	r2, [pc, #196]	@ (8001e38 <HAL_DMA_IRQHandler+0x204>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d102      	bne.n	8001d7e <HAL_DMA_IRQHandler+0x14a>
 8001d78:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d7c:	e00e      	b.n	8001d9c <HAL_DMA_IRQHandler+0x168>
 8001d7e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d82:	e00b      	b.n	8001d9c <HAL_DMA_IRQHandler+0x168>
 8001d84:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d88:	e008      	b.n	8001d9c <HAL_DMA_IRQHandler+0x168>
 8001d8a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d8e:	e005      	b.n	8001d9c <HAL_DMA_IRQHandler+0x168>
 8001d90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d94:	e002      	b.n	8001d9c <HAL_DMA_IRQHandler+0x168>
 8001d96:	2320      	movs	r3, #32
 8001d98:	e000      	b.n	8001d9c <HAL_DMA_IRQHandler+0x168>
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	4a27      	ldr	r2, [pc, #156]	@ (8001e3c <HAL_DMA_IRQHandler+0x208>)
 8001d9e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d034      	beq.n	8001e1a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001db8:	e02f      	b.n	8001e1a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbe:	2208      	movs	r2, #8
 8001dc0:	409a      	lsls	r2, r3
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d028      	beq.n	8001e1c <HAL_DMA_IRQHandler+0x1e8>
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	f003 0308 	and.w	r3, r3, #8
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d023      	beq.n	8001e1c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f022 020e 	bic.w	r2, r2, #14
 8001de2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dec:	2101      	movs	r1, #1
 8001dee:	fa01 f202 	lsl.w	r2, r1, r2
 8001df2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2201      	movs	r2, #1
 8001df8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d004      	beq.n	8001e1c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	4798      	blx	r3
    }
  }
  return;
 8001e1a:	bf00      	nop
 8001e1c:	bf00      	nop
}
 8001e1e:	3710      	adds	r7, #16
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40020008 	.word	0x40020008
 8001e28:	4002001c 	.word	0x4002001c
 8001e2c:	40020030 	.word	0x40020030
 8001e30:	40020044 	.word	0x40020044
 8001e34:	40020058 	.word	0x40020058
 8001e38:	4002006c 	.word	0x4002006c
 8001e3c:	40020000 	.word	0x40020000

08001e40 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
 8001e4c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e56:	2101      	movs	r1, #1
 8001e58:	fa01 f202 	lsl.w	r2, r1, r2
 8001e5c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	683a      	ldr	r2, [r7, #0]
 8001e64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	2b10      	cmp	r3, #16
 8001e6c:	d108      	bne.n	8001e80 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68ba      	ldr	r2, [r7, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e7e:	e007      	b.n	8001e90 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	68ba      	ldr	r2, [r7, #8]
 8001e86:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	60da      	str	r2, [r3, #12]
}
 8001e90:	bf00      	nop
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bc80      	pop	{r7}
 8001e98:	4770      	bx	lr
	...

08001e9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b08b      	sub	sp, #44	@ 0x2c
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eae:	e169      	b.n	8002184 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	69fa      	ldr	r2, [r7, #28]
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	f040 8158 	bne.w	800217e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	4a9a      	ldr	r2, [pc, #616]	@ (800213c <HAL_GPIO_Init+0x2a0>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d05e      	beq.n	8001f96 <HAL_GPIO_Init+0xfa>
 8001ed8:	4a98      	ldr	r2, [pc, #608]	@ (800213c <HAL_GPIO_Init+0x2a0>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d875      	bhi.n	8001fca <HAL_GPIO_Init+0x12e>
 8001ede:	4a98      	ldr	r2, [pc, #608]	@ (8002140 <HAL_GPIO_Init+0x2a4>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d058      	beq.n	8001f96 <HAL_GPIO_Init+0xfa>
 8001ee4:	4a96      	ldr	r2, [pc, #600]	@ (8002140 <HAL_GPIO_Init+0x2a4>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d86f      	bhi.n	8001fca <HAL_GPIO_Init+0x12e>
 8001eea:	4a96      	ldr	r2, [pc, #600]	@ (8002144 <HAL_GPIO_Init+0x2a8>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d052      	beq.n	8001f96 <HAL_GPIO_Init+0xfa>
 8001ef0:	4a94      	ldr	r2, [pc, #592]	@ (8002144 <HAL_GPIO_Init+0x2a8>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d869      	bhi.n	8001fca <HAL_GPIO_Init+0x12e>
 8001ef6:	4a94      	ldr	r2, [pc, #592]	@ (8002148 <HAL_GPIO_Init+0x2ac>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d04c      	beq.n	8001f96 <HAL_GPIO_Init+0xfa>
 8001efc:	4a92      	ldr	r2, [pc, #584]	@ (8002148 <HAL_GPIO_Init+0x2ac>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d863      	bhi.n	8001fca <HAL_GPIO_Init+0x12e>
 8001f02:	4a92      	ldr	r2, [pc, #584]	@ (800214c <HAL_GPIO_Init+0x2b0>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d046      	beq.n	8001f96 <HAL_GPIO_Init+0xfa>
 8001f08:	4a90      	ldr	r2, [pc, #576]	@ (800214c <HAL_GPIO_Init+0x2b0>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d85d      	bhi.n	8001fca <HAL_GPIO_Init+0x12e>
 8001f0e:	2b12      	cmp	r3, #18
 8001f10:	d82a      	bhi.n	8001f68 <HAL_GPIO_Init+0xcc>
 8001f12:	2b12      	cmp	r3, #18
 8001f14:	d859      	bhi.n	8001fca <HAL_GPIO_Init+0x12e>
 8001f16:	a201      	add	r2, pc, #4	@ (adr r2, 8001f1c <HAL_GPIO_Init+0x80>)
 8001f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f1c:	08001f97 	.word	0x08001f97
 8001f20:	08001f71 	.word	0x08001f71
 8001f24:	08001f83 	.word	0x08001f83
 8001f28:	08001fc5 	.word	0x08001fc5
 8001f2c:	08001fcb 	.word	0x08001fcb
 8001f30:	08001fcb 	.word	0x08001fcb
 8001f34:	08001fcb 	.word	0x08001fcb
 8001f38:	08001fcb 	.word	0x08001fcb
 8001f3c:	08001fcb 	.word	0x08001fcb
 8001f40:	08001fcb 	.word	0x08001fcb
 8001f44:	08001fcb 	.word	0x08001fcb
 8001f48:	08001fcb 	.word	0x08001fcb
 8001f4c:	08001fcb 	.word	0x08001fcb
 8001f50:	08001fcb 	.word	0x08001fcb
 8001f54:	08001fcb 	.word	0x08001fcb
 8001f58:	08001fcb 	.word	0x08001fcb
 8001f5c:	08001fcb 	.word	0x08001fcb
 8001f60:	08001f79 	.word	0x08001f79
 8001f64:	08001f8d 	.word	0x08001f8d
 8001f68:	4a79      	ldr	r2, [pc, #484]	@ (8002150 <HAL_GPIO_Init+0x2b4>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d013      	beq.n	8001f96 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f6e:	e02c      	b.n	8001fca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	623b      	str	r3, [r7, #32]
          break;
 8001f76:	e029      	b.n	8001fcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	3304      	adds	r3, #4
 8001f7e:	623b      	str	r3, [r7, #32]
          break;
 8001f80:	e024      	b.n	8001fcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	3308      	adds	r3, #8
 8001f88:	623b      	str	r3, [r7, #32]
          break;
 8001f8a:	e01f      	b.n	8001fcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	330c      	adds	r3, #12
 8001f92:	623b      	str	r3, [r7, #32]
          break;
 8001f94:	e01a      	b.n	8001fcc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d102      	bne.n	8001fa4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f9e:	2304      	movs	r3, #4
 8001fa0:	623b      	str	r3, [r7, #32]
          break;
 8001fa2:	e013      	b.n	8001fcc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d105      	bne.n	8001fb8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fac:	2308      	movs	r3, #8
 8001fae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	69fa      	ldr	r2, [r7, #28]
 8001fb4:	611a      	str	r2, [r3, #16]
          break;
 8001fb6:	e009      	b.n	8001fcc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fb8:	2308      	movs	r3, #8
 8001fba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	69fa      	ldr	r2, [r7, #28]
 8001fc0:	615a      	str	r2, [r3, #20]
          break;
 8001fc2:	e003      	b.n	8001fcc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	623b      	str	r3, [r7, #32]
          break;
 8001fc8:	e000      	b.n	8001fcc <HAL_GPIO_Init+0x130>
          break;
 8001fca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	2bff      	cmp	r3, #255	@ 0xff
 8001fd0:	d801      	bhi.n	8001fd6 <HAL_GPIO_Init+0x13a>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	e001      	b.n	8001fda <HAL_GPIO_Init+0x13e>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	3304      	adds	r3, #4
 8001fda:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	2bff      	cmp	r3, #255	@ 0xff
 8001fe0:	d802      	bhi.n	8001fe8 <HAL_GPIO_Init+0x14c>
 8001fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	e002      	b.n	8001fee <HAL_GPIO_Init+0x152>
 8001fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fea:	3b08      	subs	r3, #8
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	210f      	movs	r1, #15
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8001ffc:	43db      	mvns	r3, r3
 8001ffe:	401a      	ands	r2, r3
 8002000:	6a39      	ldr	r1, [r7, #32]
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	fa01 f303 	lsl.w	r3, r1, r3
 8002008:	431a      	orrs	r2, r3
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002016:	2b00      	cmp	r3, #0
 8002018:	f000 80b1 	beq.w	800217e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800201c:	4b4d      	ldr	r3, [pc, #308]	@ (8002154 <HAL_GPIO_Init+0x2b8>)
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	4a4c      	ldr	r2, [pc, #304]	@ (8002154 <HAL_GPIO_Init+0x2b8>)
 8002022:	f043 0301 	orr.w	r3, r3, #1
 8002026:	6193      	str	r3, [r2, #24]
 8002028:	4b4a      	ldr	r3, [pc, #296]	@ (8002154 <HAL_GPIO_Init+0x2b8>)
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	f003 0301 	and.w	r3, r3, #1
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002034:	4a48      	ldr	r2, [pc, #288]	@ (8002158 <HAL_GPIO_Init+0x2bc>)
 8002036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002038:	089b      	lsrs	r3, r3, #2
 800203a:	3302      	adds	r3, #2
 800203c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002040:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002044:	f003 0303 	and.w	r3, r3, #3
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	220f      	movs	r2, #15
 800204c:	fa02 f303 	lsl.w	r3, r2, r3
 8002050:	43db      	mvns	r3, r3
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	4013      	ands	r3, r2
 8002056:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4a40      	ldr	r2, [pc, #256]	@ (800215c <HAL_GPIO_Init+0x2c0>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d013      	beq.n	8002088 <HAL_GPIO_Init+0x1ec>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	4a3f      	ldr	r2, [pc, #252]	@ (8002160 <HAL_GPIO_Init+0x2c4>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d00d      	beq.n	8002084 <HAL_GPIO_Init+0x1e8>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	4a3e      	ldr	r2, [pc, #248]	@ (8002164 <HAL_GPIO_Init+0x2c8>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d007      	beq.n	8002080 <HAL_GPIO_Init+0x1e4>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a3d      	ldr	r2, [pc, #244]	@ (8002168 <HAL_GPIO_Init+0x2cc>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d101      	bne.n	800207c <HAL_GPIO_Init+0x1e0>
 8002078:	2303      	movs	r3, #3
 800207a:	e006      	b.n	800208a <HAL_GPIO_Init+0x1ee>
 800207c:	2304      	movs	r3, #4
 800207e:	e004      	b.n	800208a <HAL_GPIO_Init+0x1ee>
 8002080:	2302      	movs	r3, #2
 8002082:	e002      	b.n	800208a <HAL_GPIO_Init+0x1ee>
 8002084:	2301      	movs	r3, #1
 8002086:	e000      	b.n	800208a <HAL_GPIO_Init+0x1ee>
 8002088:	2300      	movs	r3, #0
 800208a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800208c:	f002 0203 	and.w	r2, r2, #3
 8002090:	0092      	lsls	r2, r2, #2
 8002092:	4093      	lsls	r3, r2
 8002094:	68fa      	ldr	r2, [r7, #12]
 8002096:	4313      	orrs	r3, r2
 8002098:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800209a:	492f      	ldr	r1, [pc, #188]	@ (8002158 <HAL_GPIO_Init+0x2bc>)
 800209c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209e:	089b      	lsrs	r3, r3, #2
 80020a0:	3302      	adds	r3, #2
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d006      	beq.n	80020c2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020b4:	4b2d      	ldr	r3, [pc, #180]	@ (800216c <HAL_GPIO_Init+0x2d0>)
 80020b6:	689a      	ldr	r2, [r3, #8]
 80020b8:	492c      	ldr	r1, [pc, #176]	@ (800216c <HAL_GPIO_Init+0x2d0>)
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	4313      	orrs	r3, r2
 80020be:	608b      	str	r3, [r1, #8]
 80020c0:	e006      	b.n	80020d0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020c2:	4b2a      	ldr	r3, [pc, #168]	@ (800216c <HAL_GPIO_Init+0x2d0>)
 80020c4:	689a      	ldr	r2, [r3, #8]
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	43db      	mvns	r3, r3
 80020ca:	4928      	ldr	r1, [pc, #160]	@ (800216c <HAL_GPIO_Init+0x2d0>)
 80020cc:	4013      	ands	r3, r2
 80020ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d006      	beq.n	80020ea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020dc:	4b23      	ldr	r3, [pc, #140]	@ (800216c <HAL_GPIO_Init+0x2d0>)
 80020de:	68da      	ldr	r2, [r3, #12]
 80020e0:	4922      	ldr	r1, [pc, #136]	@ (800216c <HAL_GPIO_Init+0x2d0>)
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	60cb      	str	r3, [r1, #12]
 80020e8:	e006      	b.n	80020f8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020ea:	4b20      	ldr	r3, [pc, #128]	@ (800216c <HAL_GPIO_Init+0x2d0>)
 80020ec:	68da      	ldr	r2, [r3, #12]
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	43db      	mvns	r3, r3
 80020f2:	491e      	ldr	r1, [pc, #120]	@ (800216c <HAL_GPIO_Init+0x2d0>)
 80020f4:	4013      	ands	r3, r2
 80020f6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d006      	beq.n	8002112 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002104:	4b19      	ldr	r3, [pc, #100]	@ (800216c <HAL_GPIO_Init+0x2d0>)
 8002106:	685a      	ldr	r2, [r3, #4]
 8002108:	4918      	ldr	r1, [pc, #96]	@ (800216c <HAL_GPIO_Init+0x2d0>)
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	4313      	orrs	r3, r2
 800210e:	604b      	str	r3, [r1, #4]
 8002110:	e006      	b.n	8002120 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002112:	4b16      	ldr	r3, [pc, #88]	@ (800216c <HAL_GPIO_Init+0x2d0>)
 8002114:	685a      	ldr	r2, [r3, #4]
 8002116:	69bb      	ldr	r3, [r7, #24]
 8002118:	43db      	mvns	r3, r3
 800211a:	4914      	ldr	r1, [pc, #80]	@ (800216c <HAL_GPIO_Init+0x2d0>)
 800211c:	4013      	ands	r3, r2
 800211e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d021      	beq.n	8002170 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800212c:	4b0f      	ldr	r3, [pc, #60]	@ (800216c <HAL_GPIO_Init+0x2d0>)
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	490e      	ldr	r1, [pc, #56]	@ (800216c <HAL_GPIO_Init+0x2d0>)
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	4313      	orrs	r3, r2
 8002136:	600b      	str	r3, [r1, #0]
 8002138:	e021      	b.n	800217e <HAL_GPIO_Init+0x2e2>
 800213a:	bf00      	nop
 800213c:	10320000 	.word	0x10320000
 8002140:	10310000 	.word	0x10310000
 8002144:	10220000 	.word	0x10220000
 8002148:	10210000 	.word	0x10210000
 800214c:	10120000 	.word	0x10120000
 8002150:	10110000 	.word	0x10110000
 8002154:	40021000 	.word	0x40021000
 8002158:	40010000 	.word	0x40010000
 800215c:	40010800 	.word	0x40010800
 8002160:	40010c00 	.word	0x40010c00
 8002164:	40011000 	.word	0x40011000
 8002168:	40011400 	.word	0x40011400
 800216c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002170:	4b0b      	ldr	r3, [pc, #44]	@ (80021a0 <HAL_GPIO_Init+0x304>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	43db      	mvns	r3, r3
 8002178:	4909      	ldr	r1, [pc, #36]	@ (80021a0 <HAL_GPIO_Init+0x304>)
 800217a:	4013      	ands	r3, r2
 800217c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800217e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002180:	3301      	adds	r3, #1
 8002182:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218a:	fa22 f303 	lsr.w	r3, r2, r3
 800218e:	2b00      	cmp	r3, #0
 8002190:	f47f ae8e 	bne.w	8001eb0 <HAL_GPIO_Init+0x14>
  }
}
 8002194:	bf00      	nop
 8002196:	bf00      	nop
 8002198:	372c      	adds	r7, #44	@ 0x2c
 800219a:	46bd      	mov	sp, r7
 800219c:	bc80      	pop	{r7}
 800219e:	4770      	bx	lr
 80021a0:	40010400 	.word	0x40010400

080021a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	460b      	mov	r3, r1
 80021ae:	807b      	strh	r3, [r7, #2]
 80021b0:	4613      	mov	r3, r2
 80021b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021b4:	787b      	ldrb	r3, [r7, #1]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d003      	beq.n	80021c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021ba:	887a      	ldrh	r2, [r7, #2]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021c0:	e003      	b.n	80021ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021c2:	887b      	ldrh	r3, [r7, #2]
 80021c4:	041a      	lsls	r2, r3, #16
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	611a      	str	r2, [r3, #16]
}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bc80      	pop	{r7}
 80021d2:	4770      	bx	lr

080021d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4603      	mov	r3, r0
 80021dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80021de:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021e0:	695a      	ldr	r2, [r3, #20]
 80021e2:	88fb      	ldrh	r3, [r7, #6]
 80021e4:	4013      	ands	r3, r2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d006      	beq.n	80021f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021ea:	4a05      	ldr	r2, [pc, #20]	@ (8002200 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021ec:	88fb      	ldrh	r3, [r7, #6]
 80021ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021f0:	88fb      	ldrh	r3, [r7, #6]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7fe feea 	bl	8000fcc <HAL_GPIO_EXTI_Callback>
  }
}
 80021f8:	bf00      	nop
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40010400 	.word	0x40010400

08002204 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e272      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	2b00      	cmp	r3, #0
 8002220:	f000 8087 	beq.w	8002332 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002224:	4b92      	ldr	r3, [pc, #584]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f003 030c 	and.w	r3, r3, #12
 800222c:	2b04      	cmp	r3, #4
 800222e:	d00c      	beq.n	800224a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002230:	4b8f      	ldr	r3, [pc, #572]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f003 030c 	and.w	r3, r3, #12
 8002238:	2b08      	cmp	r3, #8
 800223a:	d112      	bne.n	8002262 <HAL_RCC_OscConfig+0x5e>
 800223c:	4b8c      	ldr	r3, [pc, #560]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002244:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002248:	d10b      	bne.n	8002262 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800224a:	4b89      	ldr	r3, [pc, #548]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d06c      	beq.n	8002330 <HAL_RCC_OscConfig+0x12c>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d168      	bne.n	8002330 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e24c      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800226a:	d106      	bne.n	800227a <HAL_RCC_OscConfig+0x76>
 800226c:	4b80      	ldr	r3, [pc, #512]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a7f      	ldr	r2, [pc, #508]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002272:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002276:	6013      	str	r3, [r2, #0]
 8002278:	e02e      	b.n	80022d8 <HAL_RCC_OscConfig+0xd4>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d10c      	bne.n	800229c <HAL_RCC_OscConfig+0x98>
 8002282:	4b7b      	ldr	r3, [pc, #492]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a7a      	ldr	r2, [pc, #488]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002288:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800228c:	6013      	str	r3, [r2, #0]
 800228e:	4b78      	ldr	r3, [pc, #480]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a77      	ldr	r2, [pc, #476]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002294:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002298:	6013      	str	r3, [r2, #0]
 800229a:	e01d      	b.n	80022d8 <HAL_RCC_OscConfig+0xd4>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022a4:	d10c      	bne.n	80022c0 <HAL_RCC_OscConfig+0xbc>
 80022a6:	4b72      	ldr	r3, [pc, #456]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a71      	ldr	r2, [pc, #452]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022b0:	6013      	str	r3, [r2, #0]
 80022b2:	4b6f      	ldr	r3, [pc, #444]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a6e      	ldr	r2, [pc, #440]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022bc:	6013      	str	r3, [r2, #0]
 80022be:	e00b      	b.n	80022d8 <HAL_RCC_OscConfig+0xd4>
 80022c0:	4b6b      	ldr	r3, [pc, #428]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a6a      	ldr	r2, [pc, #424]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022ca:	6013      	str	r3, [r2, #0]
 80022cc:	4b68      	ldr	r3, [pc, #416]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a67      	ldr	r2, [pc, #412]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d013      	beq.n	8002308 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e0:	f7ff f9fe 	bl	80016e0 <HAL_GetTick>
 80022e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e6:	e008      	b.n	80022fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022e8:	f7ff f9fa 	bl	80016e0 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	2b64      	cmp	r3, #100	@ 0x64
 80022f4:	d901      	bls.n	80022fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e200      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022fa:	4b5d      	ldr	r3, [pc, #372]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d0f0      	beq.n	80022e8 <HAL_RCC_OscConfig+0xe4>
 8002306:	e014      	b.n	8002332 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002308:	f7ff f9ea 	bl	80016e0 <HAL_GetTick>
 800230c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800230e:	e008      	b.n	8002322 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002310:	f7ff f9e6 	bl	80016e0 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	2b64      	cmp	r3, #100	@ 0x64
 800231c:	d901      	bls.n	8002322 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e1ec      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002322:	4b53      	ldr	r3, [pc, #332]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d1f0      	bne.n	8002310 <HAL_RCC_OscConfig+0x10c>
 800232e:	e000      	b.n	8002332 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002330:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0302 	and.w	r3, r3, #2
 800233a:	2b00      	cmp	r3, #0
 800233c:	d063      	beq.n	8002406 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800233e:	4b4c      	ldr	r3, [pc, #304]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f003 030c 	and.w	r3, r3, #12
 8002346:	2b00      	cmp	r3, #0
 8002348:	d00b      	beq.n	8002362 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800234a:	4b49      	ldr	r3, [pc, #292]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f003 030c 	and.w	r3, r3, #12
 8002352:	2b08      	cmp	r3, #8
 8002354:	d11c      	bne.n	8002390 <HAL_RCC_OscConfig+0x18c>
 8002356:	4b46      	ldr	r3, [pc, #280]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d116      	bne.n	8002390 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002362:	4b43      	ldr	r3, [pc, #268]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d005      	beq.n	800237a <HAL_RCC_OscConfig+0x176>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d001      	beq.n	800237a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e1c0      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800237a:	4b3d      	ldr	r3, [pc, #244]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	4939      	ldr	r1, [pc, #228]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 800238a:	4313      	orrs	r3, r2
 800238c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800238e:	e03a      	b.n	8002406 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	691b      	ldr	r3, [r3, #16]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d020      	beq.n	80023da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002398:	4b36      	ldr	r3, [pc, #216]	@ (8002474 <HAL_RCC_OscConfig+0x270>)
 800239a:	2201      	movs	r2, #1
 800239c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800239e:	f7ff f99f 	bl	80016e0 <HAL_GetTick>
 80023a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a4:	e008      	b.n	80023b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023a6:	f7ff f99b 	bl	80016e0 <HAL_GetTick>
 80023aa:	4602      	mov	r2, r0
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d901      	bls.n	80023b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e1a1      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d0f0      	beq.n	80023a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023c4:	4b2a      	ldr	r3, [pc, #168]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	695b      	ldr	r3, [r3, #20]
 80023d0:	00db      	lsls	r3, r3, #3
 80023d2:	4927      	ldr	r1, [pc, #156]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 80023d4:	4313      	orrs	r3, r2
 80023d6:	600b      	str	r3, [r1, #0]
 80023d8:	e015      	b.n	8002406 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023da:	4b26      	ldr	r3, [pc, #152]	@ (8002474 <HAL_RCC_OscConfig+0x270>)
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e0:	f7ff f97e 	bl	80016e0 <HAL_GetTick>
 80023e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023e8:	f7ff f97a 	bl	80016e0 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e180      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f0      	bne.n	80023e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0308 	and.w	r3, r3, #8
 800240e:	2b00      	cmp	r3, #0
 8002410:	d03a      	beq.n	8002488 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	699b      	ldr	r3, [r3, #24]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d019      	beq.n	800244e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800241a:	4b17      	ldr	r3, [pc, #92]	@ (8002478 <HAL_RCC_OscConfig+0x274>)
 800241c:	2201      	movs	r2, #1
 800241e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002420:	f7ff f95e 	bl	80016e0 <HAL_GetTick>
 8002424:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002426:	e008      	b.n	800243a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002428:	f7ff f95a 	bl	80016e0 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b02      	cmp	r3, #2
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e160      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800243a:	4b0d      	ldr	r3, [pc, #52]	@ (8002470 <HAL_RCC_OscConfig+0x26c>)
 800243c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d0f0      	beq.n	8002428 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002446:	2001      	movs	r0, #1
 8002448:	f000 face 	bl	80029e8 <RCC_Delay>
 800244c:	e01c      	b.n	8002488 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800244e:	4b0a      	ldr	r3, [pc, #40]	@ (8002478 <HAL_RCC_OscConfig+0x274>)
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002454:	f7ff f944 	bl	80016e0 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800245a:	e00f      	b.n	800247c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800245c:	f7ff f940 	bl	80016e0 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d908      	bls.n	800247c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e146      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
 800246e:	bf00      	nop
 8002470:	40021000 	.word	0x40021000
 8002474:	42420000 	.word	0x42420000
 8002478:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800247c:	4b92      	ldr	r3, [pc, #584]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 800247e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002480:	f003 0302 	and.w	r3, r3, #2
 8002484:	2b00      	cmp	r3, #0
 8002486:	d1e9      	bne.n	800245c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0304 	and.w	r3, r3, #4
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 80a6 	beq.w	80025e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002496:	2300      	movs	r3, #0
 8002498:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800249a:	4b8b      	ldr	r3, [pc, #556]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d10d      	bne.n	80024c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024a6:	4b88      	ldr	r3, [pc, #544]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	4a87      	ldr	r2, [pc, #540]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 80024ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024b0:	61d3      	str	r3, [r2, #28]
 80024b2:	4b85      	ldr	r3, [pc, #532]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ba:	60bb      	str	r3, [r7, #8]
 80024bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024be:	2301      	movs	r3, #1
 80024c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024c2:	4b82      	ldr	r3, [pc, #520]	@ (80026cc <HAL_RCC_OscConfig+0x4c8>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d118      	bne.n	8002500 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ce:	4b7f      	ldr	r3, [pc, #508]	@ (80026cc <HAL_RCC_OscConfig+0x4c8>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a7e      	ldr	r2, [pc, #504]	@ (80026cc <HAL_RCC_OscConfig+0x4c8>)
 80024d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024da:	f7ff f901 	bl	80016e0 <HAL_GetTick>
 80024de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e0:	e008      	b.n	80024f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024e2:	f7ff f8fd 	bl	80016e0 <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	2b64      	cmp	r3, #100	@ 0x64
 80024ee:	d901      	bls.n	80024f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e103      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f4:	4b75      	ldr	r3, [pc, #468]	@ (80026cc <HAL_RCC_OscConfig+0x4c8>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d0f0      	beq.n	80024e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	2b01      	cmp	r3, #1
 8002506:	d106      	bne.n	8002516 <HAL_RCC_OscConfig+0x312>
 8002508:	4b6f      	ldr	r3, [pc, #444]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 800250a:	6a1b      	ldr	r3, [r3, #32]
 800250c:	4a6e      	ldr	r2, [pc, #440]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 800250e:	f043 0301 	orr.w	r3, r3, #1
 8002512:	6213      	str	r3, [r2, #32]
 8002514:	e02d      	b.n	8002572 <HAL_RCC_OscConfig+0x36e>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d10c      	bne.n	8002538 <HAL_RCC_OscConfig+0x334>
 800251e:	4b6a      	ldr	r3, [pc, #424]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 8002520:	6a1b      	ldr	r3, [r3, #32]
 8002522:	4a69      	ldr	r2, [pc, #420]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 8002524:	f023 0301 	bic.w	r3, r3, #1
 8002528:	6213      	str	r3, [r2, #32]
 800252a:	4b67      	ldr	r3, [pc, #412]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 800252c:	6a1b      	ldr	r3, [r3, #32]
 800252e:	4a66      	ldr	r2, [pc, #408]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 8002530:	f023 0304 	bic.w	r3, r3, #4
 8002534:	6213      	str	r3, [r2, #32]
 8002536:	e01c      	b.n	8002572 <HAL_RCC_OscConfig+0x36e>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	2b05      	cmp	r3, #5
 800253e:	d10c      	bne.n	800255a <HAL_RCC_OscConfig+0x356>
 8002540:	4b61      	ldr	r3, [pc, #388]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 8002542:	6a1b      	ldr	r3, [r3, #32]
 8002544:	4a60      	ldr	r2, [pc, #384]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 8002546:	f043 0304 	orr.w	r3, r3, #4
 800254a:	6213      	str	r3, [r2, #32]
 800254c:	4b5e      	ldr	r3, [pc, #376]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 800254e:	6a1b      	ldr	r3, [r3, #32]
 8002550:	4a5d      	ldr	r2, [pc, #372]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 8002552:	f043 0301 	orr.w	r3, r3, #1
 8002556:	6213      	str	r3, [r2, #32]
 8002558:	e00b      	b.n	8002572 <HAL_RCC_OscConfig+0x36e>
 800255a:	4b5b      	ldr	r3, [pc, #364]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 800255c:	6a1b      	ldr	r3, [r3, #32]
 800255e:	4a5a      	ldr	r2, [pc, #360]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 8002560:	f023 0301 	bic.w	r3, r3, #1
 8002564:	6213      	str	r3, [r2, #32]
 8002566:	4b58      	ldr	r3, [pc, #352]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 8002568:	6a1b      	ldr	r3, [r3, #32]
 800256a:	4a57      	ldr	r2, [pc, #348]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 800256c:	f023 0304 	bic.w	r3, r3, #4
 8002570:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d015      	beq.n	80025a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800257a:	f7ff f8b1 	bl	80016e0 <HAL_GetTick>
 800257e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002580:	e00a      	b.n	8002598 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002582:	f7ff f8ad 	bl	80016e0 <HAL_GetTick>
 8002586:	4602      	mov	r2, r0
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002590:	4293      	cmp	r3, r2
 8002592:	d901      	bls.n	8002598 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002594:	2303      	movs	r3, #3
 8002596:	e0b1      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002598:	4b4b      	ldr	r3, [pc, #300]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 800259a:	6a1b      	ldr	r3, [r3, #32]
 800259c:	f003 0302 	and.w	r3, r3, #2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d0ee      	beq.n	8002582 <HAL_RCC_OscConfig+0x37e>
 80025a4:	e014      	b.n	80025d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a6:	f7ff f89b 	bl	80016e0 <HAL_GetTick>
 80025aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ac:	e00a      	b.n	80025c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ae:	f7ff f897 	bl	80016e0 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025bc:	4293      	cmp	r3, r2
 80025be:	d901      	bls.n	80025c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e09b      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025c4:	4b40      	ldr	r3, [pc, #256]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 80025c6:	6a1b      	ldr	r3, [r3, #32]
 80025c8:	f003 0302 	and.w	r3, r3, #2
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d1ee      	bne.n	80025ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025d0:	7dfb      	ldrb	r3, [r7, #23]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d105      	bne.n	80025e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025d6:	4b3c      	ldr	r3, [pc, #240]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	4a3b      	ldr	r2, [pc, #236]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 80025dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	69db      	ldr	r3, [r3, #28]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	f000 8087 	beq.w	80026fa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025ec:	4b36      	ldr	r3, [pc, #216]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f003 030c 	and.w	r3, r3, #12
 80025f4:	2b08      	cmp	r3, #8
 80025f6:	d061      	beq.n	80026bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	69db      	ldr	r3, [r3, #28]
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d146      	bne.n	800268e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002600:	4b33      	ldr	r3, [pc, #204]	@ (80026d0 <HAL_RCC_OscConfig+0x4cc>)
 8002602:	2200      	movs	r2, #0
 8002604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002606:	f7ff f86b 	bl	80016e0 <HAL_GetTick>
 800260a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800260c:	e008      	b.n	8002620 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800260e:	f7ff f867 	bl	80016e0 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	2b02      	cmp	r3, #2
 800261a:	d901      	bls.n	8002620 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e06d      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002620:	4b29      	ldr	r3, [pc, #164]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d1f0      	bne.n	800260e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002634:	d108      	bne.n	8002648 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002636:	4b24      	ldr	r3, [pc, #144]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	4921      	ldr	r1, [pc, #132]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 8002644:	4313      	orrs	r3, r2
 8002646:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002648:	4b1f      	ldr	r3, [pc, #124]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a19      	ldr	r1, [r3, #32]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002658:	430b      	orrs	r3, r1
 800265a:	491b      	ldr	r1, [pc, #108]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 800265c:	4313      	orrs	r3, r2
 800265e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002660:	4b1b      	ldr	r3, [pc, #108]	@ (80026d0 <HAL_RCC_OscConfig+0x4cc>)
 8002662:	2201      	movs	r2, #1
 8002664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002666:	f7ff f83b 	bl	80016e0 <HAL_GetTick>
 800266a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800266c:	e008      	b.n	8002680 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800266e:	f7ff f837 	bl	80016e0 <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b02      	cmp	r3, #2
 800267a:	d901      	bls.n	8002680 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e03d      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002680:	4b11      	ldr	r3, [pc, #68]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d0f0      	beq.n	800266e <HAL_RCC_OscConfig+0x46a>
 800268c:	e035      	b.n	80026fa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800268e:	4b10      	ldr	r3, [pc, #64]	@ (80026d0 <HAL_RCC_OscConfig+0x4cc>)
 8002690:	2200      	movs	r2, #0
 8002692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002694:	f7ff f824 	bl	80016e0 <HAL_GetTick>
 8002698:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800269a:	e008      	b.n	80026ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800269c:	f7ff f820 	bl	80016e0 <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d901      	bls.n	80026ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e026      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026ae:	4b06      	ldr	r3, [pc, #24]	@ (80026c8 <HAL_RCC_OscConfig+0x4c4>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d1f0      	bne.n	800269c <HAL_RCC_OscConfig+0x498>
 80026ba:	e01e      	b.n	80026fa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	69db      	ldr	r3, [r3, #28]
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d107      	bne.n	80026d4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e019      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
 80026c8:	40021000 	.word	0x40021000
 80026cc:	40007000 	.word	0x40007000
 80026d0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002704 <HAL_RCC_OscConfig+0x500>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a1b      	ldr	r3, [r3, #32]
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d106      	bne.n	80026f6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d001      	beq.n	80026fa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e000      	b.n	80026fc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80026fa:	2300      	movs	r3, #0
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3718      	adds	r7, #24
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	40021000 	.word	0x40021000

08002708 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d101      	bne.n	800271c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e0d0      	b.n	80028be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800271c:	4b6a      	ldr	r3, [pc, #424]	@ (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0307 	and.w	r3, r3, #7
 8002724:	683a      	ldr	r2, [r7, #0]
 8002726:	429a      	cmp	r2, r3
 8002728:	d910      	bls.n	800274c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800272a:	4b67      	ldr	r3, [pc, #412]	@ (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f023 0207 	bic.w	r2, r3, #7
 8002732:	4965      	ldr	r1, [pc, #404]	@ (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	4313      	orrs	r3, r2
 8002738:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800273a:	4b63      	ldr	r3, [pc, #396]	@ (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0307 	and.w	r3, r3, #7
 8002742:	683a      	ldr	r2, [r7, #0]
 8002744:	429a      	cmp	r2, r3
 8002746:	d001      	beq.n	800274c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e0b8      	b.n	80028be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0302 	and.w	r3, r3, #2
 8002754:	2b00      	cmp	r3, #0
 8002756:	d020      	beq.n	800279a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0304 	and.w	r3, r3, #4
 8002760:	2b00      	cmp	r3, #0
 8002762:	d005      	beq.n	8002770 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002764:	4b59      	ldr	r3, [pc, #356]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	4a58      	ldr	r2, [pc, #352]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 800276a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800276e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0308 	and.w	r3, r3, #8
 8002778:	2b00      	cmp	r3, #0
 800277a:	d005      	beq.n	8002788 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800277c:	4b53      	ldr	r3, [pc, #332]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	4a52      	ldr	r2, [pc, #328]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002782:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002786:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002788:	4b50      	ldr	r3, [pc, #320]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	494d      	ldr	r1, [pc, #308]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002796:	4313      	orrs	r3, r2
 8002798:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d040      	beq.n	8002828 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d107      	bne.n	80027be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ae:	4b47      	ldr	r3, [pc, #284]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d115      	bne.n	80027e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e07f      	b.n	80028be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d107      	bne.n	80027d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027c6:	4b41      	ldr	r3, [pc, #260]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d109      	bne.n	80027e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e073      	b.n	80028be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d6:	4b3d      	ldr	r3, [pc, #244]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e06b      	b.n	80028be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027e6:	4b39      	ldr	r3, [pc, #228]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f023 0203 	bic.w	r2, r3, #3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	4936      	ldr	r1, [pc, #216]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 80027f4:	4313      	orrs	r3, r2
 80027f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027f8:	f7fe ff72 	bl	80016e0 <HAL_GetTick>
 80027fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027fe:	e00a      	b.n	8002816 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002800:	f7fe ff6e 	bl	80016e0 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800280e:	4293      	cmp	r3, r2
 8002810:	d901      	bls.n	8002816 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e053      	b.n	80028be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002816:	4b2d      	ldr	r3, [pc, #180]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f003 020c 	and.w	r2, r3, #12
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	429a      	cmp	r2, r3
 8002826:	d1eb      	bne.n	8002800 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002828:	4b27      	ldr	r3, [pc, #156]	@ (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0307 	and.w	r3, r3, #7
 8002830:	683a      	ldr	r2, [r7, #0]
 8002832:	429a      	cmp	r2, r3
 8002834:	d210      	bcs.n	8002858 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002836:	4b24      	ldr	r3, [pc, #144]	@ (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f023 0207 	bic.w	r2, r3, #7
 800283e:	4922      	ldr	r1, [pc, #136]	@ (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	4313      	orrs	r3, r2
 8002844:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002846:	4b20      	ldr	r3, [pc, #128]	@ (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0307 	and.w	r3, r3, #7
 800284e:	683a      	ldr	r2, [r7, #0]
 8002850:	429a      	cmp	r2, r3
 8002852:	d001      	beq.n	8002858 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e032      	b.n	80028be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0304 	and.w	r3, r3, #4
 8002860:	2b00      	cmp	r3, #0
 8002862:	d008      	beq.n	8002876 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002864:	4b19      	ldr	r3, [pc, #100]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	4916      	ldr	r1, [pc, #88]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002872:	4313      	orrs	r3, r2
 8002874:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0308 	and.w	r3, r3, #8
 800287e:	2b00      	cmp	r3, #0
 8002880:	d009      	beq.n	8002896 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002882:	4b12      	ldr	r3, [pc, #72]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	00db      	lsls	r3, r3, #3
 8002890:	490e      	ldr	r1, [pc, #56]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002892:	4313      	orrs	r3, r2
 8002894:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002896:	f000 f821 	bl	80028dc <HAL_RCC_GetSysClockFreq>
 800289a:	4602      	mov	r2, r0
 800289c:	4b0b      	ldr	r3, [pc, #44]	@ (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	091b      	lsrs	r3, r3, #4
 80028a2:	f003 030f 	and.w	r3, r3, #15
 80028a6:	490a      	ldr	r1, [pc, #40]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c8>)
 80028a8:	5ccb      	ldrb	r3, [r1, r3]
 80028aa:	fa22 f303 	lsr.w	r3, r2, r3
 80028ae:	4a09      	ldr	r2, [pc, #36]	@ (80028d4 <HAL_RCC_ClockConfig+0x1cc>)
 80028b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028b2:	4b09      	ldr	r3, [pc, #36]	@ (80028d8 <HAL_RCC_ClockConfig+0x1d0>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7fe fed0 	bl	800165c <HAL_InitTick>

  return HAL_OK;
 80028bc:	2300      	movs	r3, #0
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3710      	adds	r7, #16
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	40022000 	.word	0x40022000
 80028cc:	40021000 	.word	0x40021000
 80028d0:	08007024 	.word	0x08007024
 80028d4:	2000002c 	.word	0x2000002c
 80028d8:	20000030 	.word	0x20000030

080028dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	b087      	sub	sp, #28
 80028e0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028e2:	2300      	movs	r3, #0
 80028e4:	60fb      	str	r3, [r7, #12]
 80028e6:	2300      	movs	r3, #0
 80028e8:	60bb      	str	r3, [r7, #8]
 80028ea:	2300      	movs	r3, #0
 80028ec:	617b      	str	r3, [r7, #20]
 80028ee:	2300      	movs	r3, #0
 80028f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80028f2:	2300      	movs	r3, #0
 80028f4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80028f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002970 <HAL_RCC_GetSysClockFreq+0x94>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f003 030c 	and.w	r3, r3, #12
 8002902:	2b04      	cmp	r3, #4
 8002904:	d002      	beq.n	800290c <HAL_RCC_GetSysClockFreq+0x30>
 8002906:	2b08      	cmp	r3, #8
 8002908:	d003      	beq.n	8002912 <HAL_RCC_GetSysClockFreq+0x36>
 800290a:	e027      	b.n	800295c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800290c:	4b19      	ldr	r3, [pc, #100]	@ (8002974 <HAL_RCC_GetSysClockFreq+0x98>)
 800290e:	613b      	str	r3, [r7, #16]
      break;
 8002910:	e027      	b.n	8002962 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	0c9b      	lsrs	r3, r3, #18
 8002916:	f003 030f 	and.w	r3, r3, #15
 800291a:	4a17      	ldr	r2, [pc, #92]	@ (8002978 <HAL_RCC_GetSysClockFreq+0x9c>)
 800291c:	5cd3      	ldrb	r3, [r2, r3]
 800291e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d010      	beq.n	800294c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800292a:	4b11      	ldr	r3, [pc, #68]	@ (8002970 <HAL_RCC_GetSysClockFreq+0x94>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	0c5b      	lsrs	r3, r3, #17
 8002930:	f003 0301 	and.w	r3, r3, #1
 8002934:	4a11      	ldr	r2, [pc, #68]	@ (800297c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002936:	5cd3      	ldrb	r3, [r2, r3]
 8002938:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a0d      	ldr	r2, [pc, #52]	@ (8002974 <HAL_RCC_GetSysClockFreq+0x98>)
 800293e:	fb03 f202 	mul.w	r2, r3, r2
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	fbb2 f3f3 	udiv	r3, r2, r3
 8002948:	617b      	str	r3, [r7, #20]
 800294a:	e004      	b.n	8002956 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4a0c      	ldr	r2, [pc, #48]	@ (8002980 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002950:	fb02 f303 	mul.w	r3, r2, r3
 8002954:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	613b      	str	r3, [r7, #16]
      break;
 800295a:	e002      	b.n	8002962 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800295c:	4b05      	ldr	r3, [pc, #20]	@ (8002974 <HAL_RCC_GetSysClockFreq+0x98>)
 800295e:	613b      	str	r3, [r7, #16]
      break;
 8002960:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002962:	693b      	ldr	r3, [r7, #16]
}
 8002964:	4618      	mov	r0, r3
 8002966:	371c      	adds	r7, #28
 8002968:	46bd      	mov	sp, r7
 800296a:	bc80      	pop	{r7}
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	40021000 	.word	0x40021000
 8002974:	007a1200 	.word	0x007a1200
 8002978:	0800703c 	.word	0x0800703c
 800297c:	0800704c 	.word	0x0800704c
 8002980:	003d0900 	.word	0x003d0900

08002984 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002988:	4b02      	ldr	r3, [pc, #8]	@ (8002994 <HAL_RCC_GetHCLKFreq+0x10>)
 800298a:	681b      	ldr	r3, [r3, #0]
}
 800298c:	4618      	mov	r0, r3
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr
 8002994:	2000002c 	.word	0x2000002c

08002998 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800299c:	f7ff fff2 	bl	8002984 <HAL_RCC_GetHCLKFreq>
 80029a0:	4602      	mov	r2, r0
 80029a2:	4b05      	ldr	r3, [pc, #20]	@ (80029b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	0a1b      	lsrs	r3, r3, #8
 80029a8:	f003 0307 	and.w	r3, r3, #7
 80029ac:	4903      	ldr	r1, [pc, #12]	@ (80029bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80029ae:	5ccb      	ldrb	r3, [r1, r3]
 80029b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40021000 	.word	0x40021000
 80029bc:	08007034 	.word	0x08007034

080029c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029c4:	f7ff ffde 	bl	8002984 <HAL_RCC_GetHCLKFreq>
 80029c8:	4602      	mov	r2, r0
 80029ca:	4b05      	ldr	r3, [pc, #20]	@ (80029e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	0adb      	lsrs	r3, r3, #11
 80029d0:	f003 0307 	and.w	r3, r3, #7
 80029d4:	4903      	ldr	r1, [pc, #12]	@ (80029e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029d6:	5ccb      	ldrb	r3, [r1, r3]
 80029d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029dc:	4618      	mov	r0, r3
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40021000 	.word	0x40021000
 80029e4:	08007034 	.word	0x08007034

080029e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80029f0:	4b0a      	ldr	r3, [pc, #40]	@ (8002a1c <RCC_Delay+0x34>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002a20 <RCC_Delay+0x38>)
 80029f6:	fba2 2303 	umull	r2, r3, r2, r3
 80029fa:	0a5b      	lsrs	r3, r3, #9
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	fb02 f303 	mul.w	r3, r2, r3
 8002a02:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a04:	bf00      	nop
  }
  while (Delay --);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	1e5a      	subs	r2, r3, #1
 8002a0a:	60fa      	str	r2, [r7, #12]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1f9      	bne.n	8002a04 <RCC_Delay+0x1c>
}
 8002a10:	bf00      	nop
 8002a12:	bf00      	nop
 8002a14:	3714      	adds	r7, #20
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr
 8002a1c:	2000002c 	.word	0x2000002c
 8002a20:	10624dd3 	.word	0x10624dd3

08002a24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e041      	b.n	8002aba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d106      	bne.n	8002a50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f7fe fbba 	bl	80011c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2202      	movs	r2, #2
 8002a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	3304      	adds	r3, #4
 8002a60:	4619      	mov	r1, r3
 8002a62:	4610      	mov	r0, r2
 8002a64:	f000 fab2 	bl	8002fcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2201      	movs	r2, #1
 8002a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2201      	movs	r2, #1
 8002a84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b082      	sub	sp, #8
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d101      	bne.n	8002ad4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e041      	b.n	8002b58 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d106      	bne.n	8002aee <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 f839 	bl	8002b60 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2202      	movs	r2, #2
 8002af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	3304      	adds	r3, #4
 8002afe:	4619      	mov	r1, r3
 8002b00:	4610      	mov	r0, r2
 8002b02:	f000 fa63 	bl	8002fcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2201      	movs	r2, #1
 8002b12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2201      	movs	r2, #1
 8002b22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2201      	movs	r2, #1
 8002b2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2201      	movs	r2, #1
 8002b32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2201      	movs	r2, #1
 8002b42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2201      	movs	r2, #1
 8002b4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3708      	adds	r7, #8
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bc80      	pop	{r7}
 8002b70:	4770      	bx	lr
	...

08002b74 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d109      	bne.n	8002b98 <HAL_TIM_PWM_Start+0x24>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	bf14      	ite	ne
 8002b90:	2301      	movne	r3, #1
 8002b92:	2300      	moveq	r3, #0
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	e022      	b.n	8002bde <HAL_TIM_PWM_Start+0x6a>
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	d109      	bne.n	8002bb2 <HAL_TIM_PWM_Start+0x3e>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	bf14      	ite	ne
 8002baa:	2301      	movne	r3, #1
 8002bac:	2300      	moveq	r3, #0
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	e015      	b.n	8002bde <HAL_TIM_PWM_Start+0x6a>
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	2b08      	cmp	r3, #8
 8002bb6:	d109      	bne.n	8002bcc <HAL_TIM_PWM_Start+0x58>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	bf14      	ite	ne
 8002bc4:	2301      	movne	r3, #1
 8002bc6:	2300      	moveq	r3, #0
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	e008      	b.n	8002bde <HAL_TIM_PWM_Start+0x6a>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	bf14      	ite	ne
 8002bd8:	2301      	movne	r3, #1
 8002bda:	2300      	moveq	r3, #0
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e05e      	b.n	8002ca4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d104      	bne.n	8002bf6 <HAL_TIM_PWM_Start+0x82>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2202      	movs	r2, #2
 8002bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002bf4:	e013      	b.n	8002c1e <HAL_TIM_PWM_Start+0xaa>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	2b04      	cmp	r3, #4
 8002bfa:	d104      	bne.n	8002c06 <HAL_TIM_PWM_Start+0x92>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2202      	movs	r2, #2
 8002c00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c04:	e00b      	b.n	8002c1e <HAL_TIM_PWM_Start+0xaa>
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	2b08      	cmp	r3, #8
 8002c0a:	d104      	bne.n	8002c16 <HAL_TIM_PWM_Start+0xa2>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2202      	movs	r2, #2
 8002c10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c14:	e003      	b.n	8002c1e <HAL_TIM_PWM_Start+0xaa>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2202      	movs	r2, #2
 8002c1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2201      	movs	r2, #1
 8002c24:	6839      	ldr	r1, [r7, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f000 fc5c 	bl	80034e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a1e      	ldr	r2, [pc, #120]	@ (8002cac <HAL_TIM_PWM_Start+0x138>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d107      	bne.n	8002c46 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c44:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a18      	ldr	r2, [pc, #96]	@ (8002cac <HAL_TIM_PWM_Start+0x138>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d00e      	beq.n	8002c6e <HAL_TIM_PWM_Start+0xfa>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c58:	d009      	beq.n	8002c6e <HAL_TIM_PWM_Start+0xfa>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a14      	ldr	r2, [pc, #80]	@ (8002cb0 <HAL_TIM_PWM_Start+0x13c>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d004      	beq.n	8002c6e <HAL_TIM_PWM_Start+0xfa>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a12      	ldr	r2, [pc, #72]	@ (8002cb4 <HAL_TIM_PWM_Start+0x140>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d111      	bne.n	8002c92 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f003 0307 	and.w	r3, r3, #7
 8002c78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2b06      	cmp	r3, #6
 8002c7e:	d010      	beq.n	8002ca2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f042 0201 	orr.w	r2, r2, #1
 8002c8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c90:	e007      	b.n	8002ca2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f042 0201 	orr.w	r2, r2, #1
 8002ca0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3710      	adds	r7, #16
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40012c00 	.word	0x40012c00
 8002cb0:	40000400 	.word	0x40000400
 8002cb4:	40000800 	.word	0x40000800

08002cb8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	60f8      	str	r0, [r7, #12]
 8002cc0:	60b9      	str	r1, [r7, #8]
 8002cc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d101      	bne.n	8002cd6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	e0ae      	b.n	8002e34 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2b0c      	cmp	r3, #12
 8002ce2:	f200 809f 	bhi.w	8002e24 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8002cec <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cec:	08002d21 	.word	0x08002d21
 8002cf0:	08002e25 	.word	0x08002e25
 8002cf4:	08002e25 	.word	0x08002e25
 8002cf8:	08002e25 	.word	0x08002e25
 8002cfc:	08002d61 	.word	0x08002d61
 8002d00:	08002e25 	.word	0x08002e25
 8002d04:	08002e25 	.word	0x08002e25
 8002d08:	08002e25 	.word	0x08002e25
 8002d0c:	08002da3 	.word	0x08002da3
 8002d10:	08002e25 	.word	0x08002e25
 8002d14:	08002e25 	.word	0x08002e25
 8002d18:	08002e25 	.word	0x08002e25
 8002d1c:	08002de3 	.word	0x08002de3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	68b9      	ldr	r1, [r7, #8]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f000 f9be 	bl	80030a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	699a      	ldr	r2, [r3, #24]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f042 0208 	orr.w	r2, r2, #8
 8002d3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	699a      	ldr	r2, [r3, #24]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f022 0204 	bic.w	r2, r2, #4
 8002d4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	6999      	ldr	r1, [r3, #24]
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	691a      	ldr	r2, [r3, #16]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	619a      	str	r2, [r3, #24]
      break;
 8002d5e:	e064      	b.n	8002e2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68b9      	ldr	r1, [r7, #8]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f000 fa04 	bl	8003174 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	699a      	ldr	r2, [r3, #24]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	699a      	ldr	r2, [r3, #24]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6999      	ldr	r1, [r3, #24]
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	021a      	lsls	r2, r3, #8
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	619a      	str	r2, [r3, #24]
      break;
 8002da0:	e043      	b.n	8002e2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68b9      	ldr	r1, [r7, #8]
 8002da8:	4618      	mov	r0, r3
 8002daa:	f000 fa4d 	bl	8003248 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	69da      	ldr	r2, [r3, #28]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f042 0208 	orr.w	r2, r2, #8
 8002dbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	69da      	ldr	r2, [r3, #28]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f022 0204 	bic.w	r2, r2, #4
 8002dcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	69d9      	ldr	r1, [r3, #28]
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	691a      	ldr	r2, [r3, #16]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	61da      	str	r2, [r3, #28]
      break;
 8002de0:	e023      	b.n	8002e2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68b9      	ldr	r1, [r7, #8]
 8002de8:	4618      	mov	r0, r3
 8002dea:	f000 fa97 	bl	800331c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	69da      	ldr	r2, [r3, #28]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002dfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	69da      	ldr	r2, [r3, #28]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	69d9      	ldr	r1, [r3, #28]
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	021a      	lsls	r2, r3, #8
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	61da      	str	r2, [r3, #28]
      break;
 8002e22:	e002      	b.n	8002e2a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	75fb      	strb	r3, [r7, #23]
      break;
 8002e28:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002e32:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3718      	adds	r7, #24
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e46:	2300      	movs	r3, #0
 8002e48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d101      	bne.n	8002e58 <HAL_TIM_ConfigClockSource+0x1c>
 8002e54:	2302      	movs	r3, #2
 8002e56:	e0b4      	b.n	8002fc2 <HAL_TIM_ConfigClockSource+0x186>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2202      	movs	r2, #2
 8002e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002e76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002e7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	68ba      	ldr	r2, [r7, #8]
 8002e86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e90:	d03e      	beq.n	8002f10 <HAL_TIM_ConfigClockSource+0xd4>
 8002e92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e96:	f200 8087 	bhi.w	8002fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8002e9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e9e:	f000 8086 	beq.w	8002fae <HAL_TIM_ConfigClockSource+0x172>
 8002ea2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ea6:	d87f      	bhi.n	8002fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8002ea8:	2b70      	cmp	r3, #112	@ 0x70
 8002eaa:	d01a      	beq.n	8002ee2 <HAL_TIM_ConfigClockSource+0xa6>
 8002eac:	2b70      	cmp	r3, #112	@ 0x70
 8002eae:	d87b      	bhi.n	8002fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8002eb0:	2b60      	cmp	r3, #96	@ 0x60
 8002eb2:	d050      	beq.n	8002f56 <HAL_TIM_ConfigClockSource+0x11a>
 8002eb4:	2b60      	cmp	r3, #96	@ 0x60
 8002eb6:	d877      	bhi.n	8002fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8002eb8:	2b50      	cmp	r3, #80	@ 0x50
 8002eba:	d03c      	beq.n	8002f36 <HAL_TIM_ConfigClockSource+0xfa>
 8002ebc:	2b50      	cmp	r3, #80	@ 0x50
 8002ebe:	d873      	bhi.n	8002fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8002ec0:	2b40      	cmp	r3, #64	@ 0x40
 8002ec2:	d058      	beq.n	8002f76 <HAL_TIM_ConfigClockSource+0x13a>
 8002ec4:	2b40      	cmp	r3, #64	@ 0x40
 8002ec6:	d86f      	bhi.n	8002fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8002ec8:	2b30      	cmp	r3, #48	@ 0x30
 8002eca:	d064      	beq.n	8002f96 <HAL_TIM_ConfigClockSource+0x15a>
 8002ecc:	2b30      	cmp	r3, #48	@ 0x30
 8002ece:	d86b      	bhi.n	8002fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8002ed0:	2b20      	cmp	r3, #32
 8002ed2:	d060      	beq.n	8002f96 <HAL_TIM_ConfigClockSource+0x15a>
 8002ed4:	2b20      	cmp	r3, #32
 8002ed6:	d867      	bhi.n	8002fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d05c      	beq.n	8002f96 <HAL_TIM_ConfigClockSource+0x15a>
 8002edc:	2b10      	cmp	r3, #16
 8002ede:	d05a      	beq.n	8002f96 <HAL_TIM_ConfigClockSource+0x15a>
 8002ee0:	e062      	b.n	8002fa8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002ef2:	f000 fad8 	bl	80034a6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002f04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	68ba      	ldr	r2, [r7, #8]
 8002f0c:	609a      	str	r2, [r3, #8]
      break;
 8002f0e:	e04f      	b.n	8002fb0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f20:	f000 fac1 	bl	80034a6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689a      	ldr	r2, [r3, #8]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f32:	609a      	str	r2, [r3, #8]
      break;
 8002f34:	e03c      	b.n	8002fb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f42:	461a      	mov	r2, r3
 8002f44:	f000 fa38 	bl	80033b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2150      	movs	r1, #80	@ 0x50
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f000 fa8f 	bl	8003472 <TIM_ITRx_SetConfig>
      break;
 8002f54:	e02c      	b.n	8002fb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f62:	461a      	mov	r2, r3
 8002f64:	f000 fa56 	bl	8003414 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2160      	movs	r1, #96	@ 0x60
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 fa7f 	bl	8003472 <TIM_ITRx_SetConfig>
      break;
 8002f74:	e01c      	b.n	8002fb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f82:	461a      	mov	r2, r3
 8002f84:	f000 fa18 	bl	80033b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2140      	movs	r1, #64	@ 0x40
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f000 fa6f 	bl	8003472 <TIM_ITRx_SetConfig>
      break;
 8002f94:	e00c      	b.n	8002fb0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4610      	mov	r0, r2
 8002fa2:	f000 fa66 	bl	8003472 <TIM_ITRx_SetConfig>
      break;
 8002fa6:	e003      	b.n	8002fb0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	73fb      	strb	r3, [r7, #15]
      break;
 8002fac:	e000      	b.n	8002fb0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002fae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3710      	adds	r7, #16
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
	...

08002fcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a2f      	ldr	r2, [pc, #188]	@ (800309c <TIM_Base_SetConfig+0xd0>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d00b      	beq.n	8002ffc <TIM_Base_SetConfig+0x30>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fea:	d007      	beq.n	8002ffc <TIM_Base_SetConfig+0x30>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a2c      	ldr	r2, [pc, #176]	@ (80030a0 <TIM_Base_SetConfig+0xd4>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d003      	beq.n	8002ffc <TIM_Base_SetConfig+0x30>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a2b      	ldr	r2, [pc, #172]	@ (80030a4 <TIM_Base_SetConfig+0xd8>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d108      	bne.n	800300e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003002:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	68fa      	ldr	r2, [r7, #12]
 800300a:	4313      	orrs	r3, r2
 800300c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a22      	ldr	r2, [pc, #136]	@ (800309c <TIM_Base_SetConfig+0xd0>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d00b      	beq.n	800302e <TIM_Base_SetConfig+0x62>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800301c:	d007      	beq.n	800302e <TIM_Base_SetConfig+0x62>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a1f      	ldr	r2, [pc, #124]	@ (80030a0 <TIM_Base_SetConfig+0xd4>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d003      	beq.n	800302e <TIM_Base_SetConfig+0x62>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a1e      	ldr	r2, [pc, #120]	@ (80030a4 <TIM_Base_SetConfig+0xd8>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d108      	bne.n	8003040 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003034:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	4313      	orrs	r3, r2
 800303e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	4313      	orrs	r3, r2
 800304c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	689a      	ldr	r2, [r3, #8]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a0d      	ldr	r2, [pc, #52]	@ (800309c <TIM_Base_SetConfig+0xd0>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d103      	bne.n	8003074 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	691a      	ldr	r2, [r3, #16]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	691b      	ldr	r3, [r3, #16]
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	2b00      	cmp	r3, #0
 8003084:	d005      	beq.n	8003092 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	f023 0201 	bic.w	r2, r3, #1
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	611a      	str	r2, [r3, #16]
  }
}
 8003092:	bf00      	nop
 8003094:	3714      	adds	r7, #20
 8003096:	46bd      	mov	sp, r7
 8003098:	bc80      	pop	{r7}
 800309a:	4770      	bx	lr
 800309c:	40012c00 	.word	0x40012c00
 80030a0:	40000400 	.word	0x40000400
 80030a4:	40000800 	.word	0x40000800

080030a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b087      	sub	sp, #28
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a1b      	ldr	r3, [r3, #32]
 80030b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a1b      	ldr	r3, [r3, #32]
 80030bc:	f023 0201 	bic.w	r2, r3, #1
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	699b      	ldr	r3, [r3, #24]
 80030ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f023 0303 	bic.w	r3, r3, #3
 80030de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	68fa      	ldr	r2, [r7, #12]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	f023 0302 	bic.w	r3, r3, #2
 80030f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4a1c      	ldr	r2, [pc, #112]	@ (8003170 <TIM_OC1_SetConfig+0xc8>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d10c      	bne.n	800311e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	f023 0308 	bic.w	r3, r3, #8
 800310a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	697a      	ldr	r2, [r7, #20]
 8003112:	4313      	orrs	r3, r2
 8003114:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	f023 0304 	bic.w	r3, r3, #4
 800311c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a13      	ldr	r2, [pc, #76]	@ (8003170 <TIM_OC1_SetConfig+0xc8>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d111      	bne.n	800314a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800312c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003134:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	695b      	ldr	r3, [r3, #20]
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	4313      	orrs	r3, r2
 800313e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	4313      	orrs	r3, r2
 8003148:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	693a      	ldr	r2, [r7, #16]
 800314e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685a      	ldr	r2, [r3, #4]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	697a      	ldr	r2, [r7, #20]
 8003162:	621a      	str	r2, [r3, #32]
}
 8003164:	bf00      	nop
 8003166:	371c      	adds	r7, #28
 8003168:	46bd      	mov	sp, r7
 800316a:	bc80      	pop	{r7}
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	40012c00 	.word	0x40012c00

08003174 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003174:	b480      	push	{r7}
 8003176:	b087      	sub	sp, #28
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a1b      	ldr	r3, [r3, #32]
 8003182:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	f023 0210 	bic.w	r2, r3, #16
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	699b      	ldr	r3, [r3, #24]
 800319a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80031a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	021b      	lsls	r3, r3, #8
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	f023 0320 	bic.w	r3, r3, #32
 80031be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	011b      	lsls	r3, r3, #4
 80031c6:	697a      	ldr	r2, [r7, #20]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a1d      	ldr	r2, [pc, #116]	@ (8003244 <TIM_OC2_SetConfig+0xd0>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d10d      	bne.n	80031f0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	011b      	lsls	r3, r3, #4
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a14      	ldr	r2, [pc, #80]	@ (8003244 <TIM_OC2_SetConfig+0xd0>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d113      	bne.n	8003220 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80031fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003206:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	695b      	ldr	r3, [r3, #20]
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	4313      	orrs	r3, r2
 8003212:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	693a      	ldr	r2, [r7, #16]
 800321c:	4313      	orrs	r3, r2
 800321e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685a      	ldr	r2, [r3, #4]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	697a      	ldr	r2, [r7, #20]
 8003238:	621a      	str	r2, [r3, #32]
}
 800323a:	bf00      	nop
 800323c:	371c      	adds	r7, #28
 800323e:	46bd      	mov	sp, r7
 8003240:	bc80      	pop	{r7}
 8003242:	4770      	bx	lr
 8003244:	40012c00 	.word	0x40012c00

08003248 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003248:	b480      	push	{r7}
 800324a:	b087      	sub	sp, #28
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a1b      	ldr	r3, [r3, #32]
 800325c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69db      	ldr	r3, [r3, #28]
 800326e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f023 0303 	bic.w	r3, r3, #3
 800327e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	68fa      	ldr	r2, [r7, #12]
 8003286:	4313      	orrs	r3, r2
 8003288:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003290:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	021b      	lsls	r3, r3, #8
 8003298:	697a      	ldr	r2, [r7, #20]
 800329a:	4313      	orrs	r3, r2
 800329c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a1d      	ldr	r2, [pc, #116]	@ (8003318 <TIM_OC3_SetConfig+0xd0>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d10d      	bne.n	80032c2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80032ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	021b      	lsls	r3, r3, #8
 80032b4:	697a      	ldr	r2, [r7, #20]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80032c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a14      	ldr	r2, [pc, #80]	@ (8003318 <TIM_OC3_SetConfig+0xd0>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d113      	bne.n	80032f2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80032d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80032d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	693a      	ldr	r2, [r7, #16]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	011b      	lsls	r3, r3, #4
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	693a      	ldr	r2, [r7, #16]
 80032f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	685a      	ldr	r2, [r3, #4]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	697a      	ldr	r2, [r7, #20]
 800330a:	621a      	str	r2, [r3, #32]
}
 800330c:	bf00      	nop
 800330e:	371c      	adds	r7, #28
 8003310:	46bd      	mov	sp, r7
 8003312:	bc80      	pop	{r7}
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	40012c00 	.word	0x40012c00

0800331c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800331c:	b480      	push	{r7}
 800331e:	b087      	sub	sp, #28
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a1b      	ldr	r3, [r3, #32]
 800332a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a1b      	ldr	r3, [r3, #32]
 8003330:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	69db      	ldr	r3, [r3, #28]
 8003342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800334a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003352:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	021b      	lsls	r3, r3, #8
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	4313      	orrs	r3, r2
 800335e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003366:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	031b      	lsls	r3, r3, #12
 800336e:	693a      	ldr	r2, [r7, #16]
 8003370:	4313      	orrs	r3, r2
 8003372:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a0f      	ldr	r2, [pc, #60]	@ (80033b4 <TIM_OC4_SetConfig+0x98>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d109      	bne.n	8003390 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003382:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	695b      	ldr	r3, [r3, #20]
 8003388:	019b      	lsls	r3, r3, #6
 800338a:	697a      	ldr	r2, [r7, #20]
 800338c:	4313      	orrs	r3, r2
 800338e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	697a      	ldr	r2, [r7, #20]
 8003394:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685a      	ldr	r2, [r3, #4]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	621a      	str	r2, [r3, #32]
}
 80033aa:	bf00      	nop
 80033ac:	371c      	adds	r7, #28
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bc80      	pop	{r7}
 80033b2:	4770      	bx	lr
 80033b4:	40012c00 	.word	0x40012c00

080033b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b087      	sub	sp, #28
 80033bc:	af00      	add	r7, sp, #0
 80033be:	60f8      	str	r0, [r7, #12]
 80033c0:	60b9      	str	r1, [r7, #8]
 80033c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6a1b      	ldr	r3, [r3, #32]
 80033ce:	f023 0201 	bic.w	r2, r3, #1
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	699b      	ldr	r3, [r3, #24]
 80033da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80033e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	011b      	lsls	r3, r3, #4
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	f023 030a 	bic.w	r3, r3, #10
 80033f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80033f6:	697a      	ldr	r2, [r7, #20]
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	693a      	ldr	r2, [r7, #16]
 8003402:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	697a      	ldr	r2, [r7, #20]
 8003408:	621a      	str	r2, [r3, #32]
}
 800340a:	bf00      	nop
 800340c:	371c      	adds	r7, #28
 800340e:	46bd      	mov	sp, r7
 8003410:	bc80      	pop	{r7}
 8003412:	4770      	bx	lr

08003414 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003414:	b480      	push	{r7}
 8003416:	b087      	sub	sp, #28
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6a1b      	ldr	r3, [r3, #32]
 8003424:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	f023 0210 	bic.w	r2, r3, #16
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800343e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	031b      	lsls	r3, r3, #12
 8003444:	693a      	ldr	r2, [r7, #16]
 8003446:	4313      	orrs	r3, r2
 8003448:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003450:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	011b      	lsls	r3, r3, #4
 8003456:	697a      	ldr	r2, [r7, #20]
 8003458:	4313      	orrs	r3, r2
 800345a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	697a      	ldr	r2, [r7, #20]
 8003466:	621a      	str	r2, [r3, #32]
}
 8003468:	bf00      	nop
 800346a:	371c      	adds	r7, #28
 800346c:	46bd      	mov	sp, r7
 800346e:	bc80      	pop	{r7}
 8003470:	4770      	bx	lr

08003472 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003472:	b480      	push	{r7}
 8003474:	b085      	sub	sp, #20
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
 800347a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003488:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800348a:	683a      	ldr	r2, [r7, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	4313      	orrs	r3, r2
 8003490:	f043 0307 	orr.w	r3, r3, #7
 8003494:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	609a      	str	r2, [r3, #8]
}
 800349c:	bf00      	nop
 800349e:	3714      	adds	r7, #20
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bc80      	pop	{r7}
 80034a4:	4770      	bx	lr

080034a6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034a6:	b480      	push	{r7}
 80034a8:	b087      	sub	sp, #28
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	60f8      	str	r0, [r7, #12]
 80034ae:	60b9      	str	r1, [r7, #8]
 80034b0:	607a      	str	r2, [r7, #4]
 80034b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80034c0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	021a      	lsls	r2, r3, #8
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	431a      	orrs	r2, r3
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	609a      	str	r2, [r3, #8]
}
 80034da:	bf00      	nop
 80034dc:	371c      	adds	r7, #28
 80034de:	46bd      	mov	sp, r7
 80034e0:	bc80      	pop	{r7}
 80034e2:	4770      	bx	lr

080034e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b087      	sub	sp, #28
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	f003 031f 	and.w	r3, r3, #31
 80034f6:	2201      	movs	r2, #1
 80034f8:	fa02 f303 	lsl.w	r3, r2, r3
 80034fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6a1a      	ldr	r2, [r3, #32]
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	43db      	mvns	r3, r3
 8003506:	401a      	ands	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6a1a      	ldr	r2, [r3, #32]
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	f003 031f 	and.w	r3, r3, #31
 8003516:	6879      	ldr	r1, [r7, #4]
 8003518:	fa01 f303 	lsl.w	r3, r1, r3
 800351c:	431a      	orrs	r2, r3
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	621a      	str	r2, [r3, #32]
}
 8003522:	bf00      	nop
 8003524:	371c      	adds	r7, #28
 8003526:	46bd      	mov	sp, r7
 8003528:	bc80      	pop	{r7}
 800352a:	4770      	bx	lr

0800352c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800352c:	b480      	push	{r7}
 800352e:	b085      	sub	sp, #20
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800353c:	2b01      	cmp	r3, #1
 800353e:	d101      	bne.n	8003544 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003540:	2302      	movs	r3, #2
 8003542:	e046      	b.n	80035d2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2202      	movs	r2, #2
 8003550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800356a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	68fa      	ldr	r2, [r7, #12]
 8003572:	4313      	orrs	r3, r2
 8003574:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a16      	ldr	r2, [pc, #88]	@ (80035dc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d00e      	beq.n	80035a6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003590:	d009      	beq.n	80035a6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a12      	ldr	r2, [pc, #72]	@ (80035e0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d004      	beq.n	80035a6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a10      	ldr	r2, [pc, #64]	@ (80035e4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d10c      	bne.n	80035c0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	68ba      	ldr	r2, [r7, #8]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68ba      	ldr	r2, [r7, #8]
 80035be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3714      	adds	r7, #20
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr
 80035dc:	40012c00 	.word	0x40012c00
 80035e0:	40000400 	.word	0x40000400
 80035e4:	40000800 	.word	0x40000800

080035e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b082      	sub	sp, #8
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e042      	b.n	8003680 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	d106      	bne.n	8003614 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f7fd fe24 	bl	800125c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2224      	movs	r2, #36	@ 0x24
 8003618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68da      	ldr	r2, [r3, #12]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800362a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f000 ff47 	bl	80044c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	691a      	ldr	r2, [r3, #16]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003640:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	695a      	ldr	r2, [r3, #20]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003650:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68da      	ldr	r2, [r3, #12]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003660:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2200      	movs	r2, #0
 8003666:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2220      	movs	r2, #32
 800366c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2220      	movs	r2, #32
 8003674:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800367e:	2300      	movs	r3, #0
}
 8003680:	4618      	mov	r0, r3
 8003682:	3708      	adds	r7, #8
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}

08003688 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b08a      	sub	sp, #40	@ 0x28
 800368c:	af02      	add	r7, sp, #8
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	60b9      	str	r1, [r7, #8]
 8003692:	603b      	str	r3, [r7, #0]
 8003694:	4613      	mov	r3, r2
 8003696:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003698:	2300      	movs	r3, #0
 800369a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	2b20      	cmp	r3, #32
 80036a6:	d175      	bne.n	8003794 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d002      	beq.n	80036b4 <HAL_UART_Transmit+0x2c>
 80036ae:	88fb      	ldrh	r3, [r7, #6]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d101      	bne.n	80036b8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e06e      	b.n	8003796 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2221      	movs	r2, #33	@ 0x21
 80036c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036c6:	f7fe f80b 	bl	80016e0 <HAL_GetTick>
 80036ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	88fa      	ldrh	r2, [r7, #6]
 80036d0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	88fa      	ldrh	r2, [r7, #6]
 80036d6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036e0:	d108      	bne.n	80036f4 <HAL_UART_Transmit+0x6c>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d104      	bne.n	80036f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80036ea:	2300      	movs	r3, #0
 80036ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	61bb      	str	r3, [r7, #24]
 80036f2:	e003      	b.n	80036fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036f8:	2300      	movs	r3, #0
 80036fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80036fc:	e02e      	b.n	800375c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	9300      	str	r3, [sp, #0]
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	2200      	movs	r2, #0
 8003706:	2180      	movs	r1, #128	@ 0x80
 8003708:	68f8      	ldr	r0, [r7, #12]
 800370a:	f000 fc23 	bl	8003f54 <UART_WaitOnFlagUntilTimeout>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d005      	beq.n	8003720 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2220      	movs	r2, #32
 8003718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e03a      	b.n	8003796 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d10b      	bne.n	800373e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	881b      	ldrh	r3, [r3, #0]
 800372a:	461a      	mov	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003734:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	3302      	adds	r3, #2
 800373a:	61bb      	str	r3, [r7, #24]
 800373c:	e007      	b.n	800374e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	781a      	ldrb	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	3301      	adds	r3, #1
 800374c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003752:	b29b      	uxth	r3, r3
 8003754:	3b01      	subs	r3, #1
 8003756:	b29a      	uxth	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003760:	b29b      	uxth	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1cb      	bne.n	80036fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	9300      	str	r3, [sp, #0]
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	2200      	movs	r2, #0
 800376e:	2140      	movs	r1, #64	@ 0x40
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f000 fbef 	bl	8003f54 <UART_WaitOnFlagUntilTimeout>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d005      	beq.n	8003788 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2220      	movs	r2, #32
 8003780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e006      	b.n	8003796 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2220      	movs	r2, #32
 800378c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003790:	2300      	movs	r3, #0
 8003792:	e000      	b.n	8003796 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003794:	2302      	movs	r3, #2
  }
}
 8003796:	4618      	mov	r0, r3
 8003798:	3720      	adds	r7, #32
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b084      	sub	sp, #16
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	60f8      	str	r0, [r7, #12]
 80037a6:	60b9      	str	r1, [r7, #8]
 80037a8:	4613      	mov	r3, r2
 80037aa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	2b20      	cmp	r3, #32
 80037b6:	d112      	bne.n	80037de <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d002      	beq.n	80037c4 <HAL_UART_Receive_DMA+0x26>
 80037be:	88fb      	ldrh	r3, [r7, #6]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d101      	bne.n	80037c8 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e00b      	b.n	80037e0 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2200      	movs	r2, #0
 80037cc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80037ce:	88fb      	ldrh	r3, [r7, #6]
 80037d0:	461a      	mov	r2, r3
 80037d2:	68b9      	ldr	r1, [r7, #8]
 80037d4:	68f8      	ldr	r0, [r7, #12]
 80037d6:	f000 fc17 	bl	8004008 <UART_Start_Receive_DMA>
 80037da:	4603      	mov	r3, r0
 80037dc:	e000      	b.n	80037e0 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80037de:	2302      	movs	r3, #2
  }
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3710      	adds	r7, #16
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b0ba      	sub	sp, #232	@ 0xe8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800380e:	2300      	movs	r3, #0
 8003810:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003814:	2300      	movs	r3, #0
 8003816:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800381a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800381e:	f003 030f 	and.w	r3, r3, #15
 8003822:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003826:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800382a:	2b00      	cmp	r3, #0
 800382c:	d10f      	bne.n	800384e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800382e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003832:	f003 0320 	and.w	r3, r3, #32
 8003836:	2b00      	cmp	r3, #0
 8003838:	d009      	beq.n	800384e <HAL_UART_IRQHandler+0x66>
 800383a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800383e:	f003 0320 	and.w	r3, r3, #32
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 fd7c 	bl	8004344 <UART_Receive_IT>
      return;
 800384c:	e25b      	b.n	8003d06 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800384e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003852:	2b00      	cmp	r3, #0
 8003854:	f000 80de 	beq.w	8003a14 <HAL_UART_IRQHandler+0x22c>
 8003858:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800385c:	f003 0301 	and.w	r3, r3, #1
 8003860:	2b00      	cmp	r3, #0
 8003862:	d106      	bne.n	8003872 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003868:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800386c:	2b00      	cmp	r3, #0
 800386e:	f000 80d1 	beq.w	8003a14 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00b      	beq.n	8003896 <HAL_UART_IRQHandler+0xae>
 800387e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003882:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003886:	2b00      	cmp	r3, #0
 8003888:	d005      	beq.n	8003896 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800388e:	f043 0201 	orr.w	r2, r3, #1
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800389a:	f003 0304 	and.w	r3, r3, #4
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00b      	beq.n	80038ba <HAL_UART_IRQHandler+0xd2>
 80038a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d005      	beq.n	80038ba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b2:	f043 0202 	orr.w	r2, r3, #2
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80038ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00b      	beq.n	80038de <HAL_UART_IRQHandler+0xf6>
 80038c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038ca:	f003 0301 	and.w	r3, r3, #1
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d005      	beq.n	80038de <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d6:	f043 0204 	orr.w	r2, r3, #4
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80038de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038e2:	f003 0308 	and.w	r3, r3, #8
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d011      	beq.n	800390e <HAL_UART_IRQHandler+0x126>
 80038ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038ee:	f003 0320 	and.w	r3, r3, #32
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d105      	bne.n	8003902 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80038f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038fa:	f003 0301 	and.w	r3, r3, #1
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d005      	beq.n	800390e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003906:	f043 0208 	orr.w	r2, r3, #8
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003912:	2b00      	cmp	r3, #0
 8003914:	f000 81f2 	beq.w	8003cfc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800391c:	f003 0320 	and.w	r3, r3, #32
 8003920:	2b00      	cmp	r3, #0
 8003922:	d008      	beq.n	8003936 <HAL_UART_IRQHandler+0x14e>
 8003924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003928:	f003 0320 	and.w	r3, r3, #32
 800392c:	2b00      	cmp	r3, #0
 800392e:	d002      	beq.n	8003936 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f000 fd07 	bl	8004344 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	695b      	ldr	r3, [r3, #20]
 800393c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003940:	2b00      	cmp	r3, #0
 8003942:	bf14      	ite	ne
 8003944:	2301      	movne	r3, #1
 8003946:	2300      	moveq	r3, #0
 8003948:	b2db      	uxtb	r3, r3
 800394a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003952:	f003 0308 	and.w	r3, r3, #8
 8003956:	2b00      	cmp	r3, #0
 8003958:	d103      	bne.n	8003962 <HAL_UART_IRQHandler+0x17a>
 800395a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800395e:	2b00      	cmp	r3, #0
 8003960:	d04f      	beq.n	8003a02 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f000 fc11 	bl	800418a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	695b      	ldr	r3, [r3, #20]
 800396e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003972:	2b00      	cmp	r3, #0
 8003974:	d041      	beq.n	80039fa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	3314      	adds	r3, #20
 800397c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003980:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003984:	e853 3f00 	ldrex	r3, [r3]
 8003988:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800398c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003990:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003994:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	3314      	adds	r3, #20
 800399e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80039a2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80039a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80039ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80039b2:	e841 2300 	strex	r3, r2, [r1]
 80039b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80039ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d1d9      	bne.n	8003976 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d013      	beq.n	80039f2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ce:	4a7e      	ldr	r2, [pc, #504]	@ (8003bc8 <HAL_UART_IRQHandler+0x3e0>)
 80039d0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7fe f8b4 	bl	8001b44 <HAL_DMA_Abort_IT>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d016      	beq.n	8003a10 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80039ec:	4610      	mov	r0, r2
 80039ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039f0:	e00e      	b.n	8003a10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 f99c 	bl	8003d30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039f8:	e00a      	b.n	8003a10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 f998 	bl	8003d30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a00:	e006      	b.n	8003a10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f000 f994 	bl	8003d30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003a0e:	e175      	b.n	8003cfc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a10:	bf00      	nop
    return;
 8003a12:	e173      	b.n	8003cfc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	f040 814f 	bne.w	8003cbc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a22:	f003 0310 	and.w	r3, r3, #16
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	f000 8148 	beq.w	8003cbc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003a2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a30:	f003 0310 	and.w	r3, r3, #16
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	f000 8141 	beq.w	8003cbc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60bb      	str	r3, [r7, #8]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	60bb      	str	r3, [r7, #8]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	60bb      	str	r3, [r7, #8]
 8003a4e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	f000 80b6 	beq.w	8003bcc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003a6c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	f000 8145 	beq.w	8003d00 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	f080 813e 	bcs.w	8003d00 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003a8a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a90:	699b      	ldr	r3, [r3, #24]
 8003a92:	2b20      	cmp	r3, #32
 8003a94:	f000 8088 	beq.w	8003ba8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	330c      	adds	r3, #12
 8003a9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003aa6:	e853 3f00 	ldrex	r3, [r3]
 8003aaa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003aae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003ab2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ab6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	330c      	adds	r3, #12
 8003ac0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003ac4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ac8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003acc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003ad0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003ad4:	e841 2300 	strex	r3, r2, [r1]
 8003ad8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003adc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d1d9      	bne.n	8003a98 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	3314      	adds	r3, #20
 8003aea:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003aee:	e853 3f00 	ldrex	r3, [r3]
 8003af2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003af4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003af6:	f023 0301 	bic.w	r3, r3, #1
 8003afa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	3314      	adds	r3, #20
 8003b04:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003b08:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003b0c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b0e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003b10:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003b14:	e841 2300 	strex	r3, r2, [r1]
 8003b18:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003b1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d1e1      	bne.n	8003ae4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	3314      	adds	r3, #20
 8003b26:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b28:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b2a:	e853 3f00 	ldrex	r3, [r3]
 8003b2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003b30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b36:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	3314      	adds	r3, #20
 8003b40:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003b44:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003b46:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b48:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003b4a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003b4c:	e841 2300 	strex	r3, r2, [r1]
 8003b50:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003b52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1e3      	bne.n	8003b20 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	330c      	adds	r3, #12
 8003b6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b70:	e853 3f00 	ldrex	r3, [r3]
 8003b74:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003b76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b78:	f023 0310 	bic.w	r3, r3, #16
 8003b7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	330c      	adds	r3, #12
 8003b86:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003b8a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003b8c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b90:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b92:	e841 2300 	strex	r3, r2, [r1]
 8003b96:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003b98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d1e3      	bne.n	8003b66 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7fd ff92 	bl	8001acc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2202      	movs	r2, #2
 8003bac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f000 f8bf 	bl	8003d42 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003bc4:	e09c      	b.n	8003d00 <HAL_UART_IRQHandler+0x518>
 8003bc6:	bf00      	nop
 8003bc8:	0800424f 	.word	0x0800424f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	f000 808e 	beq.w	8003d04 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003be8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	f000 8089 	beq.w	8003d04 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	330c      	adds	r3, #12
 8003bf8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bfc:	e853 3f00 	ldrex	r3, [r3]
 8003c00:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c08:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	330c      	adds	r3, #12
 8003c12:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003c16:	647a      	str	r2, [r7, #68]	@ 0x44
 8003c18:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c1a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003c1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c1e:	e841 2300 	strex	r3, r2, [r1]
 8003c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003c24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1e3      	bne.n	8003bf2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	3314      	adds	r3, #20
 8003c30:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c34:	e853 3f00 	ldrex	r3, [r3]
 8003c38:	623b      	str	r3, [r7, #32]
   return(result);
 8003c3a:	6a3b      	ldr	r3, [r7, #32]
 8003c3c:	f023 0301 	bic.w	r3, r3, #1
 8003c40:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	3314      	adds	r3, #20
 8003c4a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003c4e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c56:	e841 2300 	strex	r3, r2, [r1]
 8003c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1e3      	bne.n	8003c2a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2220      	movs	r2, #32
 8003c66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	330c      	adds	r3, #12
 8003c76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	e853 3f00 	ldrex	r3, [r3]
 8003c7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f023 0310 	bic.w	r3, r3, #16
 8003c86:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	330c      	adds	r3, #12
 8003c90:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003c94:	61fa      	str	r2, [r7, #28]
 8003c96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c98:	69b9      	ldr	r1, [r7, #24]
 8003c9a:	69fa      	ldr	r2, [r7, #28]
 8003c9c:	e841 2300 	strex	r3, r2, [r1]
 8003ca0:	617b      	str	r3, [r7, #20]
   return(result);
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d1e3      	bne.n	8003c70 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2202      	movs	r2, #2
 8003cac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003cae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 f844 	bl	8003d42 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003cba:	e023      	b.n	8003d04 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003cbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d009      	beq.n	8003cdc <HAL_UART_IRQHandler+0x4f4>
 8003cc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ccc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d003      	beq.n	8003cdc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f000 face 	bl	8004276 <UART_Transmit_IT>
    return;
 8003cda:	e014      	b.n	8003d06 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003cdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ce0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d00e      	beq.n	8003d06 <HAL_UART_IRQHandler+0x51e>
 8003ce8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d008      	beq.n	8003d06 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f000 fb0d 	bl	8004314 <UART_EndTransmit_IT>
    return;
 8003cfa:	e004      	b.n	8003d06 <HAL_UART_IRQHandler+0x51e>
    return;
 8003cfc:	bf00      	nop
 8003cfe:	e002      	b.n	8003d06 <HAL_UART_IRQHandler+0x51e>
      return;
 8003d00:	bf00      	nop
 8003d02:	e000      	b.n	8003d06 <HAL_UART_IRQHandler+0x51e>
      return;
 8003d04:	bf00      	nop
  }
}
 8003d06:	37e8      	adds	r7, #232	@ 0xe8
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bc80      	pop	{r7}
 8003d1c:	4770      	bx	lr

08003d1e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003d1e:	b480      	push	{r7}
 8003d20:	b083      	sub	sp, #12
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003d26:	bf00      	nop
 8003d28:	370c      	adds	r7, #12
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bc80      	pop	{r7}
 8003d2e:	4770      	bx	lr

08003d30 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bc80      	pop	{r7}
 8003d40:	4770      	bx	lr

08003d42 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003d42:	b480      	push	{r7}
 8003d44:	b083      	sub	sp, #12
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003d4e:	bf00      	nop
 8003d50:	370c      	adds	r7, #12
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bc80      	pop	{r7}
 8003d56:	4770      	bx	lr

08003d58 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b09c      	sub	sp, #112	@ 0x70
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d64:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0320 	and.w	r3, r3, #32
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d172      	bne.n	8003e5a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003d74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d76:	2200      	movs	r2, #0
 8003d78:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	330c      	adds	r3, #12
 8003d80:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d84:	e853 3f00 	ldrex	r3, [r3]
 8003d88:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003d8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	330c      	adds	r3, #12
 8003d98:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003d9a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003d9c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003da0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003da2:	e841 2300 	strex	r3, r2, [r1]
 8003da6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003da8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1e5      	bne.n	8003d7a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	3314      	adds	r3, #20
 8003db4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003db8:	e853 3f00 	ldrex	r3, [r3]
 8003dbc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dc0:	f023 0301 	bic.w	r3, r3, #1
 8003dc4:	667b      	str	r3, [r7, #100]	@ 0x64
 8003dc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	3314      	adds	r3, #20
 8003dcc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003dce:	647a      	str	r2, [r7, #68]	@ 0x44
 8003dd0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dd2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003dd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003dd6:	e841 2300 	strex	r3, r2, [r1]
 8003dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1e5      	bne.n	8003dae <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003de2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	3314      	adds	r3, #20
 8003de8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dec:	e853 3f00 	ldrex	r3, [r3]
 8003df0:	623b      	str	r3, [r7, #32]
   return(result);
 8003df2:	6a3b      	ldr	r3, [r7, #32]
 8003df4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003df8:	663b      	str	r3, [r7, #96]	@ 0x60
 8003dfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	3314      	adds	r3, #20
 8003e00:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003e02:	633a      	str	r2, [r7, #48]	@ 0x30
 8003e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e0a:	e841 2300 	strex	r3, r2, [r1]
 8003e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1e5      	bne.n	8003de2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003e16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e18:	2220      	movs	r2, #32
 8003e1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d119      	bne.n	8003e5a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	330c      	adds	r3, #12
 8003e2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	e853 3f00 	ldrex	r3, [r3]
 8003e34:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f023 0310 	bic.w	r3, r3, #16
 8003e3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	330c      	adds	r3, #12
 8003e44:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003e46:	61fa      	str	r2, [r7, #28]
 8003e48:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e4a:	69b9      	ldr	r1, [r7, #24]
 8003e4c:	69fa      	ldr	r2, [r7, #28]
 8003e4e:	e841 2300 	strex	r3, r2, [r1]
 8003e52:	617b      	str	r3, [r7, #20]
   return(result);
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1e5      	bne.n	8003e26 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d106      	bne.n	8003e76 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e6a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003e70:	f7ff ff67 	bl	8003d42 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003e74:	e002      	b.n	8003e7c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8003e76:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003e78:	f7fd f8d0 	bl	800101c <HAL_UART_RxCpltCallback>
}
 8003e7c:	bf00      	nop
 8003e7e:	3770      	adds	r7, #112	@ 0x70
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e90:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2201      	movs	r2, #1
 8003e96:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d108      	bne.n	8003eb2 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003ea4:	085b      	lsrs	r3, r3, #1
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	68f8      	ldr	r0, [r7, #12]
 8003eac:	f7ff ff49 	bl	8003d42 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003eb0:	e002      	b.n	8003eb8 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8003eb2:	68f8      	ldr	r0, [r7, #12]
 8003eb4:	f7ff ff33 	bl	8003d1e <HAL_UART_RxHalfCpltCallback>
}
 8003eb8:	bf00      	nop
 8003eba:	3710      	adds	r7, #16
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	bf14      	ite	ne
 8003ee0:	2301      	movne	r3, #1
 8003ee2:	2300      	moveq	r3, #0
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b21      	cmp	r3, #33	@ 0x21
 8003ef2:	d108      	bne.n	8003f06 <UART_DMAError+0x46>
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d005      	beq.n	8003f06 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	2200      	movs	r2, #0
 8003efe:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003f00:	68b8      	ldr	r0, [r7, #8]
 8003f02:	f000 f91b 	bl	800413c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	695b      	ldr	r3, [r3, #20]
 8003f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	bf14      	ite	ne
 8003f14:	2301      	movne	r3, #1
 8003f16:	2300      	moveq	r3, #0
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	2b22      	cmp	r3, #34	@ 0x22
 8003f26:	d108      	bne.n	8003f3a <UART_DMAError+0x7a>
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d005      	beq.n	8003f3a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	2200      	movs	r2, #0
 8003f32:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8003f34:	68b8      	ldr	r0, [r7, #8]
 8003f36:	f000 f928 	bl	800418a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f3e:	f043 0210 	orr.w	r2, r3, #16
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f46:	68b8      	ldr	r0, [r7, #8]
 8003f48:	f7ff fef2 	bl	8003d30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f4c:	bf00      	nop
 8003f4e:	3710      	adds	r7, #16
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	603b      	str	r3, [r7, #0]
 8003f60:	4613      	mov	r3, r2
 8003f62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f64:	e03b      	b.n	8003fde <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f66:	6a3b      	ldr	r3, [r7, #32]
 8003f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f6c:	d037      	beq.n	8003fde <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f6e:	f7fd fbb7 	bl	80016e0 <HAL_GetTick>
 8003f72:	4602      	mov	r2, r0
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	6a3a      	ldr	r2, [r7, #32]
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d302      	bcc.n	8003f84 <UART_WaitOnFlagUntilTimeout+0x30>
 8003f7e:	6a3b      	ldr	r3, [r7, #32]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d101      	bne.n	8003f88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e03a      	b.n	8003ffe <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	f003 0304 	and.w	r3, r3, #4
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d023      	beq.n	8003fde <UART_WaitOnFlagUntilTimeout+0x8a>
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	2b80      	cmp	r3, #128	@ 0x80
 8003f9a:	d020      	beq.n	8003fde <UART_WaitOnFlagUntilTimeout+0x8a>
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	2b40      	cmp	r3, #64	@ 0x40
 8003fa0:	d01d      	beq.n	8003fde <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0308 	and.w	r3, r3, #8
 8003fac:	2b08      	cmp	r3, #8
 8003fae:	d116      	bne.n	8003fde <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	617b      	str	r3, [r7, #20]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	617b      	str	r3, [r7, #20]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	617b      	str	r3, [r7, #20]
 8003fc4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003fc6:	68f8      	ldr	r0, [r7, #12]
 8003fc8:	f000 f8df 	bl	800418a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2208      	movs	r2, #8
 8003fd0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e00f      	b.n	8003ffe <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	68ba      	ldr	r2, [r7, #8]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	bf0c      	ite	eq
 8003fee:	2301      	moveq	r3, #1
 8003ff0:	2300      	movne	r3, #0
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	79fb      	ldrb	r3, [r7, #7]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d0b4      	beq.n	8003f66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ffc:	2300      	movs	r3, #0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3718      	adds	r7, #24
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
	...

08004008 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b098      	sub	sp, #96	@ 0x60
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	4613      	mov	r3, r2
 8004014:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004016:	68ba      	ldr	r2, [r7, #8]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	88fa      	ldrh	r2, [r7, #6]
 8004020:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2222      	movs	r2, #34	@ 0x22
 800402c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004034:	4a3e      	ldr	r2, [pc, #248]	@ (8004130 <UART_Start_Receive_DMA+0x128>)
 8004036:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800403c:	4a3d      	ldr	r2, [pc, #244]	@ (8004134 <UART_Start_Receive_DMA+0x12c>)
 800403e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004044:	4a3c      	ldr	r2, [pc, #240]	@ (8004138 <UART_Start_Receive_DMA+0x130>)
 8004046:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800404c:	2200      	movs	r2, #0
 800404e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004050:	f107 0308 	add.w	r3, r7, #8
 8004054:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	3304      	adds	r3, #4
 8004060:	4619      	mov	r1, r3
 8004062:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	88fb      	ldrh	r3, [r7, #6]
 8004068:	f7fd fcd0 	bl	8001a0c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800406c:	2300      	movs	r3, #0
 800406e:	613b      	str	r3, [r7, #16]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	613b      	str	r3, [r7, #16]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	613b      	str	r3, [r7, #16]
 8004080:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d019      	beq.n	80040be <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	330c      	adds	r3, #12
 8004090:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004094:	e853 3f00 	ldrex	r3, [r3]
 8004098:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800409a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800409c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040a0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	330c      	adds	r3, #12
 80040a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80040aa:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80040ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ae:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80040b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80040b2:	e841 2300 	strex	r3, r2, [r1]
 80040b6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80040b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1e5      	bne.n	800408a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	3314      	adds	r3, #20
 80040c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040c8:	e853 3f00 	ldrex	r3, [r3]
 80040cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80040ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d0:	f043 0301 	orr.w	r3, r3, #1
 80040d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	3314      	adds	r3, #20
 80040dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80040de:	63ba      	str	r2, [r7, #56]	@ 0x38
 80040e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80040e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80040e6:	e841 2300 	strex	r3, r2, [r1]
 80040ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80040ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1e5      	bne.n	80040be <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	3314      	adds	r3, #20
 80040f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fa:	69bb      	ldr	r3, [r7, #24]
 80040fc:	e853 3f00 	ldrex	r3, [r3]
 8004100:	617b      	str	r3, [r7, #20]
   return(result);
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004108:	653b      	str	r3, [r7, #80]	@ 0x50
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	3314      	adds	r3, #20
 8004110:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004112:	627a      	str	r2, [r7, #36]	@ 0x24
 8004114:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004116:	6a39      	ldr	r1, [r7, #32]
 8004118:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800411a:	e841 2300 	strex	r3, r2, [r1]
 800411e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1e5      	bne.n	80040f2 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	3760      	adds	r7, #96	@ 0x60
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	08003d59 	.word	0x08003d59
 8004134:	08003e85 	.word	0x08003e85
 8004138:	08003ec1 	.word	0x08003ec1

0800413c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800413c:	b480      	push	{r7}
 800413e:	b089      	sub	sp, #36	@ 0x24
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	330c      	adds	r3, #12
 800414a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	e853 3f00 	ldrex	r3, [r3]
 8004152:	60bb      	str	r3, [r7, #8]
   return(result);
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800415a:	61fb      	str	r3, [r7, #28]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	330c      	adds	r3, #12
 8004162:	69fa      	ldr	r2, [r7, #28]
 8004164:	61ba      	str	r2, [r7, #24]
 8004166:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004168:	6979      	ldr	r1, [r7, #20]
 800416a:	69ba      	ldr	r2, [r7, #24]
 800416c:	e841 2300 	strex	r3, r2, [r1]
 8004170:	613b      	str	r3, [r7, #16]
   return(result);
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1e5      	bne.n	8004144 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2220      	movs	r2, #32
 800417c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004180:	bf00      	nop
 8004182:	3724      	adds	r7, #36	@ 0x24
 8004184:	46bd      	mov	sp, r7
 8004186:	bc80      	pop	{r7}
 8004188:	4770      	bx	lr

0800418a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800418a:	b480      	push	{r7}
 800418c:	b095      	sub	sp, #84	@ 0x54
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	330c      	adds	r3, #12
 8004198:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800419a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800419c:	e853 3f00 	ldrex	r3, [r3]
 80041a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80041a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	330c      	adds	r3, #12
 80041b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041b2:	643a      	str	r2, [r7, #64]	@ 0x40
 80041b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80041b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80041ba:	e841 2300 	strex	r3, r2, [r1]
 80041be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80041c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1e5      	bne.n	8004192 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	3314      	adds	r3, #20
 80041cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ce:	6a3b      	ldr	r3, [r7, #32]
 80041d0:	e853 3f00 	ldrex	r3, [r3]
 80041d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	f023 0301 	bic.w	r3, r3, #1
 80041dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	3314      	adds	r3, #20
 80041e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80041e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80041e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041ee:	e841 2300 	strex	r3, r2, [r1]
 80041f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80041f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d1e5      	bne.n	80041c6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d119      	bne.n	8004236 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	330c      	adds	r3, #12
 8004208:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	e853 3f00 	ldrex	r3, [r3]
 8004210:	60bb      	str	r3, [r7, #8]
   return(result);
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	f023 0310 	bic.w	r3, r3, #16
 8004218:	647b      	str	r3, [r7, #68]	@ 0x44
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	330c      	adds	r3, #12
 8004220:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004222:	61ba      	str	r2, [r7, #24]
 8004224:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004226:	6979      	ldr	r1, [r7, #20]
 8004228:	69ba      	ldr	r2, [r7, #24]
 800422a:	e841 2300 	strex	r3, r2, [r1]
 800422e:	613b      	str	r3, [r7, #16]
   return(result);
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1e5      	bne.n	8004202 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2220      	movs	r2, #32
 800423a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004244:	bf00      	nop
 8004246:	3754      	adds	r7, #84	@ 0x54
 8004248:	46bd      	mov	sp, r7
 800424a:	bc80      	pop	{r7}
 800424c:	4770      	bx	lr

0800424e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b084      	sub	sp, #16
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f7ff fd61 	bl	8003d30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800426e:	bf00      	nop
 8004270:	3710      	adds	r7, #16
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004276:	b480      	push	{r7}
 8004278:	b085      	sub	sp, #20
 800427a:	af00      	add	r7, sp, #0
 800427c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b21      	cmp	r3, #33	@ 0x21
 8004288:	d13e      	bne.n	8004308 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004292:	d114      	bne.n	80042be <UART_Transmit_IT+0x48>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	691b      	ldr	r3, [r3, #16]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d110      	bne.n	80042be <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a1b      	ldr	r3, [r3, #32]
 80042a0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	881b      	ldrh	r3, [r3, #0]
 80042a6:	461a      	mov	r2, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042b0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	1c9a      	adds	r2, r3, #2
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	621a      	str	r2, [r3, #32]
 80042bc:	e008      	b.n	80042d0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6a1b      	ldr	r3, [r3, #32]
 80042c2:	1c59      	adds	r1, r3, #1
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	6211      	str	r1, [r2, #32]
 80042c8:	781a      	ldrb	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	3b01      	subs	r3, #1
 80042d8:	b29b      	uxth	r3, r3
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	4619      	mov	r1, r3
 80042de:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d10f      	bne.n	8004304 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68da      	ldr	r2, [r3, #12]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80042f2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68da      	ldr	r2, [r3, #12]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004302:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004304:	2300      	movs	r3, #0
 8004306:	e000      	b.n	800430a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004308:	2302      	movs	r3, #2
  }
}
 800430a:	4618      	mov	r0, r3
 800430c:	3714      	adds	r7, #20
 800430e:	46bd      	mov	sp, r7
 8004310:	bc80      	pop	{r7}
 8004312:	4770      	bx	lr

08004314 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68da      	ldr	r2, [r3, #12]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800432a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2220      	movs	r2, #32
 8004330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f7ff fce9 	bl	8003d0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800433a:	2300      	movs	r3, #0
}
 800433c:	4618      	mov	r0, r3
 800433e:	3708      	adds	r7, #8
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}

08004344 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b08c      	sub	sp, #48	@ 0x30
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2b22      	cmp	r3, #34	@ 0x22
 8004356:	f040 80ae 	bne.w	80044b6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004362:	d117      	bne.n	8004394 <UART_Receive_IT+0x50>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	691b      	ldr	r3, [r3, #16]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d113      	bne.n	8004394 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800436c:	2300      	movs	r3, #0
 800436e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004374:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	b29b      	uxth	r3, r3
 800437e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004382:	b29a      	uxth	r2, r3
 8004384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004386:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800438c:	1c9a      	adds	r2, r3, #2
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	629a      	str	r2, [r3, #40]	@ 0x28
 8004392:	e026      	b.n	80043e2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004398:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800439a:	2300      	movs	r3, #0
 800439c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043a6:	d007      	beq.n	80043b8 <UART_Receive_IT+0x74>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d10a      	bne.n	80043c6 <UART_Receive_IT+0x82>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d106      	bne.n	80043c6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	b2da      	uxtb	r2, r3
 80043c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043c2:	701a      	strb	r2, [r3, #0]
 80043c4:	e008      	b.n	80043d8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043d2:	b2da      	uxtb	r2, r3
 80043d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043d6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043dc:	1c5a      	adds	r2, r3, #1
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	3b01      	subs	r3, #1
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	4619      	mov	r1, r3
 80043f0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d15d      	bne.n	80044b2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68da      	ldr	r2, [r3, #12]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f022 0220 	bic.w	r2, r2, #32
 8004404:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	68da      	ldr	r2, [r3, #12]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004414:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	695a      	ldr	r2, [r3, #20]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f022 0201 	bic.w	r2, r2, #1
 8004424:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2220      	movs	r2, #32
 800442a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004438:	2b01      	cmp	r3, #1
 800443a:	d135      	bne.n	80044a8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	330c      	adds	r3, #12
 8004448:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	e853 3f00 	ldrex	r3, [r3]
 8004450:	613b      	str	r3, [r7, #16]
   return(result);
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	f023 0310 	bic.w	r3, r3, #16
 8004458:	627b      	str	r3, [r7, #36]	@ 0x24
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	330c      	adds	r3, #12
 8004460:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004462:	623a      	str	r2, [r7, #32]
 8004464:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004466:	69f9      	ldr	r1, [r7, #28]
 8004468:	6a3a      	ldr	r2, [r7, #32]
 800446a:	e841 2300 	strex	r3, r2, [r1]
 800446e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004470:	69bb      	ldr	r3, [r7, #24]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1e5      	bne.n	8004442 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0310 	and.w	r3, r3, #16
 8004480:	2b10      	cmp	r3, #16
 8004482:	d10a      	bne.n	800449a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004484:	2300      	movs	r3, #0
 8004486:	60fb      	str	r3, [r7, #12]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	60fb      	str	r3, [r7, #12]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	60fb      	str	r3, [r7, #12]
 8004498:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800449e:	4619      	mov	r1, r3
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f7ff fc4e 	bl	8003d42 <HAL_UARTEx_RxEventCallback>
 80044a6:	e002      	b.n	80044ae <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f7fc fdb7 	bl	800101c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80044ae:	2300      	movs	r3, #0
 80044b0:	e002      	b.n	80044b8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80044b2:	2300      	movs	r3, #0
 80044b4:	e000      	b.n	80044b8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80044b6:	2302      	movs	r3, #2
  }
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3730      	adds	r7, #48	@ 0x30
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}

080044c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b084      	sub	sp, #16
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	68da      	ldr	r2, [r3, #12]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	430a      	orrs	r2, r1
 80044dc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	689a      	ldr	r2, [r3, #8]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	431a      	orrs	r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68db      	ldr	r3, [r3, #12]
 80044f6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80044fa:	f023 030c 	bic.w	r3, r3, #12
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	6812      	ldr	r2, [r2, #0]
 8004502:	68b9      	ldr	r1, [r7, #8]
 8004504:	430b      	orrs	r3, r1
 8004506:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	695b      	ldr	r3, [r3, #20]
 800450e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	699a      	ldr	r2, [r3, #24]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	430a      	orrs	r2, r1
 800451c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a2c      	ldr	r2, [pc, #176]	@ (80045d4 <UART_SetConfig+0x114>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d103      	bne.n	8004530 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004528:	f7fe fa4a 	bl	80029c0 <HAL_RCC_GetPCLK2Freq>
 800452c:	60f8      	str	r0, [r7, #12]
 800452e:	e002      	b.n	8004536 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004530:	f7fe fa32 	bl	8002998 <HAL_RCC_GetPCLK1Freq>
 8004534:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	4613      	mov	r3, r2
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	4413      	add	r3, r2
 800453e:	009a      	lsls	r2, r3, #2
 8004540:	441a      	add	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	fbb2 f3f3 	udiv	r3, r2, r3
 800454c:	4a22      	ldr	r2, [pc, #136]	@ (80045d8 <UART_SetConfig+0x118>)
 800454e:	fba2 2303 	umull	r2, r3, r2, r3
 8004552:	095b      	lsrs	r3, r3, #5
 8004554:	0119      	lsls	r1, r3, #4
 8004556:	68fa      	ldr	r2, [r7, #12]
 8004558:	4613      	mov	r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	4413      	add	r3, r2
 800455e:	009a      	lsls	r2, r3, #2
 8004560:	441a      	add	r2, r3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	fbb2 f2f3 	udiv	r2, r2, r3
 800456c:	4b1a      	ldr	r3, [pc, #104]	@ (80045d8 <UART_SetConfig+0x118>)
 800456e:	fba3 0302 	umull	r0, r3, r3, r2
 8004572:	095b      	lsrs	r3, r3, #5
 8004574:	2064      	movs	r0, #100	@ 0x64
 8004576:	fb00 f303 	mul.w	r3, r0, r3
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	011b      	lsls	r3, r3, #4
 800457e:	3332      	adds	r3, #50	@ 0x32
 8004580:	4a15      	ldr	r2, [pc, #84]	@ (80045d8 <UART_SetConfig+0x118>)
 8004582:	fba2 2303 	umull	r2, r3, r2, r3
 8004586:	095b      	lsrs	r3, r3, #5
 8004588:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800458c:	4419      	add	r1, r3
 800458e:	68fa      	ldr	r2, [r7, #12]
 8004590:	4613      	mov	r3, r2
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	4413      	add	r3, r2
 8004596:	009a      	lsls	r2, r3, #2
 8004598:	441a      	add	r2, r3
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80045a4:	4b0c      	ldr	r3, [pc, #48]	@ (80045d8 <UART_SetConfig+0x118>)
 80045a6:	fba3 0302 	umull	r0, r3, r3, r2
 80045aa:	095b      	lsrs	r3, r3, #5
 80045ac:	2064      	movs	r0, #100	@ 0x64
 80045ae:	fb00 f303 	mul.w	r3, r0, r3
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	011b      	lsls	r3, r3, #4
 80045b6:	3332      	adds	r3, #50	@ 0x32
 80045b8:	4a07      	ldr	r2, [pc, #28]	@ (80045d8 <UART_SetConfig+0x118>)
 80045ba:	fba2 2303 	umull	r2, r3, r2, r3
 80045be:	095b      	lsrs	r3, r3, #5
 80045c0:	f003 020f 	and.w	r2, r3, #15
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	440a      	add	r2, r1
 80045ca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80045cc:	bf00      	nop
 80045ce:	3710      	adds	r7, #16
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	40013800 	.word	0x40013800
 80045d8:	51eb851f 	.word	0x51eb851f

080045dc <__cvt>:
 80045dc:	2b00      	cmp	r3, #0
 80045de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045e2:	461d      	mov	r5, r3
 80045e4:	bfbb      	ittet	lt
 80045e6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80045ea:	461d      	movlt	r5, r3
 80045ec:	2300      	movge	r3, #0
 80045ee:	232d      	movlt	r3, #45	@ 0x2d
 80045f0:	b088      	sub	sp, #32
 80045f2:	4614      	mov	r4, r2
 80045f4:	bfb8      	it	lt
 80045f6:	4614      	movlt	r4, r2
 80045f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80045fa:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80045fc:	7013      	strb	r3, [r2, #0]
 80045fe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004600:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004604:	f023 0820 	bic.w	r8, r3, #32
 8004608:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800460c:	d005      	beq.n	800461a <__cvt+0x3e>
 800460e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004612:	d100      	bne.n	8004616 <__cvt+0x3a>
 8004614:	3601      	adds	r6, #1
 8004616:	2302      	movs	r3, #2
 8004618:	e000      	b.n	800461c <__cvt+0x40>
 800461a:	2303      	movs	r3, #3
 800461c:	aa07      	add	r2, sp, #28
 800461e:	9204      	str	r2, [sp, #16]
 8004620:	aa06      	add	r2, sp, #24
 8004622:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004626:	e9cd 3600 	strd	r3, r6, [sp]
 800462a:	4622      	mov	r2, r4
 800462c:	462b      	mov	r3, r5
 800462e:	f000 ff53 	bl	80054d8 <_dtoa_r>
 8004632:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004636:	4607      	mov	r7, r0
 8004638:	d119      	bne.n	800466e <__cvt+0x92>
 800463a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800463c:	07db      	lsls	r3, r3, #31
 800463e:	d50e      	bpl.n	800465e <__cvt+0x82>
 8004640:	eb00 0906 	add.w	r9, r0, r6
 8004644:	2200      	movs	r2, #0
 8004646:	2300      	movs	r3, #0
 8004648:	4620      	mov	r0, r4
 800464a:	4629      	mov	r1, r5
 800464c:	f7fc f9ac 	bl	80009a8 <__aeabi_dcmpeq>
 8004650:	b108      	cbz	r0, 8004656 <__cvt+0x7a>
 8004652:	f8cd 901c 	str.w	r9, [sp, #28]
 8004656:	2230      	movs	r2, #48	@ 0x30
 8004658:	9b07      	ldr	r3, [sp, #28]
 800465a:	454b      	cmp	r3, r9
 800465c:	d31e      	bcc.n	800469c <__cvt+0xc0>
 800465e:	4638      	mov	r0, r7
 8004660:	9b07      	ldr	r3, [sp, #28]
 8004662:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004664:	1bdb      	subs	r3, r3, r7
 8004666:	6013      	str	r3, [r2, #0]
 8004668:	b008      	add	sp, #32
 800466a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800466e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004672:	eb00 0906 	add.w	r9, r0, r6
 8004676:	d1e5      	bne.n	8004644 <__cvt+0x68>
 8004678:	7803      	ldrb	r3, [r0, #0]
 800467a:	2b30      	cmp	r3, #48	@ 0x30
 800467c:	d10a      	bne.n	8004694 <__cvt+0xb8>
 800467e:	2200      	movs	r2, #0
 8004680:	2300      	movs	r3, #0
 8004682:	4620      	mov	r0, r4
 8004684:	4629      	mov	r1, r5
 8004686:	f7fc f98f 	bl	80009a8 <__aeabi_dcmpeq>
 800468a:	b918      	cbnz	r0, 8004694 <__cvt+0xb8>
 800468c:	f1c6 0601 	rsb	r6, r6, #1
 8004690:	f8ca 6000 	str.w	r6, [sl]
 8004694:	f8da 3000 	ldr.w	r3, [sl]
 8004698:	4499      	add	r9, r3
 800469a:	e7d3      	b.n	8004644 <__cvt+0x68>
 800469c:	1c59      	adds	r1, r3, #1
 800469e:	9107      	str	r1, [sp, #28]
 80046a0:	701a      	strb	r2, [r3, #0]
 80046a2:	e7d9      	b.n	8004658 <__cvt+0x7c>

080046a4 <__exponent>:
 80046a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046a6:	2900      	cmp	r1, #0
 80046a8:	bfb6      	itet	lt
 80046aa:	232d      	movlt	r3, #45	@ 0x2d
 80046ac:	232b      	movge	r3, #43	@ 0x2b
 80046ae:	4249      	neglt	r1, r1
 80046b0:	2909      	cmp	r1, #9
 80046b2:	7002      	strb	r2, [r0, #0]
 80046b4:	7043      	strb	r3, [r0, #1]
 80046b6:	dd29      	ble.n	800470c <__exponent+0x68>
 80046b8:	f10d 0307 	add.w	r3, sp, #7
 80046bc:	461d      	mov	r5, r3
 80046be:	270a      	movs	r7, #10
 80046c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80046c4:	461a      	mov	r2, r3
 80046c6:	fb07 1416 	mls	r4, r7, r6, r1
 80046ca:	3430      	adds	r4, #48	@ 0x30
 80046cc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80046d0:	460c      	mov	r4, r1
 80046d2:	2c63      	cmp	r4, #99	@ 0x63
 80046d4:	4631      	mov	r1, r6
 80046d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80046da:	dcf1      	bgt.n	80046c0 <__exponent+0x1c>
 80046dc:	3130      	adds	r1, #48	@ 0x30
 80046de:	1e94      	subs	r4, r2, #2
 80046e0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80046e4:	4623      	mov	r3, r4
 80046e6:	1c41      	adds	r1, r0, #1
 80046e8:	42ab      	cmp	r3, r5
 80046ea:	d30a      	bcc.n	8004702 <__exponent+0x5e>
 80046ec:	f10d 0309 	add.w	r3, sp, #9
 80046f0:	1a9b      	subs	r3, r3, r2
 80046f2:	42ac      	cmp	r4, r5
 80046f4:	bf88      	it	hi
 80046f6:	2300      	movhi	r3, #0
 80046f8:	3302      	adds	r3, #2
 80046fa:	4403      	add	r3, r0
 80046fc:	1a18      	subs	r0, r3, r0
 80046fe:	b003      	add	sp, #12
 8004700:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004702:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004706:	f801 6f01 	strb.w	r6, [r1, #1]!
 800470a:	e7ed      	b.n	80046e8 <__exponent+0x44>
 800470c:	2330      	movs	r3, #48	@ 0x30
 800470e:	3130      	adds	r1, #48	@ 0x30
 8004710:	7083      	strb	r3, [r0, #2]
 8004712:	70c1      	strb	r1, [r0, #3]
 8004714:	1d03      	adds	r3, r0, #4
 8004716:	e7f1      	b.n	80046fc <__exponent+0x58>

08004718 <_printf_float>:
 8004718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800471c:	b091      	sub	sp, #68	@ 0x44
 800471e:	460c      	mov	r4, r1
 8004720:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004724:	4616      	mov	r6, r2
 8004726:	461f      	mov	r7, r3
 8004728:	4605      	mov	r5, r0
 800472a:	f000 fdc5 	bl	80052b8 <_localeconv_r>
 800472e:	6803      	ldr	r3, [r0, #0]
 8004730:	4618      	mov	r0, r3
 8004732:	9308      	str	r3, [sp, #32]
 8004734:	f7fb fd0c 	bl	8000150 <strlen>
 8004738:	2300      	movs	r3, #0
 800473a:	930e      	str	r3, [sp, #56]	@ 0x38
 800473c:	f8d8 3000 	ldr.w	r3, [r8]
 8004740:	9009      	str	r0, [sp, #36]	@ 0x24
 8004742:	3307      	adds	r3, #7
 8004744:	f023 0307 	bic.w	r3, r3, #7
 8004748:	f103 0208 	add.w	r2, r3, #8
 800474c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004750:	f8d4 b000 	ldr.w	fp, [r4]
 8004754:	f8c8 2000 	str.w	r2, [r8]
 8004758:	e9d3 8900 	ldrd	r8, r9, [r3]
 800475c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004760:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004762:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004766:	f04f 32ff 	mov.w	r2, #4294967295
 800476a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800476e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004772:	4b9c      	ldr	r3, [pc, #624]	@ (80049e4 <_printf_float+0x2cc>)
 8004774:	f7fc f94a 	bl	8000a0c <__aeabi_dcmpun>
 8004778:	bb70      	cbnz	r0, 80047d8 <_printf_float+0xc0>
 800477a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800477e:	f04f 32ff 	mov.w	r2, #4294967295
 8004782:	4b98      	ldr	r3, [pc, #608]	@ (80049e4 <_printf_float+0x2cc>)
 8004784:	f7fc f924 	bl	80009d0 <__aeabi_dcmple>
 8004788:	bb30      	cbnz	r0, 80047d8 <_printf_float+0xc0>
 800478a:	2200      	movs	r2, #0
 800478c:	2300      	movs	r3, #0
 800478e:	4640      	mov	r0, r8
 8004790:	4649      	mov	r1, r9
 8004792:	f7fc f913 	bl	80009bc <__aeabi_dcmplt>
 8004796:	b110      	cbz	r0, 800479e <_printf_float+0x86>
 8004798:	232d      	movs	r3, #45	@ 0x2d
 800479a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800479e:	4a92      	ldr	r2, [pc, #584]	@ (80049e8 <_printf_float+0x2d0>)
 80047a0:	4b92      	ldr	r3, [pc, #584]	@ (80049ec <_printf_float+0x2d4>)
 80047a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80047a6:	bf94      	ite	ls
 80047a8:	4690      	movls	r8, r2
 80047aa:	4698      	movhi	r8, r3
 80047ac:	2303      	movs	r3, #3
 80047ae:	f04f 0900 	mov.w	r9, #0
 80047b2:	6123      	str	r3, [r4, #16]
 80047b4:	f02b 0304 	bic.w	r3, fp, #4
 80047b8:	6023      	str	r3, [r4, #0]
 80047ba:	4633      	mov	r3, r6
 80047bc:	4621      	mov	r1, r4
 80047be:	4628      	mov	r0, r5
 80047c0:	9700      	str	r7, [sp, #0]
 80047c2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80047c4:	f000 f9d4 	bl	8004b70 <_printf_common>
 80047c8:	3001      	adds	r0, #1
 80047ca:	f040 8090 	bne.w	80048ee <_printf_float+0x1d6>
 80047ce:	f04f 30ff 	mov.w	r0, #4294967295
 80047d2:	b011      	add	sp, #68	@ 0x44
 80047d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047d8:	4642      	mov	r2, r8
 80047da:	464b      	mov	r3, r9
 80047dc:	4640      	mov	r0, r8
 80047de:	4649      	mov	r1, r9
 80047e0:	f7fc f914 	bl	8000a0c <__aeabi_dcmpun>
 80047e4:	b148      	cbz	r0, 80047fa <_printf_float+0xe2>
 80047e6:	464b      	mov	r3, r9
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	bfb8      	it	lt
 80047ec:	232d      	movlt	r3, #45	@ 0x2d
 80047ee:	4a80      	ldr	r2, [pc, #512]	@ (80049f0 <_printf_float+0x2d8>)
 80047f0:	bfb8      	it	lt
 80047f2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80047f6:	4b7f      	ldr	r3, [pc, #508]	@ (80049f4 <_printf_float+0x2dc>)
 80047f8:	e7d3      	b.n	80047a2 <_printf_float+0x8a>
 80047fa:	6863      	ldr	r3, [r4, #4]
 80047fc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004800:	1c5a      	adds	r2, r3, #1
 8004802:	d13f      	bne.n	8004884 <_printf_float+0x16c>
 8004804:	2306      	movs	r3, #6
 8004806:	6063      	str	r3, [r4, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800480e:	6023      	str	r3, [r4, #0]
 8004810:	9206      	str	r2, [sp, #24]
 8004812:	aa0e      	add	r2, sp, #56	@ 0x38
 8004814:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004818:	aa0d      	add	r2, sp, #52	@ 0x34
 800481a:	9203      	str	r2, [sp, #12]
 800481c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004820:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004824:	6863      	ldr	r3, [r4, #4]
 8004826:	4642      	mov	r2, r8
 8004828:	9300      	str	r3, [sp, #0]
 800482a:	4628      	mov	r0, r5
 800482c:	464b      	mov	r3, r9
 800482e:	910a      	str	r1, [sp, #40]	@ 0x28
 8004830:	f7ff fed4 	bl	80045dc <__cvt>
 8004834:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004836:	4680      	mov	r8, r0
 8004838:	2947      	cmp	r1, #71	@ 0x47
 800483a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800483c:	d128      	bne.n	8004890 <_printf_float+0x178>
 800483e:	1cc8      	adds	r0, r1, #3
 8004840:	db02      	blt.n	8004848 <_printf_float+0x130>
 8004842:	6863      	ldr	r3, [r4, #4]
 8004844:	4299      	cmp	r1, r3
 8004846:	dd40      	ble.n	80048ca <_printf_float+0x1b2>
 8004848:	f1aa 0a02 	sub.w	sl, sl, #2
 800484c:	fa5f fa8a 	uxtb.w	sl, sl
 8004850:	4652      	mov	r2, sl
 8004852:	3901      	subs	r1, #1
 8004854:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004858:	910d      	str	r1, [sp, #52]	@ 0x34
 800485a:	f7ff ff23 	bl	80046a4 <__exponent>
 800485e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004860:	4681      	mov	r9, r0
 8004862:	1813      	adds	r3, r2, r0
 8004864:	2a01      	cmp	r2, #1
 8004866:	6123      	str	r3, [r4, #16]
 8004868:	dc02      	bgt.n	8004870 <_printf_float+0x158>
 800486a:	6822      	ldr	r2, [r4, #0]
 800486c:	07d2      	lsls	r2, r2, #31
 800486e:	d501      	bpl.n	8004874 <_printf_float+0x15c>
 8004870:	3301      	adds	r3, #1
 8004872:	6123      	str	r3, [r4, #16]
 8004874:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004878:	2b00      	cmp	r3, #0
 800487a:	d09e      	beq.n	80047ba <_printf_float+0xa2>
 800487c:	232d      	movs	r3, #45	@ 0x2d
 800487e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004882:	e79a      	b.n	80047ba <_printf_float+0xa2>
 8004884:	2947      	cmp	r1, #71	@ 0x47
 8004886:	d1bf      	bne.n	8004808 <_printf_float+0xf0>
 8004888:	2b00      	cmp	r3, #0
 800488a:	d1bd      	bne.n	8004808 <_printf_float+0xf0>
 800488c:	2301      	movs	r3, #1
 800488e:	e7ba      	b.n	8004806 <_printf_float+0xee>
 8004890:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004894:	d9dc      	bls.n	8004850 <_printf_float+0x138>
 8004896:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800489a:	d118      	bne.n	80048ce <_printf_float+0x1b6>
 800489c:	2900      	cmp	r1, #0
 800489e:	6863      	ldr	r3, [r4, #4]
 80048a0:	dd0b      	ble.n	80048ba <_printf_float+0x1a2>
 80048a2:	6121      	str	r1, [r4, #16]
 80048a4:	b913      	cbnz	r3, 80048ac <_printf_float+0x194>
 80048a6:	6822      	ldr	r2, [r4, #0]
 80048a8:	07d0      	lsls	r0, r2, #31
 80048aa:	d502      	bpl.n	80048b2 <_printf_float+0x19a>
 80048ac:	3301      	adds	r3, #1
 80048ae:	440b      	add	r3, r1
 80048b0:	6123      	str	r3, [r4, #16]
 80048b2:	f04f 0900 	mov.w	r9, #0
 80048b6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80048b8:	e7dc      	b.n	8004874 <_printf_float+0x15c>
 80048ba:	b913      	cbnz	r3, 80048c2 <_printf_float+0x1aa>
 80048bc:	6822      	ldr	r2, [r4, #0]
 80048be:	07d2      	lsls	r2, r2, #31
 80048c0:	d501      	bpl.n	80048c6 <_printf_float+0x1ae>
 80048c2:	3302      	adds	r3, #2
 80048c4:	e7f4      	b.n	80048b0 <_printf_float+0x198>
 80048c6:	2301      	movs	r3, #1
 80048c8:	e7f2      	b.n	80048b0 <_printf_float+0x198>
 80048ca:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80048ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80048d0:	4299      	cmp	r1, r3
 80048d2:	db05      	blt.n	80048e0 <_printf_float+0x1c8>
 80048d4:	6823      	ldr	r3, [r4, #0]
 80048d6:	6121      	str	r1, [r4, #16]
 80048d8:	07d8      	lsls	r0, r3, #31
 80048da:	d5ea      	bpl.n	80048b2 <_printf_float+0x19a>
 80048dc:	1c4b      	adds	r3, r1, #1
 80048de:	e7e7      	b.n	80048b0 <_printf_float+0x198>
 80048e0:	2900      	cmp	r1, #0
 80048e2:	bfcc      	ite	gt
 80048e4:	2201      	movgt	r2, #1
 80048e6:	f1c1 0202 	rsble	r2, r1, #2
 80048ea:	4413      	add	r3, r2
 80048ec:	e7e0      	b.n	80048b0 <_printf_float+0x198>
 80048ee:	6823      	ldr	r3, [r4, #0]
 80048f0:	055a      	lsls	r2, r3, #21
 80048f2:	d407      	bmi.n	8004904 <_printf_float+0x1ec>
 80048f4:	6923      	ldr	r3, [r4, #16]
 80048f6:	4642      	mov	r2, r8
 80048f8:	4631      	mov	r1, r6
 80048fa:	4628      	mov	r0, r5
 80048fc:	47b8      	blx	r7
 80048fe:	3001      	adds	r0, #1
 8004900:	d12b      	bne.n	800495a <_printf_float+0x242>
 8004902:	e764      	b.n	80047ce <_printf_float+0xb6>
 8004904:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004908:	f240 80dc 	bls.w	8004ac4 <_printf_float+0x3ac>
 800490c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004910:	2200      	movs	r2, #0
 8004912:	2300      	movs	r3, #0
 8004914:	f7fc f848 	bl	80009a8 <__aeabi_dcmpeq>
 8004918:	2800      	cmp	r0, #0
 800491a:	d033      	beq.n	8004984 <_printf_float+0x26c>
 800491c:	2301      	movs	r3, #1
 800491e:	4631      	mov	r1, r6
 8004920:	4628      	mov	r0, r5
 8004922:	4a35      	ldr	r2, [pc, #212]	@ (80049f8 <_printf_float+0x2e0>)
 8004924:	47b8      	blx	r7
 8004926:	3001      	adds	r0, #1
 8004928:	f43f af51 	beq.w	80047ce <_printf_float+0xb6>
 800492c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004930:	4543      	cmp	r3, r8
 8004932:	db02      	blt.n	800493a <_printf_float+0x222>
 8004934:	6823      	ldr	r3, [r4, #0]
 8004936:	07d8      	lsls	r0, r3, #31
 8004938:	d50f      	bpl.n	800495a <_printf_float+0x242>
 800493a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800493e:	4631      	mov	r1, r6
 8004940:	4628      	mov	r0, r5
 8004942:	47b8      	blx	r7
 8004944:	3001      	adds	r0, #1
 8004946:	f43f af42 	beq.w	80047ce <_printf_float+0xb6>
 800494a:	f04f 0900 	mov.w	r9, #0
 800494e:	f108 38ff 	add.w	r8, r8, #4294967295
 8004952:	f104 0a1a 	add.w	sl, r4, #26
 8004956:	45c8      	cmp	r8, r9
 8004958:	dc09      	bgt.n	800496e <_printf_float+0x256>
 800495a:	6823      	ldr	r3, [r4, #0]
 800495c:	079b      	lsls	r3, r3, #30
 800495e:	f100 8102 	bmi.w	8004b66 <_printf_float+0x44e>
 8004962:	68e0      	ldr	r0, [r4, #12]
 8004964:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004966:	4298      	cmp	r0, r3
 8004968:	bfb8      	it	lt
 800496a:	4618      	movlt	r0, r3
 800496c:	e731      	b.n	80047d2 <_printf_float+0xba>
 800496e:	2301      	movs	r3, #1
 8004970:	4652      	mov	r2, sl
 8004972:	4631      	mov	r1, r6
 8004974:	4628      	mov	r0, r5
 8004976:	47b8      	blx	r7
 8004978:	3001      	adds	r0, #1
 800497a:	f43f af28 	beq.w	80047ce <_printf_float+0xb6>
 800497e:	f109 0901 	add.w	r9, r9, #1
 8004982:	e7e8      	b.n	8004956 <_printf_float+0x23e>
 8004984:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004986:	2b00      	cmp	r3, #0
 8004988:	dc38      	bgt.n	80049fc <_printf_float+0x2e4>
 800498a:	2301      	movs	r3, #1
 800498c:	4631      	mov	r1, r6
 800498e:	4628      	mov	r0, r5
 8004990:	4a19      	ldr	r2, [pc, #100]	@ (80049f8 <_printf_float+0x2e0>)
 8004992:	47b8      	blx	r7
 8004994:	3001      	adds	r0, #1
 8004996:	f43f af1a 	beq.w	80047ce <_printf_float+0xb6>
 800499a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800499e:	ea59 0303 	orrs.w	r3, r9, r3
 80049a2:	d102      	bne.n	80049aa <_printf_float+0x292>
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	07d9      	lsls	r1, r3, #31
 80049a8:	d5d7      	bpl.n	800495a <_printf_float+0x242>
 80049aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80049ae:	4631      	mov	r1, r6
 80049b0:	4628      	mov	r0, r5
 80049b2:	47b8      	blx	r7
 80049b4:	3001      	adds	r0, #1
 80049b6:	f43f af0a 	beq.w	80047ce <_printf_float+0xb6>
 80049ba:	f04f 0a00 	mov.w	sl, #0
 80049be:	f104 0b1a 	add.w	fp, r4, #26
 80049c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80049c4:	425b      	negs	r3, r3
 80049c6:	4553      	cmp	r3, sl
 80049c8:	dc01      	bgt.n	80049ce <_printf_float+0x2b6>
 80049ca:	464b      	mov	r3, r9
 80049cc:	e793      	b.n	80048f6 <_printf_float+0x1de>
 80049ce:	2301      	movs	r3, #1
 80049d0:	465a      	mov	r2, fp
 80049d2:	4631      	mov	r1, r6
 80049d4:	4628      	mov	r0, r5
 80049d6:	47b8      	blx	r7
 80049d8:	3001      	adds	r0, #1
 80049da:	f43f aef8 	beq.w	80047ce <_printf_float+0xb6>
 80049de:	f10a 0a01 	add.w	sl, sl, #1
 80049e2:	e7ee      	b.n	80049c2 <_printf_float+0x2aa>
 80049e4:	7fefffff 	.word	0x7fefffff
 80049e8:	0800704e 	.word	0x0800704e
 80049ec:	08007052 	.word	0x08007052
 80049f0:	08007056 	.word	0x08007056
 80049f4:	0800705a 	.word	0x0800705a
 80049f8:	0800705e 	.word	0x0800705e
 80049fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80049fe:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004a02:	4553      	cmp	r3, sl
 8004a04:	bfa8      	it	ge
 8004a06:	4653      	movge	r3, sl
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	4699      	mov	r9, r3
 8004a0c:	dc36      	bgt.n	8004a7c <_printf_float+0x364>
 8004a0e:	f04f 0b00 	mov.w	fp, #0
 8004a12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a16:	f104 021a 	add.w	r2, r4, #26
 8004a1a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004a1c:	930a      	str	r3, [sp, #40]	@ 0x28
 8004a1e:	eba3 0309 	sub.w	r3, r3, r9
 8004a22:	455b      	cmp	r3, fp
 8004a24:	dc31      	bgt.n	8004a8a <_printf_float+0x372>
 8004a26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a28:	459a      	cmp	sl, r3
 8004a2a:	dc3a      	bgt.n	8004aa2 <_printf_float+0x38a>
 8004a2c:	6823      	ldr	r3, [r4, #0]
 8004a2e:	07da      	lsls	r2, r3, #31
 8004a30:	d437      	bmi.n	8004aa2 <_printf_float+0x38a>
 8004a32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a34:	ebaa 0903 	sub.w	r9, sl, r3
 8004a38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a3a:	ebaa 0303 	sub.w	r3, sl, r3
 8004a3e:	4599      	cmp	r9, r3
 8004a40:	bfa8      	it	ge
 8004a42:	4699      	movge	r9, r3
 8004a44:	f1b9 0f00 	cmp.w	r9, #0
 8004a48:	dc33      	bgt.n	8004ab2 <_printf_float+0x39a>
 8004a4a:	f04f 0800 	mov.w	r8, #0
 8004a4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a52:	f104 0b1a 	add.w	fp, r4, #26
 8004a56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a58:	ebaa 0303 	sub.w	r3, sl, r3
 8004a5c:	eba3 0309 	sub.w	r3, r3, r9
 8004a60:	4543      	cmp	r3, r8
 8004a62:	f77f af7a 	ble.w	800495a <_printf_float+0x242>
 8004a66:	2301      	movs	r3, #1
 8004a68:	465a      	mov	r2, fp
 8004a6a:	4631      	mov	r1, r6
 8004a6c:	4628      	mov	r0, r5
 8004a6e:	47b8      	blx	r7
 8004a70:	3001      	adds	r0, #1
 8004a72:	f43f aeac 	beq.w	80047ce <_printf_float+0xb6>
 8004a76:	f108 0801 	add.w	r8, r8, #1
 8004a7a:	e7ec      	b.n	8004a56 <_printf_float+0x33e>
 8004a7c:	4642      	mov	r2, r8
 8004a7e:	4631      	mov	r1, r6
 8004a80:	4628      	mov	r0, r5
 8004a82:	47b8      	blx	r7
 8004a84:	3001      	adds	r0, #1
 8004a86:	d1c2      	bne.n	8004a0e <_printf_float+0x2f6>
 8004a88:	e6a1      	b.n	80047ce <_printf_float+0xb6>
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	4631      	mov	r1, r6
 8004a8e:	4628      	mov	r0, r5
 8004a90:	920a      	str	r2, [sp, #40]	@ 0x28
 8004a92:	47b8      	blx	r7
 8004a94:	3001      	adds	r0, #1
 8004a96:	f43f ae9a 	beq.w	80047ce <_printf_float+0xb6>
 8004a9a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004a9c:	f10b 0b01 	add.w	fp, fp, #1
 8004aa0:	e7bb      	b.n	8004a1a <_printf_float+0x302>
 8004aa2:	4631      	mov	r1, r6
 8004aa4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004aa8:	4628      	mov	r0, r5
 8004aaa:	47b8      	blx	r7
 8004aac:	3001      	adds	r0, #1
 8004aae:	d1c0      	bne.n	8004a32 <_printf_float+0x31a>
 8004ab0:	e68d      	b.n	80047ce <_printf_float+0xb6>
 8004ab2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ab4:	464b      	mov	r3, r9
 8004ab6:	4631      	mov	r1, r6
 8004ab8:	4628      	mov	r0, r5
 8004aba:	4442      	add	r2, r8
 8004abc:	47b8      	blx	r7
 8004abe:	3001      	adds	r0, #1
 8004ac0:	d1c3      	bne.n	8004a4a <_printf_float+0x332>
 8004ac2:	e684      	b.n	80047ce <_printf_float+0xb6>
 8004ac4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004ac8:	f1ba 0f01 	cmp.w	sl, #1
 8004acc:	dc01      	bgt.n	8004ad2 <_printf_float+0x3ba>
 8004ace:	07db      	lsls	r3, r3, #31
 8004ad0:	d536      	bpl.n	8004b40 <_printf_float+0x428>
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	4642      	mov	r2, r8
 8004ad6:	4631      	mov	r1, r6
 8004ad8:	4628      	mov	r0, r5
 8004ada:	47b8      	blx	r7
 8004adc:	3001      	adds	r0, #1
 8004ade:	f43f ae76 	beq.w	80047ce <_printf_float+0xb6>
 8004ae2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004ae6:	4631      	mov	r1, r6
 8004ae8:	4628      	mov	r0, r5
 8004aea:	47b8      	blx	r7
 8004aec:	3001      	adds	r0, #1
 8004aee:	f43f ae6e 	beq.w	80047ce <_printf_float+0xb6>
 8004af2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004af6:	2200      	movs	r2, #0
 8004af8:	2300      	movs	r3, #0
 8004afa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004afe:	f7fb ff53 	bl	80009a8 <__aeabi_dcmpeq>
 8004b02:	b9c0      	cbnz	r0, 8004b36 <_printf_float+0x41e>
 8004b04:	4653      	mov	r3, sl
 8004b06:	f108 0201 	add.w	r2, r8, #1
 8004b0a:	4631      	mov	r1, r6
 8004b0c:	4628      	mov	r0, r5
 8004b0e:	47b8      	blx	r7
 8004b10:	3001      	adds	r0, #1
 8004b12:	d10c      	bne.n	8004b2e <_printf_float+0x416>
 8004b14:	e65b      	b.n	80047ce <_printf_float+0xb6>
 8004b16:	2301      	movs	r3, #1
 8004b18:	465a      	mov	r2, fp
 8004b1a:	4631      	mov	r1, r6
 8004b1c:	4628      	mov	r0, r5
 8004b1e:	47b8      	blx	r7
 8004b20:	3001      	adds	r0, #1
 8004b22:	f43f ae54 	beq.w	80047ce <_printf_float+0xb6>
 8004b26:	f108 0801 	add.w	r8, r8, #1
 8004b2a:	45d0      	cmp	r8, sl
 8004b2c:	dbf3      	blt.n	8004b16 <_printf_float+0x3fe>
 8004b2e:	464b      	mov	r3, r9
 8004b30:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004b34:	e6e0      	b.n	80048f8 <_printf_float+0x1e0>
 8004b36:	f04f 0800 	mov.w	r8, #0
 8004b3a:	f104 0b1a 	add.w	fp, r4, #26
 8004b3e:	e7f4      	b.n	8004b2a <_printf_float+0x412>
 8004b40:	2301      	movs	r3, #1
 8004b42:	4642      	mov	r2, r8
 8004b44:	e7e1      	b.n	8004b0a <_printf_float+0x3f2>
 8004b46:	2301      	movs	r3, #1
 8004b48:	464a      	mov	r2, r9
 8004b4a:	4631      	mov	r1, r6
 8004b4c:	4628      	mov	r0, r5
 8004b4e:	47b8      	blx	r7
 8004b50:	3001      	adds	r0, #1
 8004b52:	f43f ae3c 	beq.w	80047ce <_printf_float+0xb6>
 8004b56:	f108 0801 	add.w	r8, r8, #1
 8004b5a:	68e3      	ldr	r3, [r4, #12]
 8004b5c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004b5e:	1a5b      	subs	r3, r3, r1
 8004b60:	4543      	cmp	r3, r8
 8004b62:	dcf0      	bgt.n	8004b46 <_printf_float+0x42e>
 8004b64:	e6fd      	b.n	8004962 <_printf_float+0x24a>
 8004b66:	f04f 0800 	mov.w	r8, #0
 8004b6a:	f104 0919 	add.w	r9, r4, #25
 8004b6e:	e7f4      	b.n	8004b5a <_printf_float+0x442>

08004b70 <_printf_common>:
 8004b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b74:	4616      	mov	r6, r2
 8004b76:	4698      	mov	r8, r3
 8004b78:	688a      	ldr	r2, [r1, #8]
 8004b7a:	690b      	ldr	r3, [r1, #16]
 8004b7c:	4607      	mov	r7, r0
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	bfb8      	it	lt
 8004b82:	4613      	movlt	r3, r2
 8004b84:	6033      	str	r3, [r6, #0]
 8004b86:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004b8a:	460c      	mov	r4, r1
 8004b8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b90:	b10a      	cbz	r2, 8004b96 <_printf_common+0x26>
 8004b92:	3301      	adds	r3, #1
 8004b94:	6033      	str	r3, [r6, #0]
 8004b96:	6823      	ldr	r3, [r4, #0]
 8004b98:	0699      	lsls	r1, r3, #26
 8004b9a:	bf42      	ittt	mi
 8004b9c:	6833      	ldrmi	r3, [r6, #0]
 8004b9e:	3302      	addmi	r3, #2
 8004ba0:	6033      	strmi	r3, [r6, #0]
 8004ba2:	6825      	ldr	r5, [r4, #0]
 8004ba4:	f015 0506 	ands.w	r5, r5, #6
 8004ba8:	d106      	bne.n	8004bb8 <_printf_common+0x48>
 8004baa:	f104 0a19 	add.w	sl, r4, #25
 8004bae:	68e3      	ldr	r3, [r4, #12]
 8004bb0:	6832      	ldr	r2, [r6, #0]
 8004bb2:	1a9b      	subs	r3, r3, r2
 8004bb4:	42ab      	cmp	r3, r5
 8004bb6:	dc2b      	bgt.n	8004c10 <_printf_common+0xa0>
 8004bb8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004bbc:	6822      	ldr	r2, [r4, #0]
 8004bbe:	3b00      	subs	r3, #0
 8004bc0:	bf18      	it	ne
 8004bc2:	2301      	movne	r3, #1
 8004bc4:	0692      	lsls	r2, r2, #26
 8004bc6:	d430      	bmi.n	8004c2a <_printf_common+0xba>
 8004bc8:	4641      	mov	r1, r8
 8004bca:	4638      	mov	r0, r7
 8004bcc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004bd0:	47c8      	blx	r9
 8004bd2:	3001      	adds	r0, #1
 8004bd4:	d023      	beq.n	8004c1e <_printf_common+0xae>
 8004bd6:	6823      	ldr	r3, [r4, #0]
 8004bd8:	6922      	ldr	r2, [r4, #16]
 8004bda:	f003 0306 	and.w	r3, r3, #6
 8004bde:	2b04      	cmp	r3, #4
 8004be0:	bf14      	ite	ne
 8004be2:	2500      	movne	r5, #0
 8004be4:	6833      	ldreq	r3, [r6, #0]
 8004be6:	f04f 0600 	mov.w	r6, #0
 8004bea:	bf08      	it	eq
 8004bec:	68e5      	ldreq	r5, [r4, #12]
 8004bee:	f104 041a 	add.w	r4, r4, #26
 8004bf2:	bf08      	it	eq
 8004bf4:	1aed      	subeq	r5, r5, r3
 8004bf6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004bfa:	bf08      	it	eq
 8004bfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c00:	4293      	cmp	r3, r2
 8004c02:	bfc4      	itt	gt
 8004c04:	1a9b      	subgt	r3, r3, r2
 8004c06:	18ed      	addgt	r5, r5, r3
 8004c08:	42b5      	cmp	r5, r6
 8004c0a:	d11a      	bne.n	8004c42 <_printf_common+0xd2>
 8004c0c:	2000      	movs	r0, #0
 8004c0e:	e008      	b.n	8004c22 <_printf_common+0xb2>
 8004c10:	2301      	movs	r3, #1
 8004c12:	4652      	mov	r2, sl
 8004c14:	4641      	mov	r1, r8
 8004c16:	4638      	mov	r0, r7
 8004c18:	47c8      	blx	r9
 8004c1a:	3001      	adds	r0, #1
 8004c1c:	d103      	bne.n	8004c26 <_printf_common+0xb6>
 8004c1e:	f04f 30ff 	mov.w	r0, #4294967295
 8004c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c26:	3501      	adds	r5, #1
 8004c28:	e7c1      	b.n	8004bae <_printf_common+0x3e>
 8004c2a:	2030      	movs	r0, #48	@ 0x30
 8004c2c:	18e1      	adds	r1, r4, r3
 8004c2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004c32:	1c5a      	adds	r2, r3, #1
 8004c34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004c38:	4422      	add	r2, r4
 8004c3a:	3302      	adds	r3, #2
 8004c3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004c40:	e7c2      	b.n	8004bc8 <_printf_common+0x58>
 8004c42:	2301      	movs	r3, #1
 8004c44:	4622      	mov	r2, r4
 8004c46:	4641      	mov	r1, r8
 8004c48:	4638      	mov	r0, r7
 8004c4a:	47c8      	blx	r9
 8004c4c:	3001      	adds	r0, #1
 8004c4e:	d0e6      	beq.n	8004c1e <_printf_common+0xae>
 8004c50:	3601      	adds	r6, #1
 8004c52:	e7d9      	b.n	8004c08 <_printf_common+0x98>

08004c54 <_printf_i>:
 8004c54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c58:	7e0f      	ldrb	r7, [r1, #24]
 8004c5a:	4691      	mov	r9, r2
 8004c5c:	2f78      	cmp	r7, #120	@ 0x78
 8004c5e:	4680      	mov	r8, r0
 8004c60:	460c      	mov	r4, r1
 8004c62:	469a      	mov	sl, r3
 8004c64:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004c6a:	d807      	bhi.n	8004c7c <_printf_i+0x28>
 8004c6c:	2f62      	cmp	r7, #98	@ 0x62
 8004c6e:	d80a      	bhi.n	8004c86 <_printf_i+0x32>
 8004c70:	2f00      	cmp	r7, #0
 8004c72:	f000 80d3 	beq.w	8004e1c <_printf_i+0x1c8>
 8004c76:	2f58      	cmp	r7, #88	@ 0x58
 8004c78:	f000 80ba 	beq.w	8004df0 <_printf_i+0x19c>
 8004c7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004c84:	e03a      	b.n	8004cfc <_printf_i+0xa8>
 8004c86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004c8a:	2b15      	cmp	r3, #21
 8004c8c:	d8f6      	bhi.n	8004c7c <_printf_i+0x28>
 8004c8e:	a101      	add	r1, pc, #4	@ (adr r1, 8004c94 <_printf_i+0x40>)
 8004c90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c94:	08004ced 	.word	0x08004ced
 8004c98:	08004d01 	.word	0x08004d01
 8004c9c:	08004c7d 	.word	0x08004c7d
 8004ca0:	08004c7d 	.word	0x08004c7d
 8004ca4:	08004c7d 	.word	0x08004c7d
 8004ca8:	08004c7d 	.word	0x08004c7d
 8004cac:	08004d01 	.word	0x08004d01
 8004cb0:	08004c7d 	.word	0x08004c7d
 8004cb4:	08004c7d 	.word	0x08004c7d
 8004cb8:	08004c7d 	.word	0x08004c7d
 8004cbc:	08004c7d 	.word	0x08004c7d
 8004cc0:	08004e03 	.word	0x08004e03
 8004cc4:	08004d2b 	.word	0x08004d2b
 8004cc8:	08004dbd 	.word	0x08004dbd
 8004ccc:	08004c7d 	.word	0x08004c7d
 8004cd0:	08004c7d 	.word	0x08004c7d
 8004cd4:	08004e25 	.word	0x08004e25
 8004cd8:	08004c7d 	.word	0x08004c7d
 8004cdc:	08004d2b 	.word	0x08004d2b
 8004ce0:	08004c7d 	.word	0x08004c7d
 8004ce4:	08004c7d 	.word	0x08004c7d
 8004ce8:	08004dc5 	.word	0x08004dc5
 8004cec:	6833      	ldr	r3, [r6, #0]
 8004cee:	1d1a      	adds	r2, r3, #4
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6032      	str	r2, [r6, #0]
 8004cf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004cf8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e09e      	b.n	8004e3e <_printf_i+0x1ea>
 8004d00:	6833      	ldr	r3, [r6, #0]
 8004d02:	6820      	ldr	r0, [r4, #0]
 8004d04:	1d19      	adds	r1, r3, #4
 8004d06:	6031      	str	r1, [r6, #0]
 8004d08:	0606      	lsls	r6, r0, #24
 8004d0a:	d501      	bpl.n	8004d10 <_printf_i+0xbc>
 8004d0c:	681d      	ldr	r5, [r3, #0]
 8004d0e:	e003      	b.n	8004d18 <_printf_i+0xc4>
 8004d10:	0645      	lsls	r5, r0, #25
 8004d12:	d5fb      	bpl.n	8004d0c <_printf_i+0xb8>
 8004d14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004d18:	2d00      	cmp	r5, #0
 8004d1a:	da03      	bge.n	8004d24 <_printf_i+0xd0>
 8004d1c:	232d      	movs	r3, #45	@ 0x2d
 8004d1e:	426d      	negs	r5, r5
 8004d20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d24:	230a      	movs	r3, #10
 8004d26:	4859      	ldr	r0, [pc, #356]	@ (8004e8c <_printf_i+0x238>)
 8004d28:	e011      	b.n	8004d4e <_printf_i+0xfa>
 8004d2a:	6821      	ldr	r1, [r4, #0]
 8004d2c:	6833      	ldr	r3, [r6, #0]
 8004d2e:	0608      	lsls	r0, r1, #24
 8004d30:	f853 5b04 	ldr.w	r5, [r3], #4
 8004d34:	d402      	bmi.n	8004d3c <_printf_i+0xe8>
 8004d36:	0649      	lsls	r1, r1, #25
 8004d38:	bf48      	it	mi
 8004d3a:	b2ad      	uxthmi	r5, r5
 8004d3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004d3e:	6033      	str	r3, [r6, #0]
 8004d40:	bf14      	ite	ne
 8004d42:	230a      	movne	r3, #10
 8004d44:	2308      	moveq	r3, #8
 8004d46:	4851      	ldr	r0, [pc, #324]	@ (8004e8c <_printf_i+0x238>)
 8004d48:	2100      	movs	r1, #0
 8004d4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004d4e:	6866      	ldr	r6, [r4, #4]
 8004d50:	2e00      	cmp	r6, #0
 8004d52:	bfa8      	it	ge
 8004d54:	6821      	ldrge	r1, [r4, #0]
 8004d56:	60a6      	str	r6, [r4, #8]
 8004d58:	bfa4      	itt	ge
 8004d5a:	f021 0104 	bicge.w	r1, r1, #4
 8004d5e:	6021      	strge	r1, [r4, #0]
 8004d60:	b90d      	cbnz	r5, 8004d66 <_printf_i+0x112>
 8004d62:	2e00      	cmp	r6, #0
 8004d64:	d04b      	beq.n	8004dfe <_printf_i+0x1aa>
 8004d66:	4616      	mov	r6, r2
 8004d68:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d6c:	fb03 5711 	mls	r7, r3, r1, r5
 8004d70:	5dc7      	ldrb	r7, [r0, r7]
 8004d72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d76:	462f      	mov	r7, r5
 8004d78:	42bb      	cmp	r3, r7
 8004d7a:	460d      	mov	r5, r1
 8004d7c:	d9f4      	bls.n	8004d68 <_printf_i+0x114>
 8004d7e:	2b08      	cmp	r3, #8
 8004d80:	d10b      	bne.n	8004d9a <_printf_i+0x146>
 8004d82:	6823      	ldr	r3, [r4, #0]
 8004d84:	07df      	lsls	r7, r3, #31
 8004d86:	d508      	bpl.n	8004d9a <_printf_i+0x146>
 8004d88:	6923      	ldr	r3, [r4, #16]
 8004d8a:	6861      	ldr	r1, [r4, #4]
 8004d8c:	4299      	cmp	r1, r3
 8004d8e:	bfde      	ittt	le
 8004d90:	2330      	movle	r3, #48	@ 0x30
 8004d92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004d9a:	1b92      	subs	r2, r2, r6
 8004d9c:	6122      	str	r2, [r4, #16]
 8004d9e:	464b      	mov	r3, r9
 8004da0:	4621      	mov	r1, r4
 8004da2:	4640      	mov	r0, r8
 8004da4:	f8cd a000 	str.w	sl, [sp]
 8004da8:	aa03      	add	r2, sp, #12
 8004daa:	f7ff fee1 	bl	8004b70 <_printf_common>
 8004dae:	3001      	adds	r0, #1
 8004db0:	d14a      	bne.n	8004e48 <_printf_i+0x1f4>
 8004db2:	f04f 30ff 	mov.w	r0, #4294967295
 8004db6:	b004      	add	sp, #16
 8004db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dbc:	6823      	ldr	r3, [r4, #0]
 8004dbe:	f043 0320 	orr.w	r3, r3, #32
 8004dc2:	6023      	str	r3, [r4, #0]
 8004dc4:	2778      	movs	r7, #120	@ 0x78
 8004dc6:	4832      	ldr	r0, [pc, #200]	@ (8004e90 <_printf_i+0x23c>)
 8004dc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004dcc:	6823      	ldr	r3, [r4, #0]
 8004dce:	6831      	ldr	r1, [r6, #0]
 8004dd0:	061f      	lsls	r7, r3, #24
 8004dd2:	f851 5b04 	ldr.w	r5, [r1], #4
 8004dd6:	d402      	bmi.n	8004dde <_printf_i+0x18a>
 8004dd8:	065f      	lsls	r7, r3, #25
 8004dda:	bf48      	it	mi
 8004ddc:	b2ad      	uxthmi	r5, r5
 8004dde:	6031      	str	r1, [r6, #0]
 8004de0:	07d9      	lsls	r1, r3, #31
 8004de2:	bf44      	itt	mi
 8004de4:	f043 0320 	orrmi.w	r3, r3, #32
 8004de8:	6023      	strmi	r3, [r4, #0]
 8004dea:	b11d      	cbz	r5, 8004df4 <_printf_i+0x1a0>
 8004dec:	2310      	movs	r3, #16
 8004dee:	e7ab      	b.n	8004d48 <_printf_i+0xf4>
 8004df0:	4826      	ldr	r0, [pc, #152]	@ (8004e8c <_printf_i+0x238>)
 8004df2:	e7e9      	b.n	8004dc8 <_printf_i+0x174>
 8004df4:	6823      	ldr	r3, [r4, #0]
 8004df6:	f023 0320 	bic.w	r3, r3, #32
 8004dfa:	6023      	str	r3, [r4, #0]
 8004dfc:	e7f6      	b.n	8004dec <_printf_i+0x198>
 8004dfe:	4616      	mov	r6, r2
 8004e00:	e7bd      	b.n	8004d7e <_printf_i+0x12a>
 8004e02:	6833      	ldr	r3, [r6, #0]
 8004e04:	6825      	ldr	r5, [r4, #0]
 8004e06:	1d18      	adds	r0, r3, #4
 8004e08:	6961      	ldr	r1, [r4, #20]
 8004e0a:	6030      	str	r0, [r6, #0]
 8004e0c:	062e      	lsls	r6, r5, #24
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	d501      	bpl.n	8004e16 <_printf_i+0x1c2>
 8004e12:	6019      	str	r1, [r3, #0]
 8004e14:	e002      	b.n	8004e1c <_printf_i+0x1c8>
 8004e16:	0668      	lsls	r0, r5, #25
 8004e18:	d5fb      	bpl.n	8004e12 <_printf_i+0x1be>
 8004e1a:	8019      	strh	r1, [r3, #0]
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	4616      	mov	r6, r2
 8004e20:	6123      	str	r3, [r4, #16]
 8004e22:	e7bc      	b.n	8004d9e <_printf_i+0x14a>
 8004e24:	6833      	ldr	r3, [r6, #0]
 8004e26:	2100      	movs	r1, #0
 8004e28:	1d1a      	adds	r2, r3, #4
 8004e2a:	6032      	str	r2, [r6, #0]
 8004e2c:	681e      	ldr	r6, [r3, #0]
 8004e2e:	6862      	ldr	r2, [r4, #4]
 8004e30:	4630      	mov	r0, r6
 8004e32:	f000 fab8 	bl	80053a6 <memchr>
 8004e36:	b108      	cbz	r0, 8004e3c <_printf_i+0x1e8>
 8004e38:	1b80      	subs	r0, r0, r6
 8004e3a:	6060      	str	r0, [r4, #4]
 8004e3c:	6863      	ldr	r3, [r4, #4]
 8004e3e:	6123      	str	r3, [r4, #16]
 8004e40:	2300      	movs	r3, #0
 8004e42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e46:	e7aa      	b.n	8004d9e <_printf_i+0x14a>
 8004e48:	4632      	mov	r2, r6
 8004e4a:	4649      	mov	r1, r9
 8004e4c:	4640      	mov	r0, r8
 8004e4e:	6923      	ldr	r3, [r4, #16]
 8004e50:	47d0      	blx	sl
 8004e52:	3001      	adds	r0, #1
 8004e54:	d0ad      	beq.n	8004db2 <_printf_i+0x15e>
 8004e56:	6823      	ldr	r3, [r4, #0]
 8004e58:	079b      	lsls	r3, r3, #30
 8004e5a:	d413      	bmi.n	8004e84 <_printf_i+0x230>
 8004e5c:	68e0      	ldr	r0, [r4, #12]
 8004e5e:	9b03      	ldr	r3, [sp, #12]
 8004e60:	4298      	cmp	r0, r3
 8004e62:	bfb8      	it	lt
 8004e64:	4618      	movlt	r0, r3
 8004e66:	e7a6      	b.n	8004db6 <_printf_i+0x162>
 8004e68:	2301      	movs	r3, #1
 8004e6a:	4632      	mov	r2, r6
 8004e6c:	4649      	mov	r1, r9
 8004e6e:	4640      	mov	r0, r8
 8004e70:	47d0      	blx	sl
 8004e72:	3001      	adds	r0, #1
 8004e74:	d09d      	beq.n	8004db2 <_printf_i+0x15e>
 8004e76:	3501      	adds	r5, #1
 8004e78:	68e3      	ldr	r3, [r4, #12]
 8004e7a:	9903      	ldr	r1, [sp, #12]
 8004e7c:	1a5b      	subs	r3, r3, r1
 8004e7e:	42ab      	cmp	r3, r5
 8004e80:	dcf2      	bgt.n	8004e68 <_printf_i+0x214>
 8004e82:	e7eb      	b.n	8004e5c <_printf_i+0x208>
 8004e84:	2500      	movs	r5, #0
 8004e86:	f104 0619 	add.w	r6, r4, #25
 8004e8a:	e7f5      	b.n	8004e78 <_printf_i+0x224>
 8004e8c:	08007060 	.word	0x08007060
 8004e90:	08007071 	.word	0x08007071

08004e94 <std>:
 8004e94:	2300      	movs	r3, #0
 8004e96:	b510      	push	{r4, lr}
 8004e98:	4604      	mov	r4, r0
 8004e9a:	e9c0 3300 	strd	r3, r3, [r0]
 8004e9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004ea2:	6083      	str	r3, [r0, #8]
 8004ea4:	8181      	strh	r1, [r0, #12]
 8004ea6:	6643      	str	r3, [r0, #100]	@ 0x64
 8004ea8:	81c2      	strh	r2, [r0, #14]
 8004eaa:	6183      	str	r3, [r0, #24]
 8004eac:	4619      	mov	r1, r3
 8004eae:	2208      	movs	r2, #8
 8004eb0:	305c      	adds	r0, #92	@ 0x5c
 8004eb2:	f000 f9f9 	bl	80052a8 <memset>
 8004eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8004eec <std+0x58>)
 8004eb8:	6224      	str	r4, [r4, #32]
 8004eba:	6263      	str	r3, [r4, #36]	@ 0x24
 8004ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8004ef0 <std+0x5c>)
 8004ebe:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8004ef4 <std+0x60>)
 8004ec2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8004ef8 <std+0x64>)
 8004ec6:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8004efc <std+0x68>)
 8004eca:	429c      	cmp	r4, r3
 8004ecc:	d006      	beq.n	8004edc <std+0x48>
 8004ece:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004ed2:	4294      	cmp	r4, r2
 8004ed4:	d002      	beq.n	8004edc <std+0x48>
 8004ed6:	33d0      	adds	r3, #208	@ 0xd0
 8004ed8:	429c      	cmp	r4, r3
 8004eda:	d105      	bne.n	8004ee8 <std+0x54>
 8004edc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004ee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ee4:	f000 ba5c 	b.w	80053a0 <__retarget_lock_init_recursive>
 8004ee8:	bd10      	pop	{r4, pc}
 8004eea:	bf00      	nop
 8004eec:	080050f9 	.word	0x080050f9
 8004ef0:	0800511b 	.word	0x0800511b
 8004ef4:	08005153 	.word	0x08005153
 8004ef8:	08005177 	.word	0x08005177
 8004efc:	2000034c 	.word	0x2000034c

08004f00 <stdio_exit_handler>:
 8004f00:	4a02      	ldr	r2, [pc, #8]	@ (8004f0c <stdio_exit_handler+0xc>)
 8004f02:	4903      	ldr	r1, [pc, #12]	@ (8004f10 <stdio_exit_handler+0x10>)
 8004f04:	4803      	ldr	r0, [pc, #12]	@ (8004f14 <stdio_exit_handler+0x14>)
 8004f06:	f000 b869 	b.w	8004fdc <_fwalk_sglue>
 8004f0a:	bf00      	nop
 8004f0c:	20000038 	.word	0x20000038
 8004f10:	08006ce5 	.word	0x08006ce5
 8004f14:	20000048 	.word	0x20000048

08004f18 <cleanup_stdio>:
 8004f18:	6841      	ldr	r1, [r0, #4]
 8004f1a:	4b0c      	ldr	r3, [pc, #48]	@ (8004f4c <cleanup_stdio+0x34>)
 8004f1c:	b510      	push	{r4, lr}
 8004f1e:	4299      	cmp	r1, r3
 8004f20:	4604      	mov	r4, r0
 8004f22:	d001      	beq.n	8004f28 <cleanup_stdio+0x10>
 8004f24:	f001 fede 	bl	8006ce4 <_fflush_r>
 8004f28:	68a1      	ldr	r1, [r4, #8]
 8004f2a:	4b09      	ldr	r3, [pc, #36]	@ (8004f50 <cleanup_stdio+0x38>)
 8004f2c:	4299      	cmp	r1, r3
 8004f2e:	d002      	beq.n	8004f36 <cleanup_stdio+0x1e>
 8004f30:	4620      	mov	r0, r4
 8004f32:	f001 fed7 	bl	8006ce4 <_fflush_r>
 8004f36:	68e1      	ldr	r1, [r4, #12]
 8004f38:	4b06      	ldr	r3, [pc, #24]	@ (8004f54 <cleanup_stdio+0x3c>)
 8004f3a:	4299      	cmp	r1, r3
 8004f3c:	d004      	beq.n	8004f48 <cleanup_stdio+0x30>
 8004f3e:	4620      	mov	r0, r4
 8004f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f44:	f001 bece 	b.w	8006ce4 <_fflush_r>
 8004f48:	bd10      	pop	{r4, pc}
 8004f4a:	bf00      	nop
 8004f4c:	2000034c 	.word	0x2000034c
 8004f50:	200003b4 	.word	0x200003b4
 8004f54:	2000041c 	.word	0x2000041c

08004f58 <global_stdio_init.part.0>:
 8004f58:	b510      	push	{r4, lr}
 8004f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f88 <global_stdio_init.part.0+0x30>)
 8004f5c:	4c0b      	ldr	r4, [pc, #44]	@ (8004f8c <global_stdio_init.part.0+0x34>)
 8004f5e:	4a0c      	ldr	r2, [pc, #48]	@ (8004f90 <global_stdio_init.part.0+0x38>)
 8004f60:	4620      	mov	r0, r4
 8004f62:	601a      	str	r2, [r3, #0]
 8004f64:	2104      	movs	r1, #4
 8004f66:	2200      	movs	r2, #0
 8004f68:	f7ff ff94 	bl	8004e94 <std>
 8004f6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004f70:	2201      	movs	r2, #1
 8004f72:	2109      	movs	r1, #9
 8004f74:	f7ff ff8e 	bl	8004e94 <std>
 8004f78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004f7c:	2202      	movs	r2, #2
 8004f7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f82:	2112      	movs	r1, #18
 8004f84:	f7ff bf86 	b.w	8004e94 <std>
 8004f88:	20000484 	.word	0x20000484
 8004f8c:	2000034c 	.word	0x2000034c
 8004f90:	08004f01 	.word	0x08004f01

08004f94 <__sfp_lock_acquire>:
 8004f94:	4801      	ldr	r0, [pc, #4]	@ (8004f9c <__sfp_lock_acquire+0x8>)
 8004f96:	f000 ba04 	b.w	80053a2 <__retarget_lock_acquire_recursive>
 8004f9a:	bf00      	nop
 8004f9c:	2000048d 	.word	0x2000048d

08004fa0 <__sfp_lock_release>:
 8004fa0:	4801      	ldr	r0, [pc, #4]	@ (8004fa8 <__sfp_lock_release+0x8>)
 8004fa2:	f000 b9ff 	b.w	80053a4 <__retarget_lock_release_recursive>
 8004fa6:	bf00      	nop
 8004fa8:	2000048d 	.word	0x2000048d

08004fac <__sinit>:
 8004fac:	b510      	push	{r4, lr}
 8004fae:	4604      	mov	r4, r0
 8004fb0:	f7ff fff0 	bl	8004f94 <__sfp_lock_acquire>
 8004fb4:	6a23      	ldr	r3, [r4, #32]
 8004fb6:	b11b      	cbz	r3, 8004fc0 <__sinit+0x14>
 8004fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fbc:	f7ff bff0 	b.w	8004fa0 <__sfp_lock_release>
 8004fc0:	4b04      	ldr	r3, [pc, #16]	@ (8004fd4 <__sinit+0x28>)
 8004fc2:	6223      	str	r3, [r4, #32]
 8004fc4:	4b04      	ldr	r3, [pc, #16]	@ (8004fd8 <__sinit+0x2c>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d1f5      	bne.n	8004fb8 <__sinit+0xc>
 8004fcc:	f7ff ffc4 	bl	8004f58 <global_stdio_init.part.0>
 8004fd0:	e7f2      	b.n	8004fb8 <__sinit+0xc>
 8004fd2:	bf00      	nop
 8004fd4:	08004f19 	.word	0x08004f19
 8004fd8:	20000484 	.word	0x20000484

08004fdc <_fwalk_sglue>:
 8004fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fe0:	4607      	mov	r7, r0
 8004fe2:	4688      	mov	r8, r1
 8004fe4:	4614      	mov	r4, r2
 8004fe6:	2600      	movs	r6, #0
 8004fe8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004fec:	f1b9 0901 	subs.w	r9, r9, #1
 8004ff0:	d505      	bpl.n	8004ffe <_fwalk_sglue+0x22>
 8004ff2:	6824      	ldr	r4, [r4, #0]
 8004ff4:	2c00      	cmp	r4, #0
 8004ff6:	d1f7      	bne.n	8004fe8 <_fwalk_sglue+0xc>
 8004ff8:	4630      	mov	r0, r6
 8004ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ffe:	89ab      	ldrh	r3, [r5, #12]
 8005000:	2b01      	cmp	r3, #1
 8005002:	d907      	bls.n	8005014 <_fwalk_sglue+0x38>
 8005004:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005008:	3301      	adds	r3, #1
 800500a:	d003      	beq.n	8005014 <_fwalk_sglue+0x38>
 800500c:	4629      	mov	r1, r5
 800500e:	4638      	mov	r0, r7
 8005010:	47c0      	blx	r8
 8005012:	4306      	orrs	r6, r0
 8005014:	3568      	adds	r5, #104	@ 0x68
 8005016:	e7e9      	b.n	8004fec <_fwalk_sglue+0x10>

08005018 <iprintf>:
 8005018:	b40f      	push	{r0, r1, r2, r3}
 800501a:	b507      	push	{r0, r1, r2, lr}
 800501c:	4906      	ldr	r1, [pc, #24]	@ (8005038 <iprintf+0x20>)
 800501e:	ab04      	add	r3, sp, #16
 8005020:	6808      	ldr	r0, [r1, #0]
 8005022:	f853 2b04 	ldr.w	r2, [r3], #4
 8005026:	6881      	ldr	r1, [r0, #8]
 8005028:	9301      	str	r3, [sp, #4]
 800502a:	f001 fcc3 	bl	80069b4 <_vfiprintf_r>
 800502e:	b003      	add	sp, #12
 8005030:	f85d eb04 	ldr.w	lr, [sp], #4
 8005034:	b004      	add	sp, #16
 8005036:	4770      	bx	lr
 8005038:	20000044 	.word	0x20000044

0800503c <_puts_r>:
 800503c:	6a03      	ldr	r3, [r0, #32]
 800503e:	b570      	push	{r4, r5, r6, lr}
 8005040:	4605      	mov	r5, r0
 8005042:	460e      	mov	r6, r1
 8005044:	6884      	ldr	r4, [r0, #8]
 8005046:	b90b      	cbnz	r3, 800504c <_puts_r+0x10>
 8005048:	f7ff ffb0 	bl	8004fac <__sinit>
 800504c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800504e:	07db      	lsls	r3, r3, #31
 8005050:	d405      	bmi.n	800505e <_puts_r+0x22>
 8005052:	89a3      	ldrh	r3, [r4, #12]
 8005054:	0598      	lsls	r0, r3, #22
 8005056:	d402      	bmi.n	800505e <_puts_r+0x22>
 8005058:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800505a:	f000 f9a2 	bl	80053a2 <__retarget_lock_acquire_recursive>
 800505e:	89a3      	ldrh	r3, [r4, #12]
 8005060:	0719      	lsls	r1, r3, #28
 8005062:	d502      	bpl.n	800506a <_puts_r+0x2e>
 8005064:	6923      	ldr	r3, [r4, #16]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d135      	bne.n	80050d6 <_puts_r+0x9a>
 800506a:	4621      	mov	r1, r4
 800506c:	4628      	mov	r0, r5
 800506e:	f000 f8c5 	bl	80051fc <__swsetup_r>
 8005072:	b380      	cbz	r0, 80050d6 <_puts_r+0x9a>
 8005074:	f04f 35ff 	mov.w	r5, #4294967295
 8005078:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800507a:	07da      	lsls	r2, r3, #31
 800507c:	d405      	bmi.n	800508a <_puts_r+0x4e>
 800507e:	89a3      	ldrh	r3, [r4, #12]
 8005080:	059b      	lsls	r3, r3, #22
 8005082:	d402      	bmi.n	800508a <_puts_r+0x4e>
 8005084:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005086:	f000 f98d 	bl	80053a4 <__retarget_lock_release_recursive>
 800508a:	4628      	mov	r0, r5
 800508c:	bd70      	pop	{r4, r5, r6, pc}
 800508e:	2b00      	cmp	r3, #0
 8005090:	da04      	bge.n	800509c <_puts_r+0x60>
 8005092:	69a2      	ldr	r2, [r4, #24]
 8005094:	429a      	cmp	r2, r3
 8005096:	dc17      	bgt.n	80050c8 <_puts_r+0x8c>
 8005098:	290a      	cmp	r1, #10
 800509a:	d015      	beq.n	80050c8 <_puts_r+0x8c>
 800509c:	6823      	ldr	r3, [r4, #0]
 800509e:	1c5a      	adds	r2, r3, #1
 80050a0:	6022      	str	r2, [r4, #0]
 80050a2:	7019      	strb	r1, [r3, #0]
 80050a4:	68a3      	ldr	r3, [r4, #8]
 80050a6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80050aa:	3b01      	subs	r3, #1
 80050ac:	60a3      	str	r3, [r4, #8]
 80050ae:	2900      	cmp	r1, #0
 80050b0:	d1ed      	bne.n	800508e <_puts_r+0x52>
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	da11      	bge.n	80050da <_puts_r+0x9e>
 80050b6:	4622      	mov	r2, r4
 80050b8:	210a      	movs	r1, #10
 80050ba:	4628      	mov	r0, r5
 80050bc:	f000 f85f 	bl	800517e <__swbuf_r>
 80050c0:	3001      	adds	r0, #1
 80050c2:	d0d7      	beq.n	8005074 <_puts_r+0x38>
 80050c4:	250a      	movs	r5, #10
 80050c6:	e7d7      	b.n	8005078 <_puts_r+0x3c>
 80050c8:	4622      	mov	r2, r4
 80050ca:	4628      	mov	r0, r5
 80050cc:	f000 f857 	bl	800517e <__swbuf_r>
 80050d0:	3001      	adds	r0, #1
 80050d2:	d1e7      	bne.n	80050a4 <_puts_r+0x68>
 80050d4:	e7ce      	b.n	8005074 <_puts_r+0x38>
 80050d6:	3e01      	subs	r6, #1
 80050d8:	e7e4      	b.n	80050a4 <_puts_r+0x68>
 80050da:	6823      	ldr	r3, [r4, #0]
 80050dc:	1c5a      	adds	r2, r3, #1
 80050de:	6022      	str	r2, [r4, #0]
 80050e0:	220a      	movs	r2, #10
 80050e2:	701a      	strb	r2, [r3, #0]
 80050e4:	e7ee      	b.n	80050c4 <_puts_r+0x88>
	...

080050e8 <puts>:
 80050e8:	4b02      	ldr	r3, [pc, #8]	@ (80050f4 <puts+0xc>)
 80050ea:	4601      	mov	r1, r0
 80050ec:	6818      	ldr	r0, [r3, #0]
 80050ee:	f7ff bfa5 	b.w	800503c <_puts_r>
 80050f2:	bf00      	nop
 80050f4:	20000044 	.word	0x20000044

080050f8 <__sread>:
 80050f8:	b510      	push	{r4, lr}
 80050fa:	460c      	mov	r4, r1
 80050fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005100:	f000 f900 	bl	8005304 <_read_r>
 8005104:	2800      	cmp	r0, #0
 8005106:	bfab      	itete	ge
 8005108:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800510a:	89a3      	ldrhlt	r3, [r4, #12]
 800510c:	181b      	addge	r3, r3, r0
 800510e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005112:	bfac      	ite	ge
 8005114:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005116:	81a3      	strhlt	r3, [r4, #12]
 8005118:	bd10      	pop	{r4, pc}

0800511a <__swrite>:
 800511a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800511e:	461f      	mov	r7, r3
 8005120:	898b      	ldrh	r3, [r1, #12]
 8005122:	4605      	mov	r5, r0
 8005124:	05db      	lsls	r3, r3, #23
 8005126:	460c      	mov	r4, r1
 8005128:	4616      	mov	r6, r2
 800512a:	d505      	bpl.n	8005138 <__swrite+0x1e>
 800512c:	2302      	movs	r3, #2
 800512e:	2200      	movs	r2, #0
 8005130:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005134:	f000 f8d4 	bl	80052e0 <_lseek_r>
 8005138:	89a3      	ldrh	r3, [r4, #12]
 800513a:	4632      	mov	r2, r6
 800513c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005140:	81a3      	strh	r3, [r4, #12]
 8005142:	4628      	mov	r0, r5
 8005144:	463b      	mov	r3, r7
 8005146:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800514a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800514e:	f000 b8eb 	b.w	8005328 <_write_r>

08005152 <__sseek>:
 8005152:	b510      	push	{r4, lr}
 8005154:	460c      	mov	r4, r1
 8005156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800515a:	f000 f8c1 	bl	80052e0 <_lseek_r>
 800515e:	1c43      	adds	r3, r0, #1
 8005160:	89a3      	ldrh	r3, [r4, #12]
 8005162:	bf15      	itete	ne
 8005164:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005166:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800516a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800516e:	81a3      	strheq	r3, [r4, #12]
 8005170:	bf18      	it	ne
 8005172:	81a3      	strhne	r3, [r4, #12]
 8005174:	bd10      	pop	{r4, pc}

08005176 <__sclose>:
 8005176:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800517a:	f000 b8a1 	b.w	80052c0 <_close_r>

0800517e <__swbuf_r>:
 800517e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005180:	460e      	mov	r6, r1
 8005182:	4614      	mov	r4, r2
 8005184:	4605      	mov	r5, r0
 8005186:	b118      	cbz	r0, 8005190 <__swbuf_r+0x12>
 8005188:	6a03      	ldr	r3, [r0, #32]
 800518a:	b90b      	cbnz	r3, 8005190 <__swbuf_r+0x12>
 800518c:	f7ff ff0e 	bl	8004fac <__sinit>
 8005190:	69a3      	ldr	r3, [r4, #24]
 8005192:	60a3      	str	r3, [r4, #8]
 8005194:	89a3      	ldrh	r3, [r4, #12]
 8005196:	071a      	lsls	r2, r3, #28
 8005198:	d501      	bpl.n	800519e <__swbuf_r+0x20>
 800519a:	6923      	ldr	r3, [r4, #16]
 800519c:	b943      	cbnz	r3, 80051b0 <__swbuf_r+0x32>
 800519e:	4621      	mov	r1, r4
 80051a0:	4628      	mov	r0, r5
 80051a2:	f000 f82b 	bl	80051fc <__swsetup_r>
 80051a6:	b118      	cbz	r0, 80051b0 <__swbuf_r+0x32>
 80051a8:	f04f 37ff 	mov.w	r7, #4294967295
 80051ac:	4638      	mov	r0, r7
 80051ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051b0:	6823      	ldr	r3, [r4, #0]
 80051b2:	6922      	ldr	r2, [r4, #16]
 80051b4:	b2f6      	uxtb	r6, r6
 80051b6:	1a98      	subs	r0, r3, r2
 80051b8:	6963      	ldr	r3, [r4, #20]
 80051ba:	4637      	mov	r7, r6
 80051bc:	4283      	cmp	r3, r0
 80051be:	dc05      	bgt.n	80051cc <__swbuf_r+0x4e>
 80051c0:	4621      	mov	r1, r4
 80051c2:	4628      	mov	r0, r5
 80051c4:	f001 fd8e 	bl	8006ce4 <_fflush_r>
 80051c8:	2800      	cmp	r0, #0
 80051ca:	d1ed      	bne.n	80051a8 <__swbuf_r+0x2a>
 80051cc:	68a3      	ldr	r3, [r4, #8]
 80051ce:	3b01      	subs	r3, #1
 80051d0:	60a3      	str	r3, [r4, #8]
 80051d2:	6823      	ldr	r3, [r4, #0]
 80051d4:	1c5a      	adds	r2, r3, #1
 80051d6:	6022      	str	r2, [r4, #0]
 80051d8:	701e      	strb	r6, [r3, #0]
 80051da:	6962      	ldr	r2, [r4, #20]
 80051dc:	1c43      	adds	r3, r0, #1
 80051de:	429a      	cmp	r2, r3
 80051e0:	d004      	beq.n	80051ec <__swbuf_r+0x6e>
 80051e2:	89a3      	ldrh	r3, [r4, #12]
 80051e4:	07db      	lsls	r3, r3, #31
 80051e6:	d5e1      	bpl.n	80051ac <__swbuf_r+0x2e>
 80051e8:	2e0a      	cmp	r6, #10
 80051ea:	d1df      	bne.n	80051ac <__swbuf_r+0x2e>
 80051ec:	4621      	mov	r1, r4
 80051ee:	4628      	mov	r0, r5
 80051f0:	f001 fd78 	bl	8006ce4 <_fflush_r>
 80051f4:	2800      	cmp	r0, #0
 80051f6:	d0d9      	beq.n	80051ac <__swbuf_r+0x2e>
 80051f8:	e7d6      	b.n	80051a8 <__swbuf_r+0x2a>
	...

080051fc <__swsetup_r>:
 80051fc:	b538      	push	{r3, r4, r5, lr}
 80051fe:	4b29      	ldr	r3, [pc, #164]	@ (80052a4 <__swsetup_r+0xa8>)
 8005200:	4605      	mov	r5, r0
 8005202:	6818      	ldr	r0, [r3, #0]
 8005204:	460c      	mov	r4, r1
 8005206:	b118      	cbz	r0, 8005210 <__swsetup_r+0x14>
 8005208:	6a03      	ldr	r3, [r0, #32]
 800520a:	b90b      	cbnz	r3, 8005210 <__swsetup_r+0x14>
 800520c:	f7ff fece 	bl	8004fac <__sinit>
 8005210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005214:	0719      	lsls	r1, r3, #28
 8005216:	d422      	bmi.n	800525e <__swsetup_r+0x62>
 8005218:	06da      	lsls	r2, r3, #27
 800521a:	d407      	bmi.n	800522c <__swsetup_r+0x30>
 800521c:	2209      	movs	r2, #9
 800521e:	602a      	str	r2, [r5, #0]
 8005220:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005224:	f04f 30ff 	mov.w	r0, #4294967295
 8005228:	81a3      	strh	r3, [r4, #12]
 800522a:	e033      	b.n	8005294 <__swsetup_r+0x98>
 800522c:	0758      	lsls	r0, r3, #29
 800522e:	d512      	bpl.n	8005256 <__swsetup_r+0x5a>
 8005230:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005232:	b141      	cbz	r1, 8005246 <__swsetup_r+0x4a>
 8005234:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005238:	4299      	cmp	r1, r3
 800523a:	d002      	beq.n	8005242 <__swsetup_r+0x46>
 800523c:	4628      	mov	r0, r5
 800523e:	f000 ff13 	bl	8006068 <_free_r>
 8005242:	2300      	movs	r3, #0
 8005244:	6363      	str	r3, [r4, #52]	@ 0x34
 8005246:	89a3      	ldrh	r3, [r4, #12]
 8005248:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800524c:	81a3      	strh	r3, [r4, #12]
 800524e:	2300      	movs	r3, #0
 8005250:	6063      	str	r3, [r4, #4]
 8005252:	6923      	ldr	r3, [r4, #16]
 8005254:	6023      	str	r3, [r4, #0]
 8005256:	89a3      	ldrh	r3, [r4, #12]
 8005258:	f043 0308 	orr.w	r3, r3, #8
 800525c:	81a3      	strh	r3, [r4, #12]
 800525e:	6923      	ldr	r3, [r4, #16]
 8005260:	b94b      	cbnz	r3, 8005276 <__swsetup_r+0x7a>
 8005262:	89a3      	ldrh	r3, [r4, #12]
 8005264:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005268:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800526c:	d003      	beq.n	8005276 <__swsetup_r+0x7a>
 800526e:	4621      	mov	r1, r4
 8005270:	4628      	mov	r0, r5
 8005272:	f001 fd84 	bl	8006d7e <__smakebuf_r>
 8005276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800527a:	f013 0201 	ands.w	r2, r3, #1
 800527e:	d00a      	beq.n	8005296 <__swsetup_r+0x9a>
 8005280:	2200      	movs	r2, #0
 8005282:	60a2      	str	r2, [r4, #8]
 8005284:	6962      	ldr	r2, [r4, #20]
 8005286:	4252      	negs	r2, r2
 8005288:	61a2      	str	r2, [r4, #24]
 800528a:	6922      	ldr	r2, [r4, #16]
 800528c:	b942      	cbnz	r2, 80052a0 <__swsetup_r+0xa4>
 800528e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005292:	d1c5      	bne.n	8005220 <__swsetup_r+0x24>
 8005294:	bd38      	pop	{r3, r4, r5, pc}
 8005296:	0799      	lsls	r1, r3, #30
 8005298:	bf58      	it	pl
 800529a:	6962      	ldrpl	r2, [r4, #20]
 800529c:	60a2      	str	r2, [r4, #8]
 800529e:	e7f4      	b.n	800528a <__swsetup_r+0x8e>
 80052a0:	2000      	movs	r0, #0
 80052a2:	e7f7      	b.n	8005294 <__swsetup_r+0x98>
 80052a4:	20000044 	.word	0x20000044

080052a8 <memset>:
 80052a8:	4603      	mov	r3, r0
 80052aa:	4402      	add	r2, r0
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d100      	bne.n	80052b2 <memset+0xa>
 80052b0:	4770      	bx	lr
 80052b2:	f803 1b01 	strb.w	r1, [r3], #1
 80052b6:	e7f9      	b.n	80052ac <memset+0x4>

080052b8 <_localeconv_r>:
 80052b8:	4800      	ldr	r0, [pc, #0]	@ (80052bc <_localeconv_r+0x4>)
 80052ba:	4770      	bx	lr
 80052bc:	20000184 	.word	0x20000184

080052c0 <_close_r>:
 80052c0:	b538      	push	{r3, r4, r5, lr}
 80052c2:	2300      	movs	r3, #0
 80052c4:	4d05      	ldr	r5, [pc, #20]	@ (80052dc <_close_r+0x1c>)
 80052c6:	4604      	mov	r4, r0
 80052c8:	4608      	mov	r0, r1
 80052ca:	602b      	str	r3, [r5, #0]
 80052cc:	f7fc f91d 	bl	800150a <_close>
 80052d0:	1c43      	adds	r3, r0, #1
 80052d2:	d102      	bne.n	80052da <_close_r+0x1a>
 80052d4:	682b      	ldr	r3, [r5, #0]
 80052d6:	b103      	cbz	r3, 80052da <_close_r+0x1a>
 80052d8:	6023      	str	r3, [r4, #0]
 80052da:	bd38      	pop	{r3, r4, r5, pc}
 80052dc:	20000488 	.word	0x20000488

080052e0 <_lseek_r>:
 80052e0:	b538      	push	{r3, r4, r5, lr}
 80052e2:	4604      	mov	r4, r0
 80052e4:	4608      	mov	r0, r1
 80052e6:	4611      	mov	r1, r2
 80052e8:	2200      	movs	r2, #0
 80052ea:	4d05      	ldr	r5, [pc, #20]	@ (8005300 <_lseek_r+0x20>)
 80052ec:	602a      	str	r2, [r5, #0]
 80052ee:	461a      	mov	r2, r3
 80052f0:	f7fc f92f 	bl	8001552 <_lseek>
 80052f4:	1c43      	adds	r3, r0, #1
 80052f6:	d102      	bne.n	80052fe <_lseek_r+0x1e>
 80052f8:	682b      	ldr	r3, [r5, #0]
 80052fa:	b103      	cbz	r3, 80052fe <_lseek_r+0x1e>
 80052fc:	6023      	str	r3, [r4, #0]
 80052fe:	bd38      	pop	{r3, r4, r5, pc}
 8005300:	20000488 	.word	0x20000488

08005304 <_read_r>:
 8005304:	b538      	push	{r3, r4, r5, lr}
 8005306:	4604      	mov	r4, r0
 8005308:	4608      	mov	r0, r1
 800530a:	4611      	mov	r1, r2
 800530c:	2200      	movs	r2, #0
 800530e:	4d05      	ldr	r5, [pc, #20]	@ (8005324 <_read_r+0x20>)
 8005310:	602a      	str	r2, [r5, #0]
 8005312:	461a      	mov	r2, r3
 8005314:	f7fc f8c0 	bl	8001498 <_read>
 8005318:	1c43      	adds	r3, r0, #1
 800531a:	d102      	bne.n	8005322 <_read_r+0x1e>
 800531c:	682b      	ldr	r3, [r5, #0]
 800531e:	b103      	cbz	r3, 8005322 <_read_r+0x1e>
 8005320:	6023      	str	r3, [r4, #0]
 8005322:	bd38      	pop	{r3, r4, r5, pc}
 8005324:	20000488 	.word	0x20000488

08005328 <_write_r>:
 8005328:	b538      	push	{r3, r4, r5, lr}
 800532a:	4604      	mov	r4, r0
 800532c:	4608      	mov	r0, r1
 800532e:	4611      	mov	r1, r2
 8005330:	2200      	movs	r2, #0
 8005332:	4d05      	ldr	r5, [pc, #20]	@ (8005348 <_write_r+0x20>)
 8005334:	602a      	str	r2, [r5, #0]
 8005336:	461a      	mov	r2, r3
 8005338:	f7fc f8cb 	bl	80014d2 <_write>
 800533c:	1c43      	adds	r3, r0, #1
 800533e:	d102      	bne.n	8005346 <_write_r+0x1e>
 8005340:	682b      	ldr	r3, [r5, #0]
 8005342:	b103      	cbz	r3, 8005346 <_write_r+0x1e>
 8005344:	6023      	str	r3, [r4, #0]
 8005346:	bd38      	pop	{r3, r4, r5, pc}
 8005348:	20000488 	.word	0x20000488

0800534c <__errno>:
 800534c:	4b01      	ldr	r3, [pc, #4]	@ (8005354 <__errno+0x8>)
 800534e:	6818      	ldr	r0, [r3, #0]
 8005350:	4770      	bx	lr
 8005352:	bf00      	nop
 8005354:	20000044 	.word	0x20000044

08005358 <__libc_init_array>:
 8005358:	b570      	push	{r4, r5, r6, lr}
 800535a:	2600      	movs	r6, #0
 800535c:	4d0c      	ldr	r5, [pc, #48]	@ (8005390 <__libc_init_array+0x38>)
 800535e:	4c0d      	ldr	r4, [pc, #52]	@ (8005394 <__libc_init_array+0x3c>)
 8005360:	1b64      	subs	r4, r4, r5
 8005362:	10a4      	asrs	r4, r4, #2
 8005364:	42a6      	cmp	r6, r4
 8005366:	d109      	bne.n	800537c <__libc_init_array+0x24>
 8005368:	f001 fe36 	bl	8006fd8 <_init>
 800536c:	2600      	movs	r6, #0
 800536e:	4d0a      	ldr	r5, [pc, #40]	@ (8005398 <__libc_init_array+0x40>)
 8005370:	4c0a      	ldr	r4, [pc, #40]	@ (800539c <__libc_init_array+0x44>)
 8005372:	1b64      	subs	r4, r4, r5
 8005374:	10a4      	asrs	r4, r4, #2
 8005376:	42a6      	cmp	r6, r4
 8005378:	d105      	bne.n	8005386 <__libc_init_array+0x2e>
 800537a:	bd70      	pop	{r4, r5, r6, pc}
 800537c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005380:	4798      	blx	r3
 8005382:	3601      	adds	r6, #1
 8005384:	e7ee      	b.n	8005364 <__libc_init_array+0xc>
 8005386:	f855 3b04 	ldr.w	r3, [r5], #4
 800538a:	4798      	blx	r3
 800538c:	3601      	adds	r6, #1
 800538e:	e7f2      	b.n	8005376 <__libc_init_array+0x1e>
 8005390:	080073c8 	.word	0x080073c8
 8005394:	080073c8 	.word	0x080073c8
 8005398:	080073c8 	.word	0x080073c8
 800539c:	080073cc 	.word	0x080073cc

080053a0 <__retarget_lock_init_recursive>:
 80053a0:	4770      	bx	lr

080053a2 <__retarget_lock_acquire_recursive>:
 80053a2:	4770      	bx	lr

080053a4 <__retarget_lock_release_recursive>:
 80053a4:	4770      	bx	lr

080053a6 <memchr>:
 80053a6:	4603      	mov	r3, r0
 80053a8:	b510      	push	{r4, lr}
 80053aa:	b2c9      	uxtb	r1, r1
 80053ac:	4402      	add	r2, r0
 80053ae:	4293      	cmp	r3, r2
 80053b0:	4618      	mov	r0, r3
 80053b2:	d101      	bne.n	80053b8 <memchr+0x12>
 80053b4:	2000      	movs	r0, #0
 80053b6:	e003      	b.n	80053c0 <memchr+0x1a>
 80053b8:	7804      	ldrb	r4, [r0, #0]
 80053ba:	3301      	adds	r3, #1
 80053bc:	428c      	cmp	r4, r1
 80053be:	d1f6      	bne.n	80053ae <memchr+0x8>
 80053c0:	bd10      	pop	{r4, pc}

080053c2 <quorem>:
 80053c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053c6:	6903      	ldr	r3, [r0, #16]
 80053c8:	690c      	ldr	r4, [r1, #16]
 80053ca:	4607      	mov	r7, r0
 80053cc:	42a3      	cmp	r3, r4
 80053ce:	db7e      	blt.n	80054ce <quorem+0x10c>
 80053d0:	3c01      	subs	r4, #1
 80053d2:	00a3      	lsls	r3, r4, #2
 80053d4:	f100 0514 	add.w	r5, r0, #20
 80053d8:	f101 0814 	add.w	r8, r1, #20
 80053dc:	9300      	str	r3, [sp, #0]
 80053de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80053e2:	9301      	str	r3, [sp, #4]
 80053e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80053e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053ec:	3301      	adds	r3, #1
 80053ee:	429a      	cmp	r2, r3
 80053f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80053f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80053f8:	d32e      	bcc.n	8005458 <quorem+0x96>
 80053fa:	f04f 0a00 	mov.w	sl, #0
 80053fe:	46c4      	mov	ip, r8
 8005400:	46ae      	mov	lr, r5
 8005402:	46d3      	mov	fp, sl
 8005404:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005408:	b298      	uxth	r0, r3
 800540a:	fb06 a000 	mla	r0, r6, r0, sl
 800540e:	0c1b      	lsrs	r3, r3, #16
 8005410:	0c02      	lsrs	r2, r0, #16
 8005412:	fb06 2303 	mla	r3, r6, r3, r2
 8005416:	f8de 2000 	ldr.w	r2, [lr]
 800541a:	b280      	uxth	r0, r0
 800541c:	b292      	uxth	r2, r2
 800541e:	1a12      	subs	r2, r2, r0
 8005420:	445a      	add	r2, fp
 8005422:	f8de 0000 	ldr.w	r0, [lr]
 8005426:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800542a:	b29b      	uxth	r3, r3
 800542c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005430:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005434:	b292      	uxth	r2, r2
 8005436:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800543a:	45e1      	cmp	r9, ip
 800543c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005440:	f84e 2b04 	str.w	r2, [lr], #4
 8005444:	d2de      	bcs.n	8005404 <quorem+0x42>
 8005446:	9b00      	ldr	r3, [sp, #0]
 8005448:	58eb      	ldr	r3, [r5, r3]
 800544a:	b92b      	cbnz	r3, 8005458 <quorem+0x96>
 800544c:	9b01      	ldr	r3, [sp, #4]
 800544e:	3b04      	subs	r3, #4
 8005450:	429d      	cmp	r5, r3
 8005452:	461a      	mov	r2, r3
 8005454:	d32f      	bcc.n	80054b6 <quorem+0xf4>
 8005456:	613c      	str	r4, [r7, #16]
 8005458:	4638      	mov	r0, r7
 800545a:	f001 f97b 	bl	8006754 <__mcmp>
 800545e:	2800      	cmp	r0, #0
 8005460:	db25      	blt.n	80054ae <quorem+0xec>
 8005462:	4629      	mov	r1, r5
 8005464:	2000      	movs	r0, #0
 8005466:	f858 2b04 	ldr.w	r2, [r8], #4
 800546a:	f8d1 c000 	ldr.w	ip, [r1]
 800546e:	fa1f fe82 	uxth.w	lr, r2
 8005472:	fa1f f38c 	uxth.w	r3, ip
 8005476:	eba3 030e 	sub.w	r3, r3, lr
 800547a:	4403      	add	r3, r0
 800547c:	0c12      	lsrs	r2, r2, #16
 800547e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005482:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005486:	b29b      	uxth	r3, r3
 8005488:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800548c:	45c1      	cmp	r9, r8
 800548e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005492:	f841 3b04 	str.w	r3, [r1], #4
 8005496:	d2e6      	bcs.n	8005466 <quorem+0xa4>
 8005498:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800549c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054a0:	b922      	cbnz	r2, 80054ac <quorem+0xea>
 80054a2:	3b04      	subs	r3, #4
 80054a4:	429d      	cmp	r5, r3
 80054a6:	461a      	mov	r2, r3
 80054a8:	d30b      	bcc.n	80054c2 <quorem+0x100>
 80054aa:	613c      	str	r4, [r7, #16]
 80054ac:	3601      	adds	r6, #1
 80054ae:	4630      	mov	r0, r6
 80054b0:	b003      	add	sp, #12
 80054b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054b6:	6812      	ldr	r2, [r2, #0]
 80054b8:	3b04      	subs	r3, #4
 80054ba:	2a00      	cmp	r2, #0
 80054bc:	d1cb      	bne.n	8005456 <quorem+0x94>
 80054be:	3c01      	subs	r4, #1
 80054c0:	e7c6      	b.n	8005450 <quorem+0x8e>
 80054c2:	6812      	ldr	r2, [r2, #0]
 80054c4:	3b04      	subs	r3, #4
 80054c6:	2a00      	cmp	r2, #0
 80054c8:	d1ef      	bne.n	80054aa <quorem+0xe8>
 80054ca:	3c01      	subs	r4, #1
 80054cc:	e7ea      	b.n	80054a4 <quorem+0xe2>
 80054ce:	2000      	movs	r0, #0
 80054d0:	e7ee      	b.n	80054b0 <quorem+0xee>
 80054d2:	0000      	movs	r0, r0
 80054d4:	0000      	movs	r0, r0
	...

080054d8 <_dtoa_r>:
 80054d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054dc:	4614      	mov	r4, r2
 80054de:	461d      	mov	r5, r3
 80054e0:	69c7      	ldr	r7, [r0, #28]
 80054e2:	b097      	sub	sp, #92	@ 0x5c
 80054e4:	4683      	mov	fp, r0
 80054e6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80054ea:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80054ec:	b97f      	cbnz	r7, 800550e <_dtoa_r+0x36>
 80054ee:	2010      	movs	r0, #16
 80054f0:	f000 fe02 	bl	80060f8 <malloc>
 80054f4:	4602      	mov	r2, r0
 80054f6:	f8cb 001c 	str.w	r0, [fp, #28]
 80054fa:	b920      	cbnz	r0, 8005506 <_dtoa_r+0x2e>
 80054fc:	21ef      	movs	r1, #239	@ 0xef
 80054fe:	4ba8      	ldr	r3, [pc, #672]	@ (80057a0 <_dtoa_r+0x2c8>)
 8005500:	48a8      	ldr	r0, [pc, #672]	@ (80057a4 <_dtoa_r+0x2cc>)
 8005502:	f001 fcb9 	bl	8006e78 <__assert_func>
 8005506:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800550a:	6007      	str	r7, [r0, #0]
 800550c:	60c7      	str	r7, [r0, #12]
 800550e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005512:	6819      	ldr	r1, [r3, #0]
 8005514:	b159      	cbz	r1, 800552e <_dtoa_r+0x56>
 8005516:	685a      	ldr	r2, [r3, #4]
 8005518:	2301      	movs	r3, #1
 800551a:	4093      	lsls	r3, r2
 800551c:	604a      	str	r2, [r1, #4]
 800551e:	608b      	str	r3, [r1, #8]
 8005520:	4658      	mov	r0, fp
 8005522:	f000 fedf 	bl	80062e4 <_Bfree>
 8005526:	2200      	movs	r2, #0
 8005528:	f8db 301c 	ldr.w	r3, [fp, #28]
 800552c:	601a      	str	r2, [r3, #0]
 800552e:	1e2b      	subs	r3, r5, #0
 8005530:	bfaf      	iteee	ge
 8005532:	2300      	movge	r3, #0
 8005534:	2201      	movlt	r2, #1
 8005536:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800553a:	9303      	strlt	r3, [sp, #12]
 800553c:	bfa8      	it	ge
 800553e:	6033      	strge	r3, [r6, #0]
 8005540:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005544:	4b98      	ldr	r3, [pc, #608]	@ (80057a8 <_dtoa_r+0x2d0>)
 8005546:	bfb8      	it	lt
 8005548:	6032      	strlt	r2, [r6, #0]
 800554a:	ea33 0308 	bics.w	r3, r3, r8
 800554e:	d112      	bne.n	8005576 <_dtoa_r+0x9e>
 8005550:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005554:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005556:	6013      	str	r3, [r2, #0]
 8005558:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800555c:	4323      	orrs	r3, r4
 800555e:	f000 8550 	beq.w	8006002 <_dtoa_r+0xb2a>
 8005562:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005564:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80057ac <_dtoa_r+0x2d4>
 8005568:	2b00      	cmp	r3, #0
 800556a:	f000 8552 	beq.w	8006012 <_dtoa_r+0xb3a>
 800556e:	f10a 0303 	add.w	r3, sl, #3
 8005572:	f000 bd4c 	b.w	800600e <_dtoa_r+0xb36>
 8005576:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800557a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800557e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005582:	2200      	movs	r2, #0
 8005584:	2300      	movs	r3, #0
 8005586:	f7fb fa0f 	bl	80009a8 <__aeabi_dcmpeq>
 800558a:	4607      	mov	r7, r0
 800558c:	b158      	cbz	r0, 80055a6 <_dtoa_r+0xce>
 800558e:	2301      	movs	r3, #1
 8005590:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005592:	6013      	str	r3, [r2, #0]
 8005594:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005596:	b113      	cbz	r3, 800559e <_dtoa_r+0xc6>
 8005598:	4b85      	ldr	r3, [pc, #532]	@ (80057b0 <_dtoa_r+0x2d8>)
 800559a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800559c:	6013      	str	r3, [r2, #0]
 800559e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80057b4 <_dtoa_r+0x2dc>
 80055a2:	f000 bd36 	b.w	8006012 <_dtoa_r+0xb3a>
 80055a6:	ab14      	add	r3, sp, #80	@ 0x50
 80055a8:	9301      	str	r3, [sp, #4]
 80055aa:	ab15      	add	r3, sp, #84	@ 0x54
 80055ac:	9300      	str	r3, [sp, #0]
 80055ae:	4658      	mov	r0, fp
 80055b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80055b4:	f001 f97e 	bl	80068b4 <__d2b>
 80055b8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80055bc:	4681      	mov	r9, r0
 80055be:	2e00      	cmp	r6, #0
 80055c0:	d077      	beq.n	80056b2 <_dtoa_r+0x1da>
 80055c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055c8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80055cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055d0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80055d4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80055d8:	9712      	str	r7, [sp, #72]	@ 0x48
 80055da:	4619      	mov	r1, r3
 80055dc:	2200      	movs	r2, #0
 80055de:	4b76      	ldr	r3, [pc, #472]	@ (80057b8 <_dtoa_r+0x2e0>)
 80055e0:	f7fa fdc2 	bl	8000168 <__aeabi_dsub>
 80055e4:	a368      	add	r3, pc, #416	@ (adr r3, 8005788 <_dtoa_r+0x2b0>)
 80055e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ea:	f7fa ff75 	bl	80004d8 <__aeabi_dmul>
 80055ee:	a368      	add	r3, pc, #416	@ (adr r3, 8005790 <_dtoa_r+0x2b8>)
 80055f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f4:	f7fa fdba 	bl	800016c <__adddf3>
 80055f8:	4604      	mov	r4, r0
 80055fa:	4630      	mov	r0, r6
 80055fc:	460d      	mov	r5, r1
 80055fe:	f7fa ff01 	bl	8000404 <__aeabi_i2d>
 8005602:	a365      	add	r3, pc, #404	@ (adr r3, 8005798 <_dtoa_r+0x2c0>)
 8005604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005608:	f7fa ff66 	bl	80004d8 <__aeabi_dmul>
 800560c:	4602      	mov	r2, r0
 800560e:	460b      	mov	r3, r1
 8005610:	4620      	mov	r0, r4
 8005612:	4629      	mov	r1, r5
 8005614:	f7fa fdaa 	bl	800016c <__adddf3>
 8005618:	4604      	mov	r4, r0
 800561a:	460d      	mov	r5, r1
 800561c:	f7fb fa0c 	bl	8000a38 <__aeabi_d2iz>
 8005620:	2200      	movs	r2, #0
 8005622:	4607      	mov	r7, r0
 8005624:	2300      	movs	r3, #0
 8005626:	4620      	mov	r0, r4
 8005628:	4629      	mov	r1, r5
 800562a:	f7fb f9c7 	bl	80009bc <__aeabi_dcmplt>
 800562e:	b140      	cbz	r0, 8005642 <_dtoa_r+0x16a>
 8005630:	4638      	mov	r0, r7
 8005632:	f7fa fee7 	bl	8000404 <__aeabi_i2d>
 8005636:	4622      	mov	r2, r4
 8005638:	462b      	mov	r3, r5
 800563a:	f7fb f9b5 	bl	80009a8 <__aeabi_dcmpeq>
 800563e:	b900      	cbnz	r0, 8005642 <_dtoa_r+0x16a>
 8005640:	3f01      	subs	r7, #1
 8005642:	2f16      	cmp	r7, #22
 8005644:	d853      	bhi.n	80056ee <_dtoa_r+0x216>
 8005646:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800564a:	4b5c      	ldr	r3, [pc, #368]	@ (80057bc <_dtoa_r+0x2e4>)
 800564c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005654:	f7fb f9b2 	bl	80009bc <__aeabi_dcmplt>
 8005658:	2800      	cmp	r0, #0
 800565a:	d04a      	beq.n	80056f2 <_dtoa_r+0x21a>
 800565c:	2300      	movs	r3, #0
 800565e:	3f01      	subs	r7, #1
 8005660:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005662:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005664:	1b9b      	subs	r3, r3, r6
 8005666:	1e5a      	subs	r2, r3, #1
 8005668:	bf46      	itte	mi
 800566a:	f1c3 0801 	rsbmi	r8, r3, #1
 800566e:	2300      	movmi	r3, #0
 8005670:	f04f 0800 	movpl.w	r8, #0
 8005674:	9209      	str	r2, [sp, #36]	@ 0x24
 8005676:	bf48      	it	mi
 8005678:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800567a:	2f00      	cmp	r7, #0
 800567c:	db3b      	blt.n	80056f6 <_dtoa_r+0x21e>
 800567e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005680:	970e      	str	r7, [sp, #56]	@ 0x38
 8005682:	443b      	add	r3, r7
 8005684:	9309      	str	r3, [sp, #36]	@ 0x24
 8005686:	2300      	movs	r3, #0
 8005688:	930a      	str	r3, [sp, #40]	@ 0x28
 800568a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800568c:	2b09      	cmp	r3, #9
 800568e:	d866      	bhi.n	800575e <_dtoa_r+0x286>
 8005690:	2b05      	cmp	r3, #5
 8005692:	bfc4      	itt	gt
 8005694:	3b04      	subgt	r3, #4
 8005696:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005698:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800569a:	bfc8      	it	gt
 800569c:	2400      	movgt	r4, #0
 800569e:	f1a3 0302 	sub.w	r3, r3, #2
 80056a2:	bfd8      	it	le
 80056a4:	2401      	movle	r4, #1
 80056a6:	2b03      	cmp	r3, #3
 80056a8:	d864      	bhi.n	8005774 <_dtoa_r+0x29c>
 80056aa:	e8df f003 	tbb	[pc, r3]
 80056ae:	382b      	.short	0x382b
 80056b0:	5636      	.short	0x5636
 80056b2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80056b6:	441e      	add	r6, r3
 80056b8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80056bc:	2b20      	cmp	r3, #32
 80056be:	bfc1      	itttt	gt
 80056c0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80056c4:	fa08 f803 	lslgt.w	r8, r8, r3
 80056c8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80056cc:	fa24 f303 	lsrgt.w	r3, r4, r3
 80056d0:	bfd6      	itet	le
 80056d2:	f1c3 0320 	rsble	r3, r3, #32
 80056d6:	ea48 0003 	orrgt.w	r0, r8, r3
 80056da:	fa04 f003 	lslle.w	r0, r4, r3
 80056de:	f7fa fe81 	bl	80003e4 <__aeabi_ui2d>
 80056e2:	2201      	movs	r2, #1
 80056e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80056e8:	3e01      	subs	r6, #1
 80056ea:	9212      	str	r2, [sp, #72]	@ 0x48
 80056ec:	e775      	b.n	80055da <_dtoa_r+0x102>
 80056ee:	2301      	movs	r3, #1
 80056f0:	e7b6      	b.n	8005660 <_dtoa_r+0x188>
 80056f2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80056f4:	e7b5      	b.n	8005662 <_dtoa_r+0x18a>
 80056f6:	427b      	negs	r3, r7
 80056f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80056fa:	2300      	movs	r3, #0
 80056fc:	eba8 0807 	sub.w	r8, r8, r7
 8005700:	930e      	str	r3, [sp, #56]	@ 0x38
 8005702:	e7c2      	b.n	800568a <_dtoa_r+0x1b2>
 8005704:	2300      	movs	r3, #0
 8005706:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005708:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800570a:	2b00      	cmp	r3, #0
 800570c:	dc35      	bgt.n	800577a <_dtoa_r+0x2a2>
 800570e:	2301      	movs	r3, #1
 8005710:	461a      	mov	r2, r3
 8005712:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005716:	9221      	str	r2, [sp, #132]	@ 0x84
 8005718:	e00b      	b.n	8005732 <_dtoa_r+0x25a>
 800571a:	2301      	movs	r3, #1
 800571c:	e7f3      	b.n	8005706 <_dtoa_r+0x22e>
 800571e:	2300      	movs	r3, #0
 8005720:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005722:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005724:	18fb      	adds	r3, r7, r3
 8005726:	9308      	str	r3, [sp, #32]
 8005728:	3301      	adds	r3, #1
 800572a:	2b01      	cmp	r3, #1
 800572c:	9307      	str	r3, [sp, #28]
 800572e:	bfb8      	it	lt
 8005730:	2301      	movlt	r3, #1
 8005732:	2100      	movs	r1, #0
 8005734:	2204      	movs	r2, #4
 8005736:	f8db 001c 	ldr.w	r0, [fp, #28]
 800573a:	f102 0514 	add.w	r5, r2, #20
 800573e:	429d      	cmp	r5, r3
 8005740:	d91f      	bls.n	8005782 <_dtoa_r+0x2aa>
 8005742:	6041      	str	r1, [r0, #4]
 8005744:	4658      	mov	r0, fp
 8005746:	f000 fd8d 	bl	8006264 <_Balloc>
 800574a:	4682      	mov	sl, r0
 800574c:	2800      	cmp	r0, #0
 800574e:	d139      	bne.n	80057c4 <_dtoa_r+0x2ec>
 8005750:	4602      	mov	r2, r0
 8005752:	f240 11af 	movw	r1, #431	@ 0x1af
 8005756:	4b1a      	ldr	r3, [pc, #104]	@ (80057c0 <_dtoa_r+0x2e8>)
 8005758:	e6d2      	b.n	8005500 <_dtoa_r+0x28>
 800575a:	2301      	movs	r3, #1
 800575c:	e7e0      	b.n	8005720 <_dtoa_r+0x248>
 800575e:	2401      	movs	r4, #1
 8005760:	2300      	movs	r3, #0
 8005762:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005764:	9320      	str	r3, [sp, #128]	@ 0x80
 8005766:	f04f 33ff 	mov.w	r3, #4294967295
 800576a:	2200      	movs	r2, #0
 800576c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005770:	2312      	movs	r3, #18
 8005772:	e7d0      	b.n	8005716 <_dtoa_r+0x23e>
 8005774:	2301      	movs	r3, #1
 8005776:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005778:	e7f5      	b.n	8005766 <_dtoa_r+0x28e>
 800577a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800577c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005780:	e7d7      	b.n	8005732 <_dtoa_r+0x25a>
 8005782:	3101      	adds	r1, #1
 8005784:	0052      	lsls	r2, r2, #1
 8005786:	e7d8      	b.n	800573a <_dtoa_r+0x262>
 8005788:	636f4361 	.word	0x636f4361
 800578c:	3fd287a7 	.word	0x3fd287a7
 8005790:	8b60c8b3 	.word	0x8b60c8b3
 8005794:	3fc68a28 	.word	0x3fc68a28
 8005798:	509f79fb 	.word	0x509f79fb
 800579c:	3fd34413 	.word	0x3fd34413
 80057a0:	0800708f 	.word	0x0800708f
 80057a4:	080070a6 	.word	0x080070a6
 80057a8:	7ff00000 	.word	0x7ff00000
 80057ac:	0800708b 	.word	0x0800708b
 80057b0:	0800705f 	.word	0x0800705f
 80057b4:	0800705e 	.word	0x0800705e
 80057b8:	3ff80000 	.word	0x3ff80000
 80057bc:	080071a0 	.word	0x080071a0
 80057c0:	080070fe 	.word	0x080070fe
 80057c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80057c8:	6018      	str	r0, [r3, #0]
 80057ca:	9b07      	ldr	r3, [sp, #28]
 80057cc:	2b0e      	cmp	r3, #14
 80057ce:	f200 80a4 	bhi.w	800591a <_dtoa_r+0x442>
 80057d2:	2c00      	cmp	r4, #0
 80057d4:	f000 80a1 	beq.w	800591a <_dtoa_r+0x442>
 80057d8:	2f00      	cmp	r7, #0
 80057da:	dd33      	ble.n	8005844 <_dtoa_r+0x36c>
 80057dc:	4b86      	ldr	r3, [pc, #536]	@ (80059f8 <_dtoa_r+0x520>)
 80057de:	f007 020f 	and.w	r2, r7, #15
 80057e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057e6:	05f8      	lsls	r0, r7, #23
 80057e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80057ec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80057f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80057f4:	d516      	bpl.n	8005824 <_dtoa_r+0x34c>
 80057f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057fa:	4b80      	ldr	r3, [pc, #512]	@ (80059fc <_dtoa_r+0x524>)
 80057fc:	2603      	movs	r6, #3
 80057fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005802:	f7fa ff93 	bl	800072c <__aeabi_ddiv>
 8005806:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800580a:	f004 040f 	and.w	r4, r4, #15
 800580e:	4d7b      	ldr	r5, [pc, #492]	@ (80059fc <_dtoa_r+0x524>)
 8005810:	b954      	cbnz	r4, 8005828 <_dtoa_r+0x350>
 8005812:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005816:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800581a:	f7fa ff87 	bl	800072c <__aeabi_ddiv>
 800581e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005822:	e028      	b.n	8005876 <_dtoa_r+0x39e>
 8005824:	2602      	movs	r6, #2
 8005826:	e7f2      	b.n	800580e <_dtoa_r+0x336>
 8005828:	07e1      	lsls	r1, r4, #31
 800582a:	d508      	bpl.n	800583e <_dtoa_r+0x366>
 800582c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005830:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005834:	f7fa fe50 	bl	80004d8 <__aeabi_dmul>
 8005838:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800583c:	3601      	adds	r6, #1
 800583e:	1064      	asrs	r4, r4, #1
 8005840:	3508      	adds	r5, #8
 8005842:	e7e5      	b.n	8005810 <_dtoa_r+0x338>
 8005844:	f000 80d2 	beq.w	80059ec <_dtoa_r+0x514>
 8005848:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800584c:	427c      	negs	r4, r7
 800584e:	4b6a      	ldr	r3, [pc, #424]	@ (80059f8 <_dtoa_r+0x520>)
 8005850:	f004 020f 	and.w	r2, r4, #15
 8005854:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585c:	f7fa fe3c 	bl	80004d8 <__aeabi_dmul>
 8005860:	2602      	movs	r6, #2
 8005862:	2300      	movs	r3, #0
 8005864:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005868:	4d64      	ldr	r5, [pc, #400]	@ (80059fc <_dtoa_r+0x524>)
 800586a:	1124      	asrs	r4, r4, #4
 800586c:	2c00      	cmp	r4, #0
 800586e:	f040 80b2 	bne.w	80059d6 <_dtoa_r+0x4fe>
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1d3      	bne.n	800581e <_dtoa_r+0x346>
 8005876:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800587a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800587c:	2b00      	cmp	r3, #0
 800587e:	f000 80b7 	beq.w	80059f0 <_dtoa_r+0x518>
 8005882:	2200      	movs	r2, #0
 8005884:	4620      	mov	r0, r4
 8005886:	4629      	mov	r1, r5
 8005888:	4b5d      	ldr	r3, [pc, #372]	@ (8005a00 <_dtoa_r+0x528>)
 800588a:	f7fb f897 	bl	80009bc <__aeabi_dcmplt>
 800588e:	2800      	cmp	r0, #0
 8005890:	f000 80ae 	beq.w	80059f0 <_dtoa_r+0x518>
 8005894:	9b07      	ldr	r3, [sp, #28]
 8005896:	2b00      	cmp	r3, #0
 8005898:	f000 80aa 	beq.w	80059f0 <_dtoa_r+0x518>
 800589c:	9b08      	ldr	r3, [sp, #32]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	dd37      	ble.n	8005912 <_dtoa_r+0x43a>
 80058a2:	1e7b      	subs	r3, r7, #1
 80058a4:	4620      	mov	r0, r4
 80058a6:	9304      	str	r3, [sp, #16]
 80058a8:	2200      	movs	r2, #0
 80058aa:	4629      	mov	r1, r5
 80058ac:	4b55      	ldr	r3, [pc, #340]	@ (8005a04 <_dtoa_r+0x52c>)
 80058ae:	f7fa fe13 	bl	80004d8 <__aeabi_dmul>
 80058b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058b6:	9c08      	ldr	r4, [sp, #32]
 80058b8:	3601      	adds	r6, #1
 80058ba:	4630      	mov	r0, r6
 80058bc:	f7fa fda2 	bl	8000404 <__aeabi_i2d>
 80058c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058c4:	f7fa fe08 	bl	80004d8 <__aeabi_dmul>
 80058c8:	2200      	movs	r2, #0
 80058ca:	4b4f      	ldr	r3, [pc, #316]	@ (8005a08 <_dtoa_r+0x530>)
 80058cc:	f7fa fc4e 	bl	800016c <__adddf3>
 80058d0:	4605      	mov	r5, r0
 80058d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80058d6:	2c00      	cmp	r4, #0
 80058d8:	f040 809a 	bne.w	8005a10 <_dtoa_r+0x538>
 80058dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058e0:	2200      	movs	r2, #0
 80058e2:	4b4a      	ldr	r3, [pc, #296]	@ (8005a0c <_dtoa_r+0x534>)
 80058e4:	f7fa fc40 	bl	8000168 <__aeabi_dsub>
 80058e8:	4602      	mov	r2, r0
 80058ea:	460b      	mov	r3, r1
 80058ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80058f0:	462a      	mov	r2, r5
 80058f2:	4633      	mov	r3, r6
 80058f4:	f7fb f880 	bl	80009f8 <__aeabi_dcmpgt>
 80058f8:	2800      	cmp	r0, #0
 80058fa:	f040 828e 	bne.w	8005e1a <_dtoa_r+0x942>
 80058fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005902:	462a      	mov	r2, r5
 8005904:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005908:	f7fb f858 	bl	80009bc <__aeabi_dcmplt>
 800590c:	2800      	cmp	r0, #0
 800590e:	f040 8127 	bne.w	8005b60 <_dtoa_r+0x688>
 8005912:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005916:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800591a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800591c:	2b00      	cmp	r3, #0
 800591e:	f2c0 8163 	blt.w	8005be8 <_dtoa_r+0x710>
 8005922:	2f0e      	cmp	r7, #14
 8005924:	f300 8160 	bgt.w	8005be8 <_dtoa_r+0x710>
 8005928:	4b33      	ldr	r3, [pc, #204]	@ (80059f8 <_dtoa_r+0x520>)
 800592a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800592e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005932:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005936:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005938:	2b00      	cmp	r3, #0
 800593a:	da03      	bge.n	8005944 <_dtoa_r+0x46c>
 800593c:	9b07      	ldr	r3, [sp, #28]
 800593e:	2b00      	cmp	r3, #0
 8005940:	f340 8100 	ble.w	8005b44 <_dtoa_r+0x66c>
 8005944:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005948:	4656      	mov	r6, sl
 800594a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800594e:	4620      	mov	r0, r4
 8005950:	4629      	mov	r1, r5
 8005952:	f7fa feeb 	bl	800072c <__aeabi_ddiv>
 8005956:	f7fb f86f 	bl	8000a38 <__aeabi_d2iz>
 800595a:	4680      	mov	r8, r0
 800595c:	f7fa fd52 	bl	8000404 <__aeabi_i2d>
 8005960:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005964:	f7fa fdb8 	bl	80004d8 <__aeabi_dmul>
 8005968:	4602      	mov	r2, r0
 800596a:	460b      	mov	r3, r1
 800596c:	4620      	mov	r0, r4
 800596e:	4629      	mov	r1, r5
 8005970:	f7fa fbfa 	bl	8000168 <__aeabi_dsub>
 8005974:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005978:	9d07      	ldr	r5, [sp, #28]
 800597a:	f806 4b01 	strb.w	r4, [r6], #1
 800597e:	eba6 040a 	sub.w	r4, r6, sl
 8005982:	42a5      	cmp	r5, r4
 8005984:	4602      	mov	r2, r0
 8005986:	460b      	mov	r3, r1
 8005988:	f040 8116 	bne.w	8005bb8 <_dtoa_r+0x6e0>
 800598c:	f7fa fbee 	bl	800016c <__adddf3>
 8005990:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005994:	4604      	mov	r4, r0
 8005996:	460d      	mov	r5, r1
 8005998:	f7fb f82e 	bl	80009f8 <__aeabi_dcmpgt>
 800599c:	2800      	cmp	r0, #0
 800599e:	f040 80f8 	bne.w	8005b92 <_dtoa_r+0x6ba>
 80059a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059a6:	4620      	mov	r0, r4
 80059a8:	4629      	mov	r1, r5
 80059aa:	f7fa fffd 	bl	80009a8 <__aeabi_dcmpeq>
 80059ae:	b118      	cbz	r0, 80059b8 <_dtoa_r+0x4e0>
 80059b0:	f018 0f01 	tst.w	r8, #1
 80059b4:	f040 80ed 	bne.w	8005b92 <_dtoa_r+0x6ba>
 80059b8:	4649      	mov	r1, r9
 80059ba:	4658      	mov	r0, fp
 80059bc:	f000 fc92 	bl	80062e4 <_Bfree>
 80059c0:	2300      	movs	r3, #0
 80059c2:	7033      	strb	r3, [r6, #0]
 80059c4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80059c6:	3701      	adds	r7, #1
 80059c8:	601f      	str	r7, [r3, #0]
 80059ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	f000 8320 	beq.w	8006012 <_dtoa_r+0xb3a>
 80059d2:	601e      	str	r6, [r3, #0]
 80059d4:	e31d      	b.n	8006012 <_dtoa_r+0xb3a>
 80059d6:	07e2      	lsls	r2, r4, #31
 80059d8:	d505      	bpl.n	80059e6 <_dtoa_r+0x50e>
 80059da:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059de:	f7fa fd7b 	bl	80004d8 <__aeabi_dmul>
 80059e2:	2301      	movs	r3, #1
 80059e4:	3601      	adds	r6, #1
 80059e6:	1064      	asrs	r4, r4, #1
 80059e8:	3508      	adds	r5, #8
 80059ea:	e73f      	b.n	800586c <_dtoa_r+0x394>
 80059ec:	2602      	movs	r6, #2
 80059ee:	e742      	b.n	8005876 <_dtoa_r+0x39e>
 80059f0:	9c07      	ldr	r4, [sp, #28]
 80059f2:	9704      	str	r7, [sp, #16]
 80059f4:	e761      	b.n	80058ba <_dtoa_r+0x3e2>
 80059f6:	bf00      	nop
 80059f8:	080071a0 	.word	0x080071a0
 80059fc:	08007178 	.word	0x08007178
 8005a00:	3ff00000 	.word	0x3ff00000
 8005a04:	40240000 	.word	0x40240000
 8005a08:	401c0000 	.word	0x401c0000
 8005a0c:	40140000 	.word	0x40140000
 8005a10:	4b70      	ldr	r3, [pc, #448]	@ (8005bd4 <_dtoa_r+0x6fc>)
 8005a12:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005a14:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005a18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005a1c:	4454      	add	r4, sl
 8005a1e:	2900      	cmp	r1, #0
 8005a20:	d045      	beq.n	8005aae <_dtoa_r+0x5d6>
 8005a22:	2000      	movs	r0, #0
 8005a24:	496c      	ldr	r1, [pc, #432]	@ (8005bd8 <_dtoa_r+0x700>)
 8005a26:	f7fa fe81 	bl	800072c <__aeabi_ddiv>
 8005a2a:	4633      	mov	r3, r6
 8005a2c:	462a      	mov	r2, r5
 8005a2e:	f7fa fb9b 	bl	8000168 <__aeabi_dsub>
 8005a32:	4656      	mov	r6, sl
 8005a34:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a3c:	f7fa fffc 	bl	8000a38 <__aeabi_d2iz>
 8005a40:	4605      	mov	r5, r0
 8005a42:	f7fa fcdf 	bl	8000404 <__aeabi_i2d>
 8005a46:	4602      	mov	r2, r0
 8005a48:	460b      	mov	r3, r1
 8005a4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a4e:	f7fa fb8b 	bl	8000168 <__aeabi_dsub>
 8005a52:	4602      	mov	r2, r0
 8005a54:	460b      	mov	r3, r1
 8005a56:	3530      	adds	r5, #48	@ 0x30
 8005a58:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a5c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a60:	f806 5b01 	strb.w	r5, [r6], #1
 8005a64:	f7fa ffaa 	bl	80009bc <__aeabi_dcmplt>
 8005a68:	2800      	cmp	r0, #0
 8005a6a:	d163      	bne.n	8005b34 <_dtoa_r+0x65c>
 8005a6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a70:	2000      	movs	r0, #0
 8005a72:	495a      	ldr	r1, [pc, #360]	@ (8005bdc <_dtoa_r+0x704>)
 8005a74:	f7fa fb78 	bl	8000168 <__aeabi_dsub>
 8005a78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a7c:	f7fa ff9e 	bl	80009bc <__aeabi_dcmplt>
 8005a80:	2800      	cmp	r0, #0
 8005a82:	f040 8087 	bne.w	8005b94 <_dtoa_r+0x6bc>
 8005a86:	42a6      	cmp	r6, r4
 8005a88:	f43f af43 	beq.w	8005912 <_dtoa_r+0x43a>
 8005a8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a90:	2200      	movs	r2, #0
 8005a92:	4b53      	ldr	r3, [pc, #332]	@ (8005be0 <_dtoa_r+0x708>)
 8005a94:	f7fa fd20 	bl	80004d8 <__aeabi_dmul>
 8005a98:	2200      	movs	r2, #0
 8005a9a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aa2:	4b4f      	ldr	r3, [pc, #316]	@ (8005be0 <_dtoa_r+0x708>)
 8005aa4:	f7fa fd18 	bl	80004d8 <__aeabi_dmul>
 8005aa8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005aac:	e7c4      	b.n	8005a38 <_dtoa_r+0x560>
 8005aae:	4631      	mov	r1, r6
 8005ab0:	4628      	mov	r0, r5
 8005ab2:	f7fa fd11 	bl	80004d8 <__aeabi_dmul>
 8005ab6:	4656      	mov	r6, sl
 8005ab8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005abc:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005abe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ac2:	f7fa ffb9 	bl	8000a38 <__aeabi_d2iz>
 8005ac6:	4605      	mov	r5, r0
 8005ac8:	f7fa fc9c 	bl	8000404 <__aeabi_i2d>
 8005acc:	4602      	mov	r2, r0
 8005ace:	460b      	mov	r3, r1
 8005ad0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ad4:	f7fa fb48 	bl	8000168 <__aeabi_dsub>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	460b      	mov	r3, r1
 8005adc:	3530      	adds	r5, #48	@ 0x30
 8005ade:	f806 5b01 	strb.w	r5, [r6], #1
 8005ae2:	42a6      	cmp	r6, r4
 8005ae4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005ae8:	f04f 0200 	mov.w	r2, #0
 8005aec:	d124      	bne.n	8005b38 <_dtoa_r+0x660>
 8005aee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005af2:	4b39      	ldr	r3, [pc, #228]	@ (8005bd8 <_dtoa_r+0x700>)
 8005af4:	f7fa fb3a 	bl	800016c <__adddf3>
 8005af8:	4602      	mov	r2, r0
 8005afa:	460b      	mov	r3, r1
 8005afc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b00:	f7fa ff7a 	bl	80009f8 <__aeabi_dcmpgt>
 8005b04:	2800      	cmp	r0, #0
 8005b06:	d145      	bne.n	8005b94 <_dtoa_r+0x6bc>
 8005b08:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b0c:	2000      	movs	r0, #0
 8005b0e:	4932      	ldr	r1, [pc, #200]	@ (8005bd8 <_dtoa_r+0x700>)
 8005b10:	f7fa fb2a 	bl	8000168 <__aeabi_dsub>
 8005b14:	4602      	mov	r2, r0
 8005b16:	460b      	mov	r3, r1
 8005b18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b1c:	f7fa ff4e 	bl	80009bc <__aeabi_dcmplt>
 8005b20:	2800      	cmp	r0, #0
 8005b22:	f43f aef6 	beq.w	8005912 <_dtoa_r+0x43a>
 8005b26:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005b28:	1e73      	subs	r3, r6, #1
 8005b2a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005b2c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005b30:	2b30      	cmp	r3, #48	@ 0x30
 8005b32:	d0f8      	beq.n	8005b26 <_dtoa_r+0x64e>
 8005b34:	9f04      	ldr	r7, [sp, #16]
 8005b36:	e73f      	b.n	80059b8 <_dtoa_r+0x4e0>
 8005b38:	4b29      	ldr	r3, [pc, #164]	@ (8005be0 <_dtoa_r+0x708>)
 8005b3a:	f7fa fccd 	bl	80004d8 <__aeabi_dmul>
 8005b3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b42:	e7bc      	b.n	8005abe <_dtoa_r+0x5e6>
 8005b44:	d10c      	bne.n	8005b60 <_dtoa_r+0x688>
 8005b46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	4b25      	ldr	r3, [pc, #148]	@ (8005be4 <_dtoa_r+0x70c>)
 8005b4e:	f7fa fcc3 	bl	80004d8 <__aeabi_dmul>
 8005b52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b56:	f7fa ff45 	bl	80009e4 <__aeabi_dcmpge>
 8005b5a:	2800      	cmp	r0, #0
 8005b5c:	f000 815b 	beq.w	8005e16 <_dtoa_r+0x93e>
 8005b60:	2400      	movs	r4, #0
 8005b62:	4625      	mov	r5, r4
 8005b64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b66:	4656      	mov	r6, sl
 8005b68:	43db      	mvns	r3, r3
 8005b6a:	9304      	str	r3, [sp, #16]
 8005b6c:	2700      	movs	r7, #0
 8005b6e:	4621      	mov	r1, r4
 8005b70:	4658      	mov	r0, fp
 8005b72:	f000 fbb7 	bl	80062e4 <_Bfree>
 8005b76:	2d00      	cmp	r5, #0
 8005b78:	d0dc      	beq.n	8005b34 <_dtoa_r+0x65c>
 8005b7a:	b12f      	cbz	r7, 8005b88 <_dtoa_r+0x6b0>
 8005b7c:	42af      	cmp	r7, r5
 8005b7e:	d003      	beq.n	8005b88 <_dtoa_r+0x6b0>
 8005b80:	4639      	mov	r1, r7
 8005b82:	4658      	mov	r0, fp
 8005b84:	f000 fbae 	bl	80062e4 <_Bfree>
 8005b88:	4629      	mov	r1, r5
 8005b8a:	4658      	mov	r0, fp
 8005b8c:	f000 fbaa 	bl	80062e4 <_Bfree>
 8005b90:	e7d0      	b.n	8005b34 <_dtoa_r+0x65c>
 8005b92:	9704      	str	r7, [sp, #16]
 8005b94:	4633      	mov	r3, r6
 8005b96:	461e      	mov	r6, r3
 8005b98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005b9c:	2a39      	cmp	r2, #57	@ 0x39
 8005b9e:	d107      	bne.n	8005bb0 <_dtoa_r+0x6d8>
 8005ba0:	459a      	cmp	sl, r3
 8005ba2:	d1f8      	bne.n	8005b96 <_dtoa_r+0x6be>
 8005ba4:	9a04      	ldr	r2, [sp, #16]
 8005ba6:	3201      	adds	r2, #1
 8005ba8:	9204      	str	r2, [sp, #16]
 8005baa:	2230      	movs	r2, #48	@ 0x30
 8005bac:	f88a 2000 	strb.w	r2, [sl]
 8005bb0:	781a      	ldrb	r2, [r3, #0]
 8005bb2:	3201      	adds	r2, #1
 8005bb4:	701a      	strb	r2, [r3, #0]
 8005bb6:	e7bd      	b.n	8005b34 <_dtoa_r+0x65c>
 8005bb8:	2200      	movs	r2, #0
 8005bba:	4b09      	ldr	r3, [pc, #36]	@ (8005be0 <_dtoa_r+0x708>)
 8005bbc:	f7fa fc8c 	bl	80004d8 <__aeabi_dmul>
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	4604      	mov	r4, r0
 8005bc6:	460d      	mov	r5, r1
 8005bc8:	f7fa feee 	bl	80009a8 <__aeabi_dcmpeq>
 8005bcc:	2800      	cmp	r0, #0
 8005bce:	f43f aebc 	beq.w	800594a <_dtoa_r+0x472>
 8005bd2:	e6f1      	b.n	80059b8 <_dtoa_r+0x4e0>
 8005bd4:	080071a0 	.word	0x080071a0
 8005bd8:	3fe00000 	.word	0x3fe00000
 8005bdc:	3ff00000 	.word	0x3ff00000
 8005be0:	40240000 	.word	0x40240000
 8005be4:	40140000 	.word	0x40140000
 8005be8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005bea:	2a00      	cmp	r2, #0
 8005bec:	f000 80db 	beq.w	8005da6 <_dtoa_r+0x8ce>
 8005bf0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005bf2:	2a01      	cmp	r2, #1
 8005bf4:	f300 80bf 	bgt.w	8005d76 <_dtoa_r+0x89e>
 8005bf8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005bfa:	2a00      	cmp	r2, #0
 8005bfc:	f000 80b7 	beq.w	8005d6e <_dtoa_r+0x896>
 8005c00:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005c04:	4646      	mov	r6, r8
 8005c06:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005c08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c0a:	2101      	movs	r1, #1
 8005c0c:	441a      	add	r2, r3
 8005c0e:	4658      	mov	r0, fp
 8005c10:	4498      	add	r8, r3
 8005c12:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c14:	f000 fc1a 	bl	800644c <__i2b>
 8005c18:	4605      	mov	r5, r0
 8005c1a:	b15e      	cbz	r6, 8005c34 <_dtoa_r+0x75c>
 8005c1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	dd08      	ble.n	8005c34 <_dtoa_r+0x75c>
 8005c22:	42b3      	cmp	r3, r6
 8005c24:	bfa8      	it	ge
 8005c26:	4633      	movge	r3, r6
 8005c28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c2a:	eba8 0803 	sub.w	r8, r8, r3
 8005c2e:	1af6      	subs	r6, r6, r3
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c36:	b1f3      	cbz	r3, 8005c76 <_dtoa_r+0x79e>
 8005c38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	f000 80b7 	beq.w	8005dae <_dtoa_r+0x8d6>
 8005c40:	b18c      	cbz	r4, 8005c66 <_dtoa_r+0x78e>
 8005c42:	4629      	mov	r1, r5
 8005c44:	4622      	mov	r2, r4
 8005c46:	4658      	mov	r0, fp
 8005c48:	f000 fcbe 	bl	80065c8 <__pow5mult>
 8005c4c:	464a      	mov	r2, r9
 8005c4e:	4601      	mov	r1, r0
 8005c50:	4605      	mov	r5, r0
 8005c52:	4658      	mov	r0, fp
 8005c54:	f000 fc10 	bl	8006478 <__multiply>
 8005c58:	4649      	mov	r1, r9
 8005c5a:	9004      	str	r0, [sp, #16]
 8005c5c:	4658      	mov	r0, fp
 8005c5e:	f000 fb41 	bl	80062e4 <_Bfree>
 8005c62:	9b04      	ldr	r3, [sp, #16]
 8005c64:	4699      	mov	r9, r3
 8005c66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c68:	1b1a      	subs	r2, r3, r4
 8005c6a:	d004      	beq.n	8005c76 <_dtoa_r+0x79e>
 8005c6c:	4649      	mov	r1, r9
 8005c6e:	4658      	mov	r0, fp
 8005c70:	f000 fcaa 	bl	80065c8 <__pow5mult>
 8005c74:	4681      	mov	r9, r0
 8005c76:	2101      	movs	r1, #1
 8005c78:	4658      	mov	r0, fp
 8005c7a:	f000 fbe7 	bl	800644c <__i2b>
 8005c7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c80:	4604      	mov	r4, r0
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	f000 81c9 	beq.w	800601a <_dtoa_r+0xb42>
 8005c88:	461a      	mov	r2, r3
 8005c8a:	4601      	mov	r1, r0
 8005c8c:	4658      	mov	r0, fp
 8005c8e:	f000 fc9b 	bl	80065c8 <__pow5mult>
 8005c92:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c94:	4604      	mov	r4, r0
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	f300 808f 	bgt.w	8005dba <_dtoa_r+0x8e2>
 8005c9c:	9b02      	ldr	r3, [sp, #8]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f040 8087 	bne.w	8005db2 <_dtoa_r+0x8da>
 8005ca4:	9b03      	ldr	r3, [sp, #12]
 8005ca6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f040 8083 	bne.w	8005db6 <_dtoa_r+0x8de>
 8005cb0:	9b03      	ldr	r3, [sp, #12]
 8005cb2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005cb6:	0d1b      	lsrs	r3, r3, #20
 8005cb8:	051b      	lsls	r3, r3, #20
 8005cba:	b12b      	cbz	r3, 8005cc8 <_dtoa_r+0x7f0>
 8005cbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cbe:	f108 0801 	add.w	r8, r8, #1
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	f000 81aa 	beq.w	8006026 <_dtoa_r+0xb4e>
 8005cd2:	6923      	ldr	r3, [r4, #16]
 8005cd4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005cd8:	6918      	ldr	r0, [r3, #16]
 8005cda:	f000 fb6b 	bl	80063b4 <__hi0bits>
 8005cde:	f1c0 0020 	rsb	r0, r0, #32
 8005ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ce4:	4418      	add	r0, r3
 8005ce6:	f010 001f 	ands.w	r0, r0, #31
 8005cea:	d071      	beq.n	8005dd0 <_dtoa_r+0x8f8>
 8005cec:	f1c0 0320 	rsb	r3, r0, #32
 8005cf0:	2b04      	cmp	r3, #4
 8005cf2:	dd65      	ble.n	8005dc0 <_dtoa_r+0x8e8>
 8005cf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cf6:	f1c0 001c 	rsb	r0, r0, #28
 8005cfa:	4403      	add	r3, r0
 8005cfc:	4480      	add	r8, r0
 8005cfe:	4406      	add	r6, r0
 8005d00:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d02:	f1b8 0f00 	cmp.w	r8, #0
 8005d06:	dd05      	ble.n	8005d14 <_dtoa_r+0x83c>
 8005d08:	4649      	mov	r1, r9
 8005d0a:	4642      	mov	r2, r8
 8005d0c:	4658      	mov	r0, fp
 8005d0e:	f000 fcb5 	bl	800667c <__lshift>
 8005d12:	4681      	mov	r9, r0
 8005d14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	dd05      	ble.n	8005d26 <_dtoa_r+0x84e>
 8005d1a:	4621      	mov	r1, r4
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	4658      	mov	r0, fp
 8005d20:	f000 fcac 	bl	800667c <__lshift>
 8005d24:	4604      	mov	r4, r0
 8005d26:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d053      	beq.n	8005dd4 <_dtoa_r+0x8fc>
 8005d2c:	4621      	mov	r1, r4
 8005d2e:	4648      	mov	r0, r9
 8005d30:	f000 fd10 	bl	8006754 <__mcmp>
 8005d34:	2800      	cmp	r0, #0
 8005d36:	da4d      	bge.n	8005dd4 <_dtoa_r+0x8fc>
 8005d38:	1e7b      	subs	r3, r7, #1
 8005d3a:	4649      	mov	r1, r9
 8005d3c:	9304      	str	r3, [sp, #16]
 8005d3e:	220a      	movs	r2, #10
 8005d40:	2300      	movs	r3, #0
 8005d42:	4658      	mov	r0, fp
 8005d44:	f000 faf0 	bl	8006328 <__multadd>
 8005d48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d4a:	4681      	mov	r9, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f000 816c 	beq.w	800602a <_dtoa_r+0xb52>
 8005d52:	2300      	movs	r3, #0
 8005d54:	4629      	mov	r1, r5
 8005d56:	220a      	movs	r2, #10
 8005d58:	4658      	mov	r0, fp
 8005d5a:	f000 fae5 	bl	8006328 <__multadd>
 8005d5e:	9b08      	ldr	r3, [sp, #32]
 8005d60:	4605      	mov	r5, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	dc61      	bgt.n	8005e2a <_dtoa_r+0x952>
 8005d66:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	dc3b      	bgt.n	8005de4 <_dtoa_r+0x90c>
 8005d6c:	e05d      	b.n	8005e2a <_dtoa_r+0x952>
 8005d6e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005d70:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005d74:	e746      	b.n	8005c04 <_dtoa_r+0x72c>
 8005d76:	9b07      	ldr	r3, [sp, #28]
 8005d78:	1e5c      	subs	r4, r3, #1
 8005d7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d7c:	42a3      	cmp	r3, r4
 8005d7e:	bfbf      	itttt	lt
 8005d80:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005d82:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8005d84:	1ae3      	sublt	r3, r4, r3
 8005d86:	18d2      	addlt	r2, r2, r3
 8005d88:	bfa8      	it	ge
 8005d8a:	1b1c      	subge	r4, r3, r4
 8005d8c:	9b07      	ldr	r3, [sp, #28]
 8005d8e:	bfbe      	ittt	lt
 8005d90:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005d92:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8005d94:	2400      	movlt	r4, #0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	bfb5      	itete	lt
 8005d9a:	eba8 0603 	sublt.w	r6, r8, r3
 8005d9e:	4646      	movge	r6, r8
 8005da0:	2300      	movlt	r3, #0
 8005da2:	9b07      	ldrge	r3, [sp, #28]
 8005da4:	e730      	b.n	8005c08 <_dtoa_r+0x730>
 8005da6:	4646      	mov	r6, r8
 8005da8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005daa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005dac:	e735      	b.n	8005c1a <_dtoa_r+0x742>
 8005dae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005db0:	e75c      	b.n	8005c6c <_dtoa_r+0x794>
 8005db2:	2300      	movs	r3, #0
 8005db4:	e788      	b.n	8005cc8 <_dtoa_r+0x7f0>
 8005db6:	9b02      	ldr	r3, [sp, #8]
 8005db8:	e786      	b.n	8005cc8 <_dtoa_r+0x7f0>
 8005dba:	2300      	movs	r3, #0
 8005dbc:	930a      	str	r3, [sp, #40]	@ 0x28
 8005dbe:	e788      	b.n	8005cd2 <_dtoa_r+0x7fa>
 8005dc0:	d09f      	beq.n	8005d02 <_dtoa_r+0x82a>
 8005dc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005dc4:	331c      	adds	r3, #28
 8005dc6:	441a      	add	r2, r3
 8005dc8:	4498      	add	r8, r3
 8005dca:	441e      	add	r6, r3
 8005dcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8005dce:	e798      	b.n	8005d02 <_dtoa_r+0x82a>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	e7f6      	b.n	8005dc2 <_dtoa_r+0x8ea>
 8005dd4:	9b07      	ldr	r3, [sp, #28]
 8005dd6:	9704      	str	r7, [sp, #16]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	dc20      	bgt.n	8005e1e <_dtoa_r+0x946>
 8005ddc:	9308      	str	r3, [sp, #32]
 8005dde:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	dd1e      	ble.n	8005e22 <_dtoa_r+0x94a>
 8005de4:	9b08      	ldr	r3, [sp, #32]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	f47f aebc 	bne.w	8005b64 <_dtoa_r+0x68c>
 8005dec:	4621      	mov	r1, r4
 8005dee:	2205      	movs	r2, #5
 8005df0:	4658      	mov	r0, fp
 8005df2:	f000 fa99 	bl	8006328 <__multadd>
 8005df6:	4601      	mov	r1, r0
 8005df8:	4604      	mov	r4, r0
 8005dfa:	4648      	mov	r0, r9
 8005dfc:	f000 fcaa 	bl	8006754 <__mcmp>
 8005e00:	2800      	cmp	r0, #0
 8005e02:	f77f aeaf 	ble.w	8005b64 <_dtoa_r+0x68c>
 8005e06:	2331      	movs	r3, #49	@ 0x31
 8005e08:	4656      	mov	r6, sl
 8005e0a:	f806 3b01 	strb.w	r3, [r6], #1
 8005e0e:	9b04      	ldr	r3, [sp, #16]
 8005e10:	3301      	adds	r3, #1
 8005e12:	9304      	str	r3, [sp, #16]
 8005e14:	e6aa      	b.n	8005b6c <_dtoa_r+0x694>
 8005e16:	9c07      	ldr	r4, [sp, #28]
 8005e18:	9704      	str	r7, [sp, #16]
 8005e1a:	4625      	mov	r5, r4
 8005e1c:	e7f3      	b.n	8005e06 <_dtoa_r+0x92e>
 8005e1e:	9b07      	ldr	r3, [sp, #28]
 8005e20:	9308      	str	r3, [sp, #32]
 8005e22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	f000 8104 	beq.w	8006032 <_dtoa_r+0xb5a>
 8005e2a:	2e00      	cmp	r6, #0
 8005e2c:	dd05      	ble.n	8005e3a <_dtoa_r+0x962>
 8005e2e:	4629      	mov	r1, r5
 8005e30:	4632      	mov	r2, r6
 8005e32:	4658      	mov	r0, fp
 8005e34:	f000 fc22 	bl	800667c <__lshift>
 8005e38:	4605      	mov	r5, r0
 8005e3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d05a      	beq.n	8005ef6 <_dtoa_r+0xa1e>
 8005e40:	4658      	mov	r0, fp
 8005e42:	6869      	ldr	r1, [r5, #4]
 8005e44:	f000 fa0e 	bl	8006264 <_Balloc>
 8005e48:	4606      	mov	r6, r0
 8005e4a:	b928      	cbnz	r0, 8005e58 <_dtoa_r+0x980>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005e52:	4b83      	ldr	r3, [pc, #524]	@ (8006060 <_dtoa_r+0xb88>)
 8005e54:	f7ff bb54 	b.w	8005500 <_dtoa_r+0x28>
 8005e58:	692a      	ldr	r2, [r5, #16]
 8005e5a:	f105 010c 	add.w	r1, r5, #12
 8005e5e:	3202      	adds	r2, #2
 8005e60:	0092      	lsls	r2, r2, #2
 8005e62:	300c      	adds	r0, #12
 8005e64:	f000 fffa 	bl	8006e5c <memcpy>
 8005e68:	2201      	movs	r2, #1
 8005e6a:	4631      	mov	r1, r6
 8005e6c:	4658      	mov	r0, fp
 8005e6e:	f000 fc05 	bl	800667c <__lshift>
 8005e72:	462f      	mov	r7, r5
 8005e74:	4605      	mov	r5, r0
 8005e76:	f10a 0301 	add.w	r3, sl, #1
 8005e7a:	9307      	str	r3, [sp, #28]
 8005e7c:	9b08      	ldr	r3, [sp, #32]
 8005e7e:	4453      	add	r3, sl
 8005e80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e82:	9b02      	ldr	r3, [sp, #8]
 8005e84:	f003 0301 	and.w	r3, r3, #1
 8005e88:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e8a:	9b07      	ldr	r3, [sp, #28]
 8005e8c:	4621      	mov	r1, r4
 8005e8e:	3b01      	subs	r3, #1
 8005e90:	4648      	mov	r0, r9
 8005e92:	9302      	str	r3, [sp, #8]
 8005e94:	f7ff fa95 	bl	80053c2 <quorem>
 8005e98:	4639      	mov	r1, r7
 8005e9a:	9008      	str	r0, [sp, #32]
 8005e9c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005ea0:	4648      	mov	r0, r9
 8005ea2:	f000 fc57 	bl	8006754 <__mcmp>
 8005ea6:	462a      	mov	r2, r5
 8005ea8:	9009      	str	r0, [sp, #36]	@ 0x24
 8005eaa:	4621      	mov	r1, r4
 8005eac:	4658      	mov	r0, fp
 8005eae:	f000 fc6d 	bl	800678c <__mdiff>
 8005eb2:	68c2      	ldr	r2, [r0, #12]
 8005eb4:	4606      	mov	r6, r0
 8005eb6:	bb02      	cbnz	r2, 8005efa <_dtoa_r+0xa22>
 8005eb8:	4601      	mov	r1, r0
 8005eba:	4648      	mov	r0, r9
 8005ebc:	f000 fc4a 	bl	8006754 <__mcmp>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	4631      	mov	r1, r6
 8005ec4:	4658      	mov	r0, fp
 8005ec6:	920c      	str	r2, [sp, #48]	@ 0x30
 8005ec8:	f000 fa0c 	bl	80062e4 <_Bfree>
 8005ecc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ece:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005ed0:	9e07      	ldr	r6, [sp, #28]
 8005ed2:	ea43 0102 	orr.w	r1, r3, r2
 8005ed6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ed8:	4319      	orrs	r1, r3
 8005eda:	d110      	bne.n	8005efe <_dtoa_r+0xa26>
 8005edc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005ee0:	d029      	beq.n	8005f36 <_dtoa_r+0xa5e>
 8005ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	dd02      	ble.n	8005eee <_dtoa_r+0xa16>
 8005ee8:	9b08      	ldr	r3, [sp, #32]
 8005eea:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005eee:	9b02      	ldr	r3, [sp, #8]
 8005ef0:	f883 8000 	strb.w	r8, [r3]
 8005ef4:	e63b      	b.n	8005b6e <_dtoa_r+0x696>
 8005ef6:	4628      	mov	r0, r5
 8005ef8:	e7bb      	b.n	8005e72 <_dtoa_r+0x99a>
 8005efa:	2201      	movs	r2, #1
 8005efc:	e7e1      	b.n	8005ec2 <_dtoa_r+0x9ea>
 8005efe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	db04      	blt.n	8005f0e <_dtoa_r+0xa36>
 8005f04:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005f06:	430b      	orrs	r3, r1
 8005f08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f0a:	430b      	orrs	r3, r1
 8005f0c:	d120      	bne.n	8005f50 <_dtoa_r+0xa78>
 8005f0e:	2a00      	cmp	r2, #0
 8005f10:	dded      	ble.n	8005eee <_dtoa_r+0xa16>
 8005f12:	4649      	mov	r1, r9
 8005f14:	2201      	movs	r2, #1
 8005f16:	4658      	mov	r0, fp
 8005f18:	f000 fbb0 	bl	800667c <__lshift>
 8005f1c:	4621      	mov	r1, r4
 8005f1e:	4681      	mov	r9, r0
 8005f20:	f000 fc18 	bl	8006754 <__mcmp>
 8005f24:	2800      	cmp	r0, #0
 8005f26:	dc03      	bgt.n	8005f30 <_dtoa_r+0xa58>
 8005f28:	d1e1      	bne.n	8005eee <_dtoa_r+0xa16>
 8005f2a:	f018 0f01 	tst.w	r8, #1
 8005f2e:	d0de      	beq.n	8005eee <_dtoa_r+0xa16>
 8005f30:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005f34:	d1d8      	bne.n	8005ee8 <_dtoa_r+0xa10>
 8005f36:	2339      	movs	r3, #57	@ 0x39
 8005f38:	9a02      	ldr	r2, [sp, #8]
 8005f3a:	7013      	strb	r3, [r2, #0]
 8005f3c:	4633      	mov	r3, r6
 8005f3e:	461e      	mov	r6, r3
 8005f40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005f44:	3b01      	subs	r3, #1
 8005f46:	2a39      	cmp	r2, #57	@ 0x39
 8005f48:	d052      	beq.n	8005ff0 <_dtoa_r+0xb18>
 8005f4a:	3201      	adds	r2, #1
 8005f4c:	701a      	strb	r2, [r3, #0]
 8005f4e:	e60e      	b.n	8005b6e <_dtoa_r+0x696>
 8005f50:	2a00      	cmp	r2, #0
 8005f52:	dd07      	ble.n	8005f64 <_dtoa_r+0xa8c>
 8005f54:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005f58:	d0ed      	beq.n	8005f36 <_dtoa_r+0xa5e>
 8005f5a:	9a02      	ldr	r2, [sp, #8]
 8005f5c:	f108 0301 	add.w	r3, r8, #1
 8005f60:	7013      	strb	r3, [r2, #0]
 8005f62:	e604      	b.n	8005b6e <_dtoa_r+0x696>
 8005f64:	9b07      	ldr	r3, [sp, #28]
 8005f66:	9a07      	ldr	r2, [sp, #28]
 8005f68:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005f6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d028      	beq.n	8005fc4 <_dtoa_r+0xaec>
 8005f72:	4649      	mov	r1, r9
 8005f74:	2300      	movs	r3, #0
 8005f76:	220a      	movs	r2, #10
 8005f78:	4658      	mov	r0, fp
 8005f7a:	f000 f9d5 	bl	8006328 <__multadd>
 8005f7e:	42af      	cmp	r7, r5
 8005f80:	4681      	mov	r9, r0
 8005f82:	f04f 0300 	mov.w	r3, #0
 8005f86:	f04f 020a 	mov.w	r2, #10
 8005f8a:	4639      	mov	r1, r7
 8005f8c:	4658      	mov	r0, fp
 8005f8e:	d107      	bne.n	8005fa0 <_dtoa_r+0xac8>
 8005f90:	f000 f9ca 	bl	8006328 <__multadd>
 8005f94:	4607      	mov	r7, r0
 8005f96:	4605      	mov	r5, r0
 8005f98:	9b07      	ldr	r3, [sp, #28]
 8005f9a:	3301      	adds	r3, #1
 8005f9c:	9307      	str	r3, [sp, #28]
 8005f9e:	e774      	b.n	8005e8a <_dtoa_r+0x9b2>
 8005fa0:	f000 f9c2 	bl	8006328 <__multadd>
 8005fa4:	4629      	mov	r1, r5
 8005fa6:	4607      	mov	r7, r0
 8005fa8:	2300      	movs	r3, #0
 8005faa:	220a      	movs	r2, #10
 8005fac:	4658      	mov	r0, fp
 8005fae:	f000 f9bb 	bl	8006328 <__multadd>
 8005fb2:	4605      	mov	r5, r0
 8005fb4:	e7f0      	b.n	8005f98 <_dtoa_r+0xac0>
 8005fb6:	9b08      	ldr	r3, [sp, #32]
 8005fb8:	2700      	movs	r7, #0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	bfcc      	ite	gt
 8005fbe:	461e      	movgt	r6, r3
 8005fc0:	2601      	movle	r6, #1
 8005fc2:	4456      	add	r6, sl
 8005fc4:	4649      	mov	r1, r9
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	4658      	mov	r0, fp
 8005fca:	f000 fb57 	bl	800667c <__lshift>
 8005fce:	4621      	mov	r1, r4
 8005fd0:	4681      	mov	r9, r0
 8005fd2:	f000 fbbf 	bl	8006754 <__mcmp>
 8005fd6:	2800      	cmp	r0, #0
 8005fd8:	dcb0      	bgt.n	8005f3c <_dtoa_r+0xa64>
 8005fda:	d102      	bne.n	8005fe2 <_dtoa_r+0xb0a>
 8005fdc:	f018 0f01 	tst.w	r8, #1
 8005fe0:	d1ac      	bne.n	8005f3c <_dtoa_r+0xa64>
 8005fe2:	4633      	mov	r3, r6
 8005fe4:	461e      	mov	r6, r3
 8005fe6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005fea:	2a30      	cmp	r2, #48	@ 0x30
 8005fec:	d0fa      	beq.n	8005fe4 <_dtoa_r+0xb0c>
 8005fee:	e5be      	b.n	8005b6e <_dtoa_r+0x696>
 8005ff0:	459a      	cmp	sl, r3
 8005ff2:	d1a4      	bne.n	8005f3e <_dtoa_r+0xa66>
 8005ff4:	9b04      	ldr	r3, [sp, #16]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	9304      	str	r3, [sp, #16]
 8005ffa:	2331      	movs	r3, #49	@ 0x31
 8005ffc:	f88a 3000 	strb.w	r3, [sl]
 8006000:	e5b5      	b.n	8005b6e <_dtoa_r+0x696>
 8006002:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006004:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006064 <_dtoa_r+0xb8c>
 8006008:	b11b      	cbz	r3, 8006012 <_dtoa_r+0xb3a>
 800600a:	f10a 0308 	add.w	r3, sl, #8
 800600e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006010:	6013      	str	r3, [r2, #0]
 8006012:	4650      	mov	r0, sl
 8006014:	b017      	add	sp, #92	@ 0x5c
 8006016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800601a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800601c:	2b01      	cmp	r3, #1
 800601e:	f77f ae3d 	ble.w	8005c9c <_dtoa_r+0x7c4>
 8006022:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006024:	930a      	str	r3, [sp, #40]	@ 0x28
 8006026:	2001      	movs	r0, #1
 8006028:	e65b      	b.n	8005ce2 <_dtoa_r+0x80a>
 800602a:	9b08      	ldr	r3, [sp, #32]
 800602c:	2b00      	cmp	r3, #0
 800602e:	f77f aed6 	ble.w	8005dde <_dtoa_r+0x906>
 8006032:	4656      	mov	r6, sl
 8006034:	4621      	mov	r1, r4
 8006036:	4648      	mov	r0, r9
 8006038:	f7ff f9c3 	bl	80053c2 <quorem>
 800603c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006040:	9b08      	ldr	r3, [sp, #32]
 8006042:	f806 8b01 	strb.w	r8, [r6], #1
 8006046:	eba6 020a 	sub.w	r2, r6, sl
 800604a:	4293      	cmp	r3, r2
 800604c:	ddb3      	ble.n	8005fb6 <_dtoa_r+0xade>
 800604e:	4649      	mov	r1, r9
 8006050:	2300      	movs	r3, #0
 8006052:	220a      	movs	r2, #10
 8006054:	4658      	mov	r0, fp
 8006056:	f000 f967 	bl	8006328 <__multadd>
 800605a:	4681      	mov	r9, r0
 800605c:	e7ea      	b.n	8006034 <_dtoa_r+0xb5c>
 800605e:	bf00      	nop
 8006060:	080070fe 	.word	0x080070fe
 8006064:	08007082 	.word	0x08007082

08006068 <_free_r>:
 8006068:	b538      	push	{r3, r4, r5, lr}
 800606a:	4605      	mov	r5, r0
 800606c:	2900      	cmp	r1, #0
 800606e:	d040      	beq.n	80060f2 <_free_r+0x8a>
 8006070:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006074:	1f0c      	subs	r4, r1, #4
 8006076:	2b00      	cmp	r3, #0
 8006078:	bfb8      	it	lt
 800607a:	18e4      	addlt	r4, r4, r3
 800607c:	f000 f8e6 	bl	800624c <__malloc_lock>
 8006080:	4a1c      	ldr	r2, [pc, #112]	@ (80060f4 <_free_r+0x8c>)
 8006082:	6813      	ldr	r3, [r2, #0]
 8006084:	b933      	cbnz	r3, 8006094 <_free_r+0x2c>
 8006086:	6063      	str	r3, [r4, #4]
 8006088:	6014      	str	r4, [r2, #0]
 800608a:	4628      	mov	r0, r5
 800608c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006090:	f000 b8e2 	b.w	8006258 <__malloc_unlock>
 8006094:	42a3      	cmp	r3, r4
 8006096:	d908      	bls.n	80060aa <_free_r+0x42>
 8006098:	6820      	ldr	r0, [r4, #0]
 800609a:	1821      	adds	r1, r4, r0
 800609c:	428b      	cmp	r3, r1
 800609e:	bf01      	itttt	eq
 80060a0:	6819      	ldreq	r1, [r3, #0]
 80060a2:	685b      	ldreq	r3, [r3, #4]
 80060a4:	1809      	addeq	r1, r1, r0
 80060a6:	6021      	streq	r1, [r4, #0]
 80060a8:	e7ed      	b.n	8006086 <_free_r+0x1e>
 80060aa:	461a      	mov	r2, r3
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	b10b      	cbz	r3, 80060b4 <_free_r+0x4c>
 80060b0:	42a3      	cmp	r3, r4
 80060b2:	d9fa      	bls.n	80060aa <_free_r+0x42>
 80060b4:	6811      	ldr	r1, [r2, #0]
 80060b6:	1850      	adds	r0, r2, r1
 80060b8:	42a0      	cmp	r0, r4
 80060ba:	d10b      	bne.n	80060d4 <_free_r+0x6c>
 80060bc:	6820      	ldr	r0, [r4, #0]
 80060be:	4401      	add	r1, r0
 80060c0:	1850      	adds	r0, r2, r1
 80060c2:	4283      	cmp	r3, r0
 80060c4:	6011      	str	r1, [r2, #0]
 80060c6:	d1e0      	bne.n	800608a <_free_r+0x22>
 80060c8:	6818      	ldr	r0, [r3, #0]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	4408      	add	r0, r1
 80060ce:	6010      	str	r0, [r2, #0]
 80060d0:	6053      	str	r3, [r2, #4]
 80060d2:	e7da      	b.n	800608a <_free_r+0x22>
 80060d4:	d902      	bls.n	80060dc <_free_r+0x74>
 80060d6:	230c      	movs	r3, #12
 80060d8:	602b      	str	r3, [r5, #0]
 80060da:	e7d6      	b.n	800608a <_free_r+0x22>
 80060dc:	6820      	ldr	r0, [r4, #0]
 80060de:	1821      	adds	r1, r4, r0
 80060e0:	428b      	cmp	r3, r1
 80060e2:	bf01      	itttt	eq
 80060e4:	6819      	ldreq	r1, [r3, #0]
 80060e6:	685b      	ldreq	r3, [r3, #4]
 80060e8:	1809      	addeq	r1, r1, r0
 80060ea:	6021      	streq	r1, [r4, #0]
 80060ec:	6063      	str	r3, [r4, #4]
 80060ee:	6054      	str	r4, [r2, #4]
 80060f0:	e7cb      	b.n	800608a <_free_r+0x22>
 80060f2:	bd38      	pop	{r3, r4, r5, pc}
 80060f4:	20000494 	.word	0x20000494

080060f8 <malloc>:
 80060f8:	4b02      	ldr	r3, [pc, #8]	@ (8006104 <malloc+0xc>)
 80060fa:	4601      	mov	r1, r0
 80060fc:	6818      	ldr	r0, [r3, #0]
 80060fe:	f000 b825 	b.w	800614c <_malloc_r>
 8006102:	bf00      	nop
 8006104:	20000044 	.word	0x20000044

08006108 <sbrk_aligned>:
 8006108:	b570      	push	{r4, r5, r6, lr}
 800610a:	4e0f      	ldr	r6, [pc, #60]	@ (8006148 <sbrk_aligned+0x40>)
 800610c:	460c      	mov	r4, r1
 800610e:	6831      	ldr	r1, [r6, #0]
 8006110:	4605      	mov	r5, r0
 8006112:	b911      	cbnz	r1, 800611a <sbrk_aligned+0x12>
 8006114:	f000 fe92 	bl	8006e3c <_sbrk_r>
 8006118:	6030      	str	r0, [r6, #0]
 800611a:	4621      	mov	r1, r4
 800611c:	4628      	mov	r0, r5
 800611e:	f000 fe8d 	bl	8006e3c <_sbrk_r>
 8006122:	1c43      	adds	r3, r0, #1
 8006124:	d103      	bne.n	800612e <sbrk_aligned+0x26>
 8006126:	f04f 34ff 	mov.w	r4, #4294967295
 800612a:	4620      	mov	r0, r4
 800612c:	bd70      	pop	{r4, r5, r6, pc}
 800612e:	1cc4      	adds	r4, r0, #3
 8006130:	f024 0403 	bic.w	r4, r4, #3
 8006134:	42a0      	cmp	r0, r4
 8006136:	d0f8      	beq.n	800612a <sbrk_aligned+0x22>
 8006138:	1a21      	subs	r1, r4, r0
 800613a:	4628      	mov	r0, r5
 800613c:	f000 fe7e 	bl	8006e3c <_sbrk_r>
 8006140:	3001      	adds	r0, #1
 8006142:	d1f2      	bne.n	800612a <sbrk_aligned+0x22>
 8006144:	e7ef      	b.n	8006126 <sbrk_aligned+0x1e>
 8006146:	bf00      	nop
 8006148:	20000490 	.word	0x20000490

0800614c <_malloc_r>:
 800614c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006150:	1ccd      	adds	r5, r1, #3
 8006152:	f025 0503 	bic.w	r5, r5, #3
 8006156:	3508      	adds	r5, #8
 8006158:	2d0c      	cmp	r5, #12
 800615a:	bf38      	it	cc
 800615c:	250c      	movcc	r5, #12
 800615e:	2d00      	cmp	r5, #0
 8006160:	4606      	mov	r6, r0
 8006162:	db01      	blt.n	8006168 <_malloc_r+0x1c>
 8006164:	42a9      	cmp	r1, r5
 8006166:	d904      	bls.n	8006172 <_malloc_r+0x26>
 8006168:	230c      	movs	r3, #12
 800616a:	6033      	str	r3, [r6, #0]
 800616c:	2000      	movs	r0, #0
 800616e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006172:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006248 <_malloc_r+0xfc>
 8006176:	f000 f869 	bl	800624c <__malloc_lock>
 800617a:	f8d8 3000 	ldr.w	r3, [r8]
 800617e:	461c      	mov	r4, r3
 8006180:	bb44      	cbnz	r4, 80061d4 <_malloc_r+0x88>
 8006182:	4629      	mov	r1, r5
 8006184:	4630      	mov	r0, r6
 8006186:	f7ff ffbf 	bl	8006108 <sbrk_aligned>
 800618a:	1c43      	adds	r3, r0, #1
 800618c:	4604      	mov	r4, r0
 800618e:	d158      	bne.n	8006242 <_malloc_r+0xf6>
 8006190:	f8d8 4000 	ldr.w	r4, [r8]
 8006194:	4627      	mov	r7, r4
 8006196:	2f00      	cmp	r7, #0
 8006198:	d143      	bne.n	8006222 <_malloc_r+0xd6>
 800619a:	2c00      	cmp	r4, #0
 800619c:	d04b      	beq.n	8006236 <_malloc_r+0xea>
 800619e:	6823      	ldr	r3, [r4, #0]
 80061a0:	4639      	mov	r1, r7
 80061a2:	4630      	mov	r0, r6
 80061a4:	eb04 0903 	add.w	r9, r4, r3
 80061a8:	f000 fe48 	bl	8006e3c <_sbrk_r>
 80061ac:	4581      	cmp	r9, r0
 80061ae:	d142      	bne.n	8006236 <_malloc_r+0xea>
 80061b0:	6821      	ldr	r1, [r4, #0]
 80061b2:	4630      	mov	r0, r6
 80061b4:	1a6d      	subs	r5, r5, r1
 80061b6:	4629      	mov	r1, r5
 80061b8:	f7ff ffa6 	bl	8006108 <sbrk_aligned>
 80061bc:	3001      	adds	r0, #1
 80061be:	d03a      	beq.n	8006236 <_malloc_r+0xea>
 80061c0:	6823      	ldr	r3, [r4, #0]
 80061c2:	442b      	add	r3, r5
 80061c4:	6023      	str	r3, [r4, #0]
 80061c6:	f8d8 3000 	ldr.w	r3, [r8]
 80061ca:	685a      	ldr	r2, [r3, #4]
 80061cc:	bb62      	cbnz	r2, 8006228 <_malloc_r+0xdc>
 80061ce:	f8c8 7000 	str.w	r7, [r8]
 80061d2:	e00f      	b.n	80061f4 <_malloc_r+0xa8>
 80061d4:	6822      	ldr	r2, [r4, #0]
 80061d6:	1b52      	subs	r2, r2, r5
 80061d8:	d420      	bmi.n	800621c <_malloc_r+0xd0>
 80061da:	2a0b      	cmp	r2, #11
 80061dc:	d917      	bls.n	800620e <_malloc_r+0xc2>
 80061de:	1961      	adds	r1, r4, r5
 80061e0:	42a3      	cmp	r3, r4
 80061e2:	6025      	str	r5, [r4, #0]
 80061e4:	bf18      	it	ne
 80061e6:	6059      	strne	r1, [r3, #4]
 80061e8:	6863      	ldr	r3, [r4, #4]
 80061ea:	bf08      	it	eq
 80061ec:	f8c8 1000 	streq.w	r1, [r8]
 80061f0:	5162      	str	r2, [r4, r5]
 80061f2:	604b      	str	r3, [r1, #4]
 80061f4:	4630      	mov	r0, r6
 80061f6:	f000 f82f 	bl	8006258 <__malloc_unlock>
 80061fa:	f104 000b 	add.w	r0, r4, #11
 80061fe:	1d23      	adds	r3, r4, #4
 8006200:	f020 0007 	bic.w	r0, r0, #7
 8006204:	1ac2      	subs	r2, r0, r3
 8006206:	bf1c      	itt	ne
 8006208:	1a1b      	subne	r3, r3, r0
 800620a:	50a3      	strne	r3, [r4, r2]
 800620c:	e7af      	b.n	800616e <_malloc_r+0x22>
 800620e:	6862      	ldr	r2, [r4, #4]
 8006210:	42a3      	cmp	r3, r4
 8006212:	bf0c      	ite	eq
 8006214:	f8c8 2000 	streq.w	r2, [r8]
 8006218:	605a      	strne	r2, [r3, #4]
 800621a:	e7eb      	b.n	80061f4 <_malloc_r+0xa8>
 800621c:	4623      	mov	r3, r4
 800621e:	6864      	ldr	r4, [r4, #4]
 8006220:	e7ae      	b.n	8006180 <_malloc_r+0x34>
 8006222:	463c      	mov	r4, r7
 8006224:	687f      	ldr	r7, [r7, #4]
 8006226:	e7b6      	b.n	8006196 <_malloc_r+0x4a>
 8006228:	461a      	mov	r2, r3
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	42a3      	cmp	r3, r4
 800622e:	d1fb      	bne.n	8006228 <_malloc_r+0xdc>
 8006230:	2300      	movs	r3, #0
 8006232:	6053      	str	r3, [r2, #4]
 8006234:	e7de      	b.n	80061f4 <_malloc_r+0xa8>
 8006236:	230c      	movs	r3, #12
 8006238:	4630      	mov	r0, r6
 800623a:	6033      	str	r3, [r6, #0]
 800623c:	f000 f80c 	bl	8006258 <__malloc_unlock>
 8006240:	e794      	b.n	800616c <_malloc_r+0x20>
 8006242:	6005      	str	r5, [r0, #0]
 8006244:	e7d6      	b.n	80061f4 <_malloc_r+0xa8>
 8006246:	bf00      	nop
 8006248:	20000494 	.word	0x20000494

0800624c <__malloc_lock>:
 800624c:	4801      	ldr	r0, [pc, #4]	@ (8006254 <__malloc_lock+0x8>)
 800624e:	f7ff b8a8 	b.w	80053a2 <__retarget_lock_acquire_recursive>
 8006252:	bf00      	nop
 8006254:	2000048c 	.word	0x2000048c

08006258 <__malloc_unlock>:
 8006258:	4801      	ldr	r0, [pc, #4]	@ (8006260 <__malloc_unlock+0x8>)
 800625a:	f7ff b8a3 	b.w	80053a4 <__retarget_lock_release_recursive>
 800625e:	bf00      	nop
 8006260:	2000048c 	.word	0x2000048c

08006264 <_Balloc>:
 8006264:	b570      	push	{r4, r5, r6, lr}
 8006266:	69c6      	ldr	r6, [r0, #28]
 8006268:	4604      	mov	r4, r0
 800626a:	460d      	mov	r5, r1
 800626c:	b976      	cbnz	r6, 800628c <_Balloc+0x28>
 800626e:	2010      	movs	r0, #16
 8006270:	f7ff ff42 	bl	80060f8 <malloc>
 8006274:	4602      	mov	r2, r0
 8006276:	61e0      	str	r0, [r4, #28]
 8006278:	b920      	cbnz	r0, 8006284 <_Balloc+0x20>
 800627a:	216b      	movs	r1, #107	@ 0x6b
 800627c:	4b17      	ldr	r3, [pc, #92]	@ (80062dc <_Balloc+0x78>)
 800627e:	4818      	ldr	r0, [pc, #96]	@ (80062e0 <_Balloc+0x7c>)
 8006280:	f000 fdfa 	bl	8006e78 <__assert_func>
 8006284:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006288:	6006      	str	r6, [r0, #0]
 800628a:	60c6      	str	r6, [r0, #12]
 800628c:	69e6      	ldr	r6, [r4, #28]
 800628e:	68f3      	ldr	r3, [r6, #12]
 8006290:	b183      	cbz	r3, 80062b4 <_Balloc+0x50>
 8006292:	69e3      	ldr	r3, [r4, #28]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800629a:	b9b8      	cbnz	r0, 80062cc <_Balloc+0x68>
 800629c:	2101      	movs	r1, #1
 800629e:	fa01 f605 	lsl.w	r6, r1, r5
 80062a2:	1d72      	adds	r2, r6, #5
 80062a4:	4620      	mov	r0, r4
 80062a6:	0092      	lsls	r2, r2, #2
 80062a8:	f000 fe04 	bl	8006eb4 <_calloc_r>
 80062ac:	b160      	cbz	r0, 80062c8 <_Balloc+0x64>
 80062ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80062b2:	e00e      	b.n	80062d2 <_Balloc+0x6e>
 80062b4:	2221      	movs	r2, #33	@ 0x21
 80062b6:	2104      	movs	r1, #4
 80062b8:	4620      	mov	r0, r4
 80062ba:	f000 fdfb 	bl	8006eb4 <_calloc_r>
 80062be:	69e3      	ldr	r3, [r4, #28]
 80062c0:	60f0      	str	r0, [r6, #12]
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d1e4      	bne.n	8006292 <_Balloc+0x2e>
 80062c8:	2000      	movs	r0, #0
 80062ca:	bd70      	pop	{r4, r5, r6, pc}
 80062cc:	6802      	ldr	r2, [r0, #0]
 80062ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80062d2:	2300      	movs	r3, #0
 80062d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80062d8:	e7f7      	b.n	80062ca <_Balloc+0x66>
 80062da:	bf00      	nop
 80062dc:	0800708f 	.word	0x0800708f
 80062e0:	0800710f 	.word	0x0800710f

080062e4 <_Bfree>:
 80062e4:	b570      	push	{r4, r5, r6, lr}
 80062e6:	69c6      	ldr	r6, [r0, #28]
 80062e8:	4605      	mov	r5, r0
 80062ea:	460c      	mov	r4, r1
 80062ec:	b976      	cbnz	r6, 800630c <_Bfree+0x28>
 80062ee:	2010      	movs	r0, #16
 80062f0:	f7ff ff02 	bl	80060f8 <malloc>
 80062f4:	4602      	mov	r2, r0
 80062f6:	61e8      	str	r0, [r5, #28]
 80062f8:	b920      	cbnz	r0, 8006304 <_Bfree+0x20>
 80062fa:	218f      	movs	r1, #143	@ 0x8f
 80062fc:	4b08      	ldr	r3, [pc, #32]	@ (8006320 <_Bfree+0x3c>)
 80062fe:	4809      	ldr	r0, [pc, #36]	@ (8006324 <_Bfree+0x40>)
 8006300:	f000 fdba 	bl	8006e78 <__assert_func>
 8006304:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006308:	6006      	str	r6, [r0, #0]
 800630a:	60c6      	str	r6, [r0, #12]
 800630c:	b13c      	cbz	r4, 800631e <_Bfree+0x3a>
 800630e:	69eb      	ldr	r3, [r5, #28]
 8006310:	6862      	ldr	r2, [r4, #4]
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006318:	6021      	str	r1, [r4, #0]
 800631a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800631e:	bd70      	pop	{r4, r5, r6, pc}
 8006320:	0800708f 	.word	0x0800708f
 8006324:	0800710f 	.word	0x0800710f

08006328 <__multadd>:
 8006328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800632c:	4607      	mov	r7, r0
 800632e:	460c      	mov	r4, r1
 8006330:	461e      	mov	r6, r3
 8006332:	2000      	movs	r0, #0
 8006334:	690d      	ldr	r5, [r1, #16]
 8006336:	f101 0c14 	add.w	ip, r1, #20
 800633a:	f8dc 3000 	ldr.w	r3, [ip]
 800633e:	3001      	adds	r0, #1
 8006340:	b299      	uxth	r1, r3
 8006342:	fb02 6101 	mla	r1, r2, r1, r6
 8006346:	0c1e      	lsrs	r6, r3, #16
 8006348:	0c0b      	lsrs	r3, r1, #16
 800634a:	fb02 3306 	mla	r3, r2, r6, r3
 800634e:	b289      	uxth	r1, r1
 8006350:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006354:	4285      	cmp	r5, r0
 8006356:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800635a:	f84c 1b04 	str.w	r1, [ip], #4
 800635e:	dcec      	bgt.n	800633a <__multadd+0x12>
 8006360:	b30e      	cbz	r6, 80063a6 <__multadd+0x7e>
 8006362:	68a3      	ldr	r3, [r4, #8]
 8006364:	42ab      	cmp	r3, r5
 8006366:	dc19      	bgt.n	800639c <__multadd+0x74>
 8006368:	6861      	ldr	r1, [r4, #4]
 800636a:	4638      	mov	r0, r7
 800636c:	3101      	adds	r1, #1
 800636e:	f7ff ff79 	bl	8006264 <_Balloc>
 8006372:	4680      	mov	r8, r0
 8006374:	b928      	cbnz	r0, 8006382 <__multadd+0x5a>
 8006376:	4602      	mov	r2, r0
 8006378:	21ba      	movs	r1, #186	@ 0xba
 800637a:	4b0c      	ldr	r3, [pc, #48]	@ (80063ac <__multadd+0x84>)
 800637c:	480c      	ldr	r0, [pc, #48]	@ (80063b0 <__multadd+0x88>)
 800637e:	f000 fd7b 	bl	8006e78 <__assert_func>
 8006382:	6922      	ldr	r2, [r4, #16]
 8006384:	f104 010c 	add.w	r1, r4, #12
 8006388:	3202      	adds	r2, #2
 800638a:	0092      	lsls	r2, r2, #2
 800638c:	300c      	adds	r0, #12
 800638e:	f000 fd65 	bl	8006e5c <memcpy>
 8006392:	4621      	mov	r1, r4
 8006394:	4638      	mov	r0, r7
 8006396:	f7ff ffa5 	bl	80062e4 <_Bfree>
 800639a:	4644      	mov	r4, r8
 800639c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80063a0:	3501      	adds	r5, #1
 80063a2:	615e      	str	r6, [r3, #20]
 80063a4:	6125      	str	r5, [r4, #16]
 80063a6:	4620      	mov	r0, r4
 80063a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063ac:	080070fe 	.word	0x080070fe
 80063b0:	0800710f 	.word	0x0800710f

080063b4 <__hi0bits>:
 80063b4:	4603      	mov	r3, r0
 80063b6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80063ba:	bf3a      	itte	cc
 80063bc:	0403      	lslcc	r3, r0, #16
 80063be:	2010      	movcc	r0, #16
 80063c0:	2000      	movcs	r0, #0
 80063c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80063c6:	bf3c      	itt	cc
 80063c8:	021b      	lslcc	r3, r3, #8
 80063ca:	3008      	addcc	r0, #8
 80063cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80063d0:	bf3c      	itt	cc
 80063d2:	011b      	lslcc	r3, r3, #4
 80063d4:	3004      	addcc	r0, #4
 80063d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063da:	bf3c      	itt	cc
 80063dc:	009b      	lslcc	r3, r3, #2
 80063de:	3002      	addcc	r0, #2
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	db05      	blt.n	80063f0 <__hi0bits+0x3c>
 80063e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80063e8:	f100 0001 	add.w	r0, r0, #1
 80063ec:	bf08      	it	eq
 80063ee:	2020      	moveq	r0, #32
 80063f0:	4770      	bx	lr

080063f2 <__lo0bits>:
 80063f2:	6803      	ldr	r3, [r0, #0]
 80063f4:	4602      	mov	r2, r0
 80063f6:	f013 0007 	ands.w	r0, r3, #7
 80063fa:	d00b      	beq.n	8006414 <__lo0bits+0x22>
 80063fc:	07d9      	lsls	r1, r3, #31
 80063fe:	d421      	bmi.n	8006444 <__lo0bits+0x52>
 8006400:	0798      	lsls	r0, r3, #30
 8006402:	bf49      	itett	mi
 8006404:	085b      	lsrmi	r3, r3, #1
 8006406:	089b      	lsrpl	r3, r3, #2
 8006408:	2001      	movmi	r0, #1
 800640a:	6013      	strmi	r3, [r2, #0]
 800640c:	bf5c      	itt	pl
 800640e:	2002      	movpl	r0, #2
 8006410:	6013      	strpl	r3, [r2, #0]
 8006412:	4770      	bx	lr
 8006414:	b299      	uxth	r1, r3
 8006416:	b909      	cbnz	r1, 800641c <__lo0bits+0x2a>
 8006418:	2010      	movs	r0, #16
 800641a:	0c1b      	lsrs	r3, r3, #16
 800641c:	b2d9      	uxtb	r1, r3
 800641e:	b909      	cbnz	r1, 8006424 <__lo0bits+0x32>
 8006420:	3008      	adds	r0, #8
 8006422:	0a1b      	lsrs	r3, r3, #8
 8006424:	0719      	lsls	r1, r3, #28
 8006426:	bf04      	itt	eq
 8006428:	091b      	lsreq	r3, r3, #4
 800642a:	3004      	addeq	r0, #4
 800642c:	0799      	lsls	r1, r3, #30
 800642e:	bf04      	itt	eq
 8006430:	089b      	lsreq	r3, r3, #2
 8006432:	3002      	addeq	r0, #2
 8006434:	07d9      	lsls	r1, r3, #31
 8006436:	d403      	bmi.n	8006440 <__lo0bits+0x4e>
 8006438:	085b      	lsrs	r3, r3, #1
 800643a:	f100 0001 	add.w	r0, r0, #1
 800643e:	d003      	beq.n	8006448 <__lo0bits+0x56>
 8006440:	6013      	str	r3, [r2, #0]
 8006442:	4770      	bx	lr
 8006444:	2000      	movs	r0, #0
 8006446:	4770      	bx	lr
 8006448:	2020      	movs	r0, #32
 800644a:	4770      	bx	lr

0800644c <__i2b>:
 800644c:	b510      	push	{r4, lr}
 800644e:	460c      	mov	r4, r1
 8006450:	2101      	movs	r1, #1
 8006452:	f7ff ff07 	bl	8006264 <_Balloc>
 8006456:	4602      	mov	r2, r0
 8006458:	b928      	cbnz	r0, 8006466 <__i2b+0x1a>
 800645a:	f240 1145 	movw	r1, #325	@ 0x145
 800645e:	4b04      	ldr	r3, [pc, #16]	@ (8006470 <__i2b+0x24>)
 8006460:	4804      	ldr	r0, [pc, #16]	@ (8006474 <__i2b+0x28>)
 8006462:	f000 fd09 	bl	8006e78 <__assert_func>
 8006466:	2301      	movs	r3, #1
 8006468:	6144      	str	r4, [r0, #20]
 800646a:	6103      	str	r3, [r0, #16]
 800646c:	bd10      	pop	{r4, pc}
 800646e:	bf00      	nop
 8006470:	080070fe 	.word	0x080070fe
 8006474:	0800710f 	.word	0x0800710f

08006478 <__multiply>:
 8006478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800647c:	4614      	mov	r4, r2
 800647e:	690a      	ldr	r2, [r1, #16]
 8006480:	6923      	ldr	r3, [r4, #16]
 8006482:	460f      	mov	r7, r1
 8006484:	429a      	cmp	r2, r3
 8006486:	bfa2      	ittt	ge
 8006488:	4623      	movge	r3, r4
 800648a:	460c      	movge	r4, r1
 800648c:	461f      	movge	r7, r3
 800648e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006492:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006496:	68a3      	ldr	r3, [r4, #8]
 8006498:	6861      	ldr	r1, [r4, #4]
 800649a:	eb0a 0609 	add.w	r6, sl, r9
 800649e:	42b3      	cmp	r3, r6
 80064a0:	b085      	sub	sp, #20
 80064a2:	bfb8      	it	lt
 80064a4:	3101      	addlt	r1, #1
 80064a6:	f7ff fedd 	bl	8006264 <_Balloc>
 80064aa:	b930      	cbnz	r0, 80064ba <__multiply+0x42>
 80064ac:	4602      	mov	r2, r0
 80064ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80064b2:	4b43      	ldr	r3, [pc, #268]	@ (80065c0 <__multiply+0x148>)
 80064b4:	4843      	ldr	r0, [pc, #268]	@ (80065c4 <__multiply+0x14c>)
 80064b6:	f000 fcdf 	bl	8006e78 <__assert_func>
 80064ba:	f100 0514 	add.w	r5, r0, #20
 80064be:	462b      	mov	r3, r5
 80064c0:	2200      	movs	r2, #0
 80064c2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80064c6:	4543      	cmp	r3, r8
 80064c8:	d321      	bcc.n	800650e <__multiply+0x96>
 80064ca:	f107 0114 	add.w	r1, r7, #20
 80064ce:	f104 0214 	add.w	r2, r4, #20
 80064d2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80064d6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80064da:	9302      	str	r3, [sp, #8]
 80064dc:	1b13      	subs	r3, r2, r4
 80064de:	3b15      	subs	r3, #21
 80064e0:	f023 0303 	bic.w	r3, r3, #3
 80064e4:	3304      	adds	r3, #4
 80064e6:	f104 0715 	add.w	r7, r4, #21
 80064ea:	42ba      	cmp	r2, r7
 80064ec:	bf38      	it	cc
 80064ee:	2304      	movcc	r3, #4
 80064f0:	9301      	str	r3, [sp, #4]
 80064f2:	9b02      	ldr	r3, [sp, #8]
 80064f4:	9103      	str	r1, [sp, #12]
 80064f6:	428b      	cmp	r3, r1
 80064f8:	d80c      	bhi.n	8006514 <__multiply+0x9c>
 80064fa:	2e00      	cmp	r6, #0
 80064fc:	dd03      	ble.n	8006506 <__multiply+0x8e>
 80064fe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006502:	2b00      	cmp	r3, #0
 8006504:	d05a      	beq.n	80065bc <__multiply+0x144>
 8006506:	6106      	str	r6, [r0, #16]
 8006508:	b005      	add	sp, #20
 800650a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800650e:	f843 2b04 	str.w	r2, [r3], #4
 8006512:	e7d8      	b.n	80064c6 <__multiply+0x4e>
 8006514:	f8b1 a000 	ldrh.w	sl, [r1]
 8006518:	f1ba 0f00 	cmp.w	sl, #0
 800651c:	d023      	beq.n	8006566 <__multiply+0xee>
 800651e:	46a9      	mov	r9, r5
 8006520:	f04f 0c00 	mov.w	ip, #0
 8006524:	f104 0e14 	add.w	lr, r4, #20
 8006528:	f85e 7b04 	ldr.w	r7, [lr], #4
 800652c:	f8d9 3000 	ldr.w	r3, [r9]
 8006530:	fa1f fb87 	uxth.w	fp, r7
 8006534:	b29b      	uxth	r3, r3
 8006536:	fb0a 330b 	mla	r3, sl, fp, r3
 800653a:	4463      	add	r3, ip
 800653c:	f8d9 c000 	ldr.w	ip, [r9]
 8006540:	0c3f      	lsrs	r7, r7, #16
 8006542:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006546:	fb0a c707 	mla	r7, sl, r7, ip
 800654a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800654e:	b29b      	uxth	r3, r3
 8006550:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006554:	4572      	cmp	r2, lr
 8006556:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800655a:	f849 3b04 	str.w	r3, [r9], #4
 800655e:	d8e3      	bhi.n	8006528 <__multiply+0xb0>
 8006560:	9b01      	ldr	r3, [sp, #4]
 8006562:	f845 c003 	str.w	ip, [r5, r3]
 8006566:	9b03      	ldr	r3, [sp, #12]
 8006568:	3104      	adds	r1, #4
 800656a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800656e:	f1b9 0f00 	cmp.w	r9, #0
 8006572:	d021      	beq.n	80065b8 <__multiply+0x140>
 8006574:	46ae      	mov	lr, r5
 8006576:	f04f 0a00 	mov.w	sl, #0
 800657a:	682b      	ldr	r3, [r5, #0]
 800657c:	f104 0c14 	add.w	ip, r4, #20
 8006580:	f8bc b000 	ldrh.w	fp, [ip]
 8006584:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006588:	b29b      	uxth	r3, r3
 800658a:	fb09 770b 	mla	r7, r9, fp, r7
 800658e:	4457      	add	r7, sl
 8006590:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006594:	f84e 3b04 	str.w	r3, [lr], #4
 8006598:	f85c 3b04 	ldr.w	r3, [ip], #4
 800659c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80065a0:	f8be 3000 	ldrh.w	r3, [lr]
 80065a4:	4562      	cmp	r2, ip
 80065a6:	fb09 330a 	mla	r3, r9, sl, r3
 80065aa:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80065ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80065b2:	d8e5      	bhi.n	8006580 <__multiply+0x108>
 80065b4:	9f01      	ldr	r7, [sp, #4]
 80065b6:	51eb      	str	r3, [r5, r7]
 80065b8:	3504      	adds	r5, #4
 80065ba:	e79a      	b.n	80064f2 <__multiply+0x7a>
 80065bc:	3e01      	subs	r6, #1
 80065be:	e79c      	b.n	80064fa <__multiply+0x82>
 80065c0:	080070fe 	.word	0x080070fe
 80065c4:	0800710f 	.word	0x0800710f

080065c8 <__pow5mult>:
 80065c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065cc:	4615      	mov	r5, r2
 80065ce:	f012 0203 	ands.w	r2, r2, #3
 80065d2:	4607      	mov	r7, r0
 80065d4:	460e      	mov	r6, r1
 80065d6:	d007      	beq.n	80065e8 <__pow5mult+0x20>
 80065d8:	4c25      	ldr	r4, [pc, #148]	@ (8006670 <__pow5mult+0xa8>)
 80065da:	3a01      	subs	r2, #1
 80065dc:	2300      	movs	r3, #0
 80065de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80065e2:	f7ff fea1 	bl	8006328 <__multadd>
 80065e6:	4606      	mov	r6, r0
 80065e8:	10ad      	asrs	r5, r5, #2
 80065ea:	d03d      	beq.n	8006668 <__pow5mult+0xa0>
 80065ec:	69fc      	ldr	r4, [r7, #28]
 80065ee:	b97c      	cbnz	r4, 8006610 <__pow5mult+0x48>
 80065f0:	2010      	movs	r0, #16
 80065f2:	f7ff fd81 	bl	80060f8 <malloc>
 80065f6:	4602      	mov	r2, r0
 80065f8:	61f8      	str	r0, [r7, #28]
 80065fa:	b928      	cbnz	r0, 8006608 <__pow5mult+0x40>
 80065fc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006600:	4b1c      	ldr	r3, [pc, #112]	@ (8006674 <__pow5mult+0xac>)
 8006602:	481d      	ldr	r0, [pc, #116]	@ (8006678 <__pow5mult+0xb0>)
 8006604:	f000 fc38 	bl	8006e78 <__assert_func>
 8006608:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800660c:	6004      	str	r4, [r0, #0]
 800660e:	60c4      	str	r4, [r0, #12]
 8006610:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006614:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006618:	b94c      	cbnz	r4, 800662e <__pow5mult+0x66>
 800661a:	f240 2171 	movw	r1, #625	@ 0x271
 800661e:	4638      	mov	r0, r7
 8006620:	f7ff ff14 	bl	800644c <__i2b>
 8006624:	2300      	movs	r3, #0
 8006626:	4604      	mov	r4, r0
 8006628:	f8c8 0008 	str.w	r0, [r8, #8]
 800662c:	6003      	str	r3, [r0, #0]
 800662e:	f04f 0900 	mov.w	r9, #0
 8006632:	07eb      	lsls	r3, r5, #31
 8006634:	d50a      	bpl.n	800664c <__pow5mult+0x84>
 8006636:	4631      	mov	r1, r6
 8006638:	4622      	mov	r2, r4
 800663a:	4638      	mov	r0, r7
 800663c:	f7ff ff1c 	bl	8006478 <__multiply>
 8006640:	4680      	mov	r8, r0
 8006642:	4631      	mov	r1, r6
 8006644:	4638      	mov	r0, r7
 8006646:	f7ff fe4d 	bl	80062e4 <_Bfree>
 800664a:	4646      	mov	r6, r8
 800664c:	106d      	asrs	r5, r5, #1
 800664e:	d00b      	beq.n	8006668 <__pow5mult+0xa0>
 8006650:	6820      	ldr	r0, [r4, #0]
 8006652:	b938      	cbnz	r0, 8006664 <__pow5mult+0x9c>
 8006654:	4622      	mov	r2, r4
 8006656:	4621      	mov	r1, r4
 8006658:	4638      	mov	r0, r7
 800665a:	f7ff ff0d 	bl	8006478 <__multiply>
 800665e:	6020      	str	r0, [r4, #0]
 8006660:	f8c0 9000 	str.w	r9, [r0]
 8006664:	4604      	mov	r4, r0
 8006666:	e7e4      	b.n	8006632 <__pow5mult+0x6a>
 8006668:	4630      	mov	r0, r6
 800666a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800666e:	bf00      	nop
 8006670:	08007168 	.word	0x08007168
 8006674:	0800708f 	.word	0x0800708f
 8006678:	0800710f 	.word	0x0800710f

0800667c <__lshift>:
 800667c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006680:	460c      	mov	r4, r1
 8006682:	4607      	mov	r7, r0
 8006684:	4691      	mov	r9, r2
 8006686:	6923      	ldr	r3, [r4, #16]
 8006688:	6849      	ldr	r1, [r1, #4]
 800668a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800668e:	68a3      	ldr	r3, [r4, #8]
 8006690:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006694:	f108 0601 	add.w	r6, r8, #1
 8006698:	42b3      	cmp	r3, r6
 800669a:	db0b      	blt.n	80066b4 <__lshift+0x38>
 800669c:	4638      	mov	r0, r7
 800669e:	f7ff fde1 	bl	8006264 <_Balloc>
 80066a2:	4605      	mov	r5, r0
 80066a4:	b948      	cbnz	r0, 80066ba <__lshift+0x3e>
 80066a6:	4602      	mov	r2, r0
 80066a8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80066ac:	4b27      	ldr	r3, [pc, #156]	@ (800674c <__lshift+0xd0>)
 80066ae:	4828      	ldr	r0, [pc, #160]	@ (8006750 <__lshift+0xd4>)
 80066b0:	f000 fbe2 	bl	8006e78 <__assert_func>
 80066b4:	3101      	adds	r1, #1
 80066b6:	005b      	lsls	r3, r3, #1
 80066b8:	e7ee      	b.n	8006698 <__lshift+0x1c>
 80066ba:	2300      	movs	r3, #0
 80066bc:	f100 0114 	add.w	r1, r0, #20
 80066c0:	f100 0210 	add.w	r2, r0, #16
 80066c4:	4618      	mov	r0, r3
 80066c6:	4553      	cmp	r3, sl
 80066c8:	db33      	blt.n	8006732 <__lshift+0xb6>
 80066ca:	6920      	ldr	r0, [r4, #16]
 80066cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80066d0:	f104 0314 	add.w	r3, r4, #20
 80066d4:	f019 091f 	ands.w	r9, r9, #31
 80066d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80066dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80066e0:	d02b      	beq.n	800673a <__lshift+0xbe>
 80066e2:	468a      	mov	sl, r1
 80066e4:	2200      	movs	r2, #0
 80066e6:	f1c9 0e20 	rsb	lr, r9, #32
 80066ea:	6818      	ldr	r0, [r3, #0]
 80066ec:	fa00 f009 	lsl.w	r0, r0, r9
 80066f0:	4310      	orrs	r0, r2
 80066f2:	f84a 0b04 	str.w	r0, [sl], #4
 80066f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80066fa:	459c      	cmp	ip, r3
 80066fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8006700:	d8f3      	bhi.n	80066ea <__lshift+0x6e>
 8006702:	ebac 0304 	sub.w	r3, ip, r4
 8006706:	3b15      	subs	r3, #21
 8006708:	f023 0303 	bic.w	r3, r3, #3
 800670c:	3304      	adds	r3, #4
 800670e:	f104 0015 	add.w	r0, r4, #21
 8006712:	4584      	cmp	ip, r0
 8006714:	bf38      	it	cc
 8006716:	2304      	movcc	r3, #4
 8006718:	50ca      	str	r2, [r1, r3]
 800671a:	b10a      	cbz	r2, 8006720 <__lshift+0xa4>
 800671c:	f108 0602 	add.w	r6, r8, #2
 8006720:	3e01      	subs	r6, #1
 8006722:	4638      	mov	r0, r7
 8006724:	4621      	mov	r1, r4
 8006726:	612e      	str	r6, [r5, #16]
 8006728:	f7ff fddc 	bl	80062e4 <_Bfree>
 800672c:	4628      	mov	r0, r5
 800672e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006732:	f842 0f04 	str.w	r0, [r2, #4]!
 8006736:	3301      	adds	r3, #1
 8006738:	e7c5      	b.n	80066c6 <__lshift+0x4a>
 800673a:	3904      	subs	r1, #4
 800673c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006740:	459c      	cmp	ip, r3
 8006742:	f841 2f04 	str.w	r2, [r1, #4]!
 8006746:	d8f9      	bhi.n	800673c <__lshift+0xc0>
 8006748:	e7ea      	b.n	8006720 <__lshift+0xa4>
 800674a:	bf00      	nop
 800674c:	080070fe 	.word	0x080070fe
 8006750:	0800710f 	.word	0x0800710f

08006754 <__mcmp>:
 8006754:	4603      	mov	r3, r0
 8006756:	690a      	ldr	r2, [r1, #16]
 8006758:	6900      	ldr	r0, [r0, #16]
 800675a:	b530      	push	{r4, r5, lr}
 800675c:	1a80      	subs	r0, r0, r2
 800675e:	d10e      	bne.n	800677e <__mcmp+0x2a>
 8006760:	3314      	adds	r3, #20
 8006762:	3114      	adds	r1, #20
 8006764:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006768:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800676c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006770:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006774:	4295      	cmp	r5, r2
 8006776:	d003      	beq.n	8006780 <__mcmp+0x2c>
 8006778:	d205      	bcs.n	8006786 <__mcmp+0x32>
 800677a:	f04f 30ff 	mov.w	r0, #4294967295
 800677e:	bd30      	pop	{r4, r5, pc}
 8006780:	42a3      	cmp	r3, r4
 8006782:	d3f3      	bcc.n	800676c <__mcmp+0x18>
 8006784:	e7fb      	b.n	800677e <__mcmp+0x2a>
 8006786:	2001      	movs	r0, #1
 8006788:	e7f9      	b.n	800677e <__mcmp+0x2a>
	...

0800678c <__mdiff>:
 800678c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006790:	4689      	mov	r9, r1
 8006792:	4606      	mov	r6, r0
 8006794:	4611      	mov	r1, r2
 8006796:	4648      	mov	r0, r9
 8006798:	4614      	mov	r4, r2
 800679a:	f7ff ffdb 	bl	8006754 <__mcmp>
 800679e:	1e05      	subs	r5, r0, #0
 80067a0:	d112      	bne.n	80067c8 <__mdiff+0x3c>
 80067a2:	4629      	mov	r1, r5
 80067a4:	4630      	mov	r0, r6
 80067a6:	f7ff fd5d 	bl	8006264 <_Balloc>
 80067aa:	4602      	mov	r2, r0
 80067ac:	b928      	cbnz	r0, 80067ba <__mdiff+0x2e>
 80067ae:	f240 2137 	movw	r1, #567	@ 0x237
 80067b2:	4b3e      	ldr	r3, [pc, #248]	@ (80068ac <__mdiff+0x120>)
 80067b4:	483e      	ldr	r0, [pc, #248]	@ (80068b0 <__mdiff+0x124>)
 80067b6:	f000 fb5f 	bl	8006e78 <__assert_func>
 80067ba:	2301      	movs	r3, #1
 80067bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80067c0:	4610      	mov	r0, r2
 80067c2:	b003      	add	sp, #12
 80067c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067c8:	bfbc      	itt	lt
 80067ca:	464b      	movlt	r3, r9
 80067cc:	46a1      	movlt	r9, r4
 80067ce:	4630      	mov	r0, r6
 80067d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80067d4:	bfba      	itte	lt
 80067d6:	461c      	movlt	r4, r3
 80067d8:	2501      	movlt	r5, #1
 80067da:	2500      	movge	r5, #0
 80067dc:	f7ff fd42 	bl	8006264 <_Balloc>
 80067e0:	4602      	mov	r2, r0
 80067e2:	b918      	cbnz	r0, 80067ec <__mdiff+0x60>
 80067e4:	f240 2145 	movw	r1, #581	@ 0x245
 80067e8:	4b30      	ldr	r3, [pc, #192]	@ (80068ac <__mdiff+0x120>)
 80067ea:	e7e3      	b.n	80067b4 <__mdiff+0x28>
 80067ec:	f100 0b14 	add.w	fp, r0, #20
 80067f0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80067f4:	f109 0310 	add.w	r3, r9, #16
 80067f8:	60c5      	str	r5, [r0, #12]
 80067fa:	f04f 0c00 	mov.w	ip, #0
 80067fe:	f109 0514 	add.w	r5, r9, #20
 8006802:	46d9      	mov	r9, fp
 8006804:	6926      	ldr	r6, [r4, #16]
 8006806:	f104 0e14 	add.w	lr, r4, #20
 800680a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800680e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006812:	9301      	str	r3, [sp, #4]
 8006814:	9b01      	ldr	r3, [sp, #4]
 8006816:	f85e 0b04 	ldr.w	r0, [lr], #4
 800681a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800681e:	b281      	uxth	r1, r0
 8006820:	9301      	str	r3, [sp, #4]
 8006822:	fa1f f38a 	uxth.w	r3, sl
 8006826:	1a5b      	subs	r3, r3, r1
 8006828:	0c00      	lsrs	r0, r0, #16
 800682a:	4463      	add	r3, ip
 800682c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006830:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006834:	b29b      	uxth	r3, r3
 8006836:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800683a:	4576      	cmp	r6, lr
 800683c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006840:	f849 3b04 	str.w	r3, [r9], #4
 8006844:	d8e6      	bhi.n	8006814 <__mdiff+0x88>
 8006846:	1b33      	subs	r3, r6, r4
 8006848:	3b15      	subs	r3, #21
 800684a:	f023 0303 	bic.w	r3, r3, #3
 800684e:	3415      	adds	r4, #21
 8006850:	3304      	adds	r3, #4
 8006852:	42a6      	cmp	r6, r4
 8006854:	bf38      	it	cc
 8006856:	2304      	movcc	r3, #4
 8006858:	441d      	add	r5, r3
 800685a:	445b      	add	r3, fp
 800685c:	461e      	mov	r6, r3
 800685e:	462c      	mov	r4, r5
 8006860:	4544      	cmp	r4, r8
 8006862:	d30e      	bcc.n	8006882 <__mdiff+0xf6>
 8006864:	f108 0103 	add.w	r1, r8, #3
 8006868:	1b49      	subs	r1, r1, r5
 800686a:	f021 0103 	bic.w	r1, r1, #3
 800686e:	3d03      	subs	r5, #3
 8006870:	45a8      	cmp	r8, r5
 8006872:	bf38      	it	cc
 8006874:	2100      	movcc	r1, #0
 8006876:	440b      	add	r3, r1
 8006878:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800687c:	b199      	cbz	r1, 80068a6 <__mdiff+0x11a>
 800687e:	6117      	str	r7, [r2, #16]
 8006880:	e79e      	b.n	80067c0 <__mdiff+0x34>
 8006882:	46e6      	mov	lr, ip
 8006884:	f854 1b04 	ldr.w	r1, [r4], #4
 8006888:	fa1f fc81 	uxth.w	ip, r1
 800688c:	44f4      	add	ip, lr
 800688e:	0c08      	lsrs	r0, r1, #16
 8006890:	4471      	add	r1, lr
 8006892:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006896:	b289      	uxth	r1, r1
 8006898:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800689c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80068a0:	f846 1b04 	str.w	r1, [r6], #4
 80068a4:	e7dc      	b.n	8006860 <__mdiff+0xd4>
 80068a6:	3f01      	subs	r7, #1
 80068a8:	e7e6      	b.n	8006878 <__mdiff+0xec>
 80068aa:	bf00      	nop
 80068ac:	080070fe 	.word	0x080070fe
 80068b0:	0800710f 	.word	0x0800710f

080068b4 <__d2b>:
 80068b4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80068b8:	2101      	movs	r1, #1
 80068ba:	4690      	mov	r8, r2
 80068bc:	4699      	mov	r9, r3
 80068be:	9e08      	ldr	r6, [sp, #32]
 80068c0:	f7ff fcd0 	bl	8006264 <_Balloc>
 80068c4:	4604      	mov	r4, r0
 80068c6:	b930      	cbnz	r0, 80068d6 <__d2b+0x22>
 80068c8:	4602      	mov	r2, r0
 80068ca:	f240 310f 	movw	r1, #783	@ 0x30f
 80068ce:	4b23      	ldr	r3, [pc, #140]	@ (800695c <__d2b+0xa8>)
 80068d0:	4823      	ldr	r0, [pc, #140]	@ (8006960 <__d2b+0xac>)
 80068d2:	f000 fad1 	bl	8006e78 <__assert_func>
 80068d6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80068da:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80068de:	b10d      	cbz	r5, 80068e4 <__d2b+0x30>
 80068e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80068e4:	9301      	str	r3, [sp, #4]
 80068e6:	f1b8 0300 	subs.w	r3, r8, #0
 80068ea:	d024      	beq.n	8006936 <__d2b+0x82>
 80068ec:	4668      	mov	r0, sp
 80068ee:	9300      	str	r3, [sp, #0]
 80068f0:	f7ff fd7f 	bl	80063f2 <__lo0bits>
 80068f4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80068f8:	b1d8      	cbz	r0, 8006932 <__d2b+0x7e>
 80068fa:	f1c0 0320 	rsb	r3, r0, #32
 80068fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006902:	430b      	orrs	r3, r1
 8006904:	40c2      	lsrs	r2, r0
 8006906:	6163      	str	r3, [r4, #20]
 8006908:	9201      	str	r2, [sp, #4]
 800690a:	9b01      	ldr	r3, [sp, #4]
 800690c:	2b00      	cmp	r3, #0
 800690e:	bf0c      	ite	eq
 8006910:	2201      	moveq	r2, #1
 8006912:	2202      	movne	r2, #2
 8006914:	61a3      	str	r3, [r4, #24]
 8006916:	6122      	str	r2, [r4, #16]
 8006918:	b1ad      	cbz	r5, 8006946 <__d2b+0x92>
 800691a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800691e:	4405      	add	r5, r0
 8006920:	6035      	str	r5, [r6, #0]
 8006922:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006928:	6018      	str	r0, [r3, #0]
 800692a:	4620      	mov	r0, r4
 800692c:	b002      	add	sp, #8
 800692e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006932:	6161      	str	r1, [r4, #20]
 8006934:	e7e9      	b.n	800690a <__d2b+0x56>
 8006936:	a801      	add	r0, sp, #4
 8006938:	f7ff fd5b 	bl	80063f2 <__lo0bits>
 800693c:	9b01      	ldr	r3, [sp, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	6163      	str	r3, [r4, #20]
 8006942:	3020      	adds	r0, #32
 8006944:	e7e7      	b.n	8006916 <__d2b+0x62>
 8006946:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800694a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800694e:	6030      	str	r0, [r6, #0]
 8006950:	6918      	ldr	r0, [r3, #16]
 8006952:	f7ff fd2f 	bl	80063b4 <__hi0bits>
 8006956:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800695a:	e7e4      	b.n	8006926 <__d2b+0x72>
 800695c:	080070fe 	.word	0x080070fe
 8006960:	0800710f 	.word	0x0800710f

08006964 <__sfputc_r>:
 8006964:	6893      	ldr	r3, [r2, #8]
 8006966:	b410      	push	{r4}
 8006968:	3b01      	subs	r3, #1
 800696a:	2b00      	cmp	r3, #0
 800696c:	6093      	str	r3, [r2, #8]
 800696e:	da07      	bge.n	8006980 <__sfputc_r+0x1c>
 8006970:	6994      	ldr	r4, [r2, #24]
 8006972:	42a3      	cmp	r3, r4
 8006974:	db01      	blt.n	800697a <__sfputc_r+0x16>
 8006976:	290a      	cmp	r1, #10
 8006978:	d102      	bne.n	8006980 <__sfputc_r+0x1c>
 800697a:	bc10      	pop	{r4}
 800697c:	f7fe bbff 	b.w	800517e <__swbuf_r>
 8006980:	6813      	ldr	r3, [r2, #0]
 8006982:	1c58      	adds	r0, r3, #1
 8006984:	6010      	str	r0, [r2, #0]
 8006986:	7019      	strb	r1, [r3, #0]
 8006988:	4608      	mov	r0, r1
 800698a:	bc10      	pop	{r4}
 800698c:	4770      	bx	lr

0800698e <__sfputs_r>:
 800698e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006990:	4606      	mov	r6, r0
 8006992:	460f      	mov	r7, r1
 8006994:	4614      	mov	r4, r2
 8006996:	18d5      	adds	r5, r2, r3
 8006998:	42ac      	cmp	r4, r5
 800699a:	d101      	bne.n	80069a0 <__sfputs_r+0x12>
 800699c:	2000      	movs	r0, #0
 800699e:	e007      	b.n	80069b0 <__sfputs_r+0x22>
 80069a0:	463a      	mov	r2, r7
 80069a2:	4630      	mov	r0, r6
 80069a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069a8:	f7ff ffdc 	bl	8006964 <__sfputc_r>
 80069ac:	1c43      	adds	r3, r0, #1
 80069ae:	d1f3      	bne.n	8006998 <__sfputs_r+0xa>
 80069b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080069b4 <_vfiprintf_r>:
 80069b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069b8:	460d      	mov	r5, r1
 80069ba:	4614      	mov	r4, r2
 80069bc:	4698      	mov	r8, r3
 80069be:	4606      	mov	r6, r0
 80069c0:	b09d      	sub	sp, #116	@ 0x74
 80069c2:	b118      	cbz	r0, 80069cc <_vfiprintf_r+0x18>
 80069c4:	6a03      	ldr	r3, [r0, #32]
 80069c6:	b90b      	cbnz	r3, 80069cc <_vfiprintf_r+0x18>
 80069c8:	f7fe faf0 	bl	8004fac <__sinit>
 80069cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069ce:	07d9      	lsls	r1, r3, #31
 80069d0:	d405      	bmi.n	80069de <_vfiprintf_r+0x2a>
 80069d2:	89ab      	ldrh	r3, [r5, #12]
 80069d4:	059a      	lsls	r2, r3, #22
 80069d6:	d402      	bmi.n	80069de <_vfiprintf_r+0x2a>
 80069d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069da:	f7fe fce2 	bl	80053a2 <__retarget_lock_acquire_recursive>
 80069de:	89ab      	ldrh	r3, [r5, #12]
 80069e0:	071b      	lsls	r3, r3, #28
 80069e2:	d501      	bpl.n	80069e8 <_vfiprintf_r+0x34>
 80069e4:	692b      	ldr	r3, [r5, #16]
 80069e6:	b99b      	cbnz	r3, 8006a10 <_vfiprintf_r+0x5c>
 80069e8:	4629      	mov	r1, r5
 80069ea:	4630      	mov	r0, r6
 80069ec:	f7fe fc06 	bl	80051fc <__swsetup_r>
 80069f0:	b170      	cbz	r0, 8006a10 <_vfiprintf_r+0x5c>
 80069f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069f4:	07dc      	lsls	r4, r3, #31
 80069f6:	d504      	bpl.n	8006a02 <_vfiprintf_r+0x4e>
 80069f8:	f04f 30ff 	mov.w	r0, #4294967295
 80069fc:	b01d      	add	sp, #116	@ 0x74
 80069fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a02:	89ab      	ldrh	r3, [r5, #12]
 8006a04:	0598      	lsls	r0, r3, #22
 8006a06:	d4f7      	bmi.n	80069f8 <_vfiprintf_r+0x44>
 8006a08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a0a:	f7fe fccb 	bl	80053a4 <__retarget_lock_release_recursive>
 8006a0e:	e7f3      	b.n	80069f8 <_vfiprintf_r+0x44>
 8006a10:	2300      	movs	r3, #0
 8006a12:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a14:	2320      	movs	r3, #32
 8006a16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a1a:	2330      	movs	r3, #48	@ 0x30
 8006a1c:	f04f 0901 	mov.w	r9, #1
 8006a20:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a24:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006bd0 <_vfiprintf_r+0x21c>
 8006a28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a2c:	4623      	mov	r3, r4
 8006a2e:	469a      	mov	sl, r3
 8006a30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a34:	b10a      	cbz	r2, 8006a3a <_vfiprintf_r+0x86>
 8006a36:	2a25      	cmp	r2, #37	@ 0x25
 8006a38:	d1f9      	bne.n	8006a2e <_vfiprintf_r+0x7a>
 8006a3a:	ebba 0b04 	subs.w	fp, sl, r4
 8006a3e:	d00b      	beq.n	8006a58 <_vfiprintf_r+0xa4>
 8006a40:	465b      	mov	r3, fp
 8006a42:	4622      	mov	r2, r4
 8006a44:	4629      	mov	r1, r5
 8006a46:	4630      	mov	r0, r6
 8006a48:	f7ff ffa1 	bl	800698e <__sfputs_r>
 8006a4c:	3001      	adds	r0, #1
 8006a4e:	f000 80a7 	beq.w	8006ba0 <_vfiprintf_r+0x1ec>
 8006a52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a54:	445a      	add	r2, fp
 8006a56:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a58:	f89a 3000 	ldrb.w	r3, [sl]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	f000 809f 	beq.w	8006ba0 <_vfiprintf_r+0x1ec>
 8006a62:	2300      	movs	r3, #0
 8006a64:	f04f 32ff 	mov.w	r2, #4294967295
 8006a68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a6c:	f10a 0a01 	add.w	sl, sl, #1
 8006a70:	9304      	str	r3, [sp, #16]
 8006a72:	9307      	str	r3, [sp, #28]
 8006a74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a78:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a7a:	4654      	mov	r4, sl
 8006a7c:	2205      	movs	r2, #5
 8006a7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a82:	4853      	ldr	r0, [pc, #332]	@ (8006bd0 <_vfiprintf_r+0x21c>)
 8006a84:	f7fe fc8f 	bl	80053a6 <memchr>
 8006a88:	9a04      	ldr	r2, [sp, #16]
 8006a8a:	b9d8      	cbnz	r0, 8006ac4 <_vfiprintf_r+0x110>
 8006a8c:	06d1      	lsls	r1, r2, #27
 8006a8e:	bf44      	itt	mi
 8006a90:	2320      	movmi	r3, #32
 8006a92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a96:	0713      	lsls	r3, r2, #28
 8006a98:	bf44      	itt	mi
 8006a9a:	232b      	movmi	r3, #43	@ 0x2b
 8006a9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006aa0:	f89a 3000 	ldrb.w	r3, [sl]
 8006aa4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006aa6:	d015      	beq.n	8006ad4 <_vfiprintf_r+0x120>
 8006aa8:	4654      	mov	r4, sl
 8006aaa:	2000      	movs	r0, #0
 8006aac:	f04f 0c0a 	mov.w	ip, #10
 8006ab0:	9a07      	ldr	r2, [sp, #28]
 8006ab2:	4621      	mov	r1, r4
 8006ab4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ab8:	3b30      	subs	r3, #48	@ 0x30
 8006aba:	2b09      	cmp	r3, #9
 8006abc:	d94b      	bls.n	8006b56 <_vfiprintf_r+0x1a2>
 8006abe:	b1b0      	cbz	r0, 8006aee <_vfiprintf_r+0x13a>
 8006ac0:	9207      	str	r2, [sp, #28]
 8006ac2:	e014      	b.n	8006aee <_vfiprintf_r+0x13a>
 8006ac4:	eba0 0308 	sub.w	r3, r0, r8
 8006ac8:	fa09 f303 	lsl.w	r3, r9, r3
 8006acc:	4313      	orrs	r3, r2
 8006ace:	46a2      	mov	sl, r4
 8006ad0:	9304      	str	r3, [sp, #16]
 8006ad2:	e7d2      	b.n	8006a7a <_vfiprintf_r+0xc6>
 8006ad4:	9b03      	ldr	r3, [sp, #12]
 8006ad6:	1d19      	adds	r1, r3, #4
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	9103      	str	r1, [sp, #12]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	bfbb      	ittet	lt
 8006ae0:	425b      	neglt	r3, r3
 8006ae2:	f042 0202 	orrlt.w	r2, r2, #2
 8006ae6:	9307      	strge	r3, [sp, #28]
 8006ae8:	9307      	strlt	r3, [sp, #28]
 8006aea:	bfb8      	it	lt
 8006aec:	9204      	strlt	r2, [sp, #16]
 8006aee:	7823      	ldrb	r3, [r4, #0]
 8006af0:	2b2e      	cmp	r3, #46	@ 0x2e
 8006af2:	d10a      	bne.n	8006b0a <_vfiprintf_r+0x156>
 8006af4:	7863      	ldrb	r3, [r4, #1]
 8006af6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006af8:	d132      	bne.n	8006b60 <_vfiprintf_r+0x1ac>
 8006afa:	9b03      	ldr	r3, [sp, #12]
 8006afc:	3402      	adds	r4, #2
 8006afe:	1d1a      	adds	r2, r3, #4
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	9203      	str	r2, [sp, #12]
 8006b04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b08:	9305      	str	r3, [sp, #20]
 8006b0a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006bd4 <_vfiprintf_r+0x220>
 8006b0e:	2203      	movs	r2, #3
 8006b10:	4650      	mov	r0, sl
 8006b12:	7821      	ldrb	r1, [r4, #0]
 8006b14:	f7fe fc47 	bl	80053a6 <memchr>
 8006b18:	b138      	cbz	r0, 8006b2a <_vfiprintf_r+0x176>
 8006b1a:	2240      	movs	r2, #64	@ 0x40
 8006b1c:	9b04      	ldr	r3, [sp, #16]
 8006b1e:	eba0 000a 	sub.w	r0, r0, sl
 8006b22:	4082      	lsls	r2, r0
 8006b24:	4313      	orrs	r3, r2
 8006b26:	3401      	adds	r4, #1
 8006b28:	9304      	str	r3, [sp, #16]
 8006b2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b2e:	2206      	movs	r2, #6
 8006b30:	4829      	ldr	r0, [pc, #164]	@ (8006bd8 <_vfiprintf_r+0x224>)
 8006b32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b36:	f7fe fc36 	bl	80053a6 <memchr>
 8006b3a:	2800      	cmp	r0, #0
 8006b3c:	d03f      	beq.n	8006bbe <_vfiprintf_r+0x20a>
 8006b3e:	4b27      	ldr	r3, [pc, #156]	@ (8006bdc <_vfiprintf_r+0x228>)
 8006b40:	bb1b      	cbnz	r3, 8006b8a <_vfiprintf_r+0x1d6>
 8006b42:	9b03      	ldr	r3, [sp, #12]
 8006b44:	3307      	adds	r3, #7
 8006b46:	f023 0307 	bic.w	r3, r3, #7
 8006b4a:	3308      	adds	r3, #8
 8006b4c:	9303      	str	r3, [sp, #12]
 8006b4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b50:	443b      	add	r3, r7
 8006b52:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b54:	e76a      	b.n	8006a2c <_vfiprintf_r+0x78>
 8006b56:	460c      	mov	r4, r1
 8006b58:	2001      	movs	r0, #1
 8006b5a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b5e:	e7a8      	b.n	8006ab2 <_vfiprintf_r+0xfe>
 8006b60:	2300      	movs	r3, #0
 8006b62:	f04f 0c0a 	mov.w	ip, #10
 8006b66:	4619      	mov	r1, r3
 8006b68:	3401      	adds	r4, #1
 8006b6a:	9305      	str	r3, [sp, #20]
 8006b6c:	4620      	mov	r0, r4
 8006b6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b72:	3a30      	subs	r2, #48	@ 0x30
 8006b74:	2a09      	cmp	r2, #9
 8006b76:	d903      	bls.n	8006b80 <_vfiprintf_r+0x1cc>
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d0c6      	beq.n	8006b0a <_vfiprintf_r+0x156>
 8006b7c:	9105      	str	r1, [sp, #20]
 8006b7e:	e7c4      	b.n	8006b0a <_vfiprintf_r+0x156>
 8006b80:	4604      	mov	r4, r0
 8006b82:	2301      	movs	r3, #1
 8006b84:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b88:	e7f0      	b.n	8006b6c <_vfiprintf_r+0x1b8>
 8006b8a:	ab03      	add	r3, sp, #12
 8006b8c:	9300      	str	r3, [sp, #0]
 8006b8e:	462a      	mov	r2, r5
 8006b90:	4630      	mov	r0, r6
 8006b92:	4b13      	ldr	r3, [pc, #76]	@ (8006be0 <_vfiprintf_r+0x22c>)
 8006b94:	a904      	add	r1, sp, #16
 8006b96:	f7fd fdbf 	bl	8004718 <_printf_float>
 8006b9a:	4607      	mov	r7, r0
 8006b9c:	1c78      	adds	r0, r7, #1
 8006b9e:	d1d6      	bne.n	8006b4e <_vfiprintf_r+0x19a>
 8006ba0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ba2:	07d9      	lsls	r1, r3, #31
 8006ba4:	d405      	bmi.n	8006bb2 <_vfiprintf_r+0x1fe>
 8006ba6:	89ab      	ldrh	r3, [r5, #12]
 8006ba8:	059a      	lsls	r2, r3, #22
 8006baa:	d402      	bmi.n	8006bb2 <_vfiprintf_r+0x1fe>
 8006bac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006bae:	f7fe fbf9 	bl	80053a4 <__retarget_lock_release_recursive>
 8006bb2:	89ab      	ldrh	r3, [r5, #12]
 8006bb4:	065b      	lsls	r3, r3, #25
 8006bb6:	f53f af1f 	bmi.w	80069f8 <_vfiprintf_r+0x44>
 8006bba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bbc:	e71e      	b.n	80069fc <_vfiprintf_r+0x48>
 8006bbe:	ab03      	add	r3, sp, #12
 8006bc0:	9300      	str	r3, [sp, #0]
 8006bc2:	462a      	mov	r2, r5
 8006bc4:	4630      	mov	r0, r6
 8006bc6:	4b06      	ldr	r3, [pc, #24]	@ (8006be0 <_vfiprintf_r+0x22c>)
 8006bc8:	a904      	add	r1, sp, #16
 8006bca:	f7fe f843 	bl	8004c54 <_printf_i>
 8006bce:	e7e4      	b.n	8006b9a <_vfiprintf_r+0x1e6>
 8006bd0:	08007268 	.word	0x08007268
 8006bd4:	0800726e 	.word	0x0800726e
 8006bd8:	08007272 	.word	0x08007272
 8006bdc:	08004719 	.word	0x08004719
 8006be0:	0800698f 	.word	0x0800698f

08006be4 <__sflush_r>:
 8006be4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bea:	0716      	lsls	r6, r2, #28
 8006bec:	4605      	mov	r5, r0
 8006bee:	460c      	mov	r4, r1
 8006bf0:	d454      	bmi.n	8006c9c <__sflush_r+0xb8>
 8006bf2:	684b      	ldr	r3, [r1, #4]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	dc02      	bgt.n	8006bfe <__sflush_r+0x1a>
 8006bf8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	dd48      	ble.n	8006c90 <__sflush_r+0xac>
 8006bfe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006c00:	2e00      	cmp	r6, #0
 8006c02:	d045      	beq.n	8006c90 <__sflush_r+0xac>
 8006c04:	2300      	movs	r3, #0
 8006c06:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006c0a:	682f      	ldr	r7, [r5, #0]
 8006c0c:	6a21      	ldr	r1, [r4, #32]
 8006c0e:	602b      	str	r3, [r5, #0]
 8006c10:	d030      	beq.n	8006c74 <__sflush_r+0x90>
 8006c12:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006c14:	89a3      	ldrh	r3, [r4, #12]
 8006c16:	0759      	lsls	r1, r3, #29
 8006c18:	d505      	bpl.n	8006c26 <__sflush_r+0x42>
 8006c1a:	6863      	ldr	r3, [r4, #4]
 8006c1c:	1ad2      	subs	r2, r2, r3
 8006c1e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006c20:	b10b      	cbz	r3, 8006c26 <__sflush_r+0x42>
 8006c22:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006c24:	1ad2      	subs	r2, r2, r3
 8006c26:	2300      	movs	r3, #0
 8006c28:	4628      	mov	r0, r5
 8006c2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006c2c:	6a21      	ldr	r1, [r4, #32]
 8006c2e:	47b0      	blx	r6
 8006c30:	1c43      	adds	r3, r0, #1
 8006c32:	89a3      	ldrh	r3, [r4, #12]
 8006c34:	d106      	bne.n	8006c44 <__sflush_r+0x60>
 8006c36:	6829      	ldr	r1, [r5, #0]
 8006c38:	291d      	cmp	r1, #29
 8006c3a:	d82b      	bhi.n	8006c94 <__sflush_r+0xb0>
 8006c3c:	4a28      	ldr	r2, [pc, #160]	@ (8006ce0 <__sflush_r+0xfc>)
 8006c3e:	410a      	asrs	r2, r1
 8006c40:	07d6      	lsls	r6, r2, #31
 8006c42:	d427      	bmi.n	8006c94 <__sflush_r+0xb0>
 8006c44:	2200      	movs	r2, #0
 8006c46:	6062      	str	r2, [r4, #4]
 8006c48:	6922      	ldr	r2, [r4, #16]
 8006c4a:	04d9      	lsls	r1, r3, #19
 8006c4c:	6022      	str	r2, [r4, #0]
 8006c4e:	d504      	bpl.n	8006c5a <__sflush_r+0x76>
 8006c50:	1c42      	adds	r2, r0, #1
 8006c52:	d101      	bne.n	8006c58 <__sflush_r+0x74>
 8006c54:	682b      	ldr	r3, [r5, #0]
 8006c56:	b903      	cbnz	r3, 8006c5a <__sflush_r+0x76>
 8006c58:	6560      	str	r0, [r4, #84]	@ 0x54
 8006c5a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c5c:	602f      	str	r7, [r5, #0]
 8006c5e:	b1b9      	cbz	r1, 8006c90 <__sflush_r+0xac>
 8006c60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c64:	4299      	cmp	r1, r3
 8006c66:	d002      	beq.n	8006c6e <__sflush_r+0x8a>
 8006c68:	4628      	mov	r0, r5
 8006c6a:	f7ff f9fd 	bl	8006068 <_free_r>
 8006c6e:	2300      	movs	r3, #0
 8006c70:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c72:	e00d      	b.n	8006c90 <__sflush_r+0xac>
 8006c74:	2301      	movs	r3, #1
 8006c76:	4628      	mov	r0, r5
 8006c78:	47b0      	blx	r6
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	1c50      	adds	r0, r2, #1
 8006c7e:	d1c9      	bne.n	8006c14 <__sflush_r+0x30>
 8006c80:	682b      	ldr	r3, [r5, #0]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d0c6      	beq.n	8006c14 <__sflush_r+0x30>
 8006c86:	2b1d      	cmp	r3, #29
 8006c88:	d001      	beq.n	8006c8e <__sflush_r+0xaa>
 8006c8a:	2b16      	cmp	r3, #22
 8006c8c:	d11d      	bne.n	8006cca <__sflush_r+0xe6>
 8006c8e:	602f      	str	r7, [r5, #0]
 8006c90:	2000      	movs	r0, #0
 8006c92:	e021      	b.n	8006cd8 <__sflush_r+0xf4>
 8006c94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c98:	b21b      	sxth	r3, r3
 8006c9a:	e01a      	b.n	8006cd2 <__sflush_r+0xee>
 8006c9c:	690f      	ldr	r7, [r1, #16]
 8006c9e:	2f00      	cmp	r7, #0
 8006ca0:	d0f6      	beq.n	8006c90 <__sflush_r+0xac>
 8006ca2:	0793      	lsls	r3, r2, #30
 8006ca4:	bf18      	it	ne
 8006ca6:	2300      	movne	r3, #0
 8006ca8:	680e      	ldr	r6, [r1, #0]
 8006caa:	bf08      	it	eq
 8006cac:	694b      	ldreq	r3, [r1, #20]
 8006cae:	1bf6      	subs	r6, r6, r7
 8006cb0:	600f      	str	r7, [r1, #0]
 8006cb2:	608b      	str	r3, [r1, #8]
 8006cb4:	2e00      	cmp	r6, #0
 8006cb6:	ddeb      	ble.n	8006c90 <__sflush_r+0xac>
 8006cb8:	4633      	mov	r3, r6
 8006cba:	463a      	mov	r2, r7
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	6a21      	ldr	r1, [r4, #32]
 8006cc0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006cc4:	47e0      	blx	ip
 8006cc6:	2800      	cmp	r0, #0
 8006cc8:	dc07      	bgt.n	8006cda <__sflush_r+0xf6>
 8006cca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8006cd6:	81a3      	strh	r3, [r4, #12]
 8006cd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cda:	4407      	add	r7, r0
 8006cdc:	1a36      	subs	r6, r6, r0
 8006cde:	e7e9      	b.n	8006cb4 <__sflush_r+0xd0>
 8006ce0:	dfbffffe 	.word	0xdfbffffe

08006ce4 <_fflush_r>:
 8006ce4:	b538      	push	{r3, r4, r5, lr}
 8006ce6:	690b      	ldr	r3, [r1, #16]
 8006ce8:	4605      	mov	r5, r0
 8006cea:	460c      	mov	r4, r1
 8006cec:	b913      	cbnz	r3, 8006cf4 <_fflush_r+0x10>
 8006cee:	2500      	movs	r5, #0
 8006cf0:	4628      	mov	r0, r5
 8006cf2:	bd38      	pop	{r3, r4, r5, pc}
 8006cf4:	b118      	cbz	r0, 8006cfe <_fflush_r+0x1a>
 8006cf6:	6a03      	ldr	r3, [r0, #32]
 8006cf8:	b90b      	cbnz	r3, 8006cfe <_fflush_r+0x1a>
 8006cfa:	f7fe f957 	bl	8004fac <__sinit>
 8006cfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d0f3      	beq.n	8006cee <_fflush_r+0xa>
 8006d06:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006d08:	07d0      	lsls	r0, r2, #31
 8006d0a:	d404      	bmi.n	8006d16 <_fflush_r+0x32>
 8006d0c:	0599      	lsls	r1, r3, #22
 8006d0e:	d402      	bmi.n	8006d16 <_fflush_r+0x32>
 8006d10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d12:	f7fe fb46 	bl	80053a2 <__retarget_lock_acquire_recursive>
 8006d16:	4628      	mov	r0, r5
 8006d18:	4621      	mov	r1, r4
 8006d1a:	f7ff ff63 	bl	8006be4 <__sflush_r>
 8006d1e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d20:	4605      	mov	r5, r0
 8006d22:	07da      	lsls	r2, r3, #31
 8006d24:	d4e4      	bmi.n	8006cf0 <_fflush_r+0xc>
 8006d26:	89a3      	ldrh	r3, [r4, #12]
 8006d28:	059b      	lsls	r3, r3, #22
 8006d2a:	d4e1      	bmi.n	8006cf0 <_fflush_r+0xc>
 8006d2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d2e:	f7fe fb39 	bl	80053a4 <__retarget_lock_release_recursive>
 8006d32:	e7dd      	b.n	8006cf0 <_fflush_r+0xc>

08006d34 <__swhatbuf_r>:
 8006d34:	b570      	push	{r4, r5, r6, lr}
 8006d36:	460c      	mov	r4, r1
 8006d38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d3c:	4615      	mov	r5, r2
 8006d3e:	2900      	cmp	r1, #0
 8006d40:	461e      	mov	r6, r3
 8006d42:	b096      	sub	sp, #88	@ 0x58
 8006d44:	da0c      	bge.n	8006d60 <__swhatbuf_r+0x2c>
 8006d46:	89a3      	ldrh	r3, [r4, #12]
 8006d48:	2100      	movs	r1, #0
 8006d4a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006d4e:	bf14      	ite	ne
 8006d50:	2340      	movne	r3, #64	@ 0x40
 8006d52:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006d56:	2000      	movs	r0, #0
 8006d58:	6031      	str	r1, [r6, #0]
 8006d5a:	602b      	str	r3, [r5, #0]
 8006d5c:	b016      	add	sp, #88	@ 0x58
 8006d5e:	bd70      	pop	{r4, r5, r6, pc}
 8006d60:	466a      	mov	r2, sp
 8006d62:	f000 f849 	bl	8006df8 <_fstat_r>
 8006d66:	2800      	cmp	r0, #0
 8006d68:	dbed      	blt.n	8006d46 <__swhatbuf_r+0x12>
 8006d6a:	9901      	ldr	r1, [sp, #4]
 8006d6c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006d70:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006d74:	4259      	negs	r1, r3
 8006d76:	4159      	adcs	r1, r3
 8006d78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006d7c:	e7eb      	b.n	8006d56 <__swhatbuf_r+0x22>

08006d7e <__smakebuf_r>:
 8006d7e:	898b      	ldrh	r3, [r1, #12]
 8006d80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d82:	079d      	lsls	r5, r3, #30
 8006d84:	4606      	mov	r6, r0
 8006d86:	460c      	mov	r4, r1
 8006d88:	d507      	bpl.n	8006d9a <__smakebuf_r+0x1c>
 8006d8a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006d8e:	6023      	str	r3, [r4, #0]
 8006d90:	6123      	str	r3, [r4, #16]
 8006d92:	2301      	movs	r3, #1
 8006d94:	6163      	str	r3, [r4, #20]
 8006d96:	b003      	add	sp, #12
 8006d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d9a:	466a      	mov	r2, sp
 8006d9c:	ab01      	add	r3, sp, #4
 8006d9e:	f7ff ffc9 	bl	8006d34 <__swhatbuf_r>
 8006da2:	9f00      	ldr	r7, [sp, #0]
 8006da4:	4605      	mov	r5, r0
 8006da6:	4639      	mov	r1, r7
 8006da8:	4630      	mov	r0, r6
 8006daa:	f7ff f9cf 	bl	800614c <_malloc_r>
 8006dae:	b948      	cbnz	r0, 8006dc4 <__smakebuf_r+0x46>
 8006db0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006db4:	059a      	lsls	r2, r3, #22
 8006db6:	d4ee      	bmi.n	8006d96 <__smakebuf_r+0x18>
 8006db8:	f023 0303 	bic.w	r3, r3, #3
 8006dbc:	f043 0302 	orr.w	r3, r3, #2
 8006dc0:	81a3      	strh	r3, [r4, #12]
 8006dc2:	e7e2      	b.n	8006d8a <__smakebuf_r+0xc>
 8006dc4:	89a3      	ldrh	r3, [r4, #12]
 8006dc6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006dca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dce:	81a3      	strh	r3, [r4, #12]
 8006dd0:	9b01      	ldr	r3, [sp, #4]
 8006dd2:	6020      	str	r0, [r4, #0]
 8006dd4:	b15b      	cbz	r3, 8006dee <__smakebuf_r+0x70>
 8006dd6:	4630      	mov	r0, r6
 8006dd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ddc:	f000 f81e 	bl	8006e1c <_isatty_r>
 8006de0:	b128      	cbz	r0, 8006dee <__smakebuf_r+0x70>
 8006de2:	89a3      	ldrh	r3, [r4, #12]
 8006de4:	f023 0303 	bic.w	r3, r3, #3
 8006de8:	f043 0301 	orr.w	r3, r3, #1
 8006dec:	81a3      	strh	r3, [r4, #12]
 8006dee:	89a3      	ldrh	r3, [r4, #12]
 8006df0:	431d      	orrs	r5, r3
 8006df2:	81a5      	strh	r5, [r4, #12]
 8006df4:	e7cf      	b.n	8006d96 <__smakebuf_r+0x18>
	...

08006df8 <_fstat_r>:
 8006df8:	b538      	push	{r3, r4, r5, lr}
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	4d06      	ldr	r5, [pc, #24]	@ (8006e18 <_fstat_r+0x20>)
 8006dfe:	4604      	mov	r4, r0
 8006e00:	4608      	mov	r0, r1
 8006e02:	4611      	mov	r1, r2
 8006e04:	602b      	str	r3, [r5, #0]
 8006e06:	f7fa fb8b 	bl	8001520 <_fstat>
 8006e0a:	1c43      	adds	r3, r0, #1
 8006e0c:	d102      	bne.n	8006e14 <_fstat_r+0x1c>
 8006e0e:	682b      	ldr	r3, [r5, #0]
 8006e10:	b103      	cbz	r3, 8006e14 <_fstat_r+0x1c>
 8006e12:	6023      	str	r3, [r4, #0]
 8006e14:	bd38      	pop	{r3, r4, r5, pc}
 8006e16:	bf00      	nop
 8006e18:	20000488 	.word	0x20000488

08006e1c <_isatty_r>:
 8006e1c:	b538      	push	{r3, r4, r5, lr}
 8006e1e:	2300      	movs	r3, #0
 8006e20:	4d05      	ldr	r5, [pc, #20]	@ (8006e38 <_isatty_r+0x1c>)
 8006e22:	4604      	mov	r4, r0
 8006e24:	4608      	mov	r0, r1
 8006e26:	602b      	str	r3, [r5, #0]
 8006e28:	f7fa fb89 	bl	800153e <_isatty>
 8006e2c:	1c43      	adds	r3, r0, #1
 8006e2e:	d102      	bne.n	8006e36 <_isatty_r+0x1a>
 8006e30:	682b      	ldr	r3, [r5, #0]
 8006e32:	b103      	cbz	r3, 8006e36 <_isatty_r+0x1a>
 8006e34:	6023      	str	r3, [r4, #0]
 8006e36:	bd38      	pop	{r3, r4, r5, pc}
 8006e38:	20000488 	.word	0x20000488

08006e3c <_sbrk_r>:
 8006e3c:	b538      	push	{r3, r4, r5, lr}
 8006e3e:	2300      	movs	r3, #0
 8006e40:	4d05      	ldr	r5, [pc, #20]	@ (8006e58 <_sbrk_r+0x1c>)
 8006e42:	4604      	mov	r4, r0
 8006e44:	4608      	mov	r0, r1
 8006e46:	602b      	str	r3, [r5, #0]
 8006e48:	f7fa fb90 	bl	800156c <_sbrk>
 8006e4c:	1c43      	adds	r3, r0, #1
 8006e4e:	d102      	bne.n	8006e56 <_sbrk_r+0x1a>
 8006e50:	682b      	ldr	r3, [r5, #0]
 8006e52:	b103      	cbz	r3, 8006e56 <_sbrk_r+0x1a>
 8006e54:	6023      	str	r3, [r4, #0]
 8006e56:	bd38      	pop	{r3, r4, r5, pc}
 8006e58:	20000488 	.word	0x20000488

08006e5c <memcpy>:
 8006e5c:	440a      	add	r2, r1
 8006e5e:	4291      	cmp	r1, r2
 8006e60:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e64:	d100      	bne.n	8006e68 <memcpy+0xc>
 8006e66:	4770      	bx	lr
 8006e68:	b510      	push	{r4, lr}
 8006e6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e6e:	4291      	cmp	r1, r2
 8006e70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e74:	d1f9      	bne.n	8006e6a <memcpy+0xe>
 8006e76:	bd10      	pop	{r4, pc}

08006e78 <__assert_func>:
 8006e78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006e7a:	4614      	mov	r4, r2
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	4b09      	ldr	r3, [pc, #36]	@ (8006ea4 <__assert_func+0x2c>)
 8006e80:	4605      	mov	r5, r0
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	68d8      	ldr	r0, [r3, #12]
 8006e86:	b954      	cbnz	r4, 8006e9e <__assert_func+0x26>
 8006e88:	4b07      	ldr	r3, [pc, #28]	@ (8006ea8 <__assert_func+0x30>)
 8006e8a:	461c      	mov	r4, r3
 8006e8c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006e90:	9100      	str	r1, [sp, #0]
 8006e92:	462b      	mov	r3, r5
 8006e94:	4905      	ldr	r1, [pc, #20]	@ (8006eac <__assert_func+0x34>)
 8006e96:	f000 f841 	bl	8006f1c <fiprintf>
 8006e9a:	f000 f851 	bl	8006f40 <abort>
 8006e9e:	4b04      	ldr	r3, [pc, #16]	@ (8006eb0 <__assert_func+0x38>)
 8006ea0:	e7f4      	b.n	8006e8c <__assert_func+0x14>
 8006ea2:	bf00      	nop
 8006ea4:	20000044 	.word	0x20000044
 8006ea8:	080072be 	.word	0x080072be
 8006eac:	08007290 	.word	0x08007290
 8006eb0:	08007283 	.word	0x08007283

08006eb4 <_calloc_r>:
 8006eb4:	b570      	push	{r4, r5, r6, lr}
 8006eb6:	fba1 5402 	umull	r5, r4, r1, r2
 8006eba:	b93c      	cbnz	r4, 8006ecc <_calloc_r+0x18>
 8006ebc:	4629      	mov	r1, r5
 8006ebe:	f7ff f945 	bl	800614c <_malloc_r>
 8006ec2:	4606      	mov	r6, r0
 8006ec4:	b928      	cbnz	r0, 8006ed2 <_calloc_r+0x1e>
 8006ec6:	2600      	movs	r6, #0
 8006ec8:	4630      	mov	r0, r6
 8006eca:	bd70      	pop	{r4, r5, r6, pc}
 8006ecc:	220c      	movs	r2, #12
 8006ece:	6002      	str	r2, [r0, #0]
 8006ed0:	e7f9      	b.n	8006ec6 <_calloc_r+0x12>
 8006ed2:	462a      	mov	r2, r5
 8006ed4:	4621      	mov	r1, r4
 8006ed6:	f7fe f9e7 	bl	80052a8 <memset>
 8006eda:	e7f5      	b.n	8006ec8 <_calloc_r+0x14>

08006edc <__ascii_mbtowc>:
 8006edc:	b082      	sub	sp, #8
 8006ede:	b901      	cbnz	r1, 8006ee2 <__ascii_mbtowc+0x6>
 8006ee0:	a901      	add	r1, sp, #4
 8006ee2:	b142      	cbz	r2, 8006ef6 <__ascii_mbtowc+0x1a>
 8006ee4:	b14b      	cbz	r3, 8006efa <__ascii_mbtowc+0x1e>
 8006ee6:	7813      	ldrb	r3, [r2, #0]
 8006ee8:	600b      	str	r3, [r1, #0]
 8006eea:	7812      	ldrb	r2, [r2, #0]
 8006eec:	1e10      	subs	r0, r2, #0
 8006eee:	bf18      	it	ne
 8006ef0:	2001      	movne	r0, #1
 8006ef2:	b002      	add	sp, #8
 8006ef4:	4770      	bx	lr
 8006ef6:	4610      	mov	r0, r2
 8006ef8:	e7fb      	b.n	8006ef2 <__ascii_mbtowc+0x16>
 8006efa:	f06f 0001 	mvn.w	r0, #1
 8006efe:	e7f8      	b.n	8006ef2 <__ascii_mbtowc+0x16>

08006f00 <__ascii_wctomb>:
 8006f00:	4603      	mov	r3, r0
 8006f02:	4608      	mov	r0, r1
 8006f04:	b141      	cbz	r1, 8006f18 <__ascii_wctomb+0x18>
 8006f06:	2aff      	cmp	r2, #255	@ 0xff
 8006f08:	d904      	bls.n	8006f14 <__ascii_wctomb+0x14>
 8006f0a:	228a      	movs	r2, #138	@ 0x8a
 8006f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f10:	601a      	str	r2, [r3, #0]
 8006f12:	4770      	bx	lr
 8006f14:	2001      	movs	r0, #1
 8006f16:	700a      	strb	r2, [r1, #0]
 8006f18:	4770      	bx	lr
	...

08006f1c <fiprintf>:
 8006f1c:	b40e      	push	{r1, r2, r3}
 8006f1e:	b503      	push	{r0, r1, lr}
 8006f20:	4601      	mov	r1, r0
 8006f22:	ab03      	add	r3, sp, #12
 8006f24:	4805      	ldr	r0, [pc, #20]	@ (8006f3c <fiprintf+0x20>)
 8006f26:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f2a:	6800      	ldr	r0, [r0, #0]
 8006f2c:	9301      	str	r3, [sp, #4]
 8006f2e:	f7ff fd41 	bl	80069b4 <_vfiprintf_r>
 8006f32:	b002      	add	sp, #8
 8006f34:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f38:	b003      	add	sp, #12
 8006f3a:	4770      	bx	lr
 8006f3c:	20000044 	.word	0x20000044

08006f40 <abort>:
 8006f40:	2006      	movs	r0, #6
 8006f42:	b508      	push	{r3, lr}
 8006f44:	f000 f82c 	bl	8006fa0 <raise>
 8006f48:	2001      	movs	r0, #1
 8006f4a:	f7fa fa9a 	bl	8001482 <_exit>

08006f4e <_raise_r>:
 8006f4e:	291f      	cmp	r1, #31
 8006f50:	b538      	push	{r3, r4, r5, lr}
 8006f52:	4605      	mov	r5, r0
 8006f54:	460c      	mov	r4, r1
 8006f56:	d904      	bls.n	8006f62 <_raise_r+0x14>
 8006f58:	2316      	movs	r3, #22
 8006f5a:	6003      	str	r3, [r0, #0]
 8006f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f60:	bd38      	pop	{r3, r4, r5, pc}
 8006f62:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006f64:	b112      	cbz	r2, 8006f6c <_raise_r+0x1e>
 8006f66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006f6a:	b94b      	cbnz	r3, 8006f80 <_raise_r+0x32>
 8006f6c:	4628      	mov	r0, r5
 8006f6e:	f000 f831 	bl	8006fd4 <_getpid_r>
 8006f72:	4622      	mov	r2, r4
 8006f74:	4601      	mov	r1, r0
 8006f76:	4628      	mov	r0, r5
 8006f78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f7c:	f000 b818 	b.w	8006fb0 <_kill_r>
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d00a      	beq.n	8006f9a <_raise_r+0x4c>
 8006f84:	1c59      	adds	r1, r3, #1
 8006f86:	d103      	bne.n	8006f90 <_raise_r+0x42>
 8006f88:	2316      	movs	r3, #22
 8006f8a:	6003      	str	r3, [r0, #0]
 8006f8c:	2001      	movs	r0, #1
 8006f8e:	e7e7      	b.n	8006f60 <_raise_r+0x12>
 8006f90:	2100      	movs	r1, #0
 8006f92:	4620      	mov	r0, r4
 8006f94:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006f98:	4798      	blx	r3
 8006f9a:	2000      	movs	r0, #0
 8006f9c:	e7e0      	b.n	8006f60 <_raise_r+0x12>
	...

08006fa0 <raise>:
 8006fa0:	4b02      	ldr	r3, [pc, #8]	@ (8006fac <raise+0xc>)
 8006fa2:	4601      	mov	r1, r0
 8006fa4:	6818      	ldr	r0, [r3, #0]
 8006fa6:	f7ff bfd2 	b.w	8006f4e <_raise_r>
 8006faa:	bf00      	nop
 8006fac:	20000044 	.word	0x20000044

08006fb0 <_kill_r>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	4d06      	ldr	r5, [pc, #24]	@ (8006fd0 <_kill_r+0x20>)
 8006fb6:	4604      	mov	r4, r0
 8006fb8:	4608      	mov	r0, r1
 8006fba:	4611      	mov	r1, r2
 8006fbc:	602b      	str	r3, [r5, #0]
 8006fbe:	f7fa fa50 	bl	8001462 <_kill>
 8006fc2:	1c43      	adds	r3, r0, #1
 8006fc4:	d102      	bne.n	8006fcc <_kill_r+0x1c>
 8006fc6:	682b      	ldr	r3, [r5, #0]
 8006fc8:	b103      	cbz	r3, 8006fcc <_kill_r+0x1c>
 8006fca:	6023      	str	r3, [r4, #0]
 8006fcc:	bd38      	pop	{r3, r4, r5, pc}
 8006fce:	bf00      	nop
 8006fd0:	20000488 	.word	0x20000488

08006fd4 <_getpid_r>:
 8006fd4:	f7fa ba3e 	b.w	8001454 <_getpid>

08006fd8 <_init>:
 8006fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fda:	bf00      	nop
 8006fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fde:	bc08      	pop	{r3}
 8006fe0:	469e      	mov	lr, r3
 8006fe2:	4770      	bx	lr

08006fe4 <_fini>:
 8006fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fe6:	bf00      	nop
 8006fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fea:	bc08      	pop	{r3}
 8006fec:	469e      	mov	lr, r3
 8006fee:	4770      	bx	lr
