Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 25
        -transition_time
        -capacitance
        -sort_by slack
Design : mkViterbi
Version: U-2022.12
Date   : Fri Nov  7 18:28:30 2025
****************************************

Operating Conditions: ss0p75v25c   Library: saed32lvt_ss0p75v25c
Wire Load Model Mode: enclosed

  Startpoint: curr_buffer_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_path_buffer_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  curr_buffer_reg_1_/CLK (DFFX1_LVT)                               0.000     0.000      0.000 r
  curr_buffer_reg_1_/Q (DFFX1_LVT)                                 0.035     0.179      0.179 f
  get_curr_buffer[1] (net)                      3        1.134               0.000      0.179 f
  U1094/A1 (OR2X1_LVT)                                             0.035     0.000      0.179 f
  U1094/Y (OR2X1_LVT)                                              0.030     0.082      0.261 f
  n460 (net)                                    1        0.589               0.000      0.261 f
  U1096/A5 (AO222X1_LVT)                                           0.030     0.000      0.261 f
  U1096/Y (AO222X1_LVT)                                            0.041     0.077      0.338 f
  n462 (net)                                    1        0.556               0.000      0.338 f
  U1098/A3 (AOI22X1_LVT)                                           0.041     0.000      0.338 f
  U1098/Y (AOI22X1_LVT)                                            0.028     0.103      0.441 r
  n463 (net)                                    1        0.542               0.000      0.441 r
  U1099/A3 (AOI21X1_LVT)                                           0.028     0.000      0.441 r
  U1099/Y (AOI21X1_LVT)                                            0.024     0.077      0.518 f
  n464 (net)                                    1        0.530               0.000      0.518 f
  U1100/A3 (AO21X1_LVT)                                            0.024     0.000      0.518 f
  U1100/Y (AO21X1_LVT)                                             0.036     0.059      0.577 f
  n466 (net)                                    1        0.545               0.000      0.577 f
  U1102/A3 (AO22X1_LVT)                                            0.036     0.000      0.577 f
  U1102/Y (AO22X1_LVT)                                             0.035     0.071      0.648 f
  n468 (net)                                    1        0.545               0.000      0.648 f
  U1104/A3 (AO22X1_LVT)                                            0.035     0.000      0.648 f
  U1104/Y (AO22X1_LVT)                                             0.034     0.069      0.717 f
  n470 (net)                                    1        0.487               0.000      0.717 f
  U1106/A2 (AOI21X1_LVT)                                           0.034     0.000      0.717 f
  U1106/Y (AOI21X1_LVT)                                            0.029     0.138      0.856 r
  n473 (net)                                    1        0.580               0.000      0.856 r
  U1108/A2 (OA21X1_LVT)                                            0.029     0.000      0.856 r
  U1108/Y (OA21X1_LVT)                                             0.035     0.075      0.930 r
  n475 (net)                                    1        0.547               0.000      0.930 r
  U1109/A4 (OA22X1_LVT)                                            0.035     0.000      0.930 r
  U1109/Y (OA22X1_LVT)                                             0.037     0.074      1.004 r
  n477 (net)                                    1        0.542               0.000      1.004 r
  U1110/A3 (AOI21X1_LVT)                                           0.037     0.000      1.004 r
  U1110/Y (AOI21X1_LVT)                                            0.024     0.081      1.085 f
  n487 (net)                                    1        0.558               0.000      1.085 f
  U1117/A2 (OA21X1_LVT)                                            0.024     0.000      1.085 f
  U1117/Y (OA21X1_LVT)                                             0.039     0.087      1.172 f
  n490 (net)                                    1        0.558               0.000      1.172 f
  U1119/A2 (OA21X1_LVT)                                            0.039     0.000      1.172 f
  U1119/Y (OA21X1_LVT)                                             0.039     0.093      1.265 f
  n493 (net)                                    1        0.521               0.000      1.265 f
  U1121/A1 (OAI22X1_LVT)                                           0.039     0.000      1.265 f
  U1121/Y (OAI22X1_LVT)                                            0.028     0.147      1.412 r
  n494 (net)                                    1        0.574               0.000      1.412 r
  U1122/A4 (AOI22X1_LVT)                                           0.028     0.000      1.412 r
  U1122/Y (AOI22X1_LVT)                                            0.027     0.098      1.510 f
  n496 (net)                                    1        0.661               0.000      1.510 f
  U1123/A3 (NOR3X0_LVT)                                            0.027     0.000      1.510 f
  U1123/Y (NOR3X0_LVT)                                             0.029     0.115      1.625 r
  n499 (net)                                    1        0.547               0.000      1.625 r
  U1124/A4 (OA22X1_LVT)                                            0.029     0.000      1.625 r
  U1124/Y (OA22X1_LVT)                                             0.038     0.072      1.698 r
  n502 (net)                                    1        0.580               0.000      1.698 r
  U1126/A2 (OA21X1_LVT)                                            0.038     0.000      1.698 r
  U1126/Y (OA21X1_LVT)                                             0.035     0.077      1.775 r
  n504 (net)                                    1        0.542               0.000      1.775 r
  U1127/A3 (AOI21X1_LVT)                                           0.035     0.000      1.775 r
  U1127/Y (AOI21X1_LVT)                                            0.030     0.086      1.861 f
  n505 (net)                                    1        1.422               0.000      1.861 f
  U1128/CI (FADDX1_LVT)                                            0.030     0.000      1.861 f
  U1128/CO (FADDX1_LVT)                                            0.046     0.102      1.963 f
  n506 (net)                                    1        0.593               0.000      1.963 f
  U1129/A4 (OAI22X1_LVT)                                           0.046     0.000      1.963 f
  U1129/Y (OAI22X1_LVT)                                            0.028     0.114      2.077 r
  n509 (net)                                    1        0.564               0.000      2.077 r
  U1131/A3 (AOI22X1_LVT)                                           0.028     0.000      2.077 r
  U1131/Y (AOI22X1_LVT)                                            0.027     0.093      2.170 f
  n510 (net)                                    1        0.651               0.000      2.170 f
  U1132/A3 (OR3X1_LVT)                                             0.027     0.000      2.170 f
  U1132/Y (OR3X1_LVT)                                              0.038     0.082      2.253 f
  n517 (net)                                    1        0.529               0.000      2.253 f
  U1137/A1 (AO21X1_LVT)                                            0.038     0.000      2.253 f
  U1137/Y (AO21X1_LVT)                                             0.046     0.114      2.367 f
  n522 (net)                                    3        1.939               0.000      2.367 f
  U1142/A2 (OAI21X2_LVT)                                           0.046     0.000      2.367 f
  U1142/Y (OAI21X2_LVT)                                            0.043     0.160      2.527 r
  n536 (net)                                    3        1.855               0.000      2.527 r
  U1143/A1 (AO21X1_LVT)                                            0.043     0.000      2.527 r
  U1143/Y (AO21X1_LVT)                                             0.039     0.086      2.613 r
  N348 (net)                                    1        0.677               0.000      2.613 r
  clk_gate_path_buffer_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_14)            0.000      2.613 r
  clk_gate_path_buffer_reg/EN (net)                      0.677               0.000      2.613 r
  clk_gate_path_buffer_reg/latch/D (LATCHX1_LVT)                   0.039     0.000      2.613 r
  data arrival time                                                                     2.613

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_path_buffer_reg/latch/CLK (LATCHX1_LVT)                           0.000      2.000 r
  time borrowed from endpoint                                                0.613      2.613
  data required time                                                                    2.613
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.613
  data arrival time                                                                    -2.613
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.074   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.926   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.613   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.387   
  ----------------------------------------------------------------------------------


  Startpoint: curr_buffer_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_bt_max_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  curr_buffer_reg_1_/CLK (DFFX1_LVT)                               0.000     0.000      0.000 r
  curr_buffer_reg_1_/Q (DFFX1_LVT)                                 0.035     0.179      0.179 f
  get_curr_buffer[1] (net)                      3        1.134               0.000      0.179 f
  U1094/A1 (OR2X1_LVT)                                             0.035     0.000      0.179 f
  U1094/Y (OR2X1_LVT)                                              0.030     0.082      0.261 f
  n460 (net)                                    1        0.589               0.000      0.261 f
  U1096/A5 (AO222X1_LVT)                                           0.030     0.000      0.261 f
  U1096/Y (AO222X1_LVT)                                            0.041     0.077      0.338 f
  n462 (net)                                    1        0.556               0.000      0.338 f
  U1098/A3 (AOI22X1_LVT)                                           0.041     0.000      0.338 f
  U1098/Y (AOI22X1_LVT)                                            0.028     0.103      0.441 r
  n463 (net)                                    1        0.542               0.000      0.441 r
  U1099/A3 (AOI21X1_LVT)                                           0.028     0.000      0.441 r
  U1099/Y (AOI21X1_LVT)                                            0.024     0.077      0.518 f
  n464 (net)                                    1        0.530               0.000      0.518 f
  U1100/A3 (AO21X1_LVT)                                            0.024     0.000      0.518 f
  U1100/Y (AO21X1_LVT)                                             0.036     0.059      0.577 f
  n466 (net)                                    1        0.545               0.000      0.577 f
  U1102/A3 (AO22X1_LVT)                                            0.036     0.000      0.577 f
  U1102/Y (AO22X1_LVT)                                             0.035     0.071      0.648 f
  n468 (net)                                    1        0.545               0.000      0.648 f
  U1104/A3 (AO22X1_LVT)                                            0.035     0.000      0.648 f
  U1104/Y (AO22X1_LVT)                                             0.034     0.069      0.717 f
  n470 (net)                                    1        0.487               0.000      0.717 f
  U1106/A2 (AOI21X1_LVT)                                           0.034     0.000      0.717 f
  U1106/Y (AOI21X1_LVT)                                            0.029     0.138      0.856 r
  n473 (net)                                    1        0.580               0.000      0.856 r
  U1108/A2 (OA21X1_LVT)                                            0.029     0.000      0.856 r
  U1108/Y (OA21X1_LVT)                                             0.035     0.075      0.930 r
  n475 (net)                                    1        0.547               0.000      0.930 r
  U1109/A4 (OA22X1_LVT)                                            0.035     0.000      0.930 r
  U1109/Y (OA22X1_LVT)                                             0.037     0.074      1.004 r
  n477 (net)                                    1        0.542               0.000      1.004 r
  U1110/A3 (AOI21X1_LVT)                                           0.037     0.000      1.004 r
  U1110/Y (AOI21X1_LVT)                                            0.024     0.081      1.085 f
  n487 (net)                                    1        0.558               0.000      1.085 f
  U1117/A2 (OA21X1_LVT)                                            0.024     0.000      1.085 f
  U1117/Y (OA21X1_LVT)                                             0.039     0.087      1.172 f
  n490 (net)                                    1        0.558               0.000      1.172 f
  U1119/A2 (OA21X1_LVT)                                            0.039     0.000      1.172 f
  U1119/Y (OA21X1_LVT)                                             0.039     0.093      1.265 f
  n493 (net)                                    1        0.521               0.000      1.265 f
  U1121/A1 (OAI22X1_LVT)                                           0.039     0.000      1.265 f
  U1121/Y (OAI22X1_LVT)                                            0.028     0.147      1.412 r
  n494 (net)                                    1        0.574               0.000      1.412 r
  U1122/A4 (AOI22X1_LVT)                                           0.028     0.000      1.412 r
  U1122/Y (AOI22X1_LVT)                                            0.027     0.098      1.510 f
  n496 (net)                                    1        0.661               0.000      1.510 f
  U1123/A3 (NOR3X0_LVT)                                            0.027     0.000      1.510 f
  U1123/Y (NOR3X0_LVT)                                             0.029     0.115      1.625 r
  n499 (net)                                    1        0.547               0.000      1.625 r
  U1124/A4 (OA22X1_LVT)                                            0.029     0.000      1.625 r
  U1124/Y (OA22X1_LVT)                                             0.038     0.072      1.698 r
  n502 (net)                                    1        0.580               0.000      1.698 r
  U1126/A2 (OA21X1_LVT)                                            0.038     0.000      1.698 r
  U1126/Y (OA21X1_LVT)                                             0.035     0.077      1.775 r
  n504 (net)                                    1        0.542               0.000      1.775 r
  U1127/A3 (AOI21X1_LVT)                                           0.035     0.000      1.775 r
  U1127/Y (AOI21X1_LVT)                                            0.030     0.086      1.861 f
  n505 (net)                                    1        1.422               0.000      1.861 f
  U1128/CI (FADDX1_LVT)                                            0.030     0.000      1.861 f
  U1128/CO (FADDX1_LVT)                                            0.046     0.102      1.963 f
  n506 (net)                                    1        0.593               0.000      1.963 f
  U1129/A4 (OAI22X1_LVT)                                           0.046     0.000      1.963 f
  U1129/Y (OAI22X1_LVT)                                            0.028     0.114      2.077 r
  n509 (net)                                    1        0.564               0.000      2.077 r
  U1131/A3 (AOI22X1_LVT)                                           0.028     0.000      2.077 r
  U1131/Y (AOI22X1_LVT)                                            0.027     0.093      2.170 f
  n510 (net)                                    1        0.651               0.000      2.170 f
  U1132/A3 (OR3X1_LVT)                                             0.027     0.000      2.170 f
  U1132/Y (OR3X1_LVT)                                              0.038     0.082      2.253 f
  n517 (net)                                    1        0.529               0.000      2.253 f
  U1137/A1 (AO21X1_LVT)                                            0.038     0.000      2.253 f
  U1137/Y (AO21X1_LVT)                                             0.046     0.114      2.367 f
  n522 (net)                                    3        1.939               0.000      2.367 f
  U1138/A2 (NOR2X0_LVT)                                            0.046     0.000      2.367 f
  U1138/Y (NOR2X0_LVT)                                             0.027     0.103      2.470 r
  n519 (net)                                    1        0.605               0.000      2.470 r
  U1139/A1 (OR2X1_LVT)                                             0.027     0.000      2.470 r
  U1139/Y (OR2X1_LVT)                                              0.031     0.062      2.532 r
  N111 (net)                                    1        0.677               0.000      2.532 r
  clk_gate_bt_max_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_1)                  0.000      2.532 r
  clk_gate_bt_max_reg/EN (net)                           0.677               0.000      2.532 r
  clk_gate_bt_max_reg/latch/D (LATCHX1_LVT)                        0.031     0.000      2.532 r
  data arrival time                                                                     2.532

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_bt_max_reg/latch/CLK (LATCHX1_LVT)                                0.000      2.000 r
  time borrowed from endpoint                                                0.532      2.532
  data required time                                                                    2.532
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.532
  data arrival time                                                                    -2.532
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.073   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.927   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.532   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.468   
  ----------------------------------------------------------------------------------


  Startpoint: curr_buffer_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_max_path_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  curr_buffer_reg_1_/CLK (DFFX1_LVT)                               0.000     0.000      0.000 r
  curr_buffer_reg_1_/Q (DFFX1_LVT)                                 0.035     0.179      0.179 f
  get_curr_buffer[1] (net)                      3        1.134               0.000      0.179 f
  U1094/A1 (OR2X1_LVT)                                             0.035     0.000      0.179 f
  U1094/Y (OR2X1_LVT)                                              0.030     0.082      0.261 f
  n460 (net)                                    1        0.589               0.000      0.261 f
  U1096/A5 (AO222X1_LVT)                                           0.030     0.000      0.261 f
  U1096/Y (AO222X1_LVT)                                            0.041     0.077      0.338 f
  n462 (net)                                    1        0.556               0.000      0.338 f
  U1098/A3 (AOI22X1_LVT)                                           0.041     0.000      0.338 f
  U1098/Y (AOI22X1_LVT)                                            0.028     0.103      0.441 r
  n463 (net)                                    1        0.542               0.000      0.441 r
  U1099/A3 (AOI21X1_LVT)                                           0.028     0.000      0.441 r
  U1099/Y (AOI21X1_LVT)                                            0.024     0.077      0.518 f
  n464 (net)                                    1        0.530               0.000      0.518 f
  U1100/A3 (AO21X1_LVT)                                            0.024     0.000      0.518 f
  U1100/Y (AO21X1_LVT)                                             0.036     0.059      0.577 f
  n466 (net)                                    1        0.545               0.000      0.577 f
  U1102/A3 (AO22X1_LVT)                                            0.036     0.000      0.577 f
  U1102/Y (AO22X1_LVT)                                             0.035     0.071      0.648 f
  n468 (net)                                    1        0.545               0.000      0.648 f
  U1104/A3 (AO22X1_LVT)                                            0.035     0.000      0.648 f
  U1104/Y (AO22X1_LVT)                                             0.034     0.069      0.717 f
  n470 (net)                                    1        0.487               0.000      0.717 f
  U1106/A2 (AOI21X1_LVT)                                           0.034     0.000      0.717 f
  U1106/Y (AOI21X1_LVT)                                            0.029     0.138      0.856 r
  n473 (net)                                    1        0.580               0.000      0.856 r
  U1108/A2 (OA21X1_LVT)                                            0.029     0.000      0.856 r
  U1108/Y (OA21X1_LVT)                                             0.035     0.075      0.930 r
  n475 (net)                                    1        0.547               0.000      0.930 r
  U1109/A4 (OA22X1_LVT)                                            0.035     0.000      0.930 r
  U1109/Y (OA22X1_LVT)                                             0.037     0.074      1.004 r
  n477 (net)                                    1        0.542               0.000      1.004 r
  U1110/A3 (AOI21X1_LVT)                                           0.037     0.000      1.004 r
  U1110/Y (AOI21X1_LVT)                                            0.024     0.081      1.085 f
  n487 (net)                                    1        0.558               0.000      1.085 f
  U1117/A2 (OA21X1_LVT)                                            0.024     0.000      1.085 f
  U1117/Y (OA21X1_LVT)                                             0.039     0.087      1.172 f
  n490 (net)                                    1        0.558               0.000      1.172 f
  U1119/A2 (OA21X1_LVT)                                            0.039     0.000      1.172 f
  U1119/Y (OA21X1_LVT)                                             0.039     0.093      1.265 f
  n493 (net)                                    1        0.521               0.000      1.265 f
  U1121/A1 (OAI22X1_LVT)                                           0.039     0.000      1.265 f
  U1121/Y (OAI22X1_LVT)                                            0.028     0.147      1.412 r
  n494 (net)                                    1        0.574               0.000      1.412 r
  U1122/A4 (AOI22X1_LVT)                                           0.028     0.000      1.412 r
  U1122/Y (AOI22X1_LVT)                                            0.027     0.098      1.510 f
  n496 (net)                                    1        0.661               0.000      1.510 f
  U1123/A3 (NOR3X0_LVT)                                            0.027     0.000      1.510 f
  U1123/Y (NOR3X0_LVT)                                             0.029     0.115      1.625 r
  n499 (net)                                    1        0.547               0.000      1.625 r
  U1124/A4 (OA22X1_LVT)                                            0.029     0.000      1.625 r
  U1124/Y (OA22X1_LVT)                                             0.038     0.072      1.698 r
  n502 (net)                                    1        0.580               0.000      1.698 r
  U1126/A2 (OA21X1_LVT)                                            0.038     0.000      1.698 r
  U1126/Y (OA21X1_LVT)                                             0.035     0.077      1.775 r
  n504 (net)                                    1        0.542               0.000      1.775 r
  U1127/A3 (AOI21X1_LVT)                                           0.035     0.000      1.775 r
  U1127/Y (AOI21X1_LVT)                                            0.030     0.086      1.861 f
  n505 (net)                                    1        1.422               0.000      1.861 f
  U1128/CI (FADDX1_LVT)                                            0.030     0.000      1.861 f
  U1128/CO (FADDX1_LVT)                                            0.046     0.102      1.963 f
  n506 (net)                                    1        0.593               0.000      1.963 f
  U1129/A4 (OAI22X1_LVT)                                           0.046     0.000      1.963 f
  U1129/Y (OAI22X1_LVT)                                            0.028     0.114      2.077 r
  n509 (net)                                    1        0.564               0.000      2.077 r
  U1131/A3 (AOI22X1_LVT)                                           0.028     0.000      2.077 r
  U1131/Y (AOI22X1_LVT)                                            0.027     0.093      2.170 f
  n510 (net)                                    1        0.651               0.000      2.170 f
  U1132/A3 (OR3X1_LVT)                                             0.027     0.000      2.170 f
  U1132/Y (OR3X1_LVT)                                              0.038     0.082      2.253 f
  n517 (net)                                    1        0.529               0.000      2.253 f
  U1137/A1 (AO21X1_LVT)                                            0.038     0.000      2.253 f
  U1137/Y (AO21X1_LVT)                                             0.046     0.114      2.367 f
  n522 (net)                                    3        1.939               0.000      2.367 f
  U1140/A2 (NOR2X0_LVT)                                            0.046     0.000      2.367 f
  U1140/Y (NOR2X0_LVT)                                             0.028     0.104      2.471 r
  n520 (net)                                    1        0.702               0.000      2.471 r
  U1141/A2 (OR2X1_LVT)                                             0.028     0.000      2.471 r
  U1141/Y (OR2X1_LVT)                                              0.038     0.058      2.529 r
  N250 (net)                                    1        0.677               0.000      2.529 r
  clk_gate_max_path_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_8)                0.000      2.529 r
  clk_gate_max_path_reg/EN (net)                         0.677               0.000      2.529 r
  clk_gate_max_path_reg/latch/D (LATCHX1_LVT)                      0.038     0.000      2.529 r
  data arrival time                                                                     2.529

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_max_path_reg/latch/CLK (LATCHX1_LVT)                              0.000      2.000 r
  time borrowed from endpoint                                                0.529      2.529
  data required time                                                                    2.529
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.529
  data arrival time                                                                    -2.529
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.074   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.926   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.529   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.471   
  ----------------------------------------------------------------------------------


  Startpoint: adder/res_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_max_state_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkViterbi          8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/res_reg_1_/CLK (DFFX1_LVT)                                 0.000     0.000      0.000 r
  adder/res_reg_1_/Q (DFFX1_LVT)                                   0.047     0.188      0.188 r
  adder/get_res[1] (net)                        3        1.683               0.000      0.188 r
  adder/get_res[1] (mkFP32_Adder)                                            0.000      0.188 r
  adder_get_res[1] (net)                                 1.683               0.000      0.188 r
  U769/A (INVX0_LVT)                                               0.047     0.000      0.188 r
  U769/Y (INVX0_LVT)                                               0.038     0.035      0.223 f
  n614 (net)                                    3        1.506               0.000      0.223 f
  U1356/A2 (OA22X1_LVT)                                            0.038     0.000      0.223 f
  U1356/Y (OA22X1_LVT)                                             0.047     0.108      0.331 f
  n571 (net)                                    1        0.545               0.000      0.331 f
  U1358/A3 (AO22X1_LVT)                                            0.047     0.000      0.331 f
  U1358/Y (AO22X1_LVT)                                             0.039     0.082      0.413 f
  n572 (net)                                    2        1.160               0.000      0.413 f
  U1359/A4 (AO222X1_LVT)                                           0.039     0.000      0.413 f
  U1359/Y (AO222X1_LVT)                                            0.045     0.132      0.545 f
  n573 (net)                                    2        1.103               0.000      0.545 f
  U1360/A2 (AO222X1_LVT)                                           0.045     0.000      0.545 f
  U1360/Y (AO222X1_LVT)                                            0.046     0.162      0.707 f
  n574 (net)                                    2        1.160               0.000      0.707 f
  U1361/A4 (AO222X1_LVT)                                           0.046     0.000      0.707 f
  U1361/Y (AO222X1_LVT)                                            0.045     0.135      0.843 f
  n575 (net)                                    2        1.103               0.000      0.843 f
  U1362/A2 (AO222X1_LVT)                                           0.045     0.000      0.843 f
  U1362/Y (AO222X1_LVT)                                            0.044     0.160      1.003 f
  n577 (net)                                    2        0.964               0.000      1.003 f
  U1364/A1 (OA221X1_LVT)                                           0.044     0.000      1.003 f
  U1364/Y (OA221X1_LVT)                                            0.061     0.158      1.161 f
  n580 (net)                                    1        0.490               0.000      1.161 f
  U1366/A4 (OA221X1_LVT)                                           0.061     0.000      1.161 f
  U1366/Y (OA221X1_LVT)                                            0.062     0.128      1.288 f
  n583 (net)                                    1        0.526               0.000      1.288 f
  U1367/A4 (OA22X1_LVT)                                            0.062     0.000      1.288 f
  U1367/Y (OA22X1_LVT)                                             0.046     0.099      1.388 f
  n590 (net)                                    1        0.490               0.000      1.388 f
  U1371/A4 (OA221X1_LVT)                                           0.046     0.000      1.388 f
  U1371/Y (OA221X1_LVT)                                            0.062     0.121      1.509 f
  n593 (net)                                    1        0.526               0.000      1.509 f
  U1372/A4 (OA22X1_LVT)                                            0.062     0.000      1.509 f
  U1372/Y (OA22X1_LVT)                                             0.046     0.099      1.608 f
  n599 (net)                                    1        0.483               0.000      1.608 f
  U1378/A4 (OAI221X1_LVT)                                          0.046     0.000      1.608 f
  U1378/Y (OAI221X1_LVT)                                           0.035     0.158      1.765 r
  n608 (net)                                    1        0.619               0.000      1.765 r
  U1384/A1 (NAND3X0_LVT)                                           0.035     0.000      1.765 r
  U1384/Y (NAND3X0_LVT)                                            0.049     0.042      1.807 f
  n609 (net)                                    1        0.510               0.000      1.807 f
  U1385/A3 (NAND3X0_LVT)                                           0.049     0.000      1.807 f
  U1385/Y (NAND3X0_LVT)                                            0.054     0.063      1.871 r
  n612 (net)                                    1        0.547               0.000      1.871 r
  U1386/A2 (AND2X1_LVT)                                            0.054     0.000      1.871 r
  U1386/Y (AND2X1_LVT)                                             0.041     0.074      1.945 r
  n647 (net)                                    2        1.115               0.000      1.945 r
  U1387/A1 (NAND2X0_LVT)                                           0.041     0.000      1.945 r
  U1387/Y (NAND2X0_LVT)                                            0.053     0.036      1.981 f
  N289 (net)                                    1        0.655               0.000      1.981 f
  clk_gate_max_state_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_10)          0.000      1.981 f
  clk_gate_max_state_reg_reg/EN (net)                    0.655               0.000      1.981 f
  clk_gate_max_state_reg_reg/latch/D (LATCHX1_LVT)                 0.053     0.000      1.981 f
  data arrival time                                                                     1.981

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_max_state_reg_reg/latch/CLK (LATCHX1_LVT)                         0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.981
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.019

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.101   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.899   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: adder/res_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_max_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkViterbi          8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/res_reg_1_/CLK (DFFX1_LVT)                                 0.000     0.000      0.000 r
  adder/res_reg_1_/Q (DFFX1_LVT)                                   0.047     0.188      0.188 r
  adder/get_res[1] (net)                        3        1.683               0.000      0.188 r
  adder/get_res[1] (mkFP32_Adder)                                            0.000      0.188 r
  adder_get_res[1] (net)                                 1.683               0.000      0.188 r
  U769/A (INVX0_LVT)                                               0.047     0.000      0.188 r
  U769/Y (INVX0_LVT)                                               0.038     0.035      0.223 f
  n614 (net)                                    3        1.506               0.000      0.223 f
  U1356/A2 (OA22X1_LVT)                                            0.038     0.000      0.223 f
  U1356/Y (OA22X1_LVT)                                             0.047     0.108      0.331 f
  n571 (net)                                    1        0.545               0.000      0.331 f
  U1358/A3 (AO22X1_LVT)                                            0.047     0.000      0.331 f
  U1358/Y (AO22X1_LVT)                                             0.039     0.082      0.413 f
  n572 (net)                                    2        1.160               0.000      0.413 f
  U1359/A4 (AO222X1_LVT)                                           0.039     0.000      0.413 f
  U1359/Y (AO222X1_LVT)                                            0.045     0.132      0.545 f
  n573 (net)                                    2        1.103               0.000      0.545 f
  U1360/A2 (AO222X1_LVT)                                           0.045     0.000      0.545 f
  U1360/Y (AO222X1_LVT)                                            0.046     0.162      0.707 f
  n574 (net)                                    2        1.160               0.000      0.707 f
  U1361/A4 (AO222X1_LVT)                                           0.046     0.000      0.707 f
  U1361/Y (AO222X1_LVT)                                            0.045     0.135      0.843 f
  n575 (net)                                    2        1.103               0.000      0.843 f
  U1362/A2 (AO222X1_LVT)                                           0.045     0.000      0.843 f
  U1362/Y (AO222X1_LVT)                                            0.044     0.160      1.003 f
  n577 (net)                                    2        0.964               0.000      1.003 f
  U1364/A1 (OA221X1_LVT)                                           0.044     0.000      1.003 f
  U1364/Y (OA221X1_LVT)                                            0.061     0.158      1.161 f
  n580 (net)                                    1        0.490               0.000      1.161 f
  U1366/A4 (OA221X1_LVT)                                           0.061     0.000      1.161 f
  U1366/Y (OA221X1_LVT)                                            0.062     0.128      1.288 f
  n583 (net)                                    1        0.526               0.000      1.288 f
  U1367/A4 (OA22X1_LVT)                                            0.062     0.000      1.288 f
  U1367/Y (OA22X1_LVT)                                             0.046     0.099      1.388 f
  n590 (net)                                    1        0.490               0.000      1.388 f
  U1371/A4 (OA221X1_LVT)                                           0.046     0.000      1.388 f
  U1371/Y (OA221X1_LVT)                                            0.062     0.121      1.509 f
  n593 (net)                                    1        0.526               0.000      1.509 f
  U1372/A4 (OA22X1_LVT)                                            0.062     0.000      1.509 f
  U1372/Y (OA22X1_LVT)                                             0.046     0.099      1.608 f
  n599 (net)                                    1        0.483               0.000      1.608 f
  U1378/A4 (OAI221X1_LVT)                                          0.046     0.000      1.608 f
  U1378/Y (OAI221X1_LVT)                                           0.035     0.158      1.765 r
  n608 (net)                                    1        0.619               0.000      1.765 r
  U1384/A1 (NAND3X0_LVT)                                           0.035     0.000      1.765 r
  U1384/Y (NAND3X0_LVT)                                            0.049     0.042      1.807 f
  n609 (net)                                    1        0.510               0.000      1.807 f
  U1385/A3 (NAND3X0_LVT)                                           0.049     0.000      1.807 f
  U1385/Y (NAND3X0_LVT)                                            0.054     0.063      1.871 r
  n612 (net)                                    1        0.547               0.000      1.871 r
  U1386/A2 (AND2X1_LVT)                                            0.054     0.000      1.871 r
  U1386/Y (AND2X1_LVT)                                             0.041     0.074      1.945 r
  n647 (net)                                    2        1.115               0.000      1.945 r
  U1422/A1 (NAND2X0_LVT)                                           0.041     0.000      1.945 r
  U1422/Y (NAND2X0_LVT)                                            0.043     0.036      1.981 f
  N256 (net)                                    1        0.655               0.000      1.981 f
  clk_gate_max_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_9)                 0.000      1.981 f
  clk_gate_max_reg_reg/EN (net)                          0.655               0.000      1.981 f
  clk_gate_max_reg_reg/latch/D (LATCHX1_LVT)                       0.043     0.000      1.981 f
  data arrival time                                                                     1.981

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_max_reg_reg/latch/CLK (LATCHX1_LVT)                               0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.981
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.019

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.093   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.907   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: adder/shifted_mantissa_2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/final_mantissa_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkBrentKungAdder24 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/shifted_mantissa_2_reg_0_/CLK (DFFX1_LVT)                  0.000     0.000      0.000 r
  adder/shifted_mantissa_2_reg_0_/Q (DFFX1_LVT)                    0.038     0.182      0.182 f
  adder/rca_calculate_b[0] (net)                2        1.545               0.000      0.182 f
  adder/rca/calculate_b[0] (mkBrentKungAdder24)                              0.000      0.182 f
  adder/rca/calculate_b[0] (net)                         1.545               0.000      0.182 f
  adder/rca/U11/A2 (AND2X1_LVT)                                    0.038     0.000      0.182 f
  adder/rca/U11/Y (AND2X1_LVT)                                     0.037     0.083      0.266 f
  adder/rca/n90 (net)                           2        1.585               0.000      0.266 f
  adder/rca/U7/A (INVX0_LVT)                                       0.037     0.000      0.266 f
  adder/rca/U7/Y (INVX0_LVT)                                       0.028     0.037      0.303 r
  adder/rca/n2 (net)                            1        0.513               0.000      0.303 r
  adder/rca/U14/A1 (OAI21X1_LVT)                                   0.028     0.000      0.303 r
  adder/rca/U14/Y (OAI21X1_LVT)                                    0.044     0.137      0.440 f
  adder/rca/n15 (net)                           2        1.153               0.000      0.440 f
  adder/rca/U28/A1 (AOI21X1_LVT)                                   0.044     0.000      0.440 f
  adder/rca/U28/Y (AOI21X1_LVT)                                    0.035     0.144      0.584 r
  adder/rca/n42 (net)                           2        1.146               0.000      0.584 r
  adder/rca/U58/A2 (OAI21X1_LVT)                                   0.035     0.000      0.584 r
  adder/rca/U58/Y (OAI21X1_LVT)                                    0.044     0.132      0.716 f
  adder/rca/n103 (net)                          2        1.113               0.000      0.716 f
  adder/rca/U119/A1 (AO21X1_LVT)                                   0.044     0.000      0.716 f
  adder/rca/U119/Y (AO21X1_LVT)                                    0.043     0.114      0.830 f
  adder/rca/n112 (net)                          1        1.422               0.000      0.830 f
  adder/rca/U128/CI (FADDX1_LVT)                                   0.043     0.000      0.830 f
  adder/rca/U128/CO (FADDX1_LVT)                                   0.055     0.119      0.949 f
  adder/rca/n111 (net)                          1        1.422               0.000      0.949 f
  adder/rca/U127/CI (FADDX1_LVT)                                   0.055     0.000      0.949 f
  adder/rca/U127/CO (FADDX1_LVT)                                   0.055     0.124      1.073 f
  adder/rca/n110 (net)                          1        1.422               0.000      1.073 f
  adder/rca/U126/CI (FADDX1_LVT)                                   0.055     0.000      1.073 f
  adder/rca/U126/CO (FADDX1_LVT)                                   0.055     0.124      1.197 f
  adder/rca/n109 (net)                          1        1.422               0.000      1.197 f
  adder/rca/U125/CI (FADDX1_LVT)                                   0.055     0.000      1.197 f
  adder/rca/U125/CO (FADDX1_LVT)                                   0.055     0.124      1.321 f
  adder/rca/n108 (net)                          1        1.422               0.000      1.321 f
  adder/rca/U124/CI (FADDX1_LVT)                                   0.055     0.000      1.321 f
  adder/rca/U124/CO (FADDX1_LVT)                                   0.055     0.124      1.445 f
  adder/rca/n107 (net)                          1        1.422               0.000      1.445 f
  adder/rca/U123/CI (FADDX1_LVT)                                   0.055     0.000      1.445 f
  adder/rca/U123/CO (FADDX1_LVT)                                   0.055     0.124      1.568 f
  adder/rca/n106 (net)                          1        1.422               0.000      1.568 f
  adder/rca/U122/CI (FADDX1_LVT)                                   0.055     0.000      1.568 f
  adder/rca/U122/CO (FADDX1_LVT)                                   0.055     0.124      1.692 f
  adder/rca/n105 (net)                          1        1.422               0.000      1.692 f
  adder/rca/U121/CI (FADDX1_LVT)                                   0.055     0.000      1.692 f
  adder/rca/U121/CO (FADDX1_LVT)                                   0.055     0.124      1.816 f
  adder/rca/n104 (net)                          1        1.422               0.000      1.816 f
  adder/rca/U120/CI (FADDX1_LVT)                                   0.055     0.000      1.816 f
  adder/rca/U120/CO (FADDX1_LVT)                                   0.063     0.135      1.951 f
  adder/rca/calculate[0] (net)                  4        2.399               0.000      1.951 f
  adder/rca/calculate[0] (mkBrentKungAdder24)                                0.000      1.951 f
  adder/rca_calculate[0] (net)                           2.399               0.000      1.951 f
  adder/U497/A1 (NAND2X0_LVT)                                      0.063     0.000      1.951 f
  adder/U497/Y (NAND2X0_LVT)                                       0.065     0.075      2.027 r
  adder/n351 (net)                              1        0.705               0.000      2.027 r
  adder/U3/A2 (NOR2X2_LVT)                                         0.065     0.000      2.027 r
  adder/U3/Y (NOR2X2_LVT)                                          0.073     0.143      2.170 f
  adder/n446 (net)                             24       13.007               0.000      2.170 f
  adder/U500/A1 (AO21X1_LVT)                                       0.073     0.000      2.170 f
  adder/U500/Y (AO21X1_LVT)                                        0.044     0.133      2.304 f
  adder/n368 (net)                              2        1.582               0.000      2.304 f
  adder/U511/B0 (HADDX1_LVT)                                       0.044     0.000      2.304 f
  adder/U511/C1 (HADDX1_LVT)                                       0.038     0.083      2.387 f
  adder/n376 (net)                              1        0.980               0.000      2.387 f
  adder/U517/B0 (HADDX1_LVT)                                       0.038     0.000      2.387 f
  adder/U517/C1 (HADDX1_LVT)                                       0.038     0.080      2.467 f
  adder/n384 (net)                              1        0.980               0.000      2.467 f
  adder/U522/B0 (HADDX1_LVT)                                       0.038     0.000      2.467 f
  adder/U522/C1 (HADDX1_LVT)                                       0.038     0.080      2.547 f
  adder/n392 (net)                              1        0.980               0.000      2.547 f
  adder/U527/B0 (HADDX1_LVT)                                       0.038     0.000      2.547 f
  adder/U527/C1 (HADDX1_LVT)                                       0.038     0.080      2.627 f
  adder/n400 (net)                              1        0.980               0.000      2.627 f
  adder/U533/B0 (HADDX1_LVT)                                       0.038     0.000      2.627 f
  adder/U533/C1 (HADDX1_LVT)                                       0.038     0.080      2.706 f
  adder/n408 (net)                              1        0.980               0.000      2.706 f
  adder/U539/B0 (HADDX1_LVT)                                       0.038     0.000      2.706 f
  adder/U539/C1 (HADDX1_LVT)                                       0.038     0.080      2.786 f
  adder/n416 (net)                              1        0.980               0.000      2.786 f
  adder/U545/B0 (HADDX1_LVT)                                       0.038     0.000      2.786 f
  adder/U545/C1 (HADDX1_LVT)                                       0.038     0.080      2.866 f
  adder/n424 (net)                              1        0.980               0.000      2.866 f
  adder/U551/B0 (HADDX1_LVT)                                       0.038     0.000      2.866 f
  adder/U551/C1 (HADDX1_LVT)                                       0.038     0.080      2.946 f
  adder/n432 (net)                              1        0.980               0.000      2.946 f
  adder/U557/B0 (HADDX1_LVT)                                       0.038     0.000      2.946 f
  adder/U557/C1 (HADDX1_LVT)                                       0.038     0.080      3.026 f
  adder/n440 (net)                              1        0.980               0.000      3.026 f
  adder/U563/B0 (HADDX1_LVT)                                       0.038     0.000      3.026 f
  adder/U563/C1 (HADDX1_LVT)                                       0.038     0.080      3.105 f
  adder/n449 (net)                              1        0.980               0.000      3.105 f
  adder/U569/B0 (HADDX1_LVT)                                       0.038     0.000      3.105 f
  adder/U569/C1 (HADDX1_LVT)                                       0.038     0.080      3.185 f
  adder/n457 (net)                              1        0.980               0.000      3.185 f
  adder/U575/B0 (HADDX1_LVT)                                       0.038     0.000      3.185 f
  adder/U575/C1 (HADDX1_LVT)                                       0.038     0.080      3.265 f
  adder/n465 (net)                              1        0.980               0.000      3.265 f
  adder/U581/B0 (HADDX1_LVT)                                       0.038     0.000      3.265 f
  adder/U581/C1 (HADDX1_LVT)                                       0.038     0.080      3.345 f
  adder/n473 (net)                              1        0.980               0.000      3.345 f
  adder/U587/B0 (HADDX1_LVT)                                       0.038     0.000      3.345 f
  adder/U587/C1 (HADDX1_LVT)                                       0.038     0.080      3.425 f
  adder/n481 (net)                              1        0.980               0.000      3.425 f
  adder/U593/B0 (HADDX1_LVT)                                       0.038     0.000      3.425 f
  adder/U593/C1 (HADDX1_LVT)                                       0.038     0.080      3.505 f
  adder/n489 (net)                              1        0.980               0.000      3.505 f
  adder/U600/B0 (HADDX1_LVT)                                       0.038     0.000      3.505 f
  adder/U600/C1 (HADDX1_LVT)                                       0.038     0.080      3.584 f
  adder/n497 (net)                              1        0.980               0.000      3.584 f
  adder/U607/B0 (HADDX1_LVT)                                       0.038     0.000      3.584 f
  adder/U607/C1 (HADDX1_LVT)                                       0.038     0.080      3.664 f
  adder/n505 (net)                              1        0.980               0.000      3.664 f
  adder/U614/B0 (HADDX1_LVT)                                       0.038     0.000      3.664 f
  adder/U614/C1 (HADDX1_LVT)                                       0.038     0.080      3.744 f
  adder/n513 (net)                              1        0.980               0.000      3.744 f
  adder/U621/B0 (HADDX1_LVT)                                       0.038     0.000      3.744 f
  adder/U621/C1 (HADDX1_LVT)                                       0.038     0.080      3.824 f
  adder/n521 (net)                              1        0.980               0.000      3.824 f
  adder/U628/B0 (HADDX1_LVT)                                       0.038     0.000      3.824 f
  adder/U628/C1 (HADDX1_LVT)                                       0.038     0.080      3.904 f
  adder/n530 (net)                              1        0.980               0.000      3.904 f
  adder/U634/B0 (HADDX1_LVT)                                       0.038     0.000      3.904 f
  adder/U634/C1 (HADDX1_LVT)                                       0.039     0.082      3.985 f
  adder/n536 (net)                              1        1.184               0.000      3.985 f
  adder/U637/A1 (XNOR2X1_LVT)                                      0.039     0.000      3.985 f
  adder/U637/Y (XNOR2X1_LVT)                                       0.044     0.131      4.116 r
  adder/n538 (net)                              1        0.590               0.000      4.116 r
  adder/U638/A1 (NOR2X0_LVT)                                       0.044     0.000      4.116 r
  adder/U638/Y (NOR2X0_LVT)                                        0.027     0.092      4.209 f
  adder/n539 (net)                              1        0.687               0.000      4.209 f
  adder/U639/A2 (OR2X1_LVT)                                        0.027     0.000      4.209 f
  adder/U639/Y (OR2X1_LVT)                                         0.028     0.065      4.274 f
  adder/N298 (net)                              1        0.544               0.000      4.274 f
  adder/final_mantissa_reg_22_/D (DFFX1_LVT)                       0.028     0.000      4.274 f
  data arrival time                                                                     4.274

  clock CLK (rise edge)                                                      6.000      6.000
  clock network delay (ideal)                                                0.000      6.000
  clock uncertainty                                                         -1.000      5.000
  adder/final_mantissa_reg_22_/CLK (DFFX1_LVT)                               0.000      5.000 r
  library setup time                                                        -0.081      4.919
  data required time                                                                    4.919
  ----------------------------------------------------------------------------------------------
  data required time                                                                    4.919
  data arrival time                                                                    -4.274
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.645


  Startpoint: adder/shifted_mantissa_2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/final_mantissa_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkBrentKungAdder24 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/shifted_mantissa_2_reg_0_/CLK (DFFX1_LVT)                  0.000     0.000      0.000 r
  adder/shifted_mantissa_2_reg_0_/Q (DFFX1_LVT)                    0.038     0.182      0.182 f
  adder/rca_calculate_b[0] (net)                2        1.545               0.000      0.182 f
  adder/rca/calculate_b[0] (mkBrentKungAdder24)                              0.000      0.182 f
  adder/rca/calculate_b[0] (net)                         1.545               0.000      0.182 f
  adder/rca/U11/A2 (AND2X1_LVT)                                    0.038     0.000      0.182 f
  adder/rca/U11/Y (AND2X1_LVT)                                     0.037     0.083      0.266 f
  adder/rca/n90 (net)                           2        1.585               0.000      0.266 f
  adder/rca/U7/A (INVX0_LVT)                                       0.037     0.000      0.266 f
  adder/rca/U7/Y (INVX0_LVT)                                       0.028     0.037      0.303 r
  adder/rca/n2 (net)                            1        0.513               0.000      0.303 r
  adder/rca/U14/A1 (OAI21X1_LVT)                                   0.028     0.000      0.303 r
  adder/rca/U14/Y (OAI21X1_LVT)                                    0.044     0.137      0.440 f
  adder/rca/n15 (net)                           2        1.153               0.000      0.440 f
  adder/rca/U28/A1 (AOI21X1_LVT)                                   0.044     0.000      0.440 f
  adder/rca/U28/Y (AOI21X1_LVT)                                    0.035     0.144      0.584 r
  adder/rca/n42 (net)                           2        1.146               0.000      0.584 r
  adder/rca/U58/A2 (OAI21X1_LVT)                                   0.035     0.000      0.584 r
  adder/rca/U58/Y (OAI21X1_LVT)                                    0.044     0.132      0.716 f
  adder/rca/n103 (net)                          2        1.113               0.000      0.716 f
  adder/rca/U119/A1 (AO21X1_LVT)                                   0.044     0.000      0.716 f
  adder/rca/U119/Y (AO21X1_LVT)                                    0.043     0.114      0.830 f
  adder/rca/n112 (net)                          1        1.422               0.000      0.830 f
  adder/rca/U128/CI (FADDX1_LVT)                                   0.043     0.000      0.830 f
  adder/rca/U128/CO (FADDX1_LVT)                                   0.055     0.119      0.949 f
  adder/rca/n111 (net)                          1        1.422               0.000      0.949 f
  adder/rca/U127/CI (FADDX1_LVT)                                   0.055     0.000      0.949 f
  adder/rca/U127/CO (FADDX1_LVT)                                   0.055     0.124      1.073 f
  adder/rca/n110 (net)                          1        1.422               0.000      1.073 f
  adder/rca/U126/CI (FADDX1_LVT)                                   0.055     0.000      1.073 f
  adder/rca/U126/CO (FADDX1_LVT)                                   0.055     0.124      1.197 f
  adder/rca/n109 (net)                          1        1.422               0.000      1.197 f
  adder/rca/U125/CI (FADDX1_LVT)                                   0.055     0.000      1.197 f
  adder/rca/U125/CO (FADDX1_LVT)                                   0.055     0.124      1.321 f
  adder/rca/n108 (net)                          1        1.422               0.000      1.321 f
  adder/rca/U124/CI (FADDX1_LVT)                                   0.055     0.000      1.321 f
  adder/rca/U124/CO (FADDX1_LVT)                                   0.055     0.124      1.445 f
  adder/rca/n107 (net)                          1        1.422               0.000      1.445 f
  adder/rca/U123/CI (FADDX1_LVT)                                   0.055     0.000      1.445 f
  adder/rca/U123/CO (FADDX1_LVT)                                   0.055     0.124      1.568 f
  adder/rca/n106 (net)                          1        1.422               0.000      1.568 f
  adder/rca/U122/CI (FADDX1_LVT)                                   0.055     0.000      1.568 f
  adder/rca/U122/CO (FADDX1_LVT)                                   0.055     0.124      1.692 f
  adder/rca/n105 (net)                          1        1.422               0.000      1.692 f
  adder/rca/U121/CI (FADDX1_LVT)                                   0.055     0.000      1.692 f
  adder/rca/U121/CO (FADDX1_LVT)                                   0.055     0.124      1.816 f
  adder/rca/n104 (net)                          1        1.422               0.000      1.816 f
  adder/rca/U120/CI (FADDX1_LVT)                                   0.055     0.000      1.816 f
  adder/rca/U120/CO (FADDX1_LVT)                                   0.063     0.135      1.951 f
  adder/rca/calculate[0] (net)                  4        2.399               0.000      1.951 f
  adder/rca/calculate[0] (mkBrentKungAdder24)                                0.000      1.951 f
  adder/rca_calculate[0] (net)                           2.399               0.000      1.951 f
  adder/U497/A1 (NAND2X0_LVT)                                      0.063     0.000      1.951 f
  adder/U497/Y (NAND2X0_LVT)                                       0.065     0.075      2.027 r
  adder/n351 (net)                              1        0.705               0.000      2.027 r
  adder/U3/A2 (NOR2X2_LVT)                                         0.065     0.000      2.027 r
  adder/U3/Y (NOR2X2_LVT)                                          0.073     0.143      2.170 f
  adder/n446 (net)                             24       13.007               0.000      2.170 f
  adder/U500/A1 (AO21X1_LVT)                                       0.073     0.000      2.170 f
  adder/U500/Y (AO21X1_LVT)                                        0.044     0.133      2.304 f
  adder/n368 (net)                              2        1.582               0.000      2.304 f
  adder/U511/B0 (HADDX1_LVT)                                       0.044     0.000      2.304 f
  adder/U511/C1 (HADDX1_LVT)                                       0.038     0.083      2.387 f
  adder/n376 (net)                              1        0.980               0.000      2.387 f
  adder/U517/B0 (HADDX1_LVT)                                       0.038     0.000      2.387 f
  adder/U517/C1 (HADDX1_LVT)                                       0.038     0.080      2.467 f
  adder/n384 (net)                              1        0.980               0.000      2.467 f
  adder/U522/B0 (HADDX1_LVT)                                       0.038     0.000      2.467 f
  adder/U522/C1 (HADDX1_LVT)                                       0.038     0.080      2.547 f
  adder/n392 (net)                              1        0.980               0.000      2.547 f
  adder/U527/B0 (HADDX1_LVT)                                       0.038     0.000      2.547 f
  adder/U527/C1 (HADDX1_LVT)                                       0.038     0.080      2.627 f
  adder/n400 (net)                              1        0.980               0.000      2.627 f
  adder/U533/B0 (HADDX1_LVT)                                       0.038     0.000      2.627 f
  adder/U533/C1 (HADDX1_LVT)                                       0.038     0.080      2.706 f
  adder/n408 (net)                              1        0.980               0.000      2.706 f
  adder/U539/B0 (HADDX1_LVT)                                       0.038     0.000      2.706 f
  adder/U539/C1 (HADDX1_LVT)                                       0.038     0.080      2.786 f
  adder/n416 (net)                              1        0.980               0.000      2.786 f
  adder/U545/B0 (HADDX1_LVT)                                       0.038     0.000      2.786 f
  adder/U545/C1 (HADDX1_LVT)                                       0.038     0.080      2.866 f
  adder/n424 (net)                              1        0.980               0.000      2.866 f
  adder/U551/B0 (HADDX1_LVT)                                       0.038     0.000      2.866 f
  adder/U551/C1 (HADDX1_LVT)                                       0.038     0.080      2.946 f
  adder/n432 (net)                              1        0.980               0.000      2.946 f
  adder/U557/B0 (HADDX1_LVT)                                       0.038     0.000      2.946 f
  adder/U557/C1 (HADDX1_LVT)                                       0.038     0.080      3.026 f
  adder/n440 (net)                              1        0.980               0.000      3.026 f
  adder/U563/B0 (HADDX1_LVT)                                       0.038     0.000      3.026 f
  adder/U563/C1 (HADDX1_LVT)                                       0.038     0.080      3.105 f
  adder/n449 (net)                              1        0.980               0.000      3.105 f
  adder/U569/B0 (HADDX1_LVT)                                       0.038     0.000      3.105 f
  adder/U569/C1 (HADDX1_LVT)                                       0.038     0.080      3.185 f
  adder/n457 (net)                              1        0.980               0.000      3.185 f
  adder/U575/B0 (HADDX1_LVT)                                       0.038     0.000      3.185 f
  adder/U575/C1 (HADDX1_LVT)                                       0.038     0.080      3.265 f
  adder/n465 (net)                              1        0.980               0.000      3.265 f
  adder/U581/B0 (HADDX1_LVT)                                       0.038     0.000      3.265 f
  adder/U581/C1 (HADDX1_LVT)                                       0.038     0.080      3.345 f
  adder/n473 (net)                              1        0.980               0.000      3.345 f
  adder/U587/B0 (HADDX1_LVT)                                       0.038     0.000      3.345 f
  adder/U587/C1 (HADDX1_LVT)                                       0.038     0.080      3.425 f
  adder/n481 (net)                              1        0.980               0.000      3.425 f
  adder/U593/B0 (HADDX1_LVT)                                       0.038     0.000      3.425 f
  adder/U593/C1 (HADDX1_LVT)                                       0.038     0.080      3.505 f
  adder/n489 (net)                              1        0.980               0.000      3.505 f
  adder/U600/B0 (HADDX1_LVT)                                       0.038     0.000      3.505 f
  adder/U600/C1 (HADDX1_LVT)                                       0.038     0.080      3.584 f
  adder/n497 (net)                              1        0.980               0.000      3.584 f
  adder/U607/B0 (HADDX1_LVT)                                       0.038     0.000      3.584 f
  adder/U607/C1 (HADDX1_LVT)                                       0.038     0.080      3.664 f
  adder/n505 (net)                              1        0.980               0.000      3.664 f
  adder/U614/B0 (HADDX1_LVT)                                       0.038     0.000      3.664 f
  adder/U614/C1 (HADDX1_LVT)                                       0.038     0.080      3.744 f
  adder/n513 (net)                              1        0.980               0.000      3.744 f
  adder/U621/B0 (HADDX1_LVT)                                       0.038     0.000      3.744 f
  adder/U621/C1 (HADDX1_LVT)                                       0.038     0.080      3.824 f
  adder/n521 (net)                              1        0.980               0.000      3.824 f
  adder/U628/B0 (HADDX1_LVT)                                       0.038     0.000      3.824 f
  adder/U628/C1 (HADDX1_LVT)                                       0.038     0.080      3.904 f
  adder/n530 (net)                              1        0.980               0.000      3.904 f
  adder/U634/B0 (HADDX1_LVT)                                       0.038     0.000      3.904 f
  adder/U634/SO (HADDX1_LVT)                                       0.034     0.136      4.040 r
  adder/n523 (net)                              1        0.591               0.000      4.040 r
  adder/U7/A (INVX0_LVT)                                           0.034     0.000      4.040 r
  adder/U7/Y (INVX0_LVT)                                           0.024     0.023      4.062 f
  adder/n524 (net)                              1        0.601               0.000      4.062 f
  adder/U629/A1 (NOR2X0_LVT)                                       0.024     0.000      4.062 f
  adder/U629/Y (NOR2X0_LVT)                                        0.029     0.104      4.167 r
  adder/n525 (net)                              1        0.702               0.000      4.167 r
  adder/U630/A2 (OR2X1_LVT)                                        0.029     0.000      4.167 r
  adder/U630/Y (OR2X1_LVT)                                         0.029     0.057      4.224 r
  adder/N297 (net)                              1        0.551               0.000      4.224 r
  adder/final_mantissa_reg_21_/D (DFFX1_LVT)                       0.029     0.000      4.224 r
  data arrival time                                                                     4.224

  clock CLK (rise edge)                                                      6.000      6.000
  clock network delay (ideal)                                                0.000      6.000
  clock uncertainty                                                         -1.000      5.000
  adder/final_mantissa_reg_21_/CLK (DFFX1_LVT)                               0.000      5.000 r
  library setup time                                                        -0.064      4.936
  data required time                                                                    4.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    4.936
  data arrival time                                                                    -4.224
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.712


  Startpoint: adder/shifted_mantissa_2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/final_mantissa_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkBrentKungAdder24 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/shifted_mantissa_2_reg_0_/CLK (DFFX1_LVT)                  0.000     0.000      0.000 r
  adder/shifted_mantissa_2_reg_0_/Q (DFFX1_LVT)                    0.038     0.182      0.182 f
  adder/rca_calculate_b[0] (net)                2        1.545               0.000      0.182 f
  adder/rca/calculate_b[0] (mkBrentKungAdder24)                              0.000      0.182 f
  adder/rca/calculate_b[0] (net)                         1.545               0.000      0.182 f
  adder/rca/U11/A2 (AND2X1_LVT)                                    0.038     0.000      0.182 f
  adder/rca/U11/Y (AND2X1_LVT)                                     0.037     0.083      0.266 f
  adder/rca/n90 (net)                           2        1.585               0.000      0.266 f
  adder/rca/U7/A (INVX0_LVT)                                       0.037     0.000      0.266 f
  adder/rca/U7/Y (INVX0_LVT)                                       0.028     0.037      0.303 r
  adder/rca/n2 (net)                            1        0.513               0.000      0.303 r
  adder/rca/U14/A1 (OAI21X1_LVT)                                   0.028     0.000      0.303 r
  adder/rca/U14/Y (OAI21X1_LVT)                                    0.044     0.137      0.440 f
  adder/rca/n15 (net)                           2        1.153               0.000      0.440 f
  adder/rca/U28/A1 (AOI21X1_LVT)                                   0.044     0.000      0.440 f
  adder/rca/U28/Y (AOI21X1_LVT)                                    0.035     0.144      0.584 r
  adder/rca/n42 (net)                           2        1.146               0.000      0.584 r
  adder/rca/U58/A2 (OAI21X1_LVT)                                   0.035     0.000      0.584 r
  adder/rca/U58/Y (OAI21X1_LVT)                                    0.044     0.132      0.716 f
  adder/rca/n103 (net)                          2        1.113               0.000      0.716 f
  adder/rca/U119/A1 (AO21X1_LVT)                                   0.044     0.000      0.716 f
  adder/rca/U119/Y (AO21X1_LVT)                                    0.043     0.114      0.830 f
  adder/rca/n112 (net)                          1        1.422               0.000      0.830 f
  adder/rca/U128/CI (FADDX1_LVT)                                   0.043     0.000      0.830 f
  adder/rca/U128/CO (FADDX1_LVT)                                   0.055     0.119      0.949 f
  adder/rca/n111 (net)                          1        1.422               0.000      0.949 f
  adder/rca/U127/CI (FADDX1_LVT)                                   0.055     0.000      0.949 f
  adder/rca/U127/CO (FADDX1_LVT)                                   0.055     0.124      1.073 f
  adder/rca/n110 (net)                          1        1.422               0.000      1.073 f
  adder/rca/U126/CI (FADDX1_LVT)                                   0.055     0.000      1.073 f
  adder/rca/U126/CO (FADDX1_LVT)                                   0.055     0.124      1.197 f
  adder/rca/n109 (net)                          1        1.422               0.000      1.197 f
  adder/rca/U125/CI (FADDX1_LVT)                                   0.055     0.000      1.197 f
  adder/rca/U125/CO (FADDX1_LVT)                                   0.055     0.124      1.321 f
  adder/rca/n108 (net)                          1        1.422               0.000      1.321 f
  adder/rca/U124/CI (FADDX1_LVT)                                   0.055     0.000      1.321 f
  adder/rca/U124/CO (FADDX1_LVT)                                   0.055     0.124      1.445 f
  adder/rca/n107 (net)                          1        1.422               0.000      1.445 f
  adder/rca/U123/CI (FADDX1_LVT)                                   0.055     0.000      1.445 f
  adder/rca/U123/CO (FADDX1_LVT)                                   0.055     0.124      1.568 f
  adder/rca/n106 (net)                          1        1.422               0.000      1.568 f
  adder/rca/U122/CI (FADDX1_LVT)                                   0.055     0.000      1.568 f
  adder/rca/U122/CO (FADDX1_LVT)                                   0.055     0.124      1.692 f
  adder/rca/n105 (net)                          1        1.422               0.000      1.692 f
  adder/rca/U121/CI (FADDX1_LVT)                                   0.055     0.000      1.692 f
  adder/rca/U121/CO (FADDX1_LVT)                                   0.055     0.124      1.816 f
  adder/rca/n104 (net)                          1        1.422               0.000      1.816 f
  adder/rca/U120/CI (FADDX1_LVT)                                   0.055     0.000      1.816 f
  adder/rca/U120/CO (FADDX1_LVT)                                   0.063     0.135      1.951 f
  adder/rca/calculate[0] (net)                  4        2.399               0.000      1.951 f
  adder/rca/calculate[0] (mkBrentKungAdder24)                                0.000      1.951 f
  adder/rca_calculate[0] (net)                           2.399               0.000      1.951 f
  adder/U497/A1 (NAND2X0_LVT)                                      0.063     0.000      1.951 f
  adder/U497/Y (NAND2X0_LVT)                                       0.065     0.075      2.027 r
  adder/n351 (net)                              1        0.705               0.000      2.027 r
  adder/U3/A2 (NOR2X2_LVT)                                         0.065     0.000      2.027 r
  adder/U3/Y (NOR2X2_LVT)                                          0.073     0.143      2.170 f
  adder/n446 (net)                             24       13.007               0.000      2.170 f
  adder/U500/A1 (AO21X1_LVT)                                       0.073     0.000      2.170 f
  adder/U500/Y (AO21X1_LVT)                                        0.044     0.133      2.304 f
  adder/n368 (net)                              2        1.582               0.000      2.304 f
  adder/U511/B0 (HADDX1_LVT)                                       0.044     0.000      2.304 f
  adder/U511/C1 (HADDX1_LVT)                                       0.038     0.083      2.387 f
  adder/n376 (net)                              1        0.980               0.000      2.387 f
  adder/U517/B0 (HADDX1_LVT)                                       0.038     0.000      2.387 f
  adder/U517/C1 (HADDX1_LVT)                                       0.038     0.080      2.467 f
  adder/n384 (net)                              1        0.980               0.000      2.467 f
  adder/U522/B0 (HADDX1_LVT)                                       0.038     0.000      2.467 f
  adder/U522/C1 (HADDX1_LVT)                                       0.038     0.080      2.547 f
  adder/n392 (net)                              1        0.980               0.000      2.547 f
  adder/U527/B0 (HADDX1_LVT)                                       0.038     0.000      2.547 f
  adder/U527/C1 (HADDX1_LVT)                                       0.038     0.080      2.627 f
  adder/n400 (net)                              1        0.980               0.000      2.627 f
  adder/U533/B0 (HADDX1_LVT)                                       0.038     0.000      2.627 f
  adder/U533/C1 (HADDX1_LVT)                                       0.038     0.080      2.706 f
  adder/n408 (net)                              1        0.980               0.000      2.706 f
  adder/U539/B0 (HADDX1_LVT)                                       0.038     0.000      2.706 f
  adder/U539/C1 (HADDX1_LVT)                                       0.038     0.080      2.786 f
  adder/n416 (net)                              1        0.980               0.000      2.786 f
  adder/U545/B0 (HADDX1_LVT)                                       0.038     0.000      2.786 f
  adder/U545/C1 (HADDX1_LVT)                                       0.038     0.080      2.866 f
  adder/n424 (net)                              1        0.980               0.000      2.866 f
  adder/U551/B0 (HADDX1_LVT)                                       0.038     0.000      2.866 f
  adder/U551/C1 (HADDX1_LVT)                                       0.038     0.080      2.946 f
  adder/n432 (net)                              1        0.980               0.000      2.946 f
  adder/U557/B0 (HADDX1_LVT)                                       0.038     0.000      2.946 f
  adder/U557/C1 (HADDX1_LVT)                                       0.038     0.080      3.026 f
  adder/n440 (net)                              1        0.980               0.000      3.026 f
  adder/U563/B0 (HADDX1_LVT)                                       0.038     0.000      3.026 f
  adder/U563/C1 (HADDX1_LVT)                                       0.038     0.080      3.105 f
  adder/n449 (net)                              1        0.980               0.000      3.105 f
  adder/U569/B0 (HADDX1_LVT)                                       0.038     0.000      3.105 f
  adder/U569/C1 (HADDX1_LVT)                                       0.038     0.080      3.185 f
  adder/n457 (net)                              1        0.980               0.000      3.185 f
  adder/U575/B0 (HADDX1_LVT)                                       0.038     0.000      3.185 f
  adder/U575/C1 (HADDX1_LVT)                                       0.038     0.080      3.265 f
  adder/n465 (net)                              1        0.980               0.000      3.265 f
  adder/U581/B0 (HADDX1_LVT)                                       0.038     0.000      3.265 f
  adder/U581/C1 (HADDX1_LVT)                                       0.038     0.080      3.345 f
  adder/n473 (net)                              1        0.980               0.000      3.345 f
  adder/U587/B0 (HADDX1_LVT)                                       0.038     0.000      3.345 f
  adder/U587/C1 (HADDX1_LVT)                                       0.038     0.080      3.425 f
  adder/n481 (net)                              1        0.980               0.000      3.425 f
  adder/U593/B0 (HADDX1_LVT)                                       0.038     0.000      3.425 f
  adder/U593/C1 (HADDX1_LVT)                                       0.038     0.080      3.505 f
  adder/n489 (net)                              1        0.980               0.000      3.505 f
  adder/U600/B0 (HADDX1_LVT)                                       0.038     0.000      3.505 f
  adder/U600/C1 (HADDX1_LVT)                                       0.038     0.080      3.584 f
  adder/n497 (net)                              1        0.980               0.000      3.584 f
  adder/U607/B0 (HADDX1_LVT)                                       0.038     0.000      3.584 f
  adder/U607/C1 (HADDX1_LVT)                                       0.038     0.080      3.664 f
  adder/n505 (net)                              1        0.980               0.000      3.664 f
  adder/U614/B0 (HADDX1_LVT)                                       0.038     0.000      3.664 f
  adder/U614/C1 (HADDX1_LVT)                                       0.038     0.080      3.744 f
  adder/n513 (net)                              1        0.980               0.000      3.744 f
  adder/U621/B0 (HADDX1_LVT)                                       0.038     0.000      3.744 f
  adder/U621/C1 (HADDX1_LVT)                                       0.038     0.080      3.824 f
  adder/n521 (net)                              1        0.980               0.000      3.824 f
  adder/U628/B0 (HADDX1_LVT)                                       0.038     0.000      3.824 f
  adder/U628/SO (HADDX1_LVT)                                       0.034     0.136      3.960 r
  adder/n515 (net)                              1        0.591               0.000      3.960 r
  adder/U8/A (INVX0_LVT)                                           0.034     0.000      3.960 r
  adder/U8/Y (INVX0_LVT)                                           0.024     0.023      3.983 f
  adder/n516 (net)                              1        0.601               0.000      3.983 f
  adder/U622/A1 (NOR2X0_LVT)                                       0.024     0.000      3.983 f
  adder/U622/Y (NOR2X0_LVT)                                        0.029     0.104      4.087 r
  adder/n517 (net)                              1        0.702               0.000      4.087 r
  adder/U623/A2 (OR2X1_LVT)                                        0.029     0.000      4.087 r
  adder/U623/Y (OR2X1_LVT)                                         0.029     0.057      4.144 r
  adder/N296 (net)                              1        0.551               0.000      4.144 r
  adder/final_mantissa_reg_20_/D (DFFX1_LVT)                       0.029     0.000      4.144 r
  data arrival time                                                                     4.144

  clock CLK (rise edge)                                                      6.000      6.000
  clock network delay (ideal)                                                0.000      6.000
  clock uncertainty                                                         -1.000      5.000
  adder/final_mantissa_reg_20_/CLK (DFFX1_LVT)                               0.000      5.000 r
  library setup time                                                        -0.064      4.936
  data required time                                                                    4.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    4.936
  data arrival time                                                                    -4.144
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.792


  Startpoint: adder/shifted_mantissa_2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/final_mantissa_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkBrentKungAdder24 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/shifted_mantissa_2_reg_0_/CLK (DFFX1_LVT)                  0.000     0.000      0.000 r
  adder/shifted_mantissa_2_reg_0_/Q (DFFX1_LVT)                    0.038     0.182      0.182 f
  adder/rca_calculate_b[0] (net)                2        1.545               0.000      0.182 f
  adder/rca/calculate_b[0] (mkBrentKungAdder24)                              0.000      0.182 f
  adder/rca/calculate_b[0] (net)                         1.545               0.000      0.182 f
  adder/rca/U11/A2 (AND2X1_LVT)                                    0.038     0.000      0.182 f
  adder/rca/U11/Y (AND2X1_LVT)                                     0.037     0.083      0.266 f
  adder/rca/n90 (net)                           2        1.585               0.000      0.266 f
  adder/rca/U7/A (INVX0_LVT)                                       0.037     0.000      0.266 f
  adder/rca/U7/Y (INVX0_LVT)                                       0.028     0.037      0.303 r
  adder/rca/n2 (net)                            1        0.513               0.000      0.303 r
  adder/rca/U14/A1 (OAI21X1_LVT)                                   0.028     0.000      0.303 r
  adder/rca/U14/Y (OAI21X1_LVT)                                    0.044     0.137      0.440 f
  adder/rca/n15 (net)                           2        1.153               0.000      0.440 f
  adder/rca/U28/A1 (AOI21X1_LVT)                                   0.044     0.000      0.440 f
  adder/rca/U28/Y (AOI21X1_LVT)                                    0.035     0.144      0.584 r
  adder/rca/n42 (net)                           2        1.146               0.000      0.584 r
  adder/rca/U58/A2 (OAI21X1_LVT)                                   0.035     0.000      0.584 r
  adder/rca/U58/Y (OAI21X1_LVT)                                    0.044     0.132      0.716 f
  adder/rca/n103 (net)                          2        1.113               0.000      0.716 f
  adder/rca/U119/A1 (AO21X1_LVT)                                   0.044     0.000      0.716 f
  adder/rca/U119/Y (AO21X1_LVT)                                    0.043     0.114      0.830 f
  adder/rca/n112 (net)                          1        1.422               0.000      0.830 f
  adder/rca/U128/CI (FADDX1_LVT)                                   0.043     0.000      0.830 f
  adder/rca/U128/CO (FADDX1_LVT)                                   0.055     0.119      0.949 f
  adder/rca/n111 (net)                          1        1.422               0.000      0.949 f
  adder/rca/U127/CI (FADDX1_LVT)                                   0.055     0.000      0.949 f
  adder/rca/U127/CO (FADDX1_LVT)                                   0.055     0.124      1.073 f
  adder/rca/n110 (net)                          1        1.422               0.000      1.073 f
  adder/rca/U126/CI (FADDX1_LVT)                                   0.055     0.000      1.073 f
  adder/rca/U126/CO (FADDX1_LVT)                                   0.055     0.124      1.197 f
  adder/rca/n109 (net)                          1        1.422               0.000      1.197 f
  adder/rca/U125/CI (FADDX1_LVT)                                   0.055     0.000      1.197 f
  adder/rca/U125/CO (FADDX1_LVT)                                   0.055     0.124      1.321 f
  adder/rca/n108 (net)                          1        1.422               0.000      1.321 f
  adder/rca/U124/CI (FADDX1_LVT)                                   0.055     0.000      1.321 f
  adder/rca/U124/CO (FADDX1_LVT)                                   0.055     0.124      1.445 f
  adder/rca/n107 (net)                          1        1.422               0.000      1.445 f
  adder/rca/U123/CI (FADDX1_LVT)                                   0.055     0.000      1.445 f
  adder/rca/U123/CO (FADDX1_LVT)                                   0.055     0.124      1.568 f
  adder/rca/n106 (net)                          1        1.422               0.000      1.568 f
  adder/rca/U122/CI (FADDX1_LVT)                                   0.055     0.000      1.568 f
  adder/rca/U122/CO (FADDX1_LVT)                                   0.055     0.124      1.692 f
  adder/rca/n105 (net)                          1        1.422               0.000      1.692 f
  adder/rca/U121/CI (FADDX1_LVT)                                   0.055     0.000      1.692 f
  adder/rca/U121/CO (FADDX1_LVT)                                   0.055     0.124      1.816 f
  adder/rca/n104 (net)                          1        1.422               0.000      1.816 f
  adder/rca/U120/CI (FADDX1_LVT)                                   0.055     0.000      1.816 f
  adder/rca/U120/CO (FADDX1_LVT)                                   0.063     0.135      1.951 f
  adder/rca/calculate[0] (net)                  4        2.399               0.000      1.951 f
  adder/rca/calculate[0] (mkBrentKungAdder24)                                0.000      1.951 f
  adder/rca_calculate[0] (net)                           2.399               0.000      1.951 f
  adder/U497/A1 (NAND2X0_LVT)                                      0.063     0.000      1.951 f
  adder/U497/Y (NAND2X0_LVT)                                       0.065     0.075      2.027 r
  adder/n351 (net)                              1        0.705               0.000      2.027 r
  adder/U3/A2 (NOR2X2_LVT)                                         0.065     0.000      2.027 r
  adder/U3/Y (NOR2X2_LVT)                                          0.073     0.143      2.170 f
  adder/n446 (net)                             24       13.007               0.000      2.170 f
  adder/U500/A1 (AO21X1_LVT)                                       0.073     0.000      2.170 f
  adder/U500/Y (AO21X1_LVT)                                        0.044     0.133      2.304 f
  adder/n368 (net)                              2        1.582               0.000      2.304 f
  adder/U511/B0 (HADDX1_LVT)                                       0.044     0.000      2.304 f
  adder/U511/C1 (HADDX1_LVT)                                       0.038     0.083      2.387 f
  adder/n376 (net)                              1        0.980               0.000      2.387 f
  adder/U517/B0 (HADDX1_LVT)                                       0.038     0.000      2.387 f
  adder/U517/C1 (HADDX1_LVT)                                       0.038     0.080      2.467 f
  adder/n384 (net)                              1        0.980               0.000      2.467 f
  adder/U522/B0 (HADDX1_LVT)                                       0.038     0.000      2.467 f
  adder/U522/C1 (HADDX1_LVT)                                       0.038     0.080      2.547 f
  adder/n392 (net)                              1        0.980               0.000      2.547 f
  adder/U527/B0 (HADDX1_LVT)                                       0.038     0.000      2.547 f
  adder/U527/C1 (HADDX1_LVT)                                       0.038     0.080      2.627 f
  adder/n400 (net)                              1        0.980               0.000      2.627 f
  adder/U533/B0 (HADDX1_LVT)                                       0.038     0.000      2.627 f
  adder/U533/C1 (HADDX1_LVT)                                       0.038     0.080      2.706 f
  adder/n408 (net)                              1        0.980               0.000      2.706 f
  adder/U539/B0 (HADDX1_LVT)                                       0.038     0.000      2.706 f
  adder/U539/C1 (HADDX1_LVT)                                       0.038     0.080      2.786 f
  adder/n416 (net)                              1        0.980               0.000      2.786 f
  adder/U545/B0 (HADDX1_LVT)                                       0.038     0.000      2.786 f
  adder/U545/C1 (HADDX1_LVT)                                       0.038     0.080      2.866 f
  adder/n424 (net)                              1        0.980               0.000      2.866 f
  adder/U551/B0 (HADDX1_LVT)                                       0.038     0.000      2.866 f
  adder/U551/C1 (HADDX1_LVT)                                       0.038     0.080      2.946 f
  adder/n432 (net)                              1        0.980               0.000      2.946 f
  adder/U557/B0 (HADDX1_LVT)                                       0.038     0.000      2.946 f
  adder/U557/C1 (HADDX1_LVT)                                       0.038     0.080      3.026 f
  adder/n440 (net)                              1        0.980               0.000      3.026 f
  adder/U563/B0 (HADDX1_LVT)                                       0.038     0.000      3.026 f
  adder/U563/C1 (HADDX1_LVT)                                       0.038     0.080      3.105 f
  adder/n449 (net)                              1        0.980               0.000      3.105 f
  adder/U569/B0 (HADDX1_LVT)                                       0.038     0.000      3.105 f
  adder/U569/C1 (HADDX1_LVT)                                       0.038     0.080      3.185 f
  adder/n457 (net)                              1        0.980               0.000      3.185 f
  adder/U575/B0 (HADDX1_LVT)                                       0.038     0.000      3.185 f
  adder/U575/C1 (HADDX1_LVT)                                       0.038     0.080      3.265 f
  adder/n465 (net)                              1        0.980               0.000      3.265 f
  adder/U581/B0 (HADDX1_LVT)                                       0.038     0.000      3.265 f
  adder/U581/C1 (HADDX1_LVT)                                       0.038     0.080      3.345 f
  adder/n473 (net)                              1        0.980               0.000      3.345 f
  adder/U587/B0 (HADDX1_LVT)                                       0.038     0.000      3.345 f
  adder/U587/C1 (HADDX1_LVT)                                       0.038     0.080      3.425 f
  adder/n481 (net)                              1        0.980               0.000      3.425 f
  adder/U593/B0 (HADDX1_LVT)                                       0.038     0.000      3.425 f
  adder/U593/C1 (HADDX1_LVT)                                       0.038     0.080      3.505 f
  adder/n489 (net)                              1        0.980               0.000      3.505 f
  adder/U600/B0 (HADDX1_LVT)                                       0.038     0.000      3.505 f
  adder/U600/C1 (HADDX1_LVT)                                       0.038     0.080      3.584 f
  adder/n497 (net)                              1        0.980               0.000      3.584 f
  adder/U607/B0 (HADDX1_LVT)                                       0.038     0.000      3.584 f
  adder/U607/C1 (HADDX1_LVT)                                       0.038     0.080      3.664 f
  adder/n505 (net)                              1        0.980               0.000      3.664 f
  adder/U614/B0 (HADDX1_LVT)                                       0.038     0.000      3.664 f
  adder/U614/C1 (HADDX1_LVT)                                       0.038     0.080      3.744 f
  adder/n513 (net)                              1        0.980               0.000      3.744 f
  adder/U621/B0 (HADDX1_LVT)                                       0.038     0.000      3.744 f
  adder/U621/SO (HADDX1_LVT)                                       0.034     0.136      3.880 r
  adder/n507 (net)                              1        0.591               0.000      3.880 r
  adder/U9/A (INVX0_LVT)                                           0.034     0.000      3.880 r
  adder/U9/Y (INVX0_LVT)                                           0.024     0.023      3.903 f
  adder/n508 (net)                              1        0.601               0.000      3.903 f
  adder/U615/A1 (NOR2X0_LVT)                                       0.024     0.000      3.903 f
  adder/U615/Y (NOR2X0_LVT)                                        0.029     0.104      4.007 r
  adder/n509 (net)                              1        0.702               0.000      4.007 r
  adder/U616/A2 (OR2X1_LVT)                                        0.029     0.000      4.007 r
  adder/U616/Y (OR2X1_LVT)                                         0.029     0.057      4.064 r
  adder/N295 (net)                              1        0.551               0.000      4.064 r
  adder/final_mantissa_reg_19_/D (DFFX1_LVT)                       0.029     0.000      4.064 r
  data arrival time                                                                     4.064

  clock CLK (rise edge)                                                      6.000      6.000
  clock network delay (ideal)                                                0.000      6.000
  clock uncertainty                                                         -1.000      5.000
  adder/final_mantissa_reg_19_/CLK (DFFX1_LVT)                               0.000      5.000 r
  library setup time                                                        -0.064      4.936
  data required time                                                                    4.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    4.936
  data arrival time                                                                    -4.064
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.872


  Startpoint: i_ctr_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_i_ctr_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  i_ctr_reg_0_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  i_ctr_reg_0_/Q (DFFX1_LVT)                                       0.060     0.198      0.198 r
  get_i_ctr[0] (net)                            6        2.843               0.000      0.198 r
  U871/A1 (AO21X1_LVT)                                             0.060     0.000      0.198 r
  U871/Y (AO21X1_LVT)                                              0.037     0.090      0.288 r
  n364 (net)                                    1        0.574               0.000      0.288 r
  U872/A4 (AO222X1_LVT)                                            0.037     0.000      0.288 r
  U872/Y (AO222X1_LVT)                                             0.061     0.131      0.419 r
  n365 (net)                                    2        1.201               0.000      0.419 r
  U873/A4 (AO222X1_LVT)                                            0.061     0.000      0.419 r
  U873/Y (AO222X1_LVT)                                             0.059     0.138      0.557 r
  n366 (net)                                    2        1.115               0.000      0.557 r
  U874/A4 (AOI222X1_LVT)                                           0.059     0.000      0.557 r
  U874/Y (AOI222X1_LVT)                                            0.039     0.159      0.716 f
  n367 (net)                                    1        1.422               0.000      0.716 f
  U875/CI (FADDX1_LVT)                                             0.039     0.000      0.716 f
  U875/CO (FADDX1_LVT)                                             0.076     0.145      0.862 f
  n750 (net)                                    7        4.141               0.000      0.862 f
  U1136/A1 (AND2X1_LVT)                                            0.076     0.000      0.862 f
  U1136/Y (AND2X1_LVT)                                             0.038     0.101      0.963 f
  n686 (net)                                    3        1.721               0.000      0.963 f
  U1466/A1 (NAND2X0_LVT)                                           0.038     0.000      0.963 f
  U1466/Y (NAND2X0_LVT)                                            0.058     0.058      1.020 r
  n688 (net)                                    1        0.597               0.000      1.020 r
  U1468/A3 (NAND4X0_LVT)                                           0.058     0.000      1.020 r
  U1468/Y (NAND4X0_LVT)                                            0.089     0.073      1.094 f
  N227 (net)                                    1        0.655               0.000      1.094 f
  clk_gate_i_ctr_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_5)                   0.000      1.094 f
  clk_gate_i_ctr_reg/EN (net)                            0.655               0.000      1.094 f
  clk_gate_i_ctr_reg/latch/D (LATCHX1_LVT)                         0.089     0.000      1.094 f
  data arrival time                                                                     1.094

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_i_ctr_reg/latch/CLK (LATCHX1_LVT)                                 0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.906

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.118   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.882   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: i_ctr_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_machine_state_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  i_ctr_reg_0_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  i_ctr_reg_0_/Q (DFFX1_LVT)                                       0.046     0.191      0.191 f
  get_i_ctr[0] (net)                            6        2.736               0.000      0.191 f
  U871/A1 (AO21X1_LVT)                                             0.046     0.000      0.191 f
  U871/Y (AO21X1_LVT)                                              0.036     0.106      0.297 f
  n364 (net)                                    1        0.550               0.000      0.297 f
  U872/A4 (AO222X1_LVT)                                            0.036     0.000      0.297 f
  U872/Y (AO222X1_LVT)                                             0.046     0.131      0.428 f
  n365 (net)                                    2        1.160               0.000      0.428 f
  U873/A4 (AO222X1_LVT)                                            0.046     0.000      0.428 f
  U873/Y (AO222X1_LVT)                                             0.045     0.135      0.563 f
  n366 (net)                                    2        1.079               0.000      0.563 f
  U874/A4 (AOI222X1_LVT)                                           0.045     0.000      0.563 f
  U874/Y (AOI222X1_LVT)                                            0.039     0.175      0.738 r
  n367 (net)                                    1        1.450               0.000      0.738 r
  U875/CI (FADDX1_LVT)                                             0.039     0.000      0.738 r
  U875/CO (FADDX1_LVT)                                             0.094     0.143      0.881 r
  n750 (net)                                    7        4.282               0.000      0.881 r
  U876/A (INVX1_LVT)                                               0.094     0.000      0.881 r
  U876/Y (INVX1_LVT)                                               0.059     0.044      0.925 f
  n738 (net)                                    5        2.385               0.000      0.925 f
  U922/A2 (NAND2X0_LVT)                                            0.059     0.000      0.925 f
  U922/Y (NAND2X0_LVT)                                             0.099     0.099      1.024 r
  n710 (net)                                    3        1.648               0.000      1.024 r
  U1451/A3 (NAND3X0_LVT)                                           0.099     0.000      1.024 r
  U1451/Y (NAND3X0_LVT)                                            0.066     0.067      1.090 f
  N246 (net)                                    1        0.655               0.000      1.090 f
  clk_gate_machine_state_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_7)           0.000      1.090 f
  clk_gate_machine_state_reg/EN (net)                    0.655               0.000      1.090 f
  clk_gate_machine_state_reg/latch/D (LATCHX1_LVT)                 0.066     0.000      1.090 f
  data arrival time                                                                     1.090

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_machine_state_reg/latch/CLK (LATCHX1_LVT)                         0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.090
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.910

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.109   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.891   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: adder/shifted_mantissa_2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/final_mantissa_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkBrentKungAdder24 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/shifted_mantissa_2_reg_0_/CLK (DFFX1_LVT)                  0.000     0.000      0.000 r
  adder/shifted_mantissa_2_reg_0_/Q (DFFX1_LVT)                    0.038     0.182      0.182 f
  adder/rca_calculate_b[0] (net)                2        1.545               0.000      0.182 f
  adder/rca/calculate_b[0] (mkBrentKungAdder24)                              0.000      0.182 f
  adder/rca/calculate_b[0] (net)                         1.545               0.000      0.182 f
  adder/rca/U11/A2 (AND2X1_LVT)                                    0.038     0.000      0.182 f
  adder/rca/U11/Y (AND2X1_LVT)                                     0.037     0.083      0.266 f
  adder/rca/n90 (net)                           2        1.585               0.000      0.266 f
  adder/rca/U7/A (INVX0_LVT)                                       0.037     0.000      0.266 f
  adder/rca/U7/Y (INVX0_LVT)                                       0.028     0.037      0.303 r
  adder/rca/n2 (net)                            1        0.513               0.000      0.303 r
  adder/rca/U14/A1 (OAI21X1_LVT)                                   0.028     0.000      0.303 r
  adder/rca/U14/Y (OAI21X1_LVT)                                    0.044     0.137      0.440 f
  adder/rca/n15 (net)                           2        1.153               0.000      0.440 f
  adder/rca/U28/A1 (AOI21X1_LVT)                                   0.044     0.000      0.440 f
  adder/rca/U28/Y (AOI21X1_LVT)                                    0.035     0.144      0.584 r
  adder/rca/n42 (net)                           2        1.146               0.000      0.584 r
  adder/rca/U58/A2 (OAI21X1_LVT)                                   0.035     0.000      0.584 r
  adder/rca/U58/Y (OAI21X1_LVT)                                    0.044     0.132      0.716 f
  adder/rca/n103 (net)                          2        1.113               0.000      0.716 f
  adder/rca/U119/A1 (AO21X1_LVT)                                   0.044     0.000      0.716 f
  adder/rca/U119/Y (AO21X1_LVT)                                    0.043     0.114      0.830 f
  adder/rca/n112 (net)                          1        1.422               0.000      0.830 f
  adder/rca/U128/CI (FADDX1_LVT)                                   0.043     0.000      0.830 f
  adder/rca/U128/CO (FADDX1_LVT)                                   0.055     0.119      0.949 f
  adder/rca/n111 (net)                          1        1.422               0.000      0.949 f
  adder/rca/U127/CI (FADDX1_LVT)                                   0.055     0.000      0.949 f
  adder/rca/U127/CO (FADDX1_LVT)                                   0.055     0.124      1.073 f
  adder/rca/n110 (net)                          1        1.422               0.000      1.073 f
  adder/rca/U126/CI (FADDX1_LVT)                                   0.055     0.000      1.073 f
  adder/rca/U126/CO (FADDX1_LVT)                                   0.055     0.124      1.197 f
  adder/rca/n109 (net)                          1        1.422               0.000      1.197 f
  adder/rca/U125/CI (FADDX1_LVT)                                   0.055     0.000      1.197 f
  adder/rca/U125/CO (FADDX1_LVT)                                   0.055     0.124      1.321 f
  adder/rca/n108 (net)                          1        1.422               0.000      1.321 f
  adder/rca/U124/CI (FADDX1_LVT)                                   0.055     0.000      1.321 f
  adder/rca/U124/CO (FADDX1_LVT)                                   0.055     0.124      1.445 f
  adder/rca/n107 (net)                          1        1.422               0.000      1.445 f
  adder/rca/U123/CI (FADDX1_LVT)                                   0.055     0.000      1.445 f
  adder/rca/U123/CO (FADDX1_LVT)                                   0.055     0.124      1.568 f
  adder/rca/n106 (net)                          1        1.422               0.000      1.568 f
  adder/rca/U122/CI (FADDX1_LVT)                                   0.055     0.000      1.568 f
  adder/rca/U122/CO (FADDX1_LVT)                                   0.055     0.124      1.692 f
  adder/rca/n105 (net)                          1        1.422               0.000      1.692 f
  adder/rca/U121/CI (FADDX1_LVT)                                   0.055     0.000      1.692 f
  adder/rca/U121/CO (FADDX1_LVT)                                   0.055     0.124      1.816 f
  adder/rca/n104 (net)                          1        1.422               0.000      1.816 f
  adder/rca/U120/CI (FADDX1_LVT)                                   0.055     0.000      1.816 f
  adder/rca/U120/CO (FADDX1_LVT)                                   0.063     0.135      1.951 f
  adder/rca/calculate[0] (net)                  4        2.399               0.000      1.951 f
  adder/rca/calculate[0] (mkBrentKungAdder24)                                0.000      1.951 f
  adder/rca_calculate[0] (net)                           2.399               0.000      1.951 f
  adder/U497/A1 (NAND2X0_LVT)                                      0.063     0.000      1.951 f
  adder/U497/Y (NAND2X0_LVT)                                       0.065     0.075      2.027 r
  adder/n351 (net)                              1        0.705               0.000      2.027 r
  adder/U3/A2 (NOR2X2_LVT)                                         0.065     0.000      2.027 r
  adder/U3/Y (NOR2X2_LVT)                                          0.073     0.143      2.170 f
  adder/n446 (net)                             24       13.007               0.000      2.170 f
  adder/U500/A1 (AO21X1_LVT)                                       0.073     0.000      2.170 f
  adder/U500/Y (AO21X1_LVT)                                        0.044     0.133      2.304 f
  adder/n368 (net)                              2        1.582               0.000      2.304 f
  adder/U511/B0 (HADDX1_LVT)                                       0.044     0.000      2.304 f
  adder/U511/C1 (HADDX1_LVT)                                       0.038     0.083      2.387 f
  adder/n376 (net)                              1        0.980               0.000      2.387 f
  adder/U517/B0 (HADDX1_LVT)                                       0.038     0.000      2.387 f
  adder/U517/C1 (HADDX1_LVT)                                       0.038     0.080      2.467 f
  adder/n384 (net)                              1        0.980               0.000      2.467 f
  adder/U522/B0 (HADDX1_LVT)                                       0.038     0.000      2.467 f
  adder/U522/C1 (HADDX1_LVT)                                       0.038     0.080      2.547 f
  adder/n392 (net)                              1        0.980               0.000      2.547 f
  adder/U527/B0 (HADDX1_LVT)                                       0.038     0.000      2.547 f
  adder/U527/C1 (HADDX1_LVT)                                       0.038     0.080      2.627 f
  adder/n400 (net)                              1        0.980               0.000      2.627 f
  adder/U533/B0 (HADDX1_LVT)                                       0.038     0.000      2.627 f
  adder/U533/C1 (HADDX1_LVT)                                       0.038     0.080      2.706 f
  adder/n408 (net)                              1        0.980               0.000      2.706 f
  adder/U539/B0 (HADDX1_LVT)                                       0.038     0.000      2.706 f
  adder/U539/C1 (HADDX1_LVT)                                       0.038     0.080      2.786 f
  adder/n416 (net)                              1        0.980               0.000      2.786 f
  adder/U545/B0 (HADDX1_LVT)                                       0.038     0.000      2.786 f
  adder/U545/C1 (HADDX1_LVT)                                       0.038     0.080      2.866 f
  adder/n424 (net)                              1        0.980               0.000      2.866 f
  adder/U551/B0 (HADDX1_LVT)                                       0.038     0.000      2.866 f
  adder/U551/C1 (HADDX1_LVT)                                       0.038     0.080      2.946 f
  adder/n432 (net)                              1        0.980               0.000      2.946 f
  adder/U557/B0 (HADDX1_LVT)                                       0.038     0.000      2.946 f
  adder/U557/C1 (HADDX1_LVT)                                       0.038     0.080      3.026 f
  adder/n440 (net)                              1        0.980               0.000      3.026 f
  adder/U563/B0 (HADDX1_LVT)                                       0.038     0.000      3.026 f
  adder/U563/C1 (HADDX1_LVT)                                       0.038     0.080      3.105 f
  adder/n449 (net)                              1        0.980               0.000      3.105 f
  adder/U569/B0 (HADDX1_LVT)                                       0.038     0.000      3.105 f
  adder/U569/C1 (HADDX1_LVT)                                       0.038     0.080      3.185 f
  adder/n457 (net)                              1        0.980               0.000      3.185 f
  adder/U575/B0 (HADDX1_LVT)                                       0.038     0.000      3.185 f
  adder/U575/C1 (HADDX1_LVT)                                       0.038     0.080      3.265 f
  adder/n465 (net)                              1        0.980               0.000      3.265 f
  adder/U581/B0 (HADDX1_LVT)                                       0.038     0.000      3.265 f
  adder/U581/C1 (HADDX1_LVT)                                       0.038     0.080      3.345 f
  adder/n473 (net)                              1        0.980               0.000      3.345 f
  adder/U587/B0 (HADDX1_LVT)                                       0.038     0.000      3.345 f
  adder/U587/C1 (HADDX1_LVT)                                       0.038     0.080      3.425 f
  adder/n481 (net)                              1        0.980               0.000      3.425 f
  adder/U593/B0 (HADDX1_LVT)                                       0.038     0.000      3.425 f
  adder/U593/C1 (HADDX1_LVT)                                       0.038     0.080      3.505 f
  adder/n489 (net)                              1        0.980               0.000      3.505 f
  adder/U600/B0 (HADDX1_LVT)                                       0.038     0.000      3.505 f
  adder/U600/C1 (HADDX1_LVT)                                       0.038     0.080      3.584 f
  adder/n497 (net)                              1        0.980               0.000      3.584 f
  adder/U607/B0 (HADDX1_LVT)                                       0.038     0.000      3.584 f
  adder/U607/C1 (HADDX1_LVT)                                       0.038     0.080      3.664 f
  adder/n505 (net)                              1        0.980               0.000      3.664 f
  adder/U614/B0 (HADDX1_LVT)                                       0.038     0.000      3.664 f
  adder/U614/SO (HADDX1_LVT)                                       0.034     0.136      3.800 r
  adder/n499 (net)                              1        0.591               0.000      3.800 r
  adder/U10/A (INVX0_LVT)                                          0.034     0.000      3.800 r
  adder/U10/Y (INVX0_LVT)                                          0.024     0.023      3.823 f
  adder/n500 (net)                              1        0.601               0.000      3.823 f
  adder/U608/A1 (NOR2X0_LVT)                                       0.024     0.000      3.823 f
  adder/U608/Y (NOR2X0_LVT)                                        0.029     0.104      3.927 r
  adder/n501 (net)                              1        0.702               0.000      3.927 r
  adder/U609/A2 (OR2X1_LVT)                                        0.029     0.000      3.927 r
  adder/U609/Y (OR2X1_LVT)                                         0.029     0.057      3.984 r
  adder/N294 (net)                              1        0.551               0.000      3.984 r
  adder/final_mantissa_reg_18_/D (DFFX1_LVT)                       0.029     0.000      3.984 r
  data arrival time                                                                     3.984

  clock CLK (rise edge)                                                      6.000      6.000
  clock network delay (ideal)                                                0.000      6.000
  clock uncertainty                                                         -1.000      5.000
  adder/final_mantissa_reg_18_/CLK (DFFX1_LVT)                               0.000      5.000 r
  library setup time                                                        -0.064      4.936
  data required time                                                                    4.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    4.936
  data arrival time                                                                    -3.984
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.951


  Startpoint: i_ctr_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_bt_t_ctr_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  i_ctr_reg_0_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  i_ctr_reg_0_/Q (DFFX1_LVT)                                       0.046     0.191      0.191 f
  get_i_ctr[0] (net)                            6        2.736               0.000      0.191 f
  U871/A1 (AO21X1_LVT)                                             0.046     0.000      0.191 f
  U871/Y (AO21X1_LVT)                                              0.036     0.106      0.297 f
  n364 (net)                                    1        0.550               0.000      0.297 f
  U872/A4 (AO222X1_LVT)                                            0.036     0.000      0.297 f
  U872/Y (AO222X1_LVT)                                             0.046     0.131      0.428 f
  n365 (net)                                    2        1.160               0.000      0.428 f
  U873/A4 (AO222X1_LVT)                                            0.046     0.000      0.428 f
  U873/Y (AO222X1_LVT)                                             0.045     0.135      0.563 f
  n366 (net)                                    2        1.079               0.000      0.563 f
  U874/A4 (AOI222X1_LVT)                                           0.045     0.000      0.563 f
  U874/Y (AOI222X1_LVT)                                            0.039     0.175      0.738 r
  n367 (net)                                    1        1.450               0.000      0.738 r
  U875/CI (FADDX1_LVT)                                             0.039     0.000      0.738 r
  U875/CO (FADDX1_LVT)                                             0.094     0.143      0.881 r
  n750 (net)                                    7        4.282               0.000      0.881 r
  U876/A (INVX1_LVT)                                               0.094     0.000      0.881 r
  U876/Y (INVX1_LVT)                                               0.059     0.044      0.925 f
  n738 (net)                                    5        2.385               0.000      0.925 f
  U1513/A2 (AO21X1_LVT)                                            0.059     0.000      0.925 f
  U1513/Y (AO21X1_LVT)                                             0.037     0.121      1.046 f
  N146 (net)                                    1        0.655               0.000      1.046 f
  clk_gate_bt_t_ctr_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_2)                0.000      1.046 f
  clk_gate_bt_t_ctr_reg/EN (net)                         0.655               0.000      1.046 f
  clk_gate_bt_t_ctr_reg/latch/D (LATCHX1_LVT)                      0.037     0.000      1.046 f
  data arrival time                                                                     1.046

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_bt_t_ctr_reg/latch/CLK (LATCHX1_LVT)                              0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.046
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.954

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.089   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.911   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: i_ctr_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_t_ctr_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  i_ctr_reg_0_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  i_ctr_reg_0_/Q (DFFX1_LVT)                                       0.046     0.191      0.191 f
  get_i_ctr[0] (net)                            6        2.736               0.000      0.191 f
  U871/A1 (AO21X1_LVT)                                             0.046     0.000      0.191 f
  U871/Y (AO21X1_LVT)                                              0.036     0.106      0.297 f
  n364 (net)                                    1        0.550               0.000      0.297 f
  U872/A4 (AO222X1_LVT)                                            0.036     0.000      0.297 f
  U872/Y (AO222X1_LVT)                                             0.046     0.131      0.428 f
  n365 (net)                                    2        1.160               0.000      0.428 f
  U873/A4 (AO222X1_LVT)                                            0.046     0.000      0.428 f
  U873/Y (AO222X1_LVT)                                             0.045     0.135      0.563 f
  n366 (net)                                    2        1.079               0.000      0.563 f
  U874/A4 (AOI222X1_LVT)                                           0.045     0.000      0.563 f
  U874/Y (AOI222X1_LVT)                                            0.039     0.175      0.738 r
  n367 (net)                                    1        1.450               0.000      0.738 r
  U875/CI (FADDX1_LVT)                                             0.039     0.000      0.738 r
  U875/CO (FADDX1_LVT)                                             0.094     0.143      0.881 r
  n750 (net)                                    7        4.282               0.000      0.881 r
  U876/A (INVX1_LVT)                                               0.094     0.000      0.881 r
  U876/Y (INVX1_LVT)                                               0.059     0.044      0.925 f
  n738 (net)                                    5        2.385               0.000      0.925 f
  U1221/A1 (AO21X1_LVT)                                            0.059     0.000      0.925 f
  U1221/Y (AO21X1_LVT)                                             0.037     0.115      1.040 f
  N409 (net)                                    1        0.655               0.000      1.040 f
  clk_gate_t_ctr_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_16)                  0.000      1.040 f
  clk_gate_t_ctr_reg/EN (net)                            0.655               0.000      1.040 f
  clk_gate_t_ctr_reg/latch/D (LATCHX1_LVT)                         0.037     0.000      1.040 f
  data arrival time                                                                     1.040

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_t_ctr_reg/latch/CLK (LATCHX1_LVT)                                 0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.040
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.960

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.089   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.911   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: j_ctr_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_j_ctr_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  j_ctr_reg_0_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  j_ctr_reg_0_/Q (DFFX1_LVT)                                       0.053     0.198      0.198 f
  get_j_ctr[0] (net)                            8        3.720               0.000      0.198 f
  U962/A1 (AO21X1_LVT)                                             0.053     0.000      0.198 f
  U962/Y (AO21X1_LVT)                                              0.036     0.110      0.308 f
  n381 (net)                                    1        0.550               0.000      0.308 f
  U963/A4 (AO222X1_LVT)                                            0.036     0.000      0.308 f
  U963/Y (AO222X1_LVT)                                             0.046     0.131      0.438 f
  n382 (net)                                    2        1.160               0.000      0.438 f
  U964/A4 (AO222X1_LVT)                                            0.046     0.000      0.438 f
  U964/Y (AO222X1_LVT)                                             0.046     0.136      0.574 f
  n384 (net)                                    2        1.160               0.000      0.574 f
  U965/A4 (AO222X1_LVT)                                            0.046     0.000      0.574 f
  U965/Y (AO222X1_LVT)                                             0.045     0.135      0.710 f
  n387 (net)                                    2        1.103               0.000      0.710 f
  U966/A2 (AO222X1_LVT)                                            0.045     0.000      0.710 f
  U966/Y (AO222X1_LVT)                                             0.045     0.162      0.871 f
  n660 (net)                                    2        1.100               0.000      0.871 f
  U745/A (INVX0_LVT)                                               0.045     0.000      0.871 f
  U745/Y (INVX0_LVT)                                               0.050     0.056      0.928 r
  n668 (net)                                    3        1.581               0.000      0.928 r
  U967/A2 (NAND2X0_LVT)                                            0.050     0.000      0.928 r
  U967/Y (NAND2X0_LVT)                                             0.044     0.040      0.967 f
  n388 (net)                                    1        0.510               0.000      0.967 f
  U968/A3 (NAND3X0_LVT)                                            0.044     0.000      0.967 f
  U968/Y (NAND3X0_LVT)                                             0.056     0.062      1.029 r
  N238 (net)                                    1        0.677               0.000      1.029 r
  clk_gate_j_ctr_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_6)                   0.000      1.029 r
  clk_gate_j_ctr_reg/EN (net)                            0.677               0.000      1.029 r
  clk_gate_j_ctr_reg/latch/D (LATCHX1_LVT)                         0.056     0.000      1.029 r
  data arrival time                                                                     1.029

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_j_ctr_reg/latch/CLK (LATCHX1_LVT)                                 0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.029
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.971

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.076   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.924   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: adder/shifted_mantissa_2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/final_mantissa_reg_17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkBrentKungAdder24 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/shifted_mantissa_2_reg_0_/CLK (DFFX1_LVT)                  0.000     0.000      0.000 r
  adder/shifted_mantissa_2_reg_0_/Q (DFFX1_LVT)                    0.038     0.182      0.182 f
  adder/rca_calculate_b[0] (net)                2        1.545               0.000      0.182 f
  adder/rca/calculate_b[0] (mkBrentKungAdder24)                              0.000      0.182 f
  adder/rca/calculate_b[0] (net)                         1.545               0.000      0.182 f
  adder/rca/U11/A2 (AND2X1_LVT)                                    0.038     0.000      0.182 f
  adder/rca/U11/Y (AND2X1_LVT)                                     0.037     0.083      0.266 f
  adder/rca/n90 (net)                           2        1.585               0.000      0.266 f
  adder/rca/U7/A (INVX0_LVT)                                       0.037     0.000      0.266 f
  adder/rca/U7/Y (INVX0_LVT)                                       0.028     0.037      0.303 r
  adder/rca/n2 (net)                            1        0.513               0.000      0.303 r
  adder/rca/U14/A1 (OAI21X1_LVT)                                   0.028     0.000      0.303 r
  adder/rca/U14/Y (OAI21X1_LVT)                                    0.044     0.137      0.440 f
  adder/rca/n15 (net)                           2        1.153               0.000      0.440 f
  adder/rca/U28/A1 (AOI21X1_LVT)                                   0.044     0.000      0.440 f
  adder/rca/U28/Y (AOI21X1_LVT)                                    0.035     0.144      0.584 r
  adder/rca/n42 (net)                           2        1.146               0.000      0.584 r
  adder/rca/U58/A2 (OAI21X1_LVT)                                   0.035     0.000      0.584 r
  adder/rca/U58/Y (OAI21X1_LVT)                                    0.044     0.132      0.716 f
  adder/rca/n103 (net)                          2        1.113               0.000      0.716 f
  adder/rca/U119/A1 (AO21X1_LVT)                                   0.044     0.000      0.716 f
  adder/rca/U119/Y (AO21X1_LVT)                                    0.043     0.114      0.830 f
  adder/rca/n112 (net)                          1        1.422               0.000      0.830 f
  adder/rca/U128/CI (FADDX1_LVT)                                   0.043     0.000      0.830 f
  adder/rca/U128/CO (FADDX1_LVT)                                   0.055     0.119      0.949 f
  adder/rca/n111 (net)                          1        1.422               0.000      0.949 f
  adder/rca/U127/CI (FADDX1_LVT)                                   0.055     0.000      0.949 f
  adder/rca/U127/CO (FADDX1_LVT)                                   0.055     0.124      1.073 f
  adder/rca/n110 (net)                          1        1.422               0.000      1.073 f
  adder/rca/U126/CI (FADDX1_LVT)                                   0.055     0.000      1.073 f
  adder/rca/U126/CO (FADDX1_LVT)                                   0.055     0.124      1.197 f
  adder/rca/n109 (net)                          1        1.422               0.000      1.197 f
  adder/rca/U125/CI (FADDX1_LVT)                                   0.055     0.000      1.197 f
  adder/rca/U125/CO (FADDX1_LVT)                                   0.055     0.124      1.321 f
  adder/rca/n108 (net)                          1        1.422               0.000      1.321 f
  adder/rca/U124/CI (FADDX1_LVT)                                   0.055     0.000      1.321 f
  adder/rca/U124/CO (FADDX1_LVT)                                   0.055     0.124      1.445 f
  adder/rca/n107 (net)                          1        1.422               0.000      1.445 f
  adder/rca/U123/CI (FADDX1_LVT)                                   0.055     0.000      1.445 f
  adder/rca/U123/CO (FADDX1_LVT)                                   0.055     0.124      1.568 f
  adder/rca/n106 (net)                          1        1.422               0.000      1.568 f
  adder/rca/U122/CI (FADDX1_LVT)                                   0.055     0.000      1.568 f
  adder/rca/U122/CO (FADDX1_LVT)                                   0.055     0.124      1.692 f
  adder/rca/n105 (net)                          1        1.422               0.000      1.692 f
  adder/rca/U121/CI (FADDX1_LVT)                                   0.055     0.000      1.692 f
  adder/rca/U121/CO (FADDX1_LVT)                                   0.055     0.124      1.816 f
  adder/rca/n104 (net)                          1        1.422               0.000      1.816 f
  adder/rca/U120/CI (FADDX1_LVT)                                   0.055     0.000      1.816 f
  adder/rca/U120/CO (FADDX1_LVT)                                   0.063     0.135      1.951 f
  adder/rca/calculate[0] (net)                  4        2.399               0.000      1.951 f
  adder/rca/calculate[0] (mkBrentKungAdder24)                                0.000      1.951 f
  adder/rca_calculate[0] (net)                           2.399               0.000      1.951 f
  adder/U497/A1 (NAND2X0_LVT)                                      0.063     0.000      1.951 f
  adder/U497/Y (NAND2X0_LVT)                                       0.065     0.075      2.027 r
  adder/n351 (net)                              1        0.705               0.000      2.027 r
  adder/U3/A2 (NOR2X2_LVT)                                         0.065     0.000      2.027 r
  adder/U3/Y (NOR2X2_LVT)                                          0.073     0.143      2.170 f
  adder/n446 (net)                             24       13.007               0.000      2.170 f
  adder/U500/A1 (AO21X1_LVT)                                       0.073     0.000      2.170 f
  adder/U500/Y (AO21X1_LVT)                                        0.044     0.133      2.304 f
  adder/n368 (net)                              2        1.582               0.000      2.304 f
  adder/U511/B0 (HADDX1_LVT)                                       0.044     0.000      2.304 f
  adder/U511/C1 (HADDX1_LVT)                                       0.038     0.083      2.387 f
  adder/n376 (net)                              1        0.980               0.000      2.387 f
  adder/U517/B0 (HADDX1_LVT)                                       0.038     0.000      2.387 f
  adder/U517/C1 (HADDX1_LVT)                                       0.038     0.080      2.467 f
  adder/n384 (net)                              1        0.980               0.000      2.467 f
  adder/U522/B0 (HADDX1_LVT)                                       0.038     0.000      2.467 f
  adder/U522/C1 (HADDX1_LVT)                                       0.038     0.080      2.547 f
  adder/n392 (net)                              1        0.980               0.000      2.547 f
  adder/U527/B0 (HADDX1_LVT)                                       0.038     0.000      2.547 f
  adder/U527/C1 (HADDX1_LVT)                                       0.038     0.080      2.627 f
  adder/n400 (net)                              1        0.980               0.000      2.627 f
  adder/U533/B0 (HADDX1_LVT)                                       0.038     0.000      2.627 f
  adder/U533/C1 (HADDX1_LVT)                                       0.038     0.080      2.706 f
  adder/n408 (net)                              1        0.980               0.000      2.706 f
  adder/U539/B0 (HADDX1_LVT)                                       0.038     0.000      2.706 f
  adder/U539/C1 (HADDX1_LVT)                                       0.038     0.080      2.786 f
  adder/n416 (net)                              1        0.980               0.000      2.786 f
  adder/U545/B0 (HADDX1_LVT)                                       0.038     0.000      2.786 f
  adder/U545/C1 (HADDX1_LVT)                                       0.038     0.080      2.866 f
  adder/n424 (net)                              1        0.980               0.000      2.866 f
  adder/U551/B0 (HADDX1_LVT)                                       0.038     0.000      2.866 f
  adder/U551/C1 (HADDX1_LVT)                                       0.038     0.080      2.946 f
  adder/n432 (net)                              1        0.980               0.000      2.946 f
  adder/U557/B0 (HADDX1_LVT)                                       0.038     0.000      2.946 f
  adder/U557/C1 (HADDX1_LVT)                                       0.038     0.080      3.026 f
  adder/n440 (net)                              1        0.980               0.000      3.026 f
  adder/U563/B0 (HADDX1_LVT)                                       0.038     0.000      3.026 f
  adder/U563/C1 (HADDX1_LVT)                                       0.038     0.080      3.105 f
  adder/n449 (net)                              1        0.980               0.000      3.105 f
  adder/U569/B0 (HADDX1_LVT)                                       0.038     0.000      3.105 f
  adder/U569/C1 (HADDX1_LVT)                                       0.038     0.080      3.185 f
  adder/n457 (net)                              1        0.980               0.000      3.185 f
  adder/U575/B0 (HADDX1_LVT)                                       0.038     0.000      3.185 f
  adder/U575/C1 (HADDX1_LVT)                                       0.038     0.080      3.265 f
  adder/n465 (net)                              1        0.980               0.000      3.265 f
  adder/U581/B0 (HADDX1_LVT)                                       0.038     0.000      3.265 f
  adder/U581/C1 (HADDX1_LVT)                                       0.038     0.080      3.345 f
  adder/n473 (net)                              1        0.980               0.000      3.345 f
  adder/U587/B0 (HADDX1_LVT)                                       0.038     0.000      3.345 f
  adder/U587/C1 (HADDX1_LVT)                                       0.038     0.080      3.425 f
  adder/n481 (net)                              1        0.980               0.000      3.425 f
  adder/U593/B0 (HADDX1_LVT)                                       0.038     0.000      3.425 f
  adder/U593/C1 (HADDX1_LVT)                                       0.038     0.080      3.505 f
  adder/n489 (net)                              1        0.980               0.000      3.505 f
  adder/U600/B0 (HADDX1_LVT)                                       0.038     0.000      3.505 f
  adder/U600/C1 (HADDX1_LVT)                                       0.038     0.080      3.584 f
  adder/n497 (net)                              1        0.980               0.000      3.584 f
  adder/U607/B0 (HADDX1_LVT)                                       0.038     0.000      3.584 f
  adder/U607/SO (HADDX1_LVT)                                       0.034     0.136      3.721 r
  adder/n491 (net)                              1        0.591               0.000      3.721 r
  adder/U11/A (INVX0_LVT)                                          0.034     0.000      3.721 r
  adder/U11/Y (INVX0_LVT)                                          0.024     0.023      3.743 f
  adder/n492 (net)                              1        0.601               0.000      3.743 f
  adder/U601/A1 (NOR2X0_LVT)                                       0.024     0.000      3.743 f
  adder/U601/Y (NOR2X0_LVT)                                        0.029     0.104      3.847 r
  adder/n493 (net)                              1        0.702               0.000      3.847 r
  adder/U602/A2 (OR2X1_LVT)                                        0.029     0.000      3.847 r
  adder/U602/Y (OR2X1_LVT)                                         0.029     0.057      3.904 r
  adder/N293 (net)                              1        0.551               0.000      3.904 r
  adder/final_mantissa_reg_17_/D (DFFX1_LVT)                       0.029     0.000      3.904 r
  data arrival time                                                                     3.904

  clock CLK (rise edge)                                                      6.000      6.000
  clock network delay (ideal)                                                0.000      6.000
  clock uncertainty                                                         -1.000      5.000
  adder/final_mantissa_reg_17_/CLK (DFFX1_LVT)                               0.000      5.000 r
  library setup time                                                        -0.064      4.936
  data required time                                                                    4.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    4.936
  data arrival time                                                                    -3.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.031


  Startpoint: adder/shifted_mantissa_2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/final_mantissa_reg_16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkBrentKungAdder24 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/shifted_mantissa_2_reg_0_/CLK (DFFX1_LVT)                  0.000     0.000      0.000 r
  adder/shifted_mantissa_2_reg_0_/Q (DFFX1_LVT)                    0.038     0.182      0.182 f
  adder/rca_calculate_b[0] (net)                2        1.545               0.000      0.182 f
  adder/rca/calculate_b[0] (mkBrentKungAdder24)                              0.000      0.182 f
  adder/rca/calculate_b[0] (net)                         1.545               0.000      0.182 f
  adder/rca/U11/A2 (AND2X1_LVT)                                    0.038     0.000      0.182 f
  adder/rca/U11/Y (AND2X1_LVT)                                     0.037     0.083      0.266 f
  adder/rca/n90 (net)                           2        1.585               0.000      0.266 f
  adder/rca/U7/A (INVX0_LVT)                                       0.037     0.000      0.266 f
  adder/rca/U7/Y (INVX0_LVT)                                       0.028     0.037      0.303 r
  adder/rca/n2 (net)                            1        0.513               0.000      0.303 r
  adder/rca/U14/A1 (OAI21X1_LVT)                                   0.028     0.000      0.303 r
  adder/rca/U14/Y (OAI21X1_LVT)                                    0.044     0.137      0.440 f
  adder/rca/n15 (net)                           2        1.153               0.000      0.440 f
  adder/rca/U28/A1 (AOI21X1_LVT)                                   0.044     0.000      0.440 f
  adder/rca/U28/Y (AOI21X1_LVT)                                    0.035     0.144      0.584 r
  adder/rca/n42 (net)                           2        1.146               0.000      0.584 r
  adder/rca/U58/A2 (OAI21X1_LVT)                                   0.035     0.000      0.584 r
  adder/rca/U58/Y (OAI21X1_LVT)                                    0.044     0.132      0.716 f
  adder/rca/n103 (net)                          2        1.113               0.000      0.716 f
  adder/rca/U119/A1 (AO21X1_LVT)                                   0.044     0.000      0.716 f
  adder/rca/U119/Y (AO21X1_LVT)                                    0.043     0.114      0.830 f
  adder/rca/n112 (net)                          1        1.422               0.000      0.830 f
  adder/rca/U128/CI (FADDX1_LVT)                                   0.043     0.000      0.830 f
  adder/rca/U128/CO (FADDX1_LVT)                                   0.055     0.119      0.949 f
  adder/rca/n111 (net)                          1        1.422               0.000      0.949 f
  adder/rca/U127/CI (FADDX1_LVT)                                   0.055     0.000      0.949 f
  adder/rca/U127/CO (FADDX1_LVT)                                   0.055     0.124      1.073 f
  adder/rca/n110 (net)                          1        1.422               0.000      1.073 f
  adder/rca/U126/CI (FADDX1_LVT)                                   0.055     0.000      1.073 f
  adder/rca/U126/CO (FADDX1_LVT)                                   0.055     0.124      1.197 f
  adder/rca/n109 (net)                          1        1.422               0.000      1.197 f
  adder/rca/U125/CI (FADDX1_LVT)                                   0.055     0.000      1.197 f
  adder/rca/U125/CO (FADDX1_LVT)                                   0.055     0.124      1.321 f
  adder/rca/n108 (net)                          1        1.422               0.000      1.321 f
  adder/rca/U124/CI (FADDX1_LVT)                                   0.055     0.000      1.321 f
  adder/rca/U124/CO (FADDX1_LVT)                                   0.055     0.124      1.445 f
  adder/rca/n107 (net)                          1        1.422               0.000      1.445 f
  adder/rca/U123/CI (FADDX1_LVT)                                   0.055     0.000      1.445 f
  adder/rca/U123/CO (FADDX1_LVT)                                   0.055     0.124      1.568 f
  adder/rca/n106 (net)                          1        1.422               0.000      1.568 f
  adder/rca/U122/CI (FADDX1_LVT)                                   0.055     0.000      1.568 f
  adder/rca/U122/CO (FADDX1_LVT)                                   0.055     0.124      1.692 f
  adder/rca/n105 (net)                          1        1.422               0.000      1.692 f
  adder/rca/U121/CI (FADDX1_LVT)                                   0.055     0.000      1.692 f
  adder/rca/U121/CO (FADDX1_LVT)                                   0.055     0.124      1.816 f
  adder/rca/n104 (net)                          1        1.422               0.000      1.816 f
  adder/rca/U120/CI (FADDX1_LVT)                                   0.055     0.000      1.816 f
  adder/rca/U120/CO (FADDX1_LVT)                                   0.063     0.135      1.951 f
  adder/rca/calculate[0] (net)                  4        2.399               0.000      1.951 f
  adder/rca/calculate[0] (mkBrentKungAdder24)                                0.000      1.951 f
  adder/rca_calculate[0] (net)                           2.399               0.000      1.951 f
  adder/U497/A1 (NAND2X0_LVT)                                      0.063     0.000      1.951 f
  adder/U497/Y (NAND2X0_LVT)                                       0.065     0.075      2.027 r
  adder/n351 (net)                              1        0.705               0.000      2.027 r
  adder/U3/A2 (NOR2X2_LVT)                                         0.065     0.000      2.027 r
  adder/U3/Y (NOR2X2_LVT)                                          0.073     0.143      2.170 f
  adder/n446 (net)                             24       13.007               0.000      2.170 f
  adder/U500/A1 (AO21X1_LVT)                                       0.073     0.000      2.170 f
  adder/U500/Y (AO21X1_LVT)                                        0.044     0.133      2.304 f
  adder/n368 (net)                              2        1.582               0.000      2.304 f
  adder/U511/B0 (HADDX1_LVT)                                       0.044     0.000      2.304 f
  adder/U511/C1 (HADDX1_LVT)                                       0.038     0.083      2.387 f
  adder/n376 (net)                              1        0.980               0.000      2.387 f
  adder/U517/B0 (HADDX1_LVT)                                       0.038     0.000      2.387 f
  adder/U517/C1 (HADDX1_LVT)                                       0.038     0.080      2.467 f
  adder/n384 (net)                              1        0.980               0.000      2.467 f
  adder/U522/B0 (HADDX1_LVT)                                       0.038     0.000      2.467 f
  adder/U522/C1 (HADDX1_LVT)                                       0.038     0.080      2.547 f
  adder/n392 (net)                              1        0.980               0.000      2.547 f
  adder/U527/B0 (HADDX1_LVT)                                       0.038     0.000      2.547 f
  adder/U527/C1 (HADDX1_LVT)                                       0.038     0.080      2.627 f
  adder/n400 (net)                              1        0.980               0.000      2.627 f
  adder/U533/B0 (HADDX1_LVT)                                       0.038     0.000      2.627 f
  adder/U533/C1 (HADDX1_LVT)                                       0.038     0.080      2.706 f
  adder/n408 (net)                              1        0.980               0.000      2.706 f
  adder/U539/B0 (HADDX1_LVT)                                       0.038     0.000      2.706 f
  adder/U539/C1 (HADDX1_LVT)                                       0.038     0.080      2.786 f
  adder/n416 (net)                              1        0.980               0.000      2.786 f
  adder/U545/B0 (HADDX1_LVT)                                       0.038     0.000      2.786 f
  adder/U545/C1 (HADDX1_LVT)                                       0.038     0.080      2.866 f
  adder/n424 (net)                              1        0.980               0.000      2.866 f
  adder/U551/B0 (HADDX1_LVT)                                       0.038     0.000      2.866 f
  adder/U551/C1 (HADDX1_LVT)                                       0.038     0.080      2.946 f
  adder/n432 (net)                              1        0.980               0.000      2.946 f
  adder/U557/B0 (HADDX1_LVT)                                       0.038     0.000      2.946 f
  adder/U557/C1 (HADDX1_LVT)                                       0.038     0.080      3.026 f
  adder/n440 (net)                              1        0.980               0.000      3.026 f
  adder/U563/B0 (HADDX1_LVT)                                       0.038     0.000      3.026 f
  adder/U563/C1 (HADDX1_LVT)                                       0.038     0.080      3.105 f
  adder/n449 (net)                              1        0.980               0.000      3.105 f
  adder/U569/B0 (HADDX1_LVT)                                       0.038     0.000      3.105 f
  adder/U569/C1 (HADDX1_LVT)                                       0.038     0.080      3.185 f
  adder/n457 (net)                              1        0.980               0.000      3.185 f
  adder/U575/B0 (HADDX1_LVT)                                       0.038     0.000      3.185 f
  adder/U575/C1 (HADDX1_LVT)                                       0.038     0.080      3.265 f
  adder/n465 (net)                              1        0.980               0.000      3.265 f
  adder/U581/B0 (HADDX1_LVT)                                       0.038     0.000      3.265 f
  adder/U581/C1 (HADDX1_LVT)                                       0.038     0.080      3.345 f
  adder/n473 (net)                              1        0.980               0.000      3.345 f
  adder/U587/B0 (HADDX1_LVT)                                       0.038     0.000      3.345 f
  adder/U587/C1 (HADDX1_LVT)                                       0.038     0.080      3.425 f
  adder/n481 (net)                              1        0.980               0.000      3.425 f
  adder/U593/B0 (HADDX1_LVT)                                       0.038     0.000      3.425 f
  adder/U593/C1 (HADDX1_LVT)                                       0.038     0.080      3.505 f
  adder/n489 (net)                              1        0.980               0.000      3.505 f
  adder/U600/B0 (HADDX1_LVT)                                       0.038     0.000      3.505 f
  adder/U600/SO (HADDX1_LVT)                                       0.034     0.136      3.641 r
  adder/n483 (net)                              1        0.591               0.000      3.641 r
  adder/U12/A (INVX0_LVT)                                          0.034     0.000      3.641 r
  adder/U12/Y (INVX0_LVT)                                          0.024     0.023      3.663 f
  adder/n484 (net)                              1        0.601               0.000      3.663 f
  adder/U594/A1 (NOR2X0_LVT)                                       0.024     0.000      3.663 f
  adder/U594/Y (NOR2X0_LVT)                                        0.029     0.104      3.768 r
  adder/n485 (net)                              1        0.702               0.000      3.768 r
  adder/U595/A2 (OR2X1_LVT)                                        0.029     0.000      3.768 r
  adder/U595/Y (OR2X1_LVT)                                         0.029     0.057      3.825 r
  adder/N292 (net)                              1        0.551               0.000      3.825 r
  adder/final_mantissa_reg_16_/D (DFFX1_LVT)                       0.029     0.000      3.825 r
  data arrival time                                                                     3.825

  clock CLK (rise edge)                                                      6.000      6.000
  clock network delay (ideal)                                                0.000      6.000
  clock uncertainty                                                         -1.000      5.000
  adder/final_mantissa_reg_16_/CLK (DFFX1_LVT)                               0.000      5.000 r
  library setup time                                                        -0.064      4.936
  data required time                                                                    4.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    4.936
  data arrival time                                                                    -3.825
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.111


  Startpoint: adder/shifted_mantissa_2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/final_mantissa_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkBrentKungAdder24 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/shifted_mantissa_2_reg_0_/CLK (DFFX1_LVT)                  0.000     0.000      0.000 r
  adder/shifted_mantissa_2_reg_0_/Q (DFFX1_LVT)                    0.038     0.182      0.182 f
  adder/rca_calculate_b[0] (net)                2        1.545               0.000      0.182 f
  adder/rca/calculate_b[0] (mkBrentKungAdder24)                              0.000      0.182 f
  adder/rca/calculate_b[0] (net)                         1.545               0.000      0.182 f
  adder/rca/U11/A2 (AND2X1_LVT)                                    0.038     0.000      0.182 f
  adder/rca/U11/Y (AND2X1_LVT)                                     0.037     0.083      0.266 f
  adder/rca/n90 (net)                           2        1.585               0.000      0.266 f
  adder/rca/U7/A (INVX0_LVT)                                       0.037     0.000      0.266 f
  adder/rca/U7/Y (INVX0_LVT)                                       0.028     0.037      0.303 r
  adder/rca/n2 (net)                            1        0.513               0.000      0.303 r
  adder/rca/U14/A1 (OAI21X1_LVT)                                   0.028     0.000      0.303 r
  adder/rca/U14/Y (OAI21X1_LVT)                                    0.044     0.137      0.440 f
  adder/rca/n15 (net)                           2        1.153               0.000      0.440 f
  adder/rca/U28/A1 (AOI21X1_LVT)                                   0.044     0.000      0.440 f
  adder/rca/U28/Y (AOI21X1_LVT)                                    0.035     0.144      0.584 r
  adder/rca/n42 (net)                           2        1.146               0.000      0.584 r
  adder/rca/U58/A2 (OAI21X1_LVT)                                   0.035     0.000      0.584 r
  adder/rca/U58/Y (OAI21X1_LVT)                                    0.044     0.132      0.716 f
  adder/rca/n103 (net)                          2        1.113               0.000      0.716 f
  adder/rca/U119/A1 (AO21X1_LVT)                                   0.044     0.000      0.716 f
  adder/rca/U119/Y (AO21X1_LVT)                                    0.043     0.114      0.830 f
  adder/rca/n112 (net)                          1        1.422               0.000      0.830 f
  adder/rca/U128/CI (FADDX1_LVT)                                   0.043     0.000      0.830 f
  adder/rca/U128/CO (FADDX1_LVT)                                   0.055     0.119      0.949 f
  adder/rca/n111 (net)                          1        1.422               0.000      0.949 f
  adder/rca/U127/CI (FADDX1_LVT)                                   0.055     0.000      0.949 f
  adder/rca/U127/CO (FADDX1_LVT)                                   0.055     0.124      1.073 f
  adder/rca/n110 (net)                          1        1.422               0.000      1.073 f
  adder/rca/U126/CI (FADDX1_LVT)                                   0.055     0.000      1.073 f
  adder/rca/U126/CO (FADDX1_LVT)                                   0.055     0.124      1.197 f
  adder/rca/n109 (net)                          1        1.422               0.000      1.197 f
  adder/rca/U125/CI (FADDX1_LVT)                                   0.055     0.000      1.197 f
  adder/rca/U125/CO (FADDX1_LVT)                                   0.055     0.124      1.321 f
  adder/rca/n108 (net)                          1        1.422               0.000      1.321 f
  adder/rca/U124/CI (FADDX1_LVT)                                   0.055     0.000      1.321 f
  adder/rca/U124/CO (FADDX1_LVT)                                   0.055     0.124      1.445 f
  adder/rca/n107 (net)                          1        1.422               0.000      1.445 f
  adder/rca/U123/CI (FADDX1_LVT)                                   0.055     0.000      1.445 f
  adder/rca/U123/CO (FADDX1_LVT)                                   0.055     0.124      1.568 f
  adder/rca/n106 (net)                          1        1.422               0.000      1.568 f
  adder/rca/U122/CI (FADDX1_LVT)                                   0.055     0.000      1.568 f
  adder/rca/U122/CO (FADDX1_LVT)                                   0.055     0.124      1.692 f
  adder/rca/n105 (net)                          1        1.422               0.000      1.692 f
  adder/rca/U121/CI (FADDX1_LVT)                                   0.055     0.000      1.692 f
  adder/rca/U121/CO (FADDX1_LVT)                                   0.055     0.124      1.816 f
  adder/rca/n104 (net)                          1        1.422               0.000      1.816 f
  adder/rca/U120/CI (FADDX1_LVT)                                   0.055     0.000      1.816 f
  adder/rca/U120/CO (FADDX1_LVT)                                   0.063     0.135      1.951 f
  adder/rca/calculate[0] (net)                  4        2.399               0.000      1.951 f
  adder/rca/calculate[0] (mkBrentKungAdder24)                                0.000      1.951 f
  adder/rca_calculate[0] (net)                           2.399               0.000      1.951 f
  adder/U497/A1 (NAND2X0_LVT)                                      0.063     0.000      1.951 f
  adder/U497/Y (NAND2X0_LVT)                                       0.065     0.075      2.027 r
  adder/n351 (net)                              1        0.705               0.000      2.027 r
  adder/U3/A2 (NOR2X2_LVT)                                         0.065     0.000      2.027 r
  adder/U3/Y (NOR2X2_LVT)                                          0.073     0.143      2.170 f
  adder/n446 (net)                             24       13.007               0.000      2.170 f
  adder/U500/A1 (AO21X1_LVT)                                       0.073     0.000      2.170 f
  adder/U500/Y (AO21X1_LVT)                                        0.044     0.133      2.304 f
  adder/n368 (net)                              2        1.582               0.000      2.304 f
  adder/U511/B0 (HADDX1_LVT)                                       0.044     0.000      2.304 f
  adder/U511/C1 (HADDX1_LVT)                                       0.038     0.083      2.387 f
  adder/n376 (net)                              1        0.980               0.000      2.387 f
  adder/U517/B0 (HADDX1_LVT)                                       0.038     0.000      2.387 f
  adder/U517/C1 (HADDX1_LVT)                                       0.038     0.080      2.467 f
  adder/n384 (net)                              1        0.980               0.000      2.467 f
  adder/U522/B0 (HADDX1_LVT)                                       0.038     0.000      2.467 f
  adder/U522/C1 (HADDX1_LVT)                                       0.038     0.080      2.547 f
  adder/n392 (net)                              1        0.980               0.000      2.547 f
  adder/U527/B0 (HADDX1_LVT)                                       0.038     0.000      2.547 f
  adder/U527/C1 (HADDX1_LVT)                                       0.038     0.080      2.627 f
  adder/n400 (net)                              1        0.980               0.000      2.627 f
  adder/U533/B0 (HADDX1_LVT)                                       0.038     0.000      2.627 f
  adder/U533/C1 (HADDX1_LVT)                                       0.038     0.080      2.706 f
  adder/n408 (net)                              1        0.980               0.000      2.706 f
  adder/U539/B0 (HADDX1_LVT)                                       0.038     0.000      2.706 f
  adder/U539/C1 (HADDX1_LVT)                                       0.038     0.080      2.786 f
  adder/n416 (net)                              1        0.980               0.000      2.786 f
  adder/U545/B0 (HADDX1_LVT)                                       0.038     0.000      2.786 f
  adder/U545/C1 (HADDX1_LVT)                                       0.038     0.080      2.866 f
  adder/n424 (net)                              1        0.980               0.000      2.866 f
  adder/U551/B0 (HADDX1_LVT)                                       0.038     0.000      2.866 f
  adder/U551/C1 (HADDX1_LVT)                                       0.038     0.080      2.946 f
  adder/n432 (net)                              1        0.980               0.000      2.946 f
  adder/U557/B0 (HADDX1_LVT)                                       0.038     0.000      2.946 f
  adder/U557/C1 (HADDX1_LVT)                                       0.038     0.080      3.026 f
  adder/n440 (net)                              1        0.980               0.000      3.026 f
  adder/U563/B0 (HADDX1_LVT)                                       0.038     0.000      3.026 f
  adder/U563/C1 (HADDX1_LVT)                                       0.038     0.080      3.105 f
  adder/n449 (net)                              1        0.980               0.000      3.105 f
  adder/U569/B0 (HADDX1_LVT)                                       0.038     0.000      3.105 f
  adder/U569/C1 (HADDX1_LVT)                                       0.038     0.080      3.185 f
  adder/n457 (net)                              1        0.980               0.000      3.185 f
  adder/U575/B0 (HADDX1_LVT)                                       0.038     0.000      3.185 f
  adder/U575/C1 (HADDX1_LVT)                                       0.038     0.080      3.265 f
  adder/n465 (net)                              1        0.980               0.000      3.265 f
  adder/U581/B0 (HADDX1_LVT)                                       0.038     0.000      3.265 f
  adder/U581/C1 (HADDX1_LVT)                                       0.038     0.080      3.345 f
  adder/n473 (net)                              1        0.980               0.000      3.345 f
  adder/U587/B0 (HADDX1_LVT)                                       0.038     0.000      3.345 f
  adder/U587/C1 (HADDX1_LVT)                                       0.038     0.080      3.425 f
  adder/n481 (net)                              1        0.980               0.000      3.425 f
  adder/U593/B0 (HADDX1_LVT)                                       0.038     0.000      3.425 f
  adder/U593/SO (HADDX1_LVT)                                       0.034     0.136      3.561 r
  adder/n475 (net)                              1        0.591               0.000      3.561 r
  adder/U13/A (INVX0_LVT)                                          0.034     0.000      3.561 r
  adder/U13/Y (INVX0_LVT)                                          0.024     0.023      3.583 f
  adder/n476 (net)                              1        0.601               0.000      3.583 f
  adder/U588/A1 (NOR2X0_LVT)                                       0.024     0.000      3.583 f
  adder/U588/Y (NOR2X0_LVT)                                        0.029     0.104      3.688 r
  adder/n477 (net)                              1        0.702               0.000      3.688 r
  adder/U589/A2 (OR2X1_LVT)                                        0.029     0.000      3.688 r
  adder/U589/Y (OR2X1_LVT)                                         0.029     0.057      3.745 r
  adder/N291 (net)                              1        0.551               0.000      3.745 r
  adder/final_mantissa_reg_15_/D (DFFX1_LVT)                       0.029     0.000      3.745 r
  data arrival time                                                                     3.745

  clock CLK (rise edge)                                                      6.000      6.000
  clock network delay (ideal)                                                0.000      6.000
  clock uncertainty                                                         -1.000      5.000
  adder/final_mantissa_reg_15_/CLK (DFFX1_LVT)                               0.000      5.000 r
  library setup time                                                        -0.064      4.936
  data required time                                                                    4.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    4.936
  data arrival time                                                                    -3.745
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.191


  Startpoint: init_done_flag_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/clk_gate_res_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          8000                  saed32lvt_ss0p75v25c
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  init_done_flag_reg/CLK (DFFX1_LVT)                               0.000     0.000      0.000 r
  init_done_flag_reg/Q (DFFX1_LVT)                                 0.042     0.187      0.187 f
  get_init_done_flag (net)                      5        2.158               0.000      0.187 f
  U796/A1 (AND2X1_LVT)                                             0.042     0.000      0.187 f
  U796/Y (AND2X1_LVT)                                              0.088     0.122      0.309 f
  n730 (net)                                   15        8.400               0.000      0.309 f
  U960/A1 (AND2X1_LVT)                                             0.088     0.000      0.309 f
  U960/Y (AND2X1_LVT)                                              0.036     0.103      0.412 f
  n525 (net)                                    2        1.121               0.000      0.412 f
  U1148/A1 (OR3X1_LVT)                                             0.036     0.000      0.412 f
  U1148/Y (OR3X1_LVT)                                              0.048     0.132      0.543 f
  n529 (net)                                    4        1.895               0.000      0.543 f
  U1153/A4 (AND4X1_LVT)                                            0.048     0.000      0.543 f
  U1153/Y (AND4X1_LVT)                                             0.066     0.151      0.694 f
  adder_EN_normalise (net)                      2        1.173               0.000      0.694 f
  adder/EN_normalise (mkFP32_Adder)                                          0.000      0.694 f
  adder/EN_normalise (net)                               1.173               0.000      0.694 f
  adder/U793/A1 (OR2X1_LVT)                                        0.066     0.000      0.694 f
  adder/U793/Y (OR2X1_LVT)                                         0.040     0.101      0.796 f
  adder/N311 (net)                              1        0.655               0.000      0.796 f
  adder/clk_gate_res_reg/EN (SNPS_CLOCK_GATE_HIGH_mkFP32_Adder_1)            0.000      0.796 f
  adder/clk_gate_res_reg/EN (net)                        0.655               0.000      0.796 f
  adder/clk_gate_res_reg/latch/D (LATCHX1_LVT)                     0.040     0.000      0.796 f
  data arrival time                                                                     0.796

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  adder/clk_gate_res_reg/latch/CLK (LATCHX1_LVT)                             0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -0.796
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.204

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.091   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.909   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: init_done_flag_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/clk_gate_man_carry_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          8000                  saed32lvt_ss0p75v25c
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  init_done_flag_reg/CLK (DFFX1_LVT)                               0.000     0.000      0.000 r
  init_done_flag_reg/Q (DFFX1_LVT)                                 0.042     0.187      0.187 f
  get_init_done_flag (net)                      5        2.158               0.000      0.187 f
  U796/A1 (AND2X1_LVT)                                             0.042     0.000      0.187 f
  U796/Y (AND2X1_LVT)                                              0.088     0.122      0.309 f
  n730 (net)                                   15        8.400               0.000      0.309 f
  U960/A1 (AND2X1_LVT)                                             0.088     0.000      0.309 f
  U960/Y (AND2X1_LVT)                                              0.036     0.103      0.412 f
  n525 (net)                                    2        1.121               0.000      0.412 f
  U1148/A1 (OR3X1_LVT)                                             0.036     0.000      0.412 f
  U1148/Y (OR3X1_LVT)                                              0.048     0.132      0.543 f
  n529 (net)                                    4        1.895               0.000      0.543 f
  U1151/A3 (AND3X1_LVT)                                            0.048     0.000      0.543 f
  U1151/Y (AND3X1_LVT)                                             0.047     0.112      0.655 f
  adder_EN_add_mantissa (net)                   2        1.173               0.000      0.655 f
  adder/EN_add_mantissa (mkFP32_Adder)                                       0.000      0.655 f
  adder/EN_add_mantissa (net)                            1.173               0.000      0.655 f
  adder/U794/A1 (OR2X1_LVT)                                        0.047     0.000      0.655 f
  adder/U794/Y (OR2X1_LVT)                                         0.040     0.089      0.745 f
  adder/N301 (net)                              1        0.655               0.000      0.745 f
  adder/clk_gate_man_carry_reg/EN (SNPS_CLOCK_GATE_HIGH_mkFP32_Adder_0)      0.000      0.745 f
  adder/clk_gate_man_carry_reg/EN (net)                  0.655               0.000      0.745 f
  adder/clk_gate_man_carry_reg/latch/D (LATCHX1_LVT)               0.040     0.000      0.745 f
  data arrival time                                                                     0.745

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  adder/clk_gate_man_carry_reg/latch/CLK (LATCHX1_LVT)                       0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -0.745
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.255

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.091   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.909   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: adder/shifted_mantissa_2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/final_mantissa_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkBrentKungAdder24 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/shifted_mantissa_2_reg_0_/CLK (DFFX1_LVT)                  0.000     0.000      0.000 r
  adder/shifted_mantissa_2_reg_0_/Q (DFFX1_LVT)                    0.038     0.182      0.182 f
  adder/rca_calculate_b[0] (net)                2        1.545               0.000      0.182 f
  adder/rca/calculate_b[0] (mkBrentKungAdder24)                              0.000      0.182 f
  adder/rca/calculate_b[0] (net)                         1.545               0.000      0.182 f
  adder/rca/U11/A2 (AND2X1_LVT)                                    0.038     0.000      0.182 f
  adder/rca/U11/Y (AND2X1_LVT)                                     0.037     0.083      0.266 f
  adder/rca/n90 (net)                           2        1.585               0.000      0.266 f
  adder/rca/U7/A (INVX0_LVT)                                       0.037     0.000      0.266 f
  adder/rca/U7/Y (INVX0_LVT)                                       0.028     0.037      0.303 r
  adder/rca/n2 (net)                            1        0.513               0.000      0.303 r
  adder/rca/U14/A1 (OAI21X1_LVT)                                   0.028     0.000      0.303 r
  adder/rca/U14/Y (OAI21X1_LVT)                                    0.044     0.137      0.440 f
  adder/rca/n15 (net)                           2        1.153               0.000      0.440 f
  adder/rca/U28/A1 (AOI21X1_LVT)                                   0.044     0.000      0.440 f
  adder/rca/U28/Y (AOI21X1_LVT)                                    0.035     0.144      0.584 r
  adder/rca/n42 (net)                           2        1.146               0.000      0.584 r
  adder/rca/U58/A2 (OAI21X1_LVT)                                   0.035     0.000      0.584 r
  adder/rca/U58/Y (OAI21X1_LVT)                                    0.044     0.132      0.716 f
  adder/rca/n103 (net)                          2        1.113               0.000      0.716 f
  adder/rca/U119/A1 (AO21X1_LVT)                                   0.044     0.000      0.716 f
  adder/rca/U119/Y (AO21X1_LVT)                                    0.043     0.114      0.830 f
  adder/rca/n112 (net)                          1        1.422               0.000      0.830 f
  adder/rca/U128/CI (FADDX1_LVT)                                   0.043     0.000      0.830 f
  adder/rca/U128/CO (FADDX1_LVT)                                   0.055     0.119      0.949 f
  adder/rca/n111 (net)                          1        1.422               0.000      0.949 f
  adder/rca/U127/CI (FADDX1_LVT)                                   0.055     0.000      0.949 f
  adder/rca/U127/CO (FADDX1_LVT)                                   0.055     0.124      1.073 f
  adder/rca/n110 (net)                          1        1.422               0.000      1.073 f
  adder/rca/U126/CI (FADDX1_LVT)                                   0.055     0.000      1.073 f
  adder/rca/U126/CO (FADDX1_LVT)                                   0.055     0.124      1.197 f
  adder/rca/n109 (net)                          1        1.422               0.000      1.197 f
  adder/rca/U125/CI (FADDX1_LVT)                                   0.055     0.000      1.197 f
  adder/rca/U125/CO (FADDX1_LVT)                                   0.055     0.124      1.321 f
  adder/rca/n108 (net)                          1        1.422               0.000      1.321 f
  adder/rca/U124/CI (FADDX1_LVT)                                   0.055     0.000      1.321 f
  adder/rca/U124/CO (FADDX1_LVT)                                   0.055     0.124      1.445 f
  adder/rca/n107 (net)                          1        1.422               0.000      1.445 f
  adder/rca/U123/CI (FADDX1_LVT)                                   0.055     0.000      1.445 f
  adder/rca/U123/CO (FADDX1_LVT)                                   0.055     0.124      1.568 f
  adder/rca/n106 (net)                          1        1.422               0.000      1.568 f
  adder/rca/U122/CI (FADDX1_LVT)                                   0.055     0.000      1.568 f
  adder/rca/U122/CO (FADDX1_LVT)                                   0.055     0.124      1.692 f
  adder/rca/n105 (net)                          1        1.422               0.000      1.692 f
  adder/rca/U121/CI (FADDX1_LVT)                                   0.055     0.000      1.692 f
  adder/rca/U121/CO (FADDX1_LVT)                                   0.055     0.124      1.816 f
  adder/rca/n104 (net)                          1        1.422               0.000      1.816 f
  adder/rca/U120/CI (FADDX1_LVT)                                   0.055     0.000      1.816 f
  adder/rca/U120/CO (FADDX1_LVT)                                   0.063     0.135      1.951 f
  adder/rca/calculate[0] (net)                  4        2.399               0.000      1.951 f
  adder/rca/calculate[0] (mkBrentKungAdder24)                                0.000      1.951 f
  adder/rca_calculate[0] (net)                           2.399               0.000      1.951 f
  adder/U498/A2 (NOR2X0_LVT)                                       0.063     0.000      1.951 f
  adder/U498/Y (NOR2X0_LVT)                                        0.044     0.123      2.074 r
  adder/n356 (net)                              2        2.007               0.000      2.074 r
  adder/U74/A (INVX2_LVT)                                          0.044     0.000      2.074 r
  adder/U74/Y (INVX2_LVT)                                          0.081     0.068      2.142 f
  adder/n532 (net)                             23       16.256               0.000      2.142 f
  adder/U499/A2 (NOR2X0_LVT)                                       0.081     0.000      2.142 f
  adder/U499/Y (NOR2X0_LVT)                                        0.027     0.117      2.259 r
  adder/n355 (net)                              1        0.540               0.000      2.259 r
  adder/U500/A3 (AO21X1_LVT)                                       0.027     0.000      2.259 r
  adder/U500/Y (AO21X1_LVT)                                        0.053     0.063      2.322 r
  adder/n368 (net)                              2        1.602               0.000      2.322 r
  adder/U511/B0 (HADDX1_LVT)                                       0.053     0.000      2.322 r
  adder/U511/C1 (HADDX1_LVT)                                       0.041     0.081      2.404 r
  adder/n376 (net)                              1        1.011               0.000      2.404 r
  adder/U517/B0 (HADDX1_LVT)                                       0.041     0.000      2.404 r
  adder/U517/C1 (HADDX1_LVT)                                       0.040     0.078      2.481 r
  adder/n384 (net)                              1        1.011               0.000      2.481 r
  adder/U522/B0 (HADDX1_LVT)                                       0.040     0.000      2.481 r
  adder/U522/C1 (HADDX1_LVT)                                       0.040     0.077      2.559 r
  adder/n392 (net)                              1        1.011               0.000      2.559 r
  adder/U527/B0 (HADDX1_LVT)                                       0.040     0.000      2.559 r
  adder/U527/C1 (HADDX1_LVT)                                       0.040     0.077      2.636 r
  adder/n400 (net)                              1        1.011               0.000      2.636 r
  adder/U533/B0 (HADDX1_LVT)                                       0.040     0.000      2.636 r
  adder/U533/C1 (HADDX1_LVT)                                       0.040     0.077      2.713 r
  adder/n408 (net)                              1        1.011               0.000      2.713 r
  adder/U539/B0 (HADDX1_LVT)                                       0.040     0.000      2.713 r
  adder/U539/C1 (HADDX1_LVT)                                       0.040     0.077      2.791 r
  adder/n416 (net)                              1        1.011               0.000      2.791 r
  adder/U545/B0 (HADDX1_LVT)                                       0.040     0.000      2.791 r
  adder/U545/C1 (HADDX1_LVT)                                       0.040     0.077      2.868 r
  adder/n424 (net)                              1        1.011               0.000      2.868 r
  adder/U551/B0 (HADDX1_LVT)                                       0.040     0.000      2.868 r
  adder/U551/C1 (HADDX1_LVT)                                       0.040     0.077      2.946 r
  adder/n432 (net)                              1        1.011               0.000      2.946 r
  adder/U557/B0 (HADDX1_LVT)                                       0.040     0.000      2.946 r
  adder/U557/C1 (HADDX1_LVT)                                       0.040     0.077      3.023 r
  adder/n440 (net)                              1        1.011               0.000      3.023 r
  adder/U563/B0 (HADDX1_LVT)                                       0.040     0.000      3.023 r
  adder/U563/C1 (HADDX1_LVT)                                       0.040     0.077      3.101 r
  adder/n449 (net)                              1        1.011               0.000      3.101 r
  adder/U569/B0 (HADDX1_LVT)                                       0.040     0.000      3.101 r
  adder/U569/C1 (HADDX1_LVT)                                       0.040     0.077      3.178 r
  adder/n457 (net)                              1        1.011               0.000      3.178 r
  adder/U575/B0 (HADDX1_LVT)                                       0.040     0.000      3.178 r
  adder/U575/C1 (HADDX1_LVT)                                       0.040     0.077      3.255 r
  adder/n465 (net)                              1        1.011               0.000      3.255 r
  adder/U581/B0 (HADDX1_LVT)                                       0.040     0.000      3.255 r
  adder/U581/C1 (HADDX1_LVT)                                       0.040     0.077      3.333 r
  adder/n473 (net)                              1        1.011               0.000      3.333 r
  adder/U587/B0 (HADDX1_LVT)                                       0.040     0.000      3.333 r
  adder/U587/SO (HADDX1_LVT)                                       0.045     0.122      3.454 f
  adder/n467 (net)                              1        0.583               0.000      3.454 f
  adder/U14/A (INVX0_LVT)                                          0.045     0.000      3.454 f
  adder/U14/Y (INVX0_LVT)                                          0.033     0.042      3.497 r
  adder/n468 (net)                              1        0.590               0.000      3.497 r
  adder/U582/A1 (NOR2X0_LVT)                                       0.033     0.000      3.497 r
  adder/U582/Y (NOR2X0_LVT)                                        0.027     0.088      3.585 f
  adder/n469 (net)                              1        0.687               0.000      3.585 f
  adder/U583/A2 (OR2X1_LVT)                                        0.027     0.000      3.585 f
  adder/U583/Y (OR2X1_LVT)                                         0.028     0.065      3.650 f
  adder/N290 (net)                              1        0.544               0.000      3.650 f
  adder/final_mantissa_reg_14_/D (DFFX1_LVT)                       0.028     0.000      3.650 f
  data arrival time                                                                     3.650

  clock CLK (rise edge)                                                      6.000      6.000
  clock network delay (ideal)                                                0.000      6.000
  clock uncertainty                                                         -1.000      5.000
  adder/final_mantissa_reg_14_/CLK (DFFX1_LVT)                               0.000      5.000 r
  library setup time                                                        -0.081      4.919
  data required time                                                                    4.919
  ----------------------------------------------------------------------------------------------
  data required time                                                                    4.919
  data arrival time                                                                    -3.650
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.269


  Startpoint: init_done_flag_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_outcome_idx_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  init_done_flag_reg/CLK (DFFX1_LVT)                               0.000     0.000      0.000 r
  init_done_flag_reg/Q (DFFX1_LVT)                                 0.054     0.193      0.193 r
  get_init_done_flag (net)                      5        2.291               0.000      0.193 r
  U796/A1 (AND2X1_LVT)                                             0.054     0.000      0.193 r
  U796/Y (AND2X1_LVT)                                              0.136     0.135      0.328 r
  n730 (net)                                   15        8.870               0.000      0.328 r
  U1222/A1 (NAND4X0_LVT)                                           0.136     0.000      0.328 r
  U1222/Y (NAND4X0_LVT)                                            0.123     0.087      0.415 f
  n698 (net)                                    3        1.622               0.000      0.415 f
  U1224/A1 (AND2X1_LVT)                                            0.123     0.000      0.415 f
  U1224/Y (AND2X1_LVT)                                             0.041     0.121      0.536 f
  n715 (net)                                    2        1.072               0.000      0.536 f
  U1225/A2 (OR3X1_LVT)                                             0.041     0.000      0.536 f
  U1225/Y (OR3X1_LVT)                                              0.037     0.109      0.645 f
  n533 (net)                                    1        0.455               0.000      0.645 f
  U1226/A2 (NAND2X0_LVT)                                           0.037     0.000      0.645 f
  U1226/Y (NAND2X0_LVT)                                            0.083     0.077      0.722 r
  N335 (net)                                    2        1.259               0.000      0.722 r
  clk_gate_outcome_idx_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_13)            0.000      0.722 r
  clk_gate_outcome_idx_reg/EN (net)                      1.259               0.000      0.722 r
  clk_gate_outcome_idx_reg/latch/D (LATCHX1_LVT)                   0.083     0.000      0.722 r
  data arrival time                                                                     0.722

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_outcome_idx_reg/latch/CLK (LATCHX1_LVT)                           0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.278

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.082   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.918   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: init_done_flag_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/clk_gate_shifted_mantissa_2_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          8000                  saed32lvt_ss0p75v25c
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  init_done_flag_reg/CLK (DFFX1_LVT)                               0.000     0.000      0.000 r
  init_done_flag_reg/Q (DFFX1_LVT)                                 0.042     0.187      0.187 f
  get_init_done_flag (net)                      5        2.158               0.000      0.187 f
  U796/A1 (AND2X1_LVT)                                             0.042     0.000      0.187 f
  U796/Y (AND2X1_LVT)                                              0.088     0.122      0.309 f
  n730 (net)                                   15        8.400               0.000      0.309 f
  U960/A1 (AND2X1_LVT)                                             0.088     0.000      0.309 f
  U960/Y (AND2X1_LVT)                                              0.036     0.103      0.412 f
  n525 (net)                                    2        1.121               0.000      0.412 f
  U1148/A1 (OR3X1_LVT)                                             0.036     0.000      0.412 f
  U1148/Y (OR3X1_LVT)                                              0.048     0.132      0.543 f
  n529 (net)                                    4        1.895               0.000      0.543 f
  U1149/A2 (AND2X1_LVT)                                            0.048     0.000      0.543 f
  U1149/Y (AND2X1_LVT)                                             0.034     0.086      0.629 f
  adder_EN_match_exponents (net)                2        1.173               0.000      0.629 f
  adder/EN_match_exponents (mkFP32_Adder)                                    0.000      0.629 f
  adder/EN_match_exponents (net)                         1.173               0.000      0.629 f
  adder/U795/A1 (OR2X1_LVT)                                        0.034     0.000      0.629 f
  adder/U795/Y (OR2X1_LVT)                                         0.040     0.082      0.711 f
  adder/N368 (net)                              1        0.655               0.000      0.711 f
  adder/clk_gate_shifted_mantissa_2_reg/EN (SNPS_CLOCK_GATE_HIGH_mkFP32_Adder_2)    0.000    0.711 f
  adder/clk_gate_shifted_mantissa_2_reg/EN (net)         0.655               0.000      0.711 f
  adder/clk_gate_shifted_mantissa_2_reg/latch/D (LATCHX1_LVT)      0.040     0.000      0.711 f
  data arrival time                                                                     0.711

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  adder/clk_gate_shifted_mantissa_2_reg/latch/CLK (LATCHX1_LVT)              0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -0.711
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.289

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.091   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.909   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: adder/shifted_mantissa_2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/final_mantissa_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkBrentKungAdder24 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/shifted_mantissa_2_reg_0_/CLK (DFFX1_LVT)                  0.000     0.000      0.000 r
  adder/shifted_mantissa_2_reg_0_/Q (DFFX1_LVT)                    0.038     0.182      0.182 f
  adder/rca_calculate_b[0] (net)                2        1.545               0.000      0.182 f
  adder/rca/calculate_b[0] (mkBrentKungAdder24)                              0.000      0.182 f
  adder/rca/calculate_b[0] (net)                         1.545               0.000      0.182 f
  adder/rca/U11/A2 (AND2X1_LVT)                                    0.038     0.000      0.182 f
  adder/rca/U11/Y (AND2X1_LVT)                                     0.037     0.083      0.266 f
  adder/rca/n90 (net)                           2        1.585               0.000      0.266 f
  adder/rca/U7/A (INVX0_LVT)                                       0.037     0.000      0.266 f
  adder/rca/U7/Y (INVX0_LVT)                                       0.028     0.037      0.303 r
  adder/rca/n2 (net)                            1        0.513               0.000      0.303 r
  adder/rca/U14/A1 (OAI21X1_LVT)                                   0.028     0.000      0.303 r
  adder/rca/U14/Y (OAI21X1_LVT)                                    0.044     0.137      0.440 f
  adder/rca/n15 (net)                           2        1.153               0.000      0.440 f
  adder/rca/U28/A1 (AOI21X1_LVT)                                   0.044     0.000      0.440 f
  adder/rca/U28/Y (AOI21X1_LVT)                                    0.035     0.144      0.584 r
  adder/rca/n42 (net)                           2        1.146               0.000      0.584 r
  adder/rca/U58/A2 (OAI21X1_LVT)                                   0.035     0.000      0.584 r
  adder/rca/U58/Y (OAI21X1_LVT)                                    0.044     0.132      0.716 f
  adder/rca/n103 (net)                          2        1.113               0.000      0.716 f
  adder/rca/U119/A1 (AO21X1_LVT)                                   0.044     0.000      0.716 f
  adder/rca/U119/Y (AO21X1_LVT)                                    0.043     0.114      0.830 f
  adder/rca/n112 (net)                          1        1.422               0.000      0.830 f
  adder/rca/U128/CI (FADDX1_LVT)                                   0.043     0.000      0.830 f
  adder/rca/U128/CO (FADDX1_LVT)                                   0.055     0.119      0.949 f
  adder/rca/n111 (net)                          1        1.422               0.000      0.949 f
  adder/rca/U127/CI (FADDX1_LVT)                                   0.055     0.000      0.949 f
  adder/rca/U127/CO (FADDX1_LVT)                                   0.055     0.124      1.073 f
  adder/rca/n110 (net)                          1        1.422               0.000      1.073 f
  adder/rca/U126/CI (FADDX1_LVT)                                   0.055     0.000      1.073 f
  adder/rca/U126/CO (FADDX1_LVT)                                   0.055     0.124      1.197 f
  adder/rca/n109 (net)                          1        1.422               0.000      1.197 f
  adder/rca/U125/CI (FADDX1_LVT)                                   0.055     0.000      1.197 f
  adder/rca/U125/CO (FADDX1_LVT)                                   0.055     0.124      1.321 f
  adder/rca/n108 (net)                          1        1.422               0.000      1.321 f
  adder/rca/U124/CI (FADDX1_LVT)                                   0.055     0.000      1.321 f
  adder/rca/U124/CO (FADDX1_LVT)                                   0.055     0.124      1.445 f
  adder/rca/n107 (net)                          1        1.422               0.000      1.445 f
  adder/rca/U123/CI (FADDX1_LVT)                                   0.055     0.000      1.445 f
  adder/rca/U123/CO (FADDX1_LVT)                                   0.055     0.124      1.568 f
  adder/rca/n106 (net)                          1        1.422               0.000      1.568 f
  adder/rca/U122/CI (FADDX1_LVT)                                   0.055     0.000      1.568 f
  adder/rca/U122/CO (FADDX1_LVT)                                   0.055     0.124      1.692 f
  adder/rca/n105 (net)                          1        1.422               0.000      1.692 f
  adder/rca/U121/CI (FADDX1_LVT)                                   0.055     0.000      1.692 f
  adder/rca/U121/CO (FADDX1_LVT)                                   0.055     0.124      1.816 f
  adder/rca/n104 (net)                          1        1.422               0.000      1.816 f
  adder/rca/U120/CI (FADDX1_LVT)                                   0.055     0.000      1.816 f
  adder/rca/U120/CO (FADDX1_LVT)                                   0.063     0.135      1.951 f
  adder/rca/calculate[0] (net)                  4        2.399               0.000      1.951 f
  adder/rca/calculate[0] (mkBrentKungAdder24)                                0.000      1.951 f
  adder/rca_calculate[0] (net)                           2.399               0.000      1.951 f
  adder/U498/A2 (NOR2X0_LVT)                                       0.063     0.000      1.951 f
  adder/U498/Y (NOR2X0_LVT)                                        0.044     0.123      2.074 r
  adder/n356 (net)                              2        2.007               0.000      2.074 r
  adder/U74/A (INVX2_LVT)                                          0.044     0.000      2.074 r
  adder/U74/Y (INVX2_LVT)                                          0.081     0.068      2.142 f
  adder/n532 (net)                             23       16.256               0.000      2.142 f
  adder/U499/A2 (NOR2X0_LVT)                                       0.081     0.000      2.142 f
  adder/U499/Y (NOR2X0_LVT)                                        0.027     0.117      2.259 r
  adder/n355 (net)                              1        0.540               0.000      2.259 r
  adder/U500/A3 (AO21X1_LVT)                                       0.027     0.000      2.259 r
  adder/U500/Y (AO21X1_LVT)                                        0.053     0.063      2.322 r
  adder/n368 (net)                              2        1.602               0.000      2.322 r
  adder/U511/B0 (HADDX1_LVT)                                       0.053     0.000      2.322 r
  adder/U511/C1 (HADDX1_LVT)                                       0.041     0.081      2.404 r
  adder/n376 (net)                              1        1.011               0.000      2.404 r
  adder/U517/B0 (HADDX1_LVT)                                       0.041     0.000      2.404 r
  adder/U517/C1 (HADDX1_LVT)                                       0.040     0.078      2.481 r
  adder/n384 (net)                              1        1.011               0.000      2.481 r
  adder/U522/B0 (HADDX1_LVT)                                       0.040     0.000      2.481 r
  adder/U522/C1 (HADDX1_LVT)                                       0.040     0.077      2.559 r
  adder/n392 (net)                              1        1.011               0.000      2.559 r
  adder/U527/B0 (HADDX1_LVT)                                       0.040     0.000      2.559 r
  adder/U527/C1 (HADDX1_LVT)                                       0.040     0.077      2.636 r
  adder/n400 (net)                              1        1.011               0.000      2.636 r
  adder/U533/B0 (HADDX1_LVT)                                       0.040     0.000      2.636 r
  adder/U533/C1 (HADDX1_LVT)                                       0.040     0.077      2.713 r
  adder/n408 (net)                              1        1.011               0.000      2.713 r
  adder/U539/B0 (HADDX1_LVT)                                       0.040     0.000      2.713 r
  adder/U539/C1 (HADDX1_LVT)                                       0.040     0.077      2.791 r
  adder/n416 (net)                              1        1.011               0.000      2.791 r
  adder/U545/B0 (HADDX1_LVT)                                       0.040     0.000      2.791 r
  adder/U545/C1 (HADDX1_LVT)                                       0.040     0.077      2.868 r
  adder/n424 (net)                              1        1.011               0.000      2.868 r
  adder/U551/B0 (HADDX1_LVT)                                       0.040     0.000      2.868 r
  adder/U551/C1 (HADDX1_LVT)                                       0.040     0.077      2.946 r
  adder/n432 (net)                              1        1.011               0.000      2.946 r
  adder/U557/B0 (HADDX1_LVT)                                       0.040     0.000      2.946 r
  adder/U557/C1 (HADDX1_LVT)                                       0.040     0.077      3.023 r
  adder/n440 (net)                              1        1.011               0.000      3.023 r
  adder/U563/B0 (HADDX1_LVT)                                       0.040     0.000      3.023 r
  adder/U563/C1 (HADDX1_LVT)                                       0.040     0.077      3.101 r
  adder/n449 (net)                              1        1.011               0.000      3.101 r
  adder/U569/B0 (HADDX1_LVT)                                       0.040     0.000      3.101 r
  adder/U569/C1 (HADDX1_LVT)                                       0.040     0.077      3.178 r
  adder/n457 (net)                              1        1.011               0.000      3.178 r
  adder/U575/B0 (HADDX1_LVT)                                       0.040     0.000      3.178 r
  adder/U575/C1 (HADDX1_LVT)                                       0.040     0.077      3.255 r
  adder/n465 (net)                              1        1.011               0.000      3.255 r
  adder/U581/B0 (HADDX1_LVT)                                       0.040     0.000      3.255 r
  adder/U581/SO (HADDX1_LVT)                                       0.045     0.122      3.377 f
  adder/n459 (net)                              1        0.583               0.000      3.377 f
  adder/U15/A (INVX0_LVT)                                          0.045     0.000      3.377 f
  adder/U15/Y (INVX0_LVT)                                          0.033     0.042      3.420 r
  adder/n460 (net)                              1        0.590               0.000      3.420 r
  adder/U576/A1 (NOR2X0_LVT)                                       0.033     0.000      3.420 r
  adder/U576/Y (NOR2X0_LVT)                                        0.027     0.088      3.507 f
  adder/n461 (net)                              1        0.687               0.000      3.507 f
  adder/U577/A2 (OR2X1_LVT)                                        0.027     0.000      3.507 f
  adder/U577/Y (OR2X1_LVT)                                         0.028     0.065      3.573 f
  adder/N289 (net)                              1        0.544               0.000      3.573 f
  adder/final_mantissa_reg_13_/D (DFFX1_LVT)                       0.028     0.000      3.573 f
  data arrival time                                                                     3.573

  clock CLK (rise edge)                                                      6.000      6.000
  clock network delay (ideal)                                                0.000      6.000
  clock uncertainty                                                         -1.000      5.000
  adder/final_mantissa_reg_13_/CLK (DFFX1_LVT)                               0.000      5.000 r
  library setup time                                                        -0.081      4.919
  data required time                                                                    4.919
  ----------------------------------------------------------------------------------------------
  data required time                                                                    4.919
  data arrival time                                                                    -3.573
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.346


  Startpoint: adder/shifted_mantissa_2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/final_mantissa_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkBrentKungAdder24 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/shifted_mantissa_2_reg_0_/CLK (DFFX1_LVT)                  0.000     0.000      0.000 r
  adder/shifted_mantissa_2_reg_0_/Q (DFFX1_LVT)                    0.038     0.182      0.182 f
  adder/rca_calculate_b[0] (net)                2        1.545               0.000      0.182 f
  adder/rca/calculate_b[0] (mkBrentKungAdder24)                              0.000      0.182 f
  adder/rca/calculate_b[0] (net)                         1.545               0.000      0.182 f
  adder/rca/U11/A2 (AND2X1_LVT)                                    0.038     0.000      0.182 f
  adder/rca/U11/Y (AND2X1_LVT)                                     0.037     0.083      0.266 f
  adder/rca/n90 (net)                           2        1.585               0.000      0.266 f
  adder/rca/U7/A (INVX0_LVT)                                       0.037     0.000      0.266 f
  adder/rca/U7/Y (INVX0_LVT)                                       0.028     0.037      0.303 r
  adder/rca/n2 (net)                            1        0.513               0.000      0.303 r
  adder/rca/U14/A1 (OAI21X1_LVT)                                   0.028     0.000      0.303 r
  adder/rca/U14/Y (OAI21X1_LVT)                                    0.044     0.137      0.440 f
  adder/rca/n15 (net)                           2        1.153               0.000      0.440 f
  adder/rca/U28/A1 (AOI21X1_LVT)                                   0.044     0.000      0.440 f
  adder/rca/U28/Y (AOI21X1_LVT)                                    0.035     0.144      0.584 r
  adder/rca/n42 (net)                           2        1.146               0.000      0.584 r
  adder/rca/U58/A2 (OAI21X1_LVT)                                   0.035     0.000      0.584 r
  adder/rca/U58/Y (OAI21X1_LVT)                                    0.044     0.132      0.716 f
  adder/rca/n103 (net)                          2        1.113               0.000      0.716 f
  adder/rca/U119/A1 (AO21X1_LVT)                                   0.044     0.000      0.716 f
  adder/rca/U119/Y (AO21X1_LVT)                                    0.043     0.114      0.830 f
  adder/rca/n112 (net)                          1        1.422               0.000      0.830 f
  adder/rca/U128/CI (FADDX1_LVT)                                   0.043     0.000      0.830 f
  adder/rca/U128/CO (FADDX1_LVT)                                   0.055     0.119      0.949 f
  adder/rca/n111 (net)                          1        1.422               0.000      0.949 f
  adder/rca/U127/CI (FADDX1_LVT)                                   0.055     0.000      0.949 f
  adder/rca/U127/CO (FADDX1_LVT)                                   0.055     0.124      1.073 f
  adder/rca/n110 (net)                          1        1.422               0.000      1.073 f
  adder/rca/U126/CI (FADDX1_LVT)                                   0.055     0.000      1.073 f
  adder/rca/U126/CO (FADDX1_LVT)                                   0.055     0.124      1.197 f
  adder/rca/n109 (net)                          1        1.422               0.000      1.197 f
  adder/rca/U125/CI (FADDX1_LVT)                                   0.055     0.000      1.197 f
  adder/rca/U125/CO (FADDX1_LVT)                                   0.055     0.124      1.321 f
  adder/rca/n108 (net)                          1        1.422               0.000      1.321 f
  adder/rca/U124/CI (FADDX1_LVT)                                   0.055     0.000      1.321 f
  adder/rca/U124/CO (FADDX1_LVT)                                   0.055     0.124      1.445 f
  adder/rca/n107 (net)                          1        1.422               0.000      1.445 f
  adder/rca/U123/CI (FADDX1_LVT)                                   0.055     0.000      1.445 f
  adder/rca/U123/CO (FADDX1_LVT)                                   0.055     0.124      1.568 f
  adder/rca/n106 (net)                          1        1.422               0.000      1.568 f
  adder/rca/U122/CI (FADDX1_LVT)                                   0.055     0.000      1.568 f
  adder/rca/U122/CO (FADDX1_LVT)                                   0.055     0.124      1.692 f
  adder/rca/n105 (net)                          1        1.422               0.000      1.692 f
  adder/rca/U121/CI (FADDX1_LVT)                                   0.055     0.000      1.692 f
  adder/rca/U121/CO (FADDX1_LVT)                                   0.055     0.124      1.816 f
  adder/rca/n104 (net)                          1        1.422               0.000      1.816 f
  adder/rca/U120/CI (FADDX1_LVT)                                   0.055     0.000      1.816 f
  adder/rca/U120/CO (FADDX1_LVT)                                   0.063     0.135      1.951 f
  adder/rca/calculate[0] (net)                  4        2.399               0.000      1.951 f
  adder/rca/calculate[0] (mkBrentKungAdder24)                                0.000      1.951 f
  adder/rca_calculate[0] (net)                           2.399               0.000      1.951 f
  adder/U498/A2 (NOR2X0_LVT)                                       0.063     0.000      1.951 f
  adder/U498/Y (NOR2X0_LVT)                                        0.044     0.123      2.074 r
  adder/n356 (net)                              2        2.007               0.000      2.074 r
  adder/U74/A (INVX2_LVT)                                          0.044     0.000      2.074 r
  adder/U74/Y (INVX2_LVT)                                          0.081     0.068      2.142 f
  adder/n532 (net)                             23       16.256               0.000      2.142 f
  adder/U499/A2 (NOR2X0_LVT)                                       0.081     0.000      2.142 f
  adder/U499/Y (NOR2X0_LVT)                                        0.027     0.117      2.259 r
  adder/n355 (net)                              1        0.540               0.000      2.259 r
  adder/U500/A3 (AO21X1_LVT)                                       0.027     0.000      2.259 r
  adder/U500/Y (AO21X1_LVT)                                        0.053     0.063      2.322 r
  adder/n368 (net)                              2        1.602               0.000      2.322 r
  adder/U511/B0 (HADDX1_LVT)                                       0.053     0.000      2.322 r
  adder/U511/C1 (HADDX1_LVT)                                       0.041     0.081      2.404 r
  adder/n376 (net)                              1        1.011               0.000      2.404 r
  adder/U517/B0 (HADDX1_LVT)                                       0.041     0.000      2.404 r
  adder/U517/C1 (HADDX1_LVT)                                       0.040     0.078      2.481 r
  adder/n384 (net)                              1        1.011               0.000      2.481 r
  adder/U522/B0 (HADDX1_LVT)                                       0.040     0.000      2.481 r
  adder/U522/C1 (HADDX1_LVT)                                       0.040     0.077      2.559 r
  adder/n392 (net)                              1        1.011               0.000      2.559 r
  adder/U527/B0 (HADDX1_LVT)                                       0.040     0.000      2.559 r
  adder/U527/C1 (HADDX1_LVT)                                       0.040     0.077      2.636 r
  adder/n400 (net)                              1        1.011               0.000      2.636 r
  adder/U533/B0 (HADDX1_LVT)                                       0.040     0.000      2.636 r
  adder/U533/C1 (HADDX1_LVT)                                       0.040     0.077      2.713 r
  adder/n408 (net)                              1        1.011               0.000      2.713 r
  adder/U539/B0 (HADDX1_LVT)                                       0.040     0.000      2.713 r
  adder/U539/C1 (HADDX1_LVT)                                       0.040     0.077      2.791 r
  adder/n416 (net)                              1        1.011               0.000      2.791 r
  adder/U545/B0 (HADDX1_LVT)                                       0.040     0.000      2.791 r
  adder/U545/C1 (HADDX1_LVT)                                       0.040     0.077      2.868 r
  adder/n424 (net)                              1        1.011               0.000      2.868 r
  adder/U551/B0 (HADDX1_LVT)                                       0.040     0.000      2.868 r
  adder/U551/C1 (HADDX1_LVT)                                       0.040     0.077      2.946 r
  adder/n432 (net)                              1        1.011               0.000      2.946 r
  adder/U557/B0 (HADDX1_LVT)                                       0.040     0.000      2.946 r
  adder/U557/C1 (HADDX1_LVT)                                       0.040     0.077      3.023 r
  adder/n440 (net)                              1        1.011               0.000      3.023 r
  adder/U563/B0 (HADDX1_LVT)                                       0.040     0.000      3.023 r
  adder/U563/C1 (HADDX1_LVT)                                       0.040     0.077      3.101 r
  adder/n449 (net)                              1        1.011               0.000      3.101 r
  adder/U569/B0 (HADDX1_LVT)                                       0.040     0.000      3.101 r
  adder/U569/C1 (HADDX1_LVT)                                       0.040     0.077      3.178 r
  adder/n457 (net)                              1        1.011               0.000      3.178 r
  adder/U575/B0 (HADDX1_LVT)                                       0.040     0.000      3.178 r
  adder/U575/SO (HADDX1_LVT)                                       0.045     0.122      3.300 f
  adder/n451 (net)                              1        0.583               0.000      3.300 f
  adder/U16/A (INVX0_LVT)                                          0.045     0.000      3.300 f
  adder/U16/Y (INVX0_LVT)                                          0.033     0.042      3.342 r
  adder/n452 (net)                              1        0.590               0.000      3.342 r
  adder/U570/A1 (NOR2X0_LVT)                                       0.033     0.000      3.342 r
  adder/U570/Y (NOR2X0_LVT)                                        0.027     0.088      3.430 f
  adder/n453 (net)                              1        0.687               0.000      3.430 f
  adder/U571/A2 (OR2X1_LVT)                                        0.027     0.000      3.430 f
  adder/U571/Y (OR2X1_LVT)                                         0.028     0.065      3.495 f
  adder/N288 (net)                              1        0.544               0.000      3.495 f
  adder/final_mantissa_reg_12_/D (DFFX1_LVT)                       0.028     0.000      3.495 f
  data arrival time                                                                     3.495

  clock CLK (rise edge)                                                      6.000      6.000
  clock network delay (ideal)                                                0.000      6.000
  clock uncertainty                                                         -1.000      5.000
  adder/final_mantissa_reg_12_/CLK (DFFX1_LVT)                               0.000      5.000 r
  library setup time                                                        -0.081      4.919
  data required time                                                                    4.919
  ----------------------------------------------------------------------------------------------
  data required time                                                                    4.919
  data arrival time                                                                    -3.495
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


1
