###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        18342   # Number of WRITE/WRITEP commands
num_reads_done                 =       802383   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       645796   # Number of read row buffer hits
num_read_cmds                  =       802381   # Number of READ/READP commands
num_writes_done                =        18351   # Number of read requests issued
num_write_row_hits             =         9832   # Number of write row buffer hits
num_act_cmds                   =       165730   # Number of ACT commands
num_pre_cmds                   =       165700   # Number of PRE commands
num_ondemand_pres              =       143641   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9351795   # Cyles of rank active rank.0
rank_active_cycles.1           =      9038760   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       648205   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       961240   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       763333   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12516   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6641   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9640   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2621   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1290   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1621   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2714   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1836   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          399   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18146   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           19   # Write cmd latency (cycles)
write_latency[100-119]         =           28   # Write cmd latency (cycles)
write_latency[120-139]         =           46   # Write cmd latency (cycles)
write_latency[140-159]         =           66   # Write cmd latency (cycles)
write_latency[160-179]         =          132   # Write cmd latency (cycles)
write_latency[180-199]         =          169   # Write cmd latency (cycles)
write_latency[200-]            =        17861   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       287883   # Read request latency (cycles)
read_latency[40-59]            =       100626   # Read request latency (cycles)
read_latency[60-79]            =        90744   # Read request latency (cycles)
read_latency[80-99]            =        49594   # Read request latency (cycles)
read_latency[100-119]          =        38841   # Read request latency (cycles)
read_latency[120-139]          =        35938   # Read request latency (cycles)
read_latency[140-159]          =        26443   # Read request latency (cycles)
read_latency[160-179]          =        21521   # Read request latency (cycles)
read_latency[180-199]          =        17740   # Read request latency (cycles)
read_latency[200-]             =       133046   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.15633e+07   # Write energy
read_energy                    =   3.2352e+09   # Read energy
act_energy                     =  4.53437e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.11138e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.61395e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83552e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64019e+09   # Active standby energy rank.1
average_read_latency           =      123.693   # Average read request latency (cycles)
average_interarrival           =      12.1839   # Average request interarrival latency (cycles)
total_energy                   =  1.67331e+10   # Total energy (pJ)
average_power                  =      1673.31   # Average power (mW)
average_bandwidth              =       7.0036   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        17982   # Number of WRITE/WRITEP commands
num_reads_done                 =       834265   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       680779   # Number of read row buffer hits
num_read_cmds                  =       834266   # Number of READ/READP commands
num_writes_done                =        17988   # Number of read requests issued
num_write_row_hits             =         9558   # Number of write row buffer hits
num_act_cmds                   =       162553   # Number of ACT commands
num_pre_cmds                   =       162525   # Number of PRE commands
num_ondemand_pres              =       139979   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9149301   # Cyles of rank active rank.0
rank_active_cycles.1           =      9141333   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       850699   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       858667   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       794576   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13045   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6539   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9689   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2595   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1253   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1529   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2823   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1722   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          401   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18095   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           18   # Write cmd latency (cycles)
write_latency[80-99]           =           18   # Write cmd latency (cycles)
write_latency[100-119]         =           33   # Write cmd latency (cycles)
write_latency[120-139]         =           45   # Write cmd latency (cycles)
write_latency[140-159]         =           63   # Write cmd latency (cycles)
write_latency[160-179]         =           96   # Write cmd latency (cycles)
write_latency[180-199]         =          163   # Write cmd latency (cycles)
write_latency[200-]            =        17542   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       297512   # Read request latency (cycles)
read_latency[40-59]            =       112866   # Read request latency (cycles)
read_latency[60-79]            =        96649   # Read request latency (cycles)
read_latency[80-99]            =        52681   # Read request latency (cycles)
read_latency[100-119]          =        40818   # Read request latency (cycles)
read_latency[120-139]          =        36370   # Read request latency (cycles)
read_latency[140-159]          =        26322   # Read request latency (cycles)
read_latency[160-179]          =        21192   # Read request latency (cycles)
read_latency[180-199]          =        17530   # Read request latency (cycles)
read_latency[200-]             =       132322   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.97661e+07   # Write energy
read_energy                    =  3.36376e+09   # Read energy
act_energy                     =  4.44745e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.08336e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.1216e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.70916e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70419e+09   # Active standby energy rank.1
average_read_latency           =      126.836   # Average read request latency (cycles)
average_interarrival           =      11.7334   # Average request interarrival latency (cycles)
total_energy                   =  1.68368e+10   # Total energy (pJ)
average_power                  =      1683.68   # Average power (mW)
average_bandwidth              =      7.27256   # Average bandwidth
