# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_6_25_dec_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_dec {C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_dec/q_6_25_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:10 on Nov 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_dec" C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_dec/q_6_25_dec.v 
# -- Compiling module q_6_25_dec
# -- Compiling module three_bit_cntr
# -- Compiling module three_by_eight_dec
# 
# Top level modules:
# 	q_6_25_dec
# End time: 21:47:11 on Nov 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_dec/q_6_25_dec_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:18 on Nov 10,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_dec/q_6_25_dec_tb.v 
# -- Compiling module q_6_25_dec_tb
# 
# Top level modules:
# 	q_6_25_dec_tb
# End time: 21:47:18 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_6_25_dec_tb
# vsim work.q_6_25_dec_tb 
# Start time: 21:47:22 on Nov 10,2019
# Loading work.q_6_25_dec_tb
# Loading work.q_6_25_dec
# Loading work.three_bit_cntr
# Loading work.three_by_eight_dec
add wave -position insertpoint  \
sim:/q_6_25_dec_tb/rstb \
sim:/q_6_25_dec_tb/clk \
sim:/q_6_25_dec_tb/cnt_en \
sim:/q_6_25_dec_tb/out \
sim:/q_6_25_dec_tb/count
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_dec/q_6_25_dec_tb.v(19)
#    Time: 500 ps  Iteration: 0  Instance: /q_6_25_dec_tb
# 1
# Break in Module q_6_25_dec_tb at C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_dec/q_6_25_dec_tb.v line 19
vlog -work work C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_dec/q_6_25_dec_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:43 on Nov 10,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_dec/q_6_25_dec_tb.v 
# -- Compiling module q_6_25_dec_tb
# 
# Top level modules:
# 	q_6_25_dec_tb
# End time: 21:48:43 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_25_dec_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_dec/q_6_25_dec_tb.v(19)
#    Time: 500 ps  Iteration: 0  Instance: /q_6_25_dec_tb
# 1
# Break in Module q_6_25_dec_tb at C:/Users/czhe/Downloads/digital_design/q_6_25_six_timing_dec/q_6_25_dec_tb.v line 19
# End time: 21:49:12 on Nov 10,2019, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
