Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Aug 19 15:14:21 2020
| Host         : DESKTOP-U9MK50B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   202 |
| Unused register locations in slices containing registers |   636 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             239 |           85 |
| No           | No                    | Yes                    |              72 |           28 |
| No           | Yes                   | No                     |             322 |          126 |
| Yes          | No                    | No                     |            1735 |          448 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |            2080 |          507 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                                              Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_1                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_axi_awready[1]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_resp/pop0_1                                                                                                                                                                 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/p_1_in                                                                                                                                                               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__2_n_0                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[0][0]                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[0]                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_10                                                                                                                                               | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_10                                                                                                                                                       | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[1][0]                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                                   | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_10                                                                                                                                                     | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/ap_CS_fsm_state16                                                                                                                                                                                                           | design_1_i/skipprefetch_Nelem_0/inst/tmp_30_reg_923[26]_inv_i_1_n_10                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/E[0]                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                             | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__1_n_0                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_resp/next_loop                                                                                                                                                              | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_resp/could_multi_bursts.loop_cnt_reg[4][0]                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[4][0]                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0] |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_CFG_s_axi_U/waddr                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                       | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                     | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]      |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/ap_CS_fsm_state63                                                                                                                                                                                                           | design_1_i/skipprefetch_Nelem_0/inst/j2_reg_303                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                           | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/ap_CS_fsm_state74                                                                                                                                                                                                           | design_1_i/skipprefetch_Nelem_0/inst/j4_reg_323                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/ap_CS_fsm_state53                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/ap_CS_fsm_state64                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                    | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_10                                                                                                                                             | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_10                                                                                                                                                   | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/E[0]                                                                                                                                                                             | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_10                                                                                                                                                     | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                                    | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_resp/p_23_in                                                                                                                                                                | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_resp/sect_addr_buf_reg[3][0]                                                                                                                                                         |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                                 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[3][0]                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                           | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/rs_rdata/tmp_7_reg_983_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      |                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/rs_rdata/D[3]                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg_0__s_net_1                                                                                                                                                 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_0__s_net_1                                                                                                                                                | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/fifo_rctl/sect_cnt_reg[0]                                                                                                                                                   | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                   |                                                                                                                                                                                                                                                                           |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               11 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/rs_rdata/i3_reg_314_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/ap_CS_fsm_state52                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/rs_rdata/i5_reg_334_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/rs_rdata/D[10]                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               12 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                          |                                                                                                                                                                                                                                                                           |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                  |                                                                                                                                                                                                                                                                           |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                                 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rreq/D[1]                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_resp/p_23_in                                                                                                                                                                | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                   | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                   | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                                                                                                            |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                   | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/a2_sum1_reg_9620                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                           | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_385_reg[29][0]                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |               14 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                           | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/i1_reg_2920                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/ap_CS_fsm_state43                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_CFG_s_axi_U/int_n[31]_i_1_n_10                                                                                                                                                                           | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/rs_rdata/temp_fu_174_reg[0][0]                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_CFG_s_axi_U/ar_hs                                                                                                                                                                                        | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_CFG_s_axi_U/rdata[31]_i_1_n_10                                                                                                                                                                                    |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/rs_rdata/D[1]                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_wreq/tmp_1_reg_978_reg[0][0]                                                                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_CFG_s_axi_U/int_a[31]_i_1_n_10                                                                                                                                                                           | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                             | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                              | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                     | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/rs_rdata/indvar_flatten7_reg_343_reg[0][0]                                                                                                                                                 |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/ap_CS_fsm_state77                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/ap_CS_fsm_state78                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_resp/next_loop                                                                                                                                                              | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                                                           |               15 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/buff_addr_1_reg_10060                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               13 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |               16 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/buff_addr_2_reg_10510                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               12 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               10 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/buff_addr_3_reg_10780                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               14 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/ap_CS_fsm_state17                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               10 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/buff_addr_4_reg_11060                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               15 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                             | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                  | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                           |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/j4_reg_3230                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               12 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/rs_rdata/i1_reg_292_reg[0]_0[0]                                                                                                                                                   | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/rs_rdata/i1_reg_292_reg[0][0]                                                                                                                                                              |               15 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/ap_CS_fsm_state42                                                                                                                                                                                                           | design_1_i/skipprefetch_Nelem_0/inst/cum_offs_reg_269                                                                                                                                                                                                                     |               13 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |               13 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                    | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |               21 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_CFG_s_axi_U/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               15 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/fifo_rreq/align_len_reg[2][0]                                                                                                                                               | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |               13 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                8 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                8 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                    | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                   | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                              | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                9 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                                   | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/ap_CS_fsm_state15                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               16 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                    | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |               11 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                   | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               18 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                               | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |               15 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                   |                                                                                                                                                                                                                                                                           |               13 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                           |               15 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               15 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                             |                                                                                                                                                                                                                                                                           |               15 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                              | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |               16 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_PREF_WINDOW_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                              | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |               11 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                   | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |               11 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                    | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |               18 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                   | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |               17 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skipprefetch_Nelem_0/inst/ap_CS_fsm_state16                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               16 |             79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/skipprefetch_Nelem_0/inst/skipprefetch_Nelem_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |               72 |            184 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               89 |            257 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
| 2      |                     8 |
| 3      |                     6 |
| 4      |                    27 |
| 5      |                    13 |
| 6      |                     9 |
| 7      |                     1 |
| 8      |                    14 |
| 9      |                     5 |
| 10     |                    10 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    94 |
+--------+-----------------------+


