TimeQuest Timing Analyzer report for DE2_TOP
Tue Mar 05 15:32:57 2013
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'I2C_AV_Config:u3|mI2C_CTRL_CLK'
 13. Slow Model Setup: 'AUDIO_DAC_ADC:u4|LRCK_1X'
 14. Slow Model Setup: 'p1|altpll_component|pll|clk[1]'
 15. Slow Model Setup: 'AUDIO_DAC_ADC:u4|oAUD_BCK'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'p1|altpll_component|pll|clk[1]'
 18. Slow Model Hold: 'AUDIO_DAC_ADC:u4|oAUD_BCK'
 19. Slow Model Hold: 'I2C_AV_Config:u3|mI2C_CTRL_CLK'
 20. Slow Model Hold: 'AUDIO_DAC_ADC:u4|LRCK_1X'
 21. Slow Model Recovery: 'p1|altpll_component|pll|clk[1]'
 22. Slow Model Recovery: 'AUDIO_DAC_ADC:u4|oAUD_BCK'
 23. Slow Model Removal: 'AUDIO_DAC_ADC:u4|oAUD_BCK'
 24. Slow Model Removal: 'p1|altpll_component|pll|clk[1]'
 25. Slow Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow Model Minimum Pulse Width: 'I2C_AV_Config:u3|mI2C_CTRL_CLK'
 27. Slow Model Minimum Pulse Width: 'AUDIO_DAC_ADC:u4|LRCK_1X'
 28. Slow Model Minimum Pulse Width: 'AUDIO_DAC_ADC:u4|oAUD_BCK'
 29. Slow Model Minimum Pulse Width: 'CLOCK_27'
 30. Slow Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[1]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Fast Model Setup Summary
 38. Fast Model Hold Summary
 39. Fast Model Recovery Summary
 40. Fast Model Removal Summary
 41. Fast Model Minimum Pulse Width Summary
 42. Fast Model Setup: 'CLOCK_50'
 43. Fast Model Setup: 'I2C_AV_Config:u3|mI2C_CTRL_CLK'
 44. Fast Model Setup: 'p1|altpll_component|pll|clk[1]'
 45. Fast Model Setup: 'AUDIO_DAC_ADC:u4|LRCK_1X'
 46. Fast Model Setup: 'AUDIO_DAC_ADC:u4|oAUD_BCK'
 47. Fast Model Hold: 'CLOCK_50'
 48. Fast Model Hold: 'p1|altpll_component|pll|clk[1]'
 49. Fast Model Hold: 'AUDIO_DAC_ADC:u4|oAUD_BCK'
 50. Fast Model Hold: 'I2C_AV_Config:u3|mI2C_CTRL_CLK'
 51. Fast Model Hold: 'AUDIO_DAC_ADC:u4|LRCK_1X'
 52. Fast Model Recovery: 'p1|altpll_component|pll|clk[1]'
 53. Fast Model Recovery: 'AUDIO_DAC_ADC:u4|oAUD_BCK'
 54. Fast Model Removal: 'AUDIO_DAC_ADC:u4|oAUD_BCK'
 55. Fast Model Removal: 'p1|altpll_component|pll|clk[1]'
 56. Fast Model Minimum Pulse Width: 'CLOCK_50'
 57. Fast Model Minimum Pulse Width: 'I2C_AV_Config:u3|mI2C_CTRL_CLK'
 58. Fast Model Minimum Pulse Width: 'AUDIO_DAC_ADC:u4|LRCK_1X'
 59. Fast Model Minimum Pulse Width: 'AUDIO_DAC_ADC:u4|oAUD_BCK'
 60. Fast Model Minimum Pulse Width: 'CLOCK_27'
 61. Fast Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[1]'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Propagation Delay
 67. Minimum Propagation Delay
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Progagation Delay
 74. Minimum Progagation Delay
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; DE2_TOP                                           ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+--------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+
; Clock Name                     ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                           ; Targets                            ;
+--------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+
; AUDIO_DAC_ADC:u4|LRCK_1X       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                  ; { AUDIO_DAC_ADC:u4|LRCK_1X }       ;
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                  ; { AUDIO_DAC_ADC:u4|oAUD_BCK }      ;
; CLOCK_27                       ; Base      ; 37.037 ; 27.0 MHz   ; 0.000  ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                  ; { CLOCK_27 }                       ;
; CLOCK_50                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                  ; { CLOCK_50 }                       ;
; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                  ; { I2C_AV_Config:u3|mI2C_CTRL_CLK } ;
; p1|altpll_component|pll|clk[1] ; Generated ; 55.555 ; 18.0 MHz   ; 0.000  ; 27.777 ; 50.00      ; 3         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_27 ; p1|altpll_component|pll|inclk[0] ; { p1|altpll_component|pll|clk[1] } ;
; p1|altpll_component|pll|clk[2] ; Generated ; 39.682 ; 25.2 MHz   ; -9.920 ; 9.921  ; 50.00      ; 15        ; 14          ; -90.0 ;        ;           ;            ; false    ; CLOCK_27 ; p1|altpll_component|pll|inclk[0] ; { p1|altpll_component|pll|clk[2] } ;
+--------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                              ;
+------------+-----------------+--------------------------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note                                                 ;
+------------+-----------------+--------------------------------+------------------------------------------------------+
; 74.25 MHz  ; 74.25 MHz       ; CLOCK_50                       ;                                                      ;
; 228.52 MHz ; 228.52 MHz      ; p1|altpll_component|pll|clk[1] ;                                                      ;
; 271.67 MHz ; 271.67 MHz      ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;                                                      ;
; 931.97 MHz ; 500.0 MHz       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; limit due to low minimum pulse width violation (tcl) ;
+------------+-----------------+--------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+--------------------------------+---------+---------------+
; Clock                          ; Slack   ; End Point TNS ;
+--------------------------------+---------+---------------+
; CLOCK_50                       ; -12.468 ; -10472.902    ;
; I2C_AV_Config:u3|mI2C_CTRL_CLK ; -2.681  ; -91.467       ;
; AUDIO_DAC_ADC:u4|LRCK_1X       ; -1.292  ; -5.395        ;
; p1|altpll_component|pll|clk[1] ; -0.140  ; -0.280        ;
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; -0.073  ; -0.111        ;
+--------------------------------+---------+---------------+


+---------------------------------------------------------+
; Slow Model Hold Summary                                 ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -2.536 ; -2.536        ;
; p1|altpll_component|pll|clk[1] ; -0.085 ; -0.170        ;
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 0.391  ; 0.000         ;
; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.391  ; 0.000         ;
; AUDIO_DAC_ADC:u4|LRCK_1X       ; 0.572  ; 0.000         ;
+--------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow Model Recovery Summary                             ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[1] ; -3.707 ; -51.898       ;
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; -2.005 ; -8.020        ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow Model Removal Summary                             ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 2.775 ; 0.000         ;
; p1|altpll_component|pll|clk[1] ; 3.482 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -1.380 ; -1691.380     ;
; I2C_AV_Config:u3|mI2C_CTRL_CLK ; -0.500 ; -44.000       ;
; AUDIO_DAC_ADC:u4|LRCK_1X       ; -0.500 ; -13.000       ;
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; -0.500 ; -4.000        ;
; CLOCK_27                       ; 18.518 ; 0.000         ;
; p1|altpll_component|pll|clk[1] ; 26.777 ; 0.000         ;
+--------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                       ;
+---------+-------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -12.468 ; nodes:drum|prev_6_8[0]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 13.518     ;
; -12.397 ; nodes:drum|prev_6_8[0]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 13.447     ;
; -12.281 ; nodes:drum|prev_6_8[2]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 13.331     ;
; -12.254 ; nodes:drum|prev_6_8[1]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 13.304     ;
; -12.210 ; nodes:drum|prev_6_8[2]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 13.260     ;
; -12.183 ; nodes:drum|prev_6_8[1]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 13.233     ;
; -12.152 ; nodes:drum|prev_5_7[2]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 13.206     ;
; -12.110 ; nodes:drum|prev_5_7[0]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 13.164     ;
; -12.086 ; nodes:drum|prev_5_7[1]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 13.140     ;
; -12.081 ; nodes:drum|prev_5_7[2]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 13.135     ;
; -12.039 ; nodes:drum|prev_5_7[0]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 13.093     ;
; -12.026 ; nodes:drum|prev_5_7[3]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 13.080     ;
; -12.015 ; nodes:drum|prev_5_7[1]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 13.069     ;
; -11.980 ; nodes:drum|prev_4_8[2]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 13.020     ;
; -11.955 ; nodes:drum|prev_5_7[3]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 13.009     ;
; -11.909 ; nodes:drum|prev_4_8[2]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 12.949     ;
; -11.808 ; nodes:drum|prev_6_8[6]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 12.844     ;
; -11.771 ; nodes:drum|prev_4_8[0]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 12.811     ;
; -11.747 ; nodes:drum|prev_6_8[7]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 12.783     ;
; -11.737 ; nodes:drum|prev_6_8[6]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 12.773     ;
; -11.700 ; nodes:drum|prev_4_8[0]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 12.740     ;
; -11.676 ; nodes:drum|prev_6_8[7]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 12.712     ;
; -11.671 ; nodes:drum|prev_4_8[1]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 12.711     ;
; -11.665 ; nodes:drum|prev_5_7[7]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 12.708     ;
; -11.663 ; nodes:drum|prev_4_8[4]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 12.734     ;
; -11.660 ; nodes:drum|prev_5_8[6]  ; nodes:drum|prev_5_7[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 12.660     ;
; -11.618 ; nodes:drum|value_1_2[2] ; nodes:drum|prev_1_1[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 12.660     ;
; -11.617 ; nodes:drum|value_1_2[2] ; nodes:drum|value_1_1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 12.659     ;
; -11.607 ; nodes:drum|value_1_2[2] ; nodes:drum|prev_1_1[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 12.649     ;
; -11.600 ; nodes:drum|prev_4_8[1]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 12.640     ;
; -11.594 ; nodes:drum|prev_5_7[7]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 12.637     ;
; -11.592 ; nodes:drum|prev_4_8[4]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 12.663     ;
; -11.592 ; nodes:drum|prev_4_7[0]  ; nodes:drum|prev_5_7[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 12.576     ;
; -11.527 ; nodes:drum|prev_5_9[0]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 12.570     ;
; -11.526 ; nodes:drum|prev_4_7[1]  ; nodes:drum|prev_5_7[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 12.510     ;
; -11.517 ; nodes:drum|value_7_5[0] ; nodes:drum|value_7_6[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 12.565     ;
; -11.507 ; nodes:drum|prev_4_7[2]  ; nodes:drum|prev_5_7[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 12.491     ;
; -11.498 ; nodes:drum|prev_4_7[4]  ; nodes:drum|prev_5_7[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 12.515     ;
; -11.482 ; nodes:drum|value_7_7[1] ; nodes:drum|prev_6_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 12.508     ;
; -11.459 ; nodes:drum|prev_6_3[0]  ; nodes:drum|value_7_3[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 12.487     ;
; -11.458 ; nodes:drum|prev_4_7[0]  ; nodes:drum|prev_5_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 12.465     ;
; -11.456 ; nodes:drum|prev_5_9[0]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 12.499     ;
; -11.447 ; nodes:drum|prev_4_7[0]  ; nodes:drum|prev_5_7[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 12.431     ;
; -11.442 ; nodes:drum|prev_6_8[3]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.042      ; 12.520     ;
; -11.437 ; nodes:drum|prev_6_6[1]  ; nodes:drum|value_7_6[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 12.466     ;
; -11.432 ; nodes:drum|value_1_0[1] ; nodes:drum|prev_1_1[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 12.441     ;
; -11.431 ; nodes:drum|value_1_0[1] ; nodes:drum|value_1_1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 12.440     ;
; -11.430 ; nodes:drum|prev_5_9[1]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 12.473     ;
; -11.422 ; nodes:drum|prev_4_8[3]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 12.493     ;
; -11.421 ; nodes:drum|value_1_0[1] ; nodes:drum|prev_1_1[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 12.430     ;
; -11.416 ; nodes:drum|prev_5_9[2]  ; nodes:drum|prev_6_9[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 12.450     ;
; -11.404 ; nodes:drum|value_1_2[2] ; nodes:drum|value_1_1[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.033      ; 12.473     ;
; -11.403 ; nodes:drum|value_1_3[0] ; nodes:drum|prev_2_3[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 12.428     ;
; -11.401 ; nodes:drum|prev_4_7[3]  ; nodes:drum|prev_5_7[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 12.385     ;
; -11.401 ; nodes:drum|prev_5_8[6]  ; nodes:drum|prev_5_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 12.424     ;
; -11.392 ; nodes:drum|prev_4_7[1]  ; nodes:drum|prev_5_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 12.399     ;
; -11.390 ; nodes:drum|prev_5_8[6]  ; nodes:drum|prev_5_7[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 12.390     ;
; -11.386 ; nodes:drum|prev_5_9[1]  ; nodes:drum|prev_6_9[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 12.420     ;
; -11.383 ; nodes:drum|prev_5_8[0]  ; nodes:drum|prev_6_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 12.417     ;
; -11.381 ; nodes:drum|prev_4_7[1]  ; nodes:drum|prev_5_7[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 12.365     ;
; -11.373 ; nodes:drum|prev_4_7[2]  ; nodes:drum|prev_5_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 12.380     ;
; -11.371 ; nodes:drum|prev_6_8[3]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.042      ; 12.449     ;
; -11.371 ; nodes:drum|prev_5_8[1]  ; nodes:drum|prev_6_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 12.405     ;
; -11.370 ; nodes:drum|value_1_3[1] ; nodes:drum|prev_2_3[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 12.395     ;
; -11.366 ; nodes:drum|prev_5_9[2]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 12.409     ;
; -11.364 ; nodes:drum|prev_4_7[4]  ; nodes:drum|prev_5_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 12.404     ;
; -11.362 ; nodes:drum|prev_4_7[2]  ; nodes:drum|prev_5_7[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 12.346     ;
; -11.359 ; nodes:drum|prev_5_9[1]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 12.402     ;
; -11.359 ; nodes:drum|value_7_7[0] ; nodes:drum|prev_6_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 12.385     ;
; -11.353 ; nodes:drum|prev_4_7[4]  ; nodes:drum|prev_5_7[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 12.370     ;
; -11.351 ; nodes:drum|prev_4_8[3]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 12.422     ;
; -11.329 ; nodes:drum|prev_5_9[5]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 12.364     ;
; -11.328 ; nodes:drum|prev_1_0[2]  ; nodes:drum|prev_1_1[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 12.337     ;
; -11.328 ; nodes:drum|prev_6_9[0]  ; nodes:drum|prev_6_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.024      ; 12.388     ;
; -11.327 ; nodes:drum|prev_1_0[2]  ; nodes:drum|value_1_1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 12.336     ;
; -11.317 ; nodes:drum|prev_1_0[2]  ; nodes:drum|prev_1_1[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 12.326     ;
; -11.308 ; nodes:drum|prev_6_9[6]  ; nodes:drum|prev_6_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 12.341     ;
; -11.304 ; nodes:drum|prev_5_9[7]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 12.338     ;
; -11.295 ; nodes:drum|prev_5_9[2]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 12.338     ;
; -11.295 ; nodes:drum|prev_1_3[2]  ; nodes:drum|prev_2_3[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 12.320     ;
; -11.293 ; nodes:drum|prev_4_8[7]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 12.337     ;
; -11.293 ; nodes:drum|value_7_5[1] ; nodes:drum|value_7_6[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 12.341     ;
; -11.292 ; nodes:drum|prev_5_7[9]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 12.350     ;
; -11.290 ; nodes:drum|prev_5_7[0]  ; nodes:drum|prev_6_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 12.335     ;
; -11.286 ; nodes:drum|prev_5_8[7]  ; nodes:drum|prev_5_7[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 12.286     ;
; -11.273 ; nodes:drum|prev_5_8[0]  ; nodes:drum|prev_6_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 12.307     ;
; -11.269 ; nodes:drum|value_7_5[3] ; nodes:drum|value_7_6[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 12.317     ;
; -11.267 ; nodes:drum|prev_4_7[3]  ; nodes:drum|prev_5_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 12.274     ;
; -11.261 ; nodes:drum|prev_5_8[1]  ; nodes:drum|prev_6_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 12.295     ;
; -11.258 ; nodes:drum|prev_5_9[5]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 12.293     ;
; -11.256 ; nodes:drum|prev_4_7[3]  ; nodes:drum|prev_5_7[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 12.240     ;
; -11.244 ; nodes:drum|prev_6_6[0]  ; nodes:drum|value_7_6[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 12.273     ;
; -11.244 ; nodes:drum|value_7_7[2] ; nodes:drum|prev_6_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 12.270     ;
; -11.243 ; nodes:drum|value_7_5[2] ; nodes:drum|value_7_6[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 12.291     ;
; -11.233 ; nodes:drum|prev_5_9[7]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 12.267     ;
; -11.231 ; nodes:drum|prev_5_7[8]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 12.289     ;
; -11.230 ; nodes:drum|prev_5_8[2]  ; nodes:drum|prev_6_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 12.264     ;
; -11.223 ; nodes:drum|prev_6_3[1]  ; nodes:drum|value_7_3[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 12.251     ;
; -11.222 ; nodes:drum|prev_4_8[7]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 12.266     ;
; -11.218 ; nodes:drum|value_1_0[1] ; nodes:drum|value_1_1[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 12.254     ;
+---------+-------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'I2C_AV_Config:u3|mI2C_CTRL_CLK'                                                                                                                                                                      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -2.681 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.717      ;
; -2.673 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.709      ;
; -2.464 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.500      ;
; -2.411 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.447      ;
; -2.411 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.447      ;
; -2.411 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.447      ;
; -2.411 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.447      ;
; -2.411 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.447      ;
; -2.411 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.447      ;
; -2.411 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.447      ;
; -2.411 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.447      ;
; -2.411 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.447      ;
; -2.361 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.397      ;
; -2.361 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.397      ;
; -2.361 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.397      ;
; -2.361 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.397      ;
; -2.361 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.397      ;
; -2.343 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 3.384      ;
; -2.343 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 3.384      ;
; -2.343 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 3.384      ;
; -2.343 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 3.384      ;
; -2.343 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 3.384      ;
; -2.335 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.371      ;
; -2.335 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.371      ;
; -2.335 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.371      ;
; -2.335 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.371      ;
; -2.335 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.371      ;
; -2.335 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.371      ;
; -2.335 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.371      ;
; -2.335 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.371      ;
; -2.335 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.371      ;
; -2.331 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.367      ;
; -2.331 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.367      ;
; -2.331 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.367      ;
; -2.331 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.367      ;
; -2.331 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.367      ;
; -2.331 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.367      ;
; -2.331 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.367      ;
; -2.331 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.367      ;
; -2.331 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.367      ;
; -2.220 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 3.253      ;
; -2.220 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 3.253      ;
; -2.219 ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.255      ;
; -2.215 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.251      ;
; -2.215 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.251      ;
; -2.215 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.251      ;
; -2.215 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.251      ;
; -2.215 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.251      ;
; -2.164 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.200      ;
; -2.144 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 3.177      ;
; -2.144 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 3.177      ;
; -2.140 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 3.173      ;
; -2.140 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 3.173      ;
; -2.101 ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.137      ;
; -2.097 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.133      ;
; -2.097 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.133      ;
; -2.097 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.133      ;
; -2.097 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.133      ;
; -2.097 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.133      ;
; -2.087 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.123      ;
; -2.087 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.123      ;
; -2.087 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.123      ;
; -2.087 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.123      ;
; -2.087 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.123      ;
; -2.087 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.123      ;
; -2.087 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.123      ;
; -2.087 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.123      ;
; -2.087 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.123      ;
; -2.086 ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 3.125      ;
; -2.035 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[12]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 3.066      ;
; -2.035 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[1]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 3.066      ;
; -2.035 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 3.066      ;
; -2.035 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[22]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 3.066      ;
; -2.035 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[2]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 3.066      ;
; -2.035 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[0]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 3.066      ;
; -2.035 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[3]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 3.066      ;
; -2.035 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[9]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 3.066      ;
; -2.035 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 3.066      ;
; -2.035 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[10]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 3.066      ;
; -2.035 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[11]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 3.066      ;
; -2.031 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 3.064      ;
; -2.027 ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.063      ;
; -2.023 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.059      ;
; -1.955 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 2.988      ;
; -1.952 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.988      ;
; -1.951 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 2.984      ;
; -1.934 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 2.965      ;
; -1.934 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 2.965      ;
; -1.934 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 2.965      ;
; -1.934 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mSetup_ST.0000                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 2.965      ;
; -1.925 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 2.958      ;
; -1.916 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.952      ;
; -1.916 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.952      ;
; -1.916 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.952      ;
; -1.916 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mSetup_ST.0000                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.952      ;
; -1.896 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 2.929      ;
; -1.896 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 2.929      ;
; -1.891 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.927      ;
; -1.889 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_DATA[12]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 2.920      ;
; -1.889 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_DATA[1]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 2.920      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUDIO_DAC_ADC:u4|LRCK_1X'                                                                                                         ;
+--------+--------------------------+-------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                       ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------+--------------+--------------------------+--------------+------------+------------+
; -1.292 ; nodes:drum|prev_0_0[8]   ; AUDIO_DAC_ADC:u4|AUD_outR[8]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.064     ; 2.264      ;
; -1.256 ; nodes:drum|value_0_0[12] ; AUDIO_DAC_ADC:u4|AUD_outR[12] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.047     ; 2.245      ;
; -0.984 ; nodes:drum|prev_0_0[9]   ; AUDIO_DAC_ADC:u4|AUD_outR[9]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.060     ; 1.960      ;
; -0.945 ; nodes:drum|value_0_0[10] ; AUDIO_DAC_ADC:u4|AUD_outR[10] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.062     ; 1.919      ;
; -0.918 ; nodes:drum|prev_0_0[11]  ; AUDIO_DAC_ADC:u4|AUD_outR[15] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.047     ; 1.907      ;
; 0.036  ; nodes:drum|value_0_0[6]  ; AUDIO_DAC_ADC:u4|AUD_outR[6]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.052     ; 0.948      ;
; 0.044  ; nodes:drum|value_0_0[3]  ; AUDIO_DAC_ADC:u4|AUD_outR[3]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.052     ; 0.940      ;
; 0.048  ; nodes:drum|value_0_0[0]  ; AUDIO_DAC_ADC:u4|AUD_outR[0]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.052     ; 0.936      ;
; 0.050  ; nodes:drum|value_0_0[4]  ; AUDIO_DAC_ADC:u4|AUD_outR[4]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.052     ; 0.934      ;
; 0.186  ; nodes:drum|value_0_0[2]  ; AUDIO_DAC_ADC:u4|AUD_outR[2]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.052     ; 0.798      ;
; 0.188  ; nodes:drum|prev_0_0[7]   ; AUDIO_DAC_ADC:u4|AUD_outR[7]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.052     ; 0.796      ;
; 0.193  ; nodes:drum|prev_0_0[5]   ; AUDIO_DAC_ADC:u4|AUD_outR[5]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.052     ; 0.791      ;
; 0.198  ; nodes:drum|value_0_0[1]  ; AUDIO_DAC_ADC:u4|AUD_outR[1]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.052     ; 0.786      ;
+--------+--------------------------+-------------------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'p1|altpll_component|pll|clk[1]'                                                                                                                                    ;
+--------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.140 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X       ; p1|altpll_component|pll|clk[1] ; 0.005        ; 0.226      ; 0.657      ;
; -0.140 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X       ; p1|altpll_component|pll|clk[1] ; 0.005        ; 0.226      ; 0.657      ;
; -0.140 ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; p1|altpll_component|pll|clk[1] ; 0.005        ; 0.226      ; 0.657      ;
; -0.140 ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; p1|altpll_component|pll|clk[1] ; 0.005        ; 0.226      ; 0.657      ;
; 51.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.412      ;
; 51.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.412      ;
; 51.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.412      ;
; 51.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.412      ;
; 51.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.412      ;
; 51.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.412      ;
; 51.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.412      ;
; 51.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.412      ;
; 51.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.412      ;
; 51.222 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.369      ;
; 51.222 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.369      ;
; 51.222 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.369      ;
; 51.222 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.369      ;
; 51.222 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.369      ;
; 51.222 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.369      ;
; 51.222 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.369      ;
; 51.222 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.369      ;
; 51.222 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.369      ;
; 51.353 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.238      ;
; 51.353 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.238      ;
; 51.353 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.238      ;
; 51.353 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.238      ;
; 51.353 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.238      ;
; 51.353 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.238      ;
; 51.353 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.238      ;
; 51.353 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.238      ;
; 51.353 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.238      ;
; 51.481 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.110      ;
; 51.481 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.110      ;
; 51.481 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.110      ;
; 51.481 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.110      ;
; 51.481 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.110      ;
; 51.481 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.110      ;
; 51.481 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.110      ;
; 51.481 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.110      ;
; 51.481 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 4.110      ;
; 51.929 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.662      ;
; 51.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.659      ;
; 51.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.659      ;
; 51.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.659      ;
; 51.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.659      ;
; 51.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.659      ;
; 51.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.659      ;
; 51.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.659      ;
; 51.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.659      ;
; 51.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.659      ;
; 51.972 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.619      ;
; 52.100 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.491      ;
; 52.100 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.491      ;
; 52.100 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.491      ;
; 52.100 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.491      ;
; 52.100 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.491      ;
; 52.100 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.491      ;
; 52.100 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.491      ;
; 52.100 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.491      ;
; 52.100 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.491      ;
; 52.103 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.488      ;
; 52.231 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.360      ;
; 52.234 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.357      ;
; 52.234 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.357      ;
; 52.234 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.357      ;
; 52.234 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.357      ;
; 52.234 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.357      ;
; 52.234 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.357      ;
; 52.234 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.357      ;
; 52.234 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.357      ;
; 52.234 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.357      ;
; 52.431 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.160      ;
; 52.431 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.160      ;
; 52.431 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.160      ;
; 52.431 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.160      ;
; 52.431 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.160      ;
; 52.431 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.160      ;
; 52.431 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.160      ;
; 52.431 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.160      ;
; 52.431 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 3.160      ;
; 52.682 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.909      ;
; 52.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.839      ;
; 52.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.839      ;
; 52.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.839      ;
; 52.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.839      ;
; 52.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.839      ;
; 52.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.839      ;
; 52.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.839      ;
; 52.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.839      ;
; 52.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.839      ;
; 52.850 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.741      ;
; 52.984 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.607      ;
; 54.473 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.118      ;
; 54.474 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.117      ;
; 54.503 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.088      ;
; 54.505 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.086      ;
; 54.506 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.085      ;
; 54.508 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.083      ;
; 54.780 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 0.811      ;
; 54.782 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 0.809      ;
+--------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUDIO_DAC_ADC:u4|oAUD_BCK'                                                                                                                         ;
+--------+------------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.073 ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 1.109      ;
; -0.040 ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 1.076      ;
; -0.038 ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 1.074      ;
; 0.229  ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.807      ;
; 0.229  ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.807      ;
; 0.229  ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.807      ;
; 0.379  ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                            ;
+--------+-----------------------------------+-----------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -2.536 ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.677      ; 0.657      ;
; -2.036 ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.677      ; 0.657      ;
; 0.391  ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[0]            ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.523  ; nodes:drum|prev_0_2[5]            ; nodes:drum|prev2_0_2[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.524  ; nodes:drum|prev_5_1[7]            ; nodes:drum|prev2_5_1[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.525  ; nodes:drum|prev_2_0[10]           ; nodes:drum|prev2_2_0[10]          ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.526  ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[19]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; nodes:drum|prev_0_2[4]            ; nodes:drum|prev2_0_2[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; nodes:drum|prev_1_2[6]            ; nodes:drum|prev2_1_2[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.529  ; nodes:drum|value_7_1[6]           ; nodes:drum|prev2_7_1[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.529  ; nodes:drum|value_8_8[4]           ; nodes:drum|prev2_8_8[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.531  ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; nodes:drum|prev_3_1[5]            ; nodes:drum|prev2_3_1[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.532  ; nodes:drum|prev_0_2[7]            ; nodes:drum|prev2_0_2[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.532  ; nodes:drum|value_8_8[6]           ; nodes:drum|prev2_8_8[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.532  ; nodes:drum|value_9_9[5]           ; nodes:drum|prev2_9_9[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.533  ; nodes:drum|prev_2_0[8]            ; nodes:drum|prev2_2_0[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.533  ; nodes:drum|prev_5_9[7]            ; nodes:drum|prev2_5_9[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.534  ; nodes:drum|value_9_3[7]           ; nodes:drum|prev2_9_3[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.535  ; nodes:drum|value_8_4[4]           ; nodes:drum|prev2_8_4[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.538  ; nodes:drum|prev_3_9[7]            ; nodes:drum|prev2_3_9[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.538  ; nodes:drum|value_9_6[6]           ; nodes:drum|prev2_9_6[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.538  ; nodes:drum|value_8_8[5]           ; nodes:drum|prev2_8_8[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.540  ; nodes:drum|value_9_3[5]           ; nodes:drum|prev2_9_3[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.542  ; nodes:drum|prev_3_0[5]            ; nodes:drum|prev2_3_0[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.542  ; nodes:drum|value_7_1[5]           ; nodes:drum|prev2_7_1[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.542  ; nodes:drum|value_8_9[7]           ; nodes:drum|prev2_8_9[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.545  ; nodes:drum|value_9_2[7]           ; nodes:drum|prev2_9_2[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.545  ; nodes:drum|value_9_9[6]           ; nodes:drum|prev2_9_9[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.572  ; nodes:drum|prev2_6_2[9]           ; nodes:drum|prev_6_2[9]            ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.838      ;
; 0.653  ; nodes:drum|prev_5_3[7]            ; nodes:drum|prev2_5_3[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.654  ; nodes:drum|prev_4_3[4]            ; nodes:drum|prev2_4_3[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.657  ; nodes:drum|prev_2_4[6]            ; nodes:drum|prev2_2_4[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.657  ; nodes:drum|prev_6_5[7]            ; nodes:drum|prev2_6_5[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.659  ; nodes:drum|value_8_0[7]           ; nodes:drum|prev2_8_0[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.925      ;
; 0.659  ; nodes:drum|prev_4_9[7]            ; nodes:drum|prev2_4_9[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.925      ;
; 0.659  ; nodes:drum|value_9_5[7]           ; nodes:drum|prev2_9_5[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.925      ;
; 0.660  ; nodes:drum|prev_0_3[5]            ; nodes:drum|prev2_0_3[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.662  ; nodes:drum|prev_4_4[4]            ; nodes:drum|prev2_4_4[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.663  ; nodes:drum|prev_1_0[6]            ; nodes:drum|prev2_1_0[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.663  ; nodes:drum|value_9_6[7]           ; nodes:drum|prev2_9_6[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.664  ; nodes:drum|prev_0_1[5]            ; nodes:drum|prev2_0_1[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.666  ; nodes:drum|prev_4_5[5]            ; nodes:drum|prev2_4_5[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.667  ; nodes:drum|value_9_1[6]           ; nodes:drum|prev2_9_1[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.933      ;
; 0.667  ; nodes:drum|prev_5_9[6]            ; nodes:drum|prev2_5_9[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.933      ;
; 0.669  ; nodes:drum|value_7_3[6]           ; nodes:drum|prev2_7_3[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.935      ;
; 0.670  ; nodes:drum|prev_1_0[5]            ; nodes:drum|prev2_1_0[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.936      ;
; 0.671  ; nodes:drum|prev_1_4[5]            ; nodes:drum|prev2_1_4[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.937      ;
; 0.671  ; nodes:drum|prev_3_3[6]            ; nodes:drum|prev2_3_3[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.937      ;
; 0.701  ; nodes:drum|prev_3_9[8]            ; nodes:drum|prev2_3_9[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.001      ; 0.968      ;
; 0.720  ; nodes:drum|prev_5_9[8]            ; nodes:drum|prev2_5_9[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.001      ; 0.987      ;
; 0.725  ; nodes:drum|prev_5_0[6]            ; nodes:drum|prev2_5_0[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.991      ;
; 0.737  ; nodes:drum|prev_6_2[6]            ; nodes:drum|prev2_6_2[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; -0.004     ; 0.999      ;
; 0.744  ; nodes:drum|prev_6_4[5]            ; nodes:drum|prev2_6_4[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; -0.001     ; 1.009      ;
; 0.748  ; nodes:drum|prev_6_4[8]            ; nodes:drum|prev2_6_4[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; -0.001     ; 1.013      ;
; 0.768  ; nodes:drum|prev_1_1[7]            ; nodes:drum|prev2_1_1[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.034      ;
; 0.768  ; nodes:drum|prev_3_0[7]            ; nodes:drum|prev2_3_0[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.034      ;
; 0.770  ; nodes:drum|prev_2_2[5]            ; nodes:drum|prev2_2_2[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.036      ;
; 0.770  ; nodes:drum|prev_1_3[5]            ; nodes:drum|prev2_1_3[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.036      ;
; 0.771  ; nodes:drum|prev_0_1[8]            ; nodes:drum|prev2_0_1[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.037      ;
; 0.771  ; nodes:drum|prev_1_0[9]            ; nodes:drum|prev2_1_0[9]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.037      ;
; 0.771  ; nodes:drum|prev_1_1[8]            ; nodes:drum|prev2_1_1[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.037      ;
; 0.772  ; nodes:drum|prev_2_5[4]            ; nodes:drum|prev2_2_5[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.038      ;
; 0.772  ; nodes:drum|prev_5_4[7]            ; nodes:drum|prev2_5_4[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.038      ;
; 0.777  ; nodes:drum|prev_3_2[4]            ; nodes:drum|prev2_3_2[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.043      ;
; 0.777  ; nodes:drum|prev_4_3[5]            ; nodes:drum|prev2_4_3[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.043      ;
; 0.778  ; nodes:drum|prev_2_2[6]            ; nodes:drum|prev2_2_2[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.044      ;
; 0.779  ; nodes:drum|prev_3_7[7]            ; nodes:drum|prev2_3_7[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.045      ;
; 0.779  ; nodes:drum|value_9_1[5]           ; nodes:drum|prev2_9_1[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.045      ;
; 0.779  ; nodes:drum|prev_5_9[5]            ; nodes:drum|prev2_5_9[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.045      ;
; 0.780  ; nodes:drum|prev_2_1[6]            ; nodes:drum|prev2_2_1[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.046      ;
; 0.781  ; nodes:drum|prev_2_3[5]            ; nodes:drum|prev2_2_3[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.047      ;
; 0.781  ; nodes:drum|value_9_1[4]           ; nodes:drum|prev2_9_1[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.047      ;
; 0.781  ; nodes:drum|value_9_2[5]           ; nodes:drum|prev2_9_2[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.047      ;
; 0.781  ; nodes:drum|prev_4_9[5]            ; nodes:drum|prev2_4_9[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.047      ;
; 0.782  ; nodes:drum|value_9_2[6]           ; nodes:drum|prev2_9_2[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.048      ;
; 0.785  ; nodes:drum|prev_4_3[7]            ; nodes:drum|prev2_4_3[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.051      ;
; 0.786  ; nodes:drum|prev_0_2[6]            ; nodes:drum|prev2_0_2[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.052      ;
; 0.786  ; nodes:drum|prev_3_2[5]            ; nodes:drum|prev2_3_2[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.052      ;
; 0.787  ; nodes:drum|prev_0_0[11]           ; nodes:drum|prev2_0_0[11]          ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.053      ;
; 0.787  ; nodes:drum|prev_6_8[4]            ; nodes:drum|prev2_6_8[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.053      ;
; 0.788  ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.789  ; nodes:drum|prev_3_9[6]            ; nodes:drum|prev2_3_9[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.055      ;
; 0.794  ; nodes:drum|prev_1_1[9]            ; nodes:drum|prev2_1_1[9]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.060      ;
; 0.794  ; nodes:drum|prev_1_5[5]            ; nodes:drum|prev2_1_5[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.060      ;
; 0.794  ; nodes:drum|prev_4_9[6]            ; nodes:drum|prev2_4_9[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; Reset_Delay:r0|Cont[10]           ; Reset_Delay:r0|Cont[10]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.797  ; nodes:drum|prev_1_0[7]            ; nodes:drum|prev2_1_0[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.798  ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.798  ; nodes:drum|prev_0_1[4]            ; nodes:drum|prev2_0_1[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.798  ; nodes:drum|prev_1_2[4]            ; nodes:drum|prev2_1_2[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.798  ; nodes:drum|prev_4_2[5]            ; nodes:drum|prev2_4_2[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.798  ; nodes:drum|prev_6_6[4]            ; nodes:drum|prev2_6_6[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.800  ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[1]            ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.800  ; nodes:drum|prev_0_2[8]            ; nodes:drum|prev2_0_2[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.803  ; nodes:drum|prev_0_0[8]            ; nodes:drum|prev2_0_0[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.804  ; Reset_Delay:r0|Cont[11]           ; Reset_Delay:r0|Cont[11]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.804  ; nodes:drum|prev_2_0[7]            ; nodes:drum|prev2_2_0[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.805  ; nodes:drum|prev_0_1[7]            ; nodes:drum|prev2_0_1[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; nodes:drum|prev_4_4[7]            ; nodes:drum|prev2_4_4[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
+--------+-----------------------------------+-----------------------------------+--------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'p1|altpll_component|pll|clk[1]'                                                                                                                                     ;
+--------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.085 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X       ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.226      ; 0.657      ;
; -0.085 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X       ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.226      ; 0.657      ;
; -0.085 ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.226      ; 0.657      ;
; -0.085 ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.226      ; 0.657      ;
; 0.391  ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.542  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.808      ;
; 0.542  ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.808      ;
; 0.542  ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.808      ;
; 0.543  ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.809      ;
; 0.543  ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.809      ;
; 0.545  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.811      ;
; 0.803  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.069      ;
; 0.812  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.078      ;
; 0.813  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.079      ;
; 0.816  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.082      ;
; 0.817  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.083      ;
; 0.817  ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.083      ;
; 0.819  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.085      ;
; 0.820  ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.086      ;
; 0.822  ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.088      ;
; 0.841  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.107      ;
; 0.841  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.107      ;
; 0.846  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.112      ;
; 0.851  ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.117      ;
; 0.852  ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.118      ;
; 1.195  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.461      ;
; 1.196  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.462      ;
; 1.199  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.465      ;
; 1.200  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.466      ;
; 1.227  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.493      ;
; 1.227  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.493      ;
; 1.232  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.498      ;
; 1.266  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.267  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.533      ;
; 1.271  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.537      ;
; 1.278  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.544      ;
; 1.298  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.564      ;
; 1.298  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.564      ;
; 1.303  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.569      ;
; 1.337  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.603      ;
; 1.342  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.608      ;
; 1.349  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.615      ;
; 1.369  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.635      ;
; 1.369  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.635      ;
; 1.374  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.640      ;
; 1.408  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.674      ;
; 1.413  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.679      ;
; 1.420  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.686      ;
; 1.440  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.706      ;
; 1.440  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.706      ;
; 1.479  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.745      ;
; 1.491  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.757      ;
; 1.511  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.777      ;
; 1.511  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.777      ;
; 1.550  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.816      ;
; 1.562  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.828      ;
; 1.582  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.848      ;
; 1.633  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.899      ;
; 1.653  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.919      ;
; 1.704  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.970      ;
; 1.775  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.041      ;
; 2.341  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.607      ;
; 2.475  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.741      ;
; 2.573  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.839      ;
; 2.573  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.839      ;
; 2.573  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.839      ;
; 2.573  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.839      ;
; 2.573  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.839      ;
; 2.573  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.839      ;
; 2.573  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.839      ;
; 2.643  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.909      ;
; 2.894  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.160      ;
; 2.894  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.160      ;
; 2.894  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.160      ;
; 2.894  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.160      ;
; 2.894  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.160      ;
; 2.894  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.160      ;
; 2.894  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.160      ;
; 2.894  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.160      ;
; 3.091  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.357      ;
; 3.091  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.357      ;
; 3.091  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.357      ;
; 3.091  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.357      ;
; 3.094  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.360      ;
; 3.222  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.488      ;
; 3.225  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.491      ;
; 3.225  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.491      ;
; 3.225  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.491      ;
; 3.225  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.491      ;
; 3.225  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.491      ;
; 3.225  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.491      ;
; 3.353  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.619      ;
; 3.393  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.659      ;
; 3.393  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.659      ;
; 3.393  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.659      ;
; 3.393  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.659      ;
; 3.393  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.659      ;
; 3.396  ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.662      ;
+--------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUDIO_DAC_ADC:u4|oAUD_BCK'                                                                                                                         ;
+-------+------------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.391 ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.541 ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.807      ;
; 0.808 ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 1.074      ;
; 0.810 ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 1.076      ;
; 0.843 ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 1.109      ;
+-------+------------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'I2C_AV_Config:u3|mI2C_CTRL_CLK'                                                                                                                                                                      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.391 ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_AV_Config:u3|I2C_Controller:u0|END           ; I2C_AV_Config:u3|I2C_Controller:u0|END           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ; I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ; I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; I2C_AV_Config:u3|mI2C_DATA[9]                    ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.783      ;
; 0.531 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.797      ;
; 0.535 ; I2C_AV_Config:u3|mSetup_ST.0000                  ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.801      ;
; 0.552 ; I2C_AV_Config:u3|I2C_Controller:u0|END           ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.818      ;
; 0.557 ; I2C_AV_Config:u3|I2C_Controller:u0|END           ; I2C_AV_Config:u3|mSetup_ST.0000                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.823      ;
; 0.559 ; I2C_AV_Config:u3|I2C_Controller:u0|END           ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.825      ;
; 0.570 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.836      ;
; 0.656 ; I2C_AV_Config:u3|mI2C_DATA[5]                    ; I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.922      ;
; 0.794 ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|mSetup_ST.0000                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.060      ;
; 0.806 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.072      ;
; 0.817 ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.083      ;
; 0.821 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.087      ;
; 0.827 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.093      ;
; 0.828 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.094      ;
; 0.831 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.097      ;
; 0.832 ; I2C_AV_Config:u3|I2C_Controller:u0|END           ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.098      ;
; 0.833 ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.099      ;
; 0.835 ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.101      ;
; 0.842 ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mSetup_ST.0000                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.111      ;
; 0.890 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.156      ;
; 0.891 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.157      ;
; 0.997 ; I2C_AV_Config:u3|mI2C_DATA[11]                   ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.266      ;
; 1.001 ; I2C_AV_Config:u3|mI2C_DATA[4]                    ; I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.270      ;
; 1.011 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.277      ;
; 1.024 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.290      ;
; 1.040 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.306      ;
; 1.046 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.014     ; 1.298      ;
; 1.073 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[10]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.339      ;
; 1.080 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.346      ;
; 1.097 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[1]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.363      ;
; 1.099 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[2]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.365      ;
; 1.101 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[22]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.367      ;
; 1.102 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[0]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.368      ;
; 1.108 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[3]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.374      ;
; 1.111 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[12]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.377      ;
; 1.113 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[9]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.379      ;
; 1.113 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.379      ;
; 1.114 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[11]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.380      ;
; 1.118 ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.387      ;
; 1.118 ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.387      ;
; 1.118 ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.387      ;
; 1.118 ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.387      ;
; 1.118 ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.387      ;
; 1.118 ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.387      ;
; 1.120 ; I2C_AV_Config:u3|mI2C_DATA[12]                   ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.389      ;
; 1.121 ; I2C_AV_Config:u3|mI2C_DATA[0]                    ; I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.390      ;
; 1.122 ; I2C_AV_Config:u3|mI2C_DATA[10]                   ; I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.391      ;
; 1.125 ; I2C_AV_Config:u3|mI2C_DATA[1]                    ; I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.394      ;
; 1.129 ; I2C_AV_Config:u3|mI2C_DATA[2]                    ; I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.398      ;
; 1.135 ; I2C_AV_Config:u3|mI2C_DATA[3]                    ; I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.404      ;
; 1.141 ; I2C_AV_Config:u3|mI2C_DATA[22]                   ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.410      ;
; 1.162 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.428      ;
; 1.189 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.455      ;
; 1.190 ; I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.456      ;
; 1.192 ; I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ; I2C_AV_Config:u3|mSetup_ST.0000                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.458      ;
; 1.214 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.480      ;
; 1.227 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[2]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.488      ;
; 1.227 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[22]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.488      ;
; 1.227 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[0]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.488      ;
; 1.229 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[1]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.490      ;
; 1.231 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[10]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.493      ;
; 1.235 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[12]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.496      ;
; 1.237 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[3]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.498      ;
; 1.237 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[9]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.498      ;
; 1.238 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[11]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.499      ;
; 1.240 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.501      ;
; 1.241 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.507      ;
; 1.241 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.507      ;
; 1.242 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.503      ;
; 1.258 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.524      ;
; 1.260 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.526      ;
; 1.263 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.529      ;
; 1.276 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.542      ;
; 1.277 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.543      ;
; 1.277 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.543      ;
; 1.285 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.551      ;
; 1.309 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.575      ;
; 1.309 ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.575      ;
; 1.311 ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; I2C_AV_Config:u3|mSetup_ST.0000                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.577      ;
; 1.312 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.578      ;
; 1.312 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.578      ;
; 1.316 ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.582      ;
; 1.341 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|mI2C_DATA[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.602      ;
; 1.343 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|mI2C_DATA[9]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.604      ;
; 1.344 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|mI2C_DATA[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.605      ;
; 1.346 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|mI2C_DATA[12]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.607      ;
; 1.347 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.613      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUDIO_DAC_ADC:u4|LRCK_1X'                                                                                                         ;
+-------+--------------------------+-------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                       ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------+--------------+--------------------------+--------------+------------+------------+
; 0.572 ; nodes:drum|value_0_0[1]  ; AUDIO_DAC_ADC:u4|AUD_outR[1]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.052     ; 0.786      ;
; 0.577 ; nodes:drum|prev_0_0[5]   ; AUDIO_DAC_ADC:u4|AUD_outR[5]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.052     ; 0.791      ;
; 0.582 ; nodes:drum|prev_0_0[7]   ; AUDIO_DAC_ADC:u4|AUD_outR[7]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.052     ; 0.796      ;
; 0.584 ; nodes:drum|value_0_0[2]  ; AUDIO_DAC_ADC:u4|AUD_outR[2]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.052     ; 0.798      ;
; 0.720 ; nodes:drum|value_0_0[4]  ; AUDIO_DAC_ADC:u4|AUD_outR[4]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.052     ; 0.934      ;
; 0.722 ; nodes:drum|value_0_0[0]  ; AUDIO_DAC_ADC:u4|AUD_outR[0]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.052     ; 0.936      ;
; 0.726 ; nodes:drum|value_0_0[3]  ; AUDIO_DAC_ADC:u4|AUD_outR[3]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.052     ; 0.940      ;
; 0.734 ; nodes:drum|value_0_0[6]  ; AUDIO_DAC_ADC:u4|AUD_outR[6]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.052     ; 0.948      ;
; 1.688 ; nodes:drum|prev_0_0[11]  ; AUDIO_DAC_ADC:u4|AUD_outR[15] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.047     ; 1.907      ;
; 1.715 ; nodes:drum|value_0_0[10] ; AUDIO_DAC_ADC:u4|AUD_outR[10] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.062     ; 1.919      ;
; 1.754 ; nodes:drum|prev_0_0[9]   ; AUDIO_DAC_ADC:u4|AUD_outR[9]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.060     ; 1.960      ;
; 2.026 ; nodes:drum|value_0_0[12] ; AUDIO_DAC_ADC:u4|AUD_outR[12] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.047     ; 2.245      ;
; 2.062 ; nodes:drum|prev_0_0[8]   ; AUDIO_DAC_ADC:u4|AUD_outR[8]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.064     ; 2.264      ;
+-------+--------------------------+-------------------------------+--------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'p1|altpll_component|pll|clk[1]'                                                                                                     ;
+--------+-----------------------+---------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------+--------------+--------------------------------+--------------+------------+------------+
; -3.707 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -2.435     ; 1.313      ;
; -3.707 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -2.435     ; 1.313      ;
; -3.707 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -2.435     ; 1.313      ;
; -3.707 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -2.435     ; 1.313      ;
; -3.707 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -2.435     ; 1.313      ;
; -3.707 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -2.435     ; 1.313      ;
; -3.707 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -2.435     ; 1.313      ;
; -3.707 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -2.435     ; 1.313      ;
; -3.707 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -2.435     ; 1.313      ;
; -3.707 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -2.435     ; 1.313      ;
; -3.707 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -2.435     ; 1.313      ;
; -3.707 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -2.435     ; 1.313      ;
; -3.707 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -2.435     ; 1.313      ;
; -3.707 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -2.435     ; 1.313      ;
+--------+-----------------------+---------------------------------+--------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'AUDIO_DAC_ADC:u4|oAUD_BCK'                                                                                                  ;
+--------+-----------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -2.005 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.500        ; 0.251      ; 2.792      ;
; -2.005 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.500        ; 0.251      ; 2.792      ;
; -2.005 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.500        ; 0.251      ; 2.792      ;
; -2.005 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.500        ; 0.251      ; 2.792      ;
+--------+-----------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'AUDIO_DAC_ADC:u4|oAUD_BCK'                                                                                                  ;
+-------+-----------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 2.775 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; -0.500       ; 0.251      ; 2.792      ;
; 2.775 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; -0.500       ; 0.251      ; 2.792      ;
; 2.775 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; -0.500       ; 0.251      ; 2.792      ;
; 2.775 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; -0.500       ; 0.251      ; 2.792      ;
+-------+-----------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'p1|altpll_component|pll|clk[1]'                                                                                                     ;
+-------+-----------------------+---------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 3.482 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -2.435     ; 1.313      ;
; 3.482 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -2.435     ; 1.313      ;
; 3.482 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -2.435     ; 1.313      ;
; 3.482 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -2.435     ; 1.313      ;
; 3.482 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -2.435     ; 1.313      ;
; 3.482 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -2.435     ; 1.313      ;
; 3.482 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -2.435     ; 1.313      ;
; 3.482 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -2.435     ; 1.313      ;
; 3.482 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -2.435     ; 1.313      ;
; 3.482 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -2.435     ; 1.313      ;
; 3.482 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -2.435     ; 1.313      ;
; 3.482 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -2.435     ; 1.313      ;
; 3.482 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -2.435     ; 1.313      ;
; 3.482 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -2.435     ; 1.313      ;
+-------+-----------------------+---------------------------------+--------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[10]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[10]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[11]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[11]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[8]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[9]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[9]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_1[10]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_1[10]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_1[11]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_1[11]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_1[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_1[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_1[5]           ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'I2C_AV_Config:u3|mI2C_CTRL_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[9]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[9]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_GO                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_GO                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mSetup_ST.0000                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mSetup_ST.0000                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mSetup_ST.0001                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mSetup_ST.0001                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mSetup_ST.0010                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mSetup_ST.0010                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[2]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[2]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[3]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[3]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[4]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[4]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[5]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[5]|clk                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUDIO_DAC_ADC:u4|LRCK_1X'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|LRCK_1X|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|LRCK_1X|regout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|LRCK_1X~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|LRCK_1X~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|LRCK_1X~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|LRCK_1X~clkctrl|outclk     ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUDIO_DAC_ADC:u4|oAUD_BCK'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|oAUD_BCK|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|oAUD_BCK|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|oAUD_BCK~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|oAUD_BCK~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|oAUD_BCK~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|oAUD_BCK~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                 ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[2]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                 ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[2]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[1]'                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------+
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                   ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                  ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                   ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                  ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; p1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; p1|altpll_component|_clk1~clkctrl|outclk   ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|BCK_DIV[0]|clk                          ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|BCK_DIV[1]|clk                          ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|BCK_DIV[2]|clk                          ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X|clk                             ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|oAUD_BCK|clk                            ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; p1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; p1|altpll_component|_clk1~clkctrl|outclk   ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|BCK_DIV[0]|clk                          ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|BCK_DIV[1]|clk                          ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|BCK_DIV[2]|clk                          ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X|clk                             ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|oAUD_BCK|clk                            ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; KEY[*]    ; CLOCK_50                       ; 6.116 ; 6.116 ; Rise       ; CLOCK_50                       ;
;  KEY[1]   ; CLOCK_50                       ; 6.116 ; 6.116 ; Rise       ; CLOCK_50                       ;
; I2C_SDAT  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 5.615 ; 5.615 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; KEY[*]    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 6.267 ; 6.267 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
;  KEY[0]   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 6.267 ; 6.267 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; KEY[*]    ; CLOCK_50                       ; -3.303 ; -3.303 ; Rise       ; CLOCK_50                       ;
;  KEY[1]   ; CLOCK_50                       ; -3.303 ; -3.303 ; Rise       ; CLOCK_50                       ;
; I2C_SDAT  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; -4.049 ; -4.049 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; KEY[*]    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; -5.836 ; -5.836 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
;  KEY[0]   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; -5.836 ; -5.836 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port   ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+
; AUD_ADCLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 5.138  ;        ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACDAT  ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 13.139 ; 13.139 ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 5.138  ;        ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_ADCLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ;        ; 5.138  ; Fall       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ;        ; 5.138  ; Fall       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_BCLK    ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 4.880  ;        ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; AUD_BCLK    ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;        ; 4.880  ; Fall       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; AUD_DACDAT  ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 13.661 ; 13.661 ; Fall       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; I2C_SCLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 10.655 ; 10.655 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; I2C_SDAT    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 8.913  ; 8.913  ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; I2C_SCLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 5.716  ;        ; Fall       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; AUD_XCK     ; CLOCK_27                       ; 2.917  ;        ; Rise       ; p1|altpll_component|pll|clk[1] ;
; AUD_XCK     ; CLOCK_27                       ;        ; 2.917  ; Fall       ; p1|altpll_component|pll|clk[1] ;
; VGA_CLK     ; CLOCK_27                       ; -7.035 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK     ; CLOCK_27                       ;        ; -7.035 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port   ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+
; AUD_ADCLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 5.138  ;        ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACDAT  ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 9.680  ; 9.680  ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 5.138  ;        ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_ADCLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ;        ; 5.138  ; Fall       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ;        ; 5.138  ; Fall       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_BCLK    ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 4.880  ;        ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; AUD_BCLK    ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;        ; 4.880  ; Fall       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; AUD_DACDAT  ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 10.048 ; 10.048 ; Fall       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; I2C_SCLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 8.953  ; 5.716  ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; I2C_SDAT    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 8.913  ; 8.913  ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; I2C_SCLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 5.716  ;        ; Fall       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; AUD_XCK     ; CLOCK_27                       ; 2.917  ;        ; Rise       ; p1|altpll_component|pll|clk[1] ;
; AUD_XCK     ; CLOCK_27                       ;        ; 2.917  ; Fall       ; p1|altpll_component|pll|clk[1] ;
; VGA_CLK     ; CLOCK_27                       ; -7.035 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK     ; CLOCK_27                       ;        ; -7.035 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; KEY[0]     ; LEDG[0]     ;    ; 10.022 ; 10.022 ;    ;
; KEY[0]     ; LEDG[1]     ;    ; 10.022 ; 10.022 ;    ;
; KEY[1]     ; LEDG[2]     ;    ; 9.546  ; 9.546  ;    ;
; KEY[1]     ; LEDG[3]     ;    ; 9.546  ; 9.546  ;    ;
; KEY[2]     ; LEDG[4]     ;    ; 9.180  ; 9.180  ;    ;
; KEY[2]     ; LEDG[5]     ;    ; 9.170  ; 9.170  ;    ;
; KEY[3]     ; LEDG[6]     ;    ; 8.794  ; 8.794  ;    ;
; KEY[3]     ; LEDG[7]     ;    ; 8.744  ; 8.744  ;    ;
+------------+-------------+----+--------+--------+----+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; KEY[0]     ; LEDG[0]     ;    ; 10.022 ; 10.022 ;    ;
; KEY[0]     ; LEDG[1]     ;    ; 10.022 ; 10.022 ;    ;
; KEY[1]     ; LEDG[2]     ;    ; 9.546  ; 9.546  ;    ;
; KEY[1]     ; LEDG[3]     ;    ; 9.546  ; 9.546  ;    ;
; KEY[2]     ; LEDG[4]     ;    ; 9.180  ; 9.180  ;    ;
; KEY[2]     ; LEDG[5]     ;    ; 9.170  ; 9.170  ;    ;
; KEY[3]     ; LEDG[6]     ;    ; 8.794  ; 8.794  ;    ;
; KEY[3]     ; LEDG[7]     ;    ; 8.744  ; 8.744  ;    ;
+------------+-------------+----+--------+--------+----+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -5.048 ; -3816.678     ;
; I2C_AV_Config:u3|mI2C_CTRL_CLK ; -0.650 ; -19.832       ;
; p1|altpll_component|pll|clk[1] ; -0.195 ; -0.390        ;
; AUDIO_DAC_ADC:u4|LRCK_1X       ; -0.185 ; -0.359        ;
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 0.505  ; 0.000         ;
+--------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Hold Summary                                 ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -1.576 ; -1.576        ;
; p1|altpll_component|pll|clk[1] ; 0.080  ; 0.000         ;
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 0.215  ; 0.000         ;
; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.215  ; 0.000         ;
; AUDIO_DAC_ADC:u4|LRCK_1X       ; 0.332  ; 0.000         ;
+--------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Recovery Summary                             ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[1] ; -2.350 ; -32.900       ;
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; -0.835 ; -3.340        ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast Model Removal Summary                             ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 1.715 ; 0.000         ;
; p1|altpll_component|pll|clk[1] ; 2.235 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -1.380 ; -1691.380     ;
; I2C_AV_Config:u3|mI2C_CTRL_CLK ; -0.500 ; -44.000       ;
; AUDIO_DAC_ADC:u4|LRCK_1X       ; -0.500 ; -13.000       ;
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; -0.500 ; -4.000        ;
; CLOCK_27                       ; 18.518 ; 0.000         ;
; p1|altpll_component|pll|clk[1] ; 26.777 ; 0.000         ;
+--------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                      ;
+--------+-------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -5.048 ; nodes:drum|prev_6_8[0]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 6.094      ;
; -5.032 ; nodes:drum|prev_6_8[0]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 6.078      ;
; -5.005 ; nodes:drum|prev_6_8[1]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 6.051      ;
; -4.995 ; nodes:drum|prev_6_8[2]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 6.041      ;
; -4.989 ; nodes:drum|prev_6_8[1]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 6.035      ;
; -4.979 ; nodes:drum|prev_6_8[2]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 6.025      ;
; -4.976 ; nodes:drum|prev_5_7[2]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 6.026      ;
; -4.969 ; nodes:drum|prev_5_7[0]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 6.019      ;
; -4.960 ; nodes:drum|prev_5_7[2]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 6.010      ;
; -4.953 ; nodes:drum|prev_5_7[0]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 6.003      ;
; -4.942 ; nodes:drum|prev_5_7[1]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 5.992      ;
; -4.934 ; nodes:drum|prev_5_7[3]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 5.984      ;
; -4.926 ; nodes:drum|prev_5_7[1]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 5.976      ;
; -4.918 ; nodes:drum|prev_5_7[3]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 5.968      ;
; -4.844 ; nodes:drum|prev_4_8[2]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 5.879      ;
; -4.828 ; nodes:drum|prev_4_8[2]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 5.863      ;
; -4.720 ; nodes:drum|prev_4_8[0]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 5.755      ;
; -4.712 ; nodes:drum|prev_6_8[6]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 5.745      ;
; -4.704 ; nodes:drum|prev_4_8[0]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 5.739      ;
; -4.696 ; nodes:drum|prev_6_8[6]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 5.729      ;
; -4.691 ; nodes:drum|prev_4_8[4]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 5.753      ;
; -4.690 ; nodes:drum|prev_6_8[7]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 5.723      ;
; -4.677 ; nodes:drum|prev_5_8[6]  ; nodes:drum|prev_5_7[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 5.678      ;
; -4.676 ; nodes:drum|prev_5_8[6]  ; nodes:drum|prev_5_7[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 5.677      ;
; -4.675 ; nodes:drum|prev_4_8[1]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 5.710      ;
; -4.675 ; nodes:drum|prev_4_8[4]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 5.737      ;
; -4.674 ; nodes:drum|prev_6_8[7]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 5.707      ;
; -4.663 ; nodes:drum|prev_5_7[7]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 5.703      ;
; -4.660 ; nodes:drum|value_1_2[2] ; nodes:drum|prev_1_1[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 5.697      ;
; -4.659 ; nodes:drum|prev_4_8[1]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 5.694      ;
; -4.654 ; nodes:drum|prev_5_8[6]  ; nodes:drum|prev_5_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 5.674      ;
; -4.648 ; nodes:drum|value_1_2[2] ; nodes:drum|value_1_1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.686      ;
; -4.647 ; nodes:drum|value_1_2[2] ; nodes:drum|prev_1_1[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.685      ;
; -4.643 ; nodes:drum|prev_5_9[0]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 5.680      ;
; -4.635 ; nodes:drum|prev_5_7[7]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 5.675      ;
; -4.627 ; nodes:drum|prev_5_9[0]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 5.664      ;
; -4.614 ; nodes:drum|prev_4_7[0]  ; nodes:drum|prev_5_7[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.600      ;
; -4.605 ; nodes:drum|prev_4_7[2]  ; nodes:drum|prev_5_7[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.591      ;
; -4.602 ; nodes:drum|prev_6_8[3]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.037      ; 5.671      ;
; -4.597 ; nodes:drum|prev_4_7[4]  ; nodes:drum|prev_5_7[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 5.611      ;
; -4.596 ; nodes:drum|prev_4_7[0]  ; nodes:drum|prev_5_7[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.582      ;
; -4.595 ; nodes:drum|prev_4_8[3]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 5.657      ;
; -4.595 ; nodes:drum|prev_4_7[1]  ; nodes:drum|prev_5_7[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.581      ;
; -4.592 ; nodes:drum|prev_5_9[1]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 5.629      ;
; -4.592 ; nodes:drum|prev_4_7[0]  ; nodes:drum|prev_5_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 5.597      ;
; -4.589 ; nodes:drum|prev_5_7[9]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 5.643      ;
; -4.587 ; nodes:drum|prev_4_7[2]  ; nodes:drum|prev_5_7[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.573      ;
; -4.586 ; nodes:drum|prev_6_8[3]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.037      ; 5.655      ;
; -4.583 ; nodes:drum|prev_4_7[2]  ; nodes:drum|prev_5_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 5.588      ;
; -4.579 ; nodes:drum|prev_4_8[3]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 5.641      ;
; -4.579 ; nodes:drum|prev_4_7[4]  ; nodes:drum|prev_5_7[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 5.593      ;
; -4.578 ; nodes:drum|prev_5_9[2]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 5.615      ;
; -4.577 ; nodes:drum|prev_4_7[1]  ; nodes:drum|prev_5_7[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.563      ;
; -4.576 ; nodes:drum|prev_5_9[1]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 5.613      ;
; -4.575 ; nodes:drum|prev_4_7[4]  ; nodes:drum|prev_5_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 5.608      ;
; -4.573 ; nodes:drum|prev_4_7[1]  ; nodes:drum|prev_5_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 5.578      ;
; -4.565 ; nodes:drum|prev_5_9[1]  ; nodes:drum|prev_6_9[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 5.592      ;
; -4.562 ; nodes:drum|prev_5_9[2]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 5.599      ;
; -4.555 ; nodes:drum|prev_5_9[5]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 5.583      ;
; -4.545 ; nodes:drum|prev_5_7[9]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 5.599      ;
; -4.539 ; nodes:drum|prev_5_9[5]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 5.567      ;
; -4.528 ; nodes:drum|value_1_3[0] ; nodes:drum|prev_2_3[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 5.551      ;
; -4.528 ; nodes:drum|prev_5_9[7]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.557      ;
; -4.525 ; nodes:drum|value_1_0[1] ; nodes:drum|prev_1_1[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 5.534      ;
; -4.523 ; nodes:drum|prev_4_7[3]  ; nodes:drum|prev_5_7[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.509      ;
; -4.521 ; nodes:drum|value_7_5[0] ; nodes:drum|value_7_6[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 5.561      ;
; -4.521 ; nodes:drum|prev_5_7[8]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 5.575      ;
; -4.513 ; nodes:drum|value_1_0[1] ; nodes:drum|value_1_1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.022     ; 5.523      ;
; -4.513 ; nodes:drum|value_1_3[1] ; nodes:drum|prev_2_3[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 5.536      ;
; -4.512 ; nodes:drum|value_1_0[1] ; nodes:drum|prev_1_1[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.022     ; 5.522      ;
; -4.508 ; nodes:drum|prev_5_9[2]  ; nodes:drum|prev_6_9[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 5.535      ;
; -4.507 ; nodes:drum|value_7_7[1] ; nodes:drum|prev_6_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 5.531      ;
; -4.505 ; nodes:drum|prev_4_7[3]  ; nodes:drum|prev_5_7[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.491      ;
; -4.504 ; nodes:drum|value_1_2[2] ; nodes:drum|value_1_1[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 5.564      ;
; -4.501 ; nodes:drum|prev_4_7[3]  ; nodes:drum|prev_5_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 5.506      ;
; -4.500 ; nodes:drum|prev_5_9[7]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.529      ;
; -4.493 ; nodes:drum|prev_5_7[8]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 5.547      ;
; -4.485 ; nodes:drum|prev_6_3[0]  ; nodes:drum|value_7_3[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 5.508      ;
; -4.479 ; nodes:drum|prev_4_8[7]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.517      ;
; -4.478 ; nodes:drum|prev_1_0[2]  ; nodes:drum|prev_1_1[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 5.487      ;
; -4.476 ; nodes:drum|prev_1_3[2]  ; nodes:drum|prev_2_3[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 5.499      ;
; -4.473 ; nodes:drum|prev_5_8[0]  ; nodes:drum|prev_6_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 5.504      ;
; -4.472 ; nodes:drum|prev_5_8[1]  ; nodes:drum|prev_6_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 5.503      ;
; -4.466 ; nodes:drum|prev_1_0[2]  ; nodes:drum|value_1_1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.022     ; 5.476      ;
; -4.465 ; nodes:drum|prev_1_0[2]  ; nodes:drum|prev_1_1[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.022     ; 5.475      ;
; -4.465 ; nodes:drum|prev_5_8[7]  ; nodes:drum|prev_5_7[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 5.466      ;
; -4.463 ; nodes:drum|prev_4_8[7]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.501      ;
; -4.457 ; nodes:drum|value_7_7[0] ; nodes:drum|prev_6_7[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 5.481      ;
; -4.455 ; nodes:drum|prev_6_6[1]  ; nodes:drum|value_7_6[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 5.481      ;
; -4.454 ; nodes:drum|prev_4_8[5]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 5.516      ;
; -4.450 ; nodes:drum|value_1_2[2] ; nodes:drum|value_1_1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 5.511      ;
; -4.450 ; nodes:drum|value_1_2[2] ; nodes:drum|prev_1_1[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 5.511      ;
; -4.448 ; nodes:drum|value_1_3[5] ; nodes:drum|prev_2_3[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 5.487      ;
; -4.446 ; nodes:drum|prev_5_9[6]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 5.474      ;
; -4.444 ; nodes:drum|prev_5_6[0]  ; nodes:drum|prev_5_7[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 5.438      ;
; -4.443 ; nodes:drum|prev_6_9[6]  ; nodes:drum|prev_6_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 5.469      ;
; -4.443 ; nodes:drum|prev_6_9[0]  ; nodes:drum|prev_6_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 5.496      ;
; -4.442 ; nodes:drum|prev_6_8[4]  ; nodes:drum|prev_5_8[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.037      ; 5.511      ;
; -4.438 ; nodes:drum|prev_4_8[5]  ; nodes:drum|prev_5_8[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 5.500      ;
; -4.436 ; nodes:drum|prev_6_3[1]  ; nodes:drum|value_7_3[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 5.459      ;
+--------+-------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'I2C_AV_Config:u3|mI2C_CTRL_CLK'                                                                                                                                                               ;
+--------+--------------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                   ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.650 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.682      ;
; -0.650 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[1]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.682      ;
; -0.650 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.682      ;
; -0.650 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[2]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.682      ;
; -0.650 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[0]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.682      ;
; -0.650 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[4]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.682      ;
; -0.650 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[3]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.682      ;
; -0.650 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.682      ;
; -0.650 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[10] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.682      ;
; -0.616 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SDO    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.648      ;
; -0.616 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.648      ;
; -0.616 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[1]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.648      ;
; -0.616 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.648      ;
; -0.616 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[2]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.648      ;
; -0.616 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[0]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.648      ;
; -0.616 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[4]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.648      ;
; -0.616 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[3]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.648      ;
; -0.616 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.648      ;
; -0.616 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[10] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.648      ;
; -0.612 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.644      ;
; -0.612 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[1]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.644      ;
; -0.612 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.644      ;
; -0.612 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[2]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.644      ;
; -0.612 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[0]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.644      ;
; -0.612 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[4]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.644      ;
; -0.612 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[3]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.644      ;
; -0.612 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.644      ;
; -0.612 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[10] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.644      ;
; -0.607 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SDO    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.639      ;
; -0.594 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[4]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.626      ;
; -0.594 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[5]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.626      ;
; -0.594 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[3]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.626      ;
; -0.594 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[1]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.626      ;
; -0.594 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[2]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.626      ;
; -0.574 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|LUT_INDEX[4]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 1.611      ;
; -0.574 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|LUT_INDEX[5]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 1.611      ;
; -0.574 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|LUT_INDEX[3]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 1.611      ;
; -0.574 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|LUT_INDEX[1]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 1.611      ;
; -0.574 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|LUT_INDEX[2]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 1.611      ;
; -0.566 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[5]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 1.595      ;
; -0.566 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 1.595      ;
; -0.536 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SDO    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.568      ;
; -0.532 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[5]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 1.561      ;
; -0.532 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 1.561      ;
; -0.528 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[5]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 1.557      ;
; -0.528 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 1.557      ;
; -0.523 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|LUT_INDEX[4]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.555      ;
; -0.523 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|LUT_INDEX[5]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.555      ;
; -0.523 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|LUT_INDEX[3]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.555      ;
; -0.523 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|LUT_INDEX[1]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.555      ;
; -0.523 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|LUT_INDEX[2]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.555      ;
; -0.503 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[4]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.535      ;
; -0.503 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[5]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.535      ;
; -0.503 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[3]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.535      ;
; -0.503 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[1]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.535      ;
; -0.503 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[2]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.535      ;
; -0.493 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.525      ;
; -0.493 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[1]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.525      ;
; -0.493 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.525      ;
; -0.493 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[2]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.525      ;
; -0.493 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[0]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.525      ;
; -0.493 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[4]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.525      ;
; -0.493 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[3]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.525      ;
; -0.493 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.525      ;
; -0.493 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[10] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.525      ;
; -0.444 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[12]            ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.471      ;
; -0.444 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[1]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.471      ;
; -0.444 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[5]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.471      ;
; -0.444 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[22]            ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.471      ;
; -0.444 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[2]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.471      ;
; -0.444 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[0]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.471      ;
; -0.444 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[3]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.471      ;
; -0.444 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[9]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.471      ;
; -0.444 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[4]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.471      ;
; -0.444 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[10]            ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.471      ;
; -0.444 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_DATA[11]            ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.471      ;
; -0.409 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[5]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 1.438      ;
; -0.409 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 1.438      ;
; -0.403 ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ; I2C_AV_Config:u3|I2C_Controller:u0|SDO    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.435      ;
; -0.401 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|I2C_Controller:u0|SDO    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.433      ;
; -0.398 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_GO                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.425      ;
; -0.398 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mSetup_ST.0001           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.425      ;
; -0.398 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mSetup_ST.0010           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.425      ;
; -0.398 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mSetup_ST.0000           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.425      ;
; -0.382 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 1.411      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_DATA[12]            ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.405      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_DATA[1]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.405      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_DATA[5]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.405      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_DATA[22]            ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.405      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_DATA[2]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.405      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_DATA[0]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.405      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_DATA[3]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.405      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_DATA[9]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.405      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_DATA[4]             ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.405      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_DATA[10]            ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.405      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_DATA[11]            ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 1.405      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_GO                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.410      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mSetup_ST.0001           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.410      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mSetup_ST.0010           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.410      ;
; -0.378 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mSetup_ST.0000           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.410      ;
+--------+--------------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'p1|altpll_component|pll|clk[1]'                                                                                                                                    ;
+--------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.195 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X       ; p1|altpll_component|pll|clk[1] ; 0.005        ; -0.006     ; 0.367      ;
; -0.195 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X       ; p1|altpll_component|pll|clk[1] ; 0.005        ; -0.006     ; 0.367      ;
; -0.195 ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; p1|altpll_component|pll|clk[1] ; 0.005        ; -0.006     ; 0.367      ;
; -0.195 ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; p1|altpll_component|pll|clk[1] ; 0.005        ; -0.006     ; 0.367      ;
; 53.542 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.045      ;
; 53.542 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.045      ;
; 53.542 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.045      ;
; 53.542 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.045      ;
; 53.542 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.045      ;
; 53.542 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.045      ;
; 53.542 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.045      ;
; 53.542 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.045      ;
; 53.542 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.045      ;
; 53.561 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.026      ;
; 53.561 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.026      ;
; 53.561 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.026      ;
; 53.561 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.026      ;
; 53.561 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.026      ;
; 53.561 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.026      ;
; 53.561 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.026      ;
; 53.561 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.026      ;
; 53.561 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 2.026      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.966      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.966      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.966      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.966      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.966      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.966      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.966      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.966      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.966      ;
; 53.648 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.939      ;
; 53.648 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.939      ;
; 53.648 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.939      ;
; 53.648 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.939      ;
; 53.648 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.939      ;
; 53.648 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.939      ;
; 53.648 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.939      ;
; 53.648 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.939      ;
; 53.648 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.939      ;
; 53.871 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.716      ;
; 53.871 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.716      ;
; 53.871 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.716      ;
; 53.871 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.716      ;
; 53.871 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.716      ;
; 53.871 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.716      ;
; 53.871 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.716      ;
; 53.871 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.716      ;
; 53.871 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.716      ;
; 53.945 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.642      ;
; 53.959 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.628      ;
; 53.959 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.628      ;
; 53.959 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.628      ;
; 53.959 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.628      ;
; 53.959 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.628      ;
; 53.959 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.628      ;
; 53.959 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.628      ;
; 53.959 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.628      ;
; 53.959 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.628      ;
; 53.964 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.623      ;
; 54.008 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.579      ;
; 54.008 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.579      ;
; 54.008 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.579      ;
; 54.008 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.579      ;
; 54.008 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.579      ;
; 54.008 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.579      ;
; 54.008 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.579      ;
; 54.008 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.579      ;
; 54.008 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.579      ;
; 54.024 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.563      ;
; 54.051 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.536      ;
; 54.077 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.510      ;
; 54.077 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.510      ;
; 54.077 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.510      ;
; 54.077 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.510      ;
; 54.077 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.510      ;
; 54.077 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.510      ;
; 54.077 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.510      ;
; 54.077 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.510      ;
; 54.077 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.510      ;
; 54.215 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.372      ;
; 54.215 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.372      ;
; 54.215 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.372      ;
; 54.215 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.372      ;
; 54.215 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.372      ;
; 54.215 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.372      ;
; 54.215 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.372      ;
; 54.215 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.372      ;
; 54.215 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.372      ;
; 54.274 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.313      ;
; 54.362 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.225      ;
; 54.411 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 1.176      ;
; 55.045 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 0.542      ;
; 55.046 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 0.541      ;
; 55.054 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 0.533      ;
; 55.063 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 0.524      ;
; 55.064 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 0.523      ;
; 55.065 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 0.522      ;
; 55.181 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 0.406      ;
; 55.182 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 55.555       ; 0.000      ; 0.405      ;
+--------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUDIO_DAC_ADC:u4|LRCK_1X'                                                                                                         ;
+--------+--------------------------+-------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                       ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------+--------------+--------------------------+--------------+------------+------------+
; -0.185 ; nodes:drum|prev_0_0[8]   ; AUDIO_DAC_ADC:u4|AUD_outR[8]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.101     ; 1.116      ;
; -0.151 ; nodes:drum|value_0_0[12] ; AUDIO_DAC_ADC:u4|AUD_outR[12] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.090     ; 1.093      ;
; -0.023 ; nodes:drum|prev_0_0[9]   ; AUDIO_DAC_ADC:u4|AUD_outR[9]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.101     ; 0.954      ;
; 0.001  ; nodes:drum|value_0_0[10] ; AUDIO_DAC_ADC:u4|AUD_outR[10] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.102     ; 0.929      ;
; 0.020  ; nodes:drum|prev_0_0[11]  ; AUDIO_DAC_ADC:u4|AUD_outR[15] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.090     ; 0.922      ;
; 0.451  ; nodes:drum|value_0_0[6]  ; AUDIO_DAC_ADC:u4|AUD_outR[6]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.094     ; 0.487      ;
; 0.457  ; nodes:drum|value_0_0[3]  ; AUDIO_DAC_ADC:u4|AUD_outR[3]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.094     ; 0.481      ;
; 0.458  ; nodes:drum|value_0_0[0]  ; AUDIO_DAC_ADC:u4|AUD_outR[0]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.094     ; 0.480      ;
; 0.459  ; nodes:drum|value_0_0[4]  ; AUDIO_DAC_ADC:u4|AUD_outR[4]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.094     ; 0.479      ;
; 0.540  ; nodes:drum|value_0_0[2]  ; AUDIO_DAC_ADC:u4|AUD_outR[2]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.094     ; 0.398      ;
; 0.542  ; nodes:drum|prev_0_0[7]   ; AUDIO_DAC_ADC:u4|AUD_outR[7]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.094     ; 0.396      ;
; 0.545  ; nodes:drum|prev_0_0[5]   ; AUDIO_DAC_ADC:u4|AUD_outR[5]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.094     ; 0.393      ;
; 0.548  ; nodes:drum|value_0_0[1]  ; AUDIO_DAC_ADC:u4|AUD_outR[1]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 1.000        ; -0.094     ; 0.390      ;
+--------+--------------------------+-------------------------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUDIO_DAC_ADC:u4|oAUD_BCK'                                                                                                                        ;
+-------+------------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.505 ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.527      ;
; 0.516 ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.516      ;
; 0.517 ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.515      ;
; 0.630 ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.402      ;
; 0.630 ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.402      ;
; 0.630 ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.402      ;
; 0.665 ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                            ;
+--------+-----------------------------------+-----------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -1.576 ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.650      ; 0.367      ;
; -1.076 ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 1.650      ; 0.367      ;
; 0.215  ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[0]            ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; nodes:drum|prev_0_2[5]            ; nodes:drum|prev2_0_2[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; nodes:drum|prev_2_0[10]           ; nodes:drum|prev2_2_0[10]          ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; nodes:drum|prev_5_1[7]            ; nodes:drum|prev2_5_1[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; nodes:drum|prev_0_2[4]            ; nodes:drum|prev2_0_2[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; nodes:drum|prev_1_2[6]            ; nodes:drum|prev2_1_2[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; nodes:drum|prev_3_1[5]            ; nodes:drum|prev2_3_1[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[19]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; nodes:drum|prev_0_2[7]            ; nodes:drum|prev2_0_2[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; nodes:drum|value_7_1[6]           ; nodes:drum|prev2_7_1[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; nodes:drum|value_8_8[4]           ; nodes:drum|prev2_8_8[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; nodes:drum|value_9_3[7]           ; nodes:drum|prev2_9_3[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; nodes:drum|prev_2_0[8]            ; nodes:drum|prev2_2_0[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; nodes:drum|value_8_4[4]           ; nodes:drum|prev2_8_4[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; nodes:drum|prev_5_9[7]            ; nodes:drum|prev2_5_9[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; nodes:drum|value_8_8[6]           ; nodes:drum|prev2_8_8[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; nodes:drum|value_9_9[5]           ; nodes:drum|prev2_9_9[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; nodes:drum|value_9_6[6]           ; nodes:drum|prev2_9_6[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; nodes:drum|value_7_1[5]           ; nodes:drum|prev2_7_1[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; nodes:drum|value_8_8[5]           ; nodes:drum|prev2_8_8[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; nodes:drum|prev_3_0[5]            ; nodes:drum|prev2_3_0[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; nodes:drum|value_9_3[5]           ; nodes:drum|prev2_9_3[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.249  ; nodes:drum|value_9_2[7]           ; nodes:drum|prev2_9_2[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249  ; nodes:drum|prev_3_9[7]            ; nodes:drum|prev2_3_9[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; nodes:drum|value_8_9[7]           ; nodes:drum|prev2_8_9[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.252  ; nodes:drum|value_9_9[6]           ; nodes:drum|prev2_9_9[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.265  ; nodes:drum|prev2_6_2[9]           ; nodes:drum|prev_6_2[9]            ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.417      ;
; 0.316  ; nodes:drum|prev_2_4[6]            ; nodes:drum|prev2_2_4[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.468      ;
; 0.316  ; nodes:drum|prev_4_3[4]            ; nodes:drum|prev2_4_3[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.468      ;
; 0.316  ; nodes:drum|prev_5_3[7]            ; nodes:drum|prev2_5_3[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.468      ;
; 0.316  ; nodes:drum|prev_6_5[7]            ; nodes:drum|prev2_6_5[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.468      ;
; 0.318  ; nodes:drum|prev_0_1[5]            ; nodes:drum|prev2_0_1[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.470      ;
; 0.318  ; nodes:drum|prev_4_4[4]            ; nodes:drum|prev2_4_4[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.470      ;
; 0.319  ; nodes:drum|prev_0_3[5]            ; nodes:drum|prev2_0_3[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.319  ; nodes:drum|value_8_0[7]           ; nodes:drum|prev2_8_0[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.319  ; nodes:drum|prev_4_5[5]            ; nodes:drum|prev2_4_5[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.319  ; nodes:drum|prev_4_9[7]            ; nodes:drum|prev2_4_9[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.319  ; nodes:drum|value_9_5[7]           ; nodes:drum|prev2_9_5[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.319  ; nodes:drum|value_9_6[7]           ; nodes:drum|prev2_9_6[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.321  ; nodes:drum|prev_1_0[6]            ; nodes:drum|prev2_1_0[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.473      ;
; 0.321  ; nodes:drum|prev_3_3[6]            ; nodes:drum|prev2_3_3[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.473      ;
; 0.322  ; nodes:drum|prev_1_0[5]            ; nodes:drum|prev2_1_0[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.474      ;
; 0.322  ; nodes:drum|prev_1_4[5]            ; nodes:drum|prev2_1_4[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.474      ;
; 0.322  ; nodes:drum|value_9_1[6]           ; nodes:drum|prev2_9_1[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.474      ;
; 0.322  ; nodes:drum|prev_5_9[6]            ; nodes:drum|prev2_5_9[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.474      ;
; 0.323  ; nodes:drum|value_7_3[6]           ; nodes:drum|prev2_7_3[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.475      ;
; 0.327  ; nodes:drum|prev_5_9[8]            ; nodes:drum|prev2_5_9[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.001      ; 0.480      ;
; 0.330  ; nodes:drum|prev_3_9[8]            ; nodes:drum|prev2_3_9[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.331  ; nodes:drum|prev_5_0[6]            ; nodes:drum|prev2_5_0[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.337  ; nodes:drum|prev_6_2[6]            ; nodes:drum|prev2_6_2[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; -0.001     ; 0.488      ;
; 0.342  ; nodes:drum|prev_6_4[5]            ; nodes:drum|prev2_6_4[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.494      ;
; 0.344  ; nodes:drum|prev_6_4[8]            ; nodes:drum|prev2_6_4[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.496      ;
; 0.353  ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.355  ; Reset_Delay:r0|Cont[10]           ; Reset_Delay:r0|Cont[10]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.357  ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; Reset_Delay:r0|Cont[11]           ; Reset_Delay:r0|Cont[11]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; nodes:drum|prev_1_1[7]            ; nodes:drum|prev2_1_1[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; nodes:drum|prev_3_0[7]            ; nodes:drum|prev2_3_0[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; nodes:drum|prev_2_2[5]            ; nodes:drum|prev2_2_2[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; nodes:drum|prev_1_3[5]            ; nodes:drum|prev2_1_3[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; nodes:drum|prev_1_0[7]            ; nodes:drum|prev2_1_0[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; nodes:drum|prev_0_1[8]            ; nodes:drum|prev2_0_1[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; nodes:drum|prev_1_0[9]            ; nodes:drum|prev2_1_0[9]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; nodes:drum|prev_1_1[9]            ; nodes:drum|prev2_1_1[9]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; nodes:drum|prev_1_1[8]            ; nodes:drum|prev2_1_1[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; nodes:drum|prev_1_2[4]            ; nodes:drum|prev2_1_2[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; nodes:drum|prev_4_2[5]            ; nodes:drum|prev2_4_2[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; nodes:drum|prev_2_5[4]            ; nodes:drum|prev2_2_5[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; nodes:drum|prev_6_6[4]            ; nodes:drum|prev2_6_6[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; Reset_Delay:r0|Cont[14]           ; Reset_Delay:r0|Cont[14]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[1]            ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; Reset_Delay:r0|Cont[7]            ; Reset_Delay:r0|Cont[7]            ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[12]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; Reset_Delay:r0|Cont[8]            ; Reset_Delay:r0|Cont[8]            ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; Reset_Delay:r0|Cont[9]            ; Reset_Delay:r0|Cont[9]            ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; nodes:drum|prev_0_1[4]            ; nodes:drum|prev2_0_1[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; nodes:drum|prev_0_2[8]            ; nodes:drum|prev2_0_2[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; nodes:drum|prev_5_4[7]            ; nodes:drum|prev2_5_4[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[17]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; nodes:drum|prev_2_0[7]            ; nodes:drum|prev2_2_0[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; nodes:drum|prev_0_0[8]            ; nodes:drum|prev2_0_0[8]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; nodes:drum|prev_2_2[6]            ; nodes:drum|prev2_2_2[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; nodes:drum|prev_3_2[4]            ; nodes:drum|prev2_3_2[4]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; nodes:drum|prev_4_4[7]            ; nodes:drum|prev2_4_4[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; nodes:drum|prev_4_3[5]            ; nodes:drum|prev2_4_3[5]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; nodes:drum|prev_5_2[6]            ; nodes:drum|prev2_5_2[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; nodes:drum|prev_3_7[7]            ; nodes:drum|prev2_3_7[7]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[3]            ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[5]            ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; nodes:drum|prev_2_1[6]            ; nodes:drum|prev2_2_1[6]           ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
+--------+-----------------------------------+-----------------------------------+--------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'p1|altpll_component|pll|clk[1]'                                                                                                                                    ;
+-------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.080 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X       ; p1|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 0.367      ;
; 0.080 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X       ; p1|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 0.367      ;
; 0.080 ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; p1|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 0.367      ;
; 0.080 ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; p1|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.249 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.401      ;
; 0.252 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.406      ;
; 0.361 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.365 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.370 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.375 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.528      ;
; 0.381 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.533      ;
; 0.389 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.542      ;
; 0.503 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.668      ;
; 0.538 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.690      ;
; 0.539 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.692      ;
; 0.550 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.702      ;
; 0.550 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.703      ;
; 0.554 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.706      ;
; 0.574 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.726      ;
; 0.575 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.727      ;
; 0.585 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.737      ;
; 0.586 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.738      ;
; 0.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.609 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.761      ;
; 0.610 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.762      ;
; 0.620 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.772      ;
; 0.620 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.772      ;
; 0.624 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.776      ;
; 0.644 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.796      ;
; 0.655 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.807      ;
; 0.655 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.807      ;
; 0.659 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.811      ;
; 0.679 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.831      ;
; 0.690 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.842      ;
; 0.694 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.846      ;
; 0.725 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.877      ;
; 0.729 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.881      ;
; 0.764 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.916      ;
; 0.799 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.951      ;
; 1.024 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.176      ;
; 1.073 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.225      ;
; 1.161 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.313      ;
; 1.220 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.372      ;
; 1.220 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.372      ;
; 1.220 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.372      ;
; 1.220 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.372      ;
; 1.220 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.372      ;
; 1.220 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.372      ;
; 1.220 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.372      ;
; 1.358 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.510      ;
; 1.358 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.510      ;
; 1.358 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.510      ;
; 1.358 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.510      ;
; 1.358 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.510      ;
; 1.358 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.510      ;
; 1.358 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.510      ;
; 1.358 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.510      ;
; 1.384 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.536      ;
; 1.411 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.563      ;
; 1.427 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.579      ;
; 1.427 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.579      ;
; 1.427 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.579      ;
; 1.427 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.579      ;
; 1.471 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.623      ;
; 1.476 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.628      ;
; 1.476 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.628      ;
; 1.476 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.628      ;
; 1.476 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.628      ;
; 1.476 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.628      ;
; 1.476 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.628      ;
; 1.490 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.642      ;
; 1.564 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.716      ;
; 1.564 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.716      ;
; 1.564 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.716      ;
; 1.564 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.716      ;
; 1.564 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.716      ;
+-------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUDIO_DAC_ADC:u4|oAUD_BCK'                                                                                                                         ;
+-------+------------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.215 ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.250 ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.402      ;
; 0.363 ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.516      ;
; 0.375 ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; AUDIO_DAC_ADC:u4|oAUD_BCK ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.527      ;
+-------+------------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'I2C_AV_Config:u3|mI2C_CTRL_CLK'                                                                                                                                                                      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_AV_Config:u3|I2C_Controller:u0|END           ; I2C_AV_Config:u3|I2C_Controller:u0|END           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ; I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ; I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; I2C_AV_Config:u3|mI2C_DATA[9]                    ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.391      ;
; 0.243 ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.257 ; I2C_AV_Config:u3|I2C_Controller:u0|END           ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.409      ;
; 0.262 ; I2C_AV_Config:u3|I2C_Controller:u0|END           ; I2C_AV_Config:u3|mSetup_ST.0000                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; I2C_AV_Config:u3|I2C_Controller:u0|END           ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.416      ;
; 0.266 ; I2C_AV_Config:u3|mSetup_ST.0000                  ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.418      ;
; 0.323 ; I2C_AV_Config:u3|mI2C_DATA[5]                    ; I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.475      ;
; 0.361 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.519      ;
; 0.375 ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mSetup_ST.0000                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.528      ;
; 0.379 ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|mSetup_ST.0000                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.532      ;
; 0.383 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; I2C_AV_Config:u3|I2C_Controller:u0|END           ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; I2C_AV_Config:u3|mSetup_ST.0001                  ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.538      ;
; 0.388 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.540      ;
; 0.391 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.543      ;
; 0.399 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.551      ;
; 0.403 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.555      ;
; 0.453 ; I2C_AV_Config:u3|mI2C_DATA[4]                    ; I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.608      ;
; 0.453 ; I2C_AV_Config:u3|mI2C_DATA[11]                   ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.608      ;
; 0.456 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.608      ;
; 0.461 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.613      ;
; 0.464 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.616      ;
; 0.484 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.016     ; 0.620      ;
; 0.499 ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.651      ;
; 0.507 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[2]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[1]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[22]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[0]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.663      ;
; 0.513 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[3]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ; I2C_AV_Config:u3|mSetup_ST.0000                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[12]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[9]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[10]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[11]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.670      ;
; 0.521 ; I2C_AV_Config:u3|LUT_INDEX[0]                    ; I2C_AV_Config:u3|mI2C_DATA[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.673      ;
; 0.521 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.673      ;
; 0.526 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.678      ;
; 0.526 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.678      ;
; 0.528 ; I2C_AV_Config:u3|mI2C_DATA[0]                    ; I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.683      ;
; 0.529 ; I2C_AV_Config:u3|mI2C_DATA[12]                   ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.684      ;
; 0.530 ; I2C_AV_Config:u3|mI2C_DATA[10]                   ; I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.685      ;
; 0.532 ; I2C_AV_Config:u3|mI2C_DATA[1]                    ; I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.687      ;
; 0.533 ; I2C_AV_Config:u3|mI2C_DATA[2]                    ; I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.688      ;
; 0.534 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.686      ;
; 0.539 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; I2C_AV_Config:u3|mI2C_DATA[22]                   ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.695      ;
; 0.540 ; I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ; I2C_AV_Config:u3|mSetup_ST.0010                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.692      ;
; 0.542 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.694      ;
; 0.543 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.695      ;
; 0.550 ; I2C_AV_Config:u3|mI2C_DATA[3]                    ; I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.705      ;
; 0.557 ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|LUT_INDEX[1]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.709      ;
; 0.559 ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.714      ;
; 0.559 ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.714      ;
; 0.559 ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.714      ;
; 0.559 ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.714      ;
; 0.559 ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.714      ;
; 0.559 ; I2C_AV_Config:u3|mI2C_GO                         ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.714      ;
; 0.560 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.712      ;
; 0.561 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.713      ;
; 0.561 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.713      ;
; 0.571 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[2]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.718      ;
; 0.574 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.726      ;
; 0.575 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[1]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.722      ;
; 0.576 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[0]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.723      ;
; 0.577 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[10]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.724      ;
; 0.577 ; I2C_AV_Config:u3|LUT_INDEX[2]                    ; I2C_AV_Config:u3|LUT_INDEX[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.729      ;
; 0.578 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.730      ;
; 0.579 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[3]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.726      ;
; 0.582 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[11]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.729      ;
; 0.583 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[4]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.730      ;
; 0.583 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[9]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.730      ;
; 0.584 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[5]                    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.731      ;
; 0.587 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.739      ;
; 0.595 ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.747      ;
; 0.596 ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; I2C_AV_Config:u3|mSetup_ST.0000                  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.748      ;
; 0.596 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.748      ;
; 0.596 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.748      ;
; 0.599 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[22]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.746      ;
; 0.604 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.756      ;
; 0.608 ; I2C_AV_Config:u3|LUT_INDEX[3]                    ; I2C_AV_Config:u3|mI2C_DATA[12]                   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.755      ;
; 0.609 ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.761      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUDIO_DAC_ADC:u4|LRCK_1X'                                                                                                         ;
+-------+--------------------------+-------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                       ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------+--------------+--------------------------+--------------+------------+------------+
; 0.332 ; nodes:drum|value_0_0[1]  ; AUDIO_DAC_ADC:u4|AUD_outR[1]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.094     ; 0.390      ;
; 0.335 ; nodes:drum|prev_0_0[5]   ; AUDIO_DAC_ADC:u4|AUD_outR[5]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.094     ; 0.393      ;
; 0.338 ; nodes:drum|prev_0_0[7]   ; AUDIO_DAC_ADC:u4|AUD_outR[7]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.094     ; 0.396      ;
; 0.340 ; nodes:drum|value_0_0[2]  ; AUDIO_DAC_ADC:u4|AUD_outR[2]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.094     ; 0.398      ;
; 0.421 ; nodes:drum|value_0_0[4]  ; AUDIO_DAC_ADC:u4|AUD_outR[4]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.094     ; 0.479      ;
; 0.422 ; nodes:drum|value_0_0[0]  ; AUDIO_DAC_ADC:u4|AUD_outR[0]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.094     ; 0.480      ;
; 0.423 ; nodes:drum|value_0_0[3]  ; AUDIO_DAC_ADC:u4|AUD_outR[3]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.094     ; 0.481      ;
; 0.429 ; nodes:drum|value_0_0[6]  ; AUDIO_DAC_ADC:u4|AUD_outR[6]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.094     ; 0.487      ;
; 0.860 ; nodes:drum|prev_0_0[11]  ; AUDIO_DAC_ADC:u4|AUD_outR[15] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.090     ; 0.922      ;
; 0.879 ; nodes:drum|value_0_0[10] ; AUDIO_DAC_ADC:u4|AUD_outR[10] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.102     ; 0.929      ;
; 0.903 ; nodes:drum|prev_0_0[9]   ; AUDIO_DAC_ADC:u4|AUD_outR[9]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.101     ; 0.954      ;
; 1.031 ; nodes:drum|value_0_0[12] ; AUDIO_DAC_ADC:u4|AUD_outR[12] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.090     ; 1.093      ;
; 1.065 ; nodes:drum|prev_0_0[8]   ; AUDIO_DAC_ADC:u4|AUD_outR[8]  ; CLOCK_50     ; AUDIO_DAC_ADC:u4|LRCK_1X ; 0.000        ; -0.101     ; 1.116      ;
+-------+--------------------------+-------------------------------+--------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'p1|altpll_component|pll|clk[1]'                                                                                                     ;
+--------+-----------------------+---------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------+--------------+--------------------------------+--------------+------------+------------+
; -2.350 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -1.646     ; 0.741      ;
; -2.350 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -1.646     ; 0.741      ;
; -2.350 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -1.646     ; 0.741      ;
; -2.350 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -1.646     ; 0.741      ;
; -2.350 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -1.646     ; 0.741      ;
; -2.350 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -1.646     ; 0.741      ;
; -2.350 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -1.646     ; 0.741      ;
; -2.350 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -1.646     ; 0.741      ;
; -2.350 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -1.646     ; 0.741      ;
; -2.350 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -1.646     ; 0.741      ;
; -2.350 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -1.646     ; 0.741      ;
; -2.350 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -1.646     ; 0.741      ;
; -2.350 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -1.646     ; 0.741      ;
; -2.350 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.005        ; -1.646     ; 0.741      ;
+--------+-----------------------+---------------------------------+--------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'AUDIO_DAC_ADC:u4|oAUD_BCK'                                                                                                  ;
+--------+-----------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -0.835 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.500        ; 0.057      ; 1.424      ;
; -0.835 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.500        ; 0.057      ; 1.424      ;
; -0.835 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.500        ; 0.057      ; 1.424      ;
; -0.835 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; 0.500        ; 0.057      ; 1.424      ;
+--------+-----------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'AUDIO_DAC_ADC:u4|oAUD_BCK'                                                                                                  ;
+-------+-----------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.715 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; -0.500       ; 0.057      ; 1.424      ;
; 1.715 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; -0.500       ; 0.057      ; 1.424      ;
; 1.715 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; -0.500       ; 0.057      ; 1.424      ;
; 1.715 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ; CLOCK_50     ; AUDIO_DAC_ADC:u4|oAUD_BCK ; -0.500       ; 0.057      ; 1.424      ;
+-------+-----------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'p1|altpll_component|pll|clk[1]'                                                                                                     ;
+-------+-----------------------+---------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 2.235 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -1.646     ; 0.741      ;
; 2.235 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -1.646     ; 0.741      ;
; 2.235 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -1.646     ; 0.741      ;
; 2.235 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -1.646     ; 0.741      ;
; 2.235 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -1.646     ; 0.741      ;
; 2.235 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -1.646     ; 0.741      ;
; 2.235 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -1.646     ; 0.741      ;
; 2.235 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -1.646     ; 0.741      ;
; 2.235 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -1.646     ; 0.741      ;
; 2.235 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -1.646     ; 0.741      ;
; 2.235 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -1.646     ; 0.741      ;
; 2.235 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -1.646     ; 0.741      ;
; 2.235 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -1.646     ; 0.741      ;
; 2.235 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|pll|clk[1] ; 0.000        ; -1.646     ; 0.741      ;
+-------+-----------------------+---------------------------------+--------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[10]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[10]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[11]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[11]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[8]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[9]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_0[9]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_1[10]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_1[10]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_1[11]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_1[11]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_1[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_1[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; nodes:drum|prev2_0_1[5]           ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'I2C_AV_Config:u3|mI2C_CTRL_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[9]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_DATA[9]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_GO                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mI2C_GO                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mSetup_ST.0000                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mSetup_ST.0000                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mSetup_ST.0001                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mSetup_ST.0001                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mSetup_ST.0010                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u3|mSetup_ST.0010                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[2]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[2]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[3]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[3]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[4]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[4]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[5]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; u3|LUT_INDEX[5]|clk                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUDIO_DAC_ADC:u4|LRCK_1X'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; AUDIO_DAC_ADC:u4|AUD_outR[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|AUD_outR[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|LRCK_1X|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|LRCK_1X|regout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|LRCK_1X~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|LRCK_1X~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|LRCK_1X~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|LRCK_1X ; Rise       ; u4|LRCK_1X~clkctrl|outclk     ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUDIO_DAC_ADC:u4|oAUD_BCK'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Fall       ; AUDIO_DAC_ADC:u4|SEL_Cont[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|SEL_Cont[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|oAUD_BCK|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|oAUD_BCK|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|oAUD_BCK~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|oAUD_BCK~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|oAUD_BCK~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUDIO_DAC_ADC:u4|oAUD_BCK ; Rise       ; u4|oAUD_BCK~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                 ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[2]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                 ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[2]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[1]'                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------+
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                   ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]            ;
; 26.777 ; 27.777       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                  ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                   ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]            ;
; 26.778 ; 27.778       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                  ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; p1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; p1|altpll_component|_clk1~clkctrl|outclk   ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|BCK_DIV[0]|clk                          ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|BCK_DIV[1]|clk                          ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|BCK_DIV[2]|clk                          ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                      ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X|clk                             ;
; 27.777 ; 27.777       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|oAUD_BCK|clk                            ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; p1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; p1|altpll_component|_clk1~clkctrl|outclk   ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|BCK_DIV[0]|clk                          ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|BCK_DIV[1]|clk                          ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|BCK_DIV[2]|clk                          ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                      ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|LRCK_1X|clk                             ;
; 27.778 ; 27.778       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[1] ; Rise       ; u4|oAUD_BCK|clk                            ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; KEY[*]    ; CLOCK_50                       ; 3.260 ; 3.260 ; Rise       ; CLOCK_50                       ;
;  KEY[1]   ; CLOCK_50                       ; 3.260 ; 3.260 ; Rise       ; CLOCK_50                       ;
; I2C_SDAT  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 2.971 ; 2.971 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; KEY[*]    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 3.413 ; 3.413 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
;  KEY[0]   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 3.413 ; 3.413 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; KEY[*]    ; CLOCK_50                       ; -1.815 ; -1.815 ; Rise       ; CLOCK_50                       ;
;  KEY[1]   ; CLOCK_50                       ; -1.815 ; -1.815 ; Rise       ; CLOCK_50                       ;
; I2C_SDAT  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; -2.243 ; -2.243 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; KEY[*]    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; -3.207 ; -3.207 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
;  KEY[0]   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; -3.207 ; -3.207 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port   ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+
; AUD_ADCLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 2.675  ;        ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACDAT  ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 6.709  ; 6.709  ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 2.675  ;        ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_ADCLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ;        ; 2.675  ; Fall       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ;        ; 2.675  ; Fall       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_BCLK    ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 2.588  ;        ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; AUD_BCLK    ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;        ; 2.588  ; Fall       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; AUD_DACDAT  ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 6.924  ; 6.924  ; Fall       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; I2C_SCLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 5.618  ; 5.618  ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; I2C_SDAT    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 4.839  ; 4.839  ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; I2C_SCLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 2.943  ;        ; Fall       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; AUD_XCK     ; CLOCK_27                       ; 1.463  ;        ; Rise       ; p1|altpll_component|pll|clk[1] ;
; AUD_XCK     ; CLOCK_27                       ;        ; 1.463  ; Fall       ; p1|altpll_component|pll|clk[1] ;
; VGA_CLK     ; CLOCK_27                       ; -8.488 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK     ; CLOCK_27                       ;        ; -8.488 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port   ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+
; AUD_ADCLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 2.675  ;        ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACDAT  ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 5.183  ; 5.183  ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 2.675  ;        ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_ADCLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ;        ; 2.675  ; Fall       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ;        ; 2.675  ; Fall       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_BCLK    ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 2.588  ;        ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; AUD_BCLK    ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;        ; 2.588  ; Fall       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; AUD_DACDAT  ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 5.349  ; 5.349  ; Fall       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; I2C_SCLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 4.844  ; 2.943  ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; I2C_SDAT    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 4.839  ; 4.839  ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; I2C_SCLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 2.943  ;        ; Fall       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; AUD_XCK     ; CLOCK_27                       ; 1.463  ;        ; Rise       ; p1|altpll_component|pll|clk[1] ;
; AUD_XCK     ; CLOCK_27                       ;        ; 1.463  ; Fall       ; p1|altpll_component|pll|clk[1] ;
; VGA_CLK     ; CLOCK_27                       ; -8.488 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK     ; CLOCK_27                       ;        ; -8.488 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[0]     ;    ; 5.745 ; 5.745 ;    ;
; KEY[0]     ; LEDG[1]     ;    ; 5.745 ; 5.745 ;    ;
; KEY[1]     ; LEDG[2]     ;    ; 5.470 ; 5.470 ;    ;
; KEY[1]     ; LEDG[3]     ;    ; 5.470 ; 5.470 ;    ;
; KEY[2]     ; LEDG[4]     ;    ; 5.299 ; 5.299 ;    ;
; KEY[2]     ; LEDG[5]     ;    ; 5.289 ; 5.289 ;    ;
; KEY[3]     ; LEDG[6]     ;    ; 5.094 ; 5.094 ;    ;
; KEY[3]     ; LEDG[7]     ;    ; 5.044 ; 5.044 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[0]     ;    ; 5.745 ; 5.745 ;    ;
; KEY[0]     ; LEDG[1]     ;    ; 5.745 ; 5.745 ;    ;
; KEY[1]     ; LEDG[2]     ;    ; 5.470 ; 5.470 ;    ;
; KEY[1]     ; LEDG[3]     ;    ; 5.470 ; 5.470 ;    ;
; KEY[2]     ; LEDG[4]     ;    ; 5.299 ; 5.299 ;    ;
; KEY[2]     ; LEDG[5]     ;    ; 5.289 ; 5.289 ;    ;
; KEY[3]     ; LEDG[6]     ;    ; 5.094 ; 5.094 ;    ;
; KEY[3]     ; LEDG[7]     ;    ; 5.044 ; 5.044 ;    ;
+------------+-------------+----+-------+-------+----+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+---------------------------------+------------+--------+----------+---------+---------------------+
; Clock                           ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                ; -12.468    ; -2.536 ; -3.707   ; 1.715   ; -1.380              ;
;  AUDIO_DAC_ADC:u4|LRCK_1X       ; -1.292     ; 0.332  ; N/A      ; N/A     ; -0.500              ;
;  AUDIO_DAC_ADC:u4|oAUD_BCK      ; -0.073     ; 0.215  ; -2.005   ; 1.715   ; -0.500              ;
;  CLOCK_27                       ; N/A        ; N/A    ; N/A      ; N/A     ; 18.518              ;
;  CLOCK_50                       ; -12.468    ; -2.536 ; N/A      ; N/A     ; -1.380              ;
;  I2C_AV_Config:u3|mI2C_CTRL_CLK ; -2.681     ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  p1|altpll_component|pll|clk[1] ; -0.195     ; -0.085 ; -3.707   ; 2.235   ; 26.777              ;
; Design-wide TNS                 ; -10570.155 ; -2.706 ; -59.918  ; 0.0     ; -1752.38            ;
;  AUDIO_DAC_ADC:u4|LRCK_1X       ; -5.395     ; 0.000  ; N/A      ; N/A     ; -13.000             ;
;  AUDIO_DAC_ADC:u4|oAUD_BCK      ; -0.111     ; 0.000  ; -8.020   ; 0.000   ; -4.000              ;
;  CLOCK_27                       ; N/A        ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                       ; -10472.902 ; -2.536 ; N/A      ; N/A     ; -1691.380           ;
;  I2C_AV_Config:u3|mI2C_CTRL_CLK ; -91.467    ; 0.000  ; N/A      ; N/A     ; -44.000             ;
;  p1|altpll_component|pll|clk[1] ; -0.390     ; -0.170 ; -51.898  ; 0.000   ; 0.000               ;
+---------------------------------+------------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; KEY[*]    ; CLOCK_50                       ; 6.116 ; 6.116 ; Rise       ; CLOCK_50                       ;
;  KEY[1]   ; CLOCK_50                       ; 6.116 ; 6.116 ; Rise       ; CLOCK_50                       ;
; I2C_SDAT  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 5.615 ; 5.615 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; KEY[*]    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 6.267 ; 6.267 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
;  KEY[0]   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 6.267 ; 6.267 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; KEY[*]    ; CLOCK_50                       ; -1.815 ; -1.815 ; Rise       ; CLOCK_50                       ;
;  KEY[1]   ; CLOCK_50                       ; -1.815 ; -1.815 ; Rise       ; CLOCK_50                       ;
; I2C_SDAT  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; -2.243 ; -2.243 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; KEY[*]    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; -3.207 ; -3.207 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
;  KEY[0]   ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; -3.207 ; -3.207 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port   ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+
; AUD_ADCLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 5.138  ;        ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACDAT  ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 13.139 ; 13.139 ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 5.138  ;        ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_ADCLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ;        ; 5.138  ; Fall       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ;        ; 5.138  ; Fall       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_BCLK    ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 4.880  ;        ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; AUD_BCLK    ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;        ; 4.880  ; Fall       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; AUD_DACDAT  ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 13.661 ; 13.661 ; Fall       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; I2C_SCLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 10.655 ; 10.655 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; I2C_SDAT    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 8.913  ; 8.913  ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; I2C_SCLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 5.716  ;        ; Fall       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; AUD_XCK     ; CLOCK_27                       ; 2.917  ;        ; Rise       ; p1|altpll_component|pll|clk[1] ;
; AUD_XCK     ; CLOCK_27                       ;        ; 2.917  ; Fall       ; p1|altpll_component|pll|clk[1] ;
; VGA_CLK     ; CLOCK_27                       ; -7.035 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK     ; CLOCK_27                       ;        ; -7.035 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port   ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+
; AUD_ADCLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 2.675  ;        ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACDAT  ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 5.183  ; 5.183  ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 2.675  ;        ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_ADCLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ;        ; 2.675  ; Fall       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_DACLRCK ; AUDIO_DAC_ADC:u4|LRCK_1X       ;        ; 2.675  ; Fall       ; AUDIO_DAC_ADC:u4|LRCK_1X       ;
; AUD_BCLK    ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 2.588  ;        ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; AUD_BCLK    ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;        ; 2.588  ; Fall       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; AUD_DACDAT  ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 5.349  ; 5.349  ; Fall       ; AUDIO_DAC_ADC:u4|oAUD_BCK      ;
; I2C_SCLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 4.844  ; 2.943  ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; I2C_SDAT    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 4.839  ; 4.839  ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; I2C_SCLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 2.943  ;        ; Fall       ; I2C_AV_Config:u3|mI2C_CTRL_CLK ;
; AUD_XCK     ; CLOCK_27                       ; 1.463  ;        ; Rise       ; p1|altpll_component|pll|clk[1] ;
; AUD_XCK     ; CLOCK_27                       ;        ; 1.463  ; Fall       ; p1|altpll_component|pll|clk[1] ;
; VGA_CLK     ; CLOCK_27                       ; -8.488 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK     ; CLOCK_27                       ;        ; -8.488 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-------------+--------------------------------+--------+--------+------------+--------------------------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; KEY[0]     ; LEDG[0]     ;    ; 10.022 ; 10.022 ;    ;
; KEY[0]     ; LEDG[1]     ;    ; 10.022 ; 10.022 ;    ;
; KEY[1]     ; LEDG[2]     ;    ; 9.546  ; 9.546  ;    ;
; KEY[1]     ; LEDG[3]     ;    ; 9.546  ; 9.546  ;    ;
; KEY[2]     ; LEDG[4]     ;    ; 9.180  ; 9.180  ;    ;
; KEY[2]     ; LEDG[5]     ;    ; 9.170  ; 9.170  ;    ;
; KEY[3]     ; LEDG[6]     ;    ; 8.794  ; 8.794  ;    ;
; KEY[3]     ; LEDG[7]     ;    ; 8.744  ; 8.744  ;    ;
+------------+-------------+----+--------+--------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[0]     ;    ; 5.745 ; 5.745 ;    ;
; KEY[0]     ; LEDG[1]     ;    ; 5.745 ; 5.745 ;    ;
; KEY[1]     ; LEDG[2]     ;    ; 5.470 ; 5.470 ;    ;
; KEY[1]     ; LEDG[3]     ;    ; 5.470 ; 5.470 ;    ;
; KEY[2]     ; LEDG[4]     ;    ; 5.299 ; 5.299 ;    ;
; KEY[2]     ; LEDG[5]     ;    ; 5.289 ; 5.289 ;    ;
; KEY[3]     ; LEDG[6]     ;    ; 5.094 ; 5.094 ;    ;
; KEY[3]     ; LEDG[7]     ;    ; 5.044 ; 5.044 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50                       ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 13       ; 0        ; 0        ; 0        ;
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 0        ; 0        ; 0        ; 10       ;
; CLOCK_50                       ; CLOCK_50                       ; 17036178 ; 0        ; 0        ; 0        ;
; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50                       ; 1        ; 1        ; 0        ; 0        ;
; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 479      ; 0        ; 0        ; 0        ;
; AUDIO_DAC_ADC:u4|LRCK_1X       ; p1|altpll_component|pll|clk[1] ; 1        ; 1        ; 0        ; 0        ;
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; p1|altpll_component|pll|clk[1] ; 1        ; 1        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 147      ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50                       ; AUDIO_DAC_ADC:u4|LRCK_1X       ; 13       ; 0        ; 0        ; 0        ;
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 0        ; 0        ; 0        ; 10       ;
; CLOCK_50                       ; CLOCK_50                       ; 17036178 ; 0        ; 0        ; 0        ;
; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50                       ; 1        ; 1        ; 0        ; 0        ;
; I2C_AV_Config:u3|mI2C_CTRL_CLK ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; 479      ; 0        ; 0        ; 0        ;
; AUDIO_DAC_ADC:u4|LRCK_1X       ; p1|altpll_component|pll|clk[1] ; 1        ; 1        ; 0        ; 0        ;
; AUDIO_DAC_ADC:u4|oAUD_BCK      ; p1|altpll_component|pll|clk[1] ; 1        ; 1        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[1] ; p1|altpll_component|pll|clk[1] ; 147      ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 0        ; 0        ; 4        ; 0        ;
; CLOCK_50   ; p1|altpll_component|pll|clk[1] ; 14       ; 0        ; 0        ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; AUDIO_DAC_ADC:u4|oAUD_BCK      ; 0        ; 0        ; 4        ; 0        ;
; CLOCK_50   ; p1|altpll_component|pll|clk[1] ; 14       ; 0        ; 0        ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 1724  ; 1724 ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 39    ; 39   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Tue Mar 05 15:32:49 2013
Info: Command: quartus_sta Audio_Filter_18_bit -c DE2_TOP
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'DE2_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK_27 CLOCK_27
    Info: create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[1]} {p1|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 15 -multiply_by 14 -phase -90.00 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[2]} {p1|altpll_component|pll|clk[2]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info: create_clock -period 1.000 -name AUDIO_DAC_ADC:u4|LRCK_1X AUDIO_DAC_ADC:u4|LRCK_1X
    Info: create_clock -period 1.000 -name AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -12.468
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -12.468    -10472.902 CLOCK_50 
    Info:    -2.681       -91.467 I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info:    -1.292        -5.395 AUDIO_DAC_ADC:u4|LRCK_1X 
    Info:    -0.140        -0.280 p1|altpll_component|pll|clk[1] 
    Info:    -0.073        -0.111 AUDIO_DAC_ADC:u4|oAUD_BCK 
Info: Worst-case hold slack is -2.536
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.536        -2.536 CLOCK_50 
    Info:    -0.085        -0.170 p1|altpll_component|pll|clk[1] 
    Info:     0.391         0.000 AUDIO_DAC_ADC:u4|oAUD_BCK 
    Info:     0.391         0.000 I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info:     0.572         0.000 AUDIO_DAC_ADC:u4|LRCK_1X 
Info: Worst-case recovery slack is -3.707
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.707       -51.898 p1|altpll_component|pll|clk[1] 
    Info:    -2.005        -8.020 AUDIO_DAC_ADC:u4|oAUD_BCK 
Info: Worst-case removal slack is 2.775
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.775         0.000 AUDIO_DAC_ADC:u4|oAUD_BCK 
    Info:     3.482         0.000 p1|altpll_component|pll|clk[1] 
Info: Worst-case minimum pulse width slack is -1.380
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.380     -1691.380 CLOCK_50 
    Info:    -0.500       -44.000 I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info:    -0.500       -13.000 AUDIO_DAC_ADC:u4|LRCK_1X 
    Info:    -0.500        -4.000 AUDIO_DAC_ADC:u4|oAUD_BCK 
    Info:    18.518         0.000 CLOCK_27 
    Info:    26.777         0.000 p1|altpll_component|pll|clk[1] 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 377 output pins without output pin load capacitance assignment
    Info: Pin "SD_DAT3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_DAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_ADCLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_BCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IRDA_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_LDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_UDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_UB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_LB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_FSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_LSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK0_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK1_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_ON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_BLON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RW" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_EN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TDO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_XCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TD_RESET" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.048
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.048     -3816.678 CLOCK_50 
    Info:    -0.650       -19.832 I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info:    -0.195        -0.390 p1|altpll_component|pll|clk[1] 
    Info:    -0.185        -0.359 AUDIO_DAC_ADC:u4|LRCK_1X 
    Info:     0.505         0.000 AUDIO_DAC_ADC:u4|oAUD_BCK 
Info: Worst-case hold slack is -1.576
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.576        -1.576 CLOCK_50 
    Info:     0.080         0.000 p1|altpll_component|pll|clk[1] 
    Info:     0.215         0.000 AUDIO_DAC_ADC:u4|oAUD_BCK 
    Info:     0.215         0.000 I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info:     0.332         0.000 AUDIO_DAC_ADC:u4|LRCK_1X 
Info: Worst-case recovery slack is -2.350
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.350       -32.900 p1|altpll_component|pll|clk[1] 
    Info:    -0.835        -3.340 AUDIO_DAC_ADC:u4|oAUD_BCK 
Info: Worst-case removal slack is 1.715
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.715         0.000 AUDIO_DAC_ADC:u4|oAUD_BCK 
    Info:     2.235         0.000 p1|altpll_component|pll|clk[1] 
Info: Worst-case minimum pulse width slack is -1.380
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.380     -1691.380 CLOCK_50 
    Info:    -0.500       -44.000 I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info:    -0.500       -13.000 AUDIO_DAC_ADC:u4|LRCK_1X 
    Info:    -0.500        -4.000 AUDIO_DAC_ADC:u4|oAUD_BCK 
    Info:    18.518         0.000 CLOCK_27 
    Info:    26.777         0.000 p1|altpll_component|pll|clk[1] 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 435 megabytes
    Info: Processing ended: Tue Mar 05 15:32:57 2013
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


