(S (NP (NN RC4)) (VP (MD can) (VP (VB be) (VP (VBN made) (S (ADJP (RBR more) (JJ secured))) (SBAR (IN if) (S (NP (DT an) (ADJP (NP (JJ additional) (NN RC4)) (HYPH -) (JJ like)) (NML (NNP Post-KSA) (NNP Random) (NNP Shuffing) (-LRB- -LRB-) (NNP PKRS) (-RRB- -RRB-)) (NN process)) (VP (VBZ is) (VP (VBN introduced) (PP (IN between) (NP (NNP KSA) (CC and) (NNP PRGA)))))))))) (. .))
(S (NP (PRP It)) (VP (MD can) (ADVP (RB also)) (VP (VB be) (VP (VBN made) (ADVP (ADVP (RB significantly) (RBR faster)) (SBAR (IN if) (S (NP (NN RC4) (NNS bytes)) (VP (VBP are) (VP (VBN processed) (PP (IN in) (NP (NP (DT a) (NN FPGA)) (VP (VBN embedded) (NP (NN system)) (S (VP (VBG using) (NP (JJ multiple) (NNS coprocessors)) (S (VP (VBG functioning) (PP (IN in) (NP (NN parallel)))))))))))))))))) (. .))
(S (NP (DT The) (NNP PKRS) (NN process)) (VP (VBZ is) (VP (VBN tuned) (S (VP (TO to) (VP (VB form) (NP (ADJP (RB as) (JJ many)) (NML (NN S) (HYPH -) (NNS boxes))) (PP (IN as) (NP (ADJP (VBN required) (PP (IN by) (NP (NP (JJ particular) (NN design) (NNS architectures)) (PP (VBG involving) (NP (NP (JJ multiple) (NNS coprocessors)) (, ,) (NP (DT each) (CD one) (NN undertaking))))))) (NML (NML (NN byte)) (HYPH -) (PP (IN by) (HYPH -) (NP (NN byte)))) (NN processing)))))))) (. .))
(S (PP (VBG Following) (NP (DT a) (JJ ecent) (NN idea) (PRN (-LRB- [) (NP (CD 1)) (-RRB- ])) (PRN (-LRB- [) (NP (CD 2)) (-RRB- ])))) (NP (NP (DT the) (NN speed)) (PP (IN of) (NP (NP (NN execution)) (PP (IN of) (NP (DT each) (NN processor)))))) (VP (VBZ is) (ADVP (RB also)) (VP (VBN enhanced) (PP (IN by) (NP (DT another))) (S (VP (VB fold) (SBAR (IN if) (S (NP (DT the) (NML (NML (NN byte)) (HYPH -) (PP (IN by) (HYPH -) (NP (NN byte)))) (NN processing)) (VP (VBZ is) (VP (VBN replaced) (PP (IN by) (NP (NP (DT a) (NN scheme)) (PP (IN of) (S (VP (VBG processing) (NP (CD two) (JJ consecutive) (NNS bytes)) (ADVP (RB together))))))))))))))) (. .))
(S (S (S (VP (VBG Adopting) (NP (DT some) (JJ new) (JJ innovative) (NNS concepts)))) (, ,) (NP (CD three) (NN hardware) (NN design) (NNS architectures)) (VP (VBP are) (VP (VBN proposed) (PP (IN in) (NP (NP (DT a) (JJ suitable) (NN FPGA)) (VP (VBN embedded) (NP (NP (NN system)) (PP (VBG involving) (NP (NP (NML (CD 1) (, ,) (CD 2) (CC and) (CD 4)) (NNS coprocessors)) (VP (VBG functioning) (PP (IN in) (ADJP (JJ parallel))))))))))))) (CC and) (S (NP (DT a) (NN study)) (VP (VBZ is) (VP (VBN made) (PP (IN on) (S (VP (VBG accelerating) (NP (NN RC4)) (PP (IN by) (NP (NP (VBG processing) (NNS bytes)) (PP (IN in) (NP (NML (NML (NN byte)) (HYPH -) (PP (IN by) (HYPH -) (NP (NN byte)))) (NN mode))))) (S (VP (VBG achieving) (NP (NNS throughputs)) (PP (IN from) (NP (NML (NML (CD 1) (HYPH -) (NN byte)) (HYPH -) (PP (IN in))) (NN -1-clock))) (PP (IN to) (NP (NP (CD 4) (HYPH -) (NNS bytes)) (HYPH -) (PP (IN in) (NP (NN -1-clock))))))))))))) (. .))
(S (S (NP (DT The) (NN hardware) (NNS designs)) (VP (VBP are) (ADVP (RB appropriately)) (VP (VBN upgraded) (S (VP (TO to) (VP (VB accelerate) (NP (NN RC4)) (ADVP (RB further)) (PP (IN by) (S (VP (VBG processing) (NP (CD 2) (JJ onsecutive) (NN RC4) (NNS bytes)) (ADVP (RB together))))))))))) (CC and) (S (NP (PRP it)) (VP (VBZ has) (VP (VBN been) (ADJP (JJ possible) (S (VP (TO to) (VP (VB achieve) (NP (NP (DT a) (JJ maximum) (NN throughput)) (PP (IN of) (NP (NP (CD 8) (HYPH -) (NNS bytes)) (PP (IN per) (NP (NN clock)))))) (PP (IN in) (NP (NP (NML (NNP Xilinx) (NNP Virtex) (HYPH -) (CD 5)) (NN LX110t) (NN FPGA) (PRN (-LRB- [) (NP (CD 3)) (-RRB- ])) (NN architecture)) (VP (VBN followed) (PP (IN by) (NP (NP (VBN secured) (NML (NNS data)) (NN communication)) (PP (IN between) (NP (CD two) (NN FPGA) (NNS boards))))))))))))))) (. .))
