vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_1_0/sim/design_1_axi_bram_ctrl_1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_1/sim/design_1_rst_ps7_0_100M_1.vhd" \
"../../../../Zturn_SG_DMA.srcs/sources_1/bd/design_1/ipshared/0799/hdl/vhdl/DLU_CRTL_BUS_s_axi.vhd" \
"../../../../Zturn_SG_DMA.srcs/sources_1/bd/design_1/ipshared/0799/hdl/vhdl/DLU_data.vhd" \
"../../../../Zturn_SG_DMA.srcs/sources_1/bd/design_1/ipshared/0799/hdl/vhdl/DLU_filter_0.vhd" \
"../../../../Zturn_SG_DMA.srcs/sources_1/bd/design_1/ipshared/0799/hdl/vhdl/DLU_mac_muladd_8sbkb.vhd" \
"../../../../Zturn_SG_DMA.srcs/sources_1/bd/design_1/ipshared/0799/hdl/vhdl/DLU.vhd" \
"../../../bd/design_1/ip/design_1_DLU_0_0/sim/design_1_DLU_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
