#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Dec  7 10:29:26 2017
# Process ID: 26034
# Current directory: /home/bma/git/fpga_design/redpitaya/gain_only/gain_only.runs/gain_only_wrapper_dds2_nco_counter_0_synth_1
# Command line: vivado -log gain_only_wrapper_dds2_nco_counter_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gain_only_wrapper_dds2_nco_counter_0.tcl
# Log file: /home/bma/git/fpga_design/redpitaya/gain_only/gain_only.runs/gain_only_wrapper_dds2_nco_counter_0_synth_1/gain_only_wrapper_dds2_nco_counter_0.vds
# Journal file: /home/bma/git/fpga_design/redpitaya/gain_only/gain_only.runs/gain_only_wrapper_dds2_nco_counter_0_synth_1/vivado.jou
#-----------------------------------------------------------
source gain_only_wrapper_dds2_nco_counter_0.tcl -notrace
Command: synth_design -top gain_only_wrapper_dds2_nco_counter_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1111.266 ; gain = 180.086 ; free physical = 867 ; free virtual = 11288
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gain_only_wrapper_dds2_nco_counter_0' [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ip/gain_only_wrapper_dds2_nco_counter_0/synth/gain_only_wrapper_dds2_nco_counter_0.vhd:103]
	Parameter id bound to: 1 - type: integer 
	Parameter DATA_SIZE bound to: 14 - type: integer 
	Parameter COUNTER_SIZE bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter LUT_SIZE bound to: 12 - type: integer 
	Parameter RESET_ACCUM bound to: 0 - type: bool 
	Parameter DEFAULT_RST_ACCUM_VAL bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'nco_counter' declared at '/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/nco_counter.vhd:5' bound to instance 'U0' of component 'nco_counter' [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ip/gain_only_wrapper_dds2_nco_counter_0/synth/gain_only_wrapper_dds2_nco_counter_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'nco_counter' [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/nco_counter.vhd:69]
	Parameter id bound to: 1 - type: integer 
	Parameter RESET_ACCUM bound to: 0 - type: bool 
	Parameter DEFAULT_RST_ACCUM_VAL bound to: 25 - type: integer 
	Parameter DATA_SIZE bound to: 14 - type: integer 
	Parameter LUT_SIZE bound to: 12 - type: integer 
	Parameter COUNTER_SIZE bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nco_counter_logic' [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/nco_counter_logic.vhd:33]
	Parameter TEST bound to: 0 - type: bool 
	Parameter RESET_ACCUM bound to: 0 - type: bool 
	Parameter LUT_SIZE bound to: 12 - type: integer 
	Parameter COUNTER_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nco_counter_cos_rom_a12_d16' [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/nco_counter_cos_rom_a12_d16.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'nco_counter_cos_rom_a12_d16' (1#1) [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/nco_counter_cos_rom_a12_d16.vhd:14]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-constant operand to 'image [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/nco_counter_logic.vhd:220]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-constant operand to 'image [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/nco_counter_logic.vhd:222]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-constant operand to 'image [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/nco_counter_logic.vhd:224]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-constant operand to 'image [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/nco_counter_logic.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'nco_counter_logic' (2#1) [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/nco_counter_logic.vhd:33]
INFO: [Synth 8-638] synthesizing module 'wb_nco_counter' [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/wb_nco_counter.vhd:35]
	Parameter COUNTER_SIZE bound to: 32 - type: integer 
	Parameter DEFAULT_RST_ACCUM_VAL bound to: 25 - type: integer 
	Parameter LUT_SIZE bound to: 12 - type: integer 
	Parameter id bound to: 1 - type: integer 
	Parameter wb_size bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/wb_nco_counter.vhd:72]
INFO: [Synth 8-226] default block is never used [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/wb_nco_counter.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'wb_nco_counter' (3#1) [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/wb_nco_counter.vhd:35]
INFO: [Synth 8-638] synthesizing module 'nco_counter_handcomm' [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/nco_counter_handcomm.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter INTERNAL_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nco_counter_handcomm' (4#1) [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/nco_counter_handcomm.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'nco_counter' (5#1) [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ipshared/5a83/hdl/nco_counter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'gain_only_wrapper_dds2_nco_counter_0' (6#1) [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ip/gain_only_wrapper_dds2_nco_counter_0/synth/gain_only_wrapper_dds2_nco_counter_0.vhd:103]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port cpu_clk_i
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[31]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[30]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[29]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[28]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[27]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[26]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[25]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[24]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[23]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[22]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[21]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[20]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[19]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[18]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[17]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[16]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[15]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[14]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[13]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[12]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[11]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[10]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[9]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[8]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[7]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[6]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[5]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[4]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[3]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[2]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[1]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[0]
WARNING: [Synth 8-3331] design nco_counter has unconnected port pinc_en_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port pinc_rst_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port pinc_clk_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port poff_en_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port poff_rst_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port poff_clk_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1167.734 ; gain = 236.555 ; free physical = 670 ; free virtual = 11097
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1167.734 ; gain = 236.555 ; free physical = 650 ; free virtual = 11076
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ip/gain_only_wrapper_dds2_nco_counter_0/nco_counter_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ip/gain_only_wrapper_dds2_nco_counter_0/nco_counter_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.runs/gain_only_wrapper_dds2_nco_counter_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.runs/gain_only_wrapper_dds2_nco_counter_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1494.867 ; gain = 0.000 ; free physical = 311 ; free virtual = 10738
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 551 ; free virtual = 11084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 551 ; free virtual = 11084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 551 ; free virtual = 11084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:34 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 773 ; free virtual = 11261
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nco_counter_cos_rom_a12_d16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module nco_counter_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 4     
Module wb_nco_counter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module nco_counter_handcomm 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module nco_counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design nco_counter has unconnected port pinc_en_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port pinc_rst_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port pinc_clk_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port poff_en_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port poff_rst_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port poff_clk_i
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/axi_rresp_reg[0]' (FDRE) to 'U0/handle_comm/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\handle_comm/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/axi_bresp_reg[0]' (FDRE) to 'U0/handle_comm/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\handle_comm/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (handle_comm/axi_bresp_reg[1]) is unused and will be removed from module nco_counter.
WARNING: [Synth 8-3332] Sequential element (handle_comm/axi_rresp_reg[1]) is unused and will be removed from module nco_counter.
WARNING: [Synth 8-3332] Sequential element (handle_comm/axi_awaddr_reg[1]) is unused and will be removed from module nco_counter.
WARNING: [Synth 8-3332] Sequential element (handle_comm/axi_awaddr_reg[0]) is unused and will be removed from module nco_counter.
WARNING: [Synth 8-3332] Sequential element (handle_comm/axi_araddr_reg[1]) is unused and will be removed from module nco_counter.
WARNING: [Synth 8-3332] Sequential element (handle_comm/axi_araddr_reg[0]) is unused and will be removed from module nco_counter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:53 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 588 ; free virtual = 11072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------+----------------------------------------+---------------+----------------+
|Module Name                 | RTL Object                             | Depth x Width | Implemented As | 
+----------------------------+----------------------------------------+---------------+----------------+
|nco_counter_cos_rom_a12_d16 | data_a_reg                             | 4096x16       | Block RAM      | 
|nco_counter_cos_rom_a12_d16 | data_b_reg                             | 4096x16       | Block RAM      | 
|nco_counter                 | nco_inst1/rom_12.rom12_inst/data_a_reg | 4096x16       | Block RAM      | 
|nco_counter                 | nco_inst1/rom_12.rom12_inst/data_b_reg | 4096x16       | Block RAM      | 
+----------------------------+----------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 914 ; free virtual = 11404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 914 ; free virtual = 11404
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 900 ; free virtual = 11385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 895 ; free virtual = 11385
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 895 ; free virtual = 11385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 895 ; free virtual = 11385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 895 ; free virtual = 11385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 895 ; free virtual = 11385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 895 ; free virtual = 11385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|nco_counter | nco_inst1/cpt_inc_s_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|nco_counter | nco_inst1/cpt_off_s_reg[11] | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    15|
|2     |LUT1       |     3|
|3     |LUT2       |    59|
|4     |LUT3       |    47|
|5     |LUT4       |    34|
|6     |LUT5       |     8|
|7     |LUT6       |     5|
|8     |RAMB36E1   |     1|
|9     |RAMB36E1_1 |     1|
|10    |SRL16E     |    44|
|11    |FDRE       |   172|
|12    |FDSE       |    21|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------+----------------------------+------+
|      |Instance                  |Module                      |Cells |
+------+--------------------------+----------------------------+------+
|1     |top                       |                            |   410|
|2     |  U0                      |nco_counter                 |   410|
|3     |    handle_comm           |nco_counter_handcomm        |    28|
|4     |    nco_inst1             |nco_counter_logic           |   204|
|5     |      \rom_12.rom12_inst  |nco_counter_cos_rom_a12_d16 |    27|
|6     |    wb_nco_inst           |wb_nco_counter              |   174|
+------+--------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 1494.867 ; gain = 563.688 ; free physical = 895 ; free virtual = 11385
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1494.867 ; gain = 123.465 ; free physical = 895 ; free virtual = 11385
Synthesis Optimization Complete : Time (s): cpu = 00:01:56 ; elapsed = 00:02:12 . Memory (MB): peak = 1494.875 ; gain = 563.695 ; free physical = 895 ; free virtual = 11385
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ip/gain_only_wrapper_dds2_nco_counter_0/nco_counter_ooc.xdc] for cell 'U0'
WARNING: [Vivado 12-508] No pins matched 'nco_inst1/cpt_off2_s_reg[*]/D'. [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ip/gain_only_wrapper_dds2_nco_counter_0/nco_counter_ooc.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {nco_inst1/cpt_off2_s_reg[*]/D}]'. [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ip/gain_only_wrapper_dds2_nco_counter_0/nco_counter_ooc.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ip/gain_only_wrapper_dds2_nco_counter_0/nco_counter_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 76 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:58 . Memory (MB): peak = 1494.875 ; gain = 463.191 ; free physical = 897 ; free virtual = 11381
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.runs/gain_only_wrapper_dds2_nco_counter_0_synth_1/gain_only_wrapper_dds2_nco_counter_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.runs/gain_only_wrapper_dds2_nco_counter_0_synth_1/gain_only_wrapper_dds2_nco_counter_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1518.879 ; gain = 0.000 ; free physical = 890 ; free virtual = 11381
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 10:31:59 2017...
