// Seed: 3500852527
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4
);
  assign id_1[1] = 1;
endmodule
