// Seed: 646835385
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  assign module_2.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd28
) (
    output uwire _id_0,
    output tri1  id_1,
    output tri0  id_2,
    output tri1  id_3
);
  logic [id_0 : -1 'b0] id_5;
  ;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_1  = 32'd45,
    parameter id_12 = 32'd25,
    parameter id_17 = 32'd40,
    parameter id_18 = 32'd17
) (
    input supply1 id_0,
    input supply1 _id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    input uwire id_6
    , id_14,
    output tri1 id_7,
    input supply1 id_8,
    input uwire id_9,
    input wire id_10,
    output tri id_11,
    input tri _id_12
);
  assign id_5 = id_14 == id_14;
  logic id_15 = id_1, id_16;
  wire [-1 : id_1] _id_17;
  wire _id_18;
  initial begin : LABEL_0
    id_16 <= ~id_17;
    if (1) begin : LABEL_1
      disable id_19;
    end
  end
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  wire [id_17  ==  id_12 : id_18  <  -1 'b0] id_20;
endmodule
