<!doctype html><html lang=en-us><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=x-ua-compatible content="IE=edge"><title>CPU Register</title><meta name=description content="Place I put all notes, research some stuffs."><link href="https://fonts.googleapis.com/css?family=Fira+Sans|Roboto|Zilla+Slab&display=swap" rel=stylesheet><link rel=stylesheet href=/css/style.css?1615494780><meta property="og:title" content="Thuc notes - CPU Register"><meta property="og:description" content="CPU register, execute cycle and addressing modes"><meta property="og:image" content="/images/social.png"><meta property="og:image:type" content="image/png"><meta property="og:type" content="website"></head><body><div class=header>Thuc notes &copy; 2021<div class=menu>| <a href=/>home</a>
| <a href=/series/>series</a>
| <a href=/tags/>tags</a>
| <a href=/about-me/>about me</a></div></div><h1>CPU Register</h1><div class=main><div class=article>Part of series <a class=series href=/series/computer-architect>computer architect</a> |
<time>2021-03-11</time><div class=content><p>CPU Register:</p><ul><li>It&rsquo;s high-speed memory storage used by the processor.</li><li>It&rsquo;s used support for the processor to store, decode and execute computer instruction.</li><li>It&rsquo;s the fastest memory level in computer architect</li><li>They support different types of memory register:<ul><li>Accumulator (Arithmetic Logical Unit)<ul><li>Performing arithmetic operations and also in logical operations</li><li>Holds the initial data, intermediate results and final result of the instruction</li></ul></li><li>Flag Register</li><li>Memory Data Register<ul><li>Store data to be written into or to be read out from the addressed location.</li></ul></li><li>Program Counter<ul><li>Is called &ldquo;instruction pointer&rdquo;.</li><li>Store address of next instructions need to fetch or execute.</li></ul></li><li>Instruction Register<ul><li>Store instruction that&rsquo;s fetched from memory. Unit control will use it to decode and execute</li></ul></li><li>Stack Control Register</li><li>Memory Buffer Register</li><li>Index register</li><li>Memory address register<ul><li>Store address of memory unit</li></ul></li></ul></li></ul><p>Fetch execute cycle:</p><ul><li>Basic operation of a computer to fetch instruction from memory and execute them.</li><li>Steps:<ul><li>PC (program counter) contains the address of the memory location that has the next instruction.</li><li>Memory&rsquo;s address to copy to MAR (memory address register) through address BUS</li><li>Instruction content at memory&rsquo;s address that&rsquo;s stored in MAR is copied into MDR (memory data register)</li><li>Instruction content in MDR is copied to CIR (current instruction register) through data BUS</li><li>PC (Program counter) increase value to be ready for the next instructions</li><li>CPU decodes instruction content that&rsquo;s stored in CIR</li><li>CPU executes the decoded instruction</li><li>CPU sends a signal to other components of the computer through control buses</li><li>Continue next instruction by repeating the cycle</li></ul></li></ul><p>Addressing modes:</p><ul><li>Specifies how to calculate the effective memory address of an operand by using information held in registers and/or constants contained within a machine instruction or elsewhere</li></ul><p>Immediate mode</p><ul><li>The operand is an immediate value is stored explicitly in the instruction</li><li>The &ldquo;data&rdquo; is embedded in the instruction itself</li><li>E.g. loads the immediate value of &ldquo;3&rdquo; (data) into register $11</li><li>E.g. move immediate value &ldquo;200&rdquo; (data) in register R0</li></ul><p>Register mode
- Data is stored in register. Or the register contains the value of the operand
- E.g. register $11 contains value 5</p><p>Indirect mode</p><ul><li>The effective address of the operand is the contents of a register or main memory location, location whose address appears in the instruction</li><li>e.g. (A) is the operand address = pointer variable</li><li>e,.g. Store value at location whose address is givin by content of register $1</li></ul><p>Base pointer addressing mode
- Same Indirect mode but support an offset to add to address before lookup</p><p>Index mode
- Instruction contains memory address to access.</p><ul><li>The address of the operand is obtained by adding to the contents of the general register (called index register) a constant value</li><li>E.g. Load value of register with address 2000 + (value in index register R5)</li></ul><p>Absolute (Direct) Mode</p><ul><li>The address of the operand is embedded in the instruction code.</li></ul></div><div class=tags>Tags: <a class=tag href=/tags/cpu>cpu</a> | <a class=tag href=/tags/register>register</a> | <a class=tag href=/tags/computer-architect>computer architect</a> |</div></div></div></body></html>