Analysis & Synthesis report for DE1_SoC_TV
Wed Nov 28 11:28:43 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_TV|I2C_AV_Config:u1|mSetup_ST
 12. State Machine - |DE1_SoC_TV|renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|currentState
 13. State Machine - |DE1_SoC_TV|renderTest:r1|rectangleTop:rctTop|rectangleCtrl:cp|state
 14. Registers Protected by Synthesis
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider
 22. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 23. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 24. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 25. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 26. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
 27. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 28. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 29. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 30. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 31. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 32. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 33. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 34. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 35. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 36. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 37. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 38. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 39. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
 40. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 41. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 42. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 43. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 44. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 45. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 46. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 47. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 48. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 49. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 50. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 51. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 52. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
 53. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 54. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 55. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 56. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 57. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 58. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 59. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 60. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 61. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 62. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 63. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 64. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 65. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
 66. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 67. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 68. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 69. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 70. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 71. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 72. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 73. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 74. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 75. Source assignments for Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2
 76. Source assignments for Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3
 77. Source assignments for Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2
 78. Source assignments for Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3
 79. Parameter Settings for User Entity Instance: DIV:u5|lpm_divide:LPM_DIVIDE_component
 80. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
 81. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i
 82. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
 83. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
 84. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
 85. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 86. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 87. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 88. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 89. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u0
 90. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst
 91. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
 92. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u1
 93. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst
 94. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
 95. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u2
 96. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst
 97. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
 98. Parameter Settings for User Entity Instance: VGA_Ctrl:u9
 99. Parameter Settings for User Entity Instance: vga_adapter:VGA
100. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
101. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
102. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
103. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
104. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
105. Parameter Settings for User Entity Instance: Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component
106. Parameter Settings for User Entity Instance: Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component
107. Parameter Settings for User Entity Instance: AUDIO_DAC:u12
108. Parameter Settings for User Entity Instance: I2C_AV_Config:u1
109. dcfifo Parameter Settings by Entity Instance
110. altsyncram Parameter Settings by Entity Instance
111. altpll Parameter Settings by Entity Instance
112. altshift_taps Parameter Settings by Entity Instance
113. Port Connectivity Checks: "I2C_AV_Config:u1|I2C_Controller:u0"
114. Port Connectivity Checks: "AUDIO_DAC:u12"
115. Port Connectivity Checks: "Line_Buffer:u11"
116. Port Connectivity Checks: "Line_Buffer:u10"
117. Port Connectivity Checks: "renderTest:r1|ballMoveTest:ball"
118. Port Connectivity Checks: "renderTest:r1|drawCtrlTest:dctrlTop"
119. Port Connectivity Checks: "renderTest:r1"
120. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
121. Port Connectivity Checks: "hex_decoder:h5"
122. Port Connectivity Checks: "hex_decoder:h2"
123. Port Connectivity Checks: "VGA_Ctrl:u9"
124. Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u2"
125. Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u1"
126. Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u0"
127. Port Connectivity Checks: "YCbCr2RGB:u8"
128. Port Connectivity Checks: "YUV422_to_444:u7"
129. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2"
130. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"
131. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2"
132. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"
133. Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
134. Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"
135. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
136. Port Connectivity Checks: "Sdram_Control_4Port:u6"
137. Port Connectivity Checks: "DIV:u5"
138. Port Connectivity Checks: "ITU_656_Decoder:u4"
139. Port Connectivity Checks: "TD_Detect:u2"
140. Post-Synthesis Netlist Statistics for Top Partition
141. Elapsed Time Per Partition
142. Analysis & Synthesis Messages
143. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 28 11:28:43 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC_TV                                  ;
; Top-level Entity Name           ; DE1_SoC_TV                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1425                                        ;
; Total pins                      ; 241                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 102,624                                     ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_TV         ; DE1_SoC_TV         ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ; Library   ;
+------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+-----------+
; ../../ballMove/ballMoveTest.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/ballMove/ballMoveTest.v                                              ;           ;
; ../../ballMove/ballMove.v                                        ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/ballMove/ballMove.v                                                  ;           ;
; ../../render/renderTest.v                                        ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/render/renderTest.v                                                  ;           ;
; ../../render/render.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/render/render.v                                                      ;           ;
; ../../render/drawCtrlTest/drawCtrlTest.v                         ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v                                   ;           ;
; ../../render/rectangletTest/rectangletTest.v                     ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v                               ;           ;
; ../../render/rectangletTest/vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File   ; C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_pll.v                          ;           ;
; ../../render/rectangletTest/vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_controller.v                   ;           ;
; ../../render/rectangletTest/vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_address_translator.v           ;           ;
; ../../render/rectangletTest/vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v                      ;           ;
; Sdram_Control_4Port/Sdram_Params.h                               ; yes             ; User File                    ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Params.h             ;           ;
; Sdram_Control_4Port/Sdram_Control_4Port.v                        ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v      ;           ;
; Sdram_Control_4Port/sdr_data_path.v                              ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/sdr_data_path.v            ;           ;
; Sdram_Control_4Port/control_interface.v                          ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/control_interface.v        ;           ;
; Sdram_Control_4Port/command.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/command.v                  ;           ;
; Sdram_Control_4Port/Sdram_WR_FIFO.v                              ; yes             ; User Wizard-Generated File   ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v            ;           ;
; Sdram_Control_4Port/Sdram_RD_FIFO.v                              ; yes             ; User Wizard-Generated File   ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v            ;           ;
; Sdram_Control_4Port/Sdram_PLL.v                                  ; yes             ; User Wizard-Generated File   ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL.v                ; Sdram_PLL ;
; Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v                   ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v ; Sdram_PLL ;
; v/YUV422_to_444.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/YUV422_to_444.v                              ;           ;
; v/YCbCr2RGB.v                                                    ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/YCbCr2RGB.v                                  ;           ;
; v/VGA_Ctrl.v                                                     ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/VGA_Ctrl.v                                   ;           ;
; v/TD_Detect.v                                                    ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/TD_Detect.v                                  ;           ;
; v/Reset_Delay.v                                                  ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/Reset_Delay.v                                ;           ;
; v/ITU_656_Decoder.v                                              ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/ITU_656_Decoder.v                            ;           ;
; v/I2C_Controller.v                                               ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/I2C_Controller.v                             ;           ;
; v/I2C_AV_Config.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/I2C_AV_Config.v                              ;           ;
; v/MAC_3.v                                                        ; yes             ; User Wizard-Generated File   ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/MAC_3.v                                      ; MAC_3     ;
; v/Line_Buffer.v                                                  ; yes             ; User Wizard-Generated File   ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/Line_Buffer.v                                ;           ;
; v/DIV.v                                                          ; yes             ; User Wizard-Generated File   ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/DIV.v                                        ;           ;
; v/AUDIO_DAC.v                                                    ; yes             ; User Verilog HDL File        ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/AUDIO_DAC.v                                  ;           ;
; de1_soc_tv.v                                                     ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v                                   ;           ;
; lpm_divide.tdf                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                       ;           ;
; abs_divider.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                      ;           ;
; sign_div_unsign.inc                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                  ;           ;
; aglobal180.inc                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                       ;           ;
; db/lpm_divide_h3t.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/lpm_divide_h3t.tdf                          ;           ;
; db/sign_div_unsign_3li.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/sign_div_unsign_3li.tdf                     ;           ;
; db/alt_u_div_tuf.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/alt_u_div_tuf.tdf                           ;           ;
; altera_pll.v                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v                         ;           ;
; dcfifo.tdf                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf                           ;           ;
; lpm_counter.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                      ;           ;
; lpm_add_sub.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                      ;           ;
; altdpram.inc                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                         ;           ;
; a_graycounter.inc                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_graycounter.inc                    ;           ;
; a_fefifo.inc                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fefifo.inc                         ;           ;
; a_gray2bin.inc                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_gray2bin.inc                       ;           ;
; dffpipe.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc                          ;           ;
; alt_sync_fifo.inc                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                    ;           ;
; lpm_compare.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                      ;           ;
; altsyncram_fifo.inc                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                  ;           ;
; db/dcfifo_bg02.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dcfifo_bg02.tdf                             ;           ;
; db/a_gray2bin_oab.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/a_gray2bin_oab.tdf                          ;           ;
; db/a_graycounter_nv6.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/a_graycounter_nv6.tdf                       ;           ;
; db/a_graycounter_jdc.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/a_graycounter_jdc.tdf                       ;           ;
; db/altsyncram_d3f1.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf                         ;           ;
; db/dffpipe_oe9.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dffpipe_oe9.tdf                             ;           ;
; db/alt_synch_pipe_8pl.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/alt_synch_pipe_8pl.tdf                      ;           ;
; db/dffpipe_pe9.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dffpipe_pe9.tdf                             ;           ;
; db/alt_synch_pipe_9pl.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/alt_synch_pipe_9pl.tdf                      ;           ;
; db/dffpipe_qe9.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dffpipe_qe9.tdf                             ;           ;
; db/cmpr_906.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/cmpr_906.tdf                                ;           ;
; altera_mult_add.tdf                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf                  ;           ;
; db/altera_mult_add_vp8c.v                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altera_mult_add_vp8c.v                      ;           ;
; altera_mult_add_rtl.v                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                ;           ;
; altsyncram.tdf                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                       ;           ;
; stratix_ram_block.inc                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                ;           ;
; lpm_mux.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                          ;           ;
; lpm_decode.inc                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                       ;           ;
; a_rdenreg.inc                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                        ;           ;
; altrom.inc                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                           ;           ;
; altram.inc                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                           ;           ;
; db/altsyncram_m6m1.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_m6m1.tdf                         ;           ;
; db/decode_7la.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/decode_7la.tdf                              ;           ;
; db/decode_01a.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/decode_01a.tdf                              ;           ;
; db/mux_ifb.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/mux_ifb.tdf                                 ;           ;
; altpll.tdf                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                           ;           ;
; stratix_pll.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                      ;           ;
; stratixii_pll.inc                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                    ;           ;
; cycloneii_pll.inc                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                    ;           ;
; db/altpll_80u.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altpll_80u.tdf                              ;           ;
; altshift_taps.tdf                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf                    ;           ;
; lpm_constant.inc                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                     ;           ;
; db/shift_taps_9c61.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/shift_taps_9c61.tdf                         ;           ;
; db/altsyncram_ffj1.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_ffj1.tdf                         ;           ;
; db/cntr_lmf.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/cntr_lmf.tdf                                ;           ;
; db/cmpr_pac.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/cmpr_pac.tdf                                ;           ;
; db/cntr_b6h.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/cntr_b6h.tdf                                ;           ;
+------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+-----------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 884            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1346           ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 222            ;
;     -- 5 input functions                    ; 221            ;
;     -- 4 input functions                    ; 163            ;
;     -- <=3 input functions                  ; 738            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1425           ;
;                                             ;                ;
; I/O pins                                    ; 241            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 102624         ;
;                                             ;                ;
; Total DSP Blocks                            ; 6              ;
;                                             ;                ;
; Total PLLs                                  ; 4              ;
;     -- PLLs                                 ; 4              ;
;                                             ;                ;
; Maximum fan-out node                        ; TD_CLK27~input ;
; Maximum fan-out                             ; 777            ;
; Total fan-out                               ; 12029          ;
; Average fan-out                             ; 3.47           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                           ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                 ; Entity Name                     ; Library Name ;
+----------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |DE1_SoC_TV                                                          ; 1346 (67)           ; 1425 (28)                 ; 102624            ; 6          ; 241  ; 0            ; |DE1_SoC_TV                                                                                                                                                                                                                         ; DE1_SoC_TV                      ; work         ;
;    |AUDIO_DAC:u12|                                                   ; 15 (15)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|AUDIO_DAC:u12                                                                                                                                                                                                           ; AUDIO_DAC                       ; work         ;
;    |DIV:u5|                                                          ; 19 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|DIV:u5                                                                                                                                                                                                                  ; DIV                             ; work         ;
;       |lpm_divide:LPM_DIVIDE_component|                              ; 19 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                  ; lpm_divide                      ; work         ;
;          |lpm_divide_h3t:auto_generated|                             ; 19 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated                                                                                                                                                    ; lpm_divide_h3t                  ; work         ;
;             |sign_div_unsign_3li:divider|                            ; 19 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider                                                                                                                        ; sign_div_unsign_3li             ; work         ;
;                |alt_u_div_tuf:divider|                               ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider                                                                                                  ; alt_u_div_tuf                   ; work         ;
;    |I2C_AV_Config:u1|                                                ; 97 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|I2C_AV_Config:u1                                                                                                                                                                                                        ; I2C_AV_Config                   ; work         ;
;       |I2C_Controller:u0|                                            ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|I2C_AV_Config:u1|I2C_Controller:u0                                                                                                                                                                                      ; I2C_Controller                  ; work         ;
;    |ITU_656_Decoder:u4|                                              ; 45 (45)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|ITU_656_Decoder:u4                                                                                                                                                                                                      ; ITU_656_Decoder                 ; work         ;
;    |Line_Buffer:u10|                                                 ; 34 (0)              ; 21 (0)                    ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u10                                                                                                                                                                                                         ; Line_Buffer                     ; work         ;
;       |altshift_taps:ALTSHIFT_TAPS_component|                        ; 34 (0)              ; 21 (0)                    ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                   ; altshift_taps                   ; work         ;
;          |shift_taps_9c61:auto_generated|                            ; 34 (1)              ; 21 (1)                    ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated                                                                                                                                    ; shift_taps_9c61                 ; work         ;
;             |altsyncram_ffj1:altsyncram2|                            ; 0 (0)               ; 0 (0)                     ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2                                                                                                        ; altsyncram_ffj1                 ; work         ;
;             |cntr_b6h:cntr3|                                         ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3                                                                                                                     ; cntr_b6h                        ; work         ;
;             |cntr_lmf:cntr1|                                         ; 14 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1                                                                                                                     ; cntr_lmf                        ; work         ;
;                |cmpr_pac:cmpr6|                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6                                                                                                      ; cmpr_pac                        ; work         ;
;    |Line_Buffer:u11|                                                 ; 34 (0)              ; 21 (0)                    ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u11                                                                                                                                                                                                         ; Line_Buffer                     ; work         ;
;       |altshift_taps:ALTSHIFT_TAPS_component|                        ; 34 (0)              ; 21 (0)                    ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                   ; altshift_taps                   ; work         ;
;          |shift_taps_9c61:auto_generated|                            ; 34 (1)              ; 21 (1)                    ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated                                                                                                                                    ; shift_taps_9c61                 ; work         ;
;             |altsyncram_ffj1:altsyncram2|                            ; 0 (0)               ; 0 (0)                     ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2                                                                                                        ; altsyncram_ffj1                 ; work         ;
;             |cntr_b6h:cntr3|                                         ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3                                                                                                                     ; cntr_b6h                        ; work         ;
;             |cntr_lmf:cntr1|                                         ; 14 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1                                                                                                                     ; cntr_lmf                        ; work         ;
;                |cmpr_pac:cmpr6|                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6                                                                                                      ; cmpr_pac                        ; work         ;
;    |Reset_Delay:u3|                                                  ; 31 (31)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Reset_Delay:u3                                                                                                                                                                                                          ; Reset_Delay                     ; work         ;
;    |Sdram_Control_4Port:u6|                                          ; 561 (213)           ; 574 (127)                 ; 24608             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6                                                                                                                                                                                                  ; Sdram_Control_4Port             ; work         ;
;       |Sdram_PLL:sdram_pll1|                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                                                                                             ; Sdram_PLL                       ; Sdram_PLL    ;
;          |Sdram_PLL_0002:sdram_pll_inst|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst                                                                                                                                               ; Sdram_PLL_0002                  ; Sdram_PLL    ;
;             |altera_pll:altera_pll_i|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i                                                                                                                       ; altera_pll                      ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                                     ; 73 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                         ; Sdram_RD_FIFO                   ; work         ;
;          |dcfifo:dcfifo_component|                                   ; 73 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                 ; dcfifo                          ; work         ;
;             |dcfifo_bg02:auto_generated|                             ; 73 (15)             ; 114 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                                                                                      ; dcfifo_bg02                     ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                      ; a_gray2bin_oab                  ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                      ; a_gray2bin_oab                  ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                         ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                          ; a_graycounter_jdc               ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                         ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                          ; a_graycounter_nv6               ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                          ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                           ; alt_synch_pipe_8pl              ; work         ;
;                   |dffpipe_pe9:dffpipe13|                            ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                     ; dffpipe_pe9                     ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                          ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                           ; alt_synch_pipe_9pl              ; work         ;
;                   |dffpipe_qe9:dffpipe16|                            ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                     ; dffpipe_qe9                     ; work         ;
;                |altsyncram_d3f1:fifo_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram                                                                                             ; altsyncram_d3f1                 ; work         ;
;                |cmpr_906:rdempty_eq_comp|                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp                                                                                             ; cmpr_906                        ; work         ;
;                |cmpr_906:wrfull_eq_comp|                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp                                                                                              ; cmpr_906                        ; work         ;
;                |dffpipe_oe9:ws_brp|                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp                                                                                                   ; dffpipe_oe9                     ; work         ;
;                |dffpipe_oe9:ws_bwp|                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp                                                                                                   ; dffpipe_oe9                     ; work         ;
;       |Sdram_RD_FIFO:read_fifo2|                                     ; 73 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2                                                                                                                                                                         ; Sdram_RD_FIFO                   ; work         ;
;          |dcfifo:dcfifo_component|                                   ; 73 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                                                                                 ; dcfifo                          ; work         ;
;             |dcfifo_bg02:auto_generated|                             ; 73 (15)             ; 114 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                                                                                      ; dcfifo_bg02                     ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                      ; a_gray2bin_oab                  ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                      ; a_gray2bin_oab                  ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                         ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                          ; a_graycounter_jdc               ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                         ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                          ; a_graycounter_nv6               ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                          ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                           ; alt_synch_pipe_8pl              ; work         ;
;                   |dffpipe_pe9:dffpipe13|                            ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                     ; dffpipe_pe9                     ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                          ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                           ; alt_synch_pipe_9pl              ; work         ;
;                   |dffpipe_qe9:dffpipe16|                            ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                     ; dffpipe_qe9                     ; work         ;
;                |altsyncram_d3f1:fifo_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram                                                                                             ; altsyncram_d3f1                 ; work         ;
;                |cmpr_906:rdempty_eq_comp|                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp                                                                                             ; cmpr_906                        ; work         ;
;                |cmpr_906:wrfull_eq_comp|                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp                                                                                              ; cmpr_906                        ; work         ;
;                |dffpipe_oe9:ws_brp|                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp                                                                                                   ; dffpipe_oe9                     ; work         ;
;                |dffpipe_oe9:ws_bwp|                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp                                                                                                   ; dffpipe_oe9                     ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                                    ; 72 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                        ; Sdram_WR_FIFO                   ; work         ;
;          |dcfifo:dcfifo_component|                                   ; 72 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                ; dcfifo                          ; work         ;
;             |dcfifo_bg02:auto_generated|                             ; 72 (15)             ; 114 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                                                                                     ; dcfifo_bg02                     ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                     ; a_gray2bin_oab                  ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                     ; a_gray2bin_oab                  ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                         ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                         ; a_graycounter_jdc               ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                         ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                         ; a_graycounter_nv6               ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                          ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                          ; alt_synch_pipe_8pl              ; work         ;
;                   |dffpipe_pe9:dffpipe13|                            ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                    ; dffpipe_pe9                     ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                          ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                          ; alt_synch_pipe_9pl              ; work         ;
;                   |dffpipe_qe9:dffpipe16|                            ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                    ; dffpipe_qe9                     ; work         ;
;                |altsyncram_d3f1:fifo_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram                                                                                            ; altsyncram_d3f1                 ; work         ;
;                |cmpr_906:rdempty_eq_comp|                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp                                                                                            ; cmpr_906                        ; work         ;
;                |cmpr_906:wrfull_eq_comp|                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp                                                                                             ; cmpr_906                        ; work         ;
;                |dffpipe_oe9:rs_brp|                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp                                                                                                  ; dffpipe_oe9                     ; work         ;
;                |dffpipe_oe9:rs_bwp|                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp                                                                                                  ; dffpipe_oe9                     ; work         ;
;       |Sdram_WR_FIFO:write_fifo2|                                    ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2                                                                                                                                                                        ; Sdram_WR_FIFO                   ; work         ;
;          |dcfifo:dcfifo_component|                                   ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                                                                ; dcfifo                          ; work         ;
;             |dcfifo_bg02:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                                                                                     ; dcfifo_bg02                     ; work         ;
;                |altsyncram_d3f1:fifo_ram|                            ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram                                                                                            ; altsyncram_d3f1                 ; work         ;
;       |command:command1|                                             ; 55 (55)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1                                                                                                                                                                                 ; command                         ; work         ;
;       |control_interface:control1|                                   ; 75 (75)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|control_interface:control1                                                                                                                                                                       ; control_interface               ; work         ;
;    |TD_Detect:u2|                                                    ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TD_Detect:u2                                                                                                                                                                                                            ; TD_Detect                       ; work         ;
;    |VGA_Ctrl:u9|                                                     ; 46 (46)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|VGA_Ctrl:u9                                                                                                                                                                                                             ; VGA_Ctrl                        ; work         ;
;    |YCbCr2RGB:u8|                                                    ; 103 (103)           ; 387 (70)                  ; 0                 ; 6          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8                                                                                                                                                                                                            ; YCbCr2RGB                       ; work         ;
;       |MAC_3:u0|                                                     ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0                                                                                                                                                                                                   ; MAC_3                           ; MAC_3        ;
;          |altera_mult_add:mac_3_inst|                                ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst                                                                                                                                                                        ; altera_mult_add                 ; work         ;
;             |altera_mult_add_vp8c:auto_generated|                    ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated                                                                                                                                    ; altera_mult_add_vp8c            ; work         ;
;                |altera_mult_add_rtl:altera_mult_add_rtl1|            ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                           ; altera_mult_add_rtl             ; work         ;
;                   |ama_adder_function:final_adder_block|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; ama_adder_function              ; work         ;
;                   |ama_data_split_reg_ext_function:dataa_split|      ; 0 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                               ; ama_data_split_reg_ext_function ; work         ;
;                      |ama_latency_function:data0_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_latency_function:data1_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_latency_function:data2_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data2_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_register_function:data_register_block_0|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0   ; ama_register_function           ; work         ;
;                      |ama_register_function:data_register_block_1|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1   ; ama_register_function           ; work         ;
;                      |ama_register_function:data_register_block_2|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2   ; ama_register_function           ; work         ;
;                   |ama_data_split_reg_ext_function:datab_split|      ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                               ; ama_data_split_reg_ext_function ; work         ;
;                      |ama_latency_function:data0_pipeline_reg_block| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_latency_function:data2_pipeline_reg_block| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_register_function:data_register_block_0|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0   ; ama_register_function           ; work         ;
;                      |ama_register_function:data_register_block_2|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2   ; ama_register_function           ; work         ;
;                   |ama_multiplier_function:multiplier_block|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                  ; ama_multiplier_function         ; work         ;
;                   |ama_register_function:output_reg_block|           ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; ama_register_function           ; work         ;
;       |MAC_3:u1|                                                     ; 0 (0)               ; 107 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1                                                                                                                                                                                                   ; MAC_3                           ; MAC_3        ;
;          |altera_mult_add:mac_3_inst|                                ; 0 (0)               ; 107 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst                                                                                                                                                                        ; altera_mult_add                 ; work         ;
;             |altera_mult_add_vp8c:auto_generated|                    ; 0 (0)               ; 107 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated                                                                                                                                    ; altera_mult_add_vp8c            ; work         ;
;                |altera_mult_add_rtl:altera_mult_add_rtl1|            ; 0 (0)               ; 107 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                           ; altera_mult_add_rtl             ; work         ;
;                   |ama_adder_function:final_adder_block|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; ama_adder_function              ; work         ;
;                   |ama_data_split_reg_ext_function:dataa_split|      ; 0 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                               ; ama_data_split_reg_ext_function ; work         ;
;                      |ama_latency_function:data0_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_latency_function:data1_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_latency_function:data2_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data2_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_register_function:data_register_block_0|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0   ; ama_register_function           ; work         ;
;                      |ama_register_function:data_register_block_1|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1   ; ama_register_function           ; work         ;
;                      |ama_register_function:data_register_block_2|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2   ; ama_register_function           ; work         ;
;                   |ama_data_split_reg_ext_function:datab_split|      ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                               ; ama_data_split_reg_ext_function ; work         ;
;                      |ama_latency_function:data0_pipeline_reg_block| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_latency_function:data1_pipeline_reg_block| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_latency_function:data2_pipeline_reg_block| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_register_function:data_register_block_0|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0   ; ama_register_function           ; work         ;
;                      |ama_register_function:data_register_block_1|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1   ; ama_register_function           ; work         ;
;                      |ama_register_function:data_register_block_2|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2   ; ama_register_function           ; work         ;
;                   |ama_multiplier_function:multiplier_block|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                  ; ama_multiplier_function         ; work         ;
;                   |ama_register_function:output_reg_block|           ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; ama_register_function           ; work         ;
;       |MAC_3:u2|                                                     ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2                                                                                                                                                                                                   ; MAC_3                           ; MAC_3        ;
;          |altera_mult_add:mac_3_inst|                                ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst                                                                                                                                                                        ; altera_mult_add                 ; work         ;
;             |altera_mult_add_vp8c:auto_generated|                    ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated                                                                                                                                    ; altera_mult_add_vp8c            ; work         ;
;                |altera_mult_add_rtl:altera_mult_add_rtl1|            ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                           ; altera_mult_add_rtl             ; work         ;
;                   |ama_adder_function:final_adder_block|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; ama_adder_function              ; work         ;
;                   |ama_data_split_reg_ext_function:dataa_split|      ; 0 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                               ; ama_data_split_reg_ext_function ; work         ;
;                      |ama_latency_function:data0_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_latency_function:data1_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_latency_function:data2_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data2_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_register_function:data_register_block_0|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0   ; ama_register_function           ; work         ;
;                      |ama_register_function:data_register_block_1|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1   ; ama_register_function           ; work         ;
;                      |ama_register_function:data_register_block_2|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2   ; ama_register_function           ; work         ;
;                   |ama_data_split_reg_ext_function:datab_split|      ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                               ; ama_data_split_reg_ext_function ; work         ;
;                      |ama_latency_function:data0_pipeline_reg_block| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_latency_function:data1_pipeline_reg_block| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block ; ama_latency_function            ; work         ;
;                      |ama_register_function:data_register_block_0|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0   ; ama_register_function           ; work         ;
;                      |ama_register_function:data_register_block_1|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1   ; ama_register_function           ; work         ;
;                   |ama_multiplier_function:multiplier_block|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                  ; ama_multiplier_function         ; work         ;
;                   |ama_register_function:output_reg_block|           ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; ama_register_function           ; work         ;
;    |YUV422_to_444:u7|                                                ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YUV422_to_444:u7                                                                                                                                                                                                        ; YUV422_to_444                   ; work         ;
;    |hex_decoder:h0|                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|hex_decoder:h0                                                                                                                                                                                                          ; hex_decoder                     ; work         ;
;    |hex_decoder:h1|                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|hex_decoder:h1                                                                                                                                                                                                          ; hex_decoder                     ; work         ;
;    |hex_decoder:h2|                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|hex_decoder:h2                                                                                                                                                                                                          ; hex_decoder                     ; work         ;
;    |hex_decoder:h3|                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|hex_decoder:h3                                                                                                                                                                                                          ; hex_decoder                     ; work         ;
;    |hex_decoder:h4|                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|hex_decoder:h4                                                                                                                                                                                                          ; hex_decoder                     ; work         ;
;    |hex_decoder:h5|                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|hex_decoder:h5                                                                                                                                                                                                          ; hex_decoder                     ; work         ;
;    |renderTest:r1|                                                   ; 177 (0)             ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|renderTest:r1                                                                                                                                                                                                           ; renderTest                      ; work         ;
;       |ballMoveTest:ball|                                            ; 81 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|renderTest:r1|ballMoveTest:ball                                                                                                                                                                                         ; ballMoveTest                    ; work         ;
;          |ballMoveControlPath:ballCp|                                ; 25 (25)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp                                                                                                                                                              ; ballMoveControlPath             ; work         ;
;          |ballMoveDataPath:ballDp|                                   ; 56 (56)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|renderTest:r1|ballMoveTest:ball|ballMoveDataPath:ballDp                                                                                                                                                                 ; ballMoveDataPath                ; work         ;
;       |drawCtrlTest:dctrlTop|                                        ; 40 (0)              ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|renderTest:r1|drawCtrlTest:dctrlTop                                                                                                                                                                                     ; drawCtrlTest                    ; work         ;
;          |drawCtrl_Ctrl:cp|                                          ; 23 (23)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_Ctrl:cp                                                                                                                                                                    ; drawCtrl_Ctrl                   ; work         ;
;          |drawCtrl_dataPath:dp|                                      ; 17 (17)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp                                                                                                                                                                ; drawCtrl_dataPath               ; work         ;
;       |rectangleTop:rctTop|                                          ; 56 (0)              ; 42 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|renderTest:r1|rectangleTop:rctTop                                                                                                                                                                                       ; rectangleTop                    ; work         ;
;          |rectangleCtrl:cp|                                          ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|renderTest:r1|rectangleTop:rctTop|rectangleCtrl:cp                                                                                                                                                                      ; rectangleCtrl                   ; work         ;
;          |rectangleData:dp|                                          ; 51 (51)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|renderTest:r1|rectangleTop:rctTop|rectangleData:dp                                                                                                                                                                      ; rectangleData                   ; work         ;
;    |vga_adapter:VGA|                                                 ; 62 (1)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|vga_adapter:VGA                                                                                                                                                                                                         ; vga_adapter                     ; work         ;
;       |altsyncram:VideoMemory|                                       ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                  ; altsyncram                      ; work         ;
;          |altsyncram_m6m1:auto_generated|                            ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                                                                                                                                                   ; altsyncram_m6m1                 ; work         ;
;             |decode_01a:rden_decode_b|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b                                                                                                                          ; decode_01a                      ; work         ;
;             |decode_7la:decode2|                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2                                                                                                                                ; decode_7la                      ; work         ;
;             |mux_ifb:mux3|                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3                                                                                                                                      ; mux_ifb                         ; work         ;
;       |vga_address_translator:user_input_translator|                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                            ; vga_address_translator          ; work         ;
;       |vga_controller:controller|                                    ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                               ; vga_controller                  ; work         ;
;          |vga_address_translator:controller_translator|              ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                  ; vga_address_translator          ; work         ;
;       |vga_pll:mypll|                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                           ; vga_pll                         ; work         ;
;          |altpll:altpll_component|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                   ; altpll                          ; work         ;
;             |altpll_80u:auto_generated|                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                         ; altpll_80u                      ; work         ;
+----------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                    ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2|ALTSYNCRAM             ; M10K block ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208 ; None ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2|ALTSYNCRAM             ; M10K block ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208 ; None ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM  ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM  ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM                                                        ; AUTO       ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 18x18 plus 36         ; 3           ;
; Sum of two 18x18                  ; 3           ;
; Total number of DSP blocks        ; 6           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 7           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                            ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+-------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File                     ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+-------------------------------------+
; Altera ; LPM_DIVIDE                 ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|DIV:u5                                           ; v/DIV.v                             ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1  ; Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2  ; Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; altera_pll                 ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1      ; Sdram_Control_4Port/Sdram_PLL.v     ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1 ; Sdram_Control_4Port/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2 ; Sdram_Control_4Port/Sdram_WR_FIFO.v ;
; Altera ; altera_mult_add            ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0                            ; v/MAC_3.v                           ;
; Altera ; altera_mult_add            ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1                            ; v/MAC_3.v                           ;
; Altera ; altera_mult_add            ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2                            ; v/MAC_3.v                           ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|Line_Buffer:u10                                  ; v/Line_Buffer.v                     ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|Line_Buffer:u11                                  ; v/Line_Buffer.v                     ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE1_SoC_TV|I2C_AV_Config:u1|mSetup_ST            ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_TV|renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|currentState                                                                                                                                                                       ;
+--------------------------------+---------------------------+--------------------------+---------------------+---------------------+--------------------------------+---------------------------+--------------------------+---------------------+-------------------------+
; Name                           ; currentState.S_HIT_PADDLE ; currentState.S_MOVE_WAIT ; currentState.S_MOVE ; currentState.S_IDLE ; currentState.S_START_MOVE_WAIT ; currentState.S_START_MOVE ; currentState.S_INIT_LOAD ; currentState.S_INIT ; currentState.S_HIT_WALL ;
+--------------------------------+---------------------------+--------------------------+---------------------+---------------------+--------------------------------+---------------------------+--------------------------+---------------------+-------------------------+
; currentState.S_INIT            ; 0                         ; 0                        ; 0                   ; 0                   ; 0                              ; 0                         ; 0                        ; 0                   ; 0                       ;
; currentState.S_INIT_LOAD       ; 0                         ; 0                        ; 0                   ; 0                   ; 0                              ; 0                         ; 1                        ; 1                   ; 0                       ;
; currentState.S_START_MOVE      ; 0                         ; 0                        ; 0                   ; 0                   ; 0                              ; 1                         ; 0                        ; 1                   ; 0                       ;
; currentState.S_START_MOVE_WAIT ; 0                         ; 0                        ; 0                   ; 0                   ; 1                              ; 0                         ; 0                        ; 1                   ; 0                       ;
; currentState.S_IDLE            ; 0                         ; 0                        ; 0                   ; 1                   ; 0                              ; 0                         ; 0                        ; 1                   ; 0                       ;
; currentState.S_MOVE            ; 0                         ; 0                        ; 1                   ; 0                   ; 0                              ; 0                         ; 0                        ; 1                   ; 0                       ;
; currentState.S_MOVE_WAIT       ; 0                         ; 1                        ; 0                   ; 0                   ; 0                              ; 0                         ; 0                        ; 1                   ; 0                       ;
; currentState.S_HIT_PADDLE      ; 1                         ; 0                        ; 0                   ; 0                   ; 0                              ; 0                         ; 0                        ; 1                   ; 0                       ;
; currentState.S_HIT_WALL        ; 0                         ; 0                        ; 0                   ; 0                   ; 0                              ; 0                         ; 0                        ; 1                   ; 1                       ;
+--------------------------------+---------------------------+--------------------------+---------------------+---------------------+--------------------------------+---------------------------+--------------------------+---------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_TV|renderTest:r1|rectangleTop:rctTop|rectangleCtrl:cp|state ;
+---------------+--------------+---------------+---------------------------------------+
; Name          ; state.S_IDLE ; state.S_INC_Y ; state.S_DRAW                          ;
+---------------+--------------+---------------+---------------------------------------+
; state.S_IDLE  ; 0            ; 0             ; 0                                     ;
; state.S_DRAW  ; 1            ; 0             ; 1                                     ;
; state.S_INC_Y ; 1            ; 1             ; 0                                     ;
+---------------+--------------+---------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 120                                                                                                                      ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                               ;
+---------------------------------------------------------------------+--------------------------------------------------------------------+------------------------+
; Latch Name                                                          ; Latch Enable Signal                                                ; Free of Timing Hazards ;
+---------------------------------------------------------------------+--------------------------------------------------------------------+------------------------+
; renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|y_sel[0] ; renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|WideOr5 ; yes                    ;
; renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|y_sel[1] ; renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|WideOr5 ; yes                    ;
; renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|x_sel[1] ; renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|WideOr3 ; yes                    ;
; renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|x_sel[0] ; renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|WideOr3 ; yes                    ;
; Number of user-specified and inferred latches = 4                   ;                                                                    ;                        ;
+---------------------------------------------------------------------+--------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DAC:u12|FLASH_Out_Tmp[0..15]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; AUDIO_DAC:u12|FLASH_Out[0..15]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[0..15]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; AUDIO_DAC:u12|SDRAM_Out[0..15]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[0..15]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; AUDIO_DAC:u12|SRAM_Out[0..15]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_Ctrl:cp|currentState[5]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[0..16]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1,2,4..9,11..16]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0,1,3,5,7,8,10..16] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[0..4,7,8]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0..2,6,7]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0,1,3,5,7,8,10..16] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[1..3,6,7,10..16]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0..16]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0,1,3,5,7,8,10..16] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[0..9]                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[0..9]                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                              ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                                 ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|sub_parity10a[0,1]                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                      ;
; DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider|DFFDenominator[0,3]                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][9]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][9]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][9]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][9]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; AUDIO_DAC:u12|LRCK_2X_DIV[0..7]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; AUDIO_DAC:u12|LRCK_4X_DIV[0..6]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; AUDIO_DAC:u12|LRCK_2X                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; AUDIO_DAC:u12|LRCK_4X                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; AUDIO_DAC:u12|SIN_Cont[0..5]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; AUDIO_DAC:u12|FLASH_Cont[0..19]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; I2C_AV_Config:u1|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|rWR2_ADDR[0..21]                                                                                                                                                                                                                 ; Merged with Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                                                                                                          ;
; Sdram_Control_4Port:u6|mLENGTH[1..6,8]                                                                                                                                                                                                                  ; Merged with Sdram_Control_4Port:u6|mLENGTH[0]                                                                                                                                                                                                             ;
; renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|height[6]                                                                                                                                                                                      ; Merged with renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|height[5]                                                                                                                                                                            ;
; renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|width[5,7]                                                                                                                                                                                     ; Merged with renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|height[5]                                                                                                                                                                            ;
; renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|height[4]                                                                                                                                                                                      ; Merged with renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|height[3]                                                                                                                                                                            ;
; renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|width[3]                                                                                                                                                                                       ; Merged with renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|height[2]                                                                                                                                                                            ;
; renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|RGB[1,2]                                                                                                                                                                                       ; Merged with renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|RGB[0]                                                                                                                                                                               ;
; renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|height[1]                                                                                                                                                                                      ; Merged with renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|RGB[0]                                                                                                                                                                               ;
; renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|width[1]                                                                                                                                                                                       ; Merged with renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|RGB[0]                                                                                                                                                                               ;
; renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|width[0,2,4,6]                                                                                                                                                                                 ; Merged with renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|height[0]                                                                                                                                                                            ;
; renderTest:r1|rectangleTop:rctTop|rectangleData:dp|colorOut[1,2]                                                                                                                                                                                        ; Merged with renderTest:r1|rectangleTop:rctTop|rectangleData:dp|colorOut[0]                                                                                                                                                                                ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[1..6]                                                                                                                                                                                           ; Merged with Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|mADDR[1..6]                                                                                                                                                                                                                      ; Merged with Sdram_Control_4Port:u6|mADDR[0]                                                                                                                                                                                                               ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                            ; Merged with I2C_AV_Config:u1|I2C_Controller:u0|SD[18]                                                                                                                                                                                                     ;
; Sdram_Control_4Port:u6|rWR1_ADDR[1..6]                                                                                                                                                                                                                  ; Merged with Sdram_Control_4Port:u6|rWR1_ADDR[0]                                                                                                                                                                                                           ;
; Sdram_Control_4Port:u6|rRD2_ADDR[1..6]                                                                                                                                                                                                                  ; Merged with Sdram_Control_4Port:u6|rRD2_ADDR[0]                                                                                                                                                                                                           ;
; Sdram_Control_4Port:u6|rRD1_ADDR[1..6]                                                                                                                                                                                                                  ; Merged with Sdram_Control_4Port:u6|rRD1_ADDR[0]                                                                                                                                                                                                           ;
; DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider|DFFDenominator[2]                                                                                                                ; Merged with DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider|DFFDenominator[1]                                                                                                      ;
; I2C_AV_Config:u1|mI2C_DATA[20,21]                                                                                                                                                                                                                       ; Merged with I2C_AV_Config:u1|mI2C_DATA[18]                                                                                                                                                                                                                ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][4]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][5]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][8]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][9]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][4]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][5]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][8]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][9]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[4,5,8,9]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[0]        ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][11]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][12]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][13]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][14]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][15]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][16]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][5]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][6]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][9]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][4]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][6]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][9]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][11]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][12]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][13]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][14]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][15]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][16]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][5]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][6]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][9]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][11]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][12]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][13]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][14]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][15]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][16]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][3]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][4]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][5]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][8]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][9]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][4]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][6]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][9]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10]           ; Merged with YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][0]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][3]            ; Merged with YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][0]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][4]            ; Merged with YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][6]            ; Merged with YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][9]            ; Merged with YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]            ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[5,6,9,11..16]       ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[10]       ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16]           ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]            ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10]           ; Merged with YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]            ; Merged with YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]            ; Merged with YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]            ; Merged with YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]            ; Merged with YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4,6,9]              ; Merged with YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]        ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3..5,8,9,11..16]    ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]       ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4,6,9]              ; Merged with YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]        ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3,10]               ; Merged with YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]        ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4,6,9]              ; Merged with YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]        ;
; AUDIO_DAC:u12|SEL_Cont[0..3]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|height[0]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|rWR1_ADDR[0]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|rRD1_ADDR[0]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|rRD2_ADDR[0]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|mLENGTH[0]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|WR_MASK[1]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[8]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[9]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[6]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[7]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[4]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[5]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[2]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[3]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[1]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|mADDR[0]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[0,1]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; YCbCr2RGB:u8|oRed[0..7]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; YCbCr2RGB:u8|oGreen[0]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                               ;
; YCbCr2RGB:u8|oBlue[0]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; YCbCr2RGB:u8|X_OUT[0..7]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; YCbCr2RGB:u8|Y_OUT[0]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; YCbCr2RGB:u8|Z_OUT[0]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; I2C_AV_Config:u1|mSetup_ST~9                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; I2C_AV_Config:u1|mSetup_ST~10                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|currentState~4                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|currentState~5                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|currentState~6                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; renderTest:r1|rectangleTop:rctTop|rectangleCtrl:cp|state~6                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                               ;
; Sdram_Control_4Port:u6|mWR                                                                                                                                                                                                                              ; Merged with Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                                                                                                             ;
; AUDIO_DAC:u12|BCK_DIV[3]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 830                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                                                                                                       ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                ;
; Sdram_Control_4Port:u6|WR_MASK[1]                                                                                                                                                                                                       ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1,                                                                                                    ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[1],                                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[0],                                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6,                                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                     ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                              ; Stuck at VCC              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1,                                                                                                    ;
;                                                                                                                                                                                                                                         ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8,                                                                                                    ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9                                                                                                     ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[15]                                                                                                                                                                                                         ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[15], AUDIO_DAC:u12|LRCK_2X, AUDIO_DAC:u12|LRCK_4X,                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; AUDIO_DAC:u12|FLASH_Cont[0], AUDIO_DAC:u12|SEL_Cont[3], AUDIO_DAC:u12|SEL_Cont[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                         ;                           ; AUDIO_DAC:u12|SEL_Cont[1], AUDIO_DAC:u12|SEL_Cont[0]                                                                                                                                                                                           ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[1]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][1]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][0]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[16] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][16]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[15] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][15]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[14] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][14]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][13]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][12]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][11]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][9]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][8]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][7]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][6]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][5]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][4]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][3]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][2]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][1]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][0]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[16] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][16]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[15] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][15]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[14] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][14]  ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[7]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][7]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][13]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][12]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][11]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][10]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][8]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][7]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][5]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][3]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][1]   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                         ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0]                                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                         ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[1]                                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                         ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[2]                                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                         ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[3]                                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                         ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[4]                                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                         ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[5]                                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                         ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[7]                                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                         ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[8]                                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                         ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[9]                                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                       ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                ;
; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                                                                                                    ; Stuck at GND              ; Sdram_Control_4Port:u6|mADDR[0],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]                                                                                                                                                                                     ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                                                                                                       ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[0]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[16] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][16], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][16]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[15] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][15], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][15]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[14] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][14], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][14]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[13] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][13], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][13]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[12] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][12], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][12]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[11] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][11], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][11]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[10] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[9]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][9],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][9]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[8]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][8],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][8]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[7]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][7]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[6]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][6],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][6]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[5]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][5],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][5]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[4]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][4],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][4]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[3]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][3],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][3]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[2]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][2],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][2]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[1]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][1]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[16] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][16]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[15] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][15]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[14] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][14]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][13]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][12]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][11]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][9]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][8]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][7]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][6]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][5]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][4]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][2]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][1]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][0]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[16] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][16]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[15] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][15]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[14] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][14]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][13]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][12]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][11]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][10]  ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][8]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][7]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][5]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][3]   ;
; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][1]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[0]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[8]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][8],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][8]   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                         ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6],                                                                               ;
;                                                                                                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[6]                                                                                                                                 ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[4]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][4],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][4]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[3]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][3],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][3]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[2]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][2],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][2]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[1]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][1]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][0]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][7]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][6]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][2]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][1]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][0]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[16] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][16]  ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[15] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][15]  ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[14] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][14]  ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][13]  ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][12]  ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][11]  ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][10]  ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][8]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][7]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][5]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][3]   ;
; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][1]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[16] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][16], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][16]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[15] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][15], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][15]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[14] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][14], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][14]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[13] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][13], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][13]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[12] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][12], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][12]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[11] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][11], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][11]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[10] ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10], ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10]  ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[7]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][7]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[6]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][6],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][6]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[3]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][3],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][3]   ;
; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[2]  ; Stuck at GND              ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][2],  ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][2]   ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[14]                                                                                                                                                                                                         ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[14]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[13]                                                                                                                                                                                                         ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[13]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[12]                                                                                                                                                                                                         ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[12]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[11]                                                                                                                                                                                                         ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[11]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[10]                                                                                                                                                                                                         ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[10]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[9]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[9]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[8]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[8]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[7]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[7]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[6]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[6]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[5]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[5]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[4]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[4]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[3]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[3]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[2]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[2]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[1]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[1]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[0]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[0]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[15]                                                                                                                                                                                                         ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[15]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[14]                                                                                                                                                                                                         ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[14]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[13]                                                                                                                                                                                                         ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[13]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[12]                                                                                                                                                                                                         ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[12]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[11]                                                                                                                                                                                                         ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[11]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[10]                                                                                                                                                                                                         ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[10]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[9]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[9]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[7]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[7]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[6]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[6]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[5]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[5]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[4]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[4]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[3]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[3]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[2]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[2]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[1]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[1]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[0]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[0]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[15]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[15]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[14]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[14]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[13]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[13]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[12]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[12]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[11]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[11]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[10]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[10]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[9]                                                                                                                                                                                                           ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[9]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[8]                                                                                                                                                                                                           ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[8]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[7]                                                                                                                                                                                                           ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[7]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[6]                                                                                                                                                                                                           ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[6]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[5]                                                                                                                                                                                                           ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[5]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[4]                                                                                                                                                                                                           ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[4]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[3]                                                                                                                                                                                                           ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[3]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; I2C_AV_Config:u1|mI2C_DATA[19]                                                                                                                                                                                                          ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[19]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; I2C_AV_Config:u1|mI2C_DATA[17]                                                                                                                                                                                                          ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[17]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; I2C_AV_Config:u1|mI2C_DATA[16]                                                                                                                                                                                                          ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[16]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[8]                                                                                                                                                                                                          ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[8]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[0]                                                                                                                                                                                                           ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[1]                                                                                                                                                                                                           ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[1]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; I2C_AV_Config:u1|mI2C_DATA[23]                                                                                                                                                                                                          ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[23]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[2]                                                                                                                                                                                                           ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[2]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; YCbCr2RGB:u8|oRed[0]                                                                                                                                                                                                                    ; Lost Fanouts              ; YCbCr2RGB:u8|X_OUT[0]                                                                                                                                                                                                                          ;
; YCbCr2RGB:u8|oRed[1]                                                                                                                                                                                                                    ; Lost Fanouts              ; YCbCr2RGB:u8|X_OUT[1]                                                                                                                                                                                                                          ;
; YCbCr2RGB:u8|oRed[2]                                                                                                                                                                                                                    ; Lost Fanouts              ; YCbCr2RGB:u8|X_OUT[2]                                                                                                                                                                                                                          ;
; YCbCr2RGB:u8|oRed[3]                                                                                                                                                                                                                    ; Lost Fanouts              ; YCbCr2RGB:u8|X_OUT[3]                                                                                                                                                                                                                          ;
; YCbCr2RGB:u8|oRed[4]                                                                                                                                                                                                                    ; Lost Fanouts              ; YCbCr2RGB:u8|X_OUT[4]                                                                                                                                                                                                                          ;
; YCbCr2RGB:u8|oRed[5]                                                                                                                                                                                                                    ; Lost Fanouts              ; YCbCr2RGB:u8|X_OUT[5]                                                                                                                                                                                                                          ;
; YCbCr2RGB:u8|oRed[6]                                                                                                                                                                                                                    ; Lost Fanouts              ; YCbCr2RGB:u8|X_OUT[6]                                                                                                                                                                                                                          ;
; YCbCr2RGB:u8|oRed[7]                                                                                                                                                                                                                    ; Lost Fanouts              ; YCbCr2RGB:u8|X_OUT[7]                                                                                                                                                                                                                          ;
; YCbCr2RGB:u8|oGreen[0]                                                                                                                                                                                                                  ; Lost Fanouts              ; YCbCr2RGB:u8|Y_OUT[0]                                                                                                                                                                                                                          ;
; YCbCr2RGB:u8|oBlue[0]                                                                                                                                                                                                                   ; Lost Fanouts              ; YCbCr2RGB:u8|Z_OUT[0]                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1425  ;
; Number of registers using Synchronous Clear  ; 291   ;
; Number of registers using Synchronous Load   ; 58    ;
; Number of registers using Asynchronous Clear ; 1113  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 442   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                                                                    ; 2       ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                                                           ; 18      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                                                           ; 18      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                                                           ; 25      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]                                                                                           ; 20      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                                                           ; 20      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]                                                                                           ; 24      ;
; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                                                     ; 5       ;
; VGA_Ctrl:u9|oVGA_HS                                                                                                                        ; 12      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                                                     ; 2       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0 ; 9       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                        ; 4       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                        ; 4       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                       ; 5       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                       ; 3       ;
; DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider|DFFDenominator[1]   ; 17      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0 ; 7       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 8       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9     ; 2       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 8       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9     ; 2       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 10      ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 4       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 10      ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 4       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|dffe4                                                 ; 16      ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|dffe4                                                 ; 16      ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit9                       ; 1       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit9                       ; 1       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit6                       ; 1       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit6                       ; 1       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit5                       ; 1       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit5                       ; 1       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit4                       ; 1       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit4                       ; 1       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit3                       ; 1       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit3                       ; 1       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit2                       ; 1       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit2                       ; 1       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit1                       ; 1       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit1                       ; 1       ;
; Total number of inverted registers = 43                                                                                                    ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TV|count[0]                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE1_SoC_TV|y_g[10]                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TV|y_g[3]                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|renderTest:r1|rectangleTop:rctTop|rectangleData:dp|x[2]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1|BA[1]                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_TV|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1|command_delay[1]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC_TV|ITU_656_Decoder:u4|Cont[4]                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1|SA[11]                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|mADDR[21]                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|YCbCr2RGB:u8|oRed[9]                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE1_SoC_TV|YCbCr2RGB:u8|oGreen[1]                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE1_SoC_TV|YCbCr2RGB:u8|oBlue[7]                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1|rp_done                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|WR_MASK[0]                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|mRD                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |DE1_SoC_TV|renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|height[2]                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1_SoC_TV|renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|x0Out[4]                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_TV|ITU_656_Decoder:u4|YCbCr[6]                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|CMD[0]                                                                     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |DE1_SoC_TV|renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp|y0Out[0]                                 ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|ST[6]                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[15]                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|rRD1_ADDR[7]                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_TV|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[2] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE1_SoC_TV|renderTest:r1|ballMoveTest:ball|ballMoveDataPath:ballDp|x_ball                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |DE1_SoC_TV|renderTest:r1|ballMoveTest:ball|ballMoveDataPath:ballDp|y_ball                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE1_SoC_TV|renderTest:r1|rectangleTop:rctTop|rectangleCtrl:cp|Selector1                                      ;
; 14:1               ; 7 bits    ; 63 LEs        ; 42 LEs               ; 21 LEs                 ; No         ; |DE1_SoC_TV|renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|Selector9                              ;
; 15:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE1_SoC_TV|renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|Selector7                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[5]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[6]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[7]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                             ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                             ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                 ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                 ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit5                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit6                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit9                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit5                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit6                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit9                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:u5|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Signed Integer                            ;
; LPM_WIDTHD             ; 4              ; Signed Integer                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 1              ; Signed Integer                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_h3t ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                           ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------+
; reference_clock_frequency            ; 27.0 MHz               ; String                                                                         ;
; fractional_vco_multiplier            ; false                  ; String                                                                         ;
; pll_type                             ; General                ; String                                                                         ;
; pll_subtype                          ; General                ; String                                                                         ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                 ;
; operation_mode                       ; normal                 ; String                                                                         ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                 ;
; data_rate                            ; 0                      ; Signed Integer                                                                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                 ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                                         ;
; phase_shift0                         ; 0 ps                   ; String                                                                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                         ;
; phase_shift1                         ; -3055 ps               ; String                                                                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency2              ; 18.367346 MHz          ; String                                                                         ;
; phase_shift2                         ; 0 ps                   ; String                                                                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                         ;
; phase_shift3                         ; 0 ps                   ; String                                                                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                         ;
; phase_shift4                         ; 0 ps                   ; String                                                                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                         ;
; phase_shift5                         ; 0 ps                   ; String                                                                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                         ;
; phase_shift6                         ; 0 ps                   ; String                                                                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                         ;
; phase_shift7                         ; 0 ps                   ; String                                                                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                         ;
; phase_shift8                         ; 0 ps                   ; String                                                                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                         ;
; phase_shift9                         ; 0 ps                   ; String                                                                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                         ;
; phase_shift10                        ; 0 ps                   ; String                                                                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                         ;
; phase_shift11                        ; 0 ps                   ; String                                                                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                         ;
; phase_shift12                        ; 0 ps                   ; String                                                                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                         ;
; phase_shift13                        ; 0 ps                   ; String                                                                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                         ;
; phase_shift14                        ; 0 ps                   ; String                                                                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                         ;
; phase_shift15                        ; 0 ps                   ; String                                                                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                         ;
; phase_shift16                        ; 0 ps                   ; String                                                                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                         ;
; phase_shift17                        ; 0 ps                   ; String                                                                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                 ;
; clock_name_0                         ;                        ; String                                                                         ;
; clock_name_1                         ;                        ; String                                                                         ;
; clock_name_2                         ;                        ; String                                                                         ;
; clock_name_3                         ;                        ; String                                                                         ;
; clock_name_4                         ;                        ; String                                                                         ;
; clock_name_5                         ;                        ; String                                                                         ;
; clock_name_6                         ;                        ; String                                                                         ;
; clock_name_7                         ;                        ; String                                                                         ;
; clock_name_8                         ;                        ; String                                                                         ;
; clock_name_global_0                  ; false                  ; String                                                                         ;
; clock_name_global_1                  ; false                  ; String                                                                         ;
; clock_name_global_2                  ; false                  ; String                                                                         ;
; clock_name_global_3                  ; false                  ; String                                                                         ;
; clock_name_global_4                  ; false                  ; String                                                                         ;
; clock_name_global_5                  ; false                  ; String                                                                         ;
; clock_name_global_6                  ; false                  ; String                                                                         ;
; clock_name_global_7                  ; false                  ; String                                                                         ;
; clock_name_global_8                  ; false                  ; String                                                                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                 ;
; m_cnt_bypass_en                      ; false                  ; String                                                                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                 ;
; n_cnt_bypass_en                      ; false                  ; String                                                                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                 ;
; pll_slf_rst                          ; false                  ; String                                                                         ;
; pll_bw_sel                           ; low                    ; String                                                                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                         ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                         ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u0 ;
+------------------------+-----------+-------------------------------+
; Parameter Name         ; Value     ; Type                          ;
+------------------------+-----------+-------------------------------+
; selected_device_family ; Cyclone V ; String                        ;
+------------------------+-----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst ;
+---------------------------------------+----------------------+--------------------------------+
; Parameter Name                        ; Value                ; Type                           ;
+---------------------------------------+----------------------+--------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                        ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                        ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                        ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                        ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                        ;
; ACCUMULATOR                           ; NO                   ; Untyped                        ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                        ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                        ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                        ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                        ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                        ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                        ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                        ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                        ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                        ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                        ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                        ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                        ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                        ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                        ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                        ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                        ;
; COEF0_0                               ; 0                    ; Signed Integer                 ;
; COEF0_1                               ; 0                    ; Signed Integer                 ;
; COEF0_2                               ; 0                    ; Signed Integer                 ;
; COEF0_3                               ; 0                    ; Signed Integer                 ;
; COEF0_4                               ; 0                    ; Signed Integer                 ;
; COEF0_5                               ; 0                    ; Signed Integer                 ;
; COEF0_6                               ; 0                    ; Signed Integer                 ;
; COEF0_7                               ; 0                    ; Signed Integer                 ;
; COEF1_0                               ; 0                    ; Signed Integer                 ;
; COEF1_1                               ; 0                    ; Signed Integer                 ;
; COEF1_2                               ; 0                    ; Signed Integer                 ;
; COEF1_3                               ; 0                    ; Signed Integer                 ;
; COEF1_4                               ; 0                    ; Signed Integer                 ;
; COEF1_5                               ; 0                    ; Signed Integer                 ;
; COEF1_6                               ; 0                    ; Signed Integer                 ;
; COEF1_7                               ; 0                    ; Signed Integer                 ;
; COEF2_0                               ; 0                    ; Signed Integer                 ;
; COEF2_1                               ; 0                    ; Signed Integer                 ;
; COEF2_2                               ; 0                    ; Signed Integer                 ;
; COEF2_3                               ; 0                    ; Signed Integer                 ;
; COEF2_4                               ; 0                    ; Signed Integer                 ;
; COEF2_5                               ; 0                    ; Signed Integer                 ;
; COEF2_6                               ; 0                    ; Signed Integer                 ;
; COEF2_7                               ; 0                    ; Signed Integer                 ;
; COEF3_0                               ; 0                    ; Signed Integer                 ;
; COEF3_1                               ; 0                    ; Signed Integer                 ;
; COEF3_2                               ; 0                    ; Signed Integer                 ;
; COEF3_3                               ; 0                    ; Signed Integer                 ;
; COEF3_4                               ; 0                    ; Signed Integer                 ;
; COEF3_5                               ; 0                    ; Signed Integer                 ;
; COEF3_6                               ; 0                    ; Signed Integer                 ;
; COEF3_7                               ; 0                    ; Signed Integer                 ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                        ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                        ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                        ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                        ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                        ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                        ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                        ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                        ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                        ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                        ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                        ;
; INPUT_A0_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_A0_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_A1_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_A1_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_A2_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_A2_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_ACLR_A0                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_A1                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_A2                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_B0                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_B1                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_B2                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                        ;
; INPUT_B0_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_B0_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_B1_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_B1_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_B2_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_B2_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_REGISTER_A0                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_A1                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_A2                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_B0                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_B1                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_B2                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                        ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                        ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                        ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                        ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                        ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                        ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                        ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                        ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                        ;
; LATENCY                               ; 2                    ; Signed Integer                 ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                        ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                        ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                        ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                 ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                        ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                        ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                        ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                        ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                        ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                        ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                        ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                        ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                        ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                        ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                        ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                        ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                        ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                        ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                        ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                        ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                        ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                        ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                        ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                        ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                        ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                        ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                        ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                        ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                        ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                        ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                        ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                        ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                        ;
; NUMBER_OF_MULTIPLIERS                 ; 3                    ; Signed Integer                 ;
; OUTPUT_ACLR                           ; ACLR0                ; Untyped                        ;
; OUTPUT_REGISTER                       ; CLOCK0               ; Untyped                        ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                        ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                        ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                        ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                        ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                        ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                        ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                        ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                        ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                        ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                        ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                        ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                        ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                        ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                        ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                        ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                        ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                        ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                        ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                        ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                        ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                        ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                        ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                        ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                        ;
; port_negate                           ; PORT_UNUSED          ; Untyped                        ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                        ;
; port_signa                            ; PORT_UNUSED          ; Untyped                        ;
; port_signb                            ; PORT_UNUSED          ; Untyped                        ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                        ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                        ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                        ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                        ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                        ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                        ;
; REPRESENTATION_B                      ; SIGNED               ; Untyped                        ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                        ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                        ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                        ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                        ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                        ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                        ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                        ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                        ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                        ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                        ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                        ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                        ;
; SHIFT_MODE                            ; NO                   ; Untyped                        ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                        ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                        ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                        ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                        ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                        ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                        ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                        ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                        ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                        ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                        ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                        ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                        ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                        ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                        ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                        ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                        ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                        ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                        ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                        ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                        ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                        ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                        ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                        ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                        ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                        ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                        ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                        ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                        ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                        ;
; USE_SUBNADD                           ; NO                   ; Untyped                        ;
; WIDTH_A                               ; 8                    ; Signed Integer                 ;
; WIDTH_B                               ; 17                   ; Signed Integer                 ;
; WIDTH_C                               ; 16                   ; Signed Integer                 ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                 ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                 ;
; WIDTH_MSB                             ; 17                   ; Untyped                        ;
; WIDTH_RESULT                          ; 27                   ; Signed Integer                 ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                        ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                        ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                        ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                        ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                        ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                        ;
; CBXI_PARAMETER                        ; altera_mult_add_vp8c ; Untyped                        ;
+---------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                         ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                               ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                       ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                       ;
; selected_device_family                ; Cyclone V           ; String                                                                                                       ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                       ;
; lpm_hint                              ; UNUSED              ; String                                                                                                       ;
; width_a                               ; 8                   ; Signed Integer                                                                                               ;
; input_register_a0                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_a0                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_a0                         ; NONE                ; String                                                                                                       ;
; input_source_a0                       ; DATAA               ; String                                                                                                       ;
; input_register_a1                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_a1                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_a1                         ; NONE                ; String                                                                                                       ;
; input_source_a1                       ; DATAA               ; String                                                                                                       ;
; input_register_a2                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_a2                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_a2                         ; NONE                ; String                                                                                                       ;
; input_source_a2                       ; DATAA               ; String                                                                                                       ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_a3                         ; NONE                ; String                                                                                                       ;
; input_sclr_a3                         ; NONE                ; String                                                                                                       ;
; input_source_a3                       ; DATAA               ; String                                                                                                       ;
; input_a0_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_a0_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_a1_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_a1_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_a2_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_a2_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                       ;
; width_b                               ; 17                  ; Signed Integer                                                                                               ;
; input_register_b0                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_b0                         ; ACLR0               ; String                                                                                                       ;
; input_source_b0                       ; DATAB               ; String                                                                                                       ;
; input_sclr_b0                         ; NONE                ; String                                                                                                       ;
; input_register_b1                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_b1                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_b1                         ; NONE                ; String                                                                                                       ;
; input_source_b1                       ; DATAB               ; String                                                                                                       ;
; input_register_b2                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_b2                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_b2                         ; NONE                ; String                                                                                                       ;
; input_source_b2                       ; DATAB               ; String                                                                                                       ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_b3                         ; NONE                ; String                                                                                                       ;
; input_sclr_b3                         ; NONE                ; String                                                                                                       ;
; input_source_b3                       ; DATAB               ; String                                                                                                       ;
; input_b0_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_b0_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_b1_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_b1_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_b2_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_b2_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                       ;
; width_c                               ; 16                  ; Signed Integer                                                                                               ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_c0                         ; NONE                ; String                                                                                                       ;
; input_sclr_c0                         ; NONE                ; String                                                                                                       ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_c1                         ; NONE                ; String                                                                                                       ;
; input_sclr_c1                         ; NONE                ; String                                                                                                       ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_c2                         ; NONE                ; String                                                                                                       ;
; input_sclr_c2                         ; NONE                ; String                                                                                                       ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_c3                         ; NONE                ; String                                                                                                       ;
; input_sclr_c3                         ; NONE                ; String                                                                                                       ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                       ;
; width_result                          ; 27                  ; Signed Integer                                                                                               ;
; output_register                       ; CLOCK0              ; String                                                                                                       ;
; output_aclr                           ; ACLR0               ; String                                                                                                       ;
; output_sclr                           ; NONE                ; String                                                                                                       ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                       ;
; representation_a                      ; UNSIGNED            ; String                                                                                                       ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                       ;
; signed_aclr_a                         ; NONE                ; String                                                                                                       ;
; signed_sclr_a                         ; NONE                ; String                                                                                                       ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                       ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                       ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                       ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                       ;
; representation_b                      ; SIGNED              ; String                                                                                                       ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                       ;
; signed_aclr_b                         ; NONE                ; String                                                                                                       ;
; signed_sclr_b                         ; NONE                ; String                                                                                                       ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                       ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                       ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                       ;
; number_of_multipliers                 ; 3                   ; Signed Integer                                                                                               ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                       ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                       ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                       ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                       ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                       ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                       ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                       ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                       ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                       ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                       ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                       ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                       ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                       ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                       ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                       ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                       ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                       ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                       ;
; use_subnadd                           ; NO                  ; String                                                                                                       ;
; adder1_rounding                       ; NO                  ; String                                                                                                       ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                       ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                       ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                       ;
; adder3_rounding                       ; NO                  ; String                                                                                                       ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                       ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                       ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                       ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                       ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                       ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                       ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                       ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                       ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                       ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                       ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                       ;
; width_msb                             ; 17                  ; Signed Integer                                                                                               ;
; output_rounding                       ; NO                  ; String                                                                                                       ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                       ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                       ;
; output_round_aclr                     ; NONE                ; String                                                                                                       ;
; output_round_sclr                     ; NONE                ; String                                                                                                       ;
; chainout_rounding                     ; NO                  ; String                                                                                                       ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                       ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                       ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                       ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                       ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                       ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                       ;
; multiplier01_saturation               ; NO                  ; String                                                                                                       ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                       ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                       ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                       ;
; multiplier23_saturation               ; NO                  ; String                                                                                                       ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                       ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                       ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                       ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                       ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                       ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                       ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                       ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                               ;
; output_saturation                     ; NO                  ; String                                                                                                       ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                       ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                       ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                       ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                       ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                       ;
; chainout_saturation                   ; NO                  ; String                                                                                                       ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                       ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                       ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                       ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                       ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                       ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                       ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                       ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                       ;
; scanouta_aclr                         ; NONE                ; String                                                                                                       ;
; scanouta_sclr                         ; NONE                ; String                                                                                                       ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                               ;
; chainout_adder                        ; NO                  ; String                                                                                                       ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                       ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                       ;
; chainout_aclr                         ; NONE                ; String                                                                                                       ;
; chainout_sclr                         ; NONE                ; String                                                                                                       ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                       ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                       ;
; negate_aclr                           ; NONE                ; String                                                                                                       ;
; negate_sclr                           ; NONE                ; String                                                                                                       ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                       ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                       ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                       ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                       ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                       ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                       ;
; shift_mode                            ; NO                  ; String                                                                                                       ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                       ;
; rotate_aclr                           ; NONE                ; String                                                                                                       ;
; rotate_sclr                           ; NONE                ; String                                                                                                       ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                       ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                       ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                       ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                       ;
; shift_right_aclr                      ; NONE                ; String                                                                                                       ;
; shift_right_sclr                      ; NONE                ; String                                                                                                       ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                       ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                       ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                       ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                       ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                       ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                       ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                       ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                       ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                       ;
; accumulator                           ; NO                  ; String                                                                                                       ;
; accum_direction                       ; ADD                 ; String                                                                                                       ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                               ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                       ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                       ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                       ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                       ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                       ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                       ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                       ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                       ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                       ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                       ;
; double_accum                          ; NO                  ; String                                                                                                       ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                       ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                       ;
; systolic_aclr1                        ; NONE                ; String                                                                                                       ;
; systolic_sclr1                        ; NONE                ; String                                                                                                       ;
; systolic_aclr3                        ; NONE                ; String                                                                                                       ;
; systolic_sclr3                        ; NONE                ; String                                                                                                       ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                       ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                       ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                       ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                       ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                       ;
; width_coef                            ; 18                  ; Signed Integer                                                                                               ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                       ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                       ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                       ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                       ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                       ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                       ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                       ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                       ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                       ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                       ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                       ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                       ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                               ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                       ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                       ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                       ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                       ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                       ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                       ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                       ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                       ;
; latency                               ; 2                   ; Signed Integer                                                                                               ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                       ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                       ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                       ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                       ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                       ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                       ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                       ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                       ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                       ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                       ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                       ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                       ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                       ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                       ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                       ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                       ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                       ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                       ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                       ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                       ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                       ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                       ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                       ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                       ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                       ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                       ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                       ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                       ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                       ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                       ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                       ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                       ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                       ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                               ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                               ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                               ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                               ;
; width_a_total_msb                     ; 23                  ; Signed Integer                                                                                               ;
; width_a_msb                           ; 7                   ; Signed Integer                                                                                               ;
; width_b_total_msb                     ; 50                  ; Signed Integer                                                                                               ;
; width_b_msb                           ; 16                  ; Signed Integer                                                                                               ;
; width_c_total_msb                     ; 47                  ; Signed Integer                                                                                               ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                               ;
; width_scanina                         ; 8                   ; Signed Integer                                                                                               ;
; width_scanina_msb                     ; 7                   ; Signed Integer                                                                                               ;
; width_scaninb                         ; 17                  ; Signed Integer                                                                                               ;
; width_scaninb_msb                     ; 16                  ; Signed Integer                                                                                               ;
; width_sourcea_msb                     ; 2                   ; Signed Integer                                                                                               ;
; width_sourceb_msb                     ; 2                   ; Signed Integer                                                                                               ;
; width_scanouta_msb                    ; 7                   ; Signed Integer                                                                                               ;
; width_scanoutb_msb                    ; 16                  ; Signed Integer                                                                                               ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                               ;
; width_result_msb                      ; 26                  ; Signed Integer                                                                                               ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                               ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                               ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                       ;
; width_a_ext                           ; 8                   ; Signed Integer                                                                                               ;
; width_a_ext_msb                       ; 7                   ; Signed Integer                                                                                               ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                               ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                       ;
; width_b_ext                           ; 17                  ; Signed Integer                                                                                               ;
; width_b_ext_msb                       ; 16                  ; Signed Integer                                                                                               ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                               ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                       ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                               ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                               ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                               ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                       ;
; width_c_ext                           ; 16                  ; Signed Integer                                                                                               ;
; width_c_ext_msb                       ; 15                  ; Signed Integer                                                                                               ;
; width_scanchain                       ; 8                   ; Signed Integer                                                                                               ;
; width_scanchain_msb                   ; 7                   ; Signed Integer                                                                                               ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                       ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                       ;
; width_preadder_input_a                ; 8                   ; Signed Integer                                                                                               ;
; width_preadder_input_a_msb            ; 7                   ; Signed Integer                                                                                               ;
; width_preadder_adder_result           ; 18                  ; Signed Integer                                                                                               ;
; width_preadder_output_a               ; 8                   ; Signed Integer                                                                                               ;
; width_preadder_output_a_msb           ; 7                   ; Signed Integer                                                                                               ;
; width_preadder_output_b               ; 17                  ; Signed Integer                                                                                               ;
; width_preadder_output_b_msb           ; 16                  ; Signed Integer                                                                                               ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                       ;
; multiplier_input_representation_b     ; SIGNED              ; String                                                                                                       ;
; width_mult_source_a                   ; 8                   ; Signed Integer                                                                                               ;
; width_mult_source_a_msb               ; 7                   ; Signed Integer                                                                                               ;
; width_mult_source_b                   ; 17                  ; Signed Integer                                                                                               ;
; width_mult_source_b_msb               ; 16                  ; Signed Integer                                                                                               ;
; width_mult_result                     ; 26                  ; Signed Integer                                                                                               ;
; width_mult_result_msb                 ; 25                  ; Signed Integer                                                                                               ;
; width_adder_source                    ; 26                  ; Signed Integer                                                                                               ;
; width_adder_source_msb                ; 25                  ; Signed Integer                                                                                               ;
; width_adder_result                    ; 28                  ; Signed Integer                                                                                               ;
; width_adder_result_msb                ; 27                  ; Signed Integer                                                                                               ;
; width_chainin_ext                     ; 26                  ; Signed Integer                                                                                               ;
; width_original_result                 ; 28                  ; Signed Integer                                                                                               ;
; width_original_result_msb             ; 27                  ; Signed Integer                                                                                               ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                               ;
; width_result_output                   ; 29                  ; Signed Integer                                                                                               ;
; width_result_output_msb               ; 28                  ; Signed Integer                                                                                               ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u1 ;
+------------------------+-----------+-------------------------------+
; Parameter Name         ; Value     ; Type                          ;
+------------------------+-----------+-------------------------------+
; selected_device_family ; Cyclone V ; String                        ;
+------------------------+-----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst ;
+---------------------------------------+----------------------+--------------------------------+
; Parameter Name                        ; Value                ; Type                           ;
+---------------------------------------+----------------------+--------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                        ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                        ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                        ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                        ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                        ;
; ACCUMULATOR                           ; NO                   ; Untyped                        ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                        ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                        ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                        ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                        ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                        ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                        ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                        ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                        ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                        ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                        ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                        ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                        ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                        ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                        ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                        ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                        ;
; COEF0_0                               ; 0                    ; Signed Integer                 ;
; COEF0_1                               ; 0                    ; Signed Integer                 ;
; COEF0_2                               ; 0                    ; Signed Integer                 ;
; COEF0_3                               ; 0                    ; Signed Integer                 ;
; COEF0_4                               ; 0                    ; Signed Integer                 ;
; COEF0_5                               ; 0                    ; Signed Integer                 ;
; COEF0_6                               ; 0                    ; Signed Integer                 ;
; COEF0_7                               ; 0                    ; Signed Integer                 ;
; COEF1_0                               ; 0                    ; Signed Integer                 ;
; COEF1_1                               ; 0                    ; Signed Integer                 ;
; COEF1_2                               ; 0                    ; Signed Integer                 ;
; COEF1_3                               ; 0                    ; Signed Integer                 ;
; COEF1_4                               ; 0                    ; Signed Integer                 ;
; COEF1_5                               ; 0                    ; Signed Integer                 ;
; COEF1_6                               ; 0                    ; Signed Integer                 ;
; COEF1_7                               ; 0                    ; Signed Integer                 ;
; COEF2_0                               ; 0                    ; Signed Integer                 ;
; COEF2_1                               ; 0                    ; Signed Integer                 ;
; COEF2_2                               ; 0                    ; Signed Integer                 ;
; COEF2_3                               ; 0                    ; Signed Integer                 ;
; COEF2_4                               ; 0                    ; Signed Integer                 ;
; COEF2_5                               ; 0                    ; Signed Integer                 ;
; COEF2_6                               ; 0                    ; Signed Integer                 ;
; COEF2_7                               ; 0                    ; Signed Integer                 ;
; COEF3_0                               ; 0                    ; Signed Integer                 ;
; COEF3_1                               ; 0                    ; Signed Integer                 ;
; COEF3_2                               ; 0                    ; Signed Integer                 ;
; COEF3_3                               ; 0                    ; Signed Integer                 ;
; COEF3_4                               ; 0                    ; Signed Integer                 ;
; COEF3_5                               ; 0                    ; Signed Integer                 ;
; COEF3_6                               ; 0                    ; Signed Integer                 ;
; COEF3_7                               ; 0                    ; Signed Integer                 ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                        ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                        ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                        ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                        ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                        ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                        ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                        ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                        ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                        ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                        ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                        ;
; INPUT_A0_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_A0_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_A1_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_A1_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_A2_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_A2_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_ACLR_A0                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_A1                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_A2                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_B0                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_B1                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_B2                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                        ;
; INPUT_B0_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_B0_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_B1_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_B1_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_B2_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_B2_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_REGISTER_A0                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_A1                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_A2                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_B0                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_B1                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_B2                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                        ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                        ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                        ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                        ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                        ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                        ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                        ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                        ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                        ;
; LATENCY                               ; 2                    ; Signed Integer                 ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                        ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                        ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                        ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                 ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                        ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                        ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                        ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                        ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                        ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                        ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                        ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                        ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                        ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                        ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                        ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                        ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                        ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                        ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                        ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                        ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                        ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                        ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                        ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                        ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                        ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                        ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                        ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                        ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                        ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                        ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                        ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                        ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                        ;
; NUMBER_OF_MULTIPLIERS                 ; 3                    ; Signed Integer                 ;
; OUTPUT_ACLR                           ; ACLR0                ; Untyped                        ;
; OUTPUT_REGISTER                       ; CLOCK0               ; Untyped                        ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                        ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                        ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                        ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                        ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                        ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                        ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                        ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                        ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                        ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                        ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                        ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                        ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                        ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                        ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                        ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                        ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                        ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                        ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                        ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                        ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                        ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                        ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                        ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                        ;
; port_negate                           ; PORT_UNUSED          ; Untyped                        ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                        ;
; port_signa                            ; PORT_UNUSED          ; Untyped                        ;
; port_signb                            ; PORT_UNUSED          ; Untyped                        ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                        ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                        ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                        ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                        ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                        ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                        ;
; REPRESENTATION_B                      ; SIGNED               ; Untyped                        ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                        ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                        ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                        ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                        ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                        ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                        ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                        ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                        ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                        ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                        ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                        ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                        ;
; SHIFT_MODE                            ; NO                   ; Untyped                        ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                        ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                        ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                        ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                        ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                        ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                        ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                        ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                        ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                        ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                        ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                        ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                        ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                        ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                        ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                        ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                        ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                        ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                        ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                        ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                        ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                        ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                        ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                        ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                        ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                        ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                        ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                        ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                        ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                        ;
; USE_SUBNADD                           ; NO                   ; Untyped                        ;
; WIDTH_A                               ; 8                    ; Signed Integer                 ;
; WIDTH_B                               ; 17                   ; Signed Integer                 ;
; WIDTH_C                               ; 16                   ; Signed Integer                 ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                 ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                 ;
; WIDTH_MSB                             ; 17                   ; Untyped                        ;
; WIDTH_RESULT                          ; 27                   ; Signed Integer                 ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                        ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                        ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                        ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                        ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                        ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                        ;
; CBXI_PARAMETER                        ; altera_mult_add_vp8c ; Untyped                        ;
+---------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                         ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                               ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                       ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                       ;
; selected_device_family                ; Cyclone V           ; String                                                                                                       ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                       ;
; lpm_hint                              ; UNUSED              ; String                                                                                                       ;
; width_a                               ; 8                   ; Signed Integer                                                                                               ;
; input_register_a0                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_a0                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_a0                         ; NONE                ; String                                                                                                       ;
; input_source_a0                       ; DATAA               ; String                                                                                                       ;
; input_register_a1                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_a1                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_a1                         ; NONE                ; String                                                                                                       ;
; input_source_a1                       ; DATAA               ; String                                                                                                       ;
; input_register_a2                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_a2                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_a2                         ; NONE                ; String                                                                                                       ;
; input_source_a2                       ; DATAA               ; String                                                                                                       ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_a3                         ; NONE                ; String                                                                                                       ;
; input_sclr_a3                         ; NONE                ; String                                                                                                       ;
; input_source_a3                       ; DATAA               ; String                                                                                                       ;
; input_a0_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_a0_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_a1_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_a1_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_a2_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_a2_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                       ;
; width_b                               ; 17                  ; Signed Integer                                                                                               ;
; input_register_b0                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_b0                         ; ACLR0               ; String                                                                                                       ;
; input_source_b0                       ; DATAB               ; String                                                                                                       ;
; input_sclr_b0                         ; NONE                ; String                                                                                                       ;
; input_register_b1                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_b1                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_b1                         ; NONE                ; String                                                                                                       ;
; input_source_b1                       ; DATAB               ; String                                                                                                       ;
; input_register_b2                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_b2                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_b2                         ; NONE                ; String                                                                                                       ;
; input_source_b2                       ; DATAB               ; String                                                                                                       ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_b3                         ; NONE                ; String                                                                                                       ;
; input_sclr_b3                         ; NONE                ; String                                                                                                       ;
; input_source_b3                       ; DATAB               ; String                                                                                                       ;
; input_b0_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_b0_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_b1_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_b1_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_b2_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_b2_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                       ;
; width_c                               ; 16                  ; Signed Integer                                                                                               ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_c0                         ; NONE                ; String                                                                                                       ;
; input_sclr_c0                         ; NONE                ; String                                                                                                       ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_c1                         ; NONE                ; String                                                                                                       ;
; input_sclr_c1                         ; NONE                ; String                                                                                                       ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_c2                         ; NONE                ; String                                                                                                       ;
; input_sclr_c2                         ; NONE                ; String                                                                                                       ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_c3                         ; NONE                ; String                                                                                                       ;
; input_sclr_c3                         ; NONE                ; String                                                                                                       ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                       ;
; width_result                          ; 27                  ; Signed Integer                                                                                               ;
; output_register                       ; CLOCK0              ; String                                                                                                       ;
; output_aclr                           ; ACLR0               ; String                                                                                                       ;
; output_sclr                           ; NONE                ; String                                                                                                       ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                       ;
; representation_a                      ; UNSIGNED            ; String                                                                                                       ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                       ;
; signed_aclr_a                         ; NONE                ; String                                                                                                       ;
; signed_sclr_a                         ; NONE                ; String                                                                                                       ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                       ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                       ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                       ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                       ;
; representation_b                      ; SIGNED              ; String                                                                                                       ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                       ;
; signed_aclr_b                         ; NONE                ; String                                                                                                       ;
; signed_sclr_b                         ; NONE                ; String                                                                                                       ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                       ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                       ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                       ;
; number_of_multipliers                 ; 3                   ; Signed Integer                                                                                               ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                       ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                       ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                       ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                       ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                       ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                       ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                       ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                       ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                       ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                       ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                       ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                       ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                       ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                       ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                       ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                       ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                       ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                       ;
; use_subnadd                           ; NO                  ; String                                                                                                       ;
; adder1_rounding                       ; NO                  ; String                                                                                                       ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                       ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                       ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                       ;
; adder3_rounding                       ; NO                  ; String                                                                                                       ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                       ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                       ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                       ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                       ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                       ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                       ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                       ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                       ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                       ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                       ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                       ;
; width_msb                             ; 17                  ; Signed Integer                                                                                               ;
; output_rounding                       ; NO                  ; String                                                                                                       ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                       ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                       ;
; output_round_aclr                     ; NONE                ; String                                                                                                       ;
; output_round_sclr                     ; NONE                ; String                                                                                                       ;
; chainout_rounding                     ; NO                  ; String                                                                                                       ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                       ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                       ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                       ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                       ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                       ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                       ;
; multiplier01_saturation               ; NO                  ; String                                                                                                       ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                       ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                       ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                       ;
; multiplier23_saturation               ; NO                  ; String                                                                                                       ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                       ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                       ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                       ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                       ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                       ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                       ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                       ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                               ;
; output_saturation                     ; NO                  ; String                                                                                                       ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                       ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                       ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                       ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                       ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                       ;
; chainout_saturation                   ; NO                  ; String                                                                                                       ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                       ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                       ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                       ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                       ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                       ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                       ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                       ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                       ;
; scanouta_aclr                         ; NONE                ; String                                                                                                       ;
; scanouta_sclr                         ; NONE                ; String                                                                                                       ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                               ;
; chainout_adder                        ; NO                  ; String                                                                                                       ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                       ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                       ;
; chainout_aclr                         ; NONE                ; String                                                                                                       ;
; chainout_sclr                         ; NONE                ; String                                                                                                       ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                       ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                       ;
; negate_aclr                           ; NONE                ; String                                                                                                       ;
; negate_sclr                           ; NONE                ; String                                                                                                       ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                       ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                       ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                       ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                       ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                       ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                       ;
; shift_mode                            ; NO                  ; String                                                                                                       ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                       ;
; rotate_aclr                           ; NONE                ; String                                                                                                       ;
; rotate_sclr                           ; NONE                ; String                                                                                                       ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                       ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                       ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                       ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                       ;
; shift_right_aclr                      ; NONE                ; String                                                                                                       ;
; shift_right_sclr                      ; NONE                ; String                                                                                                       ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                       ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                       ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                       ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                       ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                       ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                       ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                       ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                       ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                       ;
; accumulator                           ; NO                  ; String                                                                                                       ;
; accum_direction                       ; ADD                 ; String                                                                                                       ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                               ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                       ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                       ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                       ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                       ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                       ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                       ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                       ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                       ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                       ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                       ;
; double_accum                          ; NO                  ; String                                                                                                       ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                       ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                       ;
; systolic_aclr1                        ; NONE                ; String                                                                                                       ;
; systolic_sclr1                        ; NONE                ; String                                                                                                       ;
; systolic_aclr3                        ; NONE                ; String                                                                                                       ;
; systolic_sclr3                        ; NONE                ; String                                                                                                       ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                       ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                       ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                       ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                       ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                       ;
; width_coef                            ; 18                  ; Signed Integer                                                                                               ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                       ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                       ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                       ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                       ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                       ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                       ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                       ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                       ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                       ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                       ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                       ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                       ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                               ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                       ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                       ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                       ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                       ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                       ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                       ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                       ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                       ;
; latency                               ; 2                   ; Signed Integer                                                                                               ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                       ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                       ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                       ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                       ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                       ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                       ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                       ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                       ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                       ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                       ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                       ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                       ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                       ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                       ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                       ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                       ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                       ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                       ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                       ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                       ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                       ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                       ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                       ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                       ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                       ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                       ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                       ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                       ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                       ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                       ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                       ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                       ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                       ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                               ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                               ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                               ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                               ;
; width_a_total_msb                     ; 23                  ; Signed Integer                                                                                               ;
; width_a_msb                           ; 7                   ; Signed Integer                                                                                               ;
; width_b_total_msb                     ; 50                  ; Signed Integer                                                                                               ;
; width_b_msb                           ; 16                  ; Signed Integer                                                                                               ;
; width_c_total_msb                     ; 47                  ; Signed Integer                                                                                               ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                               ;
; width_scanina                         ; 8                   ; Signed Integer                                                                                               ;
; width_scanina_msb                     ; 7                   ; Signed Integer                                                                                               ;
; width_scaninb                         ; 17                  ; Signed Integer                                                                                               ;
; width_scaninb_msb                     ; 16                  ; Signed Integer                                                                                               ;
; width_sourcea_msb                     ; 2                   ; Signed Integer                                                                                               ;
; width_sourceb_msb                     ; 2                   ; Signed Integer                                                                                               ;
; width_scanouta_msb                    ; 7                   ; Signed Integer                                                                                               ;
; width_scanoutb_msb                    ; 16                  ; Signed Integer                                                                                               ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                               ;
; width_result_msb                      ; 26                  ; Signed Integer                                                                                               ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                               ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                               ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                       ;
; width_a_ext                           ; 8                   ; Signed Integer                                                                                               ;
; width_a_ext_msb                       ; 7                   ; Signed Integer                                                                                               ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                               ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                       ;
; width_b_ext                           ; 17                  ; Signed Integer                                                                                               ;
; width_b_ext_msb                       ; 16                  ; Signed Integer                                                                                               ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                               ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                       ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                               ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                               ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                               ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                       ;
; width_c_ext                           ; 16                  ; Signed Integer                                                                                               ;
; width_c_ext_msb                       ; 15                  ; Signed Integer                                                                                               ;
; width_scanchain                       ; 8                   ; Signed Integer                                                                                               ;
; width_scanchain_msb                   ; 7                   ; Signed Integer                                                                                               ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                       ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                       ;
; width_preadder_input_a                ; 8                   ; Signed Integer                                                                                               ;
; width_preadder_input_a_msb            ; 7                   ; Signed Integer                                                                                               ;
; width_preadder_adder_result           ; 18                  ; Signed Integer                                                                                               ;
; width_preadder_output_a               ; 8                   ; Signed Integer                                                                                               ;
; width_preadder_output_a_msb           ; 7                   ; Signed Integer                                                                                               ;
; width_preadder_output_b               ; 17                  ; Signed Integer                                                                                               ;
; width_preadder_output_b_msb           ; 16                  ; Signed Integer                                                                                               ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                       ;
; multiplier_input_representation_b     ; SIGNED              ; String                                                                                                       ;
; width_mult_source_a                   ; 8                   ; Signed Integer                                                                                               ;
; width_mult_source_a_msb               ; 7                   ; Signed Integer                                                                                               ;
; width_mult_source_b                   ; 17                  ; Signed Integer                                                                                               ;
; width_mult_source_b_msb               ; 16                  ; Signed Integer                                                                                               ;
; width_mult_result                     ; 26                  ; Signed Integer                                                                                               ;
; width_mult_result_msb                 ; 25                  ; Signed Integer                                                                                               ;
; width_adder_source                    ; 26                  ; Signed Integer                                                                                               ;
; width_adder_source_msb                ; 25                  ; Signed Integer                                                                                               ;
; width_adder_result                    ; 28                  ; Signed Integer                                                                                               ;
; width_adder_result_msb                ; 27                  ; Signed Integer                                                                                               ;
; width_chainin_ext                     ; 26                  ; Signed Integer                                                                                               ;
; width_original_result                 ; 28                  ; Signed Integer                                                                                               ;
; width_original_result_msb             ; 27                  ; Signed Integer                                                                                               ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                               ;
; width_result_output                   ; 29                  ; Signed Integer                                                                                               ;
; width_result_output_msb               ; 28                  ; Signed Integer                                                                                               ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u2 ;
+------------------------+-----------+-------------------------------+
; Parameter Name         ; Value     ; Type                          ;
+------------------------+-----------+-------------------------------+
; selected_device_family ; Cyclone V ; String                        ;
+------------------------+-----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst ;
+---------------------------------------+----------------------+--------------------------------+
; Parameter Name                        ; Value                ; Type                           ;
+---------------------------------------+----------------------+--------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                        ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                        ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                        ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                        ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                        ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                        ;
; ACCUMULATOR                           ; NO                   ; Untyped                        ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                        ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                        ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                        ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                        ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                        ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                        ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                        ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                        ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                        ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                        ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                        ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                        ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                        ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                        ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                        ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                        ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                        ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                        ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                        ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                        ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                        ;
; COEF0_0                               ; 0                    ; Signed Integer                 ;
; COEF0_1                               ; 0                    ; Signed Integer                 ;
; COEF0_2                               ; 0                    ; Signed Integer                 ;
; COEF0_3                               ; 0                    ; Signed Integer                 ;
; COEF0_4                               ; 0                    ; Signed Integer                 ;
; COEF0_5                               ; 0                    ; Signed Integer                 ;
; COEF0_6                               ; 0                    ; Signed Integer                 ;
; COEF0_7                               ; 0                    ; Signed Integer                 ;
; COEF1_0                               ; 0                    ; Signed Integer                 ;
; COEF1_1                               ; 0                    ; Signed Integer                 ;
; COEF1_2                               ; 0                    ; Signed Integer                 ;
; COEF1_3                               ; 0                    ; Signed Integer                 ;
; COEF1_4                               ; 0                    ; Signed Integer                 ;
; COEF1_5                               ; 0                    ; Signed Integer                 ;
; COEF1_6                               ; 0                    ; Signed Integer                 ;
; COEF1_7                               ; 0                    ; Signed Integer                 ;
; COEF2_0                               ; 0                    ; Signed Integer                 ;
; COEF2_1                               ; 0                    ; Signed Integer                 ;
; COEF2_2                               ; 0                    ; Signed Integer                 ;
; COEF2_3                               ; 0                    ; Signed Integer                 ;
; COEF2_4                               ; 0                    ; Signed Integer                 ;
; COEF2_5                               ; 0                    ; Signed Integer                 ;
; COEF2_6                               ; 0                    ; Signed Integer                 ;
; COEF2_7                               ; 0                    ; Signed Integer                 ;
; COEF3_0                               ; 0                    ; Signed Integer                 ;
; COEF3_1                               ; 0                    ; Signed Integer                 ;
; COEF3_2                               ; 0                    ; Signed Integer                 ;
; COEF3_3                               ; 0                    ; Signed Integer                 ;
; COEF3_4                               ; 0                    ; Signed Integer                 ;
; COEF3_5                               ; 0                    ; Signed Integer                 ;
; COEF3_6                               ; 0                    ; Signed Integer                 ;
; COEF3_7                               ; 0                    ; Signed Integer                 ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                        ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                        ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                        ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                        ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                        ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                        ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                        ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                        ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                        ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                        ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                        ;
; INPUT_A0_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_A0_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_A1_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_A1_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_A2_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_A2_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_ACLR_A0                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_A1                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_A2                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_B0                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_B1                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_B2                         ; ACLR0                ; Untyped                        ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                        ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                        ;
; INPUT_B0_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_B0_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_B1_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_B1_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_B2_LATENCY_ACLR                 ; ACLR0                ; Untyped                        ;
; INPUT_B2_LATENCY_CLOCK                ; CLOCK0               ; Untyped                        ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                        ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                        ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                        ;
; INPUT_REGISTER_A0                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_A1                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_A2                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_B0                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_B1                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_B2                     ; CLOCK0               ; Untyped                        ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                        ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                        ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                        ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                        ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                        ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                        ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                        ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                        ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                        ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                        ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                        ;
; LATENCY                               ; 2                    ; Signed Integer                 ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                        ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                        ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                        ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                 ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                        ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                        ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                        ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                        ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                        ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                        ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                        ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                        ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                        ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                        ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                        ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                        ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                        ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                        ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                        ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                        ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                        ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                        ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                        ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                        ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                        ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                        ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                        ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                        ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                        ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                        ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                        ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                        ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                        ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                        ;
; NUMBER_OF_MULTIPLIERS                 ; 3                    ; Signed Integer                 ;
; OUTPUT_ACLR                           ; ACLR0                ; Untyped                        ;
; OUTPUT_REGISTER                       ; CLOCK0               ; Untyped                        ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                        ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                        ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                        ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                        ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                        ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                        ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                        ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                        ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                        ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                        ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                        ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                        ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                        ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                        ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                        ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                        ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                        ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                        ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                        ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                        ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                        ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                        ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                        ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                        ;
; port_negate                           ; PORT_UNUSED          ; Untyped                        ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                        ;
; port_signa                            ; PORT_UNUSED          ; Untyped                        ;
; port_signb                            ; PORT_UNUSED          ; Untyped                        ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                        ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                        ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                        ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                        ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                        ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                        ;
; REPRESENTATION_B                      ; SIGNED               ; Untyped                        ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                        ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                        ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                        ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                        ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                        ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                        ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                        ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                        ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                        ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                        ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                        ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                        ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                        ;
; SHIFT_MODE                            ; NO                   ; Untyped                        ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                        ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                        ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                        ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                        ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                        ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                        ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                        ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                        ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                        ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                        ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                        ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                        ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                        ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                        ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                        ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                        ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                        ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                        ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                        ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                        ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                        ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                        ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                        ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                        ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                        ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                        ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                        ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                        ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                        ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                        ;
; USE_SUBNADD                           ; NO                   ; Untyped                        ;
; WIDTH_A                               ; 8                    ; Signed Integer                 ;
; WIDTH_B                               ; 17                   ; Signed Integer                 ;
; WIDTH_C                               ; 16                   ; Signed Integer                 ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                 ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                 ;
; WIDTH_MSB                             ; 17                   ; Untyped                        ;
; WIDTH_RESULT                          ; 27                   ; Signed Integer                 ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                        ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                        ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                        ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                        ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                        ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                        ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                        ;
; CBXI_PARAMETER                        ; altera_mult_add_vp8c ; Untyped                        ;
+---------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                         ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                               ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                       ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                       ;
; selected_device_family                ; Cyclone V           ; String                                                                                                       ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                       ;
; lpm_hint                              ; UNUSED              ; String                                                                                                       ;
; width_a                               ; 8                   ; Signed Integer                                                                                               ;
; input_register_a0                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_a0                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_a0                         ; NONE                ; String                                                                                                       ;
; input_source_a0                       ; DATAA               ; String                                                                                                       ;
; input_register_a1                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_a1                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_a1                         ; NONE                ; String                                                                                                       ;
; input_source_a1                       ; DATAA               ; String                                                                                                       ;
; input_register_a2                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_a2                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_a2                         ; NONE                ; String                                                                                                       ;
; input_source_a2                       ; DATAA               ; String                                                                                                       ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_a3                         ; NONE                ; String                                                                                                       ;
; input_sclr_a3                         ; NONE                ; String                                                                                                       ;
; input_source_a3                       ; DATAA               ; String                                                                                                       ;
; input_a0_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_a0_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_a1_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_a1_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_a2_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_a2_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                       ;
; width_b                               ; 17                  ; Signed Integer                                                                                               ;
; input_register_b0                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_b0                         ; ACLR0               ; String                                                                                                       ;
; input_source_b0                       ; DATAB               ; String                                                                                                       ;
; input_sclr_b0                         ; NONE                ; String                                                                                                       ;
; input_register_b1                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_b1                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_b1                         ; NONE                ; String                                                                                                       ;
; input_source_b1                       ; DATAB               ; String                                                                                                       ;
; input_register_b2                     ; CLOCK0              ; String                                                                                                       ;
; input_aclr_b2                         ; ACLR0               ; String                                                                                                       ;
; input_sclr_b2                         ; NONE                ; String                                                                                                       ;
; input_source_b2                       ; DATAB               ; String                                                                                                       ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_b3                         ; NONE                ; String                                                                                                       ;
; input_sclr_b3                         ; NONE                ; String                                                                                                       ;
; input_source_b3                       ; DATAB               ; String                                                                                                       ;
; input_b0_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_b0_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_b1_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_b1_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_b2_latency_clock                ; CLOCK0              ; String                                                                                                       ;
; input_b2_latency_aclr                 ; ACLR0               ; String                                                                                                       ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                       ;
; width_c                               ; 16                  ; Signed Integer                                                                                               ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_c0                         ; NONE                ; String                                                                                                       ;
; input_sclr_c0                         ; NONE                ; String                                                                                                       ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_c1                         ; NONE                ; String                                                                                                       ;
; input_sclr_c1                         ; NONE                ; String                                                                                                       ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_c2                         ; NONE                ; String                                                                                                       ;
; input_sclr_c2                         ; NONE                ; String                                                                                                       ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                       ;
; input_aclr_c3                         ; NONE                ; String                                                                                                       ;
; input_sclr_c3                         ; NONE                ; String                                                                                                       ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                       ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                       ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                       ;
; width_result                          ; 27                  ; Signed Integer                                                                                               ;
; output_register                       ; CLOCK0              ; String                                                                                                       ;
; output_aclr                           ; ACLR0               ; String                                                                                                       ;
; output_sclr                           ; NONE                ; String                                                                                                       ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                       ;
; representation_a                      ; UNSIGNED            ; String                                                                                                       ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                       ;
; signed_aclr_a                         ; NONE                ; String                                                                                                       ;
; signed_sclr_a                         ; NONE                ; String                                                                                                       ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                       ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                       ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                       ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                       ;
; representation_b                      ; SIGNED              ; String                                                                                                       ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                       ;
; signed_aclr_b                         ; NONE                ; String                                                                                                       ;
; signed_sclr_b                         ; NONE                ; String                                                                                                       ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                       ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                       ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                       ;
; number_of_multipliers                 ; 3                   ; Signed Integer                                                                                               ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                       ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                       ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                       ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                       ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                       ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                       ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                       ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                       ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                       ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                       ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                       ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                       ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                       ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                       ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                       ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                       ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                       ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                       ;
; use_subnadd                           ; NO                  ; String                                                                                                       ;
; adder1_rounding                       ; NO                  ; String                                                                                                       ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                       ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                       ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                       ;
; adder3_rounding                       ; NO                  ; String                                                                                                       ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                       ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                       ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                       ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                       ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                       ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                       ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                       ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                       ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                       ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                       ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                       ;
; width_msb                             ; 17                  ; Signed Integer                                                                                               ;
; output_rounding                       ; NO                  ; String                                                                                                       ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                       ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                       ;
; output_round_aclr                     ; NONE                ; String                                                                                                       ;
; output_round_sclr                     ; NONE                ; String                                                                                                       ;
; chainout_rounding                     ; NO                  ; String                                                                                                       ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                       ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                       ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                       ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                       ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                       ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                       ;
; multiplier01_saturation               ; NO                  ; String                                                                                                       ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                       ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                       ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                       ;
; multiplier23_saturation               ; NO                  ; String                                                                                                       ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                       ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                       ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                       ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                       ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                       ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                       ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                       ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                               ;
; output_saturation                     ; NO                  ; String                                                                                                       ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                       ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                       ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                       ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                       ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                       ;
; chainout_saturation                   ; NO                  ; String                                                                                                       ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                       ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                       ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                       ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                       ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                       ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                       ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                       ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                       ;
; scanouta_aclr                         ; NONE                ; String                                                                                                       ;
; scanouta_sclr                         ; NONE                ; String                                                                                                       ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                               ;
; chainout_adder                        ; NO                  ; String                                                                                                       ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                       ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                       ;
; chainout_aclr                         ; NONE                ; String                                                                                                       ;
; chainout_sclr                         ; NONE                ; String                                                                                                       ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                       ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                       ;
; negate_aclr                           ; NONE                ; String                                                                                                       ;
; negate_sclr                           ; NONE                ; String                                                                                                       ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                       ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                       ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                       ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                       ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                       ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                       ;
; shift_mode                            ; NO                  ; String                                                                                                       ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                       ;
; rotate_aclr                           ; NONE                ; String                                                                                                       ;
; rotate_sclr                           ; NONE                ; String                                                                                                       ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                       ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                       ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                       ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                       ;
; shift_right_aclr                      ; NONE                ; String                                                                                                       ;
; shift_right_sclr                      ; NONE                ; String                                                                                                       ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                       ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                       ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                       ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                       ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                       ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                       ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                       ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                       ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                       ;
; accumulator                           ; NO                  ; String                                                                                                       ;
; accum_direction                       ; ADD                 ; String                                                                                                       ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                               ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                       ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                       ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                       ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                       ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                       ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                       ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                       ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                       ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                       ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                       ;
; double_accum                          ; NO                  ; String                                                                                                       ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                       ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                       ;
; systolic_aclr1                        ; NONE                ; String                                                                                                       ;
; systolic_sclr1                        ; NONE                ; String                                                                                                       ;
; systolic_aclr3                        ; NONE                ; String                                                                                                       ;
; systolic_sclr3                        ; NONE                ; String                                                                                                       ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                       ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                       ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                       ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                       ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                       ;
; width_coef                            ; 18                  ; Signed Integer                                                                                               ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                       ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                       ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                       ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                       ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                       ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                       ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                       ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                       ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                       ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                       ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                       ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                       ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                               ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                               ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                               ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                               ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                               ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                       ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                       ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                       ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                       ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                       ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                       ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                       ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                       ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                       ;
; latency                               ; 2                   ; Signed Integer                                                                                               ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                       ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                       ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                       ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                       ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                       ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                       ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                       ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                       ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                       ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                       ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                       ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                       ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                       ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                       ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                       ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                       ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                       ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                       ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                       ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                       ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                       ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                       ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                       ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                       ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                       ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                       ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                       ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                       ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                       ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                       ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                       ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                       ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                       ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                       ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                       ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                               ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                               ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                               ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                               ;
; width_a_total_msb                     ; 23                  ; Signed Integer                                                                                               ;
; width_a_msb                           ; 7                   ; Signed Integer                                                                                               ;
; width_b_total_msb                     ; 50                  ; Signed Integer                                                                                               ;
; width_b_msb                           ; 16                  ; Signed Integer                                                                                               ;
; width_c_total_msb                     ; 47                  ; Signed Integer                                                                                               ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                               ;
; width_scanina                         ; 8                   ; Signed Integer                                                                                               ;
; width_scanina_msb                     ; 7                   ; Signed Integer                                                                                               ;
; width_scaninb                         ; 17                  ; Signed Integer                                                                                               ;
; width_scaninb_msb                     ; 16                  ; Signed Integer                                                                                               ;
; width_sourcea_msb                     ; 2                   ; Signed Integer                                                                                               ;
; width_sourceb_msb                     ; 2                   ; Signed Integer                                                                                               ;
; width_scanouta_msb                    ; 7                   ; Signed Integer                                                                                               ;
; width_scanoutb_msb                    ; 16                  ; Signed Integer                                                                                               ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                               ;
; width_result_msb                      ; 26                  ; Signed Integer                                                                                               ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                               ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                               ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                       ;
; width_a_ext                           ; 8                   ; Signed Integer                                                                                               ;
; width_a_ext_msb                       ; 7                   ; Signed Integer                                                                                               ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                               ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                       ;
; width_b_ext                           ; 17                  ; Signed Integer                                                                                               ;
; width_b_ext_msb                       ; 16                  ; Signed Integer                                                                                               ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                               ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                       ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                               ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                               ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                               ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                       ;
; width_c_ext                           ; 16                  ; Signed Integer                                                                                               ;
; width_c_ext_msb                       ; 15                  ; Signed Integer                                                                                               ;
; width_scanchain                       ; 8                   ; Signed Integer                                                                                               ;
; width_scanchain_msb                   ; 7                   ; Signed Integer                                                                                               ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                       ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                       ;
; width_preadder_input_a                ; 8                   ; Signed Integer                                                                                               ;
; width_preadder_input_a_msb            ; 7                   ; Signed Integer                                                                                               ;
; width_preadder_adder_result           ; 18                  ; Signed Integer                                                                                               ;
; width_preadder_output_a               ; 8                   ; Signed Integer                                                                                               ;
; width_preadder_output_a_msb           ; 7                   ; Signed Integer                                                                                               ;
; width_preadder_output_b               ; 17                  ; Signed Integer                                                                                               ;
; width_preadder_output_b_msb           ; 16                  ; Signed Integer                                                                                               ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                       ;
; multiplier_input_representation_b     ; SIGNED              ; String                                                                                                       ;
; width_mult_source_a                   ; 8                   ; Signed Integer                                                                                               ;
; width_mult_source_a_msb               ; 7                   ; Signed Integer                                                                                               ;
; width_mult_source_b                   ; 17                  ; Signed Integer                                                                                               ;
; width_mult_source_b_msb               ; 16                  ; Signed Integer                                                                                               ;
; width_mult_result                     ; 26                  ; Signed Integer                                                                                               ;
; width_mult_result_msb                 ; 25                  ; Signed Integer                                                                                               ;
; width_adder_source                    ; 26                  ; Signed Integer                                                                                               ;
; width_adder_source_msb                ; 25                  ; Signed Integer                                                                                               ;
; width_adder_result                    ; 28                  ; Signed Integer                                                                                               ;
; width_adder_result_msb                ; 27                  ; Signed Integer                                                                                               ;
; width_chainin_ext                     ; 26                  ; Signed Integer                                                                                               ;
; width_original_result                 ; 28                  ; Signed Integer                                                                                               ;
; width_original_result_msb             ; 27                  ; Signed Integer                                                                                               ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                               ;
; width_result_output                   ; 29                  ; Signed Integer                                                                                               ;
; width_result_output_msb               ; 28                  ; Signed Integer                                                                                               ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Ctrl:u9 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; H_FRONT        ; 16    ; Signed Integer                  ;
; H_SYNC         ; 96    ; Signed Integer                  ;
; H_BACK         ; 48    ; Signed Integer                  ;
; H_ACT          ; 640   ; Signed Integer                  ;
; H_BLANK        ; 160   ; Signed Integer                  ;
; H_TOTAL        ; 800   ; Signed Integer                  ;
; V_FRONT        ; 11    ; Signed Integer                  ;
; V_SYNC         ; 2     ; Signed Integer                  ;
; V_BACK         ; 31    ; Signed Integer                  ;
; V_ACT          ; 480   ; Signed Integer                  ;
; V_BLANK        ; 44    ; Signed Integer                  ;
; V_TOTAL        ; 524   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-----------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                            ;
+----------------+-----------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                         ;
; NUMBER_OF_TAPS ; 1               ; Signed Integer                                                  ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                  ;
; WIDTH          ; 16              ; Signed Integer                                                  ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                         ;
; CBXI_PARAMETER ; shift_taps_9c61 ; Untyped                                                         ;
+----------------+-----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-----------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                            ;
+----------------+-----------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                         ;
; NUMBER_OF_TAPS ; 1               ; Signed Integer                                                  ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                  ;
; WIDTH          ; 16              ; Signed Integer                                                  ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                         ;
; CBXI_PARAMETER ; shift_taps_9c61 ; Untyped                                                         ;
+----------------+-----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC:u12 ;
+------------------+----------+------------------------------+
; Parameter Name   ; Value    ; Type                         ;
+------------------+----------+------------------------------+
; REF_CLK          ; 18562000 ; Signed Integer               ;
; SAMPLE_RATE      ; 48000    ; Signed Integer               ;
; DATA_WIDTH       ; 16       ; Signed Integer               ;
; CHANNEL_NUM      ; 2        ; Signed Integer               ;
; SIN_SAMPLE_DATA  ; 48       ; Signed Integer               ;
; FLASH_DATA_NUM   ; 1048576  ; Signed Integer               ;
; SDRAM_DATA_NUM   ; 4194304  ; Signed Integer               ;
; SRAM_DATA_NUM    ; 262144   ; Signed Integer               ;
; FLASH_ADDR_WIDTH ; 20       ; Signed Integer               ;
; SDRAM_ADDR_WIDTH ; 22       ; Signed Integer               ;
; SRAM_ADDR_WIDTH  ; 18       ; Signed Integer               ;
; FLASH_DATA_WIDTH ; 8        ; Signed Integer               ;
; SDRAM_DATA_WIDTH ; 16       ; Signed Integer               ;
; SRAM_DATA_WIDTH  ; 16       ; Signed Integer               ;
; SIN_SANPLE       ; 0        ; Signed Integer               ;
; FLASH_DATA       ; 1        ; Signed Integer               ;
; SDRAM_DATA       ; 2        ; Signed Integer               ;
; SRAM_DATA        ; 3        ; Signed Integer               ;
+------------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u1 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 51       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                          ;
+----------------------------+--------------------------------------------------------------------------+
; Name                       ; Value                                                                    ;
+----------------------------+--------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
+----------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 2                                                     ;
; Entity Instance            ; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 640                                                   ;
;     -- WIDTH               ; 16                                                    ;
; Entity Instance            ; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 640                                                   ;
;     -- WIDTH               ; 16                                                    ;
+----------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u1|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_DAC:u12"                                                                                                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iSrc_Select[1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iSrc_Select[0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; oFLASH_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iFLASH_DATA    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oSDRAM_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iSDRAM_DATA    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oSRAM_ADDR     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iSRAM_DATA     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Line_Buffer:u11"                                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Line_Buffer:u10"                                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "renderTest:r1|ballMoveTest:ball"                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; sel_x ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "sel_x[2..1]" have no fanouts ;
; sel_x ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; sel_y ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "sel_y[2..1]" have no fanouts ;
; sel_y ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "renderTest:r1|drawCtrlTest:dctrlTop"                                                                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; state ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "state[5..1]" have no fanouts ;
; state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "renderTest:r1"                                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; y_g  ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (7 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_r  ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (7 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:h5"                                                                                                                                       ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "hex_digit[3..3]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:h2"                                                                                                                                       ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "hex_digit[3..3]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Ctrl:u9"                                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oVGA_R     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_G     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_B     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_HS    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_VS    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_SYNC  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_BLANK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_CLOCK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oAddress   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u2" ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; datab_0[16..10] ; Input ; Info     ; Stuck at GND ;
; datab_0[8..7]   ; Input ; Info     ; Stuck at GND ;
; datab_0[1..0]   ; Input ; Info     ; Stuck at GND ;
; datab_0[9]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[6]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[5]      ; Input ; Info     ; Stuck at GND ;
; datab_0[4]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[3]      ; Input ; Info     ; Stuck at GND ;
; datab_0[2]      ; Input ; Info     ; Stuck at VCC ;
; datab_1[16..11] ; Input ; Info     ; Stuck at GND ;
; datab_1[9..4]   ; Input ; Info     ; Stuck at GND ;
; datab_1[2..1]   ; Input ; Info     ; Stuck at GND ;
; datab_1[10]     ; Input ; Info     ; Stuck at VCC ;
; datab_1[3]      ; Input ; Info     ; Stuck at VCC ;
; datab_1[0]      ; Input ; Info     ; Stuck at VCC ;
; datab_2         ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u1"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; datab_0[16..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[5]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[4]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[16..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_1[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[16..9]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_2[6..5]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_2[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u0" ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; datab_0[16..10] ; Input ; Info     ; Stuck at GND ;
; datab_0[8..7]   ; Input ; Info     ; Stuck at GND ;
; datab_0[1..0]   ; Input ; Info     ; Stuck at GND ;
; datab_0[9]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[6]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[5]      ; Input ; Info     ; Stuck at GND ;
; datab_0[4]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[3]      ; Input ; Info     ; Stuck at GND ;
; datab_0[2]      ; Input ; Info     ; Stuck at VCC ;
; datab_1         ; Input ; Info     ; Stuck at GND ;
; datab_2[9..8]   ; Input ; Info     ; Stuck at VCC ;
; datab_2[5..4]   ; Input ; Info     ; Stuck at VCC ;
; datab_2[16..10] ; Input ; Info     ; Stuck at GND ;
; datab_2[7..6]   ; Input ; Info     ; Stuck at GND ;
; datab_2[3..1]   ; Input ; Info     ; Stuck at GND ;
; datab_2[0]      ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; oDVAL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YUV422_to_444:u7"                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iX   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2"                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2"                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_FULL             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[6..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR[11]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[9..8]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[22..18]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[14..13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[6..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[17]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; CLK                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DIV:u5"                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; denom[2..1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[3]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom[0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; quotient[9..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ITU_656_Decoder:u4"                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oTV_Y    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oTV_Cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TD_Detect:u2"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; oPAL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1425                        ;
;     CLR               ; 710                         ;
;     CLR SCLR          ; 95                          ;
;     CLR SLD           ; 3                           ;
;     ENA               ; 66                          ;
;     ENA CLR           ; 241                         ;
;     ENA CLR SCLR      ; 64                          ;
;     ENA SCLR          ; 22                          ;
;     ENA SCLR SLD      ; 11                          ;
;     ENA SLD           ; 38                          ;
;     SCLR              ; 97                          ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 4                           ;
;     plain             ; 72                          ;
; arriav_io_obuf        ; 97                          ;
; arriav_lcell_comb     ; 1351                        ;
;     arith             ; 405                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 349                         ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 3                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 887                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 118                         ;
;         3 data inputs ; 135                         ;
;         4 data inputs ; 158                         ;
;         5 data inputs ; 218                         ;
;         6 data inputs ; 222                         ;
;     shared            ; 57                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 13                          ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 241                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 105                         ;
;                       ;                             ;
; Max LUT depth         ; 6.20                        ;
; Average LUT depth     ; 2.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 28 11:28:01 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_TV -c DE1_SoC_TV
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10090): Verilog HDL syntax warning at ballMoveTest.v(62): extra block comment delimiter characters /* within block comment File: C:/Users/adeeb/Desktop/ballMove/ballMoveTest.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file /users/adeeb/desktop/ballmove/ballmovetest.v
    Info (12023): Found entity 1: ballMoveTest File: C:/Users/adeeb/Desktop/ballMove/ballMoveTest.v Line: 97
Info (12021): Found 2 design units, including 2 entities, in source file /users/adeeb/desktop/ballmove/ballmove.v
    Info (12023): Found entity 1: ballMoveDataPath File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 1
    Info (12023): Found entity 2: ballMoveControlPath File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 102
Warning (10090): Verilog HDL syntax warning at renderTest.v(56): extra block comment delimiter characters /* within block comment File: C:/Users/adeeb/Desktop/render/renderTest.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file /users/adeeb/desktop/render/rendertest.v
    Info (12023): Found entity 1: renderTest File: C:/Users/adeeb/Desktop/render/renderTest.v Line: 89
Warning (10090): Verilog HDL syntax warning at render.v(64): extra block comment delimiter characters /* within block comment File: C:/Users/adeeb/Desktop/render/render.v Line: 64
Warning (10090): Verilog HDL syntax warning at render.v(102): extra block comment delimiter characters /* within block comment File: C:/Users/adeeb/Desktop/render/render.v Line: 102
Info (12021): Found 1 design units, including 1 entities, in source file /users/adeeb/desktop/render/render.v
    Info (12023): Found entity 1: hex_decoder File: C:/Users/adeeb/Desktop/render/render.v Line: 191
Info (12021): Found 3 design units, including 3 entities, in source file /users/adeeb/desktop/render/drawctrltest/drawctrltest.v
    Info (12023): Found entity 1: drawCtrlTest File: C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v Line: 25
    Info (12023): Found entity 2: drawCtrl_Ctrl File: C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v Line: 97
    Info (12023): Found entity 3: drawCtrl_dataPath File: C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v Line: 291
Info (12021): Found 0 design units, including 0 entities, in source file /users/adeeb/desktop/render/drawctrltest/drawctrl.v
Warning (10090): Verilog HDL syntax warning at rectangletTest.v(56): extra block comment delimiter characters /* within block comment File: C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v Line: 56
Warning (10090): Verilog HDL syntax warning at rectangletTest.v(76): extra block comment delimiter characters /* within block comment File: C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v Line: 76
Info (12021): Found 3 design units, including 3 entities, in source file /users/adeeb/desktop/render/rectanglettest/rectanglettest.v
    Info (12023): Found entity 1: rectangleTop File: C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v Line: 134
    Info (12023): Found entity 2: rectangleData File: C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v Line: 203
    Info (12023): Found entity 3: rectangleCtrl File: C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v Line: 261
Info (12021): Found 0 design units, including 0 entities, in source file /users/adeeb/desktop/render/rectanglettest/rectangle.v
Info (12021): Found 1 design units, including 1 entities, in source file /users/adeeb/desktop/render/rectanglettest/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /users/adeeb/desktop/render/rectanglettest/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/adeeb/desktop/render/rectanglettest/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/adeeb/desktop/render/rectanglettest/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file /users/adeeb/desktop/de1_soc_tv/datapath.v
    Info (12023): Found entity 1: dataPath File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DataPath.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/adeeb/desktop/de1_soc_tv/controlpath.v
    Info (12023): Found entity 1: controlPath File: C:/Users/adeeb/Desktop/DE1_SoC_TV/ControlPath.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll/sdram_pll_0002.v
    Info (12023): Found entity 1: Sdram_PLL_0002 File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/yuv422_to_444.v
    Info (12023): Found entity 1: YUV422_to_444 File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/YUV422_to_444.v Line: 1
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(142): truncated literal to match 17 bits File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/YCbCr2RGB.v Line: 142
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(143): truncated literal to match 17 bits File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/YCbCr2RGB.v Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file v/ycbcr2rgb.v
    Info (12023): Found entity 1: YCbCr2RGB File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/YCbCr2RGB.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_ctrl.v
    Info (12023): Found entity 1: VGA_Ctrl File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/VGA_Ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/tp_ram.v
    Info (12023): Found entity 1: TP_RAM File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/TP_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/td_detect.v
    Info (12023): Found entity 1: TD_Detect File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/TD_Detect.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/itu_656_decoder.v
    Info (12023): Found entity 1: ITU_656_Decoder File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/ITU_656_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/mac_3.v
    Info (12023): Found entity 1: MAC_3 File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/MAC_3.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/pll.v
    Info (12023): Found entity 1: PLL File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/Line_Buffer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/div.v
    Info (12023): Found entity 1: DIV File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/DIV.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_dac.v
    Info (12023): Found entity 1: AUDIO_DAC File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/AUDIO_DAC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v
    Info (12023): Found entity 1: SEG7_LUT_6 File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/SEG7_LUT_6.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at renderTest.v(172): created implicit net for "sel_x" File: C:/Users/adeeb/Desktop/render/renderTest.v Line: 172
Warning (10236): Verilog HDL Implicit Net warning at renderTest.v(173): created implicit net for "sel_y" File: C:/Users/adeeb/Desktop/render/renderTest.v Line: 173
Warning (12125): Using design file de1_soc_tv.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE1_SoC_TV File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_tv.v(266): created implicit net for "GPIO_A" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 266
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_tv.v(267): created implicit net for "GPIO_B" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 267
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_tv.v(274): created implicit net for "LED" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 274
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_tv.v(343): created implicit net for "WR1_FULL" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 343
Info (12127): Elaborating entity "DE1_SoC_TV" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de1_soc_tv.v(266): object "GPIO_A" assigned a value but never read File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 266
Warning (10036): Verilog HDL or VHDL warning at de1_soc_tv.v(267): object "GPIO_B" assigned a value but never read File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 267
Warning (10036): Verilog HDL or VHDL warning at de1_soc_tv.v(274): object "LED" assigned a value but never read File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 274
Warning (10036): Verilog HDL or VHDL warning at de1_soc_tv.v(436): object "X_r" assigned a value but never read File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 436
Warning (10036): Verilog HDL or VHDL warning at de1_soc_tv.v(437): object "R" assigned a value but never read File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 437
Warning (10036): Verilog HDL or VHDL warning at de1_soc_tv.v(438): object "G" assigned a value but never read File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 438
Warning (10036): Verilog HDL or VHDL warning at de1_soc_tv.v(439): object "B" assigned a value but never read File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 439
Warning (10036): Verilog HDL or VHDL warning at de1_soc_tv.v(442): object "found_g" assigned a value but never read File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 442
Warning (10230): Verilog HDL assignment warning at de1_soc_tv.v(266): truncated value with size 36 to match size of target (1) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 266
Warning (10230): Verilog HDL assignment warning at de1_soc_tv.v(267): truncated value with size 36 to match size of target (1) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 267
Warning (10230): Verilog HDL assignment warning at de1_soc_tv.v(274): truncated value with size 11 to match size of target (1) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 274
Warning (10230): Verilog HDL assignment warning at de1_soc_tv.v(460): truncated value with size 32 to match size of target (4) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 460
Warning (10034): Output port "LEDR[8..6]" at de1_soc_tv.v(171) has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 171
Warning (10034): Output port "LEDR[4]" at de1_soc_tv.v(171) has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 171
Warning (10034): Output port "LEDR[1..0]" at de1_soc_tv.v(171) has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 171
Warning (10034): Output port "ADC_DIN" at de1_soc_tv.v(40) has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 40
Warning (10034): Output port "ADC_SCLK" at de1_soc_tv.v(42) has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 42
Warning (10034): Output port "FAN_CTRL" at de1_soc_tv.v(78) has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 78
Warning (10034): Output port "IRDA_TXD" at de1_soc_tv.v(165) has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 165
Warning (10665): Bidirectional port "AUD_DACLRCK" at de1_soc_tv.v(49) has a one-way connection to bidirectional port "AUD_ADCLRCK" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 49
Info (12128): Elaborating entity "TD_Detect" for hierarchy "TD_Detect:u2" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 304
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u3" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 311
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/Reset_Delay.v Line: 22
Info (12128): Elaborating entity "ITU_656_Decoder" for hierarchy "ITU_656_Decoder:u4" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 325
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(44): truncated value with size 18 to match size of target (10) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/ITU_656_Decoder.v Line: 44
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(124): truncated value with size 32 to match size of target (10) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/ITU_656_Decoder.v Line: 124
Info (12128): Elaborating entity "DIV" for hierarchy "DIV:u5" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 333
Info (12128): Elaborating entity "lpm_divide" for hierarchy "DIV:u5|lpm_divide:LPM_DIVIDE_component" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/DIV.v Line: 66
Info (12130): Elaborated megafunction instantiation "DIV:u5|lpm_divide:LPM_DIVIDE_component" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/DIV.v Line: 66
Info (12133): Instantiated megafunction "DIV:u5|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/DIV.v Line: 66
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "4"
    Info (12134): Parameter "lpm_widthn" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3t.tdf
    Info (12023): Found entity 1: lpm_divide_h3t File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/lpm_divide_h3t.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_h3t" for hierarchy "DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3li.tdf
    Info (12023): Found entity 1: sign_div_unsign_3li File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/sign_div_unsign_3li.tdf Line: 24
Info (12128): Elaborating entity "sign_div_unsign_3li" for hierarchy "DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/lpm_divide_h3t.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_tuf.tdf
    Info (12023): Found entity 1: alt_u_div_tuf File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/alt_u_div_tuf.tdf Line: 24
Info (12128): Elaborating entity "alt_u_div_tuf" for hierarchy "DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/sign_div_unsign_3li.tdf Line: 34
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 375
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(364): truncated value with size 32 to match size of target (10) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 364
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 189
Info (12128): Elaborating entity "Sdram_PLL_0002" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v Line: 91
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "27.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3055 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "18.367346 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 208
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/control_interface.v Line: 120
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/control_interface.v Line: 125
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/control_interface.v Line: 150
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/command.v Line: 239
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 243
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 256
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_bg02.tdf
    Info (12023): Found entity 1: dcfifo_bg02 File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dcfifo_bg02.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_bg02" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/a_gray2bin_oab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dcfifo_bg02.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/a_graycounter_nv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dcfifo_bg02.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/a_graycounter_jdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dcfifo_bg02.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d3f1.tdf
    Info (12023): Found entity 1: altsyncram_d3f1 File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d3f1" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dcfifo_bg02.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dcfifo_bg02.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dcfifo_bg02.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dcfifo_bg02.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/cmpr_906.tdf Line: 22
Info (12128): Elaborating entity "cmpr_906" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/dcfifo_bg02.tdf Line: 80
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 285
Info (12128): Elaborating entity "YUV422_to_444" for hierarchy "YUV422_to_444:u7" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 387
Info (12128): Elaborating entity "YCbCr2RGB" for hierarchy "YCbCr2RGB:u8" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 402
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(113): truncated value with size 32 to match size of target (20) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/YCbCr2RGB.v Line: 113
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(114): truncated value with size 32 to match size of target (20) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/YCbCr2RGB.v Line: 114
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(115): truncated value with size 32 to match size of target (20) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/YCbCr2RGB.v Line: 115
Info (12128): Elaborating entity "MAC_3" for hierarchy "YCbCr2RGB:u8|MAC_3:u0" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/YCbCr2RGB.v Line: 130
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/MAC_3.v Line: 244
Info (12130): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/MAC_3.v Line: 244
Info (12133): Instantiated megafunction "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst" with the following parameter: File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/MAC_3.v Line: 244
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "17"
    Info (12134): Parameter "width_result" = "27"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "latency" = "2"
    Info (12134): Parameter "input_a0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a2_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a2_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b2_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b2_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vp8c.v
    Info (12023): Found entity 1: altera_mult_add_vp8c File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altera_mult_add_vp8c.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vp8c" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altera_mult_add_vp8c.v Line: 113
Info (12130): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altera_mult_add_vp8c.v Line: 113
Info (12133): Instantiated megafunction "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altera_mult_add_vp8c.v Line: 113
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a2_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b2_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "2"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "17"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "27"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_register_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2031
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2031
Info (12128): Elaborating entity "ama_latency_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1069
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1069
Info (12128): Elaborating entity "ama_register_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_register_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2031
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2031
Info (12128): Elaborating entity "ama_latency_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3018
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3018
Info (12128): Elaborating entity "ama_register_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "VGA_Ctrl" for hierarchy "VGA_Ctrl:u9" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 431
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (22) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/VGA_Ctrl.v Line: 67
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(70): truncated value with size 32 to match size of target (11) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/VGA_Ctrl.v Line: 70
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/VGA_Ctrl.v Line: 71
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h0" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 491
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 533
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_m6m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_m6m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_m6m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "renderTest" for hierarchy "renderTest:r1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 571
Info (12128): Elaborating entity "drawCtrlTest" for hierarchy "renderTest:r1|drawCtrlTest:dctrlTop" File: C:/Users/adeeb/Desktop/render/renderTest.v Line: 144
Info (12128): Elaborating entity "drawCtrl_Ctrl" for hierarchy "renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_Ctrl:cp" File: C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v Line: 66
Info (12128): Elaborating entity "drawCtrl_dataPath" for hierarchy "renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp" File: C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v Line: 90
Info (12128): Elaborating entity "rectangleTop" for hierarchy "renderTest:r1|rectangleTop:rctTop" File: C:/Users/adeeb/Desktop/render/renderTest.v Line: 162
Info (12128): Elaborating entity "rectangleData" for hierarchy "renderTest:r1|rectangleTop:rctTop|rectangleData:dp" File: C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v Line: 176
Info (12128): Elaborating entity "rectangleCtrl" for hierarchy "renderTest:r1|rectangleTop:rctTop|rectangleCtrl:cp" File: C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v Line: 196
Info (12128): Elaborating entity "ballMoveTest" for hierarchy "renderTest:r1|ballMoveTest:ball" File: C:/Users/adeeb/Desktop/render/renderTest.v Line: 175
Info (12128): Elaborating entity "ballMoveDataPath" for hierarchy "renderTest:r1|ballMoveTest:ball|ballMoveDataPath:ballDp" File: C:/Users/adeeb/Desktop/ballMove/ballMoveTest.v Line: 140
Info (12128): Elaborating entity "ballMoveControlPath" for hierarchy "renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp" File: C:/Users/adeeb/Desktop/ballMove/ballMoveTest.v Line: 156
Critical Warning (10237): Verilog HDL warning at ballMove.v(137): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 137
Critical Warning (10237): Verilog HDL warning at ballMove.v(138): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 138
Warning (10240): Verilog HDL Always Construct warning at ballMove.v(151): inferring latch(es) for variable "x_sel", which holds its previous value in one or more paths through the always construct File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 151
Warning (10240): Verilog HDL Always Construct warning at ballMove.v(151): inferring latch(es) for variable "y_sel", which holds its previous value in one or more paths through the always construct File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 151
Info (10041): Inferred latch for "y_sel[0]" at ballMove.v(151) File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 151
Info (10041): Inferred latch for "y_sel[1]" at ballMove.v(151) File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 151
Info (10041): Inferred latch for "y_sel[2]" at ballMove.v(151) File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 151
Info (10041): Inferred latch for "x_sel[0]" at ballMove.v(151) File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 151
Info (10041): Inferred latch for "x_sel[1]" at ballMove.v(151) File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 151
Info (10041): Inferred latch for "x_sel[2]" at ballMove.v(151) File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 151
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "Line_Buffer:u10" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 627
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/Line_Buffer.v Line: 73
Info (12130): Elaborated megafunction instantiation "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/Line_Buffer.v Line: 73
Info (12133): Instantiated megafunction "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/Line_Buffer.v Line: 73
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_9c61.tdf
    Info (12023): Found entity 1: shift_taps_9c61 File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/shift_taps_9c61.tdf Line: 28
Info (12128): Elaborating entity "shift_taps_9c61" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffj1.tdf
    Info (12023): Found entity 1: altsyncram_ffj1 File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_ffj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ffj1" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/shift_taps_9c61.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf
    Info (12023): Found entity 1: cntr_lmf File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/cntr_lmf.tdf Line: 27
Info (12128): Elaborating entity "cntr_lmf" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/shift_taps_9c61.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf
    Info (12023): Found entity 1: cmpr_pac File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/cmpr_pac.tdf Line: 22
Info (12128): Elaborating entity "cmpr_pac" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/cntr_lmf.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf
    Info (12023): Found entity 1: cntr_b6h File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/cntr_b6h.tdf Line: 27
Info (12128): Elaborating entity "cntr_b6h" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/shift_taps_9c61.tdf Line: 41
Info (12128): Elaborating entity "AUDIO_DAC" for hierarchy "AUDIO_DAC:u12" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 642
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/AUDIO_DAC.v Line: 92
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/AUDIO_DAC.v Line: 117
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/AUDIO_DAC.v Line: 125
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/AUDIO_DAC.v Line: 133
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/AUDIO_DAC.v Line: 146
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (20) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/AUDIO_DAC.v Line: 160
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/AUDIO_DAC.v Line: 196
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/AUDIO_DAC.v Line: 227
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/AUDIO_DAC.v Line: 256
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 650
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/I2C_AV_Config.v Line: 55
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/I2C_AV_Config.v Line: 106
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u1|I2C_Controller:u0" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/I2C_AV_Config.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/v/I2C_Controller.v Line: 90
Warning (12241): 18 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 47
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 49
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 39
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 86
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 174
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 175
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 176
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 177
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 49
Warning (13012): Latch renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|y_sel[0] has unsafe behavior File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|currentState.S_HIT_WALL File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 119
Warning (13012): Latch renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|y_sel[1] has unsafe behavior File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|currentState.S_START_MOVE File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 119
Warning (13012): Latch renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|x_sel[1] has unsafe behavior File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|currentState.S_HIT_PADDLE File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 119
Warning (13012): Latch renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|x_sel[0] has unsafe behavior File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp|currentState.S_START_MOVE File: C:/Users/adeeb/Desktop/ballMove/ballMove.v Line: 119
Info (13000): Registers with preset signals will power-up high File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[8]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[9]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[9]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[10]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[10]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[10]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[10]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[11]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[11]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~3" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[12]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[12]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[12]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[12]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~3" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[7]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~3" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[7]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~3" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[15]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~3" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[16]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 46
    Warning (13010): Node "AUD_BCLK~synth" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 47
    Warning (13010): Node "AUD_DACLRCK~synth" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 49
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 40
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 42
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 48
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 65
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 78
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 165
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 171
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 171
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 171
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 171
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 171
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 171
    Warning (13410): Pin "TD_RESET_N" is stuck at VCC File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 186
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 196
Info (286030): Timing-Driven Synthesis is running
Info (17049): 152 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Info (144001): Generated suppressed messages file C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/DE1_SoC_TV.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/db/altsyncram_d3f1.tdf Line: 37
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 41
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 45
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 53
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 56
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 59
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 164
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 180
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 180
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 180
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 180
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 180
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 180
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 180
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 180
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 180
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/de1_soc_tv.v Line: 180
Info (21057): Implemented 2450 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 112 output pins
    Info (21060): Implemented 97 bidirectional pins
    Info (21061): Implemented 2094 logic cells
    Info (21064): Implemented 105 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 230 warnings
    Info: Peak virtual memory: 4934 megabytes
    Info: Processing ended: Wed Nov 28 11:28:43 2018
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/adeeb/Desktop/DE1_SoC_TV/DE1_SoC_TV/DE1_SoC_TV.map.smsg.


