{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461617774768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461617774779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 13:56:14 2016 " "Processing started: Mon Apr 25 13:56:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461617774779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461617774779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux4 -c mux4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux4 -c mux4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461617774779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461617776127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controler " "Found entity 1: controler" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617776595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617776595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.v" "" { Text "D:/school/CPE300/Final_Project/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617776689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617776689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/count2b.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/count2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 count2b " "Found entity 1: count2b" {  } { { "../count2b.v" "" { Text "D:/school/CPE300/Final_Project/count2b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617776798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617776798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.v" "" { Text "D:/school/CPE300/Final_Project/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617776907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617776907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/relp.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/relp.v" { { "Info" "ISGN_ENTITY_NAME" "1 relp " "Found entity 1: relp" {  } { { "../relp.v" "" { Text "D:/school/CPE300/Final_Project/relp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617777016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617777016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/reln.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/reln.v" { { "Info" "ISGN_ENTITY_NAME" "1 reln " "Found entity 1: reln" {  } { { "../reln.v" "" { Text "D:/school/CPE300/Final_Project/reln.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617777125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617777125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/regifile.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/regifile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regifile " "Found entity 1: regifile" {  } { { "../regifile.v" "" { Text "D:/school/CPE300/Final_Project/regifile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617777219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617777219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/school/CPE300/Final_Project/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617777313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617777313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/pcreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcreg " "Found entity 1: pcreg" {  } { { "../pcreg.v" "" { Text "D:/school/CPE300/Final_Project/pcreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617777375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617777375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/pcmux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/pcmux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcmux2 " "Found entity 1: pcmux2" {  } { { "../pcmux2.v" "" { Text "D:/school/CPE300/Final_Project/pcmux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617777469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617777469 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "outreg.v(7) " "Verilog HDL information at outreg.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../outreg.v" "" { Text "D:/school/CPE300/Final_Project/outreg.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461617777562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/outreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/outreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 outreg " "Found entity 1: outreg" {  } { { "../outreg.v" "" { Text "D:/school/CPE300/Final_Project/outreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617777578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617777578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "../mux5.v" "" { Text "D:/school/CPE300/Final_Project/mux5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617777671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617777671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../mux4.v" "" { Text "D:/school/CPE300/Final_Project/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617777781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617777781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/irreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/irreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRreg " "Found entity 1: IRreg" {  } { { "../IRreg.v" "" { Text "D:/school/CPE300/Final_Project/IRreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617777874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617777874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/incer.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/incer.v" { { "Info" "ISGN_ENTITY_NAME" "1 incer " "Found entity 1: incer" {  } { { "../incer.v" "" { Text "D:/school/CPE300/Final_Project/incer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617777983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617777983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu.v" "" { Text "D:/school/CPE300/Final_Project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617778108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617778108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../accumulator.v" "" { Text "D:/school/CPE300/Final_Project/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617778217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617778217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.v" "" { Text "D:/school/CPE300/Final_Project/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617778311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617778311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controler " "Elaborating entity \"controler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461617779029 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.v(132) " "Verilog HDL Casex/Casez warning at controller.v(132): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 132 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1461617779044 "|top|controler:conunit"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.v(156) " "Verilog HDL Casex/Casez warning at controller.v(156): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 156 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1461617779044 "|top|controler:conunit"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.v(187) " "Verilog HDL Casex/Casez warning at controller.v(187): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 187 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1461617779044 "|top|controler:conunit"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.v(220) " "Verilog HDL Casex/Casez warning at controller.v(220): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 220 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1461617779044 "|top|controler:conunit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(41) " "Verilog HDL Case Statement warning at controller.v(41): incomplete case statement has no default case item" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1461617779044 "|top|controler:conunit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(268) " "Verilog HDL Case Statement warning at controller.v(268): incomplete case statement has no default case item" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 268 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1461617779044 "|top|controler:conunit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(32) " "Verilog HDL Case Statement warning at controller.v(32): incomplete case statement has no default case item" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1461617779044 "|top|controler:conunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controls controller.v(32) " "Verilog HDL Always Construct warning at controller.v(32): inferring latch(es) for variable \"controls\", which holds its previous value in one or more paths through the always construct" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1461617779044 "|top|controler:conunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetcount controller.v(32) " "Verilog HDL Always Construct warning at controller.v(32): inferring latch(es) for variable \"resetcount\", which holds its previous value in one or more paths through the always construct" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1461617779044 "|top|controler:conunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop controller.v(32) " "Verilog HDL Always Construct warning at controller.v(32): inferring latch(es) for variable \"stop\", which holds its previous value in one or more paths through the always construct" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1461617779060 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop controller.v(32) " "Inferred latch for \"stop\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779060 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetcount controller.v(32) " "Inferred latch for \"resetcount\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779060 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[0\] controller.v(32) " "Inferred latch for \"controls\[0\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779060 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[1\] controller.v(32) " "Inferred latch for \"controls\[1\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779060 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[2\] controller.v(32) " "Inferred latch for \"controls\[2\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779060 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[3\] controller.v(32) " "Inferred latch for \"controls\[3\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779060 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[4\] controller.v(32) " "Inferred latch for \"controls\[4\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779060 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[5\] controller.v(32) " "Inferred latch for \"controls\[5\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779060 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[6\] controller.v(32) " "Inferred latch for \"controls\[6\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779060 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[7\] controller.v(32) " "Inferred latch for \"controls\[7\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779075 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[8\] controller.v(32) " "Inferred latch for \"controls\[8\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779075 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[9\] controller.v(32) " "Inferred latch for \"controls\[9\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779075 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[10\] controller.v(32) " "Inferred latch for \"controls\[10\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779075 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[11\] controller.v(32) " "Inferred latch for \"controls\[11\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779075 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[12\] controller.v(32) " "Inferred latch for \"controls\[12\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779075 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[13\] controller.v(32) " "Inferred latch for \"controls\[13\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779075 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[14\] controller.v(32) " "Inferred latch for \"controls\[14\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779075 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[15\] controller.v(32) " "Inferred latch for \"controls\[15\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779075 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[16\] controller.v(32) " "Inferred latch for \"controls\[16\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779075 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[17\] controller.v(32) " "Inferred latch for \"controls\[17\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779075 "|top|controler:conunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[18\] controller.v(32) " "Inferred latch for \"controls\[18\]\" at controller.v(32)" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461617779075 "|top|controler:conunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count2b count2b:counter " "Elaborating entity \"count2b\" for hierarchy \"count2b:counter\"" {  } { { "../controller.v" "counter" { Text "D:/school/CPE300/Final_Project/controller.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461617779138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controls\[1\] " "LATCH primitive \"controls\[1\]\" is permanently enabled" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1461617779996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controls\[2\] " "LATCH primitive \"controls\[2\]\" is permanently enabled" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1461617779996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controls\[3\] " "LATCH primitive \"controls\[3\]\" is permanently enabled" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1461617779996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controls\[4\] " "LATCH primitive \"controls\[4\]\" is permanently enabled" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1461617779996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controls\[5\] " "LATCH primitive \"controls\[5\]\" is permanently enabled" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1461617779996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controls\[9\] " "LATCH primitive \"controls\[9\]\" is permanently enabled" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1461617779996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controls\[10\] " "LATCH primitive \"controls\[10\]\" is permanently enabled" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1461617779996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controls\[11\] " "LATCH primitive \"controls\[11\]\" is permanently enabled" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1461617779996 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IRload VCC " "Pin \"IRload\" is stuck at VCC" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|IRload"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMPmux\[0\] GND " "Pin \"JMPmux\[0\]\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|JMPmux[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMPmux\[1\] GND " "Pin \"JMPmux\[1\]\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|JMPmux[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCload VCC " "Pin \"PCload\" is stuck at VCC" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|PCload"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemInst GND " "Pin \"MemInst\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|MemInst"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRload GND " "Pin \"MRload\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|MRload"} { "Warning" "WMLS_MLS_STUCK_PIN" "memWr GND " "Pin \"memWr\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|memWr"} { "Warning" "WMLS_MLS_STUCK_PIN" "Asel\[0\] GND " "Pin \"Asel\[0\]\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|Asel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Asel\[1\] GND " "Pin \"Asel\[1\]\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|Asel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Asel\[2\] GND " "Pin \"Asel\[2\]\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|Asel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aload GND " "Pin \"Aload\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|Aload"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset GND " "Pin \"reset\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "RFwr GND " "Pin \"RFwr\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|RFwr"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUsel\[0\] GND " "Pin \"ALUsel\[0\]\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|ALUsel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUsel\[1\] GND " "Pin \"ALUsel\[1\]\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|ALUsel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUsel\[2\] GND " "Pin \"ALUsel\[2\]\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|ALUsel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shftsel\[0\] GND " "Pin \"Shftsel\[0\]\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|Shftsel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shftsel\[1\] GND " "Pin \"Shftsel\[1\]\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|Shftsel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outen GND " "Pin \"outen\" is stuck at GND" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461617780994 "|controler|outen"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461617780994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/school/CPE300/Final_Project/Mux_test/output_files/mux4.map.smsg " "Generated suppressed messages file D:/school/CPE300/Final_Project/Mux_test/output_files/mux4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461617781462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461617783709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617783709 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[0\] " "No output dependent on input pin \"IR\[0\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|IR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[1\] " "No output dependent on input pin \"IR\[1\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|IR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[2\] " "No output dependent on input pin \"IR\[2\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|IR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[3\] " "No output dependent on input pin \"IR\[3\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|IR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[4\] " "No output dependent on input pin \"IR\[4\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|IR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[5\] " "No output dependent on input pin \"IR\[5\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|IR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[6\] " "No output dependent on input pin \"IR\[6\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|IR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[7\] " "No output dependent on input pin \"IR\[7\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|IR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Aeq0 " "No output dependent on input pin \"Aeq0\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|Aeq0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "apos " "No output dependent on input pin \"apos\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|apos"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataout\[0\] " "No output dependent on input pin \"dataout\[0\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|dataout[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataout\[1\] " "No output dependent on input pin \"dataout\[1\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|dataout[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataout\[2\] " "No output dependent on input pin \"dataout\[2\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|dataout[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataout\[3\] " "No output dependent on input pin \"dataout\[3\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|dataout[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataout\[4\] " "No output dependent on input pin \"dataout\[4\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|dataout[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataout\[5\] " "No output dependent on input pin \"dataout\[5\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|dataout[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataout\[6\] " "No output dependent on input pin \"dataout\[6\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|dataout[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataout\[7\] " "No output dependent on input pin \"dataout\[7\]\"" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461617784473 "|controler|dataout[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461617784473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461617784489 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461617784489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461617784489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461617785081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 13:56:25 2016 " "Processing ended: Mon Apr 25 13:56:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461617785081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461617785081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461617785081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461617785081 ""}
