Loading plugins phase: Elapsed time ==> 0s.343ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\kingi\Desktop\972057.cydsn\972057.cyprj -d CY8C5868AXI-LP035 -s C:\Users\kingi\Desktop\972057.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.873ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.144ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  972057.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kingi\Desktop\972057.cydsn\972057.cyprj -dcpsoc3 972057.v -verilog
======================================================================

======================================================================
Compiling:  972057.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kingi\Desktop\972057.cydsn\972057.cyprj -dcpsoc3 972057.v -verilog
======================================================================

======================================================================
Compiling:  972057.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kingi\Desktop\972057.cydsn\972057.cyprj -dcpsoc3 -verilog 972057.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Sep 07 23:22:30 2017


======================================================================
Compiling:  972057.v
Program  :   vpp
Options  :    -yv2 -q10 972057.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Sep 07 23:22:31 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file '972057.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  972057.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kingi\Desktop\972057.cydsn\972057.cyprj -dcpsoc3 -verilog 972057.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Sep 07 23:22:31 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\kingi\Desktop\972057.cydsn\codegentemp\972057.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\kingi\Desktop\972057.cydsn\codegentemp\972057.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  972057.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kingi\Desktop\972057.cydsn\972057.cyprj -dcpsoc3 -verilog 972057.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Sep 07 23:22:32 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\kingi\Desktop\972057.cydsn\codegentemp\972057.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\kingi\Desktop\972057.cydsn\codegentemp\972057.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:HalfDuplexSend\
	\UART_1:BUART:FinalAddrMode_2\
	\UART_1:BUART:FinalAddrMode_1\
	\UART_1:BUART:FinalAddrMode_0\
	\UART_1:BUART:reset_sr\
	Net_187
	\UART_2:BUART:HalfDuplexSend\
	\UART_2:BUART:FinalAddrMode_2\
	\UART_2:BUART:FinalAddrMode_1\
	\UART_2:BUART:FinalAddrMode_0\
	\UART_2:BUART:reset_sr\
	Net_199
	\UART_3:BUART:HalfDuplexSend\
	\UART_3:BUART:FinalAddrMode_2\
	\UART_3:BUART:FinalAddrMode_1\
	\UART_3:BUART:FinalAddrMode_0\
	\UART_3:BUART:reset_sr\
	Net_211
	\UART_6:BUART:tx_hd_send_break\
	\UART_6:BUART:tx_ctrl_mark\
	\UART_6:BUART:reset_sr\
	Net_245
	Net_251
	\UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_246
	\UART_6:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_6:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_6:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_6:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_6:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_6:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_6:BUART:sRX:MODULE_5:lt\
	\UART_6:BUART:sRX:MODULE_5:eq\
	\UART_6:BUART:sRX:MODULE_5:gt\
	\UART_6:BUART:sRX:MODULE_5:gte\
	\UART_6:BUART:sRX:MODULE_5:lte\


Deleted 47 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_SAR_L:vp_ctl_2\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_L:vn_ctl_1\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_L:vn_ctl_3\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_L:vp_ctl_1\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_L:vp_ctl_3\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_L:vn_ctl_0\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_L:vn_ctl_2\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_L:soc\ to \ADC_SAR_L:vp_ctl_0\
Aliasing zero to \ADC_SAR_L:vp_ctl_0\
Aliasing one to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \ADC_SAR_L:Net_381\ to \ADC_SAR_L:vp_ctl_0\
Aliasing tmpOE__Pin_Vin_1_net_0 to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing tmpOE__Pin_Vin_net_0 to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \ADC_SAR_R:vp_ctl_0\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_R:vp_ctl_2\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_R:vn_ctl_1\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_R:vn_ctl_3\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_R:vp_ctl_1\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_R:vp_ctl_3\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_R:vn_ctl_0\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_R:vn_ctl_2\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_R:soc\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \ADC_SAR_R:Net_381\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_1:BUART:tx_hd_send_break\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_1:BUART:FinalParityType_1\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_1:BUART:FinalParityType_0\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_1:BUART:tx_status_6\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_1:BUART:tx_status_5\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_1:BUART:tx_status_4\ to \ADC_SAR_L:vp_ctl_0\
Aliasing tmpOE__Tx_1_net_0 to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \UART_2:BUART:tx_hd_send_break\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_2:BUART:FinalParityType_1\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_2:BUART:FinalParityType_0\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_2:BUART:tx_ctrl_mark\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_2:BUART:tx_status_6\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_2:BUART:tx_status_5\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_2:BUART:tx_status_4\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_3:BUART:tx_hd_send_break\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_3:BUART:FinalParityType_1\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_3:BUART:FinalParityType_0\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_3:BUART:tx_ctrl_mark\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_3:BUART:tx_status_6\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_3:BUART:tx_status_5\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_3:BUART:tx_status_4\ to \ADC_SAR_L:vp_ctl_0\
Aliasing tmpOE__Tx_2_net_0 to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing tmpOE__Tx_3_net_0 to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing Net_249 to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:HalfDuplexSend\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:FinalParityType_1\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:FinalParityType_0\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:FinalAddrMode_2\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:FinalAddrMode_1\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:FinalAddrMode_0\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:rx_count7_bit8_wire\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \UART_6:BUART:sRX:s23Poll:MODIN2_1\ to \UART_6:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_6:BUART:sRX:s23Poll:MODIN2_0\ to \UART_6:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \UART_6:BUART:sRX:s23Poll:MODIN3_1\ to \UART_6:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_6:BUART:sRX:s23Poll:MODIN3_0\ to \UART_6:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:rx_status_1\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \UART_6:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \UART_6:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing tmpOE__RX_1_net_0 to \ADC_SAR_L:tmpOE__Bypass_net_0\
Aliasing \UART_1:BUART:reset_reg\\D\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_2:BUART:reset_reg\\D\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_3:BUART:reset_reg\\D\ to \ADC_SAR_L:vp_ctl_0\
Aliasing \UART_6:BUART:rx_break_status\\D\ to \ADC_SAR_L:vp_ctl_0\
Removing Lhs of wire \ADC_SAR_L:vp_ctl_2\[6] = \ADC_SAR_L:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_L:vn_ctl_1\[7] = \ADC_SAR_L:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_L:vn_ctl_3\[8] = \ADC_SAR_L:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_L:vp_ctl_1\[9] = \ADC_SAR_L:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_L:vp_ctl_3\[10] = \ADC_SAR_L:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_L:vn_ctl_0\[11] = \ADC_SAR_L:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_L:vn_ctl_2\[12] = \ADC_SAR_L:vp_ctl_0\[5]
Removing Rhs of wire \ADC_SAR_L:Net_188\[15] = \ADC_SAR_L:Net_221\[16]
Removing Lhs of wire \ADC_SAR_L:soc\[22] = \ADC_SAR_L:vp_ctl_0\[5]
Removing Rhs of wire zero[23] = \ADC_SAR_L:vp_ctl_0\[5]
Removing Rhs of wire one[45] = \ADC_SAR_L:tmpOE__Bypass_net_0\[41]
Removing Lhs of wire \ADC_SAR_L:Net_381\[57] = zero[23]
Removing Lhs of wire tmpOE__Pin_Vin_1_net_0[59] = one[45]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[66] = one[45]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[67] = one[45]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[68] = one[45]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[69] = one[45]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[70] = one[45]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[71] = one[45]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[72] = one[45]
Removing Lhs of wire tmpOE__Pin_Vin_net_0[90] = one[45]
Removing Lhs of wire \ADC_SAR_R:vp_ctl_0\[100] = zero[23]
Removing Lhs of wire \ADC_SAR_R:vp_ctl_2\[101] = zero[23]
Removing Lhs of wire \ADC_SAR_R:vn_ctl_1\[102] = zero[23]
Removing Lhs of wire \ADC_SAR_R:vn_ctl_3\[103] = zero[23]
Removing Lhs of wire \ADC_SAR_R:vp_ctl_1\[104] = zero[23]
Removing Lhs of wire \ADC_SAR_R:vp_ctl_3\[105] = zero[23]
Removing Lhs of wire \ADC_SAR_R:vn_ctl_0\[106] = zero[23]
Removing Lhs of wire \ADC_SAR_R:vn_ctl_2\[107] = zero[23]
Removing Rhs of wire \ADC_SAR_R:Net_188\[110] = \ADC_SAR_R:Net_221\[111]
Removing Lhs of wire \ADC_SAR_R:soc\[116] = zero[23]
Removing Lhs of wire \ADC_SAR_R:Net_381\[142] = zero[23]
Removing Rhs of wire Net_186[144] = \UART_1:BUART:tx_interrupt_out\[163]
Removing Lhs of wire \UART_1:Net_61\[147] = \UART_1:Net_9\[146]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[151] = zero[23]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[153] = zero[23]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[154] = zero[23]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[158] = zero[23]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[168] = \UART_1:BUART:tx_bitclk_dp\[204]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[214] = \UART_1:BUART:tx_counter_dp\[205]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[215] = zero[23]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[216] = zero[23]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[217] = zero[23]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[219] = \UART_1:BUART:tx_fifo_empty\[182]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[221] = \UART_1:BUART:tx_fifo_notfull\[181]
Removing Lhs of wire tmpOE__Tx_1_net_0[229] = one[45]
Removing Rhs of wire Net_198[235] = \UART_2:BUART:tx_interrupt_out\[254]
Removing Lhs of wire \UART_2:Net_61\[238] = \UART_2:Net_9\[237]
Removing Lhs of wire \UART_2:BUART:tx_hd_send_break\[242] = zero[23]
Removing Lhs of wire \UART_2:BUART:FinalParityType_1\[244] = zero[23]
Removing Lhs of wire \UART_2:BUART:FinalParityType_0\[245] = zero[23]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark\[249] = zero[23]
Removing Rhs of wire \UART_2:BUART:tx_bitclk_enable_pre\[259] = \UART_2:BUART:tx_bitclk_dp\[295]
Removing Lhs of wire \UART_2:BUART:tx_counter_tc\[305] = \UART_2:BUART:tx_counter_dp\[296]
Removing Lhs of wire \UART_2:BUART:tx_status_6\[306] = zero[23]
Removing Lhs of wire \UART_2:BUART:tx_status_5\[307] = zero[23]
Removing Lhs of wire \UART_2:BUART:tx_status_4\[308] = zero[23]
Removing Lhs of wire \UART_2:BUART:tx_status_1\[310] = \UART_2:BUART:tx_fifo_empty\[273]
Removing Lhs of wire \UART_2:BUART:tx_status_3\[312] = \UART_2:BUART:tx_fifo_notfull\[272]
Removing Rhs of wire Net_210[320] = \UART_3:BUART:tx_interrupt_out\[339]
Removing Lhs of wire \UART_3:Net_61\[323] = \UART_3:Net_9\[322]
Removing Lhs of wire \UART_3:BUART:tx_hd_send_break\[327] = zero[23]
Removing Lhs of wire \UART_3:BUART:FinalParityType_1\[329] = zero[23]
Removing Lhs of wire \UART_3:BUART:FinalParityType_0\[330] = zero[23]
Removing Lhs of wire \UART_3:BUART:tx_ctrl_mark\[334] = zero[23]
Removing Rhs of wire \UART_3:BUART:tx_bitclk_enable_pre\[344] = \UART_3:BUART:tx_bitclk_dp\[380]
Removing Lhs of wire \UART_3:BUART:tx_counter_tc\[390] = \UART_3:BUART:tx_counter_dp\[381]
Removing Lhs of wire \UART_3:BUART:tx_status_6\[391] = zero[23]
Removing Lhs of wire \UART_3:BUART:tx_status_5\[392] = zero[23]
Removing Lhs of wire \UART_3:BUART:tx_status_4\[393] = zero[23]
Removing Lhs of wire \UART_3:BUART:tx_status_1\[395] = \UART_3:BUART:tx_fifo_empty\[358]
Removing Lhs of wire \UART_3:BUART:tx_status_3\[397] = \UART_3:BUART:tx_fifo_notfull\[357]
Removing Lhs of wire tmpOE__Tx_2_net_0[405] = one[45]
Removing Lhs of wire tmpOE__Tx_3_net_0[411] = one[45]
Removing Rhs of wire Net_252[419] = \UART_6:BUART:rx_interrupt_out\[438]
Removing Lhs of wire \UART_6:Net_61\[420] = \UART_6:Net_9\[417]
Removing Lhs of wire Net_249[424] = zero[23]
Removing Lhs of wire \UART_6:BUART:HalfDuplexSend\[426] = zero[23]
Removing Lhs of wire \UART_6:BUART:FinalParityType_1\[427] = zero[23]
Removing Lhs of wire \UART_6:BUART:FinalParityType_0\[428] = zero[23]
Removing Lhs of wire \UART_6:BUART:FinalAddrMode_2\[429] = zero[23]
Removing Lhs of wire \UART_6:BUART:FinalAddrMode_1\[430] = zero[23]
Removing Lhs of wire \UART_6:BUART:FinalAddrMode_0\[431] = zero[23]
Removing Lhs of wire \UART_6:BUART:rx_count7_bit8_wire\[492] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[500] = \UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[511]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[502] = \UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[512]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[503] = \UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[528]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[504] = \UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[542]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[505] = \UART_6:BUART:sRX:s23Poll:MODIN1_1\[506]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODIN1_1\[506] = \UART_6:BUART:pollcount_1\[498]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[507] = \UART_6:BUART:sRX:s23Poll:MODIN1_0\[508]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODIN1_0\[508] = \UART_6:BUART:pollcount_0\[501]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[514] = one[45]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[515] = one[45]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[516] = \UART_6:BUART:pollcount_1\[498]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODIN2_1\[517] = \UART_6:BUART:pollcount_1\[498]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[518] = \UART_6:BUART:pollcount_0\[501]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODIN2_0\[519] = \UART_6:BUART:pollcount_0\[501]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[520] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[521] = one[45]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[522] = \UART_6:BUART:pollcount_1\[498]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[523] = \UART_6:BUART:pollcount_0\[501]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[524] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[525] = one[45]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[530] = \UART_6:BUART:pollcount_1\[498]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODIN3_1\[531] = \UART_6:BUART:pollcount_1\[498]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[532] = \UART_6:BUART:pollcount_0\[501]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODIN3_0\[533] = \UART_6:BUART:pollcount_0\[501]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[534] = one[45]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[535] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[536] = \UART_6:BUART:pollcount_1\[498]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[537] = \UART_6:BUART:pollcount_0\[501]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[538] = one[45]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[539] = zero[23]
Removing Lhs of wire \UART_6:BUART:rx_status_1\[546] = zero[23]
Removing Rhs of wire \UART_6:BUART:rx_status_2\[547] = \UART_6:BUART:rx_parity_error_status\[548]
Removing Rhs of wire \UART_6:BUART:rx_status_3\[549] = \UART_6:BUART:rx_stop_bit_error\[550]
Removing Lhs of wire \UART_6:BUART:sRX:cmp_vv_vv_MODGEN_4\[560] = \UART_6:BUART:sRX:MODULE_4:g2:a0:lta_0\[609]
Removing Lhs of wire \UART_6:BUART:sRX:cmp_vv_vv_MODGEN_5\[564] = \UART_6:BUART:sRX:MODULE_5:g1:a0:xneq\[631]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:newa_6\[565] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:newa_5\[566] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:newa_4\[567] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:newa_3\[568] = \UART_6:BUART:sRX:MODIN4_6\[569]
Removing Lhs of wire \UART_6:BUART:sRX:MODIN4_6\[569] = \UART_6:BUART:rx_count_6\[487]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:newa_2\[570] = \UART_6:BUART:sRX:MODIN4_5\[571]
Removing Lhs of wire \UART_6:BUART:sRX:MODIN4_5\[571] = \UART_6:BUART:rx_count_5\[488]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:newa_1\[572] = \UART_6:BUART:sRX:MODIN4_4\[573]
Removing Lhs of wire \UART_6:BUART:sRX:MODIN4_4\[573] = \UART_6:BUART:rx_count_4\[489]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:newa_0\[574] = \UART_6:BUART:sRX:MODIN4_3\[575]
Removing Lhs of wire \UART_6:BUART:sRX:MODIN4_3\[575] = \UART_6:BUART:rx_count_3\[490]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:newb_6\[576] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:newb_5\[577] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:newb_4\[578] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:newb_3\[579] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:newb_2\[580] = one[45]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:newb_1\[581] = one[45]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:newb_0\[582] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:dataa_6\[583] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:dataa_5\[584] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:dataa_4\[585] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:dataa_3\[586] = \UART_6:BUART:rx_count_6\[487]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:dataa_2\[587] = \UART_6:BUART:rx_count_5\[488]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:dataa_1\[588] = \UART_6:BUART:rx_count_4\[489]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:dataa_0\[589] = \UART_6:BUART:rx_count_3\[490]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:datab_6\[590] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:datab_5\[591] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:datab_4\[592] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:datab_3\[593] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:datab_2\[594] = one[45]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:datab_1\[595] = one[45]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_4:g2:a0:datab_0\[596] = zero[23]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_5:g1:a0:newa_0\[611] = \UART_6:BUART:rx_postpoll\[446]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_5:g1:a0:newb_0\[612] = \UART_6:BUART:rx_parity_bit\[563]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_5:g1:a0:dataa_0\[613] = \UART_6:BUART:rx_postpoll\[446]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_5:g1:a0:datab_0\[614] = \UART_6:BUART:rx_parity_bit\[563]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[615] = \UART_6:BUART:rx_postpoll\[446]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[616] = \UART_6:BUART:rx_parity_bit\[563]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[618] = one[45]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[619] = \UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[617]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[620] = \UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[617]
Removing Lhs of wire tmpOE__RX_1_net_0[642] = one[45]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[646] = zero[23]
Removing Lhs of wire \UART_2:BUART:reset_reg\\D\[656] = zero[23]
Removing Lhs of wire \UART_3:BUART:reset_reg\\D\[666] = zero[23]
Removing Lhs of wire \UART_6:BUART:reset_reg\\D\[676] = zero[23]
Removing Lhs of wire \UART_6:BUART:rx_bitclk\\D\[682] = \UART_6:BUART:rx_bitclk_pre\[481]
Removing Lhs of wire \UART_6:BUART:rx_parity_error_pre\\D\[691] = \UART_6:BUART:rx_parity_error_pre\[558]
Removing Lhs of wire \UART_6:BUART:rx_break_status\\D\[692] = zero[23]

------------------------------------------------------
Aliased 0 equations, 168 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\UART_6:BUART:rx_addressmatch\' (cost = 0):
\UART_6:BUART:rx_addressmatch\ <= (\UART_6:BUART:rx_addressmatch2\
	OR \UART_6:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_6:BUART:rx_bitclk_pre\' (cost = 1):
\UART_6:BUART:rx_bitclk_pre\ <= ((not \UART_6:BUART:rx_count_2\ and not \UART_6:BUART:rx_count_1\ and not \UART_6:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_6:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_6:BUART:rx_bitclk_pre16x\ <= ((not \UART_6:BUART:rx_count_2\ and \UART_6:BUART:rx_count_1\ and \UART_6:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_6:BUART:rx_poll_bit1\' (cost = 1):
\UART_6:BUART:rx_poll_bit1\ <= ((not \UART_6:BUART:rx_count_2\ and not \UART_6:BUART:rx_count_1\ and \UART_6:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_6:BUART:rx_poll_bit2\' (cost = 1):
\UART_6:BUART:rx_poll_bit2\ <= ((not \UART_6:BUART:rx_count_2\ and not \UART_6:BUART:rx_count_1\ and not \UART_6:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_6:BUART:pollingrange\' (cost = 4):
\UART_6:BUART:pollingrange\ <= ((not \UART_6:BUART:rx_count_2\ and not \UART_6:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_6:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_6:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_6:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_6:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_6:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_6:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_6:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_6:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_6:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_6:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_6:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_6:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_6:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_6:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_6:BUART:rx_count_6\ and not \UART_6:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_6:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_6:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_6:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_6:BUART:rx_count_6\ and not \UART_6:BUART:rx_count_4\)
	OR (not \UART_6:BUART:rx_count_6\ and not \UART_6:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_6:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_6:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_6:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_6:BUART:rx_count_6\ and not \UART_6:BUART:rx_count_4\)
	OR (not \UART_6:BUART:rx_count_6\ and not \UART_6:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_6:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_6:BUART:pollcount_1\ and not \UART_6:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_6:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_6:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_6:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_6:BUART:pollcount_0\ and \UART_6:BUART:pollcount_1\)
	OR (not \UART_6:BUART:pollcount_1\ and \UART_6:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_6:BUART:rx_postpoll\' (cost = 72):
\UART_6:BUART:rx_postpoll\ <= (\UART_6:BUART:pollcount_1\
	OR (Net_250 and \UART_6:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_6:BUART:pollcount_1\ and not Net_250 and not \UART_6:BUART:rx_parity_bit\)
	OR (not \UART_6:BUART:pollcount_1\ and not \UART_6:BUART:pollcount_0\ and not \UART_6:BUART:rx_parity_bit\)
	OR (\UART_6:BUART:pollcount_1\ and \UART_6:BUART:rx_parity_bit\)
	OR (Net_250 and \UART_6:BUART:pollcount_0\ and \UART_6:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_6:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_6:BUART:pollcount_1\ and not Net_250 and not \UART_6:BUART:rx_parity_bit\)
	OR (not \UART_6:BUART:pollcount_1\ and not \UART_6:BUART:pollcount_0\ and not \UART_6:BUART:rx_parity_bit\)
	OR (\UART_6:BUART:pollcount_1\ and \UART_6:BUART:rx_parity_bit\)
	OR (Net_250 and \UART_6:BUART:pollcount_0\ and \UART_6:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 33 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_6:BUART:rx_status_0\ to zero
Aliasing \UART_6:BUART:rx_status_6\ to zero
Aliasing \UART_6:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_6:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_6:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \ADC_SAR_L:Net_188\[15] = \ADC_SAR_L:Net_376\[14]
Removing Lhs of wire \ADC_SAR_R:Net_188\[110] = \ADC_SAR_R:Net_376\[109]
Removing Rhs of wire \UART_6:BUART:rx_bitclk_enable\[445] = \UART_6:BUART:rx_bitclk\[493]
Removing Lhs of wire \UART_6:BUART:rx_status_0\[544] = zero[23]
Removing Lhs of wire \UART_6:BUART:rx_status_6\[553] = zero[23]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[653] = \UART_1:BUART:tx_ctrl_mark_last\[225]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark_last\\D\[663] = \UART_2:BUART:tx_ctrl_mark_last\[316]
Removing Lhs of wire \UART_3:BUART:tx_ctrl_mark_last\\D\[673] = \UART_3:BUART:tx_ctrl_mark_last\[401]
Removing Lhs of wire \UART_6:BUART:rx_markspace_status\\D\[686] = zero[23]
Removing Lhs of wire \UART_6:BUART:rx_parity_error_status\\D\[687] = zero[23]
Removing Lhs of wire \UART_6:BUART:rx_addr_match_status\\D\[689] = zero[23]
Removing Lhs of wire \UART_6:BUART:rx_markspace_pre\\D\[690] = \UART_6:BUART:rx_markspace_pre\[557]
Removing Lhs of wire \UART_6:BUART:rx_parity_bit\\D\[695] = \UART_6:BUART:rx_parity_bit\[563]

------------------------------------------------------
Aliased 0 equations, 13 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_6:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_6:BUART:rx_parity_bit\ and Net_250 and \UART_6:BUART:pollcount_0\)
	OR (not \UART_6:BUART:pollcount_1\ and not \UART_6:BUART:pollcount_0\ and \UART_6:BUART:rx_parity_bit\)
	OR (not \UART_6:BUART:pollcount_1\ and not Net_250 and \UART_6:BUART:rx_parity_bit\)
	OR (not \UART_6:BUART:rx_parity_bit\ and \UART_6:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kingi\Desktop\972057.cydsn\972057.cyprj -dcpsoc3 972057.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.732ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Thursday, 07 September 2017 23:22:33
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kingi\Desktop\972057.cydsn\972057.cyprj -d CY8C5868AXI-LP035 972057.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_6:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_6:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_6:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_6:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_6:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_SAR_L_theACLK'. Fanout=1, Signal=\ADC_SAR_L:Net_376\
    Digital Clock 1: Automatic-assigning  clock 'ADC_SAR_R_theACLK'. Fanout=1, Signal=\ADC_SAR_R:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'UART_2_IntClock'. Fanout=1, Signal=\UART_2:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'UART_3_IntClock'. Fanout=1, Signal=\UART_3:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'UART_6_IntClock'. Fanout=1, Signal=\UART_6:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_3:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_3_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_3_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_6:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_6_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_6_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_6:BUART:rx_parity_bit\, Duplicate of \UART_6:BUART:rx_state_1\ 
    MacroCell: Name=\UART_6:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_6:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_6:BUART:rx_address_detected\, Duplicate of \UART_6:BUART:rx_state_1\ 
    MacroCell: Name=\UART_6:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_6:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_6:BUART:rx_parity_error_pre\, Duplicate of \UART_6:BUART:rx_state_1\ 
    MacroCell: Name=\UART_6:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_6:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_6:BUART:rx_markspace_pre\, Duplicate of \UART_6:BUART:rx_state_1\ 
    MacroCell: Name=\UART_6:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_6:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_3:BUART:tx_parity_bit\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_3:BUART:tx_mark\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:tx_mark\ (fanout=0)

    Removing \UART_2:BUART:tx_parity_bit\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_2:BUART:tx_mark\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_mark\ (fanout=0)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \ADC_SAR_L:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_L:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_L:Net_210\ ,
            pad => \ADC_SAR_L:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_Vin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Vin_1(0)__PA ,
            analog_term => Net_88 ,
            pad => Pin_Vin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_Vin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Vin(0)__PA ,
            analog_term => Net_81 ,
            pad => Pin_Vin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_180 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            input => Net_301 ,
            pad => Tx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_3(0)__PA ,
            input => Net_300 ,
            pad => Tx_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_1(0)__PA ,
            fb => Net_250 ,
            pad => RX_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_180, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_180 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=Net_301, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_301 (fanout=1)

    MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=Net_300, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:txn\
        );
        Output = Net_300 (fanout=1)

    MacroCell: Name=\UART_3:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_fifo_notfull\
        );
        Output = \UART_3:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_6:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\
        );
        Output = \UART_6:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_6:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_6:BUART:pollcount_1\
            + \UART_6:BUART:pollcount_0\ * Net_250_SYNCOUT
        );
        Output = \UART_6:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_6:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_6:BUART:rx_load_fifo\ * \UART_6:BUART:rx_fifofull\
        );
        Output = \UART_6:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_6:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_6:BUART:rx_fifonotempty\ * 
              \UART_6:BUART:rx_state_stop1_reg\
        );
        Output = \UART_6:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              !\UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_2:BUART:tx_fifo_empty\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_3:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_1\ * 
              !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\ * 
              !\UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_3:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_3:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              !\UART_3:BUART:tx_fifo_empty\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_fifo_empty\ * !\UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_3:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_3:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_3:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_6:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_6:BUART:rx_state_1\ (fanout=8)

    MacroCell: Name=\UART_6:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * !\UART_6:BUART:rx_state_3\ * 
              \UART_6:BUART:rx_state_2\ * !\UART_6:BUART:pollcount_1\ * 
              !\UART_6:BUART:pollcount_0\
            + !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * !\UART_6:BUART:rx_state_3\ * 
              \UART_6:BUART:rx_state_2\ * !\UART_6:BUART:pollcount_1\ * 
              !Net_250_SYNCOUT
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_5\
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_4\
        );
        Output = \UART_6:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_6:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * \UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_5\
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_4\
        );
        Output = \UART_6:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_6:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * \UART_6:BUART:rx_state_3\ * 
              \UART_6:BUART:rx_state_2\
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_5\
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_4\
        );
        Output = \UART_6:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_6:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * \UART_6:BUART:rx_state_3\
            + !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * \UART_6:BUART:rx_state_2\
            + !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              \UART_6:BUART:rx_last\ * !Net_250_SYNCOUT
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_5\
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_4\
        );
        Output = \UART_6:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_6:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              !\UART_6:BUART:rx_count_0\
        );
        Output = \UART_6:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_6:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_state_3\ * \UART_6:BUART:rx_state_2\
        );
        Output = \UART_6:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_6:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              !\UART_6:BUART:pollcount_1\ * \UART_6:BUART:pollcount_0\ * 
              Net_250_SYNCOUT
            + !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              \UART_6:BUART:pollcount_1\ * !\UART_6:BUART:pollcount_0\
            + !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              \UART_6:BUART:pollcount_1\ * !Net_250_SYNCOUT
        );
        Output = \UART_6:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_6:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              !\UART_6:BUART:pollcount_0\ * Net_250_SYNCOUT
            + !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              \UART_6:BUART:pollcount_0\ * !Net_250_SYNCOUT
        );
        Output = \UART_6:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_6:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * \UART_6:BUART:rx_state_3\ * 
              \UART_6:BUART:rx_state_2\ * !\UART_6:BUART:pollcount_1\ * 
              !\UART_6:BUART:pollcount_0\
            + !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * \UART_6:BUART:rx_state_3\ * 
              \UART_6:BUART:rx_state_2\ * !\UART_6:BUART:pollcount_1\ * 
              !Net_250_SYNCOUT
        );
        Output = \UART_6:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_6:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_250_SYNCOUT
        );
        Output = \UART_6:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
            ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_3:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            cs_addr_2 => \UART_3:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_3:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_3:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_3:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_3:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_3:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            cs_addr_0 => \UART_3:BUART:counter_load_not\ ,
            ce0_reg => \UART_3:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_3:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_6:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_6:Net_9\ ,
            cs_addr_2 => \UART_6:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_6:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_6:BUART:rx_bitclk_enable\ ,
            route_si => \UART_6:BUART:rx_postpoll\ ,
            f0_load => \UART_6:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_6:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_6:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ ,
            interrupt => Net_186 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_2:BUART:tx_status_2\ ,
            status_1 => \UART_2:BUART:tx_fifo_empty\ ,
            status_0 => \UART_2:BUART:tx_status_0\ ,
            interrupt => Net_198 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_3:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            status_3 => \UART_3:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_3:BUART:tx_status_2\ ,
            status_1 => \UART_3:BUART:tx_fifo_empty\ ,
            status_0 => \UART_3:BUART:tx_status_0\ ,
            interrupt => Net_210 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_6:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_6:Net_9\ ,
            status_5 => \UART_6:BUART:rx_status_5\ ,
            status_4 => \UART_6:BUART:rx_status_4\ ,
            status_3 => \UART_6:BUART:rx_status_3\ ,
            interrupt => Net_252 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =RX_1(0)_SYNC
        PORT MAP (
            in => Net_250 ,
            out => Net_250_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_6:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_6:Net_9\ ,
            load => \UART_6:BUART:rx_counter_load\ ,
            count_6 => \UART_6:BUART:rx_count_6\ ,
            count_5 => \UART_6:BUART:rx_count_5\ ,
            count_4 => \UART_6:BUART:rx_count_4\ ,
            count_3 => \UART_6:BUART:rx_count_3\ ,
            count_2 => \UART_6:BUART:rx_count_2\ ,
            count_1 => \UART_6:BUART:rx_count_1\ ,
            count_0 => \UART_6:BUART:rx_count_0\ ,
            tc => \UART_6:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_L:IRQ\
        PORT MAP (
            interrupt => Net_87 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_R:IRQ\
        PORT MAP (
            interrupt => Net_83 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_186 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_2:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_198 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_3:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_210 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_6:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_252 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   17 :   55 :   72 : 23.61 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   42 :  150 :  192 : 21.88 %
  Unique P-terms              :   84 :  300 :  384 : 21.88 %
  Total P-terms               :   99 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.108ms
Tech mapping phase: Elapsed time ==> 0s.287ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(4)][IoId=(1)] : Pin_Vin(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Pin_Vin_1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : RX_1(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Tx_1(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Tx_2(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Tx_3(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_L:Bypass(0)\ (fixed, SAR-ExtVref)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_L:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_R:ADC_SAR\ (fixed)
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_L:vRef_Vdda_1\
Analog Placement Results:
IO_1@[IOP=(4)][IoId=(1)] : Pin_Vin(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Pin_Vin_1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : RX_1(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Tx_1(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Tx_2(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Tx_3(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_L:Bypass(0)\ (fixed, SAR-ExtVref)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_L:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_R:ADC_SAR\ (fixed)
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_L:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.068ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_81 {
    sar_0_vplus
    agl5_x_sar_0_vplus
    agl5
    agl5_x_p4_1
    p4_1
  }
  Net: Net_88 {
    sar_1_vplus
    agr4_x_sar_1_vplus
    agr4
    agl4_x_agr4
    agl4
    agl4_x_p4_0
    p4_0
  }
  Net: \ADC_SAR_L:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_L:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_SAR_L:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \ADC_SAR_R:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_R:Net_209\ {
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_81
  agl5_x_sar_0_vplus                               -> Net_81
  agl5                                             -> Net_81
  agl5_x_p4_1                                      -> Net_81
  p4_1                                             -> Net_81
  sar_1_vplus                                      -> Net_88
  agr4_x_sar_1_vplus                               -> Net_88
  agr4                                             -> Net_88
  agl4_x_agr4                                      -> Net_88
  agl4                                             -> Net_88
  agl4_x_p4_0                                      -> Net_88
  p4_0                                             -> Net_88
  sar_0_vrefhi                                     -> \ADC_SAR_L:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_L:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_L:Net_126\
  p0_4                                             -> \ADC_SAR_L:Net_210\
  p0_4_exvref                                      -> \ADC_SAR_L:Net_210\
  sar_1_vref                                       -> \ADC_SAR_L:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_SAR_L:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_SAR_L:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_SAR_L:Net_235\
  common_sar_vref_vdda/2                           -> \ADC_SAR_L:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_L:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_L:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_L:Net_235\
  sar_0_vref                                       -> \ADC_SAR_L:Net_235\
  sar_1_vrefhi                                     -> \ADC_SAR_R:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_R:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_R:Net_126\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.522ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   15 :   33 :   48 :  31.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.93
                   Pterms :            5.87
               Macrocells :            2.80
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 396, final cost is 396 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :      10.38 :       5.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_6:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * !\UART_6:BUART:rx_state_3\ * 
              \UART_6:BUART:rx_state_2\ * !\UART_6:BUART:pollcount_1\ * 
              !\UART_6:BUART:pollcount_0\
            + !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * !\UART_6:BUART:rx_state_3\ * 
              \UART_6:BUART:rx_state_2\ * !\UART_6:BUART:pollcount_1\ * 
              !Net_250_SYNCOUT
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_5\
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_4\
        );
        Output = \UART_6:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_6:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * \UART_6:BUART:rx_state_3\
            + !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * \UART_6:BUART:rx_state_2\
            + !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              \UART_6:BUART:rx_last\ * !Net_250_SYNCOUT
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_5\
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_4\
        );
        Output = \UART_6:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_6:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * \UART_6:BUART:rx_state_3\ * 
              \UART_6:BUART:rx_state_2\
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_5\
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_4\
        );
        Output = \UART_6:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_6:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_6:BUART:rx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_6:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * \UART_6:BUART:rx_state_3\ * 
              \UART_6:BUART:rx_state_2\ * !\UART_6:BUART:pollcount_1\ * 
              !\UART_6:BUART:pollcount_0\
            + !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * \UART_6:BUART:rx_state_3\ * 
              \UART_6:BUART:rx_state_2\ * !\UART_6:BUART:pollcount_1\ * 
              !Net_250_SYNCOUT
        );
        Output = \UART_6:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_6:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\
        );
        Output = \UART_6:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_6:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_250_SYNCOUT
        );
        Output = \UART_6:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_6:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_bitclk_enable\ * \UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_5\
            + !\UART_6:BUART:rx_state_1\ * \UART_6:BUART:rx_state_0\ * 
              !\UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_count_6\ * !\UART_6:BUART:rx_count_4\
        );
        Output = \UART_6:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_6:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_6:Net_9\ ,
        load => \UART_6:BUART:rx_counter_load\ ,
        count_6 => \UART_6:BUART:rx_count_6\ ,
        count_5 => \UART_6:BUART:rx_count_5\ ,
        count_4 => \UART_6:BUART:rx_count_4\ ,
        count_3 => \UART_6:BUART:rx_count_3\ ,
        count_2 => \UART_6:BUART:rx_count_2\ ,
        count_1 => \UART_6:BUART:rx_count_1\ ,
        count_0 => \UART_6:BUART:rx_count_0\ ,
        tc => \UART_6:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_6:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_6:BUART:rx_load_fifo\ * \UART_6:BUART:rx_fifofull\
        );
        Output = \UART_6:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_6:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_6:BUART:rx_state_1\ * !\UART_6:BUART:rx_state_0\ * 
              \UART_6:BUART:rx_state_3\ * \UART_6:BUART:rx_state_2\
        );
        Output = \UART_6:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
        ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =RX_1(0)_SYNC
    PORT MAP (
        in => Net_250 ,
        out => Net_250_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_6:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              !\UART_6:BUART:pollcount_1\ * \UART_6:BUART:pollcount_0\ * 
              Net_250_SYNCOUT
            + !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              \UART_6:BUART:pollcount_1\ * !\UART_6:BUART:pollcount_0\
            + !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              \UART_6:BUART:pollcount_1\ * !Net_250_SYNCOUT
        );
        Output = \UART_6:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_6:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              !\UART_6:BUART:pollcount_0\ * Net_250_SYNCOUT
            + !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              \UART_6:BUART:pollcount_0\ * !Net_250_SYNCOUT
        );
        Output = \UART_6:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_6:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              !\UART_6:BUART:rx_count_0\
        );
        Output = \UART_6:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_6:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_6:BUART:pollcount_1\
            + \UART_6:BUART:pollcount_0\ * Net_250_SYNCOUT
        );
        Output = \UART_6:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_2:BUART:tx_fifo_empty\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_6:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_6:Net_9\ ,
        cs_addr_2 => \UART_6:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_6:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_6:BUART:rx_bitclk_enable\ ,
        route_si => \UART_6:BUART:rx_postpoll\ ,
        f0_load => \UART_6:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_6:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_6:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_6:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_6:Net_9\ ,
        status_5 => \UART_6:BUART:rx_status_5\ ,
        status_4 => \UART_6:BUART:rx_status_4\ ,
        status_3 => \UART_6:BUART:rx_status_3\ ,
        interrupt => Net_252 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              !\UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_301, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_301 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_6:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_6:BUART:rx_fifonotempty\ * 
              \UART_6:BUART:rx_state_stop1_reg\
        );
        Output = \UART_6:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              !\UART_3:BUART:tx_fifo_empty\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_fifo_empty\ * !\UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        cs_addr_0 => \UART_3:BUART:counter_load_not\ ,
        ce0_reg => \UART_3:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_3:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_1\ * 
              !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\ * 
              !\UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_180, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_180 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_300, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:txn\
        );
        Output = Net_300 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_fifo_notfull\
        );
        Output = \UART_3:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_3:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_3:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        cs_addr_2 => \UART_3:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_3:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_3:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_3:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_3:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_3:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_3:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        status_3 => \UART_3:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_3:BUART:tx_status_2\ ,
        status_1 => \UART_3:BUART:tx_fifo_empty\ ,
        status_0 => \UART_3:BUART:tx_status_0\ ,
        interrupt => Net_210 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_2:BUART:tx_status_2\ ,
        status_1 => \UART_2:BUART:tx_fifo_empty\ ,
        status_0 => \UART_2:BUART:tx_status_0\ ,
        interrupt => Net_198 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ ,
        interrupt => Net_186 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_L:IRQ\
        PORT MAP (
            interrupt => Net_87 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_R:IRQ\
        PORT MAP (
            interrupt => Net_83 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_186 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART_2:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_198 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\UART_3:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_210 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\UART_6:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_252 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \ADC_SAR_L:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_L:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_L:Net_210\ ,
        pad => \ADC_SAR_L:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Vin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Vin_1(0)__PA ,
        analog_term => Net_88 ,
        pad => Pin_Vin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Vin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Vin(0)__PA ,
        analog_term => Net_81 ,
        pad => Pin_Vin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_180 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        input => Net_301 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_3(0)__PA ,
        input => Net_300 ,
        pad => Tx_3(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=6]: 
Pin : Name = RX_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_1(0)__PA ,
        fb => Net_250 ,
        pad => RX_1(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 is empty
Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_SAR_L:Net_376\ ,
            dclk_0 => \ADC_SAR_L:Net_376_local\ ,
            dclk_glb_1 => \ADC_SAR_R:Net_376\ ,
            dclk_1 => \ADC_SAR_R:Net_376_local\ ,
            dclk_glb_2 => \UART_2:Net_9\ ,
            dclk_2 => \UART_2:Net_9_local\ ,
            dclk_glb_3 => \UART_3:Net_9\ ,
            dclk_3 => \UART_3:Net_9_local\ ,
            dclk_glb_4 => \UART_1:Net_9\ ,
            dclk_4 => \UART_1:Net_9_local\ ,
            dclk_glb_5 => \UART_6:Net_9\ ,
            dclk_5 => \UART_6:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_L:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_L:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_L:ADC_SAR\
        PORT MAP (
            vplus => Net_81 ,
            vminus => \ADC_SAR_L:Net_126\ ,
            ext_pin => \ADC_SAR_L:Net_210\ ,
            vrefhi_out => \ADC_SAR_L:Net_126\ ,
            vref => \ADC_SAR_L:Net_235\ ,
            clk_udb => \ADC_SAR_L:Net_376_local\ ,
            irq => \ADC_SAR_L:Net_252\ ,
            next => Net_68 ,
            data_out_udb_11 => \ADC_SAR_L:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_L:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_L:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_L:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_L:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_L:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_L:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_L:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_L:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_L:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_L:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_L:Net_207_0\ ,
            eof_udb => Net_87 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_R:ADC_SAR\
        PORT MAP (
            vplus => Net_88 ,
            vminus => \ADC_SAR_R:Net_126\ ,
            ext_pin => \ADC_SAR_R:Net_209\ ,
            vrefhi_out => \ADC_SAR_R:Net_126\ ,
            vref => \ADC_SAR_L:Net_235\ ,
            clk_udb => \ADC_SAR_R:Net_376_local\ ,
            irq => \ADC_SAR_R:Net_252\ ,
            next => Net_86 ,
            data_out_udb_11 => \ADC_SAR_R:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_R:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_R:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_R:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_R:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_R:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_R:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_R:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_R:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_R:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_R:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_R:Net_207_0\ ,
            eof_udb => Net_83 );
        Properties:
        {
            cy_registers = ""
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   0 |   4 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_L:Bypass(0)\ | Analog(\ADC_SAR_L:Net_210\)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG |          Pin_Vin_1(0) | Analog(Net_88)
     |   1 |     * |      NONE |      HI_Z_ANALOG |            Pin_Vin(0) | Analog(Net_81)
     |   3 |     * |      NONE |         CMOS_OUT |               Tx_1(0) | In(Net_180)
     |   5 |     * |      NONE |         CMOS_OUT |               Tx_2(0) | In(Net_301)
     |   7 |     * |      NONE |         CMOS_OUT |               Tx_3(0) | In(Net_300)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   5 |   6 |     * |      NONE |     HI_Z_DIGITAL |               RX_1(0) | FB(Net_250)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 2s.329ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.370ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.064ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in 972057_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.886ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.268ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.040ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.116ms
API generation phase: Elapsed time ==> 3s.372ms
Dependency generation phase: Elapsed time ==> 0s.064ms
Cleanup phase: Elapsed time ==> 0s.001ms
