{"Source Block": ["hdl/library/axi_dmac/dest_axi_stream.v@88:98@HdlStmAssign", "\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign data_id = id;\nassign xfer_req = active;\n\nassign m_axis_valid = fifo_valid & active;\nassign fifo_ready = m_axis_ready & active;\n"], "Clone Blocks": [["hdl/library/axi_dmac/dest_fifo_inf.v@85:95", "assign enabled = enable;\nassign fifo_ready = en & (fifo_valid | ~enable);\n\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign xfer_req = active;\n\nalways @(posedge clk) begin\n"], ["hdl/library/axi_dmac/dest_axi_stream.v@90:100", "assign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign data_id = id;\nassign xfer_req = active;\n\nassign m_axis_valid = fifo_valid & active;\nassign fifo_ready = m_axis_ready & active;\nassign m_axis_last = req_xlast_d & fifo_last & data_eot;\nassign m_axis_data = fifo_data;\n"], ["hdl/library/axi_dmac/dest_axi_stream.v@89:99", "/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign data_id = id;\nassign xfer_req = active;\n\nassign m_axis_valid = fifo_valid & active;\nassign fifo_ready = m_axis_ready & active;\nassign m_axis_last = req_xlast_d & fifo_last & data_eot;\n"], ["hdl/library/axi_dmac/dest_fifo_inf.v@84:94", "\nassign enabled = enable;\nassign fifo_ready = en & (fifo_valid | ~enable);\n\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign xfer_req = active;\n\n"], ["hdl/library/axi_dmac/dest_axi_stream.v@93:103", "assign req_ready = fifo_eot_beat | ~active;\nassign data_id = id;\nassign xfer_req = active;\n\nassign m_axis_valid = fifo_valid & active;\nassign fifo_ready = m_axis_ready & active;\nassign m_axis_last = req_xlast_d & fifo_last & data_eot;\nassign m_axis_data = fifo_data;\n\nalways @(posedge s_axis_aclk) begin\n  if (s_axis_aresetn == 1'b0) begin\n"], ["hdl/library/axi_dmac/dest_axi_stream.v@85:95", "wire fifo_last_beat;\n/* Last beat of the segment */\nwire fifo_eot_beat;\n\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign data_id = id;\nassign xfer_req = active;\n"], ["hdl/library/axi_dmac/dest_fifo_inf.v@87:97", "\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign xfer_req = active;\n\nalways @(posedge clk) begin\n  if (en) begin\n    dout <= fifo_valid ? fifo_data : {DATA_WIDTH{1'b0}};\n"], ["hdl/library/axi_dmac/dest_fifo_inf.v@88:98", "/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign xfer_req = active;\n\nalways @(posedge clk) begin\n  if (en) begin\n    dout <= fifo_valid ? fifo_data : {DATA_WIDTH{1'b0}};\n    valid <= fifo_valid & enable;\n"], ["hdl/library/axi_dmac/dest_axi_stream.v@92:102", "\nassign req_ready = fifo_eot_beat | ~active;\nassign data_id = id;\nassign xfer_req = active;\n\nassign m_axis_valid = fifo_valid & active;\nassign fifo_ready = m_axis_ready & active;\nassign m_axis_last = req_xlast_d & fifo_last & data_eot;\nassign m_axis_data = fifo_data;\n\nalways @(posedge s_axis_aclk) begin\n"], ["hdl/library/axi_dmac/dest_axi_stream.v@86:96", "/* Last beat of the segment */\nwire fifo_eot_beat;\n\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign data_id = id;\nassign xfer_req = active;\n\n"]], "Diff Content": {"Delete": [[93, "assign req_ready = fifo_eot_beat | ~active;\n"]], "Add": []}}