Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 17 15:14:08 2022
| Host         : NICHOLAS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           20 |
| Yes          | No                    | No                     |              18 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             284 |           84 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                              | reset_cond/M_reset_cond_in                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | game/M_rng_num_q[3]_i_1_n_0                  | reset_cond/Q[0]                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | game/M_correct_count_q[3]_i_1_n_0            | reset_cond/Q[0]                               |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | game/M_question2_q[4]_i_1_n_0                | reset_cond/Q[0]                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | game/M_current_input_q[4]_i_1_n_0            | reset_cond/Q[0]                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | game/M_display_state_q[4]_i_1_n_0            | reset_cond/Q[0]                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | game/M_question4_q[4]_i_1_n_0                | reset_cond/Q[0]                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | game/M_question0_q[4]_i_1_n_0                | reset_cond/Q[0]                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | game/M_question1_q[4]_i_1_n_0                | reset_cond/Q[0]                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | game/M_question3_q[4]_i_1_n_0                | reset_cond/Q[0]                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | game/ctr/decrease_edge/E[0]                  | reset_cond/Q[0]                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | game/normal_clock/E[0]                       | reset_cond/Q[0]                               |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | game/rng_edge/M_last_q_reg_0                 | reset_cond/Q[0]                               |                8 |             14 |         1.75 |
|  clk_IBUF_BUFG | game/rng_edge/M_last_q_reg_0                 |                                               |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG |                                              |                                               |               12 |             20 |         1.67 |
|  clk_IBUF_BUFG | start_btn/M_ctr_q[0]_i_2__5_n_0              | start_btn/sync/M_pipe_q_reg[1]_0              |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | game/ctr/increase_cond/M_ctr_q[0]_i_2__2_n_0 | game/ctr/increase_cond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | enter_btn/sel                                | enter_btn/sync/clear                          |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | onoff_btn/M_ctr_q[0]_i_2__1_n_0              | onoff_btn/sync/M_pipe_q_reg[1]_0              |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | reset_btn/M_ctr_q[0]_i_2__0_n_0              | reset_btn/sync/M_pipe_q_reg[1]_0              |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | game/ctr/decrease_cond/M_ctr_q[0]_i_2__3_n_0 | game/ctr/decrease_cond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                              | reset_cond/Q[0]                               |               19 |             53 |         2.79 |
|  clk_IBUF_BUFG | game/rng_clock/E[0]                          | reset_cond/Q[0]                               |               18 |             96 |         5.33 |
+----------------+----------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


