<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NEORV32 - Software Framework Documentation: sw/lib/include/neorv32.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="neorv32_logo_transparent_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NEORV32 - Software Framework Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_7d04193005ada6f9450f847f4adb6b5b.html">lib</a></li><li class="navelem"><a class="el" href="dir_752b1e5d3973bf735fa78bf6b4727df9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle"><div class="title">neorv32.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Main NEORV32 core library include file.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;inttypes.h&gt;</code><br />
<code>#include &lt;limits.h&gt;</code><br />
<code>#include &quot;<a class="el" href="neorv32__legacy_8h_source.html">neorv32_legacy.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__cpu_8h_source.html">neorv32_cpu.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__intrinsics_8h_source.html">neorv32_intrinsics.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__rte_8h_source.html">neorv32_rte.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__cfs_8h_source.html">neorv32_cfs.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__gpio_8h_source.html">neorv32_gpio.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__gptmr_8h_source.html">neorv32_gptmr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__mtime_8h_source.html">neorv32_mtime.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__neoled_8h_source.html">neorv32_neoled.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__pwm_8h_source.html">neorv32_pwm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__slink_8h_source.html">neorv32_slink.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__spi_8h_source.html">neorv32_spi.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__trng_8h_source.html">neorv32_trng.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__twi_8h_source.html">neorv32_twi.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__uart_8h_source.html">neorv32_uart.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__wdt_8h_source.html">neorv32_wdt.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__xirq_8h_source.html">neorv32_xirq.h</a>&quot;</code><br />
</div>
<p><a href="neorv32_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__dm__t.html">neorv32_dm_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__cfs__t.html">neorv32_cfs_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__pwm__t.html">neorv32_pwm_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__slink__t.html">neorv32_slink_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__gptmr__t.html">neorv32_gptmr_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__buskeeper__t.html">neorv32_buskeeper_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__xirq__t.html">neorv32_xirq_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__mtime__t.html">neorv32_mtime_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__uart0__t.html">neorv32_uart0_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__uart1__t.html">neorv32_uart1_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__spi__t.html">neorv32_spi_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__twi__t.html">neorv32_twi_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__trng__t.html">neorv32_trng_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__wdt__t.html">neorv32_wdt_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__gpio__t.html">neorv32_gpio_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__neoled__t.html">neorv32_neoled_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__sysinfo__t.html">neorv32_sysinfo_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9bf34265291c07e2aadeaf59e81768ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9bf34265291c07e2aadeaf59e81768ca">NEORV32_ARCHID</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a9bf34265291c07e2aadeaf59e81768ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Watchdog Timer (WDT)</div></td></tr>
<tr class="memitem:a134fed1f8a930db23214dfd28d767247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a134fed1f8a930db23214dfd28d767247">WDT_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a99f43f8bbfb29fba6224f081c363ac7d">CSR_MIE_FIRQ0E</a></td></tr>
<tr class="separator:a134fed1f8a930db23214dfd28d767247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77067d50fd69064e38e856629ab77870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a77067d50fd69064e38e856629ab77870">WDT_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba28a85ad8bd4c30fd3a91298dfa4fdb00">CSR_MIP_FIRQ0P</a></td></tr>
<tr class="separator:a77067d50fd69064e38e856629ab77870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b78ea8c8329c94900e9d123e877dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a84b78ea8c8329c94900e9d123e877dbe">WDT_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aab36a403cd7b833439ce7f9a708c33922">RTE_TRAP_FIRQ_0</a></td></tr>
<tr class="separator:a84b78ea8c8329c94900e9d123e877dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9629a6cbdf5b1d1317922b2284de730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad9629a6cbdf5b1d1317922b2284de730">WDT_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a0cef77904935798d247d8396838297c1">TRAP_CODE_FIRQ_0</a></td></tr>
<tr class="separator:ad9629a6cbdf5b1d1317922b2284de730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Custom Functions Subsystem (CFS)</div></td></tr>
<tr class="memitem:ace79ee46daf3a1b689d9fe79dfcd6627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ace79ee46daf3a1b689d9fe79dfcd6627">CFS_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33ac1e1d44becec1b393f79a118ed3d8beb">CSR_MIE_FIRQ1E</a></td></tr>
<tr class="separator:ace79ee46daf3a1b689d9fe79dfcd6627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae182648a2c23d070b9db0295388e001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aae182648a2c23d070b9db0295388e001">CFS_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba2b577b1da1074c29ad58005af1f91d52">CSR_MIP_FIRQ1P</a></td></tr>
<tr class="separator:aae182648a2c23d070b9db0295388e001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095f41fbefaa7acc1bfdd65cd3ce06ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a095f41fbefaa7acc1bfdd65cd3ce06ea">CFS_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aab199b53a1458017fa5278e0aeecf41fd">RTE_TRAP_FIRQ_1</a></td></tr>
<tr class="separator:a095f41fbefaa7acc1bfdd65cd3ce06ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae6b2ae3fba20ff80bfb59735f179c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aae6b2ae3fba20ff80bfb59735f179c26">CFS_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1ae0b1049ae7f8cbfb6ff216e69ed5dae7">TRAP_CODE_FIRQ_1</a></td></tr>
<tr class="separator:aae6b2ae3fba20ff80bfb59735f179c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Primary Universal Asynchronous Receiver/Transmitter (UART0)</div></td></tr>
<tr class="memitem:a6b55ce6abe6b141000a6bb00949169e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6b55ce6abe6b141000a6bb00949169e9">UART0_RX_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33afc805280e20ffface116ca61e11645f7">CSR_MIE_FIRQ2E</a></td></tr>
<tr class="separator:a6b55ce6abe6b141000a6bb00949169e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b738b26abb2b951f1f5c5d9525d7701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0b738b26abb2b951f1f5c5d9525d7701">UART0_RX_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21badf45c5a135431f958fa63574c1dfac6e">CSR_MIP_FIRQ2P</a></td></tr>
<tr class="separator:a0b738b26abb2b951f1f5c5d9525d7701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8588cca20d5e36f74c5207c376389a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ae8588cca20d5e36f74c5207c376389a1">UART0_RX_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa29ffa3108fadc78bf375773c3232c489">RTE_TRAP_FIRQ_2</a></td></tr>
<tr class="separator:ae8588cca20d5e36f74c5207c376389a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a849638eff31f2e1955bdc53d4fc84d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7a849638eff31f2e1955bdc53d4fc84d">UART0_RX_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1ad753d3e2563b4fd663430af9f3888dc7">TRAP_CODE_FIRQ_2</a></td></tr>
<tr class="separator:a7a849638eff31f2e1955bdc53d4fc84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff756a395771f22c5f412f23f177ea7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aff756a395771f22c5f412f23f177ea7d">UART0_TX_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a666066099d6cebadbef21d81c179e8db">CSR_MIE_FIRQ3E</a></td></tr>
<tr class="separator:aff756a395771f22c5f412f23f177ea7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addbe29166bb77bc045ad0e3db68e57e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#addbe29166bb77bc045ad0e3db68e57e9">UART0_TX_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba7512bb6c4841ddd477422b49ebb2a155">CSR_MIP_FIRQ3P</a></td></tr>
<tr class="separator:addbe29166bb77bc045ad0e3db68e57e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc37695ca169bc0eb93898e7aeeee58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9dc37695ca169bc0eb93898e7aeeee58">UART0_TX_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa4a74188fd87ea17a594ac6fe8ddf71be">RTE_TRAP_FIRQ_3</a></td></tr>
<tr class="separator:a9dc37695ca169bc0eb93898e7aeeee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50df423fdba86bb83bc5d90a4c3bb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab50df423fdba86bb83bc5d90a4c3bb20">UART0_TX_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1aaa8e7bb251852ef75a78be71eef0b547">TRAP_CODE_FIRQ_4</a></td></tr>
<tr class="separator:ab50df423fdba86bb83bc5d90a4c3bb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Secondary Universal Asynchronous Receiver/Transmitter (UART1)</div></td></tr>
<tr class="memitem:a6c118c1784d8446360b00cde97437ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6c118c1784d8446360b00cde97437ca7">UART1_RX_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a592939f1b7d79097f7f13d6ab0c268dc">CSR_MIE_FIRQ4E</a></td></tr>
<tr class="separator:a6c118c1784d8446360b00cde97437ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e70d3a4e2973d224643813fcf315a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a2e70d3a4e2973d224643813fcf315a20">UART1_RX_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21bab6421f242bb8a487a986346e11196eb8">CSR_MIP_FIRQ4P</a></td></tr>
<tr class="separator:a2e70d3a4e2973d224643813fcf315a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c351f5ea19ac9ea864155be9cc0b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab1c351f5ea19ac9ea864155be9cc0b4b">UART1_RX_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa8b39868bf91da54f9ec492918e0c01ff">RTE_TRAP_FIRQ_4</a></td></tr>
<tr class="separator:ab1c351f5ea19ac9ea864155be9cc0b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b9eb2ee1f411d7fccdf4fe263214e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad0b9eb2ee1f411d7fccdf4fe263214e1">UART1_RX_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1aaa8e7bb251852ef75a78be71eef0b547">TRAP_CODE_FIRQ_4</a></td></tr>
<tr class="separator:ad0b9eb2ee1f411d7fccdf4fe263214e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0039bae3454a22e71d64e70d674f5d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0039bae3454a22e71d64e70d674f5d6a">UART1_TX_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a3079a8fbf3b8e376865bff76f2173698">CSR_MIE_FIRQ5E</a></td></tr>
<tr class="separator:a0039bae3454a22e71d64e70d674f5d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4060532b7aa390623f54720460a2680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac4060532b7aa390623f54720460a2680">UART1_TX_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baaa55d19f9a47889bc364c94bda04b677">CSR_MIP_FIRQ5P</a></td></tr>
<tr class="separator:ac4060532b7aa390623f54720460a2680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6af270d7ae8b1cde30e44eb9142491d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6af270d7ae8b1cde30e44eb9142491d3">UART1_TX_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa01f562418ddbbb6b84be168673deeea9">RTE_TRAP_FIRQ_5</a></td></tr>
<tr class="separator:a6af270d7ae8b1cde30e44eb9142491d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc50287c7a53982761a8116396ff7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4cc50287c7a53982761a8116396ff7dd">UART1_TX_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a5789dfabd8ec265fa0734ddd94e98757">TRAP_CODE_FIRQ_5</a></td></tr>
<tr class="separator:a4cc50287c7a53982761a8116396ff7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Serial Peripheral Interface (SPI)</div></td></tr>
<tr class="memitem:ab8fcd3f80c373eb0f9d0fc6bf64ca626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab8fcd3f80c373eb0f9d0fc6bf64ca626">SPI_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a96315d6b5b9531bcbc1e78a3c9ab166a">CSR_MIE_FIRQ6E</a></td></tr>
<tr class="separator:ab8fcd3f80c373eb0f9d0fc6bf64ca626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f58f746febb29a9828447c733f8043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab2f58f746febb29a9828447c733f8043">SPI_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baffa7342631aa0526aaa44c0c549b1f3e">CSR_MIP_FIRQ6P</a></td></tr>
<tr class="separator:ab2f58f746febb29a9828447c733f8043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c1cd9ec9f80da2080e5d0d35cc524dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4c1cd9ec9f80da2080e5d0d35cc524dd">SPI_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aac9fb28ea8bafff182f12c29d2fad6998">RTE_TRAP_FIRQ_6</a></td></tr>
<tr class="separator:a4c1cd9ec9f80da2080e5d0d35cc524dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c212f1f5d8ee2a5921b3b2b19e9cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a83c212f1f5d8ee2a5921b3b2b19e9cc4">SPI_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a809e997f55e83c6812c965655511d473">TRAP_CODE_FIRQ_6</a></td></tr>
<tr class="separator:a83c212f1f5d8ee2a5921b3b2b19e9cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Two-Wire Interface (TWI)</div></td></tr>
<tr class="memitem:a0913144fce247e24ccd0f178b9ac32b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0913144fce247e24ccd0f178b9ac32b7">TWI_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a3d9d729940170609affbc6813054ebe8">CSR_MIE_FIRQ7E</a></td></tr>
<tr class="separator:a0913144fce247e24ccd0f178b9ac32b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b80113ca718fbdc50d75e1ec96a1ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a48b80113ca718fbdc50d75e1ec96a1ff">TWI_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baad691486001a68f2375dcf5793ee795a">CSR_MIP_FIRQ7P</a></td></tr>
<tr class="separator:a48b80113ca718fbdc50d75e1ec96a1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ac29f2f7bace5ba92b2b68a4541a60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a1ac29f2f7bace5ba92b2b68a4541a60c">TWI_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa73bb84f7b6c7528bec552ac1d3e9ccdb">RTE_TRAP_FIRQ_7</a></td></tr>
<tr class="separator:a1ac29f2f7bace5ba92b2b68a4541a60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0afc1a759116d4d73a199ef769bced47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0afc1a759116d4d73a199ef769bced47">TWI_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1aeab719bcce9e9551bd6da65a7ae08a26">TRAP_CODE_FIRQ_7</a></td></tr>
<tr class="separator:a0afc1a759116d4d73a199ef769bced47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">External Interrupt Controller (XIRQ)</div></td></tr>
<tr class="memitem:afe0cb262d517c7da73d6b5dc78886334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#afe0cb262d517c7da73d6b5dc78886334">XIRQ_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a396c6c4b425b3fff598e2f846052f98e">CSR_MIE_FIRQ8E</a></td></tr>
<tr class="separator:afe0cb262d517c7da73d6b5dc78886334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866768963f8648363dce40de9f34d61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a866768963f8648363dce40de9f34d61b">XIRQ_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baf5bbd23d4f311f640db42e9015f87580">CSR_MIP_FIRQ8P</a></td></tr>
<tr class="separator:a866768963f8648363dce40de9f34d61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95387d3482ec8e5c1d734805fdf64fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a95387d3482ec8e5c1d734805fdf64fa5">XIRQ_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa3edbf47bd9a278e100bb808c8bb68308">RTE_TRAP_FIRQ_8</a></td></tr>
<tr class="separator:a95387d3482ec8e5c1d734805fdf64fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16b9a7444833b5581df073661deb8f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a16b9a7444833b5581df073661deb8f3a">XIRQ_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1abfd21d1380dcacb9282e525da104d916">TRAP_CODE_FIRQ_8</a></td></tr>
<tr class="separator:a16b9a7444833b5581df073661deb8f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Smart LED Controller (NEOLED)</div></td></tr>
<tr class="memitem:a8d0409818600c0b2acfe8253e8f027b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a8d0409818600c0b2acfe8253e8f027b8">NEOLED_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a06fdb61dab31c3490da6c37d47914f19">CSR_MIE_FIRQ9E</a></td></tr>
<tr class="separator:a8d0409818600c0b2acfe8253e8f027b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aded7d7f5f4ba3a6d90f9a29e62a8cfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aded7d7f5f4ba3a6d90f9a29e62a8cfab">NEOLED_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21bad94c9691ce59b97fcfec14d345046c3e">CSR_MIP_FIRQ9P</a></td></tr>
<tr class="separator:aded7d7f5f4ba3a6d90f9a29e62a8cfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca6cfc3f580c4dfe1e213009ee450c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aca6cfc3f580c4dfe1e213009ee450c58">NEOLED_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa2cd04189d91465dad2bc2a8852406b76">RTE_TRAP_FIRQ_9</a></td></tr>
<tr class="separator:aca6cfc3f580c4dfe1e213009ee450c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a2ac455d7426992de6877ea7325f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab4a2ac455d7426992de6877ea7325f21">NEOLED_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a350e762a599479fb2c6d23ccc5ee22b4">TRAP_CODE_FIRQ_9</a></td></tr>
<tr class="separator:ab4a2ac455d7426992de6877ea7325f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Stream Link Interface (SLINK)</div></td></tr>
<tr class="memitem:a8680ab1f14e512f21913572b35cbbf77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a8680ab1f14e512f21913572b35cbbf77">SLINK_RX_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33affcb52dc57bb8c0cb1e7d3c1392d544a">CSR_MIE_FIRQ10E</a></td></tr>
<tr class="separator:a8680ab1f14e512f21913572b35cbbf77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c48d5c4effb47cdb019aa2da7c84526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a5c48d5c4effb47cdb019aa2da7c84526">SLINK_RX_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba2b50cfa8be461b088ea8506ce4c741ba">CSR_MIP_FIRQ10P</a></td></tr>
<tr class="separator:a5c48d5c4effb47cdb019aa2da7c84526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fff18e72d10377cdcb8d2ac0a617a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4fff18e72d10377cdcb8d2ac0a617a5d">SLINK_RX_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aadebcc4d91aea1364b1481111f1060c52">RTE_TRAP_FIRQ_10</a></td></tr>
<tr class="separator:a4fff18e72d10377cdcb8d2ac0a617a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1fdaedb2c4c8753ef3be87c82568dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab1fdaedb2c4c8753ef3be87c82568dda">SLINK_RX_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a4f6b9c6bba91fe04becb776ad22dcf42">TRAP_CODE_FIRQ_10</a></td></tr>
<tr class="separator:ab1fdaedb2c4c8753ef3be87c82568dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a232fe0eb5665373b6e2b464bdc228df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a232fe0eb5665373b6e2b464bdc228df2">SLINK_TX_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33af058342854a0becd3bcc33877d9244cd">CSR_MIE_FIRQ11E</a></td></tr>
<tr class="separator:a232fe0eb5665373b6e2b464bdc228df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e98b2af75c8e31f9815dee3dcbaf8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac8e98b2af75c8e31f9815dee3dcbaf8e">SLINK_TX_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba69ea0d3d76d4cec398f3b96959cc3544">CSR_MIP_FIRQ11P</a></td></tr>
<tr class="separator:ac8e98b2af75c8e31f9815dee3dcbaf8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e039d13b8d3f20453e1bb6b40512e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4e039d13b8d3f20453e1bb6b40512e43">SLINK_TX_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aab49ff0110481f22da22a085d2633a0e0">RTE_TRAP_FIRQ_11</a></td></tr>
<tr class="separator:a4e039d13b8d3f20453e1bb6b40512e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fbe28901775e284d5700086f0b0bfcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7fbe28901775e284d5700086f0b0bfcd">SLINK_TX_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a874dcc43cf8fbbf2e0614e7db9e38334">TRAP_CODE_FIRQ_11</a></td></tr>
<tr class="separator:a7fbe28901775e284d5700086f0b0bfcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">General Purpose Timer (GPTMR)</div></td></tr>
<tr class="memitem:a0a59186908b498cb92273b7767966e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0a59186908b498cb92273b7767966e26">GPTMR_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a41f91a37f7e0c75c783312af6a72e943">CSR_MIE_FIRQ12E</a></td></tr>
<tr class="separator:a0a59186908b498cb92273b7767966e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a3164d123ddddd07750f868e67d82d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4a3164d123ddddd07750f868e67d82d8">GPTMR_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba03edd398920b817150d29107c0b40792">CSR_MIP_FIRQ12P</a></td></tr>
<tr class="separator:a4a3164d123ddddd07750f868e67d82d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac38deeef36de0a474ab238a3054f860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aac38deeef36de0a474ab238a3054f860">GPTMR_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aaecea4f1d524a33d02324382357b2bcb9">RTE_TRAP_FIRQ_12</a></td></tr>
<tr class="separator:aac38deeef36de0a474ab238a3054f860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445543c36d1f78477aa8ea4841c720a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a445543c36d1f78477aa8ea4841c720a1">GPTMR_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a151f01e5f284f876cafafc7427720e4c">TRAP_CODE_FIRQ_12</a></td></tr>
<tr class="separator:a445543c36d1f78477aa8ea4841c720a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Address space sections</div></td></tr>
<tr class="memitem:abd8c9b7d79f49de1722611b2835cde58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#abd8c9b7d79f49de1722611b2835cde58">BOOTLOADER_BASE_ADDRESS</a>&#160;&#160;&#160;(0xFFFF0000UL)</td></tr>
<tr class="separator:abd8c9b7d79f49de1722611b2835cde58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98db478fcbc6146feda538ba2e472645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a98db478fcbc6146feda538ba2e472645">OCD_BASE_ADDRESS</a>&#160;&#160;&#160;(0XFFFFF800UL)</td></tr>
<tr class="separator:a98db478fcbc6146feda538ba2e472645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb0cb7fed7e154e15cb4009880a879c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a1eb0cb7fed7e154e15cb4009880a879c">IO_BASE_ADDRESS</a>&#160;&#160;&#160;(0xFFFFFE00UL)</td></tr>
<tr class="separator:a1eb0cb7fed7e154e15cb4009880a879c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Helper macros for easy memory-mapped register access (DEPRECATED!)</div></td></tr>
<tr class="memitem:a7fcef196d78f61a00482cb2be6a54c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7fcef196d78f61a00482cb2be6a54c63">IO_REG8</a>&#160;&#160;&#160;(volatile uint8_t*)</td></tr>
<tr class="separator:a7fcef196d78f61a00482cb2be6a54c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60c37065aa8fe3bcda20ea3482373d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab60c37065aa8fe3bcda20ea3482373d6">IO_REG16</a>&#160;&#160;&#160;(volatile uint16_t*)</td></tr>
<tr class="separator:ab60c37065aa8fe3bcda20ea3482373d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b61ddcb0ba2be60072440c54570e1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a>&#160;&#160;&#160;(volatile uint32_t*)</td></tr>
<tr class="separator:a3b61ddcb0ba2be60072440c54570e1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a030e9cb11740f78d45254e1a012f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a24a030e9cb11740f78d45254e1a012f5">IO_REG64</a>&#160;&#160;&#160;(volatile uint64_t*)</td></tr>
<tr class="separator:a24a030e9cb11740f78d45254e1a012f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11907779ee01abacd8fc3b81a162fe7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a11907779ee01abacd8fc3b81a162fe7b">IO_ROM8</a>&#160;&#160;&#160;(const volatile uint8_t*)</td></tr>
<tr class="separator:a11907779ee01abacd8fc3b81a162fe7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac75ea3c0585b8b16d43dcf36f89eae3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac75ea3c0585b8b16d43dcf36f89eae3f">IO_ROM16</a>&#160;&#160;&#160;(const volatile uint16_t*)</td></tr>
<tr class="separator:ac75ea3c0585b8b16d43dcf36f89eae3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a309a383492733f09f05ad9b0e00efd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a>&#160;&#160;&#160;(const volatile uint32_t*)</td></tr>
<tr class="separator:a309a383492733f09f05ad9b0e00efd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4828185f3c9c9454587fbe1447ae846c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4828185f3c9c9454587fbe1447ae846c">IO_ROM64</a>&#160;&#160;&#160;(const volatile uint64_t*)</td></tr>
<tr class="separator:a4828185f3c9c9454587fbe1447ae846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IO Device: Custom Functions Subsystem (CFS)</div></td></tr>
<tr class="memitem:a6c101b306bd096f78d351e39b308d3e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6c101b306bd096f78d351e39b308d3e2">NEORV32_CFS</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__cfs__t.html">neorv32_cfs_t</a>*) (0xFFFFFE00UL)))</td></tr>
<tr class="separator:a6c101b306bd096f78d351e39b308d3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IO Device: External Interrupt Controller (XIRQ)</div></td></tr>
<tr class="memitem:a0c0886139e9837867202e5f6a83307c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0c0886139e9837867202e5f6a83307c4">NEORV32_XIRQ</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__xirq__t.html">neorv32_xirq_t</a>*) (0xFFFFFF80UL)))</td></tr>
<tr class="separator:a0c0886139e9837867202e5f6a83307c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IO Device: Machine System Timer (MTIME)</div></td></tr>
<tr class="memitem:a68935be182e0081039326a9f344a36b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a68935be182e0081039326a9f344a36b3">NEORV32_MTIME</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__mtime__t.html">neorv32_mtime_t</a>*) (0xFFFFFF90UL)))</td></tr>
<tr class="separator:a68935be182e0081039326a9f344a36b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IO Device: General Purpose Input/Output Port Unit (GPIO)</div></td></tr>
<tr class="memitem:a1e35bbf26b9d1aa5373af0b9468eb445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a1e35bbf26b9d1aa5373af0b9468eb445">NEORV32_GPIO</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__gpio__t.html">neorv32_gpio_t</a>*) (0xFFFFFFC0UL)))</td></tr>
<tr class="separator:a1e35bbf26b9d1aa5373af0b9468eb445"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ac065a8cc32eed9a69ea1798492a69f49"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49">NEORV32_CSR_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a625f606c14fd4d7224d7109e10508e7a">CSR_FFLAGS</a> = 0x001
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7f198c465959dde37b7056dd06d45812">CSR_FRM</a> = 0x002
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a5e1abf46b4f55bd18e1d132b32696ab6">CSR_FCSR</a> = 0x003
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad0e5de789d6390f750b8af03cdd15450">CSR_MSTATUS</a> = 0x300
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ade079242596ce14ce1ba9842ed29b84c">CSR_MISA</a> = 0x301
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49acc0f9f5f3b5702f1b57f2ba3b6b62610">CSR_MIE</a> = 0x304
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aa632d218400268df6dc6b289ff088d21">CSR_MTVEC</a> = 0x305
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a1860dd9579906c67a3565063043dcf78">CSR_MCOUNTEREN</a> = 0x306
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9c55619ffb05e84b7210e2d47326fa98">CSR_MENVCFG</a> = 0x30a
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac2541060307369b2031e9ec07bbd0067">CSR_MSTATUSH</a> = 0x310
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a46b8d3c288cbbfbf5a0af6e5cd8c5bc8">CSR_MENVCFGH</a> = 0x31a
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3ce1dc0e2810f0df78feaa1c607a5ca6">CSR_MCOUNTINHIBIT</a> = 0x320
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a4a93ac5ab276cfd2f9cd296c8ce1bff6">CSR_MHPMEVENT3</a> = 0x323
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ab5f998725e002ffc2ff516ee973fe459">CSR_MHPMEVENT4</a> = 0x324
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a2524659ca2785af51af7acf9cd560a9d">CSR_MHPMEVENT5</a> = 0x325
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a1cfa1e3bc3c8a1c9a86c251a510d11cd">CSR_MHPMEVENT6</a> = 0x326
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a2e53e6e01ca8d1b801f6dfba602f3f59">CSR_MHPMEVENT7</a> = 0x327
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad6296ca83bbe1280624f3c21adbd8a79">CSR_MHPMEVENT8</a> = 0x328
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af6727a9bdd60ccf020812095b7396632">CSR_MHPMEVENT9</a> = 0x329
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a23850b1804966cde2c1e84cde752d512">CSR_MHPMEVENT10</a> = 0x32a
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7fb1de2019dd2b548084d5ca1630efbf">CSR_MHPMEVENT11</a> = 0x32b
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad648b5ece209d47e9484fd7aa83e8e5f">CSR_MHPMEVENT12</a> = 0x32c
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8c31899b81bb5dba9b92a0f0ca71aea6">CSR_MHPMEVENT13</a> = 0x32d
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a964a6a50d0138447fad47e9c982a7ba4">CSR_MHPMEVENT14</a> = 0x32e
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a06dfdeed757606529e4a99c033691b54">CSR_MHPMEVENT15</a> = 0x32f
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a076a9412f83fab082d83f53304e598fb">CSR_MHPMEVENT16</a> = 0x330
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac86401295eaaf3d72805f9ede4c7b363">CSR_MHPMEVENT17</a> = 0x331
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a40812655e9aeafe1e22d14e94cdf9a7f">CSR_MHPMEVENT18</a> = 0x332
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad32241545b091e590160cd607feccd4c">CSR_MHPMEVENT19</a> = 0x333
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a6da54fa60583c688291fe9a894e0d2de">CSR_MHPMEVENT20</a> = 0x334
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a526b3e6aba91dbded6c298909b9db730">CSR_MHPMEVENT21</a> = 0x335
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9bed325c00c2b8210860267253803e23">CSR_MHPMEVENT22</a> = 0x336
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3d7a3542ffce08f974edf8e2762cc27d">CSR_MHPMEVENT23</a> = 0x337
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a69d618b0e8b15604a7376e733647ecb7">CSR_MHPMEVENT24</a> = 0x338
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ace04ffb406cdb76ebef77b04d23e347e">CSR_MHPMEVENT25</a> = 0x339
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7db301fae9620b6ba9249cb026b06442">CSR_MHPMEVENT26</a> = 0x33a
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9e10f6c30eb8c58524cbd25f867166b5">CSR_MHPMEVENT27</a> = 0x33b
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49adc7e7511ee2dd7a33ed5b66bb5ab2050">CSR_MHPMEVENT28</a> = 0x33c
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49afb494566f93f96b69112ad739af86da0">CSR_MHPMEVENT29</a> = 0x33d
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ae77ea9868e45d6047b32fb29b71fffff">CSR_MHPMEVENT30</a> = 0x33e
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a39e1dbf430d3b28f77c5cfe3e52fbcd1">CSR_MHPMEVENT31</a> = 0x33f
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ae29976bb072639975ad0cdb985c7f004">CSR_MSCRATCH</a> = 0x340
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a5d60a25a66754066589e8facb7d41153">CSR_MEPC</a> = 0x341
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a2e14b57fee5376741634db7980a5005b">CSR_MCAUSE</a> = 0x342
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a76d30359e3b54197fb53f9939734cf1e">CSR_MTVAL</a> = 0x343
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49addb485275c954d1181d5bd4e4609082c">CSR_MIP</a> = 0x344
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af1a79349e46a4829af78d2cdfd0dc44f">CSR_PMPCFG0</a> = 0x3a0
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a22eea318ec1ac72cc14e133b71ef4b16">CSR_PMPCFG1</a> = 0x3a1
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0c9492f6b956f088847f72b28e7b1446">CSR_PMPCFG2</a> = 0x3a2
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a067ed3778590ae97dc9b16069f0ed850">CSR_PMPCFG3</a> = 0x3a3
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a2e1ff8e4cd6f2310f1eefd18d1b312a9">CSR_PMPCFG4</a> = 0x3a4
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac08b528aeae496384248f97f99ed2575">CSR_PMPCFG5</a> = 0x3a5
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a5979e4b07bb368c9ab709b3273200361">CSR_PMPCFG6</a> = 0x3a6
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a36d980bcbb8549d14ac53056d852a611">CSR_PMPCFG7</a> = 0x3a7
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8c16518d27d1dfd1c542decc192a83e5">CSR_PMPCFG8</a> = 0x3a8
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7f4ac438a50a30e7ce8aad08a1845b97">CSR_PMPCFG9</a> = 0x3a9
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad00ee8b17516cb8e5b4f2efb4c283db2">CSR_PMPCFG10</a> = 0x3aa
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a400eb44cab249620e9bf7bd81be936f4">CSR_PMPCFG11</a> = 0x3ab
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a95ae72806783dcddf6d73b040989c3a4">CSR_PMPCFG12</a> = 0x3ac
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad6b9f888143a644b431756cf9663eb38">CSR_PMPCFG13</a> = 0x3ad
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a427ca5df8ac9539df601ae537edabcd8">CSR_PMPCFG14</a> = 0x3ae
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac06ae205ba1e00d451d787d0d8d3027c">CSR_PMPCFG15</a> = 0x3af
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8941071db6145d34fff842249c0dcb9f">CSR_PMPADDR0</a> = 0x3b0
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a6a2933f3a1fa243de02db8a795e3ca41">CSR_PMPADDR1</a> = 0x3b1
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aa0b8c0561e8a778dce9c3b86499ffc50">CSR_PMPADDR2</a> = 0x3b2
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a89bad989197e9358563557311b3c97e9">CSR_PMPADDR3</a> = 0x3b3
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ace4529c53ad2d46767f86d920eada507">CSR_PMPADDR4</a> = 0x3b4
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad9e78f71409fd7783cc2ae7c28b5e42c">CSR_PMPADDR5</a> = 0x3b5
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af57b5b7b57cd6e8b3489a27dfd702444">CSR_PMPADDR6</a> = 0x3b6
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ae8ea19cf3e527dbc0d36a43dfd1b7346">CSR_PMPADDR7</a> = 0x3b7
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aec68bf7e26e44170c24599f7c6a8365b">CSR_PMPADDR8</a> = 0x3b8
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a54d38c8cf364d886eb7ac64463eedf77">CSR_PMPADDR9</a> = 0x3b9
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad97b6fe934a3bed6b02d0c8d81165d60">CSR_PMPADDR10</a> = 0x3ba
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3e5708c0f79cf58ae761b6bb8c2a4383">CSR_PMPADDR11</a> = 0x3bb
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a23026793ee53c8d55d23f63195368a6b">CSR_PMPADDR12</a> = 0x3bc
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a30879e88b250d3e94d9d9e728ffcc2cc">CSR_PMPADDR13</a> = 0x3bd
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a91a8b5008b4e08ab34c1516e21bf0ba8">CSR_PMPADDR14</a> = 0x3be
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a6879b4bf5d2db92d236b9091df4841f2">CSR_PMPADDR15</a> = 0x3bf
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7000f9cb7f349679a29bf54ec4c03122">CSR_PMPADDR16</a> = 0x3c0
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a940428bc19dc8623a31634955f955832">CSR_PMPADDR17</a> = 0x3c1
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a2e5d2804b9eecd85a48d56a5b5260d31">CSR_PMPADDR18</a> = 0x3c2
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8375bf276893169b7cd042da74e3988a">CSR_PMPADDR19</a> = 0x3c3
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aa254a0531492ecc29832658126de1f94">CSR_PMPADDR20</a> = 0x3c4
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9bf936eefbf4dcd1d2b0c1d128638f49">CSR_PMPADDR21</a> = 0x3c5
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a4d7ef55a9deb836dae2da510ba994f04">CSR_PMPADDR22</a> = 0x3c6
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3871327e56884ddc76306c0c9f13073e">CSR_PMPADDR23</a> = 0x3c7
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a45cc9464baeb154ce8108eb71a6cac21">CSR_PMPADDR24</a> = 0x3c8
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aa3dfccf683bc3177e0102f90ee70afb5">CSR_PMPADDR25</a> = 0x3c9
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ab0614ba409db3663674885e1eccf70bc">CSR_PMPADDR26</a> = 0x3ca
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac43a0622a9fe1c67259bd0bb87aa3ffc">CSR_PMPADDR27</a> = 0x3cb
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aee308d76710f4b8e05e537616236cbf1">CSR_PMPADDR28</a> = 0x3cc
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a5729f410c96e6ffbcd4c945f37848f45">CSR_PMPADDR29</a> = 0x3cd
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a19d4a4662aecc41fc8dc3ebd43fd1f5e">CSR_PMPADDR30</a> = 0x3ce
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad49af99bdc7a85294fe8e3201ae5dfc4">CSR_PMPADDR31</a> = 0x3cf
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ab0ecc73564f876bcd7d7864c79334773">CSR_PMPADDR32</a> = 0x3d0
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aac9e32ac080e1b43c19a74bc8172eee6">CSR_PMPADDR33</a> = 0x3d1
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a331662b3727bc8041984f368b5766193">CSR_PMPADDR34</a> = 0x3d2
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af4463fc064f321350883404278e9885f">CSR_PMPADDR35</a> = 0x3d3
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad8aa486240256014996ee40bb08fd27e">CSR_PMPADDR36</a> = 0x3d4
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad2bc8dccba7af97de9c893d3f17c2835">CSR_PMPADDR37</a> = 0x3d5
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a4300474e2e300bdf3085df4cdaa39fb9">CSR_PMPADDR38</a> = 0x3d6
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a6b0d276105880d84ad17361b74621492">CSR_PMPADDR39</a> = 0x3d7
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9257fdc4effa03f4286018e93aa20fe5">CSR_PMPADDR40</a> = 0x3d8
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a01ffd6d0cc8d2deb701b52d2a4a4c138">CSR_PMPADDR41</a> = 0x3d9
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0384a0403f93bfe97935c649d3aee723">CSR_PMPADDR42</a> = 0x3da
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9ff10c93633be81035205de393ae6436">CSR_PMPADDR43</a> = 0x3db
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac5f47ae8b8089e6bc7eafb4bdc9d37da">CSR_PMPADDR44</a> = 0x3dc
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0a4f1854d437c8aaf97df3d3e621efb7">CSR_PMPADDR45</a> = 0x3dd
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad12dfdfb2c15c01d55ca7c599a6c481e">CSR_PMPADDR46</a> = 0x3de
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af45dc8793205c09b749daa601c74575c">CSR_PMPADDR47</a> = 0x3df
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a283d603165faf9336c2b5bf114d14890">CSR_PMPADDR48</a> = 0x3e0
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aada916a6309e13c6477fceb106df76eb">CSR_PMPADDR49</a> = 0x3e1
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3e6b963f145b6e0650cd728c97baea41">CSR_PMPADDR50</a> = 0x3e2
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ab3a2ea425b0dce6779dcfbb0b3d68229">CSR_PMPADDR51</a> = 0x3e3
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a296a14a5a0e10046ca8f7c9eb58f71af">CSR_PMPADDR52</a> = 0x3e4
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aae0c4845e4c448208ff582c14bee8433">CSR_PMPADDR53</a> = 0x3e5
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac94f4b36a5f1e5b5764e934dca40b109">CSR_PMPADDR54</a> = 0x3e6
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0f49a08821d7e3458ff10ff331eadad1">CSR_PMPADDR55</a> = 0x3e7
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a1ae8dbefcc7559ecc485f6545b08b784">CSR_PMPADDR56</a> = 0x3e8
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a984a56bbcccf5e404069be16c918231a">CSR_PMPADDR57</a> = 0x3e9
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9a362d22f611e36f5df8316a0f93c98f">CSR_PMPADDR58</a> = 0x3ea
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a2d9a377d9d135cb6285f304ebec2a144">CSR_PMPADDR59</a> = 0x3eb
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a20e048cf8af704ff70c8b2039374dbdb">CSR_PMPADDR60</a> = 0x3ec
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0ac881337090c7240455aa12251b1cc7">CSR_PMPADDR61</a> = 0x3ed
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8eba7fd134bd8616555ce34f0657755b">CSR_PMPADDR62</a> = 0x3ee
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8ccc8be05d0c78010a0656f08fe9c038">CSR_PMPADDR63</a> = 0x3ef
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a32c22641ed66c6d20902306a2b1fad77">CSR_MCYCLE</a> = 0xb00
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a98f5e2cf2d5dbb0125a222b0065c86eb">CSR_MINSTRET</a> = 0xb02
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ae0a96f499dcde474af6ee620fbb1ebdc">CSR_MHPMCOUNTER3</a> = 0xb03
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9b84bd948dd52a7779b5fd16beddaab9">CSR_MHPMCOUNTER4</a> = 0xb04
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af15d389bb8f91c989df488d231666394">CSR_MHPMCOUNTER5</a> = 0xb05
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af65b9e99b9cadb3cb8d37f97cdbfeb9d">CSR_MHPMCOUNTER6</a> = 0xb06
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a919f39b0d299feb80403b42a466de444">CSR_MHPMCOUNTER7</a> = 0xb07
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a5a4cde90c547e913bddc719b3ab75e79">CSR_MHPMCOUNTER8</a> = 0xb08
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a18c2a249f1f7852f42f9e10dc59d46bb">CSR_MHPMCOUNTER9</a> = 0xb09
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a575e5342d8ec304c32dbbe99d6fd6c0f">CSR_MHPMCOUNTER10</a> = 0xb0a
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8840b3d4f45453fc96813ccb369a68e5">CSR_MHPMCOUNTER11</a> = 0xb0b
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a1328a226d36d23cc81740397bde47a4e">CSR_MHPMCOUNTER12</a> = 0xb0c
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9bdd102877ff50d38c86c3d741aeb4b0">CSR_MHPMCOUNTER13</a> = 0xb0d
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49adae22d860d8162e15120051951e45229">CSR_MHPMCOUNTER14</a> = 0xb0e
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a20400929087fabba410a098667d2d4ff">CSR_MHPMCOUNTER15</a> = 0xb0f
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af03bdbb9ad8b1d1f66c6688edb58dc58">CSR_MHPMCOUNTER16</a> = 0xb10
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac940a92c502e556c0756e1461aa8fe14">CSR_MHPMCOUNTER17</a> = 0xb11
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aaf82139acbd45d0b51bda730bcc0da8c">CSR_MHPMCOUNTER18</a> = 0xb12
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a77ff40944c1f3d85a1bd8b151477ccf0">CSR_MHPMCOUNTER19</a> = 0xb13
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a515df8be990beb2407384d77f86dbfaa">CSR_MHPMCOUNTER20</a> = 0xb14
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3ba77627faee546e464b19efdeea52d9">CSR_MHPMCOUNTER21</a> = 0xb15
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0d36dc98f4cf150ffe0b41fe152f6361">CSR_MHPMCOUNTER22</a> = 0xb16
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a02e88e4e75f123ab09bcae0f437bbc6e">CSR_MHPMCOUNTER23</a> = 0xb17
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a438b7c233f68d1f4e5d21e016acbeb5f">CSR_MHPMCOUNTER24</a> = 0xb18
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac450f3e72a17dec1540775d44457b170">CSR_MHPMCOUNTER25</a> = 0xb19
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0cb124102f8d2a5344c9e41f44fb8bb8">CSR_MHPMCOUNTER26</a> = 0xb1a
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a10ed52d5adeaf0b442264ea79fc22e2b">CSR_MHPMCOUNTER27</a> = 0xb1b
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8ff7ff3df4b3a015241949067517420f">CSR_MHPMCOUNTER28</a> = 0xb1c
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a5d017d66359f3eb3a38c585418774095">CSR_MHPMCOUNTER29</a> = 0xb1d
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7c39787ae9685f992478ae3e7667a089">CSR_MHPMCOUNTER30</a> = 0xb1e
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49acf06cf2971f9c688ebfbc97bed76b75c">CSR_MHPMCOUNTER31</a> = 0xb1f
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a28fcfd06ca1012c19cf053e57689687b">CSR_MCYCLEH</a> = 0xb80
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49afffb28b62b9baa127ae3bad919208988">CSR_MINSTRETH</a> = 0xb82
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a252980a4da90c1f5c1ef85d164f72f25">CSR_MHPMCOUNTER3H</a> = 0xb83
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a2e9cfbf3c2828dd4bd92d2b8a1c99f85">CSR_MHPMCOUNTER4H</a> = 0xb84
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7648dd0a47007d44a14e95ba47726599">CSR_MHPMCOUNTER5H</a> = 0xb85
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a49b7bc2df67a6c73a68757de9b218f77">CSR_MHPMCOUNTER6H</a> = 0xb86
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac0183bb6f357ed33136493ae7ded987a">CSR_MHPMCOUNTER7H</a> = 0xb87
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9e75518df7d14a009e3a0d5588641ddc">CSR_MHPMCOUNTER8H</a> = 0xb88
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7341886c7a4aed6fc7d8677c016a2cb8">CSR_MHPMCOUNTER9H</a> = 0xb89
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a1e41d2b27d7e8da14871852d81123cfd">CSR_MHPMCOUNTER10H</a> = 0xb8a
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7fd76fcfc0d0dd47e112786bea5e4071">CSR_MHPMCOUNTER11H</a> = 0xb8b
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a332ec2b0740f8e899a1b2ec86f7ee9f2">CSR_MHPMCOUNTER12H</a> = 0xb8c
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a5de5c5a036dc594a554d37df9ccf657d">CSR_MHPMCOUNTER13H</a> = 0xb8d
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac65bab6fd71439600c8fc549171251fa">CSR_MHPMCOUNTER14H</a> = 0xb8e
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af609807e2917f73e27e5f27b38a0fa46">CSR_MHPMCOUNTER15H</a> = 0xb8f
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7102d25d9fca4b1e1b845f2b0d6d59bc">CSR_MHPMCOUNTER16H</a> = 0xb90
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8dede80ba429a9df100c9f1a8053252d">CSR_MHPMCOUNTER17H</a> = 0xb91
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a115fa77e84df5b7aeee2ef8da0df7504">CSR_MHPMCOUNTER18H</a> = 0xb92
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49abec4039ebaa1707855b2608e02bc7230">CSR_MHPMCOUNTER19H</a> = 0xb93
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a73154a36196df05f0aa671cf25d8657a">CSR_MHPMCOUNTER20H</a> = 0xb94
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8d0cbc12db32df8f72d43ab1bf23d99a">CSR_MHPMCOUNTER21H</a> = 0xb95
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac4fee476c94945e2f9bb4bb220bb6c29">CSR_MHPMCOUNTER22H</a> = 0xb96
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a4fa7c7fdee91095bce78cea4a83a323c">CSR_MHPMCOUNTER23H</a> = 0xb97
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a89d576eaf4dcb08d29986315438227d3">CSR_MHPMCOUNTER24H</a> = 0xb98
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3cdf855e91971bca38ea89a0a6f6e970">CSR_MHPMCOUNTER25H</a> = 0xb99
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ae138eda0e2e55a987288641f648f2c43">CSR_MHPMCOUNTER26H</a> = 0xb9a
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a39bde723514e9ee915def5c6b87c7d15">CSR_MHPMCOUNTER27H</a> = 0xb9b
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7d8c02c9b321a5853bfbafa7c05fa32a">CSR_MHPMCOUNTER28H</a> = 0xb9c
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8af261caff987d9cf7559188948f5058">CSR_MHPMCOUNTER29H</a> = 0xb9d
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a37c9632e8575781372028e2526875cf6">CSR_MHPMCOUNTER30H</a> = 0xb9e
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a646124dfdaf8cd203a02eaceb6628c91">CSR_MHPMCOUNTER31H</a> = 0xb9f
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aaaf0f6b17a06d5922bcfdb47b382137e">CSR_CYCLE</a> = 0xc00
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aab7c4abcc9a7d6c55c0f28dded7f8b59">CSR_TIME</a> = 0xc01
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8144da8cd8691ac54aa0712685865b66">CSR_INSTRET</a> = 0xc02
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aa276bedb7dab28935163397b4879f6db">CSR_CYCLEH</a> = 0xc80
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac5e2ba343def2324fe674bff159e0b07">CSR_TIMEH</a> = 0xc81
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9b66978d76260283007d399fc735d153">CSR_INSTRETH</a> = 0xc82
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af5c5a21909aaca2b57f9a15f4bac246b">CSR_MVENDORID</a> = 0xf11
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad95cb95266533123447ff0e917f890e4">CSR_MARCHID</a> = 0xf12
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a06d39cf0f13d6401dcf426d56149c8cd">CSR_MIMPID</a> = 0xf13
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a6ba48e2306ae92f498552e1ea04d6790">CSR_MHARTID</a> = 0xf14
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0545d0921b3f90d037dbb25bc5fcc2f9">CSR_MCONFIGPTR</a> = 0xf15
<br />
 }</td></tr>
<tr class="separator:ac065a8cc32eed9a69ea1798492a69f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b70a2334131e7589d84c1ee96de485"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a76b70a2334131e7589d84c1ee96de485">NEORV32_CSR_MSTATUS_enum</a> { <a class="el" href="neorv32_8h.html#a76b70a2334131e7589d84c1ee96de485ae2603e365b3f1abfb46d53ed6b13dc56">CSR_MSTATUS_MIE</a> = 3
, <a class="el" href="neorv32_8h.html#a76b70a2334131e7589d84c1ee96de485aaa1d482f828ac9cafc40fcfc298bec34">CSR_MSTATUS_MPIE</a> = 7
, <a class="el" href="neorv32_8h.html#a76b70a2334131e7589d84c1ee96de485af0ae9aca74144aa7dbdf656f71cc5c97">CSR_MSTATUS_MPP_L</a> = 11
, <a class="el" href="neorv32_8h.html#a76b70a2334131e7589d84c1ee96de485a8067c609c2360cab3bafa3c43e03dbf0">CSR_MSTATUS_MPP_H</a> = 12
 }</td></tr>
<tr class="separator:a76b70a2334131e7589d84c1ee96de485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d3c6aaee79b679e954c54563d7ee500"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6d3c6aaee79b679e954c54563d7ee500">NEORV32_CSR_MCOUNTEREN_enum</a> { <a class="el" href="neorv32_8h.html#a6d3c6aaee79b679e954c54563d7ee500a3d0c8ff6ba2c557cb5b5d353bdb95790">CSR_MCOUNTEREN_CY</a> = 0
, <a class="el" href="neorv32_8h.html#a6d3c6aaee79b679e954c54563d7ee500addf7b5c2b3342935f9d1171146b4d4b1">CSR_MCOUNTEREN_TM</a> = 1
, <a class="el" href="neorv32_8h.html#a6d3c6aaee79b679e954c54563d7ee500a97e36c94b71fa2f9a805bbe47b0bc1b5">CSR_MCOUNTEREN_IR</a> = 2
 }</td></tr>
<tr class="separator:a6d3c6aaee79b679e954c54563d7ee500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6886ca6858d57854495986ef9b5cbfe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfe">NEORV32_CSR_MCOUNTINHIBIT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea201ac39b0eba389b0d02c3951a3311a3">CSR_MCOUNTINHIBIT_CY</a> = 0
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea5f182f39f9a4b871a097a51e57865bfa">CSR_MCOUNTINHIBIT_IR</a> = 2
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeaf7020159e0ba346561bfba101d22c752">CSR_MCOUNTINHIBIT_HPM3</a> = 3
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea40427b799da049413c5536afa623c61d">CSR_MCOUNTINHIBIT_HPM4</a> = 4
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea2769a6e6a75f2f903523e4e95a899bb6">CSR_MCOUNTINHIBIT_HPM5</a> = 5
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfead55b6af15841617d7dca3ab4fab893db">CSR_MCOUNTINHIBIT_HPM6</a> = 6
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea3b3571fceb687da2d3807b0e59bdf7ab">CSR_MCOUNTINHIBIT_HPM7</a> = 7
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeabd21344124eda4402523203185a58b8a">CSR_MCOUNTINHIBIT_HPM8</a> = 8
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea0f207455df0fed75fa68ba49c435889a">CSR_MCOUNTINHIBIT_HPM9</a> = 9
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea9517cd32744c5064fa30780f911cd22e">CSR_MCOUNTINHIBIT_HPM10</a> = 10
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeacaf997fe8b912596224e2bb632e6a806">CSR_MCOUNTINHIBIT_HPM11</a> = 11
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea8d866a4c815d8ba890a1e00ce9600486">CSR_MCOUNTINHIBIT_HPM12</a> = 12
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfead9f6c4eb4284ee82b9e8d0c79f62b3ed">CSR_MCOUNTINHIBIT_HPM13</a> = 13
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeaa83c0688869b1c43de0c4474e940f987">CSR_MCOUNTINHIBIT_HPM14</a> = 14
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea0b547cb5876c0e7956e3d062e0784085">CSR_MCOUNTINHIBIT_HPM15</a> = 15
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea68aba71ea77aba4005fb24a945ef38e4">CSR_MCOUNTINHIBIT_HPM16</a> = 16
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea8d57acf13a086635a63bc13ccdf479b3">CSR_MCOUNTINHIBIT_HPM17</a> = 17
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeaa680d196d2ba0e403801a860bb9d8ce0">CSR_MCOUNTINHIBIT_HPM18</a> = 18
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea3683e296caafe771b6dd57f4cf86f3dc">CSR_MCOUNTINHIBIT_HPM19</a> = 19
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeaeb4b1b6abafd22eec0764d5503878cca">CSR_MCOUNTINHIBIT_HPM20</a> = 20
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea1dc0276a5354c805ac56fd46c5037d38">CSR_MCOUNTINHIBIT_HPM21</a> = 21
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeaf1b6153a0c664367bfefb78b2ca8b34e">CSR_MCOUNTINHIBIT_HPM22</a> = 22
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea85c0c2b2a5101380dec72516dda1a904">CSR_MCOUNTINHIBIT_HPM23</a> = 23
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea74ec85a2e94aa0b9e8af29401ef7ecb1">CSR_MCOUNTINHIBIT_HPM24</a> = 24
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeaee2b5a2b7bd7ac07dae45900bc2faf46">CSR_MCOUNTINHIBIT_HPM25</a> = 25
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea141a4a211c496d2af1c79d8e8e0c2a74">CSR_MCOUNTINHIBIT_HPM26</a> = 26
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea46def851d4582b4bcec1f9d8bafd58db">CSR_MCOUNTINHIBIT_HPM27</a> = 27
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea33d0fd3378ec3a2fcc3c8738c6cd2f32">CSR_MCOUNTINHIBIT_HPM28</a> = 28
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeaa39882f7dad9b7e16b317c75bad31382">CSR_MCOUNTINHIBIT_HPM29</a> = 29
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea0f45818fa4cb9033a3093987fa8515c7">CSR_MCOUNTINHIBIT_HPM30</a> = 30
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea1da1186ef2f4e7297a4fecaaccdc1d05">CSR_MCOUNTINHIBIT_HPM31</a> = 31
<br />
 }</td></tr>
<tr class="separator:ab6886ca6858d57854495986ef9b5cbfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e9714690687badee43180c3cb62be33"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33afd2f1c78c442c8c29ab075cacee0a27a">CSR_MIE_MSIE</a> = 3
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a3658e8663e94cd8eaa7201b7a850d083">CSR_MIE_MTIE</a> = 7
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33ae8e4f0ee46abbbb3361de035a57b8324">CSR_MIE_MEIE</a> = 11
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a99f43f8bbfb29fba6224f081c363ac7d">CSR_MIE_FIRQ0E</a> = 16
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33ac1e1d44becec1b393f79a118ed3d8beb">CSR_MIE_FIRQ1E</a> = 17
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33afc805280e20ffface116ca61e11645f7">CSR_MIE_FIRQ2E</a> = 18
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a666066099d6cebadbef21d81c179e8db">CSR_MIE_FIRQ3E</a> = 19
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a592939f1b7d79097f7f13d6ab0c268dc">CSR_MIE_FIRQ4E</a> = 20
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a3079a8fbf3b8e376865bff76f2173698">CSR_MIE_FIRQ5E</a> = 21
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a96315d6b5b9531bcbc1e78a3c9ab166a">CSR_MIE_FIRQ6E</a> = 22
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a3d9d729940170609affbc6813054ebe8">CSR_MIE_FIRQ7E</a> = 23
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a396c6c4b425b3fff598e2f846052f98e">CSR_MIE_FIRQ8E</a> = 24
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a06fdb61dab31c3490da6c37d47914f19">CSR_MIE_FIRQ9E</a> = 25
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33affcb52dc57bb8c0cb1e7d3c1392d544a">CSR_MIE_FIRQ10E</a> = 26
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33af058342854a0becd3bcc33877d9244cd">CSR_MIE_FIRQ11E</a> = 27
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a41f91a37f7e0c75c783312af6a72e943">CSR_MIE_FIRQ12E</a> = 28
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a134ed02c7293008b21b1df472be8f11f">CSR_MIE_FIRQ13E</a> = 29
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a864d135708530016cfc52a65a1e4d79b">CSR_MIE_FIRQ14E</a> = 30
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33aa2dfa1183af312de2959dadd217fddc1">CSR_MIE_FIRQ15E</a> = 31
<br />
 }</td></tr>
<tr class="separator:a0e9714690687badee43180c3cb62be33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6301c554bf831b97fc28f9984a1ec21b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba1470cfe04f9d3ce45b7156b2a7fae159">CSR_MIP_MSIP</a> = 3
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba344943c62922561378d33ec51ac236e4">CSR_MIP_MTIP</a> = 7
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba1d761ef98f88c40509168ac66b7a4872">CSR_MIP_MEIP</a> = 11
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba28a85ad8bd4c30fd3a91298dfa4fdb00">CSR_MIP_FIRQ0P</a> = 16
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba2b577b1da1074c29ad58005af1f91d52">CSR_MIP_FIRQ1P</a> = 17
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21badf45c5a135431f958fa63574c1dfac6e">CSR_MIP_FIRQ2P</a> = 18
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba7512bb6c4841ddd477422b49ebb2a155">CSR_MIP_FIRQ3P</a> = 19
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21bab6421f242bb8a487a986346e11196eb8">CSR_MIP_FIRQ4P</a> = 20
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baaa55d19f9a47889bc364c94bda04b677">CSR_MIP_FIRQ5P</a> = 21
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baffa7342631aa0526aaa44c0c549b1f3e">CSR_MIP_FIRQ6P</a> = 22
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baad691486001a68f2375dcf5793ee795a">CSR_MIP_FIRQ7P</a> = 23
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baf5bbd23d4f311f640db42e9015f87580">CSR_MIP_FIRQ8P</a> = 24
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21bad94c9691ce59b97fcfec14d345046c3e">CSR_MIP_FIRQ9P</a> = 25
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba2b50cfa8be461b088ea8506ce4c741ba">CSR_MIP_FIRQ10P</a> = 26
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba69ea0d3d76d4cec398f3b96959cc3544">CSR_MIP_FIRQ11P</a> = 27
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba03edd398920b817150d29107c0b40792">CSR_MIP_FIRQ12P</a> = 28
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba14da6a2a962bf82970638a948ffbc570">CSR_MIP_FIRQ13P</a> = 29
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baad1e5e452a9c37561308765431f0260d">CSR_MIP_FIRQ14P</a> = 30
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba12da8c32d38d5a3539a0b766718bfd2d">CSR_MIP_FIRQ15P</a> = 31
<br />
 }</td></tr>
<tr class="separator:a6301c554bf831b97fc28f9984a1ec21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed7f00bbb39468f038d9ca6fbac830c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830c">NEORV32_CSR_MISA_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca89412df9f99d2a0ddc4665446397f1a2">CSR_MISA_A</a> = 0
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830cadd469404a928e012a298773ec46926ad">CSR_MISA_B</a> = 1
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca886699013158c74810598fa2fd6b07fa">CSR_MISA_C</a> = 2
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca1dd1be1071450f9b00a817bce19fa665">CSR_MISA_D</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca0ac798fd19cb7dbe1146afecda448fec">CSR_MISA_E</a> = 4
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca9ec2cae2b948de1043540a4ca1665c40">CSR_MISA_F</a> = 5
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca6091fd2c7ae38ad33be68a0fdfa50cca">CSR_MISA_I</a> = 8
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca317a631e4598532f5bffe8fb93aff94b">CSR_MISA_M</a> = 12
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830cacd9d71e674d3a6d04984b6df706d9deb">CSR_MISA_U</a> = 20
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca0b119a20be29fcae8fecf2a81c60d193">CSR_MISA_X</a> = 23
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830cab5a55e97b8511f42fe68559a38f7f138">CSR_MISA_MXL_LO</a> = 30
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830cafb3e4b08b87f5c161468a9e58ade12cc">CSR_MISA_MXL_HI</a> = 31
<br />
 }</td></tr>
<tr class="separator:afed7f00bbb39468f038d9ca6fbac830c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb925a3e41efd5e767bb39b3ee60cfe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfe">NEORV32_HPMCNT_EVENT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea2b683572525adc02ce0910031cfea914">HPMCNT_EVENT_CY</a> = 0
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfeaab438295e5f00ffe4c2457a54ee9bfc4">HPMCNT_EVENT_IR</a> = 2
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfead2dcce5ec6a91b42f6cd001a9ec1c009">HPMCNT_EVENT_CIR</a> = 3
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea9df7f7bf565c33f3c904b60eb3ef6b59">HPMCNT_EVENT_WAIT_IF</a> = 4
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfead47298512a8b932e9030f3fca9e4b48b">HPMCNT_EVENT_WAIT_II</a> = 5
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea7fec8a91cb13b85f42d1a777afdfb513">HPMCNT_EVENT_WAIT_MC</a> = 6
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea1a06f216e1a12afa0b90d6e1218b3c91">HPMCNT_EVENT_LOAD</a> = 7
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea6a942852e3cd85616a63addb8e9d76f2">HPMCNT_EVENT_STORE</a> = 8
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea6d4f8e82e644ed4213fcff039f049198">HPMCNT_EVENT_WAIT_LS</a> = 9
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfeab41a92d0860ddf2257a0d1ec835f9fa1">HPMCNT_EVENT_JUMP</a> = 10
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea9e1e2b50352b2555e9c64e76776919a6">HPMCNT_EVENT_BRANCH</a> = 11
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea84d61e83f67988ca8095ddf36246a83e">HPMCNT_EVENT_TBRANCH</a> = 12
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea3a4f5bf9251def87a71162dbcf9043c5">HPMCNT_EVENT_TRAP</a> = 13
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfeab3ded28f00396297d97020b24ac7430e">HPMCNT_EVENT_ILLEGAL</a> = 14
<br />
 }</td></tr>
<tr class="separator:a5cb925a3e41efd5e767bb39b3ee60cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb0fcbc551fec4c45676ff1317be24e1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a0a8010d7cc91b9557973a7a118828bee">TRAP_CODE_I_MISALIGNED</a> = 0x00000000
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a6a0ebfce4e18f36aeb43d5a65445cfe1">TRAP_CODE_I_ACCESS</a> = 0x00000001
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1af1ad8f557f3b685b59a913611e1da173">TRAP_CODE_I_ILLEGAL</a> = 0x00000002
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a2c9510cb7583a0144f96678fc217335e">TRAP_CODE_BREAKPOINT</a> = 0x00000003
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a69e68a954da0bb33d1624484a6777ff9">TRAP_CODE_L_MISALIGNED</a> = 0x00000004
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a28448f0c670169140dc28b6794310cea">TRAP_CODE_L_ACCESS</a> = 0x00000005
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a19708405f9f6300edf6b992c6d408a2d">TRAP_CODE_S_MISALIGNED</a> = 0x00000006
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a70bcfc75fe1056d93a3606f78c0cb887">TRAP_CODE_S_ACCESS</a> = 0x00000007
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1aa102472d6a264bb92e0581ccaa413e02">TRAP_CODE_UENV_CALL</a> = 0x00000008
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a20e5a2680f2f5956bfa92852d5544eac">TRAP_CODE_MENV_CALL</a> = 0x0000000b
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1ae0cebf99f36ef6be60e4a9d2c9f894b0">TRAP_CODE_MSI</a> = 0x80000003
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a187ae38819b81672c15808e63c3b46b7">TRAP_CODE_MTI</a> = 0x80000007
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a1a412b9d8eefba7880555d34625d2cc0">TRAP_CODE_MEI</a> = 0x8000000b
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a0cef77904935798d247d8396838297c1">TRAP_CODE_FIRQ_0</a> = 0x80000010
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1ae0b1049ae7f8cbfb6ff216e69ed5dae7">TRAP_CODE_FIRQ_1</a> = 0x80000011
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1ad753d3e2563b4fd663430af9f3888dc7">TRAP_CODE_FIRQ_2</a> = 0x80000012
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a356f8485166529503d0fb246bd0aeeb0">TRAP_CODE_FIRQ_3</a> = 0x80000013
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1aaa8e7bb251852ef75a78be71eef0b547">TRAP_CODE_FIRQ_4</a> = 0x80000014
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a5789dfabd8ec265fa0734ddd94e98757">TRAP_CODE_FIRQ_5</a> = 0x80000015
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a809e997f55e83c6812c965655511d473">TRAP_CODE_FIRQ_6</a> = 0x80000016
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1aeab719bcce9e9551bd6da65a7ae08a26">TRAP_CODE_FIRQ_7</a> = 0x80000017
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1abfd21d1380dcacb9282e525da104d916">TRAP_CODE_FIRQ_8</a> = 0x80000018
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a350e762a599479fb2c6d23ccc5ee22b4">TRAP_CODE_FIRQ_9</a> = 0x80000019
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a4f6b9c6bba91fe04becb776ad22dcf42">TRAP_CODE_FIRQ_10</a> = 0x8000001a
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a874dcc43cf8fbbf2e0614e7db9e38334">TRAP_CODE_FIRQ_11</a> = 0x8000001b
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a151f01e5f284f876cafafc7427720e4c">TRAP_CODE_FIRQ_12</a> = 0x8000001c
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a7c8e97297cc4dcd6d5a1de65a124f3e9">TRAP_CODE_FIRQ_13</a> = 0x8000001d
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a821f813de47eb781ab7715f780da3b1e">TRAP_CODE_FIRQ_14</a> = 0x8000001e
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1aa4eeafe2f6f59aff01e29461c664a110">TRAP_CODE_FIRQ_15</a> = 0x8000001f
<br />
 }</td></tr>
<tr class="separator:acb0fcbc551fec4c45676ff1317be24e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10022df4c223533b04d5aebe222e8b73"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73">NEORV32_CLOCK_PRSC_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73ad63d40139c50d76618cf1258cbdc0d05">CLK_PRSC_2</a> = 0
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a648249b3ab8c2500880c1e68b98f81d1">CLK_PRSC_4</a> = 1
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73aa4e3a6a5b3cd895f63b4544f63ce22c9">CLK_PRSC_8</a> = 2
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a5990532893f2d9606e3c02aff60ca5da">CLK_PRSC_64</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a933045a5405de55781d687315f42054e">CLK_PRSC_128</a> = 4
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a18aac15afd5ebd8d3a00dd6e513daf17">CLK_PRSC_1024</a> = 5
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73aa138f0cad547028d5124f89d6dcc8c79">CLK_PRSC_2048</a> = 6
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a0f20c29722bf9afc478b1a286a6b7eee">CLK_PRSC_4096</a> = 7
<br />
 }</td></tr>
<tr class="separator:a10022df4c223533b04d5aebe222e8b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de020f1ce7c4e26d4b3604b1bd6e811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9de020f1ce7c4e26d4b3604b1bd6e811">NEORV32_DM</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__dm__t.html">neorv32_dm_t</a>*) (0XFFFFF800UL)))</td></tr>
<tr class="separator:a9de020f1ce7c4e26d4b3604b1bd6e811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ce262350cf05ccd5a860d7a34928fb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a33ce262350cf05ccd5a860d7a34928fb">NEORV32_OCD_DM_SREG_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a33ce262350cf05ccd5a860d7a34928fba2cb59a6bcfea43458d2e60a418104205">OCD_DM_SREG_HALT_ACK</a> = 0
, <a class="el" href="neorv32_8h.html#a33ce262350cf05ccd5a860d7a34928fba56baea5504511165b02e2027ea3f8f0c">OCD_DM_SREG_RESUME_REQ</a> = 1
, <a class="el" href="neorv32_8h.html#a33ce262350cf05ccd5a860d7a34928fba469e08e6204a3f794493d605ff947667">OCD_DM_SREG_RESUME_ACK</a> = 2
, <a class="el" href="neorv32_8h.html#a33ce262350cf05ccd5a860d7a34928fba66020915a9e5f96aab16604180d2ad15">OCD_DM_SREG_EXECUTE_REQ</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a33ce262350cf05ccd5a860d7a34928fbae44af92eb19d8d405708616e819d2e76">OCD_DM_SREG_EXECUTE_ACK</a> = 4
, <a class="el" href="neorv32_8h.html#a33ce262350cf05ccd5a860d7a34928fba89e4cef700e55bc29137a21c64da0518">OCD_DM_SREG_EXCEPTION_ACK</a> = 5
<br />
 }</td></tr>
<tr class="separator:a33ce262350cf05ccd5a860d7a34928fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Pulse Width Modulation Controller (PWM)</h2></td></tr>
<tr class="memitem:ad4cb534c29e26fa56c10bef7afab8f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad4cb534c29e26fa56c10bef7afab8f51">NEORV32_PWM</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__pwm__t.html">neorv32_pwm_t</a>*) (0xFFFFFE80UL)))</td></tr>
<tr class="separator:ad4cb534c29e26fa56c10bef7afab8f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af350f93b601a92ef56516198d1570b7d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#af350f93b601a92ef56516198d1570b7d">NEORV32_PWM_CTRL_enum</a> { <a class="el" href="neorv32_8h.html#af350f93b601a92ef56516198d1570b7dafb99fba508460086efdd495d4649c65a">PWM_CTRL_EN</a> = 0
, <a class="el" href="neorv32_8h.html#af350f93b601a92ef56516198d1570b7da01ab6de6ac34be1ed68f22e17acbe274">PWM_CTRL_PRSC0</a> = 1
, <a class="el" href="neorv32_8h.html#af350f93b601a92ef56516198d1570b7daa6fca8a4eecfb99b8f0fa99e187e30bb">PWM_CTRL_PRSC1</a> = 2
, <a class="el" href="neorv32_8h.html#af350f93b601a92ef56516198d1570b7da0fd36a63fd4c37ef3bc4732518ebf13d">PWM_CTRL_PRSC2</a> = 3
 }</td></tr>
<tr class="separator:af350f93b601a92ef56516198d1570b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Stream link interface (SLINK)</h2></td></tr>
<tr class="memitem:a6380d894432de119a20993096db534df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6380d894432de119a20993096db534df">NEORV32_SLINK</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__slink__t.html">neorv32_slink_t</a>*) (0xFFFFFEC0UL)))</td></tr>
<tr class="separator:a6380d894432de119a20993096db534df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0385a56c38315d492b3414d98235ef1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1">NEORV32_SLINK_CTRL_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1a799f502d2784709eb018bbf83d3848da">SLINK_CTRL_RX_NUM0</a> = 0
, <a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1a927348a2ad734678700484e9910e3aa4">SLINK_CTRL_RX_NUM1</a> = 1
, <a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1a1587654aee1d458a5ad3f3d4a95bdf48">SLINK_CTRL_RX_NUM2</a> = 2
, <a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1aa8f519c10cfcd06d5ce0372df7717342">SLINK_CTRL_RX_NUM3</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1a24ed833d1127d2845130dbbd50994c16">SLINK_CTRL_TX_NUM0</a> = 4
, <a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1a842f2eb3ad3941bd9a577a52052e91da">SLINK_CTRL_TX_NUM1</a> = 5
, <a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1a6f6a9d7319a1b8b335f571d9764bea21">SLINK_CTRL_TX_NUM2</a> = 6
, <a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1a7f068866b7f0c837f0c6fcbb4810260d">SLINK_CTRL_TX_NUM3</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1a9218392401a5863ed3717b8428025c99">SLINK_CTRL_RX_FIFO_S0</a> = 8
, <a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1abf208792d02d5cc9b27e7a7fc2e4f6f1">SLINK_CTRL_RX_FIFO_S1</a> = 9
, <a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1ac2a15fc6cf25f60c2c64f96a88465587">SLINK_CTRL_RX_FIFO_S2</a> = 10
, <a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1a476a53752f42d6564a31741270bec5a7">SLINK_CTRL_RX_FIFO_S3</a> = 11
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1a0ecc30200fc18dd9bd544ff6a55e613f">SLINK_CTRL_TX_FIFO_S0</a> = 12
, <a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1a6e10d121e84b10c68b208666872f862d">SLINK_CTRL_TX_FIFO_S1</a> = 13
, <a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1aabd4e565bca60bb1daa4c2f899493be2">SLINK_CTRL_TX_FIFO_S2</a> = 14
, <a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1a5ba66480c62bcd5dba14228282b38da5">SLINK_CTRL_TX_FIFO_S3</a> = 15
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1a739187f413b7436dc4037187e4a9e86a">SLINK_CTRL_EN</a> = 31
<br />
 }</td></tr>
<tr class="separator:ac0385a56c38315d492b3414d98235ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1ed4b009fdf09d32f0b4e81fe3ad7d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#afe1ed4b009fdf09d32f0b4e81fe3ad7d">NEORV32_SLINK_IRQ_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#afe1ed4b009fdf09d32f0b4e81fe3ad7daa4eaad2c5d0c96f2116b41beb61590ec">SLINK_IRQ_RX_EN_LSB</a> = 0
, <a class="el" href="neorv32_8h.html#afe1ed4b009fdf09d32f0b4e81fe3ad7da5698de3db40be97c179e5146bb092ff1">SLINK_IRQ_RX_EN_MSB</a> = 7
, <a class="el" href="neorv32_8h.html#afe1ed4b009fdf09d32f0b4e81fe3ad7dada55cfc1bc544f615db702ad59acc707">SLINK_IRQ_RX_MODE_LSB</a> = 8
, <a class="el" href="neorv32_8h.html#afe1ed4b009fdf09d32f0b4e81fe3ad7da4ff9a5bb3e526eacc51c51426da9ae9c">SLINK_IRQ_RX_MODE_MSB</a> = 15
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#afe1ed4b009fdf09d32f0b4e81fe3ad7dac7611ef967d475f34cc55a6f42301602">SLINK_IRQ_TX_EN_LSB</a> = 16
, <a class="el" href="neorv32_8h.html#afe1ed4b009fdf09d32f0b4e81fe3ad7daa0ff41d577107de602477d8c85752f45">SLINK_IRQ_TX_EN_MSB</a> = 23
, <a class="el" href="neorv32_8h.html#afe1ed4b009fdf09d32f0b4e81fe3ad7dadb461c0b04fff559b2e00bdcb5b2aadb">SLINK_IRQ_TX_MODE_LSB</a> = 24
, <a class="el" href="neorv32_8h.html#afe1ed4b009fdf09d32f0b4e81fe3ad7daad6f003515cd56fdfdd998d4e0cb676d">SLINK_IRQ_TX_MODE_MSB</a> = 31
<br />
 }</td></tr>
<tr class="separator:afe1ed4b009fdf09d32f0b4e81fe3ad7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70eb43b6883b3271588d20732b17a62c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a70eb43b6883b3271588d20732b17a62c">NEORV32_SLINK_IRQ_EN_enum</a> { <a class="el" href="neorv32_8h.html#a70eb43b6883b3271588d20732b17a62ca3088e9994dadec496b71ce2c78bcb196">SLINK_IRQ_DISABLE</a> = 0
, <a class="el" href="neorv32_8h.html#a70eb43b6883b3271588d20732b17a62ca82087d0897d4957c85ea240e087c0c95">SLINK_IRQ_ENABLE</a> = 1
 }</td></tr>
<tr class="separator:a70eb43b6883b3271588d20732b17a62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ef997b2b75e6e9c29f8e96b29937bf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a29ef997b2b75e6e9c29f8e96b29937bf">NEORV32_SLINK_IRQ_RX_TYPE_enum</a> { <a class="el" href="neorv32_8h.html#a29ef997b2b75e6e9c29f8e96b29937bfaa098a269827af5ea8c3260ab25c856b3">SLINK_IRQ_RX_FIFO_HALF</a> = 0
, <a class="el" href="neorv32_8h.html#a29ef997b2b75e6e9c29f8e96b29937bfaf3fc031618f1ef34e2bc8fb3ff1427e8">SLINK_IRQ_RX_NOT_EMPTY</a> = 1
 }</td></tr>
<tr class="separator:a29ef997b2b75e6e9c29f8e96b29937bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ab9702b5b4fe5e78be3194ba7704e4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac0ab9702b5b4fe5e78be3194ba7704e4">NEORV32_SLINK_IRQ_TX_TYPE_enum</a> { <a class="el" href="neorv32_8h.html#ac0ab9702b5b4fe5e78be3194ba7704e4a47c67b754fa6a48ccf99edcbf159ada0">SLINK_IRQ_TX_FIFO_HALF</a> = 0
, <a class="el" href="neorv32_8h.html#ac0ab9702b5b4fe5e78be3194ba7704e4a563a12eb9bb7a6e73a58c7e2ed106430">SLINK_IRQ_TX_NOT_FULL</a> = 1
 }</td></tr>
<tr class="separator:ac0ab9702b5b4fe5e78be3194ba7704e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f7fe82f188bd4e68f41549587822bf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bf">NEORV32_SLINK_STATUS_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfadd227bd4c3733f5653cfed12109a8071">SLINK_STATUS_RX0_AVAIL</a> = 0
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa36ff4267fa95295ca7ebc8b430e85c2f">SLINK_STATUS_RX1_AVAIL</a> = 1
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa3ea2738d6ee0a4ab584b9a12f2125ca4">SLINK_STATUS_RX2_AVAIL</a> = 2
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bface8327927418477cfdd9d670e8a1c713">SLINK_STATUS_RX3_AVAIL</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa29e0964a71eec09ccf047d52bcaff6d8">SLINK_STATUS_RX4_AVAIL</a> = 4
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfaed25e0453b8576e34a0917979122e757">SLINK_STATUS_RX5_AVAIL</a> = 5
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfad71ab9581e6ff4c65b4c4fbe87937f1f">SLINK_STATUS_RX6_AVAIL</a> = 6
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa7c05452bb27b538605d09e4f1b3c74e6">SLINK_STATUS_RX7_AVAIL</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa92e2bc4ac96913795400f0030193e8c4">SLINK_STATUS_TX0_FREE</a> = 8
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa0b26e273a7795f20b1180fe4298b1e0b">SLINK_STATUS_TX1_FREE</a> = 9
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa48ec6fc7ff36b832db755134f6859b6b">SLINK_STATUS_TX2_FREE</a> = 10
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa0ce83a713ac82bc519b0164d184235ab">SLINK_STATUS_TX3_FREE</a> = 11
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfacbb47a0108ed3c2afc5ad6483d5a353e">SLINK_STATUS_TX4_FREE</a> = 12
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa68dcab6960f6eac8a9f307ad7d1c1727">SLINK_STATUS_TX5_FREE</a> = 13
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa72dbba1ccc632d8020b3b2e3c4a7c71c">SLINK_STATUS_TX6_FREE</a> = 14
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa1629536286da9760562f78b2a23b0dec">SLINK_STATUS_TX7_FREE</a> = 15
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa2b3fa2ac10081c13fa26919c035500a2">SLINK_STATUS_RX0_HALF</a> = 16
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa69c580bd63a6090c0ffff9f1a321828b">SLINK_STATUS_RX1_HALF</a> = 17
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa24808fe81ede2b4deeb2fd1408a430c1">SLINK_STATUS_RX2_HALF</a> = 18
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa5ffe572b92fc9b4a990e1e4bb66cfd12">SLINK_STATUS_RX3_HALF</a> = 19
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa17a4d547e7b8d967f29bb8601e73f6e9">SLINK_STATUS_RX4_HALF</a> = 20
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa736d07532113a0869e515c6fe807b786">SLINK_STATUS_RX5_HALF</a> = 21
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa3554ffd01af5a16bc8348dd53519d9f3">SLINK_STATUS_RX6_HALF</a> = 22
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfaa9ac31c27ada8a0c6143217276c36a1e">SLINK_STATUS_RX7_HALF</a> = 23
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa92c000959e2253c3649ca2f121848cbd">SLINK_STATUS_TX0_HALF</a> = 24
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa248bfa11e723e4989f5c506803f8ca66">SLINK_STATUS_TX1_HALF</a> = 25
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa53c5e89c04e8a70ed78ede91d12fd5a1">SLINK_STATUS_TX2_HALF</a> = 26
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa72681fad6b0aadcb9b4f43c391b89b84">SLINK_STATUS_TX3_HALF</a> = 27
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfa9bd6fe0f27e19a9bc919c4e172b29adf">SLINK_STATUS_TX4_HALF</a> = 28
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfaf14f0214f4753ae3334242e25149eca4">SLINK_STATUS_TX5_HALF</a> = 29
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfacbf74f0f5b88ff2dfbe01862ca6bc95f">SLINK_STATUS_TX6_HALF</a> = 30
, <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bfacfb9a188244325f82ea21614a5d03621">SLINK_STATUS_TX7_HALF</a> = 31
<br />
 }</td></tr>
<tr class="separator:a84f7fe82f188bd4e68f41549587822bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: General Purpose Timer (GPTMR)</h2></td></tr>
<tr class="memitem:a9e047791588ff21fc4dc1b06456bdfd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9e047791588ff21fc4dc1b06456bdfd2">NEORV32_GPTMR</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__gptmr__t.html">neorv32_gptmr_t</a>*) (0xFFFFFF60UL)))</td></tr>
<tr class="separator:a9e047791588ff21fc4dc1b06456bdfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a135b0750d4afed16e5867134e3843988"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a135b0750d4afed16e5867134e3843988">NEORV32_GPTMR_CTRL_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a135b0750d4afed16e5867134e3843988abbfa7abcbd80b9c47e83e23e5cefaf90">GPTMR_CTRL_EN</a> = 0
, <a class="el" href="neorv32_8h.html#a135b0750d4afed16e5867134e3843988ae4716a7a9e356484a8e478f07920cde3">GPTMR_CTRL_PRSC0</a> = 1
, <a class="el" href="neorv32_8h.html#a135b0750d4afed16e5867134e3843988a1e1e8e516fa4918441e3c77153940298">GPTMR_CTRL_PRSC1</a> = 2
, <a class="el" href="neorv32_8h.html#a135b0750d4afed16e5867134e3843988a185861fbdc5f276735481237ad844833">GPTMR_CTRL_PRSC2</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a135b0750d4afed16e5867134e3843988a473870880c0eca71578d6969e816af43">GPTMR_CTRL_MODE</a> = 4
, <a class="el" href="neorv32_8h.html#a135b0750d4afed16e5867134e3843988ab0ff04a618a752900a59d0c83d86134c">GPTMR_CTRL_ALARM</a> = 5
<br />
 }</td></tr>
<tr class="separator:a135b0750d4afed16e5867134e3843988"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Bus Monitor (BUSKEEPER)</h2></td></tr>
<tr class="memitem:adea8d0de2dea09f07d40f284488ef472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#adea8d0de2dea09f07d40f284488ef472">NEORV32_BUSKEEPER</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__buskeeper__t.html">neorv32_buskeeper_t</a>*) (0xFFFFFF7CUL)))</td></tr>
<tr class="separator:adea8d0de2dea09f07d40f284488ef472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e2debf38dd48df88e54094016a9279"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac7e2debf38dd48df88e54094016a9279">NEORV32_BUSKEEPER_CTRL_enum</a> { <a class="el" href="neorv32_8h.html#ac7e2debf38dd48df88e54094016a9279a36777fe544f84192af4176852f022812">BUSKEEPER_ERR_TYPE</a> = 0
, <a class="el" href="neorv32_8h.html#ac7e2debf38dd48df88e54094016a9279afa9ae722f3e4f5a69b1c12febe1275d5">BUSKEEPER_ERR_FLAG</a> = 31
 }</td></tr>
<tr class="separator:ac7e2debf38dd48df88e54094016a9279"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Primary/Secondary Universal Asynchronous Receiver and Transmitter (UART0 / UART1)</h2></td></tr>
<tr class="memitem:a4c880a6b27e46f459e750425258b1bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4c880a6b27e46f459e750425258b1bdb">NEORV32_UART0</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__uart0__t.html">neorv32_uart0_t</a>*) (0xFFFFFFA0UL)))</td></tr>
<tr class="separator:a4c880a6b27e46f459e750425258b1bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a9ded4523f001bf69935c80247fa2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aa2a9ded4523f001bf69935c80247fa2d">NEORV32_UART1</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__uart1__t.html">neorv32_uart1_t</a>*) (0xFFFFFFD0UL)))</td></tr>
<tr class="separator:aa2a9ded4523f001bf69935c80247fa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f75f453beca1619344bb4213352afc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afc">NEORV32_UART_CTRL_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afcaca5f1d19f1b8e9e272e03ab7d8ac3b59">UART_CTRL_BAUD00</a> = 0
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afcae8cd3509eb09f0551ee02b850aabe7a8">UART_CTRL_BAUD01</a> = 1
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca375db86f195c7f8236a327a08b21c581">UART_CTRL_BAUD02</a> = 2
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca28bdff392ed764af71a637b6e726e3bb">UART_CTRL_BAUD03</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca93f8cfa894b72f844747fd4f80f0f632">UART_CTRL_BAUD04</a> = 4
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca90fb85d564c8f50fa93072cc58ac7abc">UART_CTRL_BAUD05</a> = 5
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afcab322251f6b7238d0ed0e72e7816b8f20">UART_CTRL_BAUD06</a> = 6
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca662508c0816899fc005e2467871738ec">UART_CTRL_BAUD07</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca039436da52a72b02240c2de91fe67ecf">UART_CTRL_BAUD08</a> = 8
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afcaf33c454be480de86dd487e012d13938b">UART_CTRL_BAUD09</a> = 9
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afcab812c23b1ae0de944e27e6fac743ec46">UART_CTRL_BAUD10</a> = 10
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca3255052fa8e45232ddf43fb65072b25d">UART_CTRL_BAUD11</a> = 11
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca42ed376220259ab22c6f837d08273ef1">UART_CTRL_SIM_MODE</a> = 12
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afcae245a524be6f94129d11661ecfdf8f3d">UART_CTRL_RX_EMPTY</a> = 13
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca3fc934d0ce6b36e3e131c6682db22247">UART_CTRL_RX_HALF</a> = 14
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca47c44fa21e51401621c28019025c1166">UART_CTRL_RX_FULL</a> = 15
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afcac5c044233b6c4162cf862f3d9831ef46">UART_CTRL_TX_EMPTY</a> = 16
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca843d760da34ee52ae51d6426841a35b1">UART_CTRL_TX_HALF</a> = 17
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca36b4195e5d1f12e1fd1a0d30cad0e411">UART_CTRL_TX_FULL</a> = 18
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca6a2a7224dc07ff7734bea11b2d6d1ae2">UART_CTRL_RTS_EN</a> = 20
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afcac49d28922eff794ba767070ec79afd78">UART_CTRL_CTS_EN</a> = 21
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afcad4f40b68321ea2e7b5b27b9712717d2e">UART_CTRL_PMODE0</a> = 22
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca57a3d5fdae9664b31acc1b2ad9b9f839">UART_CTRL_PMODE1</a> = 23
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca1ddbca448bb30c77c42499fff1312183">UART_CTRL_PRSC0</a> = 24
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca9c1d8e8763a653339210ff4e6e3067d2">UART_CTRL_PRSC1</a> = 25
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca8afd60e4bd3854fab623b91fa4f33f70">UART_CTRL_PRSC2</a> = 26
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afcac0694a1231d4eba522901ca57957295b">UART_CTRL_CTS</a> = 27
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca38f6c0e5991f8f80159a388c1080f7c2">UART_CTRL_EN</a> = 28
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afcadf2fefb615c09288406dcd7d8d51812c">UART_CTRL_RX_IRQ</a> = 29
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca8c2f5dbca0d0e8a16f6edf35b276b568">UART_CTRL_TX_IRQ</a> = 30
, <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afca0eb636d8b7961d7073c5c7341b5bbe25">UART_CTRL_TX_BUSY</a> = 31
<br />
 }</td></tr>
<tr class="separator:ad9f75f453beca1619344bb4213352afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff01c21473e24aae8e273d4ad4b2e363"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aff01c21473e24aae8e273d4ad4b2e363">NEORV32_UART_PARITY_enum</a> { <a class="el" href="neorv32_8h.html#aff01c21473e24aae8e273d4ad4b2e363a90674e2854f8cd4ce76ea0b4cd4546cc">PARITY_NONE</a> = 0b00
, <a class="el" href="neorv32_8h.html#aff01c21473e24aae8e273d4ad4b2e363ae6172576b70fc73aefabd529c103c9b8">PARITY_EVEN</a> = 0b10
, <a class="el" href="neorv32_8h.html#aff01c21473e24aae8e273d4ad4b2e363a41443d13b163ffeaf59c4667472bc49c">PARITY_ODD</a> = 0b11
 }</td></tr>
<tr class="separator:aff01c21473e24aae8e273d4ad4b2e363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2312d68f890e3d3886a3e75e21b1f66f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a2312d68f890e3d3886a3e75e21b1f66f">NEORV32_UART_FLOW_CONTROL_enum</a> { <a class="el" href="neorv32_8h.html#a2312d68f890e3d3886a3e75e21b1f66faf106a175dce01914003721577c659edc">FLOW_CONTROL_NONE</a> = 0b00
, <a class="el" href="neorv32_8h.html#a2312d68f890e3d3886a3e75e21b1f66fa7b3bf5a6e1bb3f83d09e47feec47f0c8">FLOW_CONTROL_RTS</a> = 0b01
, <a class="el" href="neorv32_8h.html#a2312d68f890e3d3886a3e75e21b1f66faa0161b017fd2ca1799809b186301e1ca">FLOW_CONTROL_CTS</a> = 0b10
, <a class="el" href="neorv32_8h.html#a2312d68f890e3d3886a3e75e21b1f66faff1e0be40d8d7d70f3043e794f443c94">FLOW_CONTROL_RTSCTS</a> = 0b11
 }</td></tr>
<tr class="separator:a2312d68f890e3d3886a3e75e21b1f66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf35350a9ea18a59c32c35f528643f2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2">NEORV32_UART_DATA_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2ab58c4f78a8089cb8092f8e5a3b3297a4">UART_DATA_LSB</a> = 0
, <a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2a57af69d69524945df3181580f67f96b3">UART_DATA_MSB</a> = 7
, <a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2affa28d10a79800a2fdef474b6d141fab">UART_DATA_PERR</a> = 28
, <a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2a64661738bdec220d9728a17a9aa01e7e">UART_DATA_FERR</a> = 29
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2a5baff16a3fa289b93bff9dad6c5cdaaf">UART_DATA_OVERR</a> = 30
, <a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2adf1e4d52a39e7bb5fa7b81f780b712f6">UART_DATA_AVAIL</a> = 31
<br />
 }</td></tr>
<tr class="separator:adcf35350a9ea18a59c32c35f528643f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Serial Peripheral Interface Controller (SPI)</h2></td></tr>
<tr class="memitem:a5f3afc4e268670c54d90df67fa38ca22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a5f3afc4e268670c54d90df67fa38ca22">NEORV32_SPI</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__spi__t.html">neorv32_spi_t</a>*) (0xFFFFFFA8UL)))</td></tr>
<tr class="separator:a5f3afc4e268670c54d90df67fa38ca22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae269b2f5b2afd46ae16801762ade2c3b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3b">NEORV32_SPI_CTRL_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba36c5d90202f5914fe698521ffc356c1d">SPI_CTRL_CS0</a> = 0
, <a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3baaaa99753123d31d3a002e5c1e5d512fb">SPI_CTRL_CS1</a> = 1
, <a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba09ec1cfb2f7dcbffd0743fa9e7f5c2d7">SPI_CTRL_CS2</a> = 2
, <a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3baea777ae3966304fa4c77607018ff1ffa">SPI_CTRL_CS3</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba2f24206365dcd68974a856b523696ddd">SPI_CTRL_CS4</a> = 4
, <a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba44a1a46a0752dc9bf86b2f1e11a3f0e1">SPI_CTRL_CS5</a> = 5
, <a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3bada0ba01d2e19687a5e8c1c026ba9ecec">SPI_CTRL_CS6</a> = 6
, <a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba83c832afbe2f469108dced9416fb5927">SPI_CTRL_CS7</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba647a6357971f94b79b7672785c06a4ea">SPI_CTRL_EN</a> = 8
, <a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba4d787c993152a9417fcd50f76820c7b0">SPI_CTRL_CPHA</a> = 9
, <a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3babc927c4ea78433de697a9fe96f47248e">SPI_CTRL_PRSC0</a> = 10
, <a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba49c38a34b95c034249a094fbc93e0a61">SPI_CTRL_PRSC1</a> = 11
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba7a5244e443e1fe4ff6b7a2176f90ae7a">SPI_CTRL_PRSC2</a> = 12
, <a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba1b530f98649716c9faa93087b29aad2c">SPI_CTRL_SIZE0</a> = 13
, <a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba43280520aa84607c496814259f783824">SPI_CTRL_SIZE1</a> = 14
, <a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba7661acb97cc8c6dd7f333be4f4a2d315">SPI_CTRL_CPOL</a> = 15
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba7957cf1cf3997cd059ed81cba73a688c">SPI_CTRL_BUSY</a> = 31
<br />
 }</td></tr>
<tr class="separator:ae269b2f5b2afd46ae16801762ade2c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Two-Wire Interface Controller (TWI)</h2></td></tr>
<tr class="memitem:a2769c2fe5e0de01b12fe4a5fad029768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a2769c2fe5e0de01b12fe4a5fad029768">NEORV32_TWI</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__twi__t.html">neorv32_twi_t</a>*) (0xFFFFFFB0UL)))</td></tr>
<tr class="separator:a2769c2fe5e0de01b12fe4a5fad029768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ef393d3b34d2dd0698590994b7dafa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a71ef393d3b34d2dd0698590994b7dafa">NEORV32_TWI_CTRL_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a71ef393d3b34d2dd0698590994b7dafaa43381fe5ab9fe64ebdf76638eba5a694">TWI_CTRL_EN</a> = 0
, <a class="el" href="neorv32_8h.html#a71ef393d3b34d2dd0698590994b7dafaaffcce043aab192f4b6a330b3d563008b">TWI_CTRL_START</a> = 1
, <a class="el" href="neorv32_8h.html#a71ef393d3b34d2dd0698590994b7dafaa0b6a8ef826204702a09f382a62edbbce">TWI_CTRL_STOP</a> = 2
, <a class="el" href="neorv32_8h.html#a71ef393d3b34d2dd0698590994b7dafaa9033ac6cc891bff0da52449aa4b6a8d9">TWI_CTRL_PRSC0</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a71ef393d3b34d2dd0698590994b7dafaa8b666cd2e40ca9ba3f9a635f0ed107df">TWI_CTRL_PRSC1</a> = 4
, <a class="el" href="neorv32_8h.html#a71ef393d3b34d2dd0698590994b7dafaa4d55ed983ca2f94fa9deac196d949b31">TWI_CTRL_PRSC2</a> = 5
, <a class="el" href="neorv32_8h.html#a71ef393d3b34d2dd0698590994b7dafaac15fbbe7bc0d51607772deabf00626f4">TWI_CTRL_MACK</a> = 6
, <a class="el" href="neorv32_8h.html#a71ef393d3b34d2dd0698590994b7dafaaa823bf1fa6cfdadac680311deac6bf80">TWI_CTRL_ACK</a> = 30
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a71ef393d3b34d2dd0698590994b7dafaa443a2a65ee810f428d40a4f8474d8e6d">TWI_CTRL_BUSY</a> = 31
<br />
 }</td></tr>
<tr class="separator:a71ef393d3b34d2dd0698590994b7dafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02eb82a951d467a4b142efc1ba7a88ed"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a02eb82a951d467a4b142efc1ba7a88ed">NEORV32_TWI_DATA_enum</a> { <a class="el" href="neorv32_8h.html#a02eb82a951d467a4b142efc1ba7a88edadec86bfa3d76a96fb35435c8081172e2">TWI_DATA_LSB</a> = 0
, <a class="el" href="neorv32_8h.html#a02eb82a951d467a4b142efc1ba7a88eda3c407415ad156f134f3869216dc82482">TWI_DATA_MSB</a> = 7
 }</td></tr>
<tr class="separator:a02eb82a951d467a4b142efc1ba7a88ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: True Random Number Generator (TRNG)</h2></td></tr>
<tr class="memitem:a9794ff3746eb5321ad9c2bf522ea26dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9794ff3746eb5321ad9c2bf522ea26dd">NEORV32_TRNG</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__trng__t.html">neorv32_trng_t</a>*) (0xFFFFFFB8UL)))</td></tr>
<tr class="separator:a9794ff3746eb5321ad9c2bf522ea26dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1440e1355bf5bff17760992adc156b1a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a1440e1355bf5bff17760992adc156b1a">NEORV32_TRNG_CTRL_enum</a> { <a class="el" href="neorv32_8h.html#a1440e1355bf5bff17760992adc156b1aa50bb6e10e245a977dcf29a7a138776c6">TRNG_CTRL_DATA_LSB</a> = 0
, <a class="el" href="neorv32_8h.html#a1440e1355bf5bff17760992adc156b1aa95620874acc9393a05d670824c0bbed2">TRNG_CTRL_DATA_MSB</a> = 7
, <a class="el" href="neorv32_8h.html#a1440e1355bf5bff17760992adc156b1aa0bdf0194eefe95884c5c5853a2f7670d">TRNG_CTRL_EN</a> = 30
, <a class="el" href="neorv32_8h.html#a1440e1355bf5bff17760992adc156b1aa2e0079358668db409fb763eaccb93da9">TRNG_CTRL_VALID</a> = 31
 }</td></tr>
<tr class="separator:a1440e1355bf5bff17760992adc156b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Watchdog Timer (WDT)</h2></td></tr>
<tr class="memitem:a78615b08cd799063011606d084fef46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a78615b08cd799063011606d084fef46c">NEORV32_WDT</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__wdt__t.html">neorv32_wdt_t</a>*) (0xFFFFFFBCUL)))</td></tr>
<tr class="separator:a78615b08cd799063011606d084fef46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4cb24fd818277c5bb9b10ff519f23e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0a4cb24fd818277c5bb9b10ff519f23e">NEORV32_WDT_CTRL_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0a4cb24fd818277c5bb9b10ff519f23ea0e078b41b69bd6089acceb592e14553f">WDT_CTRL_EN</a> = 0
, <a class="el" href="neorv32_8h.html#a0a4cb24fd818277c5bb9b10ff519f23ea203b5becc2a0981d70d2eaeaf18f9643">WDT_CTRL_CLK_SEL0</a> = 1
, <a class="el" href="neorv32_8h.html#a0a4cb24fd818277c5bb9b10ff519f23ea98722f7fd8ba19bb9f9a4cd6bd7e0ebd">WDT_CTRL_CLK_SEL1</a> = 2
, <a class="el" href="neorv32_8h.html#a0a4cb24fd818277c5bb9b10ff519f23eacb325d8aa5776ba64fa6a936f5fde446">WDT_CTRL_CLK_SEL2</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0a4cb24fd818277c5bb9b10ff519f23ea2aac12d4f7bc8fa1544103ce9ac354b3">WDT_CTRL_MODE</a> = 4
, <a class="el" href="neorv32_8h.html#a0a4cb24fd818277c5bb9b10ff519f23eafdd0b0104cca8b02889a7268c94489f1">WDT_CTRL_RCAUSE</a> = 5
, <a class="el" href="neorv32_8h.html#a0a4cb24fd818277c5bb9b10ff519f23eac188853a7bf634640e45d999121ec556">WDT_CTRL_RESET</a> = 6
, <a class="el" href="neorv32_8h.html#a0a4cb24fd818277c5bb9b10ff519f23ea5158f40be3ea6e407c67e46aeca4bea4">WDT_CTRL_FORCE</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0a4cb24fd818277c5bb9b10ff519f23eadc44267502fceb8e7311dfa502fe54d3">WDT_CTRL_LOCK</a> = 8
<br />
 }</td></tr>
<tr class="separator:a0a4cb24fd818277c5bb9b10ff519f23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Smart LED Hardware Interface (NEOLED)</h2></td></tr>
<tr class="memitem:a3ccc1097bc70f92235d693b612fa994a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a3ccc1097bc70f92235d693b612fa994a">NEORV32_NEOLED</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__neoled__t.html">neorv32_neoled_t</a>*) (0xFFFFFFD8UL)))</td></tr>
<tr class="separator:a3ccc1097bc70f92235d693b612fa994a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab99c7fed050816eae0fa0315562e0412"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412">NEORV32_NEOLED_CTRL_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412af97ab77b33a250d87025c3dd3a21fea7">NEOLED_CTRL_EN</a> = 0
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412abf6779cbeae87ab55efc9573932fc865">NEOLED_CTRL_MODE</a> = 1
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a436ad310b025bd3000af37986c193de5">NEOLED_CTRL_STROBE</a> = 2
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a142ed3fd65e01f853666a1169f920ad0">NEOLED_CTRL_PRSC0</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a0f4178d81ec6fe9a8b0e30230d318a91">NEOLED_CTRL_PRSC1</a> = 4
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a3d8d54c05080fddb16df4176527bafa8">NEOLED_CTRL_PRSC2</a> = 5
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a3bb5d0d1f78cebccbc8620a0194f43b8">NEOLED_CTRL_BUFS_0</a> = 6
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412aed0a878e73ad501bed3bbe6905974368">NEOLED_CTRL_BUFS_1</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412ae7b9d45c4ef69ca15fa13aa107e68156">NEOLED_CTRL_BUFS_2</a> = 8
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412ac1922a5311e91a74710eddbf86ccc1c1">NEOLED_CTRL_BUFS_3</a> = 9
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a44d8f064decabc690ed1f092be2b049b">NEOLED_CTRL_T_TOT_0</a> = 10
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412addf4d6d1fd09f145d8aa497c4a7479c2">NEOLED_CTRL_T_TOT_1</a> = 11
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a42d09d42d39fc0eb2697853c99f4d5b0">NEOLED_CTRL_T_TOT_2</a> = 12
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412acbcd3c046b528e1900e86428da231df2">NEOLED_CTRL_T_TOT_3</a> = 13
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a3f1a0ad71d9fd892829ec0246be343b3">NEOLED_CTRL_T_TOT_4</a> = 14
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a7285e332ec7c2b3aeb34290e3e60ded7">NEOLED_CTRL_T_ZERO_H_0</a> = 15
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a1ef56b35c966786c42f2a2f800e30eae">NEOLED_CTRL_T_ZERO_H_1</a> = 16
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a9d9411382d943c1659b6b761c462319b">NEOLED_CTRL_T_ZERO_H_2</a> = 17
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412abf2ea111a4ff34b6cb4dd987c5692f5c">NEOLED_CTRL_T_ZERO_H_3</a> = 18
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a0d5d01b8d30119bb86c1d079f7d5a9ad">NEOLED_CTRL_T_ZERO_H_4</a> = 19
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a770df505d47353f6c9289059c416d9c8">NEOLED_CTRL_T_ONE_H_0</a> = 20
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412aea15666ad4bb9eb1eba5dc9ed96114a6">NEOLED_CTRL_T_ONE_H_1</a> = 21
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a4d362af8c630823b5104401a9c7d734e">NEOLED_CTRL_T_ONE_H_2</a> = 22
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a369f36e73783c2923d07ca333081a4a6">NEOLED_CTRL_T_ONE_H_3</a> = 23
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a0c15850d0ab005b075f1a317646e18b1">NEOLED_CTRL_T_ONE_H_4</a> = 24
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a37421074b86a260b276534b7c4949339">NEOLED_CTRL_IRQ_CONF</a> = 27
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a23937f0a728da197590e1d383507cb23">NEOLED_CTRL_TX_EMPTY</a> = 28
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a16c09df2784cfb6fafffaeaf245f1b73">NEOLED_CTRL_TX_HALF</a> = 29
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412acfac5269688b2a03794dc17b11f1b983">NEOLED_CTRL_TX_FULL</a> = 30
, <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412a55da98b018c7cc32cd1e80087ed9018e">NEOLED_CTRL_TX_BUSY</a> = 31
<br />
 }</td></tr>
<tr class="separator:ab99c7fed050816eae0fa0315562e0412"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: System Configuration Information Memory (SYSINFO)</h2></td></tr>
<tr class="memitem:a140e23434ef7e85b2b38d8ae9695227b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a140e23434ef7e85b2b38d8ae9695227b">NEORV32_SYSINFO</a>&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__sysinfo__t.html">neorv32_sysinfo_t</a>*) (0xFFFFFFE0UL)))</td></tr>
<tr class="separator:a140e23434ef7e85b2b38d8ae9695227b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accff59fb2d738812f05be0f987badb2a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#accff59fb2d738812f05be0f987badb2a">NEORV32_SYSINFO_CPU_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#accff59fb2d738812f05be0f987badb2aa5787279266d8b1048e3cc1360f5fd7eb">SYSINFO_CPU_ZICSR</a> = 0
, <a class="el" href="neorv32_8h.html#accff59fb2d738812f05be0f987badb2aaf5d854433bc84098bc053c3dfd833a4f">SYSINFO_CPU_ZIFENCEI</a> = 1
, <a class="el" href="neorv32_8h.html#accff59fb2d738812f05be0f987badb2aa6bdaeec977d748e8350e510fac90faa5">SYSINFO_CPU_ZMMUL</a> = 2
, <a class="el" href="neorv32_8h.html#accff59fb2d738812f05be0f987badb2aa1127d3be2f5609948e41a9c54314550f">SYSINFO_CPU_ZFINX</a> = 5
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#accff59fb2d738812f05be0f987badb2aa95d5b0197dcce83622da713e09d69e23">SYSINFO_CPU_ZXSCNT</a> = 6
, <a class="el" href="neorv32_8h.html#accff59fb2d738812f05be0f987badb2aab416f92acde3f4a5726414032e27a6f0">SYSINFO_CPU_ZICNTR</a> = 7
, <a class="el" href="neorv32_8h.html#accff59fb2d738812f05be0f987badb2aaabc39f58825c18b503884c1b7d623685">SYSINFO_CPU_PMP</a> = 8
, <a class="el" href="neorv32_8h.html#accff59fb2d738812f05be0f987badb2aa3acbc48425b777ef679d45543af22166">SYSINFO_CPU_ZIHPM</a> = 9
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#accff59fb2d738812f05be0f987badb2aad147fd5212ab9a12a4e7536d4e407207">SYSINFO_CPU_DEBUGMODE</a> = 10
, <a class="el" href="neorv32_8h.html#accff59fb2d738812f05be0f987badb2aa8fc81a31dc885133d6265d6cb279863f">SYSINFO_CPU_FASTMUL</a> = 30
, <a class="el" href="neorv32_8h.html#accff59fb2d738812f05be0f987badb2aa9ed29ba5c0c9de077044b4f1038649bf">SYSINFO_CPU_FASTSHIFT</a> = 31
<br />
 }</td></tr>
<tr class="separator:accff59fb2d738812f05be0f987badb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41ebd5785b09640a00df194b1a0fa08"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08">NEORV32_SYSINFO_SOC_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a6899a935ae8c4aef08d828f250342e9a">SYSINFO_SOC_BOOTLOADER</a> = 0
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08ad6e787a559bd9dd97fd324a5008f305a">SYSINFO_SOC_MEM_EXT</a> = 1
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a1c2fbb0cc03a1df2e5e8a472f3f1ca57">SYSINFO_SOC_MEM_INT_IMEM</a> = 2
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a58ff6e112c09f798be014fdf84385135">SYSINFO_SOC_MEM_INT_DMEM</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a8382663020b2658f747c9770bde706b6">SYSINFO_SOC_MEM_EXT_ENDIAN</a> = 4
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a124c4c2b101008b0e3f1d82efec11c26">SYSINFO_SOC_ICACHE</a> = 5
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a3e50b1c24eec0f1811d5630e6dd33e93">SYSINFO_SOC_OCD</a> = 14
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a138fff30002d27ac0fecbb78f4c26d62">SYSINFO_SOC_HW_RESET</a> = 15
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a62a2337b33a2f65b6efd5c91e699c2d1">SYSINFO_SOC_IO_GPIO</a> = 16
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a5458b7ad729818c2f42e20c61fcffe2d">SYSINFO_SOC_IO_MTIME</a> = 17
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a244710794e00c93e91a7f13d533cb139">SYSINFO_SOC_IO_UART0</a> = 18
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a4cf4b1a83a4b52efbf26eace21f5ab20">SYSINFO_SOC_IO_SPI</a> = 19
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a179401244ac42bc4aac3108ca9bbb9c3">SYSINFO_SOC_IO_TWI</a> = 20
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a8dc202143c3b13850bccf16380466399">SYSINFO_SOC_IO_PWM</a> = 21
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08afc964f39427cbc4090a960967eada7be">SYSINFO_SOC_IO_WDT</a> = 22
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08ae725c2452eeb33e3230dcfb3450598e6">SYSINFO_SOC_IO_CFS</a> = 23
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a44892276837b2b1bbe6ef9faa715ad5d">SYSINFO_SOC_IO_TRNG</a> = 24
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a26b25f1b47f62e98ff0920544f56b57e">SYSINFO_SOC_IO_SLINK</a> = 25
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a52b0ca1ef2af5e9c9a0250440b2de9e5">SYSINFO_SOC_IO_UART1</a> = 26
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a164c5c9dc702b4b5fc71110fc047c7f1">SYSINFO_SOC_IO_NEOLED</a> = 27
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08ad1b8d38e3715485242756cd37b7c1fe9">SYSINFO_SOC_IO_XIRQ</a> = 28
, <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08a4aea6c006f9c999720b1dd6166a01afe">SYSINFO_SOC_IO_GPTMR</a> = 29
<br />
 }</td></tr>
<tr class="separator:ae41ebd5785b09640a00df194b1a0fa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ee5bda9789b5cffae281db5d10a1ea"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1ea">NEORV32_SYSINFO_CACHE_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaaf6149d3ba8346825f75c68839b1ec2cd">SYSINFO_CACHE_IC_BLOCK_SIZE_0</a> = 0
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa4fdfa4bb5d2e9c764ff8093949fff366">SYSINFO_CACHE_IC_BLOCK_SIZE_1</a> = 1
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa8af4d1d9a8bbe90881c97757c06afaf1">SYSINFO_CACHE_IC_BLOCK_SIZE_2</a> = 2
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa6347dd2e8a2a78dedd2a189e42574720">SYSINFO_CACHE_IC_BLOCK_SIZE_3</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa921b67944a2ef4f61dd7811c64c89088">SYSINFO_CACHE_IC_NUM_BLOCKS_0</a> = 4
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa5309dc85890e08673eab49e12d8120c3">SYSINFO_CACHE_IC_NUM_BLOCKS_1</a> = 5
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa375bdc68d2101a78067ace7aadca4506">SYSINFO_CACHE_IC_NUM_BLOCKS_2</a> = 6
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa64d896bcbedcadd16c512926fce8db5b">SYSINFO_CACHE_IC_NUM_BLOCKS_3</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaad6c4a937c7d46cb6885d6cf97948d837">SYSINFO_CACHE_IC_ASSOCIATIVITY_0</a> = 8
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaacab6cf47ccfa0c5543e8799f72eb1c1e">SYSINFO_CACHE_IC_ASSOCIATIVITY_1</a> = 9
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa8392bf019261ed6e0e0580e9d46215d7">SYSINFO_CACHE_IC_ASSOCIATIVITY_2</a> = 10
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa54db63bb467c480eee304c76f43e4c61">SYSINFO_CACHE_IC_ASSOCIATIVITY_3</a> = 11
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaabdf580040a684244065c66fb161474cf">SYSINFO_CACHE_IC_REPLACEMENT_0</a> = 12
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa2c546bf3458c1d6cd7875d0da31fe1b0">SYSINFO_CACHE_IC_REPLACEMENT_1</a> = 13
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaaea31933d8c2552aab46bb23a54a046e5">SYSINFO_CACHE_IC_REPLACEMENT_2</a> = 14
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa000db2272fe0621c9b51798d4f220541">SYSINFO_CACHE_IC_REPLACEMENT_3</a> = 15
<br />
 }</td></tr>
<tr class="separator:a50ee5bda9789b5cffae281db5d10a1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Main NEORV32 core library include file. </p>
<dl class="section author"><dt>Author</dt><dd>Stephan Nolting </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="abd8c9b7d79f49de1722611b2835cde58" name="abd8c9b7d79f49de1722611b2835cde58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd8c9b7d79f49de1722611b2835cde58">&#9670;&nbsp;</a></span>BOOTLOADER_BASE_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOOTLOADER_BASE_ADDRESS&#160;&#160;&#160;(0xFFFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >instruction memory base address (r/w/x) data memory base address (r/w/x) bootloader memory base address (r/-/x) </p>

</div>
</div>
<a id="ace79ee46daf3a1b689d9fe79dfcd6627" name="ace79ee46daf3a1b689d9fe79dfcd6627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace79ee46daf3a1b689d9fe79dfcd6627">&#9670;&nbsp;</a></span>CFS_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33ac1e1d44becec1b393f79a118ed3d8beb">CSR_MIE_FIRQ1E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIE CSR bit (<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="aae182648a2c23d070b9db0295388e001" name="aae182648a2c23d070b9db0295388e001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae182648a2c23d070b9db0295388e001">&#9670;&nbsp;</a></span>CFS_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba2b577b1da1074c29ad58005af1f91d52">CSR_MIP_FIRQ1P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIP CSR bit (<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a095f41fbefaa7acc1bfdd65cd3ce06ea" name="a095f41fbefaa7acc1bfdd65cd3ce06ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095f41fbefaa7acc1bfdd65cd3ce06ea">&#9670;&nbsp;</a></span>CFS_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aab199b53a1458017fa5278e0aeecf41fd">RTE_TRAP_FIRQ_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="aae6b2ae3fba20ff80bfb59735f179c26" name="aae6b2ae3fba20ff80bfb59735f179c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae6b2ae3fba20ff80bfb59735f179c26">&#9670;&nbsp;</a></span>CFS_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1ae0b1049ae7f8cbfb6ff216e69ed5dae7">TRAP_CODE_FIRQ_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCAUSE CSR trap code (<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a0a59186908b498cb92273b7767966e26" name="a0a59186908b498cb92273b7767966e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a59186908b498cb92273b7767966e26">&#9670;&nbsp;</a></span>GPTMR_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPTMR_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a41f91a37f7e0c75c783312af6a72e943">CSR_MIE_FIRQ12E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIE CSR bit (<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a4a3164d123ddddd07750f868e67d82d8" name="a4a3164d123ddddd07750f868e67d82d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a3164d123ddddd07750f868e67d82d8">&#9670;&nbsp;</a></span>GPTMR_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPTMR_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba03edd398920b817150d29107c0b40792">CSR_MIP_FIRQ12P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIP CSR bit (<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="aac38deeef36de0a474ab238a3054f860" name="aac38deeef36de0a474ab238a3054f860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac38deeef36de0a474ab238a3054f860">&#9670;&nbsp;</a></span>GPTMR_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPTMR_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aaecea4f1d524a33d02324382357b2bcb9">RTE_TRAP_FIRQ_12</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a445543c36d1f78477aa8ea4841c720a1" name="a445543c36d1f78477aa8ea4841c720a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445543c36d1f78477aa8ea4841c720a1">&#9670;&nbsp;</a></span>GPTMR_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPTMR_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a151f01e5f284f876cafafc7427720e4c">TRAP_CODE_FIRQ_12</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCAUSE CSR trap code (<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a1eb0cb7fed7e154e15cb4009880a879c" name="a1eb0cb7fed7e154e15cb4009880a879c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb0cb7fed7e154e15cb4009880a879c">&#9670;&nbsp;</a></span>IO_BASE_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_BASE_ADDRESS&#160;&#160;&#160;(0xFFFFFE00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >peripheral/IO devices memory base address (r/w/-) </p>

</div>
</div>
<a id="ab60c37065aa8fe3bcda20ea3482373d6" name="ab60c37065aa8fe3bcda20ea3482373d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab60c37065aa8fe3bcda20ea3482373d6">&#9670;&nbsp;</a></span>IO_REG16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_REG16&#160;&#160;&#160;(volatile uint16_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >memory-mapped half-word (16-bit) read/write register </p>

</div>
</div>
<a id="a3b61ddcb0ba2be60072440c54570e1f3" name="a3b61ddcb0ba2be60072440c54570e1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b61ddcb0ba2be60072440c54570e1f3">&#9670;&nbsp;</a></span>IO_REG32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_REG32&#160;&#160;&#160;(volatile uint32_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >memory-mapped word (32-bit) read/write register </p>

</div>
</div>
<a id="a24a030e9cb11740f78d45254e1a012f5" name="a24a030e9cb11740f78d45254e1a012f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a030e9cb11740f78d45254e1a012f5">&#9670;&nbsp;</a></span>IO_REG64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_REG64&#160;&#160;&#160;(volatile uint64_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >memory-mapped double-word (64-bit) read/write register </p>

</div>
</div>
<a id="a7fcef196d78f61a00482cb2be6a54c63" name="a7fcef196d78f61a00482cb2be6a54c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fcef196d78f61a00482cb2be6a54c63">&#9670;&nbsp;</a></span>IO_REG8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_REG8&#160;&#160;&#160;(volatile uint8_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >memory-mapped byte (8-bit) read/write register </p>

</div>
</div>
<a id="ac75ea3c0585b8b16d43dcf36f89eae3f" name="ac75ea3c0585b8b16d43dcf36f89eae3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac75ea3c0585b8b16d43dcf36f89eae3f">&#9670;&nbsp;</a></span>IO_ROM16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_ROM16&#160;&#160;&#160;(const volatile uint16_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >memory-mapped half-word (16-bit) read-only register </p>

</div>
</div>
<a id="a309a383492733f09f05ad9b0e00efd26" name="a309a383492733f09f05ad9b0e00efd26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a309a383492733f09f05ad9b0e00efd26">&#9670;&nbsp;</a></span>IO_ROM32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_ROM32&#160;&#160;&#160;(const volatile uint32_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >memory-mapped word (32-bit) read-only register </p>

</div>
</div>
<a id="a4828185f3c9c9454587fbe1447ae846c" name="a4828185f3c9c9454587fbe1447ae846c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4828185f3c9c9454587fbe1447ae846c">&#9670;&nbsp;</a></span>IO_ROM64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_ROM64&#160;&#160;&#160;(const volatile uint64_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >memory-mapped double-word (64-bit) read-only register </p>

</div>
</div>
<a id="a11907779ee01abacd8fc3b81a162fe7b" name="a11907779ee01abacd8fc3b81a162fe7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11907779ee01abacd8fc3b81a162fe7b">&#9670;&nbsp;</a></span>IO_ROM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_ROM8&#160;&#160;&#160;(const volatile uint8_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >memory-mapped byte (8-bit) read-only register </p>

</div>
</div>
<a id="a8d0409818600c0b2acfe8253e8f027b8" name="a8d0409818600c0b2acfe8253e8f027b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d0409818600c0b2acfe8253e8f027b8">&#9670;&nbsp;</a></span>NEOLED_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEOLED_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a06fdb61dab31c3490da6c37d47914f19">CSR_MIE_FIRQ9E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIE CSR bit (<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="aded7d7f5f4ba3a6d90f9a29e62a8cfab" name="aded7d7f5f4ba3a6d90f9a29e62a8cfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aded7d7f5f4ba3a6d90f9a29e62a8cfab">&#9670;&nbsp;</a></span>NEOLED_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEOLED_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21bad94c9691ce59b97fcfec14d345046c3e">CSR_MIP_FIRQ9P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIP CSR bit (<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="aca6cfc3f580c4dfe1e213009ee450c58" name="aca6cfc3f580c4dfe1e213009ee450c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca6cfc3f580c4dfe1e213009ee450c58">&#9670;&nbsp;</a></span>NEOLED_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEOLED_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa2cd04189d91465dad2bc2a8852406b76">RTE_TRAP_FIRQ_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="ab4a2ac455d7426992de6877ea7325f21" name="ab4a2ac455d7426992de6877ea7325f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4a2ac455d7426992de6877ea7325f21">&#9670;&nbsp;</a></span>NEOLED_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEOLED_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a350e762a599479fb2c6d23ccc5ee22b4">TRAP_CODE_FIRQ_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCAUSE CSR trap code (<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a9bf34265291c07e2aadeaf59e81768ca" name="a9bf34265291c07e2aadeaf59e81768ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bf34265291c07e2aadeaf59e81768ca">&#9670;&nbsp;</a></span>NEORV32_ARCHID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_ARCHID&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Official NEORV32 &gt;RISC-V open-source architecture ID&lt; <a href="https://github.com/riscv/riscv-isa-manual/blob/master/marchid.md">https://github.com/riscv/riscv-isa-manual/blob/master/marchid.md</a> </p>

</div>
</div>
<a id="adea8d0de2dea09f07d40f284488ef472" name="adea8d0de2dea09f07d40f284488ef472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea8d0de2dea09f07d40f284488ef472">&#9670;&nbsp;</a></span>NEORV32_BUSKEEPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_BUSKEEPER&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__buskeeper__t.html">neorv32_buskeeper_t</a>*) (0xFFFFFF7CUL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >BUSKEEPER module hardware access (<a class="el" href="structneorv32__buskeeper__t.html">neorv32_buskeeper_t</a>) </p>

</div>
</div>
<a id="a6c101b306bd096f78d351e39b308d3e2" name="a6c101b306bd096f78d351e39b308d3e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c101b306bd096f78d351e39b308d3e2">&#9670;&nbsp;</a></span>NEORV32_CFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_CFS&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__cfs__t.html">neorv32_cfs_t</a>*) (0xFFFFFE00UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CFS module hardware access (<a class="el" href="structneorv32__cfs__t.html">neorv32_cfs_t</a>) </p>

</div>
</div>
<a id="a9de020f1ce7c4e26d4b3604b1bd6e811" name="a9de020f1ce7c4e26d4b3604b1bd6e811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de020f1ce7c4e26d4b3604b1bd6e811">&#9670;&nbsp;</a></span>NEORV32_DM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_DM&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__dm__t.html">neorv32_dm_t</a>*) (0XFFFFF800UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >on-chip debugger debug module hardware access (<a class="el" href="structneorv32__dm__t.html">neorv32_dm_t</a>) </p>

</div>
</div>
<a id="a1e35bbf26b9d1aa5373af0b9468eb445" name="a1e35bbf26b9d1aa5373af0b9468eb445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e35bbf26b9d1aa5373af0b9468eb445">&#9670;&nbsp;</a></span>NEORV32_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_GPIO&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__gpio__t.html">neorv32_gpio_t</a>*) (0xFFFFFFC0UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >GPIO module hardware access (<a class="el" href="structneorv32__gpio__t.html">neorv32_gpio_t</a>) </p>

</div>
</div>
<a id="a9e047791588ff21fc4dc1b06456bdfd2" name="a9e047791588ff21fc4dc1b06456bdfd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e047791588ff21fc4dc1b06456bdfd2">&#9670;&nbsp;</a></span>NEORV32_GPTMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_GPTMR&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__gptmr__t.html">neorv32_gptmr_t</a>*) (0xFFFFFF60UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >GPTMR module hardware access (<a class="el" href="structneorv32__gptmr__t.html">neorv32_gptmr_t</a>) </p>

</div>
</div>
<a id="a68935be182e0081039326a9f344a36b3" name="a68935be182e0081039326a9f344a36b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68935be182e0081039326a9f344a36b3">&#9670;&nbsp;</a></span>NEORV32_MTIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_MTIME&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__mtime__t.html">neorv32_mtime_t</a>*) (0xFFFFFF90UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MTIME module hardware access (<a class="el" href="structneorv32__mtime__t.html">neorv32_mtime_t</a>) </p>

</div>
</div>
<a id="a3ccc1097bc70f92235d693b612fa994a" name="a3ccc1097bc70f92235d693b612fa994a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ccc1097bc70f92235d693b612fa994a">&#9670;&nbsp;</a></span>NEORV32_NEOLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_NEOLED&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__neoled__t.html">neorv32_neoled_t</a>*) (0xFFFFFFD8UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >NEOLED module hardware access (<a class="el" href="structneorv32__neoled__t.html">neorv32_neoled_t</a>) </p>

</div>
</div>
<a id="ad4cb534c29e26fa56c10bef7afab8f51" name="ad4cb534c29e26fa56c10bef7afab8f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4cb534c29e26fa56c10bef7afab8f51">&#9670;&nbsp;</a></span>NEORV32_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_PWM&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__pwm__t.html">neorv32_pwm_t</a>*) (0xFFFFFE80UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PWM module hardware access (<a class="el" href="structneorv32__pwm__t.html">neorv32_pwm_t</a>) </p>

</div>
</div>
<a id="a6380d894432de119a20993096db534df" name="a6380d894432de119a20993096db534df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6380d894432de119a20993096db534df">&#9670;&nbsp;</a></span>NEORV32_SLINK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_SLINK&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__slink__t.html">neorv32_slink_t</a>*) (0xFFFFFEC0UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SLINK module hardware access (<a class="el" href="structneorv32__slink__t.html">neorv32_slink_t</a>) </p>

</div>
</div>
<a id="a5f3afc4e268670c54d90df67fa38ca22" name="a5f3afc4e268670c54d90df67fa38ca22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f3afc4e268670c54d90df67fa38ca22">&#9670;&nbsp;</a></span>NEORV32_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_SPI&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__spi__t.html">neorv32_spi_t</a>*) (0xFFFFFFA8UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SPI module hardware access (<a class="el" href="structneorv32__spi__t.html">neorv32_spi_t</a>) </p>

</div>
</div>
<a id="a140e23434ef7e85b2b38d8ae9695227b" name="a140e23434ef7e85b2b38d8ae9695227b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140e23434ef7e85b2b38d8ae9695227b">&#9670;&nbsp;</a></span>NEORV32_SYSINFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_SYSINFO&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__sysinfo__t.html">neorv32_sysinfo_t</a>*) (0xFFFFFFE0UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SYSINFO module hardware access (<a class="el" href="structneorv32__sysinfo__t.html">neorv32_sysinfo_t</a>) </p>

</div>
</div>
<a id="a9794ff3746eb5321ad9c2bf522ea26dd" name="a9794ff3746eb5321ad9c2bf522ea26dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9794ff3746eb5321ad9c2bf522ea26dd">&#9670;&nbsp;</a></span>NEORV32_TRNG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_TRNG&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__trng__t.html">neorv32_trng_t</a>*) (0xFFFFFFB8UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TRNG module hardware access (<a class="el" href="structneorv32__trng__t.html">neorv32_trng_t</a>) </p>

</div>
</div>
<a id="a2769c2fe5e0de01b12fe4a5fad029768" name="a2769c2fe5e0de01b12fe4a5fad029768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2769c2fe5e0de01b12fe4a5fad029768">&#9670;&nbsp;</a></span>NEORV32_TWI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_TWI&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__twi__t.html">neorv32_twi_t</a>*) (0xFFFFFFB0UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TWI module hardware access (<a class="el" href="structneorv32__twi__t.html">neorv32_twi_t</a>) </p>

</div>
</div>
<a id="a4c880a6b27e46f459e750425258b1bdb" name="a4c880a6b27e46f459e750425258b1bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c880a6b27e46f459e750425258b1bdb">&#9670;&nbsp;</a></span>NEORV32_UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_UART0&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__uart0__t.html">neorv32_uart0_t</a>*) (0xFFFFFFA0UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART0 module hardware access (<a class="el" href="structneorv32__uart0__t.html">neorv32_uart0_t</a>) </p>

</div>
</div>
<a id="aa2a9ded4523f001bf69935c80247fa2d" name="aa2a9ded4523f001bf69935c80247fa2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a9ded4523f001bf69935c80247fa2d">&#9670;&nbsp;</a></span>NEORV32_UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_UART1&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__uart1__t.html">neorv32_uart1_t</a>*) (0xFFFFFFD0UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART1 module hardware access (<a class="el" href="structneorv32__uart1__t.html">neorv32_uart1_t</a>) </p>

</div>
</div>
<a id="a78615b08cd799063011606d084fef46c" name="a78615b08cd799063011606d084fef46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78615b08cd799063011606d084fef46c">&#9670;&nbsp;</a></span>NEORV32_WDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_WDT&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__wdt__t.html">neorv32_wdt_t</a>*) (0xFFFFFFBCUL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >WDT module hardware access (<a class="el" href="structneorv32__wdt__t.html">neorv32_wdt_t</a>) </p>

</div>
</div>
<a id="a0c0886139e9837867202e5f6a83307c4" name="a0c0886139e9837867202e5f6a83307c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c0886139e9837867202e5f6a83307c4">&#9670;&nbsp;</a></span>NEORV32_XIRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_XIRQ&#160;&#160;&#160;(*((volatile <a class="el" href="structneorv32__xirq__t.html">neorv32_xirq_t</a>*) (0xFFFFFF80UL)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >XIRQ module hardware access (<a class="el" href="structneorv32__xirq__t.html">neorv32_xirq_t</a>) </p>

</div>
</div>
<a id="a98db478fcbc6146feda538ba2e472645" name="a98db478fcbc6146feda538ba2e472645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98db478fcbc6146feda538ba2e472645">&#9670;&nbsp;</a></span>OCD_BASE_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OCD_BASE_ADDRESS&#160;&#160;&#160;(0XFFFFF800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >on-chip debugger complex base address (r/w/x) </p>

</div>
</div>
<a id="a8680ab1f14e512f21913572b35cbbf77" name="a8680ab1f14e512f21913572b35cbbf77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8680ab1f14e512f21913572b35cbbf77">&#9670;&nbsp;</a></span>SLINK_RX_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLINK_RX_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33affcb52dc57bb8c0cb1e7d3c1392d544a">CSR_MIE_FIRQ10E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIE CSR bit (<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a5c48d5c4effb47cdb019aa2da7c84526" name="a5c48d5c4effb47cdb019aa2da7c84526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c48d5c4effb47cdb019aa2da7c84526">&#9670;&nbsp;</a></span>SLINK_RX_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLINK_RX_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba2b50cfa8be461b088ea8506ce4c741ba">CSR_MIP_FIRQ10P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIP CSR bit (<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a4fff18e72d10377cdcb8d2ac0a617a5d" name="a4fff18e72d10377cdcb8d2ac0a617a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fff18e72d10377cdcb8d2ac0a617a5d">&#9670;&nbsp;</a></span>SLINK_RX_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLINK_RX_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aadebcc4d91aea1364b1481111f1060c52">RTE_TRAP_FIRQ_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="ab1fdaedb2c4c8753ef3be87c82568dda" name="ab1fdaedb2c4c8753ef3be87c82568dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1fdaedb2c4c8753ef3be87c82568dda">&#9670;&nbsp;</a></span>SLINK_RX_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLINK_RX_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a4f6b9c6bba91fe04becb776ad22dcf42">TRAP_CODE_FIRQ_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCAUSE CSR trap code (<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a232fe0eb5665373b6e2b464bdc228df2" name="a232fe0eb5665373b6e2b464bdc228df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a232fe0eb5665373b6e2b464bdc228df2">&#9670;&nbsp;</a></span>SLINK_TX_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLINK_TX_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33af058342854a0becd3bcc33877d9244cd">CSR_MIE_FIRQ11E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIE CSR bit (<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="ac8e98b2af75c8e31f9815dee3dcbaf8e" name="ac8e98b2af75c8e31f9815dee3dcbaf8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8e98b2af75c8e31f9815dee3dcbaf8e">&#9670;&nbsp;</a></span>SLINK_TX_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLINK_TX_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba69ea0d3d76d4cec398f3b96959cc3544">CSR_MIP_FIRQ11P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIP CSR bit (<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a4e039d13b8d3f20453e1bb6b40512e43" name="a4e039d13b8d3f20453e1bb6b40512e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e039d13b8d3f20453e1bb6b40512e43">&#9670;&nbsp;</a></span>SLINK_TX_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLINK_TX_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aab49ff0110481f22da22a085d2633a0e0">RTE_TRAP_FIRQ_11</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a7fbe28901775e284d5700086f0b0bfcd" name="a7fbe28901775e284d5700086f0b0bfcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fbe28901775e284d5700086f0b0bfcd">&#9670;&nbsp;</a></span>SLINK_TX_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLINK_TX_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a874dcc43cf8fbbf2e0614e7db9e38334">TRAP_CODE_FIRQ_11</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCAUSE CSR trap code (<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="ab8fcd3f80c373eb0f9d0fc6bf64ca626" name="ab8fcd3f80c373eb0f9d0fc6bf64ca626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fcd3f80c373eb0f9d0fc6bf64ca626">&#9670;&nbsp;</a></span>SPI_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a96315d6b5b9531bcbc1e78a3c9ab166a">CSR_MIE_FIRQ6E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIE CSR bit (<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="ab2f58f746febb29a9828447c733f8043" name="ab2f58f746febb29a9828447c733f8043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f58f746febb29a9828447c733f8043">&#9670;&nbsp;</a></span>SPI_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baffa7342631aa0526aaa44c0c549b1f3e">CSR_MIP_FIRQ6P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIP CSR bit (<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a4c1cd9ec9f80da2080e5d0d35cc524dd" name="a4c1cd9ec9f80da2080e5d0d35cc524dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c1cd9ec9f80da2080e5d0d35cc524dd">&#9670;&nbsp;</a></span>SPI_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aac9fb28ea8bafff182f12c29d2fad6998">RTE_TRAP_FIRQ_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a83c212f1f5d8ee2a5921b3b2b19e9cc4" name="a83c212f1f5d8ee2a5921b3b2b19e9cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c212f1f5d8ee2a5921b3b2b19e9cc4">&#9670;&nbsp;</a></span>SPI_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a809e997f55e83c6812c965655511d473">TRAP_CODE_FIRQ_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCAUSE CSR trap code (<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a0913144fce247e24ccd0f178b9ac32b7" name="a0913144fce247e24ccd0f178b9ac32b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0913144fce247e24ccd0f178b9ac32b7">&#9670;&nbsp;</a></span>TWI_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a3d9d729940170609affbc6813054ebe8">CSR_MIE_FIRQ7E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIE CSR bit (<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a48b80113ca718fbdc50d75e1ec96a1ff" name="a48b80113ca718fbdc50d75e1ec96a1ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48b80113ca718fbdc50d75e1ec96a1ff">&#9670;&nbsp;</a></span>TWI_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baad691486001a68f2375dcf5793ee795a">CSR_MIP_FIRQ7P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIP CSR bit (<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a1ac29f2f7bace5ba92b2b68a4541a60c" name="a1ac29f2f7bace5ba92b2b68a4541a60c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ac29f2f7bace5ba92b2b68a4541a60c">&#9670;&nbsp;</a></span>TWI_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa73bb84f7b6c7528bec552ac1d3e9ccdb">RTE_TRAP_FIRQ_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a0afc1a759116d4d73a199ef769bced47" name="a0afc1a759116d4d73a199ef769bced47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0afc1a759116d4d73a199ef769bced47">&#9670;&nbsp;</a></span>TWI_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1aeab719bcce9e9551bd6da65a7ae08a26">TRAP_CODE_FIRQ_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCAUSE CSR trap code (<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a6b55ce6abe6b141000a6bb00949169e9" name="a6b55ce6abe6b141000a6bb00949169e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b55ce6abe6b141000a6bb00949169e9">&#9670;&nbsp;</a></span>UART0_RX_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RX_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33afc805280e20ffface116ca61e11645f7">CSR_MIE_FIRQ2E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIE CSR bit (<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a0b738b26abb2b951f1f5c5d9525d7701" name="a0b738b26abb2b951f1f5c5d9525d7701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b738b26abb2b951f1f5c5d9525d7701">&#9670;&nbsp;</a></span>UART0_RX_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RX_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21badf45c5a135431f958fa63574c1dfac6e">CSR_MIP_FIRQ2P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIP CSR bit (<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="ae8588cca20d5e36f74c5207c376389a1" name="ae8588cca20d5e36f74c5207c376389a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8588cca20d5e36f74c5207c376389a1">&#9670;&nbsp;</a></span>UART0_RX_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RX_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa29ffa3108fadc78bf375773c3232c489">RTE_TRAP_FIRQ_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a7a849638eff31f2e1955bdc53d4fc84d" name="a7a849638eff31f2e1955bdc53d4fc84d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a849638eff31f2e1955bdc53d4fc84d">&#9670;&nbsp;</a></span>UART0_RX_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RX_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1ad753d3e2563b4fd663430af9f3888dc7">TRAP_CODE_FIRQ_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCAUSE CSR trap code (<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="aff756a395771f22c5f412f23f177ea7d" name="aff756a395771f22c5f412f23f177ea7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff756a395771f22c5f412f23f177ea7d">&#9670;&nbsp;</a></span>UART0_TX_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TX_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a666066099d6cebadbef21d81c179e8db">CSR_MIE_FIRQ3E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIE CSR bit (<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="addbe29166bb77bc045ad0e3db68e57e9" name="addbe29166bb77bc045ad0e3db68e57e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addbe29166bb77bc045ad0e3db68e57e9">&#9670;&nbsp;</a></span>UART0_TX_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TX_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba7512bb6c4841ddd477422b49ebb2a155">CSR_MIP_FIRQ3P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIP CSR bit (<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a9dc37695ca169bc0eb93898e7aeeee58" name="a9dc37695ca169bc0eb93898e7aeeee58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dc37695ca169bc0eb93898e7aeeee58">&#9670;&nbsp;</a></span>UART0_TX_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TX_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa4a74188fd87ea17a594ac6fe8ddf71be">RTE_TRAP_FIRQ_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="ab50df423fdba86bb83bc5d90a4c3bb20" name="ab50df423fdba86bb83bc5d90a4c3bb20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50df423fdba86bb83bc5d90a4c3bb20">&#9670;&nbsp;</a></span>UART0_TX_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TX_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1aaa8e7bb251852ef75a78be71eef0b547">TRAP_CODE_FIRQ_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCAUSE CSR trap code (<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a6c118c1784d8446360b00cde97437ca7" name="a6c118c1784d8446360b00cde97437ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c118c1784d8446360b00cde97437ca7">&#9670;&nbsp;</a></span>UART1_RX_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RX_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a592939f1b7d79097f7f13d6ab0c268dc">CSR_MIE_FIRQ4E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIE CSR bit (<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a2e70d3a4e2973d224643813fcf315a20" name="a2e70d3a4e2973d224643813fcf315a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e70d3a4e2973d224643813fcf315a20">&#9670;&nbsp;</a></span>UART1_RX_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RX_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21bab6421f242bb8a487a986346e11196eb8">CSR_MIP_FIRQ4P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIP CSR bit (<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="ab1c351f5ea19ac9ea864155be9cc0b4b" name="ab1c351f5ea19ac9ea864155be9cc0b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c351f5ea19ac9ea864155be9cc0b4b">&#9670;&nbsp;</a></span>UART1_RX_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RX_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa8b39868bf91da54f9ec492918e0c01ff">RTE_TRAP_FIRQ_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="ad0b9eb2ee1f411d7fccdf4fe263214e1" name="ad0b9eb2ee1f411d7fccdf4fe263214e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0b9eb2ee1f411d7fccdf4fe263214e1">&#9670;&nbsp;</a></span>UART1_RX_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RX_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1aaa8e7bb251852ef75a78be71eef0b547">TRAP_CODE_FIRQ_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCAUSE CSR trap code (<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a0039bae3454a22e71d64e70d674f5d6a" name="a0039bae3454a22e71d64e70d674f5d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0039bae3454a22e71d64e70d674f5d6a">&#9670;&nbsp;</a></span>UART1_TX_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TX_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a3079a8fbf3b8e376865bff76f2173698">CSR_MIE_FIRQ5E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIE CSR bit (<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="ac4060532b7aa390623f54720460a2680" name="ac4060532b7aa390623f54720460a2680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4060532b7aa390623f54720460a2680">&#9670;&nbsp;</a></span>UART1_TX_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TX_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baaa55d19f9a47889bc364c94bda04b677">CSR_MIP_FIRQ5P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIP CSR bit (<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a6af270d7ae8b1cde30e44eb9142491d3" name="a6af270d7ae8b1cde30e44eb9142491d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6af270d7ae8b1cde30e44eb9142491d3">&#9670;&nbsp;</a></span>UART1_TX_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TX_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa01f562418ddbbb6b84be168673deeea9">RTE_TRAP_FIRQ_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a4cc50287c7a53982761a8116396ff7dd" name="a4cc50287c7a53982761a8116396ff7dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cc50287c7a53982761a8116396ff7dd">&#9670;&nbsp;</a></span>UART1_TX_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TX_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a5789dfabd8ec265fa0734ddd94e98757">TRAP_CODE_FIRQ_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCAUSE CSR trap code (<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a134fed1f8a930db23214dfd28d767247" name="a134fed1f8a930db23214dfd28d767247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a134fed1f8a930db23214dfd28d767247">&#9670;&nbsp;</a></span>WDT_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a99f43f8bbfb29fba6224f081c363ac7d">CSR_MIE_FIRQ0E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIE CSR bit (<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a77067d50fd69064e38e856629ab77870" name="a77067d50fd69064e38e856629ab77870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77067d50fd69064e38e856629ab77870">&#9670;&nbsp;</a></span>WDT_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba28a85ad8bd4c30fd3a91298dfa4fdb00">CSR_MIP_FIRQ0P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIP CSR bit (<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a84b78ea8c8329c94900e9d123e877dbe" name="a84b78ea8c8329c94900e9d123e877dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b78ea8c8329c94900e9d123e877dbe">&#9670;&nbsp;</a></span>WDT_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aab36a403cd7b833439ce7f9a708c33922">RTE_TRAP_FIRQ_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="ad9629a6cbdf5b1d1317922b2284de730" name="ad9629a6cbdf5b1d1317922b2284de730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9629a6cbdf5b1d1317922b2284de730">&#9670;&nbsp;</a></span>WDT_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a0cef77904935798d247d8396838297c1">TRAP_CODE_FIRQ_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCAUSE CSR trap code (<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="afe0cb262d517c7da73d6b5dc78886334" name="afe0cb262d517c7da73d6b5dc78886334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe0cb262d517c7da73d6b5dc78886334">&#9670;&nbsp;</a></span>XIRQ_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIRQ_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a396c6c4b425b3fff598e2f846052f98e">CSR_MIE_FIRQ8E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIE CSR bit (<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a866768963f8648363dce40de9f34d61b" name="a866768963f8648363dce40de9f34d61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a866768963f8648363dce40de9f34d61b">&#9670;&nbsp;</a></span>XIRQ_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIRQ_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baf5bbd23d4f311f640db42e9015f87580">CSR_MIP_FIRQ8P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIP CSR bit (<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a95387d3482ec8e5c1d734805fdf64fa5" name="a95387d3482ec8e5c1d734805fdf64fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95387d3482ec8e5c1d734805fdf64fa5">&#9670;&nbsp;</a></span>XIRQ_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIRQ_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa3edbf47bd9a278e100bb808c8bb68308">RTE_TRAP_FIRQ_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a16b9a7444833b5581df073661deb8f3a" name="a16b9a7444833b5581df073661deb8f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16b9a7444833b5581df073661deb8f3a">&#9670;&nbsp;</a></span>XIRQ_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIRQ_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1abfd21d1380dcacb9282e525da104d916">TRAP_CODE_FIRQ_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCAUSE CSR trap code (<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ac7e2debf38dd48df88e54094016a9279" name="ac7e2debf38dd48df88e54094016a9279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7e2debf38dd48df88e54094016a9279">&#9670;&nbsp;</a></span>NEORV32_BUSKEEPER_CTRL_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ac7e2debf38dd48df88e54094016a9279">NEORV32_BUSKEEPER_CTRL_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >BUSKEEPER control/data register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac7e2debf38dd48df88e54094016a9279a36777fe544f84192af4176852f022812" name="ac7e2debf38dd48df88e54094016a9279a36777fe544f84192af4176852f022812"></a>BUSKEEPER_ERR_TYPE&#160;</td><td class="fielddoc"><p >BUSKEEPER control register(0) (r/-): Bus error type: 0=device error, 1=access timeout </p>
</td></tr>
<tr><td class="fieldname"><a id="ac7e2debf38dd48df88e54094016a9279afa9ae722f3e4f5a69b1c12febe1275d5" name="ac7e2debf38dd48df88e54094016a9279afa9ae722f3e4f5a69b1c12febe1275d5"></a>BUSKEEPER_ERR_FLAG&#160;</td><td class="fielddoc"><p >BUSKEEPER control register(31) (r/c): Sticky error flag, clears after read or write access </p>
</td></tr>
</table>

</div>
</div>
<a id="a10022df4c223533b04d5aebe222e8b73" name="a10022df4c223533b04d5aebe222e8b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10022df4c223533b04d5aebe222e8b73">&#9670;&nbsp;</a></span>NEORV32_CLOCK_PRSC_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73">NEORV32_CLOCK_PRSC_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Processor clock prescaler select </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73ad63d40139c50d76618cf1258cbdc0d05" name="a10022df4c223533b04d5aebe222e8b73ad63d40139c50d76618cf1258cbdc0d05"></a>CLK_PRSC_2&#160;</td><td class="fielddoc"><p >CPU_CLK (from clk_i top signal) / 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a648249b3ab8c2500880c1e68b98f81d1" name="a10022df4c223533b04d5aebe222e8b73a648249b3ab8c2500880c1e68b98f81d1"></a>CLK_PRSC_4&#160;</td><td class="fielddoc"><p >CPU_CLK (from clk_i top signal) / 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73aa4e3a6a5b3cd895f63b4544f63ce22c9" name="a10022df4c223533b04d5aebe222e8b73aa4e3a6a5b3cd895f63b4544f63ce22c9"></a>CLK_PRSC_8&#160;</td><td class="fielddoc"><p >CPU_CLK (from clk_i top signal) / 8 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a5990532893f2d9606e3c02aff60ca5da" name="a10022df4c223533b04d5aebe222e8b73a5990532893f2d9606e3c02aff60ca5da"></a>CLK_PRSC_64&#160;</td><td class="fielddoc"><p >CPU_CLK (from clk_i top signal) / 64 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a933045a5405de55781d687315f42054e" name="a10022df4c223533b04d5aebe222e8b73a933045a5405de55781d687315f42054e"></a>CLK_PRSC_128&#160;</td><td class="fielddoc"><p >CPU_CLK (from clk_i top signal) / 128 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a18aac15afd5ebd8d3a00dd6e513daf17" name="a10022df4c223533b04d5aebe222e8b73a18aac15afd5ebd8d3a00dd6e513daf17"></a>CLK_PRSC_1024&#160;</td><td class="fielddoc"><p >CPU_CLK (from clk_i top signal) / 1024 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73aa138f0cad547028d5124f89d6dcc8c79" name="a10022df4c223533b04d5aebe222e8b73aa138f0cad547028d5124f89d6dcc8c79"></a>CLK_PRSC_2048&#160;</td><td class="fielddoc"><p >CPU_CLK (from clk_i top signal) / 2048 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a0f20c29722bf9afc478b1a286a6b7eee" name="a10022df4c223533b04d5aebe222e8b73a0f20c29722bf9afc478b1a286a6b7eee"></a>CLK_PRSC_4096&#160;</td><td class="fielddoc"><p >CPU_CLK (from clk_i top signal) / 4096 </p>
</td></tr>
</table>

</div>
</div>
<a id="ac065a8cc32eed9a69ea1798492a69f49" name="ac065a8cc32eed9a69ea1798492a69f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac065a8cc32eed9a69ea1798492a69f49">&#9670;&nbsp;</a></span>NEORV32_CSR_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49">NEORV32_CSR_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Available CPU Control and Status Registers (CSRs) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a625f606c14fd4d7224d7109e10508e7a" name="ac065a8cc32eed9a69ea1798492a69f49a625f606c14fd4d7224d7109e10508e7a"></a>CSR_FFLAGS&#160;</td><td class="fielddoc"><p >0x001 - fflags (r/w): Floating-point accrued exception flags </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7f198c465959dde37b7056dd06d45812" name="ac065a8cc32eed9a69ea1798492a69f49a7f198c465959dde37b7056dd06d45812"></a>CSR_FRM&#160;</td><td class="fielddoc"><p >0x002 - frm (r/w): Floating-point dynamic rounding mode </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a5e1abf46b4f55bd18e1d132b32696ab6" name="ac065a8cc32eed9a69ea1798492a69f49a5e1abf46b4f55bd18e1d132b32696ab6"></a>CSR_FCSR&#160;</td><td class="fielddoc"><p >0x003 - fcsr (r/w): Floating-point control/staturs register (frm + fflags) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad0e5de789d6390f750b8af03cdd15450" name="ac065a8cc32eed9a69ea1798492a69f49ad0e5de789d6390f750b8af03cdd15450"></a>CSR_MSTATUS&#160;</td><td class="fielddoc"><p >0x300 - mstatus (r/w): Machine status register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ade079242596ce14ce1ba9842ed29b84c" name="ac065a8cc32eed9a69ea1798492a69f49ade079242596ce14ce1ba9842ed29b84c"></a>CSR_MISA&#160;</td><td class="fielddoc"><p >0x301 - misa (r/-): CPU ISA and extensions (read-only in NEORV32) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49acc0f9f5f3b5702f1b57f2ba3b6b62610" name="ac065a8cc32eed9a69ea1798492a69f49acc0f9f5f3b5702f1b57f2ba3b6b62610"></a>CSR_MIE&#160;</td><td class="fielddoc"><p >0x304 - mie (r/w): Machine interrupt-enable register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aa632d218400268df6dc6b289ff088d21" name="ac065a8cc32eed9a69ea1798492a69f49aa632d218400268df6dc6b289ff088d21"></a>CSR_MTVEC&#160;</td><td class="fielddoc"><p >0x305 - mtvec (r/w): Machine trap-handler base address (for ALL traps) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a1860dd9579906c67a3565063043dcf78" name="ac065a8cc32eed9a69ea1798492a69f49a1860dd9579906c67a3565063043dcf78"></a>CSR_MCOUNTEREN&#160;</td><td class="fielddoc"><p >0x305 - mcounteren (r/w): Machine counter enable register (controls access rights from U-mode) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9c55619ffb05e84b7210e2d47326fa98" name="ac065a8cc32eed9a69ea1798492a69f49a9c55619ffb05e84b7210e2d47326fa98"></a>CSR_MENVCFG&#160;</td><td class="fielddoc"><p >0x30a - menvcfg (r/-): Machine environment configuration register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac2541060307369b2031e9ec07bbd0067" name="ac065a8cc32eed9a69ea1798492a69f49ac2541060307369b2031e9ec07bbd0067"></a>CSR_MSTATUSH&#160;</td><td class="fielddoc"><p >0x310 - mstatush (r/w): Machine status register - high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a46b8d3c288cbbfbf5a0af6e5cd8c5bc8" name="ac065a8cc32eed9a69ea1798492a69f49a46b8d3c288cbbfbf5a0af6e5cd8c5bc8"></a>CSR_MENVCFGH&#160;</td><td class="fielddoc"><p >0x31a - menvcfgh (r/-): Machine environment configuration register - high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3ce1dc0e2810f0df78feaa1c607a5ca6" name="ac065a8cc32eed9a69ea1798492a69f49a3ce1dc0e2810f0df78feaa1c607a5ca6"></a>CSR_MCOUNTINHIBIT&#160;</td><td class="fielddoc"><p >0x320 - mcountinhibit (r/w): Machine counter-inhibit register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a4a93ac5ab276cfd2f9cd296c8ce1bff6" name="ac065a8cc32eed9a69ea1798492a69f49a4a93ac5ab276cfd2f9cd296c8ce1bff6"></a>CSR_MHPMEVENT3&#160;</td><td class="fielddoc"><p >0x323 - mhpmevent3 (r/w): Machine hardware performance monitor event selector 3 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ab5f998725e002ffc2ff516ee973fe459" name="ac065a8cc32eed9a69ea1798492a69f49ab5f998725e002ffc2ff516ee973fe459"></a>CSR_MHPMEVENT4&#160;</td><td class="fielddoc"><p >0x324 - mhpmevent4 (r/w): Machine hardware performance monitor event selector 4 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a2524659ca2785af51af7acf9cd560a9d" name="ac065a8cc32eed9a69ea1798492a69f49a2524659ca2785af51af7acf9cd560a9d"></a>CSR_MHPMEVENT5&#160;</td><td class="fielddoc"><p >0x325 - mhpmevent5 (r/w): Machine hardware performance monitor event selector 5 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a1cfa1e3bc3c8a1c9a86c251a510d11cd" name="ac065a8cc32eed9a69ea1798492a69f49a1cfa1e3bc3c8a1c9a86c251a510d11cd"></a>CSR_MHPMEVENT6&#160;</td><td class="fielddoc"><p >0x326 - mhpmevent6 (r/w): Machine hardware performance monitor event selector 6 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a2e53e6e01ca8d1b801f6dfba602f3f59" name="ac065a8cc32eed9a69ea1798492a69f49a2e53e6e01ca8d1b801f6dfba602f3f59"></a>CSR_MHPMEVENT7&#160;</td><td class="fielddoc"><p >0x327 - mhpmevent7 (r/w): Machine hardware performance monitor event selector 7 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad6296ca83bbe1280624f3c21adbd8a79" name="ac065a8cc32eed9a69ea1798492a69f49ad6296ca83bbe1280624f3c21adbd8a79"></a>CSR_MHPMEVENT8&#160;</td><td class="fielddoc"><p >0x328 - mhpmevent8 (r/w): Machine hardware performance monitor event selector 8 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af6727a9bdd60ccf020812095b7396632" name="ac065a8cc32eed9a69ea1798492a69f49af6727a9bdd60ccf020812095b7396632"></a>CSR_MHPMEVENT9&#160;</td><td class="fielddoc"><p >0x329 - mhpmevent9 (r/w): Machine hardware performance monitor event selector 9 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a23850b1804966cde2c1e84cde752d512" name="ac065a8cc32eed9a69ea1798492a69f49a23850b1804966cde2c1e84cde752d512"></a>CSR_MHPMEVENT10&#160;</td><td class="fielddoc"><p >0x32a - mhpmevent10 (r/w): Machine hardware performance monitor event selector 10 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7fb1de2019dd2b548084d5ca1630efbf" name="ac065a8cc32eed9a69ea1798492a69f49a7fb1de2019dd2b548084d5ca1630efbf"></a>CSR_MHPMEVENT11&#160;</td><td class="fielddoc"><p >0x32b - mhpmevent11 (r/w): Machine hardware performance monitor event selector 11 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad648b5ece209d47e9484fd7aa83e8e5f" name="ac065a8cc32eed9a69ea1798492a69f49ad648b5ece209d47e9484fd7aa83e8e5f"></a>CSR_MHPMEVENT12&#160;</td><td class="fielddoc"><p >0x32c - mhpmevent12 (r/w): Machine hardware performance monitor event selector 12 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8c31899b81bb5dba9b92a0f0ca71aea6" name="ac065a8cc32eed9a69ea1798492a69f49a8c31899b81bb5dba9b92a0f0ca71aea6"></a>CSR_MHPMEVENT13&#160;</td><td class="fielddoc"><p >0x32d - mhpmevent13 (r/w): Machine hardware performance monitor event selector 13 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a964a6a50d0138447fad47e9c982a7ba4" name="ac065a8cc32eed9a69ea1798492a69f49a964a6a50d0138447fad47e9c982a7ba4"></a>CSR_MHPMEVENT14&#160;</td><td class="fielddoc"><p >0x32e - mhpmevent14 (r/w): Machine hardware performance monitor event selector 14 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a06dfdeed757606529e4a99c033691b54" name="ac065a8cc32eed9a69ea1798492a69f49a06dfdeed757606529e4a99c033691b54"></a>CSR_MHPMEVENT15&#160;</td><td class="fielddoc"><p >0x32f - mhpmevent15 (r/w): Machine hardware performance monitor event selector 15 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a076a9412f83fab082d83f53304e598fb" name="ac065a8cc32eed9a69ea1798492a69f49a076a9412f83fab082d83f53304e598fb"></a>CSR_MHPMEVENT16&#160;</td><td class="fielddoc"><p >0x330 - mhpmevent16 (r/w): Machine hardware performance monitor event selector 16 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac86401295eaaf3d72805f9ede4c7b363" name="ac065a8cc32eed9a69ea1798492a69f49ac86401295eaaf3d72805f9ede4c7b363"></a>CSR_MHPMEVENT17&#160;</td><td class="fielddoc"><p >0x331 - mhpmevent17 (r/w): Machine hardware performance monitor event selector 17 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a40812655e9aeafe1e22d14e94cdf9a7f" name="ac065a8cc32eed9a69ea1798492a69f49a40812655e9aeafe1e22d14e94cdf9a7f"></a>CSR_MHPMEVENT18&#160;</td><td class="fielddoc"><p >0x332 - mhpmevent18 (r/w): Machine hardware performance monitor event selector 18 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad32241545b091e590160cd607feccd4c" name="ac065a8cc32eed9a69ea1798492a69f49ad32241545b091e590160cd607feccd4c"></a>CSR_MHPMEVENT19&#160;</td><td class="fielddoc"><p >0x333 - mhpmevent19 (r/w): Machine hardware performance monitor event selector 19 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a6da54fa60583c688291fe9a894e0d2de" name="ac065a8cc32eed9a69ea1798492a69f49a6da54fa60583c688291fe9a894e0d2de"></a>CSR_MHPMEVENT20&#160;</td><td class="fielddoc"><p >0x334 - mhpmevent20 (r/w): Machine hardware performance monitor event selector 20 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a526b3e6aba91dbded6c298909b9db730" name="ac065a8cc32eed9a69ea1798492a69f49a526b3e6aba91dbded6c298909b9db730"></a>CSR_MHPMEVENT21&#160;</td><td class="fielddoc"><p >0x335 - mhpmevent21 (r/w): Machine hardware performance monitor event selector 21 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9bed325c00c2b8210860267253803e23" name="ac065a8cc32eed9a69ea1798492a69f49a9bed325c00c2b8210860267253803e23"></a>CSR_MHPMEVENT22&#160;</td><td class="fielddoc"><p >0x336 - mhpmevent22 (r/w): Machine hardware performance monitor event selector 22 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3d7a3542ffce08f974edf8e2762cc27d" name="ac065a8cc32eed9a69ea1798492a69f49a3d7a3542ffce08f974edf8e2762cc27d"></a>CSR_MHPMEVENT23&#160;</td><td class="fielddoc"><p >0x337 - mhpmevent23 (r/w): Machine hardware performance monitor event selector 23 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a69d618b0e8b15604a7376e733647ecb7" name="ac065a8cc32eed9a69ea1798492a69f49a69d618b0e8b15604a7376e733647ecb7"></a>CSR_MHPMEVENT24&#160;</td><td class="fielddoc"><p >0x338 - mhpmevent24 (r/w): Machine hardware performance monitor event selector 24 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ace04ffb406cdb76ebef77b04d23e347e" name="ac065a8cc32eed9a69ea1798492a69f49ace04ffb406cdb76ebef77b04d23e347e"></a>CSR_MHPMEVENT25&#160;</td><td class="fielddoc"><p >0x339 - mhpmevent25 (r/w): Machine hardware performance monitor event selector 25 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7db301fae9620b6ba9249cb026b06442" name="ac065a8cc32eed9a69ea1798492a69f49a7db301fae9620b6ba9249cb026b06442"></a>CSR_MHPMEVENT26&#160;</td><td class="fielddoc"><p >0x33a - mhpmevent26 (r/w): Machine hardware performance monitor event selector 26 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9e10f6c30eb8c58524cbd25f867166b5" name="ac065a8cc32eed9a69ea1798492a69f49a9e10f6c30eb8c58524cbd25f867166b5"></a>CSR_MHPMEVENT27&#160;</td><td class="fielddoc"><p >0x33b - mhpmevent27 (r/w): Machine hardware performance monitor event selector 27 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49adc7e7511ee2dd7a33ed5b66bb5ab2050" name="ac065a8cc32eed9a69ea1798492a69f49adc7e7511ee2dd7a33ed5b66bb5ab2050"></a>CSR_MHPMEVENT28&#160;</td><td class="fielddoc"><p >0x33c - mhpmevent28 (r/w): Machine hardware performance monitor event selector 28 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49afb494566f93f96b69112ad739af86da0" name="ac065a8cc32eed9a69ea1798492a69f49afb494566f93f96b69112ad739af86da0"></a>CSR_MHPMEVENT29&#160;</td><td class="fielddoc"><p >0x33d - mhpmevent29 (r/w): Machine hardware performance monitor event selector 29 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ae77ea9868e45d6047b32fb29b71fffff" name="ac065a8cc32eed9a69ea1798492a69f49ae77ea9868e45d6047b32fb29b71fffff"></a>CSR_MHPMEVENT30&#160;</td><td class="fielddoc"><p >0x33e - mhpmevent30 (r/w): Machine hardware performance monitor event selector 30 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a39e1dbf430d3b28f77c5cfe3e52fbcd1" name="ac065a8cc32eed9a69ea1798492a69f49a39e1dbf430d3b28f77c5cfe3e52fbcd1"></a>CSR_MHPMEVENT31&#160;</td><td class="fielddoc"><p >0x33f - mhpmevent31 (r/w): Machine hardware performance monitor event selector 31 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ae29976bb072639975ad0cdb985c7f004" name="ac065a8cc32eed9a69ea1798492a69f49ae29976bb072639975ad0cdb985c7f004"></a>CSR_MSCRATCH&#160;</td><td class="fielddoc"><p >0x340 - mscratch (r/w): Machine scratch register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a5d60a25a66754066589e8facb7d41153" name="ac065a8cc32eed9a69ea1798492a69f49a5d60a25a66754066589e8facb7d41153"></a>CSR_MEPC&#160;</td><td class="fielddoc"><p >0x341 - mepc (r/w): Machine exception program counter </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a2e14b57fee5376741634db7980a5005b" name="ac065a8cc32eed9a69ea1798492a69f49a2e14b57fee5376741634db7980a5005b"></a>CSR_MCAUSE&#160;</td><td class="fielddoc"><p >0x342 - mcause (r/w): Machine trap cause </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a76d30359e3b54197fb53f9939734cf1e" name="ac065a8cc32eed9a69ea1798492a69f49a76d30359e3b54197fb53f9939734cf1e"></a>CSR_MTVAL&#160;</td><td class="fielddoc"><p >0x343 - mtval (r/-): Machine bad address or instruction </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49addb485275c954d1181d5bd4e4609082c" name="ac065a8cc32eed9a69ea1798492a69f49addb485275c954d1181d5bd4e4609082c"></a>CSR_MIP&#160;</td><td class="fielddoc"><p >0x344 - mip (r/-): Machine interrupt pending register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af1a79349e46a4829af78d2cdfd0dc44f" name="ac065a8cc32eed9a69ea1798492a69f49af1a79349e46a4829af78d2cdfd0dc44f"></a>CSR_PMPCFG0&#160;</td><td class="fielddoc"><p >0x3a0 - pmpcfg0 (r/w): Physical memory protection configuration register 0 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a22eea318ec1ac72cc14e133b71ef4b16" name="ac065a8cc32eed9a69ea1798492a69f49a22eea318ec1ac72cc14e133b71ef4b16"></a>CSR_PMPCFG1&#160;</td><td class="fielddoc"><p >0x3a1 - pmpcfg1 (r/w): Physical memory protection configuration register 1 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0c9492f6b956f088847f72b28e7b1446" name="ac065a8cc32eed9a69ea1798492a69f49a0c9492f6b956f088847f72b28e7b1446"></a>CSR_PMPCFG2&#160;</td><td class="fielddoc"><p >0x3a2 - pmpcfg2 (r/w): Physical memory protection configuration register 2 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a067ed3778590ae97dc9b16069f0ed850" name="ac065a8cc32eed9a69ea1798492a69f49a067ed3778590ae97dc9b16069f0ed850"></a>CSR_PMPCFG3&#160;</td><td class="fielddoc"><p >0x3a3 - pmpcfg3 (r/w): Physical memory protection configuration register 3 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a2e1ff8e4cd6f2310f1eefd18d1b312a9" name="ac065a8cc32eed9a69ea1798492a69f49a2e1ff8e4cd6f2310f1eefd18d1b312a9"></a>CSR_PMPCFG4&#160;</td><td class="fielddoc"><p >0x3a4 - pmpcfg4 (r/w): Physical memory protection configuration register 4 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac08b528aeae496384248f97f99ed2575" name="ac065a8cc32eed9a69ea1798492a69f49ac08b528aeae496384248f97f99ed2575"></a>CSR_PMPCFG5&#160;</td><td class="fielddoc"><p >0x3a5 - pmpcfg5 (r/w): Physical memory protection configuration register 5 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a5979e4b07bb368c9ab709b3273200361" name="ac065a8cc32eed9a69ea1798492a69f49a5979e4b07bb368c9ab709b3273200361"></a>CSR_PMPCFG6&#160;</td><td class="fielddoc"><p >0x3a6 - pmpcfg6 (r/w): Physical memory protection configuration register 6 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a36d980bcbb8549d14ac53056d852a611" name="ac065a8cc32eed9a69ea1798492a69f49a36d980bcbb8549d14ac53056d852a611"></a>CSR_PMPCFG7&#160;</td><td class="fielddoc"><p >0x3a7 - pmpcfg7 (r/w): Physical memory protection configuration register 7 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8c16518d27d1dfd1c542decc192a83e5" name="ac065a8cc32eed9a69ea1798492a69f49a8c16518d27d1dfd1c542decc192a83e5"></a>CSR_PMPCFG8&#160;</td><td class="fielddoc"><p >0x3a8 - pmpcfg8 (r/w): Physical memory protection configuration register 8 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7f4ac438a50a30e7ce8aad08a1845b97" name="ac065a8cc32eed9a69ea1798492a69f49a7f4ac438a50a30e7ce8aad08a1845b97"></a>CSR_PMPCFG9&#160;</td><td class="fielddoc"><p >0x3a9 - pmpcfg9 (r/w): Physical memory protection configuration register 9 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad00ee8b17516cb8e5b4f2efb4c283db2" name="ac065a8cc32eed9a69ea1798492a69f49ad00ee8b17516cb8e5b4f2efb4c283db2"></a>CSR_PMPCFG10&#160;</td><td class="fielddoc"><p >0x3aa - pmpcfg10 (r/w): Physical memory protection configuration register 10 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a400eb44cab249620e9bf7bd81be936f4" name="ac065a8cc32eed9a69ea1798492a69f49a400eb44cab249620e9bf7bd81be936f4"></a>CSR_PMPCFG11&#160;</td><td class="fielddoc"><p >0x3ab - pmpcfg11 (r/w): Physical memory protection configuration register 11 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a95ae72806783dcddf6d73b040989c3a4" name="ac065a8cc32eed9a69ea1798492a69f49a95ae72806783dcddf6d73b040989c3a4"></a>CSR_PMPCFG12&#160;</td><td class="fielddoc"><p >0x3ac - pmpcfg12 (r/w): Physical memory protection configuration register 12 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad6b9f888143a644b431756cf9663eb38" name="ac065a8cc32eed9a69ea1798492a69f49ad6b9f888143a644b431756cf9663eb38"></a>CSR_PMPCFG13&#160;</td><td class="fielddoc"><p >0x3ad - pmpcfg13 (r/w): Physical memory protection configuration register 13 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a427ca5df8ac9539df601ae537edabcd8" name="ac065a8cc32eed9a69ea1798492a69f49a427ca5df8ac9539df601ae537edabcd8"></a>CSR_PMPCFG14&#160;</td><td class="fielddoc"><p >0x3ae - pmpcfg14 (r/w): Physical memory protection configuration register 14 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac06ae205ba1e00d451d787d0d8d3027c" name="ac065a8cc32eed9a69ea1798492a69f49ac06ae205ba1e00d451d787d0d8d3027c"></a>CSR_PMPCFG15&#160;</td><td class="fielddoc"><p >0x3af - pmpcfg15 (r/w): Physical memory protection configuration register 15 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8941071db6145d34fff842249c0dcb9f" name="ac065a8cc32eed9a69ea1798492a69f49a8941071db6145d34fff842249c0dcb9f"></a>CSR_PMPADDR0&#160;</td><td class="fielddoc"><p >0x3b0 - pmpaddr0 (r/w): Physical memory protection address register 0 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a6a2933f3a1fa243de02db8a795e3ca41" name="ac065a8cc32eed9a69ea1798492a69f49a6a2933f3a1fa243de02db8a795e3ca41"></a>CSR_PMPADDR1&#160;</td><td class="fielddoc"><p >0x3b1 - pmpaddr1 (r/w): Physical memory protection address register 1 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aa0b8c0561e8a778dce9c3b86499ffc50" name="ac065a8cc32eed9a69ea1798492a69f49aa0b8c0561e8a778dce9c3b86499ffc50"></a>CSR_PMPADDR2&#160;</td><td class="fielddoc"><p >0x3b2 - pmpaddr2 (r/w): Physical memory protection address register 2 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a89bad989197e9358563557311b3c97e9" name="ac065a8cc32eed9a69ea1798492a69f49a89bad989197e9358563557311b3c97e9"></a>CSR_PMPADDR3&#160;</td><td class="fielddoc"><p >0x3b3 - pmpaddr3 (r/w): Physical memory protection address register 3 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ace4529c53ad2d46767f86d920eada507" name="ac065a8cc32eed9a69ea1798492a69f49ace4529c53ad2d46767f86d920eada507"></a>CSR_PMPADDR4&#160;</td><td class="fielddoc"><p >0x3b4 - pmpaddr4 (r/w): Physical memory protection address register 4 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad9e78f71409fd7783cc2ae7c28b5e42c" name="ac065a8cc32eed9a69ea1798492a69f49ad9e78f71409fd7783cc2ae7c28b5e42c"></a>CSR_PMPADDR5&#160;</td><td class="fielddoc"><p >0x3b5 - pmpaddr5 (r/w): Physical memory protection address register 5 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af57b5b7b57cd6e8b3489a27dfd702444" name="ac065a8cc32eed9a69ea1798492a69f49af57b5b7b57cd6e8b3489a27dfd702444"></a>CSR_PMPADDR6&#160;</td><td class="fielddoc"><p >0x3b6 - pmpaddr6 (r/w): Physical memory protection address register 6 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ae8ea19cf3e527dbc0d36a43dfd1b7346" name="ac065a8cc32eed9a69ea1798492a69f49ae8ea19cf3e527dbc0d36a43dfd1b7346"></a>CSR_PMPADDR7&#160;</td><td class="fielddoc"><p >0x3b7 - pmpaddr7 (r/w): Physical memory protection address register 7 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aec68bf7e26e44170c24599f7c6a8365b" name="ac065a8cc32eed9a69ea1798492a69f49aec68bf7e26e44170c24599f7c6a8365b"></a>CSR_PMPADDR8&#160;</td><td class="fielddoc"><p >0x3b8 - pmpaddr8 (r/w): Physical memory protection address register 8 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a54d38c8cf364d886eb7ac64463eedf77" name="ac065a8cc32eed9a69ea1798492a69f49a54d38c8cf364d886eb7ac64463eedf77"></a>CSR_PMPADDR9&#160;</td><td class="fielddoc"><p >0x3b9 - pmpaddr9 (r/w): Physical memory protection address register 9 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad97b6fe934a3bed6b02d0c8d81165d60" name="ac065a8cc32eed9a69ea1798492a69f49ad97b6fe934a3bed6b02d0c8d81165d60"></a>CSR_PMPADDR10&#160;</td><td class="fielddoc"><p >0x3ba - pmpaddr10 (r/w): Physical memory protection address register 10 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3e5708c0f79cf58ae761b6bb8c2a4383" name="ac065a8cc32eed9a69ea1798492a69f49a3e5708c0f79cf58ae761b6bb8c2a4383"></a>CSR_PMPADDR11&#160;</td><td class="fielddoc"><p >0x3bb - pmpaddr11 (r/w): Physical memory protection address register 11 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a23026793ee53c8d55d23f63195368a6b" name="ac065a8cc32eed9a69ea1798492a69f49a23026793ee53c8d55d23f63195368a6b"></a>CSR_PMPADDR12&#160;</td><td class="fielddoc"><p >0x3bc - pmpaddr12 (r/w): Physical memory protection address register 12 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a30879e88b250d3e94d9d9e728ffcc2cc" name="ac065a8cc32eed9a69ea1798492a69f49a30879e88b250d3e94d9d9e728ffcc2cc"></a>CSR_PMPADDR13&#160;</td><td class="fielddoc"><p >0x3bd - pmpaddr13 (r/w): Physical memory protection address register 13 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a91a8b5008b4e08ab34c1516e21bf0ba8" name="ac065a8cc32eed9a69ea1798492a69f49a91a8b5008b4e08ab34c1516e21bf0ba8"></a>CSR_PMPADDR14&#160;</td><td class="fielddoc"><p >0x3be - pmpaddr14 (r/w): Physical memory protection address register 14 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a6879b4bf5d2db92d236b9091df4841f2" name="ac065a8cc32eed9a69ea1798492a69f49a6879b4bf5d2db92d236b9091df4841f2"></a>CSR_PMPADDR15&#160;</td><td class="fielddoc"><p >0x3bf - pmpaddr15 (r/w): Physical memory protection address register 15 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7000f9cb7f349679a29bf54ec4c03122" name="ac065a8cc32eed9a69ea1798492a69f49a7000f9cb7f349679a29bf54ec4c03122"></a>CSR_PMPADDR16&#160;</td><td class="fielddoc"><p >0x3c0 - pmpaddr16 (r/w): Physical memory protection address register 16 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a940428bc19dc8623a31634955f955832" name="ac065a8cc32eed9a69ea1798492a69f49a940428bc19dc8623a31634955f955832"></a>CSR_PMPADDR17&#160;</td><td class="fielddoc"><p >0x3c1 - pmpaddr17 (r/w): Physical memory protection address register 17 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a2e5d2804b9eecd85a48d56a5b5260d31" name="ac065a8cc32eed9a69ea1798492a69f49a2e5d2804b9eecd85a48d56a5b5260d31"></a>CSR_PMPADDR18&#160;</td><td class="fielddoc"><p >0x3c2 - pmpaddr18 (r/w): Physical memory protection address register 18 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8375bf276893169b7cd042da74e3988a" name="ac065a8cc32eed9a69ea1798492a69f49a8375bf276893169b7cd042da74e3988a"></a>CSR_PMPADDR19&#160;</td><td class="fielddoc"><p >0x3c3 - pmpaddr19 (r/w): Physical memory protection address register 19 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aa254a0531492ecc29832658126de1f94" name="ac065a8cc32eed9a69ea1798492a69f49aa254a0531492ecc29832658126de1f94"></a>CSR_PMPADDR20&#160;</td><td class="fielddoc"><p >0x3c4 - pmpaddr20 (r/w): Physical memory protection address register 20 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9bf936eefbf4dcd1d2b0c1d128638f49" name="ac065a8cc32eed9a69ea1798492a69f49a9bf936eefbf4dcd1d2b0c1d128638f49"></a>CSR_PMPADDR21&#160;</td><td class="fielddoc"><p >0x3c5 - pmpaddr21 (r/w): Physical memory protection address register 21 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a4d7ef55a9deb836dae2da510ba994f04" name="ac065a8cc32eed9a69ea1798492a69f49a4d7ef55a9deb836dae2da510ba994f04"></a>CSR_PMPADDR22&#160;</td><td class="fielddoc"><p >0x3c6 - pmpaddr22 (r/w): Physical memory protection address register 22 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3871327e56884ddc76306c0c9f13073e" name="ac065a8cc32eed9a69ea1798492a69f49a3871327e56884ddc76306c0c9f13073e"></a>CSR_PMPADDR23&#160;</td><td class="fielddoc"><p >0x3c7 - pmpaddr23 (r/w): Physical memory protection address register 23 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a45cc9464baeb154ce8108eb71a6cac21" name="ac065a8cc32eed9a69ea1798492a69f49a45cc9464baeb154ce8108eb71a6cac21"></a>CSR_PMPADDR24&#160;</td><td class="fielddoc"><p >0x3c8 - pmpaddr24 (r/w): Physical memory protection address register 24 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aa3dfccf683bc3177e0102f90ee70afb5" name="ac065a8cc32eed9a69ea1798492a69f49aa3dfccf683bc3177e0102f90ee70afb5"></a>CSR_PMPADDR25&#160;</td><td class="fielddoc"><p >0x3c9 - pmpaddr25 (r/w): Physical memory protection address register 25 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ab0614ba409db3663674885e1eccf70bc" name="ac065a8cc32eed9a69ea1798492a69f49ab0614ba409db3663674885e1eccf70bc"></a>CSR_PMPADDR26&#160;</td><td class="fielddoc"><p >0x3ca - pmpaddr26 (r/w): Physical memory protection address register 26 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac43a0622a9fe1c67259bd0bb87aa3ffc" name="ac065a8cc32eed9a69ea1798492a69f49ac43a0622a9fe1c67259bd0bb87aa3ffc"></a>CSR_PMPADDR27&#160;</td><td class="fielddoc"><p >0x3cb - pmpaddr27 (r/w): Physical memory protection address register 27 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aee308d76710f4b8e05e537616236cbf1" name="ac065a8cc32eed9a69ea1798492a69f49aee308d76710f4b8e05e537616236cbf1"></a>CSR_PMPADDR28&#160;</td><td class="fielddoc"><p >0x3cc - pmpaddr28 (r/w): Physical memory protection address register 28 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a5729f410c96e6ffbcd4c945f37848f45" name="ac065a8cc32eed9a69ea1798492a69f49a5729f410c96e6ffbcd4c945f37848f45"></a>CSR_PMPADDR29&#160;</td><td class="fielddoc"><p >0x3cd - pmpaddr29 (r/w): Physical memory protection address register 29 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a19d4a4662aecc41fc8dc3ebd43fd1f5e" name="ac065a8cc32eed9a69ea1798492a69f49a19d4a4662aecc41fc8dc3ebd43fd1f5e"></a>CSR_PMPADDR30&#160;</td><td class="fielddoc"><p >0x3ce - pmpaddr30 (r/w): Physical memory protection address register 30 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad49af99bdc7a85294fe8e3201ae5dfc4" name="ac065a8cc32eed9a69ea1798492a69f49ad49af99bdc7a85294fe8e3201ae5dfc4"></a>CSR_PMPADDR31&#160;</td><td class="fielddoc"><p >0x3cf - pmpaddr31 (r/w): Physical memory protection address register 31 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ab0ecc73564f876bcd7d7864c79334773" name="ac065a8cc32eed9a69ea1798492a69f49ab0ecc73564f876bcd7d7864c79334773"></a>CSR_PMPADDR32&#160;</td><td class="fielddoc"><p >0x3d0 - pmpaddr32 (r/w): Physical memory protection address register 32 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aac9e32ac080e1b43c19a74bc8172eee6" name="ac065a8cc32eed9a69ea1798492a69f49aac9e32ac080e1b43c19a74bc8172eee6"></a>CSR_PMPADDR33&#160;</td><td class="fielddoc"><p >0x3d1 - pmpaddr33 (r/w): Physical memory protection address register 33 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a331662b3727bc8041984f368b5766193" name="ac065a8cc32eed9a69ea1798492a69f49a331662b3727bc8041984f368b5766193"></a>CSR_PMPADDR34&#160;</td><td class="fielddoc"><p >0x3d2 - pmpaddr34 (r/w): Physical memory protection address register 34 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af4463fc064f321350883404278e9885f" name="ac065a8cc32eed9a69ea1798492a69f49af4463fc064f321350883404278e9885f"></a>CSR_PMPADDR35&#160;</td><td class="fielddoc"><p >0x3d3 - pmpaddr35 (r/w): Physical memory protection address register 35 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad8aa486240256014996ee40bb08fd27e" name="ac065a8cc32eed9a69ea1798492a69f49ad8aa486240256014996ee40bb08fd27e"></a>CSR_PMPADDR36&#160;</td><td class="fielddoc"><p >0x3d4 - pmpaddr36 (r/w): Physical memory protection address register 36 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad2bc8dccba7af97de9c893d3f17c2835" name="ac065a8cc32eed9a69ea1798492a69f49ad2bc8dccba7af97de9c893d3f17c2835"></a>CSR_PMPADDR37&#160;</td><td class="fielddoc"><p >0x3d5 - pmpaddr37 (r/w): Physical memory protection address register 37 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a4300474e2e300bdf3085df4cdaa39fb9" name="ac065a8cc32eed9a69ea1798492a69f49a4300474e2e300bdf3085df4cdaa39fb9"></a>CSR_PMPADDR38&#160;</td><td class="fielddoc"><p >0x3d6 - pmpaddr38 (r/w): Physical memory protection address register 38 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a6b0d276105880d84ad17361b74621492" name="ac065a8cc32eed9a69ea1798492a69f49a6b0d276105880d84ad17361b74621492"></a>CSR_PMPADDR39&#160;</td><td class="fielddoc"><p >0x3d7 - pmpaddr39 (r/w): Physical memory protection address register 39 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9257fdc4effa03f4286018e93aa20fe5" name="ac065a8cc32eed9a69ea1798492a69f49a9257fdc4effa03f4286018e93aa20fe5"></a>CSR_PMPADDR40&#160;</td><td class="fielddoc"><p >0x3d8 - pmpaddr40 (r/w): Physical memory protection address register 40 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a01ffd6d0cc8d2deb701b52d2a4a4c138" name="ac065a8cc32eed9a69ea1798492a69f49a01ffd6d0cc8d2deb701b52d2a4a4c138"></a>CSR_PMPADDR41&#160;</td><td class="fielddoc"><p >0x3d9 - pmpaddr41 (r/w): Physical memory protection address register 41 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0384a0403f93bfe97935c649d3aee723" name="ac065a8cc32eed9a69ea1798492a69f49a0384a0403f93bfe97935c649d3aee723"></a>CSR_PMPADDR42&#160;</td><td class="fielddoc"><p >0x3da - pmpaddr42 (r/w): Physical memory protection address register 42 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9ff10c93633be81035205de393ae6436" name="ac065a8cc32eed9a69ea1798492a69f49a9ff10c93633be81035205de393ae6436"></a>CSR_PMPADDR43&#160;</td><td class="fielddoc"><p >0x3db - pmpaddr43 (r/w): Physical memory protection address register 43 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac5f47ae8b8089e6bc7eafb4bdc9d37da" name="ac065a8cc32eed9a69ea1798492a69f49ac5f47ae8b8089e6bc7eafb4bdc9d37da"></a>CSR_PMPADDR44&#160;</td><td class="fielddoc"><p >0x3dc - pmpaddr44 (r/w): Physical memory protection address register 44 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0a4f1854d437c8aaf97df3d3e621efb7" name="ac065a8cc32eed9a69ea1798492a69f49a0a4f1854d437c8aaf97df3d3e621efb7"></a>CSR_PMPADDR45&#160;</td><td class="fielddoc"><p >0x3dd - pmpaddr45 (r/w): Physical memory protection address register 45 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad12dfdfb2c15c01d55ca7c599a6c481e" name="ac065a8cc32eed9a69ea1798492a69f49ad12dfdfb2c15c01d55ca7c599a6c481e"></a>CSR_PMPADDR46&#160;</td><td class="fielddoc"><p >0x3de - pmpaddr46 (r/w): Physical memory protection address register 46 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af45dc8793205c09b749daa601c74575c" name="ac065a8cc32eed9a69ea1798492a69f49af45dc8793205c09b749daa601c74575c"></a>CSR_PMPADDR47&#160;</td><td class="fielddoc"><p >0x3df - pmpaddr47 (r/w): Physical memory protection address register 47 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a283d603165faf9336c2b5bf114d14890" name="ac065a8cc32eed9a69ea1798492a69f49a283d603165faf9336c2b5bf114d14890"></a>CSR_PMPADDR48&#160;</td><td class="fielddoc"><p >0x3e0 - pmpaddr48 (r/w): Physical memory protection address register 48 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aada916a6309e13c6477fceb106df76eb" name="ac065a8cc32eed9a69ea1798492a69f49aada916a6309e13c6477fceb106df76eb"></a>CSR_PMPADDR49&#160;</td><td class="fielddoc"><p >0x3e1 - pmpaddr49 (r/w): Physical memory protection address register 49 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3e6b963f145b6e0650cd728c97baea41" name="ac065a8cc32eed9a69ea1798492a69f49a3e6b963f145b6e0650cd728c97baea41"></a>CSR_PMPADDR50&#160;</td><td class="fielddoc"><p >0x3e2 - pmpaddr50 (r/w): Physical memory protection address register 50 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ab3a2ea425b0dce6779dcfbb0b3d68229" name="ac065a8cc32eed9a69ea1798492a69f49ab3a2ea425b0dce6779dcfbb0b3d68229"></a>CSR_PMPADDR51&#160;</td><td class="fielddoc"><p >0x3e3 - pmpaddr51 (r/w): Physical memory protection address register 51 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a296a14a5a0e10046ca8f7c9eb58f71af" name="ac065a8cc32eed9a69ea1798492a69f49a296a14a5a0e10046ca8f7c9eb58f71af"></a>CSR_PMPADDR52&#160;</td><td class="fielddoc"><p >0x3e4 - pmpaddr52 (r/w): Physical memory protection address register 52 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aae0c4845e4c448208ff582c14bee8433" name="ac065a8cc32eed9a69ea1798492a69f49aae0c4845e4c448208ff582c14bee8433"></a>CSR_PMPADDR53&#160;</td><td class="fielddoc"><p >0x3e5 - pmpaddr53 (r/w): Physical memory protection address register 53 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac94f4b36a5f1e5b5764e934dca40b109" name="ac065a8cc32eed9a69ea1798492a69f49ac94f4b36a5f1e5b5764e934dca40b109"></a>CSR_PMPADDR54&#160;</td><td class="fielddoc"><p >0x3e6 - pmpaddr54 (r/w): Physical memory protection address register 54 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0f49a08821d7e3458ff10ff331eadad1" name="ac065a8cc32eed9a69ea1798492a69f49a0f49a08821d7e3458ff10ff331eadad1"></a>CSR_PMPADDR55&#160;</td><td class="fielddoc"><p >0x3e7 - pmpaddr55 (r/w): Physical memory protection address register 55 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a1ae8dbefcc7559ecc485f6545b08b784" name="ac065a8cc32eed9a69ea1798492a69f49a1ae8dbefcc7559ecc485f6545b08b784"></a>CSR_PMPADDR56&#160;</td><td class="fielddoc"><p >0x3e8 - pmpaddr56 (r/w): Physical memory protection address register 56 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a984a56bbcccf5e404069be16c918231a" name="ac065a8cc32eed9a69ea1798492a69f49a984a56bbcccf5e404069be16c918231a"></a>CSR_PMPADDR57&#160;</td><td class="fielddoc"><p >0x3e9 - pmpaddr57 (r/w): Physical memory protection address register 57 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9a362d22f611e36f5df8316a0f93c98f" name="ac065a8cc32eed9a69ea1798492a69f49a9a362d22f611e36f5df8316a0f93c98f"></a>CSR_PMPADDR58&#160;</td><td class="fielddoc"><p >0x3ea - pmpaddr58 (r/w): Physical memory protection address register 58 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a2d9a377d9d135cb6285f304ebec2a144" name="ac065a8cc32eed9a69ea1798492a69f49a2d9a377d9d135cb6285f304ebec2a144"></a>CSR_PMPADDR59&#160;</td><td class="fielddoc"><p >0x3eb - pmpaddr59 (r/w): Physical memory protection address register 59 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a20e048cf8af704ff70c8b2039374dbdb" name="ac065a8cc32eed9a69ea1798492a69f49a20e048cf8af704ff70c8b2039374dbdb"></a>CSR_PMPADDR60&#160;</td><td class="fielddoc"><p >0x3ec - pmpaddr60 (r/w): Physical memory protection address register 60 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0ac881337090c7240455aa12251b1cc7" name="ac065a8cc32eed9a69ea1798492a69f49a0ac881337090c7240455aa12251b1cc7"></a>CSR_PMPADDR61&#160;</td><td class="fielddoc"><p >0x3ed - pmpaddr61 (r/w): Physical memory protection address register 61 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8eba7fd134bd8616555ce34f0657755b" name="ac065a8cc32eed9a69ea1798492a69f49a8eba7fd134bd8616555ce34f0657755b"></a>CSR_PMPADDR62&#160;</td><td class="fielddoc"><p >0x3ee - pmpaddr62 (r/w): Physical memory protection address register 62 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8ccc8be05d0c78010a0656f08fe9c038" name="ac065a8cc32eed9a69ea1798492a69f49a8ccc8be05d0c78010a0656f08fe9c038"></a>CSR_PMPADDR63&#160;</td><td class="fielddoc"><p >0x3ef - pmpaddr63 (r/w): Physical memory protection address register 63 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a32c22641ed66c6d20902306a2b1fad77" name="ac065a8cc32eed9a69ea1798492a69f49a32c22641ed66c6d20902306a2b1fad77"></a>CSR_MCYCLE&#160;</td><td class="fielddoc"><p >0xb00 - mcycle (r/w): Machine cycle counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a98f5e2cf2d5dbb0125a222b0065c86eb" name="ac065a8cc32eed9a69ea1798492a69f49a98f5e2cf2d5dbb0125a222b0065c86eb"></a>CSR_MINSTRET&#160;</td><td class="fielddoc"><p >0xb02 - minstret (r/w): Machine instructions-retired counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ae0a96f499dcde474af6ee620fbb1ebdc" name="ac065a8cc32eed9a69ea1798492a69f49ae0a96f499dcde474af6ee620fbb1ebdc"></a>CSR_MHPMCOUNTER3&#160;</td><td class="fielddoc"><p >0xb03 - mhpmcounter3 (r/w): Machine hardware performance monitor 3 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9b84bd948dd52a7779b5fd16beddaab9" name="ac065a8cc32eed9a69ea1798492a69f49a9b84bd948dd52a7779b5fd16beddaab9"></a>CSR_MHPMCOUNTER4&#160;</td><td class="fielddoc"><p >0xb04 - mhpmcounter4 (r/w): Machine hardware performance monitor 4 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af15d389bb8f91c989df488d231666394" name="ac065a8cc32eed9a69ea1798492a69f49af15d389bb8f91c989df488d231666394"></a>CSR_MHPMCOUNTER5&#160;</td><td class="fielddoc"><p >0xb05 - mhpmcounter5 (r/w): Machine hardware performance monitor 5 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af65b9e99b9cadb3cb8d37f97cdbfeb9d" name="ac065a8cc32eed9a69ea1798492a69f49af65b9e99b9cadb3cb8d37f97cdbfeb9d"></a>CSR_MHPMCOUNTER6&#160;</td><td class="fielddoc"><p >0xb06 - mhpmcounter6 (r/w): Machine hardware performance monitor 6 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a919f39b0d299feb80403b42a466de444" name="ac065a8cc32eed9a69ea1798492a69f49a919f39b0d299feb80403b42a466de444"></a>CSR_MHPMCOUNTER7&#160;</td><td class="fielddoc"><p >0xb07 - mhpmcounter7 (r/w): Machine hardware performance monitor 7 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a5a4cde90c547e913bddc719b3ab75e79" name="ac065a8cc32eed9a69ea1798492a69f49a5a4cde90c547e913bddc719b3ab75e79"></a>CSR_MHPMCOUNTER8&#160;</td><td class="fielddoc"><p >0xb08 - mhpmcounter8 (r/w): Machine hardware performance monitor 8 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a18c2a249f1f7852f42f9e10dc59d46bb" name="ac065a8cc32eed9a69ea1798492a69f49a18c2a249f1f7852f42f9e10dc59d46bb"></a>CSR_MHPMCOUNTER9&#160;</td><td class="fielddoc"><p >0xb09 - mhpmcounter9 (r/w): Machine hardware performance monitor 9 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a575e5342d8ec304c32dbbe99d6fd6c0f" name="ac065a8cc32eed9a69ea1798492a69f49a575e5342d8ec304c32dbbe99d6fd6c0f"></a>CSR_MHPMCOUNTER10&#160;</td><td class="fielddoc"><p >0xb0a - mhpmcounter10 (r/w): Machine hardware performance monitor 10 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8840b3d4f45453fc96813ccb369a68e5" name="ac065a8cc32eed9a69ea1798492a69f49a8840b3d4f45453fc96813ccb369a68e5"></a>CSR_MHPMCOUNTER11&#160;</td><td class="fielddoc"><p >0xb0b - mhpmcounter11 (r/w): Machine hardware performance monitor 11 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a1328a226d36d23cc81740397bde47a4e" name="ac065a8cc32eed9a69ea1798492a69f49a1328a226d36d23cc81740397bde47a4e"></a>CSR_MHPMCOUNTER12&#160;</td><td class="fielddoc"><p >0xb0c - mhpmcounter12 (r/w): Machine hardware performance monitor 12 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9bdd102877ff50d38c86c3d741aeb4b0" name="ac065a8cc32eed9a69ea1798492a69f49a9bdd102877ff50d38c86c3d741aeb4b0"></a>CSR_MHPMCOUNTER13&#160;</td><td class="fielddoc"><p >0xb0d - mhpmcounter13 (r/w): Machine hardware performance monitor 13 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49adae22d860d8162e15120051951e45229" name="ac065a8cc32eed9a69ea1798492a69f49adae22d860d8162e15120051951e45229"></a>CSR_MHPMCOUNTER14&#160;</td><td class="fielddoc"><p >0xb0e - mhpmcounter14 (r/w): Machine hardware performance monitor 14 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a20400929087fabba410a098667d2d4ff" name="ac065a8cc32eed9a69ea1798492a69f49a20400929087fabba410a098667d2d4ff"></a>CSR_MHPMCOUNTER15&#160;</td><td class="fielddoc"><p >0xb0f - mhpmcounter15 (r/w): Machine hardware performance monitor 15 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af03bdbb9ad8b1d1f66c6688edb58dc58" name="ac065a8cc32eed9a69ea1798492a69f49af03bdbb9ad8b1d1f66c6688edb58dc58"></a>CSR_MHPMCOUNTER16&#160;</td><td class="fielddoc"><p >0xb10 - mhpmcounter16 (r/w): Machine hardware performance monitor 16 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac940a92c502e556c0756e1461aa8fe14" name="ac065a8cc32eed9a69ea1798492a69f49ac940a92c502e556c0756e1461aa8fe14"></a>CSR_MHPMCOUNTER17&#160;</td><td class="fielddoc"><p >0xb11 - mhpmcounter17 (r/w): Machine hardware performance monitor 17 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aaf82139acbd45d0b51bda730bcc0da8c" name="ac065a8cc32eed9a69ea1798492a69f49aaf82139acbd45d0b51bda730bcc0da8c"></a>CSR_MHPMCOUNTER18&#160;</td><td class="fielddoc"><p >0xb12 - mhpmcounter18 (r/w): Machine hardware performance monitor 18 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a77ff40944c1f3d85a1bd8b151477ccf0" name="ac065a8cc32eed9a69ea1798492a69f49a77ff40944c1f3d85a1bd8b151477ccf0"></a>CSR_MHPMCOUNTER19&#160;</td><td class="fielddoc"><p >0xb13 - mhpmcounter19 (r/w): Machine hardware performance monitor 19 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a515df8be990beb2407384d77f86dbfaa" name="ac065a8cc32eed9a69ea1798492a69f49a515df8be990beb2407384d77f86dbfaa"></a>CSR_MHPMCOUNTER20&#160;</td><td class="fielddoc"><p >0xb14 - mhpmcounter20 (r/w): Machine hardware performance monitor 20 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3ba77627faee546e464b19efdeea52d9" name="ac065a8cc32eed9a69ea1798492a69f49a3ba77627faee546e464b19efdeea52d9"></a>CSR_MHPMCOUNTER21&#160;</td><td class="fielddoc"><p >0xb15 - mhpmcounter21 (r/w): Machine hardware performance monitor 21 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0d36dc98f4cf150ffe0b41fe152f6361" name="ac065a8cc32eed9a69ea1798492a69f49a0d36dc98f4cf150ffe0b41fe152f6361"></a>CSR_MHPMCOUNTER22&#160;</td><td class="fielddoc"><p >0xb16 - mhpmcounter22 (r/w): Machine hardware performance monitor 22 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a02e88e4e75f123ab09bcae0f437bbc6e" name="ac065a8cc32eed9a69ea1798492a69f49a02e88e4e75f123ab09bcae0f437bbc6e"></a>CSR_MHPMCOUNTER23&#160;</td><td class="fielddoc"><p >0xb17 - mhpmcounter23 (r/w): Machine hardware performance monitor 23 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a438b7c233f68d1f4e5d21e016acbeb5f" name="ac065a8cc32eed9a69ea1798492a69f49a438b7c233f68d1f4e5d21e016acbeb5f"></a>CSR_MHPMCOUNTER24&#160;</td><td class="fielddoc"><p >0xb18 - mhpmcounter24 (r/w): Machine hardware performance monitor 24 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac450f3e72a17dec1540775d44457b170" name="ac065a8cc32eed9a69ea1798492a69f49ac450f3e72a17dec1540775d44457b170"></a>CSR_MHPMCOUNTER25&#160;</td><td class="fielddoc"><p >0xb19 - mhpmcounter25 (r/w): Machine hardware performance monitor 25 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0cb124102f8d2a5344c9e41f44fb8bb8" name="ac065a8cc32eed9a69ea1798492a69f49a0cb124102f8d2a5344c9e41f44fb8bb8"></a>CSR_MHPMCOUNTER26&#160;</td><td class="fielddoc"><p >0xb1a - mhpmcounter26 (r/w): Machine hardware performance monitor 26 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a10ed52d5adeaf0b442264ea79fc22e2b" name="ac065a8cc32eed9a69ea1798492a69f49a10ed52d5adeaf0b442264ea79fc22e2b"></a>CSR_MHPMCOUNTER27&#160;</td><td class="fielddoc"><p >0xb1b - mhpmcounter27 (r/w): Machine hardware performance monitor 27 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8ff7ff3df4b3a015241949067517420f" name="ac065a8cc32eed9a69ea1798492a69f49a8ff7ff3df4b3a015241949067517420f"></a>CSR_MHPMCOUNTER28&#160;</td><td class="fielddoc"><p >0xb1c - mhpmcounter28 (r/w): Machine hardware performance monitor 28 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a5d017d66359f3eb3a38c585418774095" name="ac065a8cc32eed9a69ea1798492a69f49a5d017d66359f3eb3a38c585418774095"></a>CSR_MHPMCOUNTER29&#160;</td><td class="fielddoc"><p >0xb1d - mhpmcounter29 (r/w): Machine hardware performance monitor 29 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7c39787ae9685f992478ae3e7667a089" name="ac065a8cc32eed9a69ea1798492a69f49a7c39787ae9685f992478ae3e7667a089"></a>CSR_MHPMCOUNTER30&#160;</td><td class="fielddoc"><p >0xb1e - mhpmcounter30 (r/w): Machine hardware performance monitor 30 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49acf06cf2971f9c688ebfbc97bed76b75c" name="ac065a8cc32eed9a69ea1798492a69f49acf06cf2971f9c688ebfbc97bed76b75c"></a>CSR_MHPMCOUNTER31&#160;</td><td class="fielddoc"><p >0xb1f - mhpmcounter31 (r/w): Machine hardware performance monitor 31 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a28fcfd06ca1012c19cf053e57689687b" name="ac065a8cc32eed9a69ea1798492a69f49a28fcfd06ca1012c19cf053e57689687b"></a>CSR_MCYCLEH&#160;</td><td class="fielddoc"><p >0xb80 - mcycleh (r/w): Machine cycle counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49afffb28b62b9baa127ae3bad919208988" name="ac065a8cc32eed9a69ea1798492a69f49afffb28b62b9baa127ae3bad919208988"></a>CSR_MINSTRETH&#160;</td><td class="fielddoc"><p >0xb82 - minstreth (r/w): Machine instructions-retired counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a252980a4da90c1f5c1ef85d164f72f25" name="ac065a8cc32eed9a69ea1798492a69f49a252980a4da90c1f5c1ef85d164f72f25"></a>CSR_MHPMCOUNTER3H&#160;</td><td class="fielddoc"><p >0xb83 - mhpmcounter3h (r/w): Machine hardware performance monitor 3 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a2e9cfbf3c2828dd4bd92d2b8a1c99f85" name="ac065a8cc32eed9a69ea1798492a69f49a2e9cfbf3c2828dd4bd92d2b8a1c99f85"></a>CSR_MHPMCOUNTER4H&#160;</td><td class="fielddoc"><p >0xb84 - mhpmcounter4h (r/w): Machine hardware performance monitor 4 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7648dd0a47007d44a14e95ba47726599" name="ac065a8cc32eed9a69ea1798492a69f49a7648dd0a47007d44a14e95ba47726599"></a>CSR_MHPMCOUNTER5H&#160;</td><td class="fielddoc"><p >0xb85 - mhpmcounter5h (r/w): Machine hardware performance monitor 5 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a49b7bc2df67a6c73a68757de9b218f77" name="ac065a8cc32eed9a69ea1798492a69f49a49b7bc2df67a6c73a68757de9b218f77"></a>CSR_MHPMCOUNTER6H&#160;</td><td class="fielddoc"><p >0xb86 - mhpmcounter6h (r/w): Machine hardware performance monitor 6 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac0183bb6f357ed33136493ae7ded987a" name="ac065a8cc32eed9a69ea1798492a69f49ac0183bb6f357ed33136493ae7ded987a"></a>CSR_MHPMCOUNTER7H&#160;</td><td class="fielddoc"><p >0xb87 - mhpmcounter7h (r/w): Machine hardware performance monitor 7 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9e75518df7d14a009e3a0d5588641ddc" name="ac065a8cc32eed9a69ea1798492a69f49a9e75518df7d14a009e3a0d5588641ddc"></a>CSR_MHPMCOUNTER8H&#160;</td><td class="fielddoc"><p >0xb88 - mhpmcounter8h (r/w): Machine hardware performance monitor 8 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7341886c7a4aed6fc7d8677c016a2cb8" name="ac065a8cc32eed9a69ea1798492a69f49a7341886c7a4aed6fc7d8677c016a2cb8"></a>CSR_MHPMCOUNTER9H&#160;</td><td class="fielddoc"><p >0xb89 - mhpmcounter9h (r/w): Machine hardware performance monitor 9 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a1e41d2b27d7e8da14871852d81123cfd" name="ac065a8cc32eed9a69ea1798492a69f49a1e41d2b27d7e8da14871852d81123cfd"></a>CSR_MHPMCOUNTER10H&#160;</td><td class="fielddoc"><p >0xb8a - mhpmcounter10h (r/w): Machine hardware performance monitor 10 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7fd76fcfc0d0dd47e112786bea5e4071" name="ac065a8cc32eed9a69ea1798492a69f49a7fd76fcfc0d0dd47e112786bea5e4071"></a>CSR_MHPMCOUNTER11H&#160;</td><td class="fielddoc"><p >0xb8b - mhpmcounter11h (r/w): Machine hardware performance monitor 11 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a332ec2b0740f8e899a1b2ec86f7ee9f2" name="ac065a8cc32eed9a69ea1798492a69f49a332ec2b0740f8e899a1b2ec86f7ee9f2"></a>CSR_MHPMCOUNTER12H&#160;</td><td class="fielddoc"><p >0xb8c - mhpmcounter12h (r/w): Machine hardware performance monitor 12 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a5de5c5a036dc594a554d37df9ccf657d" name="ac065a8cc32eed9a69ea1798492a69f49a5de5c5a036dc594a554d37df9ccf657d"></a>CSR_MHPMCOUNTER13H&#160;</td><td class="fielddoc"><p >0xb8d - mhpmcounter13h (r/w): Machine hardware performance monitor 13 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac65bab6fd71439600c8fc549171251fa" name="ac065a8cc32eed9a69ea1798492a69f49ac65bab6fd71439600c8fc549171251fa"></a>CSR_MHPMCOUNTER14H&#160;</td><td class="fielddoc"><p >0xb8e - mhpmcounter14h (r/w): Machine hardware performance monitor 14 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af609807e2917f73e27e5f27b38a0fa46" name="ac065a8cc32eed9a69ea1798492a69f49af609807e2917f73e27e5f27b38a0fa46"></a>CSR_MHPMCOUNTER15H&#160;</td><td class="fielddoc"><p >0xb8f - mhpmcounter15h (r/w): Machine hardware performance monitor 15 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7102d25d9fca4b1e1b845f2b0d6d59bc" name="ac065a8cc32eed9a69ea1798492a69f49a7102d25d9fca4b1e1b845f2b0d6d59bc"></a>CSR_MHPMCOUNTER16H&#160;</td><td class="fielddoc"><p >0xb90 - mhpmcounter16h (r/w): Machine hardware performance monitor 16 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8dede80ba429a9df100c9f1a8053252d" name="ac065a8cc32eed9a69ea1798492a69f49a8dede80ba429a9df100c9f1a8053252d"></a>CSR_MHPMCOUNTER17H&#160;</td><td class="fielddoc"><p >0xb91 - mhpmcounter17h (r/w): Machine hardware performance monitor 17 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a115fa77e84df5b7aeee2ef8da0df7504" name="ac065a8cc32eed9a69ea1798492a69f49a115fa77e84df5b7aeee2ef8da0df7504"></a>CSR_MHPMCOUNTER18H&#160;</td><td class="fielddoc"><p >0xb92 - mhpmcounter18h (r/w): Machine hardware performance monitor 18 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49abec4039ebaa1707855b2608e02bc7230" name="ac065a8cc32eed9a69ea1798492a69f49abec4039ebaa1707855b2608e02bc7230"></a>CSR_MHPMCOUNTER19H&#160;</td><td class="fielddoc"><p >0xb93 - mhpmcounter19h (r/w): Machine hardware performance monitor 19 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a73154a36196df05f0aa671cf25d8657a" name="ac065a8cc32eed9a69ea1798492a69f49a73154a36196df05f0aa671cf25d8657a"></a>CSR_MHPMCOUNTER20H&#160;</td><td class="fielddoc"><p >0xb94 - mhpmcounter20h (r/w): Machine hardware performance monitor 20 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8d0cbc12db32df8f72d43ab1bf23d99a" name="ac065a8cc32eed9a69ea1798492a69f49a8d0cbc12db32df8f72d43ab1bf23d99a"></a>CSR_MHPMCOUNTER21H&#160;</td><td class="fielddoc"><p >0xb95 - mhpmcounter21h (r/w): Machine hardware performance monitor 21 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac4fee476c94945e2f9bb4bb220bb6c29" name="ac065a8cc32eed9a69ea1798492a69f49ac4fee476c94945e2f9bb4bb220bb6c29"></a>CSR_MHPMCOUNTER22H&#160;</td><td class="fielddoc"><p >0xb96 - mhpmcounter22h (r/w): Machine hardware performance monitor 22 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a4fa7c7fdee91095bce78cea4a83a323c" name="ac065a8cc32eed9a69ea1798492a69f49a4fa7c7fdee91095bce78cea4a83a323c"></a>CSR_MHPMCOUNTER23H&#160;</td><td class="fielddoc"><p >0xb97 - mhpmcounter23h (r/w): Machine hardware performance monitor 23 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a89d576eaf4dcb08d29986315438227d3" name="ac065a8cc32eed9a69ea1798492a69f49a89d576eaf4dcb08d29986315438227d3"></a>CSR_MHPMCOUNTER24H&#160;</td><td class="fielddoc"><p >0xb98 - mhpmcounter24h (r/w): Machine hardware performance monitor 24 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3cdf855e91971bca38ea89a0a6f6e970" name="ac065a8cc32eed9a69ea1798492a69f49a3cdf855e91971bca38ea89a0a6f6e970"></a>CSR_MHPMCOUNTER25H&#160;</td><td class="fielddoc"><p >0xb99 - mhpmcounter25h (r/w): Machine hardware performance monitor 25 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ae138eda0e2e55a987288641f648f2c43" name="ac065a8cc32eed9a69ea1798492a69f49ae138eda0e2e55a987288641f648f2c43"></a>CSR_MHPMCOUNTER26H&#160;</td><td class="fielddoc"><p >0xb9a - mhpmcounter26h (r/w): Machine hardware performance monitor 26 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a39bde723514e9ee915def5c6b87c7d15" name="ac065a8cc32eed9a69ea1798492a69f49a39bde723514e9ee915def5c6b87c7d15"></a>CSR_MHPMCOUNTER27H&#160;</td><td class="fielddoc"><p >0xb9b - mhpmcounter27h (r/w): Machine hardware performance monitor 27 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7d8c02c9b321a5853bfbafa7c05fa32a" name="ac065a8cc32eed9a69ea1798492a69f49a7d8c02c9b321a5853bfbafa7c05fa32a"></a>CSR_MHPMCOUNTER28H&#160;</td><td class="fielddoc"><p >0xb9c - mhpmcounter28h (r/w): Machine hardware performance monitor 28 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8af261caff987d9cf7559188948f5058" name="ac065a8cc32eed9a69ea1798492a69f49a8af261caff987d9cf7559188948f5058"></a>CSR_MHPMCOUNTER29H&#160;</td><td class="fielddoc"><p >0xb9d - mhpmcounter29h (r/w): Machine hardware performance monitor 29 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a37c9632e8575781372028e2526875cf6" name="ac065a8cc32eed9a69ea1798492a69f49a37c9632e8575781372028e2526875cf6"></a>CSR_MHPMCOUNTER30H&#160;</td><td class="fielddoc"><p >0xb9e - mhpmcounter30h (r/w): Machine hardware performance monitor 30 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a646124dfdaf8cd203a02eaceb6628c91" name="ac065a8cc32eed9a69ea1798492a69f49a646124dfdaf8cd203a02eaceb6628c91"></a>CSR_MHPMCOUNTER31H&#160;</td><td class="fielddoc"><p >0xb9f - mhpmcounter31h (r/w): Machine hardware performance monitor 31 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aaaf0f6b17a06d5922bcfdb47b382137e" name="ac065a8cc32eed9a69ea1798492a69f49aaaf0f6b17a06d5922bcfdb47b382137e"></a>CSR_CYCLE&#160;</td><td class="fielddoc"><p >0xc00 - cycle (r/-): Cycle counter low word (from MCYCLE) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aab7c4abcc9a7d6c55c0f28dded7f8b59" name="ac065a8cc32eed9a69ea1798492a69f49aab7c4abcc9a7d6c55c0f28dded7f8b59"></a>CSR_TIME&#160;</td><td class="fielddoc"><p >0xc01 - time (r/-): Timer low word (from MTIME.TIME_LO) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8144da8cd8691ac54aa0712685865b66" name="ac065a8cc32eed9a69ea1798492a69f49a8144da8cd8691ac54aa0712685865b66"></a>CSR_INSTRET&#160;</td><td class="fielddoc"><p >0xc02 - instret (r/-): Instructions-retired counter low word (from MINSTRET) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aa276bedb7dab28935163397b4879f6db" name="ac065a8cc32eed9a69ea1798492a69f49aa276bedb7dab28935163397b4879f6db"></a>CSR_CYCLEH&#160;</td><td class="fielddoc"><p >0xc80 - cycleh (r/-): Cycle counter high word (from MCYCLEH) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac5e2ba343def2324fe674bff159e0b07" name="ac065a8cc32eed9a69ea1798492a69f49ac5e2ba343def2324fe674bff159e0b07"></a>CSR_TIMEH&#160;</td><td class="fielddoc"><p >0xc81 - timeh (r/-): Timer high word (from MTIME.TIME_HI) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9b66978d76260283007d399fc735d153" name="ac065a8cc32eed9a69ea1798492a69f49a9b66978d76260283007d399fc735d153"></a>CSR_INSTRETH&#160;</td><td class="fielddoc"><p >0xc82 - instreth (r/-): Instructions-retired counter high word (from MINSTRETH) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af5c5a21909aaca2b57f9a15f4bac246b" name="ac065a8cc32eed9a69ea1798492a69f49af5c5a21909aaca2b57f9a15f4bac246b"></a>CSR_MVENDORID&#160;</td><td class="fielddoc"><p >0xf11 - mvendorid (r/-): Vendor ID </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad95cb95266533123447ff0e917f890e4" name="ac065a8cc32eed9a69ea1798492a69f49ad95cb95266533123447ff0e917f890e4"></a>CSR_MARCHID&#160;</td><td class="fielddoc"><p >0xf12 - marchid (r/-): Architecture ID </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a06d39cf0f13d6401dcf426d56149c8cd" name="ac065a8cc32eed9a69ea1798492a69f49a06d39cf0f13d6401dcf426d56149c8cd"></a>CSR_MIMPID&#160;</td><td class="fielddoc"><p >0xf13 - mimpid (r/-): Implementation ID/version </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a6ba48e2306ae92f498552e1ea04d6790" name="ac065a8cc32eed9a69ea1798492a69f49a6ba48e2306ae92f498552e1ea04d6790"></a>CSR_MHARTID&#160;</td><td class="fielddoc"><p >0xf14 - mhartid (r/-): Hardware thread ID (always 0) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0545d0921b3f90d037dbb25bc5fcc2f9" name="ac065a8cc32eed9a69ea1798492a69f49a0545d0921b3f90d037dbb25bc5fcc2f9"></a>CSR_MCONFIGPTR&#160;</td><td class="fielddoc"><p >0xf15 - mconfigptr (r/-): Machine configuration pointer register </p>
</td></tr>
</table>

</div>
</div>
<a id="a6d3c6aaee79b679e954c54563d7ee500" name="a6d3c6aaee79b679e954c54563d7ee500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d3c6aaee79b679e954c54563d7ee500">&#9670;&nbsp;</a></span>NEORV32_CSR_MCOUNTEREN_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a6d3c6aaee79b679e954c54563d7ee500">NEORV32_CSR_MCOUNTEREN_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CPU <b>mcounteren</b> CSR (r/w): Machine counter enable (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6d3c6aaee79b679e954c54563d7ee500a3d0c8ff6ba2c557cb5b5d353bdb95790" name="a6d3c6aaee79b679e954c54563d7ee500a3d0c8ff6ba2c557cb5b5d353bdb95790"></a>CSR_MCOUNTEREN_CY&#160;</td><td class="fielddoc"><p >CPU mcounteren CSR (0): CY - Allow access to cycle[h] CSRs from U-mode when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6d3c6aaee79b679e954c54563d7ee500addf7b5c2b3342935f9d1171146b4d4b1" name="a6d3c6aaee79b679e954c54563d7ee500addf7b5c2b3342935f9d1171146b4d4b1"></a>CSR_MCOUNTEREN_TM&#160;</td><td class="fielddoc"><p >CPU mcounteren CSR (1): TM - Allow access to time[h] CSRs from U-mode when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6d3c6aaee79b679e954c54563d7ee500a97e36c94b71fa2f9a805bbe47b0bc1b5" name="a6d3c6aaee79b679e954c54563d7ee500a97e36c94b71fa2f9a805bbe47b0bc1b5"></a>CSR_MCOUNTEREN_IR&#160;</td><td class="fielddoc"><p >CPU mcounteren CSR (2): IR - Allow access to instret[h] CSRs from U-mode when set (r/w) </p>
</td></tr>
</table>

</div>
</div>
<a id="ab6886ca6858d57854495986ef9b5cbfe" name="ab6886ca6858d57854495986ef9b5cbfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6886ca6858d57854495986ef9b5cbfe">&#9670;&nbsp;</a></span>NEORV32_CSR_MCOUNTINHIBIT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfe">NEORV32_CSR_MCOUNTINHIBIT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CPU <b>mcountinhibit</b> CSR (r/w): Machine counter-inhibit (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea201ac39b0eba389b0d02c3951a3311a3" name="ab6886ca6858d57854495986ef9b5cbfea201ac39b0eba389b0d02c3951a3311a3"></a>CSR_MCOUNTINHIBIT_CY&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (0): CY - Enable auto-increment of [m]cycle[h] CSR when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea5f182f39f9a4b871a097a51e57865bfa" name="ab6886ca6858d57854495986ef9b5cbfea5f182f39f9a4b871a097a51e57865bfa"></a>CSR_MCOUNTINHIBIT_IR&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (2): IR - Enable auto-increment of [m]instret[h] CSR when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeaf7020159e0ba346561bfba101d22c752" name="ab6886ca6858d57854495986ef9b5cbfeaf7020159e0ba346561bfba101d22c752"></a>CSR_MCOUNTINHIBIT_HPM3&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (3): HPM3 - Enable auto-increment of hpmcnt3[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea40427b799da049413c5536afa623c61d" name="ab6886ca6858d57854495986ef9b5cbfea40427b799da049413c5536afa623c61d"></a>CSR_MCOUNTINHIBIT_HPM4&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (4): HPM4 - Enable auto-increment of hpmcnt4[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea2769a6e6a75f2f903523e4e95a899bb6" name="ab6886ca6858d57854495986ef9b5cbfea2769a6e6a75f2f903523e4e95a899bb6"></a>CSR_MCOUNTINHIBIT_HPM5&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (5): HPM5 - Enable auto-increment of hpmcnt5[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfead55b6af15841617d7dca3ab4fab893db" name="ab6886ca6858d57854495986ef9b5cbfead55b6af15841617d7dca3ab4fab893db"></a>CSR_MCOUNTINHIBIT_HPM6&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (6): HPM6 - Enable auto-increment of hpmcnt6[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea3b3571fceb687da2d3807b0e59bdf7ab" name="ab6886ca6858d57854495986ef9b5cbfea3b3571fceb687da2d3807b0e59bdf7ab"></a>CSR_MCOUNTINHIBIT_HPM7&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (7): HPM7 - Enable auto-increment of hpmcnt7[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeabd21344124eda4402523203185a58b8a" name="ab6886ca6858d57854495986ef9b5cbfeabd21344124eda4402523203185a58b8a"></a>CSR_MCOUNTINHIBIT_HPM8&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (8): HPM8 - Enable auto-increment of hpmcnt8[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea0f207455df0fed75fa68ba49c435889a" name="ab6886ca6858d57854495986ef9b5cbfea0f207455df0fed75fa68ba49c435889a"></a>CSR_MCOUNTINHIBIT_HPM9&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (9): HPM9 - Enable auto-increment of hpmcnt9[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea9517cd32744c5064fa30780f911cd22e" name="ab6886ca6858d57854495986ef9b5cbfea9517cd32744c5064fa30780f911cd22e"></a>CSR_MCOUNTINHIBIT_HPM10&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (10): HPM10 - Enable auto-increment of hpmcnt10[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeacaf997fe8b912596224e2bb632e6a806" name="ab6886ca6858d57854495986ef9b5cbfeacaf997fe8b912596224e2bb632e6a806"></a>CSR_MCOUNTINHIBIT_HPM11&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (11): HPM11 - Enable auto-increment of hpmcnt11[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea8d866a4c815d8ba890a1e00ce9600486" name="ab6886ca6858d57854495986ef9b5cbfea8d866a4c815d8ba890a1e00ce9600486"></a>CSR_MCOUNTINHIBIT_HPM12&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (12): HPM12 - Enable auto-increment of hpmcnt12[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfead9f6c4eb4284ee82b9e8d0c79f62b3ed" name="ab6886ca6858d57854495986ef9b5cbfead9f6c4eb4284ee82b9e8d0c79f62b3ed"></a>CSR_MCOUNTINHIBIT_HPM13&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (13): HPM13 - Enable auto-increment of hpmcnt13[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeaa83c0688869b1c43de0c4474e940f987" name="ab6886ca6858d57854495986ef9b5cbfeaa83c0688869b1c43de0c4474e940f987"></a>CSR_MCOUNTINHIBIT_HPM14&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (14): HPM14 - Enable auto-increment of hpmcnt14[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea0b547cb5876c0e7956e3d062e0784085" name="ab6886ca6858d57854495986ef9b5cbfea0b547cb5876c0e7956e3d062e0784085"></a>CSR_MCOUNTINHIBIT_HPM15&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (15): HPM15 - Enable auto-increment of hpmcnt15[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea68aba71ea77aba4005fb24a945ef38e4" name="ab6886ca6858d57854495986ef9b5cbfea68aba71ea77aba4005fb24a945ef38e4"></a>CSR_MCOUNTINHIBIT_HPM16&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (16): HPM16 - Enable auto-increment of hpmcnt16[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea8d57acf13a086635a63bc13ccdf479b3" name="ab6886ca6858d57854495986ef9b5cbfea8d57acf13a086635a63bc13ccdf479b3"></a>CSR_MCOUNTINHIBIT_HPM17&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (17): HPM17 - Enable auto-increment of hpmcnt17[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeaa680d196d2ba0e403801a860bb9d8ce0" name="ab6886ca6858d57854495986ef9b5cbfeaa680d196d2ba0e403801a860bb9d8ce0"></a>CSR_MCOUNTINHIBIT_HPM18&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (18): HPM18 - Enable auto-increment of hpmcnt18[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea3683e296caafe771b6dd57f4cf86f3dc" name="ab6886ca6858d57854495986ef9b5cbfea3683e296caafe771b6dd57f4cf86f3dc"></a>CSR_MCOUNTINHIBIT_HPM19&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (19): HPM19 - Enable auto-increment of hpmcnt19[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeaeb4b1b6abafd22eec0764d5503878cca" name="ab6886ca6858d57854495986ef9b5cbfeaeb4b1b6abafd22eec0764d5503878cca"></a>CSR_MCOUNTINHIBIT_HPM20&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (20): HPM20 - Enable auto-increment of hpmcnt20[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea1dc0276a5354c805ac56fd46c5037d38" name="ab6886ca6858d57854495986ef9b5cbfea1dc0276a5354c805ac56fd46c5037d38"></a>CSR_MCOUNTINHIBIT_HPM21&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (21): HPM21 - Enable auto-increment of hpmcnt21[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeaf1b6153a0c664367bfefb78b2ca8b34e" name="ab6886ca6858d57854495986ef9b5cbfeaf1b6153a0c664367bfefb78b2ca8b34e"></a>CSR_MCOUNTINHIBIT_HPM22&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (22): HPM22 - Enable auto-increment of hpmcnt22[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea85c0c2b2a5101380dec72516dda1a904" name="ab6886ca6858d57854495986ef9b5cbfea85c0c2b2a5101380dec72516dda1a904"></a>CSR_MCOUNTINHIBIT_HPM23&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (23): HPM23 - Enable auto-increment of hpmcnt23[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea74ec85a2e94aa0b9e8af29401ef7ecb1" name="ab6886ca6858d57854495986ef9b5cbfea74ec85a2e94aa0b9e8af29401ef7ecb1"></a>CSR_MCOUNTINHIBIT_HPM24&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (24): HPM24 - Enable auto-increment of hpmcnt24[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeaee2b5a2b7bd7ac07dae45900bc2faf46" name="ab6886ca6858d57854495986ef9b5cbfeaee2b5a2b7bd7ac07dae45900bc2faf46"></a>CSR_MCOUNTINHIBIT_HPM25&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (25): HPM25 - Enable auto-increment of hpmcnt25[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea141a4a211c496d2af1c79d8e8e0c2a74" name="ab6886ca6858d57854495986ef9b5cbfea141a4a211c496d2af1c79d8e8e0c2a74"></a>CSR_MCOUNTINHIBIT_HPM26&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (26): HPM26 - Enable auto-increment of hpmcnt26[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea46def851d4582b4bcec1f9d8bafd58db" name="ab6886ca6858d57854495986ef9b5cbfea46def851d4582b4bcec1f9d8bafd58db"></a>CSR_MCOUNTINHIBIT_HPM27&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (27): HPM27 - Enable auto-increment of hpmcnt27[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea33d0fd3378ec3a2fcc3c8738c6cd2f32" name="ab6886ca6858d57854495986ef9b5cbfea33d0fd3378ec3a2fcc3c8738c6cd2f32"></a>CSR_MCOUNTINHIBIT_HPM28&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (28): HPM28 - Enable auto-increment of hpmcnt28[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeaa39882f7dad9b7e16b317c75bad31382" name="ab6886ca6858d57854495986ef9b5cbfeaa39882f7dad9b7e16b317c75bad31382"></a>CSR_MCOUNTINHIBIT_HPM29&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (29): HPM29 - Enable auto-increment of hpmcnt29[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea0f45818fa4cb9033a3093987fa8515c7" name="ab6886ca6858d57854495986ef9b5cbfea0f45818fa4cb9033a3093987fa8515c7"></a>CSR_MCOUNTINHIBIT_HPM30&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (30): HPM30 - Enable auto-increment of hpmcnt30[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea1da1186ef2f4e7297a4fecaaccdc1d05" name="ab6886ca6858d57854495986ef9b5cbfea1da1186ef2f4e7297a4fecaaccdc1d05"></a>CSR_MCOUNTINHIBIT_HPM31&#160;</td><td class="fielddoc"><p >CPU mcountinhibit CSR (31): HPM31 - Enable auto-increment of hpmcnt31[h] when set (r/w) </p>
</td></tr>
</table>

</div>
</div>
<a id="a0e9714690687badee43180c3cb62be33" name="a0e9714690687badee43180c3cb62be33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e9714690687badee43180c3cb62be33">&#9670;&nbsp;</a></span>NEORV32_CSR_MIE_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CPU <b>mie</b> CSR (r/w): Machine interrupt enable (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33afd2f1c78c442c8c29ab075cacee0a27a" name="a0e9714690687badee43180c3cb62be33afd2f1c78c442c8c29ab075cacee0a27a"></a>CSR_MIE_MSIE&#160;</td><td class="fielddoc"><p >CPU mie CSR (3): MSIE - Machine software interrupt enable (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a3658e8663e94cd8eaa7201b7a850d083" name="a0e9714690687badee43180c3cb62be33a3658e8663e94cd8eaa7201b7a850d083"></a>CSR_MIE_MTIE&#160;</td><td class="fielddoc"><p >CPU mie CSR (7): MTIE - Machine timer interrupt enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33ae8e4f0ee46abbbb3361de035a57b8324" name="a0e9714690687badee43180c3cb62be33ae8e4f0ee46abbbb3361de035a57b8324"></a>CSR_MIE_MEIE&#160;</td><td class="fielddoc"><p >CPU mie CSR (11): MEIE - Machine external interrupt enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a99f43f8bbfb29fba6224f081c363ac7d" name="a0e9714690687badee43180c3cb62be33a99f43f8bbfb29fba6224f081c363ac7d"></a>CSR_MIE_FIRQ0E&#160;</td><td class="fielddoc"><p >CPU mie CSR (16): FIRQ0E - Fast interrupt channel 0 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33ac1e1d44becec1b393f79a118ed3d8beb" name="a0e9714690687badee43180c3cb62be33ac1e1d44becec1b393f79a118ed3d8beb"></a>CSR_MIE_FIRQ1E&#160;</td><td class="fielddoc"><p >CPU mie CSR (17): FIRQ1E - Fast interrupt channel 1 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33afc805280e20ffface116ca61e11645f7" name="a0e9714690687badee43180c3cb62be33afc805280e20ffface116ca61e11645f7"></a>CSR_MIE_FIRQ2E&#160;</td><td class="fielddoc"><p >CPU mie CSR (18): FIRQ2E - Fast interrupt channel 2 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a666066099d6cebadbef21d81c179e8db" name="a0e9714690687badee43180c3cb62be33a666066099d6cebadbef21d81c179e8db"></a>CSR_MIE_FIRQ3E&#160;</td><td class="fielddoc"><p >CPU mie CSR (19): FIRQ3E - Fast interrupt channel 3 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a592939f1b7d79097f7f13d6ab0c268dc" name="a0e9714690687badee43180c3cb62be33a592939f1b7d79097f7f13d6ab0c268dc"></a>CSR_MIE_FIRQ4E&#160;</td><td class="fielddoc"><p >CPU mie CSR (20): FIRQ4E - Fast interrupt channel 4 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a3079a8fbf3b8e376865bff76f2173698" name="a0e9714690687badee43180c3cb62be33a3079a8fbf3b8e376865bff76f2173698"></a>CSR_MIE_FIRQ5E&#160;</td><td class="fielddoc"><p >CPU mie CSR (21): FIRQ5E - Fast interrupt channel 5 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a96315d6b5b9531bcbc1e78a3c9ab166a" name="a0e9714690687badee43180c3cb62be33a96315d6b5b9531bcbc1e78a3c9ab166a"></a>CSR_MIE_FIRQ6E&#160;</td><td class="fielddoc"><p >CPU mie CSR (22): FIRQ6E - Fast interrupt channel 6 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a3d9d729940170609affbc6813054ebe8" name="a0e9714690687badee43180c3cb62be33a3d9d729940170609affbc6813054ebe8"></a>CSR_MIE_FIRQ7E&#160;</td><td class="fielddoc"><p >CPU mie CSR (23): FIRQ7E - Fast interrupt channel 7 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a396c6c4b425b3fff598e2f846052f98e" name="a0e9714690687badee43180c3cb62be33a396c6c4b425b3fff598e2f846052f98e"></a>CSR_MIE_FIRQ8E&#160;</td><td class="fielddoc"><p >CPU mie CSR (24): FIRQ8E - Fast interrupt channel 8 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a06fdb61dab31c3490da6c37d47914f19" name="a0e9714690687badee43180c3cb62be33a06fdb61dab31c3490da6c37d47914f19"></a>CSR_MIE_FIRQ9E&#160;</td><td class="fielddoc"><p >CPU mie CSR (25): FIRQ9E - Fast interrupt channel 9 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33affcb52dc57bb8c0cb1e7d3c1392d544a" name="a0e9714690687badee43180c3cb62be33affcb52dc57bb8c0cb1e7d3c1392d544a"></a>CSR_MIE_FIRQ10E&#160;</td><td class="fielddoc"><p >CPU mie CSR (26): FIRQ10E - Fast interrupt channel 10 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33af058342854a0becd3bcc33877d9244cd" name="a0e9714690687badee43180c3cb62be33af058342854a0becd3bcc33877d9244cd"></a>CSR_MIE_FIRQ11E&#160;</td><td class="fielddoc"><p >CPU mie CSR (27): FIRQ11E - Fast interrupt channel 11 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a41f91a37f7e0c75c783312af6a72e943" name="a0e9714690687badee43180c3cb62be33a41f91a37f7e0c75c783312af6a72e943"></a>CSR_MIE_FIRQ12E&#160;</td><td class="fielddoc"><p >CPU mie CSR (28): FIRQ12E - Fast interrupt channel 12 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a134ed02c7293008b21b1df472be8f11f" name="a0e9714690687badee43180c3cb62be33a134ed02c7293008b21b1df472be8f11f"></a>CSR_MIE_FIRQ13E&#160;</td><td class="fielddoc"><p >CPU mie CSR (29): FIRQ13E - Fast interrupt channel 13 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a864d135708530016cfc52a65a1e4d79b" name="a0e9714690687badee43180c3cb62be33a864d135708530016cfc52a65a1e4d79b"></a>CSR_MIE_FIRQ14E&#160;</td><td class="fielddoc"><p >CPU mie CSR (30): FIRQ14E - Fast interrupt channel 14 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33aa2dfa1183af312de2959dadd217fddc1" name="a0e9714690687badee43180c3cb62be33aa2dfa1183af312de2959dadd217fddc1"></a>CSR_MIE_FIRQ15E&#160;</td><td class="fielddoc"><p >CPU mie CSR (31): FIRQ15E - Fast interrupt channel 15 enable bit (r/w) </p>
</td></tr>
</table>

</div>
</div>
<a id="a6301c554bf831b97fc28f9984a1ec21b" name="a6301c554bf831b97fc28f9984a1ec21b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6301c554bf831b97fc28f9984a1ec21b">&#9670;&nbsp;</a></span>NEORV32_CSR_MIP_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CPU <b>mip</b> CSR (r/-): Machine interrupt pending (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba1470cfe04f9d3ce45b7156b2a7fae159" name="a6301c554bf831b97fc28f9984a1ec21ba1470cfe04f9d3ce45b7156b2a7fae159"></a>CSR_MIP_MSIP&#160;</td><td class="fielddoc"><p >CPU mip CSR (3): MSIP - Machine software interrupt pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba344943c62922561378d33ec51ac236e4" name="a6301c554bf831b97fc28f9984a1ec21ba344943c62922561378d33ec51ac236e4"></a>CSR_MIP_MTIP&#160;</td><td class="fielddoc"><p >CPU mip CSR (7): MTIP - Machine timer interrupt pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba1d761ef98f88c40509168ac66b7a4872" name="a6301c554bf831b97fc28f9984a1ec21ba1d761ef98f88c40509168ac66b7a4872"></a>CSR_MIP_MEIP&#160;</td><td class="fielddoc"><p >CPU mip CSR (11): MEIP - Machine external interrupt pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba28a85ad8bd4c30fd3a91298dfa4fdb00" name="a6301c554bf831b97fc28f9984a1ec21ba28a85ad8bd4c30fd3a91298dfa4fdb00"></a>CSR_MIP_FIRQ0P&#160;</td><td class="fielddoc"><p >CPU mip CSR (16): FIRQ0P - Fast interrupt channel 0 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba2b577b1da1074c29ad58005af1f91d52" name="a6301c554bf831b97fc28f9984a1ec21ba2b577b1da1074c29ad58005af1f91d52"></a>CSR_MIP_FIRQ1P&#160;</td><td class="fielddoc"><p >CPU mip CSR (17): FIRQ1P - Fast interrupt channel 1 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21badf45c5a135431f958fa63574c1dfac6e" name="a6301c554bf831b97fc28f9984a1ec21badf45c5a135431f958fa63574c1dfac6e"></a>CSR_MIP_FIRQ2P&#160;</td><td class="fielddoc"><p >CPU mip CSR (18): FIRQ2P - Fast interrupt channel 2 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba7512bb6c4841ddd477422b49ebb2a155" name="a6301c554bf831b97fc28f9984a1ec21ba7512bb6c4841ddd477422b49ebb2a155"></a>CSR_MIP_FIRQ3P&#160;</td><td class="fielddoc"><p >CPU mip CSR (19): FIRQ3P - Fast interrupt channel 3 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21bab6421f242bb8a487a986346e11196eb8" name="a6301c554bf831b97fc28f9984a1ec21bab6421f242bb8a487a986346e11196eb8"></a>CSR_MIP_FIRQ4P&#160;</td><td class="fielddoc"><p >CPU mip CSR (20): FIRQ4P - Fast interrupt channel 4 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21baaa55d19f9a47889bc364c94bda04b677" name="a6301c554bf831b97fc28f9984a1ec21baaa55d19f9a47889bc364c94bda04b677"></a>CSR_MIP_FIRQ5P&#160;</td><td class="fielddoc"><p >CPU mip CSR (21): FIRQ5P - Fast interrupt channel 5 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21baffa7342631aa0526aaa44c0c549b1f3e" name="a6301c554bf831b97fc28f9984a1ec21baffa7342631aa0526aaa44c0c549b1f3e"></a>CSR_MIP_FIRQ6P&#160;</td><td class="fielddoc"><p >CPU mip CSR (22): FIRQ6P - Fast interrupt channel 6 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21baad691486001a68f2375dcf5793ee795a" name="a6301c554bf831b97fc28f9984a1ec21baad691486001a68f2375dcf5793ee795a"></a>CSR_MIP_FIRQ7P&#160;</td><td class="fielddoc"><p >CPU mip CSR (23): FIRQ7P - Fast interrupt channel 7 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21baf5bbd23d4f311f640db42e9015f87580" name="a6301c554bf831b97fc28f9984a1ec21baf5bbd23d4f311f640db42e9015f87580"></a>CSR_MIP_FIRQ8P&#160;</td><td class="fielddoc"><p >CPU mip CSR (24): FIRQ8P - Fast interrupt channel 8 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21bad94c9691ce59b97fcfec14d345046c3e" name="a6301c554bf831b97fc28f9984a1ec21bad94c9691ce59b97fcfec14d345046c3e"></a>CSR_MIP_FIRQ9P&#160;</td><td class="fielddoc"><p >CPU mip CSR (25): FIRQ9P - Fast interrupt channel 9 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba2b50cfa8be461b088ea8506ce4c741ba" name="a6301c554bf831b97fc28f9984a1ec21ba2b50cfa8be461b088ea8506ce4c741ba"></a>CSR_MIP_FIRQ10P&#160;</td><td class="fielddoc"><p >CPU mip CSR (26): FIRQ10P - Fast interrupt channel 10 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba69ea0d3d76d4cec398f3b96959cc3544" name="a6301c554bf831b97fc28f9984a1ec21ba69ea0d3d76d4cec398f3b96959cc3544"></a>CSR_MIP_FIRQ11P&#160;</td><td class="fielddoc"><p >CPU mip CSR (27): FIRQ11P - Fast interrupt channel 11 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba03edd398920b817150d29107c0b40792" name="a6301c554bf831b97fc28f9984a1ec21ba03edd398920b817150d29107c0b40792"></a>CSR_MIP_FIRQ12P&#160;</td><td class="fielddoc"><p >CPU mip CSR (28): FIRQ12P - Fast interrupt channel 12 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba14da6a2a962bf82970638a948ffbc570" name="a6301c554bf831b97fc28f9984a1ec21ba14da6a2a962bf82970638a948ffbc570"></a>CSR_MIP_FIRQ13P&#160;</td><td class="fielddoc"><p >CPU mip CSR (29): FIRQ13P - Fast interrupt channel 13 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21baad1e5e452a9c37561308765431f0260d" name="a6301c554bf831b97fc28f9984a1ec21baad1e5e452a9c37561308765431f0260d"></a>CSR_MIP_FIRQ14P&#160;</td><td class="fielddoc"><p >CPU mip CSR (30): FIRQ14P - Fast interrupt channel 14 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba12da8c32d38d5a3539a0b766718bfd2d" name="a6301c554bf831b97fc28f9984a1ec21ba12da8c32d38d5a3539a0b766718bfd2d"></a>CSR_MIP_FIRQ15P&#160;</td><td class="fielddoc"><p >CPU mip CSR (31): FIRQ15P - Fast interrupt channel 15 pending (r/-) </p>
</td></tr>
</table>

</div>
</div>
<a id="afed7f00bbb39468f038d9ca6fbac830c" name="afed7f00bbb39468f038d9ca6fbac830c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed7f00bbb39468f038d9ca6fbac830c">&#9670;&nbsp;</a></span>NEORV32_CSR_MISA_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830c">NEORV32_CSR_MISA_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CPU <b>misa</b> CSR (r/-): Machine instruction set extensions (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca89412df9f99d2a0ddc4665446397f1a2" name="afed7f00bbb39468f038d9ca6fbac830ca89412df9f99d2a0ddc4665446397f1a2"></a>CSR_MISA_A&#160;</td><td class="fielddoc"><p >CPU misa CSR (0): A: Atomic instructions CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830cadd469404a928e012a298773ec46926ad" name="afed7f00bbb39468f038d9ca6fbac830cadd469404a928e012a298773ec46926ad"></a>CSR_MISA_B&#160;</td><td class="fielddoc"><p >CPU misa CSR (1): B: Bit manipulation CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca886699013158c74810598fa2fd6b07fa" name="afed7f00bbb39468f038d9ca6fbac830ca886699013158c74810598fa2fd6b07fa"></a>CSR_MISA_C&#160;</td><td class="fielddoc"><p >CPU misa CSR (2): C: Compressed instructions CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca1dd1be1071450f9b00a817bce19fa665" name="afed7f00bbb39468f038d9ca6fbac830ca1dd1be1071450f9b00a817bce19fa665"></a>CSR_MISA_D&#160;</td><td class="fielddoc"><p >CPU misa CSR (3): D: Double-precision floating-point extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca0ac798fd19cb7dbe1146afecda448fec" name="afed7f00bbb39468f038d9ca6fbac830ca0ac798fd19cb7dbe1146afecda448fec"></a>CSR_MISA_E&#160;</td><td class="fielddoc"><p >CPU misa CSR (4): E: Embedded CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca9ec2cae2b948de1043540a4ca1665c40" name="afed7f00bbb39468f038d9ca6fbac830ca9ec2cae2b948de1043540a4ca1665c40"></a>CSR_MISA_F&#160;</td><td class="fielddoc"><p >CPU misa CSR (5): F: Single-precision floating-point extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca6091fd2c7ae38ad33be68a0fdfa50cca" name="afed7f00bbb39468f038d9ca6fbac830ca6091fd2c7ae38ad33be68a0fdfa50cca"></a>CSR_MISA_I&#160;</td><td class="fielddoc"><p >CPU misa CSR (8): I: Base integer ISA CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca317a631e4598532f5bffe8fb93aff94b" name="afed7f00bbb39468f038d9ca6fbac830ca317a631e4598532f5bffe8fb93aff94b"></a>CSR_MISA_M&#160;</td><td class="fielddoc"><p >CPU misa CSR (12): M: Multiplier/divider CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830cacd9d71e674d3a6d04984b6df706d9deb" name="afed7f00bbb39468f038d9ca6fbac830cacd9d71e674d3a6d04984b6df706d9deb"></a>CSR_MISA_U&#160;</td><td class="fielddoc"><p >CPU misa CSR (20): U: User mode CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca0b119a20be29fcae8fecf2a81c60d193" name="afed7f00bbb39468f038d9ca6fbac830ca0b119a20be29fcae8fecf2a81c60d193"></a>CSR_MISA_X&#160;</td><td class="fielddoc"><p >CPU misa CSR (23): X: Non-standard CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830cab5a55e97b8511f42fe68559a38f7f138" name="afed7f00bbb39468f038d9ca6fbac830cab5a55e97b8511f42fe68559a38f7f138"></a>CSR_MISA_MXL_LO&#160;</td><td class="fielddoc"><p >CPU misa CSR (30): MXL.lo: CPU data width (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830cafb3e4b08b87f5c161468a9e58ade12cc" name="afed7f00bbb39468f038d9ca6fbac830cafb3e4b08b87f5c161468a9e58ade12cc"></a>CSR_MISA_MXL_HI&#160;</td><td class="fielddoc"><p >CPU misa CSR (31): MXL.Hi: CPU data width (r/-) </p>
</td></tr>
</table>

</div>
</div>
<a id="a76b70a2334131e7589d84c1ee96de485" name="a76b70a2334131e7589d84c1ee96de485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76b70a2334131e7589d84c1ee96de485">&#9670;&nbsp;</a></span>NEORV32_CSR_MSTATUS_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a76b70a2334131e7589d84c1ee96de485">NEORV32_CSR_MSTATUS_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CPU <b>mstatus</b> CSR (r/w): Machine status (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a76b70a2334131e7589d84c1ee96de485ae2603e365b3f1abfb46d53ed6b13dc56" name="a76b70a2334131e7589d84c1ee96de485ae2603e365b3f1abfb46d53ed6b13dc56"></a>CSR_MSTATUS_MIE&#160;</td><td class="fielddoc"><p >CPU mstatus CSR (3): MIE - Machine interrupt enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a76b70a2334131e7589d84c1ee96de485aaa1d482f828ac9cafc40fcfc298bec34" name="a76b70a2334131e7589d84c1ee96de485aaa1d482f828ac9cafc40fcfc298bec34"></a>CSR_MSTATUS_MPIE&#160;</td><td class="fielddoc"><p >CPU mstatus CSR (7): MPIE - Machine previous interrupt enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a76b70a2334131e7589d84c1ee96de485af0ae9aca74144aa7dbdf656f71cc5c97" name="a76b70a2334131e7589d84c1ee96de485af0ae9aca74144aa7dbdf656f71cc5c97"></a>CSR_MSTATUS_MPP_L&#160;</td><td class="fielddoc"><p >CPU mstatus CSR (11): MPP_L - Machine previous privilege mode bit low (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a76b70a2334131e7589d84c1ee96de485a8067c609c2360cab3bafa3c43e03dbf0" name="a76b70a2334131e7589d84c1ee96de485a8067c609c2360cab3bafa3c43e03dbf0"></a>CSR_MSTATUS_MPP_H&#160;</td><td class="fielddoc"><p >CPU mstatus CSR (12): MPP_H - Machine previous privilege mode bit high (r/w) </p>
</td></tr>
</table>

</div>
</div>
<a id="acb0fcbc551fec4c45676ff1317be24e1" name="acb0fcbc551fec4c45676ff1317be24e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb0fcbc551fec4c45676ff1317be24e1">&#9670;&nbsp;</a></span>NEORV32_EXCEPTION_CODES_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Trap codes from mcause CSR. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a0a8010d7cc91b9557973a7a118828bee" name="acb0fcbc551fec4c45676ff1317be24e1a0a8010d7cc91b9557973a7a118828bee"></a>TRAP_CODE_I_MISALIGNED&#160;</td><td class="fielddoc"><p >0.0: Instruction address misaligned </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a6a0ebfce4e18f36aeb43d5a65445cfe1" name="acb0fcbc551fec4c45676ff1317be24e1a6a0ebfce4e18f36aeb43d5a65445cfe1"></a>TRAP_CODE_I_ACCESS&#160;</td><td class="fielddoc"><p >0.1: Instruction (bus) access fault </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1af1ad8f557f3b685b59a913611e1da173" name="acb0fcbc551fec4c45676ff1317be24e1af1ad8f557f3b685b59a913611e1da173"></a>TRAP_CODE_I_ILLEGAL&#160;</td><td class="fielddoc"><p >0.2: Illegal instruction </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a2c9510cb7583a0144f96678fc217335e" name="acb0fcbc551fec4c45676ff1317be24e1a2c9510cb7583a0144f96678fc217335e"></a>TRAP_CODE_BREAKPOINT&#160;</td><td class="fielddoc"><p >0.3: Breakpoint (EBREAK instruction) </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a69e68a954da0bb33d1624484a6777ff9" name="acb0fcbc551fec4c45676ff1317be24e1a69e68a954da0bb33d1624484a6777ff9"></a>TRAP_CODE_L_MISALIGNED&#160;</td><td class="fielddoc"><p >0.4: Load address misaligned </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a28448f0c670169140dc28b6794310cea" name="acb0fcbc551fec4c45676ff1317be24e1a28448f0c670169140dc28b6794310cea"></a>TRAP_CODE_L_ACCESS&#160;</td><td class="fielddoc"><p >0.5: Load (bus) access fault </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a19708405f9f6300edf6b992c6d408a2d" name="acb0fcbc551fec4c45676ff1317be24e1a19708405f9f6300edf6b992c6d408a2d"></a>TRAP_CODE_S_MISALIGNED&#160;</td><td class="fielddoc"><p >0.6: Store address misaligned </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a70bcfc75fe1056d93a3606f78c0cb887" name="acb0fcbc551fec4c45676ff1317be24e1a70bcfc75fe1056d93a3606f78c0cb887"></a>TRAP_CODE_S_ACCESS&#160;</td><td class="fielddoc"><p >0.7: Store (bus) access fault </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1aa102472d6a264bb92e0581ccaa413e02" name="acb0fcbc551fec4c45676ff1317be24e1aa102472d6a264bb92e0581ccaa413e02"></a>TRAP_CODE_UENV_CALL&#160;</td><td class="fielddoc"><p >0.8: Environment call from user mode (ECALL instruction) </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a20e5a2680f2f5956bfa92852d5544eac" name="acb0fcbc551fec4c45676ff1317be24e1a20e5a2680f2f5956bfa92852d5544eac"></a>TRAP_CODE_MENV_CALL&#160;</td><td class="fielddoc"><p >0.11: Environment call from machine mode (ECALL instruction) </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1ae0cebf99f36ef6be60e4a9d2c9f894b0" name="acb0fcbc551fec4c45676ff1317be24e1ae0cebf99f36ef6be60e4a9d2c9f894b0"></a>TRAP_CODE_MSI&#160;</td><td class="fielddoc"><p >1.3: Machine software interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a187ae38819b81672c15808e63c3b46b7" name="acb0fcbc551fec4c45676ff1317be24e1a187ae38819b81672c15808e63c3b46b7"></a>TRAP_CODE_MTI&#160;</td><td class="fielddoc"><p >1.7: Machine timer interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a1a412b9d8eefba7880555d34625d2cc0" name="acb0fcbc551fec4c45676ff1317be24e1a1a412b9d8eefba7880555d34625d2cc0"></a>TRAP_CODE_MEI&#160;</td><td class="fielddoc"><p >1.11: Machine external interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a0cef77904935798d247d8396838297c1" name="acb0fcbc551fec4c45676ff1317be24e1a0cef77904935798d247d8396838297c1"></a>TRAP_CODE_FIRQ_0&#160;</td><td class="fielddoc"><p >1.16: Fast interrupt channel 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1ae0b1049ae7f8cbfb6ff216e69ed5dae7" name="acb0fcbc551fec4c45676ff1317be24e1ae0b1049ae7f8cbfb6ff216e69ed5dae7"></a>TRAP_CODE_FIRQ_1&#160;</td><td class="fielddoc"><p >1.17: Fast interrupt channel 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1ad753d3e2563b4fd663430af9f3888dc7" name="acb0fcbc551fec4c45676ff1317be24e1ad753d3e2563b4fd663430af9f3888dc7"></a>TRAP_CODE_FIRQ_2&#160;</td><td class="fielddoc"><p >1.18: Fast interrupt channel 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a356f8485166529503d0fb246bd0aeeb0" name="acb0fcbc551fec4c45676ff1317be24e1a356f8485166529503d0fb246bd0aeeb0"></a>TRAP_CODE_FIRQ_3&#160;</td><td class="fielddoc"><p >1.19: Fast interrupt channel 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1aaa8e7bb251852ef75a78be71eef0b547" name="acb0fcbc551fec4c45676ff1317be24e1aaa8e7bb251852ef75a78be71eef0b547"></a>TRAP_CODE_FIRQ_4&#160;</td><td class="fielddoc"><p >1.20: Fast interrupt channel 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a5789dfabd8ec265fa0734ddd94e98757" name="acb0fcbc551fec4c45676ff1317be24e1a5789dfabd8ec265fa0734ddd94e98757"></a>TRAP_CODE_FIRQ_5&#160;</td><td class="fielddoc"><p >1.21: Fast interrupt channel 5 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a809e997f55e83c6812c965655511d473" name="acb0fcbc551fec4c45676ff1317be24e1a809e997f55e83c6812c965655511d473"></a>TRAP_CODE_FIRQ_6&#160;</td><td class="fielddoc"><p >1.22: Fast interrupt channel 6 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1aeab719bcce9e9551bd6da65a7ae08a26" name="acb0fcbc551fec4c45676ff1317be24e1aeab719bcce9e9551bd6da65a7ae08a26"></a>TRAP_CODE_FIRQ_7&#160;</td><td class="fielddoc"><p >1.23: Fast interrupt channel 7 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1abfd21d1380dcacb9282e525da104d916" name="acb0fcbc551fec4c45676ff1317be24e1abfd21d1380dcacb9282e525da104d916"></a>TRAP_CODE_FIRQ_8&#160;</td><td class="fielddoc"><p >1.24: Fast interrupt channel 8 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a350e762a599479fb2c6d23ccc5ee22b4" name="acb0fcbc551fec4c45676ff1317be24e1a350e762a599479fb2c6d23ccc5ee22b4"></a>TRAP_CODE_FIRQ_9&#160;</td><td class="fielddoc"><p >1.25: Fast interrupt channel 9 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a4f6b9c6bba91fe04becb776ad22dcf42" name="acb0fcbc551fec4c45676ff1317be24e1a4f6b9c6bba91fe04becb776ad22dcf42"></a>TRAP_CODE_FIRQ_10&#160;</td><td class="fielddoc"><p >1.26: Fast interrupt channel 10 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a874dcc43cf8fbbf2e0614e7db9e38334" name="acb0fcbc551fec4c45676ff1317be24e1a874dcc43cf8fbbf2e0614e7db9e38334"></a>TRAP_CODE_FIRQ_11&#160;</td><td class="fielddoc"><p >1.27: Fast interrupt channel 11 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a151f01e5f284f876cafafc7427720e4c" name="acb0fcbc551fec4c45676ff1317be24e1a151f01e5f284f876cafafc7427720e4c"></a>TRAP_CODE_FIRQ_12&#160;</td><td class="fielddoc"><p >1.28: Fast interrupt channel 12 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a7c8e97297cc4dcd6d5a1de65a124f3e9" name="acb0fcbc551fec4c45676ff1317be24e1a7c8e97297cc4dcd6d5a1de65a124f3e9"></a>TRAP_CODE_FIRQ_13&#160;</td><td class="fielddoc"><p >1.29: Fast interrupt channel 13 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a821f813de47eb781ab7715f780da3b1e" name="acb0fcbc551fec4c45676ff1317be24e1a821f813de47eb781ab7715f780da3b1e"></a>TRAP_CODE_FIRQ_14&#160;</td><td class="fielddoc"><p >1.30: Fast interrupt channel 14 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1aa4eeafe2f6f59aff01e29461c664a110" name="acb0fcbc551fec4c45676ff1317be24e1aa4eeafe2f6f59aff01e29461c664a110"></a>TRAP_CODE_FIRQ_15&#160;</td><td class="fielddoc"><p >1.31: Fast interrupt channel 15 </p>
</td></tr>
</table>

</div>
</div>
<a id="a135b0750d4afed16e5867134e3843988" name="a135b0750d4afed16e5867134e3843988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a135b0750d4afed16e5867134e3843988">&#9670;&nbsp;</a></span>NEORV32_GPTMR_CTRL_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a135b0750d4afed16e5867134e3843988">NEORV32_GPTMR_CTRL_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >GPTMR control/data register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a135b0750d4afed16e5867134e3843988abbfa7abcbd80b9c47e83e23e5cefaf90" name="a135b0750d4afed16e5867134e3843988abbfa7abcbd80b9c47e83e23e5cefaf90"></a>GPTMR_CTRL_EN&#160;</td><td class="fielddoc"><p >GPTIMR control register(0) (r/w): Timer unit enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a135b0750d4afed16e5867134e3843988ae4716a7a9e356484a8e478f07920cde3" name="a135b0750d4afed16e5867134e3843988ae4716a7a9e356484a8e478f07920cde3"></a>GPTMR_CTRL_PRSC0&#160;</td><td class="fielddoc"><p >GPTIMR control register(1) (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a135b0750d4afed16e5867134e3843988a1e1e8e516fa4918441e3c77153940298" name="a135b0750d4afed16e5867134e3843988a1e1e8e516fa4918441e3c77153940298"></a>GPTMR_CTRL_PRSC1&#160;</td><td class="fielddoc"><p >GPTIMR control register(2) (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a135b0750d4afed16e5867134e3843988a185861fbdc5f276735481237ad844833" name="a135b0750d4afed16e5867134e3843988a185861fbdc5f276735481237ad844833"></a>GPTMR_CTRL_PRSC2&#160;</td><td class="fielddoc"><p >GPTIMR control register(3) (r/w): Clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a135b0750d4afed16e5867134e3843988a473870880c0eca71578d6969e816af43" name="a135b0750d4afed16e5867134e3843988a473870880c0eca71578d6969e816af43"></a>GPTMR_CTRL_MODE&#160;</td><td class="fielddoc"><p >GPTIMR control register(4) (r/w): Timer mode: 0=single-shot mode, 1=continuous mode </p>
</td></tr>
<tr><td class="fieldname"><a id="a135b0750d4afed16e5867134e3843988ab0ff04a618a752900a59d0c83d86134c" name="a135b0750d4afed16e5867134e3843988ab0ff04a618a752900a59d0c83d86134c"></a>GPTMR_CTRL_ALARM&#160;</td><td class="fielddoc"><p >GPTIMR control register(5) (r/c): Interrupt/alarm pending, cleared by setting bit to zero </p>
</td></tr>
</table>

</div>
</div>
<a id="a5cb925a3e41efd5e767bb39b3ee60cfe" name="a5cb925a3e41efd5e767bb39b3ee60cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb925a3e41efd5e767bb39b3ee60cfe">&#9670;&nbsp;</a></span>NEORV32_HPMCNT_EVENT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfe">NEORV32_HPMCNT_EVENT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CPU <b>mhpmevent</b> hardware performance monitor events </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea2b683572525adc02ce0910031cfea914" name="a5cb925a3e41efd5e767bb39b3ee60cfea2b683572525adc02ce0910031cfea914"></a>HPMCNT_EVENT_CY&#160;</td><td class="fielddoc"><p >CPU mhpmevent CSR (0): Active cycle </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfeaab438295e5f00ffe4c2457a54ee9bfc4" name="a5cb925a3e41efd5e767bb39b3ee60cfeaab438295e5f00ffe4c2457a54ee9bfc4"></a>HPMCNT_EVENT_IR&#160;</td><td class="fielddoc"><p >CPU mhpmevent CSR (2): Retired instruction </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfead2dcce5ec6a91b42f6cd001a9ec1c009" name="a5cb925a3e41efd5e767bb39b3ee60cfead2dcce5ec6a91b42f6cd001a9ec1c009"></a>HPMCNT_EVENT_CIR&#160;</td><td class="fielddoc"><p >CPU mhpmevent CSR (3): Retired compressed instruction </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea9df7f7bf565c33f3c904b60eb3ef6b59" name="a5cb925a3e41efd5e767bb39b3ee60cfea9df7f7bf565c33f3c904b60eb3ef6b59"></a>HPMCNT_EVENT_WAIT_IF&#160;</td><td class="fielddoc"><p >CPU mhpmevent CSR (4): Instruction fetch memory wait cycle </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfead47298512a8b932e9030f3fca9e4b48b" name="a5cb925a3e41efd5e767bb39b3ee60cfead47298512a8b932e9030f3fca9e4b48b"></a>HPMCNT_EVENT_WAIT_II&#160;</td><td class="fielddoc"><p >CPU mhpmevent CSR (5): Instruction issue wait cycle </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea7fec8a91cb13b85f42d1a777afdfb513" name="a5cb925a3e41efd5e767bb39b3ee60cfea7fec8a91cb13b85f42d1a777afdfb513"></a>HPMCNT_EVENT_WAIT_MC&#160;</td><td class="fielddoc"><p >CPU mhpmevent CSR (6): Multi-cycle ALU-operation wait cycle </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea1a06f216e1a12afa0b90d6e1218b3c91" name="a5cb925a3e41efd5e767bb39b3ee60cfea1a06f216e1a12afa0b90d6e1218b3c91"></a>HPMCNT_EVENT_LOAD&#160;</td><td class="fielddoc"><p >CPU mhpmevent CSR (7): Load operation </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea6a942852e3cd85616a63addb8e9d76f2" name="a5cb925a3e41efd5e767bb39b3ee60cfea6a942852e3cd85616a63addb8e9d76f2"></a>HPMCNT_EVENT_STORE&#160;</td><td class="fielddoc"><p >CPU mhpmevent CSR (8): Store operation </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea6d4f8e82e644ed4213fcff039f049198" name="a5cb925a3e41efd5e767bb39b3ee60cfea6d4f8e82e644ed4213fcff039f049198"></a>HPMCNT_EVENT_WAIT_LS&#160;</td><td class="fielddoc"><p >CPU mhpmevent CSR (9): Load/store memory wait cycle </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfeab41a92d0860ddf2257a0d1ec835f9fa1" name="a5cb925a3e41efd5e767bb39b3ee60cfeab41a92d0860ddf2257a0d1ec835f9fa1"></a>HPMCNT_EVENT_JUMP&#160;</td><td class="fielddoc"><p >CPU mhpmevent CSR (10): Unconditional jump </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea9e1e2b50352b2555e9c64e76776919a6" name="a5cb925a3e41efd5e767bb39b3ee60cfea9e1e2b50352b2555e9c64e76776919a6"></a>HPMCNT_EVENT_BRANCH&#160;</td><td class="fielddoc"><p >CPU mhpmevent CSR (11): Conditional branch (taken or not taken) </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea84d61e83f67988ca8095ddf36246a83e" name="a5cb925a3e41efd5e767bb39b3ee60cfea84d61e83f67988ca8095ddf36246a83e"></a>HPMCNT_EVENT_TBRANCH&#160;</td><td class="fielddoc"><p >CPU mhpmevent CSR (12): Conditional taken branch </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea3a4f5bf9251def87a71162dbcf9043c5" name="a5cb925a3e41efd5e767bb39b3ee60cfea3a4f5bf9251def87a71162dbcf9043c5"></a>HPMCNT_EVENT_TRAP&#160;</td><td class="fielddoc"><p >CPU mhpmevent CSR (13): Entered trap </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfeab3ded28f00396297d97020b24ac7430e" name="a5cb925a3e41efd5e767bb39b3ee60cfeab3ded28f00396297d97020b24ac7430e"></a>HPMCNT_EVENT_ILLEGAL&#160;</td><td class="fielddoc"><p >CPU mhpmevent CSR (14): Illegal instruction exception </p>
</td></tr>
</table>

</div>
</div>
<a id="ab99c7fed050816eae0fa0315562e0412" name="ab99c7fed050816eae0fa0315562e0412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab99c7fed050816eae0fa0315562e0412">&#9670;&nbsp;</a></span>NEORV32_NEOLED_CTRL_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ab99c7fed050816eae0fa0315562e0412">NEORV32_NEOLED_CTRL_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >NEOLED control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412af97ab77b33a250d87025c3dd3a21fea7" name="ab99c7fed050816eae0fa0315562e0412af97ab77b33a250d87025c3dd3a21fea7"></a>NEOLED_CTRL_EN&#160;</td><td class="fielddoc"><p >NEOLED control register(0) (r/w): NEOLED global enable </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412abf6779cbeae87ab55efc9573932fc865" name="ab99c7fed050816eae0fa0315562e0412abf6779cbeae87ab55efc9573932fc865"></a>NEOLED_CTRL_MODE&#160;</td><td class="fielddoc"><p >NEOLED control register(1) (r/w): TX mode (0=24-bit, 1=32-bit) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a436ad310b025bd3000af37986c193de5" name="ab99c7fed050816eae0fa0315562e0412a436ad310b025bd3000af37986c193de5"></a>NEOLED_CTRL_STROBE&#160;</td><td class="fielddoc"><p >NEOLED control register(2) (r/w): Strobe (0=send normal data, 1=send RESET command on data write) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a142ed3fd65e01f853666a1169f920ad0" name="ab99c7fed050816eae0fa0315562e0412a142ed3fd65e01f853666a1169f920ad0"></a>NEOLED_CTRL_PRSC0&#160;</td><td class="fielddoc"><p >NEOLED control register(3) (r/w): Clock prescaler select bit 0 (pulse-clock speed select) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a0f4178d81ec6fe9a8b0e30230d318a91" name="ab99c7fed050816eae0fa0315562e0412a0f4178d81ec6fe9a8b0e30230d318a91"></a>NEOLED_CTRL_PRSC1&#160;</td><td class="fielddoc"><p >NEOLED control register(4) (r/w): Clock prescaler select bit 1 (pulse-clock speed select) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a3d8d54c05080fddb16df4176527bafa8" name="ab99c7fed050816eae0fa0315562e0412a3d8d54c05080fddb16df4176527bafa8"></a>NEOLED_CTRL_PRSC2&#160;</td><td class="fielddoc"><p >NEOLED control register(5) (r/w): Clock prescaler select bit 2 (pulse-clock speed select) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a3bb5d0d1f78cebccbc8620a0194f43b8" name="ab99c7fed050816eae0fa0315562e0412a3bb5d0d1f78cebccbc8620a0194f43b8"></a>NEOLED_CTRL_BUFS_0&#160;</td><td class="fielddoc"><p >NEOLED control register(6) (r/-): log2(tx buffer size) bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412aed0a878e73ad501bed3bbe6905974368" name="ab99c7fed050816eae0fa0315562e0412aed0a878e73ad501bed3bbe6905974368"></a>NEOLED_CTRL_BUFS_1&#160;</td><td class="fielddoc"><p >NEOLED control register(7) (r/-): log2(tx buffer size) bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412ae7b9d45c4ef69ca15fa13aa107e68156" name="ab99c7fed050816eae0fa0315562e0412ae7b9d45c4ef69ca15fa13aa107e68156"></a>NEOLED_CTRL_BUFS_2&#160;</td><td class="fielddoc"><p >NEOLED control register(8) (r/-): log2(tx buffer size) bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412ac1922a5311e91a74710eddbf86ccc1c1" name="ab99c7fed050816eae0fa0315562e0412ac1922a5311e91a74710eddbf86ccc1c1"></a>NEOLED_CTRL_BUFS_3&#160;</td><td class="fielddoc"><p >NEOLED control register(9) (r/-): log2(tx buffer size) bit 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a44d8f064decabc690ed1f092be2b049b" name="ab99c7fed050816eae0fa0315562e0412a44d8f064decabc690ed1f092be2b049b"></a>NEOLED_CTRL_T_TOT_0&#160;</td><td class="fielddoc"><p >NEOLED control register(10) (r/w): pulse-clock ticks per total period bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412addf4d6d1fd09f145d8aa497c4a7479c2" name="ab99c7fed050816eae0fa0315562e0412addf4d6d1fd09f145d8aa497c4a7479c2"></a>NEOLED_CTRL_T_TOT_1&#160;</td><td class="fielddoc"><p >NEOLED control register(11) (r/w): pulse-clock ticks per total period bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a42d09d42d39fc0eb2697853c99f4d5b0" name="ab99c7fed050816eae0fa0315562e0412a42d09d42d39fc0eb2697853c99f4d5b0"></a>NEOLED_CTRL_T_TOT_2&#160;</td><td class="fielddoc"><p >NEOLED control register(12) (r/w): pulse-clock ticks per total period bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412acbcd3c046b528e1900e86428da231df2" name="ab99c7fed050816eae0fa0315562e0412acbcd3c046b528e1900e86428da231df2"></a>NEOLED_CTRL_T_TOT_3&#160;</td><td class="fielddoc"><p >NEOLED control register(13) (r/w): pulse-clock ticks per total period bit 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a3f1a0ad71d9fd892829ec0246be343b3" name="ab99c7fed050816eae0fa0315562e0412a3f1a0ad71d9fd892829ec0246be343b3"></a>NEOLED_CTRL_T_TOT_4&#160;</td><td class="fielddoc"><p >NEOLED control register(14) (r/w): pulse-clock ticks per total period bit 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a7285e332ec7c2b3aeb34290e3e60ded7" name="ab99c7fed050816eae0fa0315562e0412a7285e332ec7c2b3aeb34290e3e60ded7"></a>NEOLED_CTRL_T_ZERO_H_0&#160;</td><td class="fielddoc"><p >NEOLED control register(15) (r/w): pulse-clock ticks per ZERO high-time bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a1ef56b35c966786c42f2a2f800e30eae" name="ab99c7fed050816eae0fa0315562e0412a1ef56b35c966786c42f2a2f800e30eae"></a>NEOLED_CTRL_T_ZERO_H_1&#160;</td><td class="fielddoc"><p >NEOLED control register(16) (r/w): pulse-clock ticks per ZERO high-time bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a9d9411382d943c1659b6b761c462319b" name="ab99c7fed050816eae0fa0315562e0412a9d9411382d943c1659b6b761c462319b"></a>NEOLED_CTRL_T_ZERO_H_2&#160;</td><td class="fielddoc"><p >NEOLED control register(17) (r/w): pulse-clock ticks per ZERO high-time bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412abf2ea111a4ff34b6cb4dd987c5692f5c" name="ab99c7fed050816eae0fa0315562e0412abf2ea111a4ff34b6cb4dd987c5692f5c"></a>NEOLED_CTRL_T_ZERO_H_3&#160;</td><td class="fielddoc"><p >NEOLED control register(18) (r/w): pulse-clock ticks per ZERO high-time bit 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a0d5d01b8d30119bb86c1d079f7d5a9ad" name="ab99c7fed050816eae0fa0315562e0412a0d5d01b8d30119bb86c1d079f7d5a9ad"></a>NEOLED_CTRL_T_ZERO_H_4&#160;</td><td class="fielddoc"><p >NEOLED control register(19) (r/w): pulse-clock ticks per ZERO high-time bit 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a770df505d47353f6c9289059c416d9c8" name="ab99c7fed050816eae0fa0315562e0412a770df505d47353f6c9289059c416d9c8"></a>NEOLED_CTRL_T_ONE_H_0&#160;</td><td class="fielddoc"><p >NEOLED control register(20) (r/w): pulse-clock ticks per ONE high-time bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412aea15666ad4bb9eb1eba5dc9ed96114a6" name="ab99c7fed050816eae0fa0315562e0412aea15666ad4bb9eb1eba5dc9ed96114a6"></a>NEOLED_CTRL_T_ONE_H_1&#160;</td><td class="fielddoc"><p >NEOLED control register(21) (r/w): pulse-clock ticks per ONE high-time bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a4d362af8c630823b5104401a9c7d734e" name="ab99c7fed050816eae0fa0315562e0412a4d362af8c630823b5104401a9c7d734e"></a>NEOLED_CTRL_T_ONE_H_2&#160;</td><td class="fielddoc"><p >NEOLED control register(22) (r/w): pulse-clock ticks per ONE high-time bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a369f36e73783c2923d07ca333081a4a6" name="ab99c7fed050816eae0fa0315562e0412a369f36e73783c2923d07ca333081a4a6"></a>NEOLED_CTRL_T_ONE_H_3&#160;</td><td class="fielddoc"><p >NEOLED control register(23) (r/w): pulse-clock ticks per ONE high-time bit 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a0c15850d0ab005b075f1a317646e18b1" name="ab99c7fed050816eae0fa0315562e0412a0c15850d0ab005b075f1a317646e18b1"></a>NEOLED_CTRL_T_ONE_H_4&#160;</td><td class="fielddoc"><p >NEOLED control register(24) (r/w): pulse-clock ticks per ONE high-time bit 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a37421074b86a260b276534b7c4949339" name="ab99c7fed050816eae0fa0315562e0412a37421074b86a260b276534b7c4949339"></a>NEOLED_CTRL_IRQ_CONF&#160;</td><td class="fielddoc"><p >NEOLED control register(27) (r/w): TX FIFO interrupt: 0=IRQ if FIFO is less than half-full, 1=IRQ if FIFO is empty </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a23937f0a728da197590e1d383507cb23" name="ab99c7fed050816eae0fa0315562e0412a23937f0a728da197590e1d383507cb23"></a>NEOLED_CTRL_TX_EMPTY&#160;</td><td class="fielddoc"><p >NEOLED control register(28) (r/-): TX FIFO is empty </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a16c09df2784cfb6fafffaeaf245f1b73" name="ab99c7fed050816eae0fa0315562e0412a16c09df2784cfb6fafffaeaf245f1b73"></a>NEOLED_CTRL_TX_HALF&#160;</td><td class="fielddoc"><p >NEOLED control register(29) (r/-): TX FIFO is at least half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412acfac5269688b2a03794dc17b11f1b983" name="ab99c7fed050816eae0fa0315562e0412acfac5269688b2a03794dc17b11f1b983"></a>NEOLED_CTRL_TX_FULL&#160;</td><td class="fielddoc"><p >NEOLED control register(30) (r/-): TX FIFO is full </p>
</td></tr>
<tr><td class="fieldname"><a id="ab99c7fed050816eae0fa0315562e0412a55da98b018c7cc32cd1e80087ed9018e" name="ab99c7fed050816eae0fa0315562e0412a55da98b018c7cc32cd1e80087ed9018e"></a>NEOLED_CTRL_TX_BUSY&#160;</td><td class="fielddoc"><p >NEOLED control register(31) (r/-): busy flag </p>
</td></tr>
</table>

</div>
</div>
<a id="a33ce262350cf05ccd5a860d7a34928fb" name="a33ce262350cf05ccd5a860d7a34928fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33ce262350cf05ccd5a860d7a34928fb">&#9670;&nbsp;</a></span>NEORV32_OCD_DM_SREG_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a33ce262350cf05ccd5a860d7a34928fb">NEORV32_OCD_DM_SREG_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >on-chip debugger debug module control and status register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a33ce262350cf05ccd5a860d7a34928fba2cb59a6bcfea43458d2e60a418104205" name="a33ce262350cf05ccd5a860d7a34928fba2cb59a6bcfea43458d2e60a418104205"></a>OCD_DM_SREG_HALT_ACK&#160;</td><td class="fielddoc"><p >OCD.DM control and status register(0) (-/w): CPU is halted in debug mode and waits in park loop </p>
</td></tr>
<tr><td class="fieldname"><a id="a33ce262350cf05ccd5a860d7a34928fba56baea5504511165b02e2027ea3f8f0c" name="a33ce262350cf05ccd5a860d7a34928fba56baea5504511165b02e2027ea3f8f0c"></a>OCD_DM_SREG_RESUME_REQ&#160;</td><td class="fielddoc"><p >OCD.DM control and status register(1) (r/-): DM requests CPU to resume </p>
</td></tr>
<tr><td class="fieldname"><a id="a33ce262350cf05ccd5a860d7a34928fba469e08e6204a3f794493d605ff947667" name="a33ce262350cf05ccd5a860d7a34928fba469e08e6204a3f794493d605ff947667"></a>OCD_DM_SREG_RESUME_ACK&#160;</td><td class="fielddoc"><p >OCD.DM control and status register(2) (-/w): CPU starts resuming </p>
</td></tr>
<tr><td class="fieldname"><a id="a33ce262350cf05ccd5a860d7a34928fba66020915a9e5f96aab16604180d2ad15" name="a33ce262350cf05ccd5a860d7a34928fba66020915a9e5f96aab16604180d2ad15"></a>OCD_DM_SREG_EXECUTE_REQ&#160;</td><td class="fielddoc"><p >OCD.DM control and status register(3) (r/-): DM requests to execute program buffer </p>
</td></tr>
<tr><td class="fieldname"><a id="a33ce262350cf05ccd5a860d7a34928fbae44af92eb19d8d405708616e819d2e76" name="a33ce262350cf05ccd5a860d7a34928fbae44af92eb19d8d405708616e819d2e76"></a>OCD_DM_SREG_EXECUTE_ACK&#160;</td><td class="fielddoc"><p >OCD.DM control and status register(4) (-/w): CPU starts to execute program buffer </p>
</td></tr>
<tr><td class="fieldname"><a id="a33ce262350cf05ccd5a860d7a34928fba89e4cef700e55bc29137a21c64da0518" name="a33ce262350cf05ccd5a860d7a34928fba89e4cef700e55bc29137a21c64da0518"></a>OCD_DM_SREG_EXCEPTION_ACK&#160;</td><td class="fielddoc"><p >OCD.DM control and status register(5) (-/w): CPU has detected an exception </p>
</td></tr>
</table>

</div>
</div>
<a id="af350f93b601a92ef56516198d1570b7d" name="af350f93b601a92ef56516198d1570b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af350f93b601a92ef56516198d1570b7d">&#9670;&nbsp;</a></span>NEORV32_PWM_CTRL_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#af350f93b601a92ef56516198d1570b7d">NEORV32_PWM_CTRL_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PWM control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="af350f93b601a92ef56516198d1570b7dafb99fba508460086efdd495d4649c65a" name="af350f93b601a92ef56516198d1570b7dafb99fba508460086efdd495d4649c65a"></a>PWM_CTRL_EN&#160;</td><td class="fielddoc"><p >PWM control register(0) (r/w): PWM controller enable </p>
</td></tr>
<tr><td class="fieldname"><a id="af350f93b601a92ef56516198d1570b7da01ab6de6ac34be1ed68f22e17acbe274" name="af350f93b601a92ef56516198d1570b7da01ab6de6ac34be1ed68f22e17acbe274"></a>PWM_CTRL_PRSC0&#160;</td><td class="fielddoc"><p >PWM control register(1) (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="af350f93b601a92ef56516198d1570b7daa6fca8a4eecfb99b8f0fa99e187e30bb" name="af350f93b601a92ef56516198d1570b7daa6fca8a4eecfb99b8f0fa99e187e30bb"></a>PWM_CTRL_PRSC1&#160;</td><td class="fielddoc"><p >PWM control register(2) (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="af350f93b601a92ef56516198d1570b7da0fd36a63fd4c37ef3bc4732518ebf13d" name="af350f93b601a92ef56516198d1570b7da0fd36a63fd4c37ef3bc4732518ebf13d"></a>PWM_CTRL_PRSC2&#160;</td><td class="fielddoc"><p >PWM control register(3) (r/w): Clock prescaler select bit 2 </p>
</td></tr>
</table>

</div>
</div>
<a id="ac0385a56c38315d492b3414d98235ef1" name="ac0385a56c38315d492b3414d98235ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0385a56c38315d492b3414d98235ef1">&#9670;&nbsp;</a></span>NEORV32_SLINK_CTRL_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ac0385a56c38315d492b3414d98235ef1">NEORV32_SLINK_CTRL_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SLINK control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1a799f502d2784709eb018bbf83d3848da" name="ac0385a56c38315d492b3414d98235ef1a799f502d2784709eb018bbf83d3848da"></a>SLINK_CTRL_RX_NUM0&#160;</td><td class="fielddoc"><p >SLINK control register(0) (r/-): number of implemented RX links bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1a927348a2ad734678700484e9910e3aa4" name="ac0385a56c38315d492b3414d98235ef1a927348a2ad734678700484e9910e3aa4"></a>SLINK_CTRL_RX_NUM1&#160;</td><td class="fielddoc"><p >SLINK control register(1) (r/-): number of implemented RX links bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1a1587654aee1d458a5ad3f3d4a95bdf48" name="ac0385a56c38315d492b3414d98235ef1a1587654aee1d458a5ad3f3d4a95bdf48"></a>SLINK_CTRL_RX_NUM2&#160;</td><td class="fielddoc"><p >SLINK control register(2) (r/-): number of implemented RX links bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1aa8f519c10cfcd06d5ce0372df7717342" name="ac0385a56c38315d492b3414d98235ef1aa8f519c10cfcd06d5ce0372df7717342"></a>SLINK_CTRL_RX_NUM3&#160;</td><td class="fielddoc"><p >SLINK control register(3) (r/-): number of implemented RX links bit 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1a24ed833d1127d2845130dbbd50994c16" name="ac0385a56c38315d492b3414d98235ef1a24ed833d1127d2845130dbbd50994c16"></a>SLINK_CTRL_TX_NUM0&#160;</td><td class="fielddoc"><p >SLINK control register(4) (r/-): number of implemented TX links bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1a842f2eb3ad3941bd9a577a52052e91da" name="ac0385a56c38315d492b3414d98235ef1a842f2eb3ad3941bd9a577a52052e91da"></a>SLINK_CTRL_TX_NUM1&#160;</td><td class="fielddoc"><p >SLINK control register(5) (r/-): number of implemented TX links bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1a6f6a9d7319a1b8b335f571d9764bea21" name="ac0385a56c38315d492b3414d98235ef1a6f6a9d7319a1b8b335f571d9764bea21"></a>SLINK_CTRL_TX_NUM2&#160;</td><td class="fielddoc"><p >SLINK control register(6) (r/-): number of implemented TX links bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1a7f068866b7f0c837f0c6fcbb4810260d" name="ac0385a56c38315d492b3414d98235ef1a7f068866b7f0c837f0c6fcbb4810260d"></a>SLINK_CTRL_TX_NUM3&#160;</td><td class="fielddoc"><p >SLINK control register(7) (r/-): number of implemented TX links bit 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1a9218392401a5863ed3717b8428025c99" name="ac0385a56c38315d492b3414d98235ef1a9218392401a5863ed3717b8428025c99"></a>SLINK_CTRL_RX_FIFO_S0&#160;</td><td class="fielddoc"><p >SLINK control register( 8) (r/-): log2(RX FIFO size) bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1abf208792d02d5cc9b27e7a7fc2e4f6f1" name="ac0385a56c38315d492b3414d98235ef1abf208792d02d5cc9b27e7a7fc2e4f6f1"></a>SLINK_CTRL_RX_FIFO_S1&#160;</td><td class="fielddoc"><p >SLINK control register( 9) (r/-): log2(RX FIFO size) bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1ac2a15fc6cf25f60c2c64f96a88465587" name="ac0385a56c38315d492b3414d98235ef1ac2a15fc6cf25f60c2c64f96a88465587"></a>SLINK_CTRL_RX_FIFO_S2&#160;</td><td class="fielddoc"><p >SLINK control register(10) (r/-): log2(RX FIFO size) bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1a476a53752f42d6564a31741270bec5a7" name="ac0385a56c38315d492b3414d98235ef1a476a53752f42d6564a31741270bec5a7"></a>SLINK_CTRL_RX_FIFO_S3&#160;</td><td class="fielddoc"><p >SLINK control register(11) (r/-): log2(RX FIFO size) bit 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1a0ecc30200fc18dd9bd544ff6a55e613f" name="ac0385a56c38315d492b3414d98235ef1a0ecc30200fc18dd9bd544ff6a55e613f"></a>SLINK_CTRL_TX_FIFO_S0&#160;</td><td class="fielddoc"><p >SLINK control register(12) (r/-): log2(TX FIFO size) bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1a6e10d121e84b10c68b208666872f862d" name="ac0385a56c38315d492b3414d98235ef1a6e10d121e84b10c68b208666872f862d"></a>SLINK_CTRL_TX_FIFO_S1&#160;</td><td class="fielddoc"><p >SLINK control register(13) (r/-): log2(TX FIFO size) bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1aabd4e565bca60bb1daa4c2f899493be2" name="ac0385a56c38315d492b3414d98235ef1aabd4e565bca60bb1daa4c2f899493be2"></a>SLINK_CTRL_TX_FIFO_S2&#160;</td><td class="fielddoc"><p >SLINK control register(14) (r/-): log2(TX FIFO size) bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1a5ba66480c62bcd5dba14228282b38da5" name="ac0385a56c38315d492b3414d98235ef1a5ba66480c62bcd5dba14228282b38da5"></a>SLINK_CTRL_TX_FIFO_S3&#160;</td><td class="fielddoc"><p >SLINK control register(15) (r/-): log2(TX FIFO size) bit 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0385a56c38315d492b3414d98235ef1a739187f413b7436dc4037187e4a9e86a" name="ac0385a56c38315d492b3414d98235ef1a739187f413b7436dc4037187e4a9e86a"></a>SLINK_CTRL_EN&#160;</td><td class="fielddoc"><p >SLINK control register(0) (r/w): SLINK controller enable </p>
</td></tr>
</table>

</div>
</div>
<a id="a70eb43b6883b3271588d20732b17a62c" name="a70eb43b6883b3271588d20732b17a62c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70eb43b6883b3271588d20732b17a62c">&#9670;&nbsp;</a></span>NEORV32_SLINK_IRQ_EN_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a70eb43b6883b3271588d20732b17a62c">NEORV32_SLINK_IRQ_EN_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SLINK interrupt configuration enable (per link) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a70eb43b6883b3271588d20732b17a62ca3088e9994dadec496b71ce2c78bcb196" name="a70eb43b6883b3271588d20732b17a62ca3088e9994dadec496b71ce2c78bcb196"></a>SLINK_IRQ_DISABLE&#160;</td><td class="fielddoc"><p >'1': IRQ disabled </p>
</td></tr>
<tr><td class="fieldname"><a id="a70eb43b6883b3271588d20732b17a62ca82087d0897d4957c85ea240e087c0c95" name="a70eb43b6883b3271588d20732b17a62ca82087d0897d4957c85ea240e087c0c95"></a>SLINK_IRQ_ENABLE&#160;</td><td class="fielddoc"><p >'0': IRQ enabled </p>
</td></tr>
</table>

</div>
</div>
<a id="afe1ed4b009fdf09d32f0b4e81fe3ad7d" name="afe1ed4b009fdf09d32f0b4e81fe3ad7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1ed4b009fdf09d32f0b4e81fe3ad7d">&#9670;&nbsp;</a></span>NEORV32_SLINK_IRQ_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#afe1ed4b009fdf09d32f0b4e81fe3ad7d">NEORV32_SLINK_IRQ_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SLINK interrupt control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="afe1ed4b009fdf09d32f0b4e81fe3ad7daa4eaad2c5d0c96f2116b41beb61590ec" name="afe1ed4b009fdf09d32f0b4e81fe3ad7daa4eaad2c5d0c96f2116b41beb61590ec"></a>SLINK_IRQ_RX_EN_LSB&#160;</td><td class="fielddoc"><p >SLINK IRQ configuration register( 0) (r/w): RX IRQ enable LSB (link 0) (<a class="el" href="neorv32_8h.html#a70eb43b6883b3271588d20732b17a62c">NEORV32_SLINK_IRQ_EN_enum</a>) </p>
</td></tr>
<tr><td class="fieldname"><a id="afe1ed4b009fdf09d32f0b4e81fe3ad7da5698de3db40be97c179e5146bb092ff1" name="afe1ed4b009fdf09d32f0b4e81fe3ad7da5698de3db40be97c179e5146bb092ff1"></a>SLINK_IRQ_RX_EN_MSB&#160;</td><td class="fielddoc"><p >SLINK IRQ configuration register( 7) (r/w): RX IRQ enable MSB (link 7) (<a class="el" href="neorv32_8h.html#a70eb43b6883b3271588d20732b17a62c">NEORV32_SLINK_IRQ_EN_enum</a>) </p>
</td></tr>
<tr><td class="fieldname"><a id="afe1ed4b009fdf09d32f0b4e81fe3ad7dada55cfc1bc544f615db702ad59acc707" name="afe1ed4b009fdf09d32f0b4e81fe3ad7dada55cfc1bc544f615db702ad59acc707"></a>SLINK_IRQ_RX_MODE_LSB&#160;</td><td class="fielddoc"><p >SLINK IRQ configuration register( 8) (r/w): RX IRQ mode LSB (link 0) (<a class="el" href="neorv32_8h.html#a29ef997b2b75e6e9c29f8e96b29937bf">NEORV32_SLINK_IRQ_RX_TYPE_enum</a>) </p>
</td></tr>
<tr><td class="fieldname"><a id="afe1ed4b009fdf09d32f0b4e81fe3ad7da4ff9a5bb3e526eacc51c51426da9ae9c" name="afe1ed4b009fdf09d32f0b4e81fe3ad7da4ff9a5bb3e526eacc51c51426da9ae9c"></a>SLINK_IRQ_RX_MODE_MSB&#160;</td><td class="fielddoc"><p >SLINK IRQ configuration register(15) (r/w): RX IRQ mode MSB (link 7) (<a class="el" href="neorv32_8h.html#a29ef997b2b75e6e9c29f8e96b29937bf">NEORV32_SLINK_IRQ_RX_TYPE_enum</a>) </p>
</td></tr>
<tr><td class="fieldname"><a id="afe1ed4b009fdf09d32f0b4e81fe3ad7dac7611ef967d475f34cc55a6f42301602" name="afe1ed4b009fdf09d32f0b4e81fe3ad7dac7611ef967d475f34cc55a6f42301602"></a>SLINK_IRQ_TX_EN_LSB&#160;</td><td class="fielddoc"><p >SLINK IRQ configuration register(16) (r/w): TX IRQ enable LSB (link 0) (<a class="el" href="neorv32_8h.html#a70eb43b6883b3271588d20732b17a62c">NEORV32_SLINK_IRQ_EN_enum</a>) </p>
</td></tr>
<tr><td class="fieldname"><a id="afe1ed4b009fdf09d32f0b4e81fe3ad7daa0ff41d577107de602477d8c85752f45" name="afe1ed4b009fdf09d32f0b4e81fe3ad7daa0ff41d577107de602477d8c85752f45"></a>SLINK_IRQ_TX_EN_MSB&#160;</td><td class="fielddoc"><p >SLINK IRQ configuration register(23) (r/w): TX IRQ enable MSB (link 7) (<a class="el" href="neorv32_8h.html#a70eb43b6883b3271588d20732b17a62c">NEORV32_SLINK_IRQ_EN_enum</a>) </p>
</td></tr>
<tr><td class="fieldname"><a id="afe1ed4b009fdf09d32f0b4e81fe3ad7dadb461c0b04fff559b2e00bdcb5b2aadb" name="afe1ed4b009fdf09d32f0b4e81fe3ad7dadb461c0b04fff559b2e00bdcb5b2aadb"></a>SLINK_IRQ_TX_MODE_LSB&#160;</td><td class="fielddoc"><p >SLINK IRQ configuration register(24) (r/w): TX IRQ mode LSB (link 0) (<a class="el" href="neorv32_8h.html#ac0ab9702b5b4fe5e78be3194ba7704e4">NEORV32_SLINK_IRQ_TX_TYPE_enum</a>) </p>
</td></tr>
<tr><td class="fieldname"><a id="afe1ed4b009fdf09d32f0b4e81fe3ad7daad6f003515cd56fdfdd998d4e0cb676d" name="afe1ed4b009fdf09d32f0b4e81fe3ad7daad6f003515cd56fdfdd998d4e0cb676d"></a>SLINK_IRQ_TX_MODE_MSB&#160;</td><td class="fielddoc"><p >SLINK IRQ configuration register(31) (r/w): TX IRQ mode MSB (link 7) (<a class="el" href="neorv32_8h.html#ac0ab9702b5b4fe5e78be3194ba7704e4">NEORV32_SLINK_IRQ_TX_TYPE_enum</a>) </p>
</td></tr>
</table>

</div>
</div>
<a id="a29ef997b2b75e6e9c29f8e96b29937bf" name="a29ef997b2b75e6e9c29f8e96b29937bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ef997b2b75e6e9c29f8e96b29937bf">&#9670;&nbsp;</a></span>NEORV32_SLINK_IRQ_RX_TYPE_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a29ef997b2b75e6e9c29f8e96b29937bf">NEORV32_SLINK_IRQ_RX_TYPE_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SLINK RX interrupt configuration type (per link) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a29ef997b2b75e6e9c29f8e96b29937bfaa098a269827af5ea8c3260ab25c856b3" name="a29ef997b2b75e6e9c29f8e96b29937bfaa098a269827af5ea8c3260ab25c856b3"></a>SLINK_IRQ_RX_FIFO_HALF&#160;</td><td class="fielddoc"><p >'0': RX FIFO fill-level rises above half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a29ef997b2b75e6e9c29f8e96b29937bfaf3fc031618f1ef34e2bc8fb3ff1427e8" name="a29ef997b2b75e6e9c29f8e96b29937bfaf3fc031618f1ef34e2bc8fb3ff1427e8"></a>SLINK_IRQ_RX_NOT_EMPTY&#160;</td><td class="fielddoc"><p >'1': RX FIFO is not empty </p>
</td></tr>
</table>

</div>
</div>
<a id="ac0ab9702b5b4fe5e78be3194ba7704e4" name="ac0ab9702b5b4fe5e78be3194ba7704e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ab9702b5b4fe5e78be3194ba7704e4">&#9670;&nbsp;</a></span>NEORV32_SLINK_IRQ_TX_TYPE_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ac0ab9702b5b4fe5e78be3194ba7704e4">NEORV32_SLINK_IRQ_TX_TYPE_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SLINK TX interrupt configuration type (per link) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac0ab9702b5b4fe5e78be3194ba7704e4a47c67b754fa6a48ccf99edcbf159ada0" name="ac0ab9702b5b4fe5e78be3194ba7704e4a47c67b754fa6a48ccf99edcbf159ada0"></a>SLINK_IRQ_TX_FIFO_HALF&#160;</td><td class="fielddoc"><p >'0': TX FIFO fill-level falls below half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="ac0ab9702b5b4fe5e78be3194ba7704e4a563a12eb9bb7a6e73a58c7e2ed106430" name="ac0ab9702b5b4fe5e78be3194ba7704e4a563a12eb9bb7a6e73a58c7e2ed106430"></a>SLINK_IRQ_TX_NOT_FULL&#160;</td><td class="fielddoc"><p >'1': TX FIFO is not FULL </p>
</td></tr>
</table>

</div>
</div>
<a id="a84f7fe82f188bd4e68f41549587822bf" name="a84f7fe82f188bd4e68f41549587822bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f7fe82f188bd4e68f41549587822bf">&#9670;&nbsp;</a></span>NEORV32_SLINK_STATUS_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a84f7fe82f188bd4e68f41549587822bf">NEORV32_SLINK_STATUS_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SLINK status register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfadd227bd4c3733f5653cfed12109a8071" name="a84f7fe82f188bd4e68f41549587822bfadd227bd4c3733f5653cfed12109a8071"></a>SLINK_STATUS_RX0_AVAIL&#160;</td><td class="fielddoc"><p >SLINK status register(0) (r/-): RX link 0 FIFO is NOT empty (data available) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa36ff4267fa95295ca7ebc8b430e85c2f" name="a84f7fe82f188bd4e68f41549587822bfa36ff4267fa95295ca7ebc8b430e85c2f"></a>SLINK_STATUS_RX1_AVAIL&#160;</td><td class="fielddoc"><p >SLINK status register(1) (r/-): RX link 1 FIFO is NOT empty (data available) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa3ea2738d6ee0a4ab584b9a12f2125ca4" name="a84f7fe82f188bd4e68f41549587822bfa3ea2738d6ee0a4ab584b9a12f2125ca4"></a>SLINK_STATUS_RX2_AVAIL&#160;</td><td class="fielddoc"><p >SLINK status register(2) (r/-): RX link 2 FIFO is NOT empty (data available) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bface8327927418477cfdd9d670e8a1c713" name="a84f7fe82f188bd4e68f41549587822bface8327927418477cfdd9d670e8a1c713"></a>SLINK_STATUS_RX3_AVAIL&#160;</td><td class="fielddoc"><p >SLINK status register(3) (r/-): RX link 3 FIFO is NOT empty (data available) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa29e0964a71eec09ccf047d52bcaff6d8" name="a84f7fe82f188bd4e68f41549587822bfa29e0964a71eec09ccf047d52bcaff6d8"></a>SLINK_STATUS_RX4_AVAIL&#160;</td><td class="fielddoc"><p >SLINK status register(4) (r/-): RX link 4 FIFO is NOT empty (data available) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfaed25e0453b8576e34a0917979122e757" name="a84f7fe82f188bd4e68f41549587822bfaed25e0453b8576e34a0917979122e757"></a>SLINK_STATUS_RX5_AVAIL&#160;</td><td class="fielddoc"><p >SLINK status register(5) (r/-): RX link 5 FIFO is NOT empty (data available) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfad71ab9581e6ff4c65b4c4fbe87937f1f" name="a84f7fe82f188bd4e68f41549587822bfad71ab9581e6ff4c65b4c4fbe87937f1f"></a>SLINK_STATUS_RX6_AVAIL&#160;</td><td class="fielddoc"><p >SLINK status register(6) (r/-): RX link 6 FIFO is NOT empty (data available) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa7c05452bb27b538605d09e4f1b3c74e6" name="a84f7fe82f188bd4e68f41549587822bfa7c05452bb27b538605d09e4f1b3c74e6"></a>SLINK_STATUS_RX7_AVAIL&#160;</td><td class="fielddoc"><p >SLINK status register(7) (r/-): RX link 7 FIFO is NOT empty (data available) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa92e2bc4ac96913795400f0030193e8c4" name="a84f7fe82f188bd4e68f41549587822bfa92e2bc4ac96913795400f0030193e8c4"></a>SLINK_STATUS_TX0_FREE&#160;</td><td class="fielddoc"><p >SLINK status register(8) (r/-): TX link 0 FIFO is NOT full (ready to send) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa0b26e273a7795f20b1180fe4298b1e0b" name="a84f7fe82f188bd4e68f41549587822bfa0b26e273a7795f20b1180fe4298b1e0b"></a>SLINK_STATUS_TX1_FREE&#160;</td><td class="fielddoc"><p >SLINK status register(9) (r/-): TX link 1 FIFO is NOT full (ready to send) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa48ec6fc7ff36b832db755134f6859b6b" name="a84f7fe82f188bd4e68f41549587822bfa48ec6fc7ff36b832db755134f6859b6b"></a>SLINK_STATUS_TX2_FREE&#160;</td><td class="fielddoc"><p >SLINK status register(10) (r/-): TX link 2 FIFO is NOT full (ready to send) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa0ce83a713ac82bc519b0164d184235ab" name="a84f7fe82f188bd4e68f41549587822bfa0ce83a713ac82bc519b0164d184235ab"></a>SLINK_STATUS_TX3_FREE&#160;</td><td class="fielddoc"><p >SLINK status register(11) (r/-): TX link 3 FIFO is NOT full (ready to send) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfacbb47a0108ed3c2afc5ad6483d5a353e" name="a84f7fe82f188bd4e68f41549587822bfacbb47a0108ed3c2afc5ad6483d5a353e"></a>SLINK_STATUS_TX4_FREE&#160;</td><td class="fielddoc"><p >SLINK status register(12) (r/-): TX link 4 FIFO is NOT full (ready to send) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa68dcab6960f6eac8a9f307ad7d1c1727" name="a84f7fe82f188bd4e68f41549587822bfa68dcab6960f6eac8a9f307ad7d1c1727"></a>SLINK_STATUS_TX5_FREE&#160;</td><td class="fielddoc"><p >SLINK status register(13) (r/-): TX link 5 FIFO is NOT full (ready to send) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa72dbba1ccc632d8020b3b2e3c4a7c71c" name="a84f7fe82f188bd4e68f41549587822bfa72dbba1ccc632d8020b3b2e3c4a7c71c"></a>SLINK_STATUS_TX6_FREE&#160;</td><td class="fielddoc"><p >SLINK status register(14) (r/-): TX link 6 FIFO is NOT full (ready to send) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa1629536286da9760562f78b2a23b0dec" name="a84f7fe82f188bd4e68f41549587822bfa1629536286da9760562f78b2a23b0dec"></a>SLINK_STATUS_TX7_FREE&#160;</td><td class="fielddoc"><p >SLINK status register(15) (r/-): TX link 7 FIFO is NOT full (ready to send) </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa2b3fa2ac10081c13fa26919c035500a2" name="a84f7fe82f188bd4e68f41549587822bfa2b3fa2ac10081c13fa26919c035500a2"></a>SLINK_STATUS_RX0_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(16) (r/-): RX link 0 FIFO fill level is &gt;= half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa69c580bd63a6090c0ffff9f1a321828b" name="a84f7fe82f188bd4e68f41549587822bfa69c580bd63a6090c0ffff9f1a321828b"></a>SLINK_STATUS_RX1_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(17) (r/-): RX link 1 FIFO fill level is &gt;= half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa24808fe81ede2b4deeb2fd1408a430c1" name="a84f7fe82f188bd4e68f41549587822bfa24808fe81ede2b4deeb2fd1408a430c1"></a>SLINK_STATUS_RX2_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(18) (r/-): RX link 2 FIFO fill level is &gt;= half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa5ffe572b92fc9b4a990e1e4bb66cfd12" name="a84f7fe82f188bd4e68f41549587822bfa5ffe572b92fc9b4a990e1e4bb66cfd12"></a>SLINK_STATUS_RX3_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(19) (r/-): RX link 3 FIFO fill level is &gt;= half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa17a4d547e7b8d967f29bb8601e73f6e9" name="a84f7fe82f188bd4e68f41549587822bfa17a4d547e7b8d967f29bb8601e73f6e9"></a>SLINK_STATUS_RX4_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(20) (r/-): RX link 4 FIFO fill level is &gt;= half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa736d07532113a0869e515c6fe807b786" name="a84f7fe82f188bd4e68f41549587822bfa736d07532113a0869e515c6fe807b786"></a>SLINK_STATUS_RX5_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(21) (r/-): RX link 5 FIFO fill level is &gt;= half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa3554ffd01af5a16bc8348dd53519d9f3" name="a84f7fe82f188bd4e68f41549587822bfa3554ffd01af5a16bc8348dd53519d9f3"></a>SLINK_STATUS_RX6_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(22) (r/-): RX link 6 FIFO fill level is &gt;= half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfaa9ac31c27ada8a0c6143217276c36a1e" name="a84f7fe82f188bd4e68f41549587822bfaa9ac31c27ada8a0c6143217276c36a1e"></a>SLINK_STATUS_RX7_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(23) (r/-): RX link 7 FIFO fill level is &gt;= half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa92c000959e2253c3649ca2f121848cbd" name="a84f7fe82f188bd4e68f41549587822bfa92c000959e2253c3649ca2f121848cbd"></a>SLINK_STATUS_TX0_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(24) (r/-): TX link 0 FIFO fill level is &gt; half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa248bfa11e723e4989f5c506803f8ca66" name="a84f7fe82f188bd4e68f41549587822bfa248bfa11e723e4989f5c506803f8ca66"></a>SLINK_STATUS_TX1_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(25) (r/-): TX link 1 FIFO fill level is &gt; half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa53c5e89c04e8a70ed78ede91d12fd5a1" name="a84f7fe82f188bd4e68f41549587822bfa53c5e89c04e8a70ed78ede91d12fd5a1"></a>SLINK_STATUS_TX2_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(26) (r/-): TX link 2 FIFO fill level is &gt; half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa72681fad6b0aadcb9b4f43c391b89b84" name="a84f7fe82f188bd4e68f41549587822bfa72681fad6b0aadcb9b4f43c391b89b84"></a>SLINK_STATUS_TX3_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(27) (r/-): TX link 3 FIFO fill level is &gt; half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfa9bd6fe0f27e19a9bc919c4e172b29adf" name="a84f7fe82f188bd4e68f41549587822bfa9bd6fe0f27e19a9bc919c4e172b29adf"></a>SLINK_STATUS_TX4_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(28) (r/-): TX link 4 FIFO fill level is &gt; half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfaf14f0214f4753ae3334242e25149eca4" name="a84f7fe82f188bd4e68f41549587822bfaf14f0214f4753ae3334242e25149eca4"></a>SLINK_STATUS_TX5_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(29) (r/-): TX link 5 FIFO fill level is &gt; half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfacbf74f0f5b88ff2dfbe01862ca6bc95f" name="a84f7fe82f188bd4e68f41549587822bfacbf74f0f5b88ff2dfbe01862ca6bc95f"></a>SLINK_STATUS_TX6_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(30) (r/-): TX link 6 FIFO fill level is &gt; half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="a84f7fe82f188bd4e68f41549587822bfacfb9a188244325f82ea21614a5d03621" name="a84f7fe82f188bd4e68f41549587822bfacfb9a188244325f82ea21614a5d03621"></a>SLINK_STATUS_TX7_HALF&#160;</td><td class="fielddoc"><p >SLINK status register(31) (r/-): TX link 7 FIFO fill level is &gt; half-full </p>
</td></tr>
</table>

</div>
</div>
<a id="ae269b2f5b2afd46ae16801762ade2c3b" name="ae269b2f5b2afd46ae16801762ade2c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae269b2f5b2afd46ae16801762ade2c3b">&#9670;&nbsp;</a></span>NEORV32_SPI_CTRL_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ae269b2f5b2afd46ae16801762ade2c3b">NEORV32_SPI_CTRL_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SPI control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba36c5d90202f5914fe698521ffc356c1d" name="ae269b2f5b2afd46ae16801762ade2c3ba36c5d90202f5914fe698521ffc356c1d"></a>SPI_CTRL_CS0&#160;</td><td class="fielddoc"><p >SPI control register(0) (r/w): Direct chip select line 0 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3baaaa99753123d31d3a002e5c1e5d512fb" name="ae269b2f5b2afd46ae16801762ade2c3baaaa99753123d31d3a002e5c1e5d512fb"></a>SPI_CTRL_CS1&#160;</td><td class="fielddoc"><p >SPI control register(1) (r/w): Direct chip select line 1 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba09ec1cfb2f7dcbffd0743fa9e7f5c2d7" name="ae269b2f5b2afd46ae16801762ade2c3ba09ec1cfb2f7dcbffd0743fa9e7f5c2d7"></a>SPI_CTRL_CS2&#160;</td><td class="fielddoc"><p >SPI control register(2) (r/w): Direct chip select line 2 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3baea777ae3966304fa4c77607018ff1ffa" name="ae269b2f5b2afd46ae16801762ade2c3baea777ae3966304fa4c77607018ff1ffa"></a>SPI_CTRL_CS3&#160;</td><td class="fielddoc"><p >SPI control register(3) (r/w): Direct chip select line 3 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba2f24206365dcd68974a856b523696ddd" name="ae269b2f5b2afd46ae16801762ade2c3ba2f24206365dcd68974a856b523696ddd"></a>SPI_CTRL_CS4&#160;</td><td class="fielddoc"><p >SPI control register(4) (r/w): Direct chip select line 4 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba44a1a46a0752dc9bf86b2f1e11a3f0e1" name="ae269b2f5b2afd46ae16801762ade2c3ba44a1a46a0752dc9bf86b2f1e11a3f0e1"></a>SPI_CTRL_CS5&#160;</td><td class="fielddoc"><p >SPI control register(5) (r/w): Direct chip select line 5 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3bada0ba01d2e19687a5e8c1c026ba9ecec" name="ae269b2f5b2afd46ae16801762ade2c3bada0ba01d2e19687a5e8c1c026ba9ecec"></a>SPI_CTRL_CS6&#160;</td><td class="fielddoc"><p >SPI control register(6) (r/w): Direct chip select line 6 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba83c832afbe2f469108dced9416fb5927" name="ae269b2f5b2afd46ae16801762ade2c3ba83c832afbe2f469108dced9416fb5927"></a>SPI_CTRL_CS7&#160;</td><td class="fielddoc"><p >SPI control register(7) (r/w): Direct chip select line 7 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba647a6357971f94b79b7672785c06a4ea" name="ae269b2f5b2afd46ae16801762ade2c3ba647a6357971f94b79b7672785c06a4ea"></a>SPI_CTRL_EN&#160;</td><td class="fielddoc"><p >SPI control register(8) (r/w): SPI unit enable </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba4d787c993152a9417fcd50f76820c7b0" name="ae269b2f5b2afd46ae16801762ade2c3ba4d787c993152a9417fcd50f76820c7b0"></a>SPI_CTRL_CPHA&#160;</td><td class="fielddoc"><p >SPI control register(9) (r/w): Clock phase </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3babc927c4ea78433de697a9fe96f47248e" name="ae269b2f5b2afd46ae16801762ade2c3babc927c4ea78433de697a9fe96f47248e"></a>SPI_CTRL_PRSC0&#160;</td><td class="fielddoc"><p >SPI control register(10) (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba49c38a34b95c034249a094fbc93e0a61" name="ae269b2f5b2afd46ae16801762ade2c3ba49c38a34b95c034249a094fbc93e0a61"></a>SPI_CTRL_PRSC1&#160;</td><td class="fielddoc"><p >SPI control register(11) (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba7a5244e443e1fe4ff6b7a2176f90ae7a" name="ae269b2f5b2afd46ae16801762ade2c3ba7a5244e443e1fe4ff6b7a2176f90ae7a"></a>SPI_CTRL_PRSC2&#160;</td><td class="fielddoc"><p >SPI control register(12) (r/w): Clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba1b530f98649716c9faa93087b29aad2c" name="ae269b2f5b2afd46ae16801762ade2c3ba1b530f98649716c9faa93087b29aad2c"></a>SPI_CTRL_SIZE0&#160;</td><td class="fielddoc"><p >SPI control register(13) (r/w): Transfer data size lsb (00: 8-bit, 01: 16-bit, 10: 24-bit, 11: 32-bit) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba43280520aa84607c496814259f783824" name="ae269b2f5b2afd46ae16801762ade2c3ba43280520aa84607c496814259f783824"></a>SPI_CTRL_SIZE1&#160;</td><td class="fielddoc"><p >SPI control register(14) (r/w): Transfer data size msb (00: 8-bit, 01: 16-bit, 10: 24-bit, 11: 32-bit) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba7661acb97cc8c6dd7f333be4f4a2d315" name="ae269b2f5b2afd46ae16801762ade2c3ba7661acb97cc8c6dd7f333be4f4a2d315"></a>SPI_CTRL_CPOL&#160;</td><td class="fielddoc"><p >SPI control register(15) (r/w): Clock polarity </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba7957cf1cf3997cd059ed81cba73a688c" name="ae269b2f5b2afd46ae16801762ade2c3ba7957cf1cf3997cd059ed81cba73a688c"></a>SPI_CTRL_BUSY&#160;</td><td class="fielddoc"><p >SPI control register(31) (r/-): SPI busy flag </p>
</td></tr>
</table>

</div>
</div>
<a id="a50ee5bda9789b5cffae281db5d10a1ea" name="a50ee5bda9789b5cffae281db5d10a1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50ee5bda9789b5cffae281db5d10a1ea">&#9670;&nbsp;</a></span>NEORV32_SYSINFO_CACHE_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1ea">NEORV32_SYSINFO_CACHE_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >NEORV32_SYSINFO.CACHE (r/-): Cache configuration </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaaf6149d3ba8346825f75c68839b1ec2cd" name="a50ee5bda9789b5cffae281db5d10a1eaaf6149d3ba8346825f75c68839b1ec2cd"></a>SYSINFO_CACHE_IC_BLOCK_SIZE_0&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (0) (r/-): i-cache: log2(Block size in bytes), bit 0 (via ICACHE_BLOCK_SIZE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa4fdfa4bb5d2e9c764ff8093949fff366" name="a50ee5bda9789b5cffae281db5d10a1eaa4fdfa4bb5d2e9c764ff8093949fff366"></a>SYSINFO_CACHE_IC_BLOCK_SIZE_1&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (1) (r/-): i-cache: log2(Block size in bytes), bit 1 (via ICACHE_BLOCK_SIZE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa8af4d1d9a8bbe90881c97757c06afaf1" name="a50ee5bda9789b5cffae281db5d10a1eaa8af4d1d9a8bbe90881c97757c06afaf1"></a>SYSINFO_CACHE_IC_BLOCK_SIZE_2&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (2) (r/-): i-cache: log2(Block size in bytes), bit 2 (via ICACHE_BLOCK_SIZE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa6347dd2e8a2a78dedd2a189e42574720" name="a50ee5bda9789b5cffae281db5d10a1eaa6347dd2e8a2a78dedd2a189e42574720"></a>SYSINFO_CACHE_IC_BLOCK_SIZE_3&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (3) (r/-): i-cache: log2(Block size in bytes), bit 3 (via ICACHE_BLOCK_SIZE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa921b67944a2ef4f61dd7811c64c89088" name="a50ee5bda9789b5cffae281db5d10a1eaa921b67944a2ef4f61dd7811c64c89088"></a>SYSINFO_CACHE_IC_NUM_BLOCKS_0&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (4) (r/-): i-cache: log2(Number of cache blocks/pages/lines), bit 0 (via ICACHE_NUM_BLOCKS generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa5309dc85890e08673eab49e12d8120c3" name="a50ee5bda9789b5cffae281db5d10a1eaa5309dc85890e08673eab49e12d8120c3"></a>SYSINFO_CACHE_IC_NUM_BLOCKS_1&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (5) (r/-): i-cache: log2(Number of cache blocks/pages/lines), bit 1 (via ICACHE_NUM_BLOCKS generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa375bdc68d2101a78067ace7aadca4506" name="a50ee5bda9789b5cffae281db5d10a1eaa375bdc68d2101a78067ace7aadca4506"></a>SYSINFO_CACHE_IC_NUM_BLOCKS_2&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (6) (r/-): i-cache: log2(Number of cache blocks/pages/lines), bit 2 (via ICACHE_NUM_BLOCKS generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa64d896bcbedcadd16c512926fce8db5b" name="a50ee5bda9789b5cffae281db5d10a1eaa64d896bcbedcadd16c512926fce8db5b"></a>SYSINFO_CACHE_IC_NUM_BLOCKS_3&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (7) (r/-): i-cache: log2(Number of cache blocks/pages/lines), bit 3 (via ICACHE_NUM_BLOCKS generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaad6c4a937c7d46cb6885d6cf97948d837" name="a50ee5bda9789b5cffae281db5d10a1eaad6c4a937c7d46cb6885d6cf97948d837"></a>SYSINFO_CACHE_IC_ASSOCIATIVITY_0&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (8) (r/-): i-cache: log2(associativity), bit 0 (via ICACHE_ASSOCIATIVITY generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaacab6cf47ccfa0c5543e8799f72eb1c1e" name="a50ee5bda9789b5cffae281db5d10a1eaacab6cf47ccfa0c5543e8799f72eb1c1e"></a>SYSINFO_CACHE_IC_ASSOCIATIVITY_1&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (9) (r/-): i-cache: log2(associativity), bit 1 (via ICACHE_ASSOCIATIVITY generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa8392bf019261ed6e0e0580e9d46215d7" name="a50ee5bda9789b5cffae281db5d10a1eaa8392bf019261ed6e0e0580e9d46215d7"></a>SYSINFO_CACHE_IC_ASSOCIATIVITY_2&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (10) (r/-): i-cache: log2(associativity), bit 2 (via ICACHE_ASSOCIATIVITY generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa54db63bb467c480eee304c76f43e4c61" name="a50ee5bda9789b5cffae281db5d10a1eaa54db63bb467c480eee304c76f43e4c61"></a>SYSINFO_CACHE_IC_ASSOCIATIVITY_3&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (11) (r/-): i-cache: log2(associativity), bit 3 (via ICACHE_ASSOCIATIVITY generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaabdf580040a684244065c66fb161474cf" name="a50ee5bda9789b5cffae281db5d10a1eaabdf580040a684244065c66fb161474cf"></a>SYSINFO_CACHE_IC_REPLACEMENT_0&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (12) (r/-): i-cache: replacement policy (0001 = LRU if associativity &gt; 0) bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa2c546bf3458c1d6cd7875d0da31fe1b0" name="a50ee5bda9789b5cffae281db5d10a1eaa2c546bf3458c1d6cd7875d0da31fe1b0"></a>SYSINFO_CACHE_IC_REPLACEMENT_1&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (13) (r/-): i-cache: replacement policy (0001 = LRU if associativity &gt; 0) bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaaea31933d8c2552aab46bb23a54a046e5" name="a50ee5bda9789b5cffae281db5d10a1eaaea31933d8c2552aab46bb23a54a046e5"></a>SYSINFO_CACHE_IC_REPLACEMENT_2&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (14) (r/-): i-cache: replacement policy (0001 = LRU if associativity &gt; 0) bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa000db2272fe0621c9b51798d4f220541" name="a50ee5bda9789b5cffae281db5d10a1eaa000db2272fe0621c9b51798d4f220541"></a>SYSINFO_CACHE_IC_REPLACEMENT_3&#160;</td><td class="fielddoc"><p >SYSINFO_CACHE (15) (r/-): i-cache: replacement policy (0001 = LRU if associativity &gt; 0) bit 3 </p>
</td></tr>
</table>

</div>
</div>
<a id="accff59fb2d738812f05be0f987badb2a" name="accff59fb2d738812f05be0f987badb2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accff59fb2d738812f05be0f987badb2a">&#9670;&nbsp;</a></span>NEORV32_SYSINFO_CPU_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#accff59fb2d738812f05be0f987badb2a">NEORV32_SYSINFO_CPU_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >NEORV32_SYSINFO.CPU (r/-): Implemented CPU sub-extensions/features </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="accff59fb2d738812f05be0f987badb2aa5787279266d8b1048e3cc1360f5fd7eb" name="accff59fb2d738812f05be0f987badb2aa5787279266d8b1048e3cc1360f5fd7eb"></a>SYSINFO_CPU_ZICSR&#160;</td><td class="fielddoc"><p >SYSINFO_CPU (0): Zicsr extension (I sub-extension) available when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="accff59fb2d738812f05be0f987badb2aaf5d854433bc84098bc053c3dfd833a4f" name="accff59fb2d738812f05be0f987badb2aaf5d854433bc84098bc053c3dfd833a4f"></a>SYSINFO_CPU_ZIFENCEI&#160;</td><td class="fielddoc"><p >SYSINFO_CPU (1): Zifencei extension (I sub-extension) available when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="accff59fb2d738812f05be0f987badb2aa6bdaeec977d748e8350e510fac90faa5" name="accff59fb2d738812f05be0f987badb2aa6bdaeec977d748e8350e510fac90faa5"></a>SYSINFO_CPU_ZMMUL&#160;</td><td class="fielddoc"><p >SYSINFO_CPU (2): Zmmul extension (M sub-extension) available when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="accff59fb2d738812f05be0f987badb2aa1127d3be2f5609948e41a9c54314550f" name="accff59fb2d738812f05be0f987badb2aa1127d3be2f5609948e41a9c54314550f"></a>SYSINFO_CPU_ZFINX&#160;</td><td class="fielddoc"><p >SYSINFO_CPU (5): Zfinx extension (F sub-/alternative-extension) available when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="accff59fb2d738812f05be0f987badb2aa95d5b0197dcce83622da713e09d69e23" name="accff59fb2d738812f05be0f987badb2aa95d5b0197dcce83622da713e09d69e23"></a>SYSINFO_CPU_ZXSCNT&#160;</td><td class="fielddoc"><p >SYSINFO_CPU (6): Custom extension - Small CPU counters: "cycle" &amp; "instret" CSRs have less than 64-bit when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="accff59fb2d738812f05be0f987badb2aab416f92acde3f4a5726414032e27a6f0" name="accff59fb2d738812f05be0f987badb2aab416f92acde3f4a5726414032e27a6f0"></a>SYSINFO_CPU_ZICNTR&#160;</td><td class="fielddoc"><p >SYSINFO_CPU (7): Basie CPU counters available when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="accff59fb2d738812f05be0f987badb2aaabc39f58825c18b503884c1b7d623685" name="accff59fb2d738812f05be0f987badb2aaabc39f58825c18b503884c1b7d623685"></a>SYSINFO_CPU_PMP&#160;</td><td class="fielddoc"><p >SYSINFO_CPU (8): PMP (physical memory protection) extension available when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="accff59fb2d738812f05be0f987badb2aa3acbc48425b777ef679d45543af22166" name="accff59fb2d738812f05be0f987badb2aa3acbc48425b777ef679d45543af22166"></a>SYSINFO_CPU_ZIHPM&#160;</td><td class="fielddoc"><p >SYSINFO_CPU (9): HPM (hardware performance monitors) extension available when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="accff59fb2d738812f05be0f987badb2aad147fd5212ab9a12a4e7536d4e407207" name="accff59fb2d738812f05be0f987badb2aad147fd5212ab9a12a4e7536d4e407207"></a>SYSINFO_CPU_DEBUGMODE&#160;</td><td class="fielddoc"><p >SYSINFO_CPU (10): RISC-V CPU debug mode available when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="accff59fb2d738812f05be0f987badb2aa8fc81a31dc885133d6265d6cb279863f" name="accff59fb2d738812f05be0f987badb2aa8fc81a31dc885133d6265d6cb279863f"></a>SYSINFO_CPU_FASTMUL&#160;</td><td class="fielddoc"><p >SYSINFO_CPU (30): fast multiplications (via FAST_MUL_EN generic) available when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="accff59fb2d738812f05be0f987badb2aa9ed29ba5c0c9de077044b4f1038649bf" name="accff59fb2d738812f05be0f987badb2aa9ed29ba5c0c9de077044b4f1038649bf"></a>SYSINFO_CPU_FASTSHIFT&#160;</td><td class="fielddoc"><p >SYSINFO_CPU (31): fast shifts (via FAST_SHIFT_EN generic) available when set (r/-) </p>
</td></tr>
</table>

</div>
</div>
<a id="ae41ebd5785b09640a00df194b1a0fa08" name="ae41ebd5785b09640a00df194b1a0fa08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae41ebd5785b09640a00df194b1a0fa08">&#9670;&nbsp;</a></span>NEORV32_SYSINFO_SOC_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ae41ebd5785b09640a00df194b1a0fa08">NEORV32_SYSINFO_SOC_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >NEORV32_SYSINFO.SOC (r/-): Implemented processor devices/features </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a6899a935ae8c4aef08d828f250342e9a" name="ae41ebd5785b09640a00df194b1a0fa08a6899a935ae8c4aef08d828f250342e9a"></a>SYSINFO_SOC_BOOTLOADER&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (0) (r/-): Bootloader implemented when 1 (via INT_BOOTLOADER_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08ad6e787a559bd9dd97fd324a5008f305a" name="ae41ebd5785b09640a00df194b1a0fa08ad6e787a559bd9dd97fd324a5008f305a"></a>SYSINFO_SOC_MEM_EXT&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (1) (r/-): External bus interface implemented when 1 (via MEM_EXT_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a1c2fbb0cc03a1df2e5e8a472f3f1ca57" name="ae41ebd5785b09640a00df194b1a0fa08a1c2fbb0cc03a1df2e5e8a472f3f1ca57"></a>SYSINFO_SOC_MEM_INT_IMEM&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (2) (r/-): Processor-internal instruction memory implemented when 1 (via MEM_INT_IMEM_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a58ff6e112c09f798be014fdf84385135" name="ae41ebd5785b09640a00df194b1a0fa08a58ff6e112c09f798be014fdf84385135"></a>SYSINFO_SOC_MEM_INT_DMEM&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (3) (r/-): Processor-internal data memory implemented when 1 (via MEM_INT_DMEM_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a8382663020b2658f747c9770bde706b6" name="ae41ebd5785b09640a00df194b1a0fa08a8382663020b2658f747c9770bde706b6"></a>SYSINFO_SOC_MEM_EXT_ENDIAN&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (4) (r/-): External bus interface uses BIG-endian byte-order when 1 (via MEM_EXT_BIG_ENDIAN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a124c4c2b101008b0e3f1d82efec11c26" name="ae41ebd5785b09640a00df194b1a0fa08a124c4c2b101008b0e3f1d82efec11c26"></a>SYSINFO_SOC_ICACHE&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (5) (r/-): Processor-internal instruction cache implemented when 1 (via ICACHE_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a3e50b1c24eec0f1811d5630e6dd33e93" name="ae41ebd5785b09640a00df194b1a0fa08a3e50b1c24eec0f1811d5630e6dd33e93"></a>SYSINFO_SOC_OCD&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (14) (r/-): On-chip debugger implemented when 1 (via ON_CHIP_DEBUGGER_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a138fff30002d27ac0fecbb78f4c26d62" name="ae41ebd5785b09640a00df194b1a0fa08a138fff30002d27ac0fecbb78f4c26d62"></a>SYSINFO_SOC_HW_RESET&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (15) (r/-): Dedicated hardware reset of core registers implemented when 1 (via package's dedicated_reset_c constant) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a62a2337b33a2f65b6efd5c91e699c2d1" name="ae41ebd5785b09640a00df194b1a0fa08a62a2337b33a2f65b6efd5c91e699c2d1"></a>SYSINFO_SOC_IO_GPIO&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (16) (r/-): General purpose input/output port unit implemented when 1 (via IO_GPIO_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a5458b7ad729818c2f42e20c61fcffe2d" name="ae41ebd5785b09640a00df194b1a0fa08a5458b7ad729818c2f42e20c61fcffe2d"></a>SYSINFO_SOC_IO_MTIME&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (17) (r/-): Machine system timer implemented when 1 (via IO_MTIME_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a244710794e00c93e91a7f13d533cb139" name="ae41ebd5785b09640a00df194b1a0fa08a244710794e00c93e91a7f13d533cb139"></a>SYSINFO_SOC_IO_UART0&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (18) (r/-): Primary universal asynchronous receiver/transmitter 0 implemented when 1 (via IO_UART0_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a4cf4b1a83a4b52efbf26eace21f5ab20" name="ae41ebd5785b09640a00df194b1a0fa08a4cf4b1a83a4b52efbf26eace21f5ab20"></a>SYSINFO_SOC_IO_SPI&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (19) (r/-): Serial peripheral interface implemented when 1 (via IO_SPI_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a179401244ac42bc4aac3108ca9bbb9c3" name="ae41ebd5785b09640a00df194b1a0fa08a179401244ac42bc4aac3108ca9bbb9c3"></a>SYSINFO_SOC_IO_TWI&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (20) (r/-): Two-wire interface implemented when 1 (via IO_TWI_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a8dc202143c3b13850bccf16380466399" name="ae41ebd5785b09640a00df194b1a0fa08a8dc202143c3b13850bccf16380466399"></a>SYSINFO_SOC_IO_PWM&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (21) (r/-): Pulse-width modulation unit implemented when 1 (via IO_PWM_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08afc964f39427cbc4090a960967eada7be" name="ae41ebd5785b09640a00df194b1a0fa08afc964f39427cbc4090a960967eada7be"></a>SYSINFO_SOC_IO_WDT&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (22) (r/-): Watchdog timer implemented when 1 (via IO_WDT_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08ae725c2452eeb33e3230dcfb3450598e6" name="ae41ebd5785b09640a00df194b1a0fa08ae725c2452eeb33e3230dcfb3450598e6"></a>SYSINFO_SOC_IO_CFS&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (23) (r/-): Custom functions subsystem implemented when 1 (via IO_CFS_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a44892276837b2b1bbe6ef9faa715ad5d" name="ae41ebd5785b09640a00df194b1a0fa08a44892276837b2b1bbe6ef9faa715ad5d"></a>SYSINFO_SOC_IO_TRNG&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (24) (r/-): True random number generator implemented when 1 (via IO_TRNG_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a26b25f1b47f62e98ff0920544f56b57e" name="ae41ebd5785b09640a00df194b1a0fa08a26b25f1b47f62e98ff0920544f56b57e"></a>SYSINFO_SOC_IO_SLINK&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (25) (r/-): Stream link interface implemented when 1 (via SLINK_NUM_RX &amp; SLINK_NUM_TX generics) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a52b0ca1ef2af5e9c9a0250440b2de9e5" name="ae41ebd5785b09640a00df194b1a0fa08a52b0ca1ef2af5e9c9a0250440b2de9e5"></a>SYSINFO_SOC_IO_UART1&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (26) (r/-): Secondary universal asynchronous receiver/transmitter 1 implemented when 1 (via IO_UART1_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a164c5c9dc702b4b5fc71110fc047c7f1" name="ae41ebd5785b09640a00df194b1a0fa08a164c5c9dc702b4b5fc71110fc047c7f1"></a>SYSINFO_SOC_IO_NEOLED&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (27) (r/-): NeoPixel-compatible smart LED interface implemented when 1 (via IO_NEOLED_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08ad1b8d38e3715485242756cd37b7c1fe9" name="ae41ebd5785b09640a00df194b1a0fa08ad1b8d38e3715485242756cd37b7c1fe9"></a>SYSINFO_SOC_IO_XIRQ&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (28) (r/-): External interrupt controller implemented when 1 (via XIRQ_NUM_IO generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae41ebd5785b09640a00df194b1a0fa08a4aea6c006f9c999720b1dd6166a01afe" name="ae41ebd5785b09640a00df194b1a0fa08a4aea6c006f9c999720b1dd6166a01afe"></a>SYSINFO_SOC_IO_GPTMR&#160;</td><td class="fielddoc"><p >SYSINFO_FEATURES (29) (r/-): General purpose timer implemented when 1 (via IO_GPTMR_EN generic) </p>
</td></tr>
</table>

</div>
</div>
<a id="a1440e1355bf5bff17760992adc156b1a" name="a1440e1355bf5bff17760992adc156b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1440e1355bf5bff17760992adc156b1a">&#9670;&nbsp;</a></span>NEORV32_TRNG_CTRL_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a1440e1355bf5bff17760992adc156b1a">NEORV32_TRNG_CTRL_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TRNG control/data register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a1440e1355bf5bff17760992adc156b1aa50bb6e10e245a977dcf29a7a138776c6" name="a1440e1355bf5bff17760992adc156b1aa50bb6e10e245a977dcf29a7a138776c6"></a>TRNG_CTRL_DATA_LSB&#160;</td><td class="fielddoc"><p >TRNG data/control register(0) (r/-): Random data byte LSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a1440e1355bf5bff17760992adc156b1aa95620874acc9393a05d670824c0bbed2" name="a1440e1355bf5bff17760992adc156b1aa95620874acc9393a05d670824c0bbed2"></a>TRNG_CTRL_DATA_MSB&#160;</td><td class="fielddoc"><p >TRNG data/control register(7) (r/-): Random data byte MSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a1440e1355bf5bff17760992adc156b1aa0bdf0194eefe95884c5c5853a2f7670d" name="a1440e1355bf5bff17760992adc156b1aa0bdf0194eefe95884c5c5853a2f7670d"></a>TRNG_CTRL_EN&#160;</td><td class="fielddoc"><p >TRNG data/control register(30) (r/w): TRNG enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a1440e1355bf5bff17760992adc156b1aa2e0079358668db409fb763eaccb93da9" name="a1440e1355bf5bff17760992adc156b1aa2e0079358668db409fb763eaccb93da9"></a>TRNG_CTRL_VALID&#160;</td><td class="fielddoc"><p >TRNG data/control register(31) (r/-): Random data output valid </p>
</td></tr>
</table>

</div>
</div>
<a id="a71ef393d3b34d2dd0698590994b7dafa" name="a71ef393d3b34d2dd0698590994b7dafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ef393d3b34d2dd0698590994b7dafa">&#9670;&nbsp;</a></span>NEORV32_TWI_CTRL_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a71ef393d3b34d2dd0698590994b7dafa">NEORV32_TWI_CTRL_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TWI control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a71ef393d3b34d2dd0698590994b7dafaa43381fe5ab9fe64ebdf76638eba5a694" name="a71ef393d3b34d2dd0698590994b7dafaa43381fe5ab9fe64ebdf76638eba5a694"></a>TWI_CTRL_EN&#160;</td><td class="fielddoc"><p >TWI control register(0) (r/w): TWI enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a71ef393d3b34d2dd0698590994b7dafaaffcce043aab192f4b6a330b3d563008b" name="a71ef393d3b34d2dd0698590994b7dafaaffcce043aab192f4b6a330b3d563008b"></a>TWI_CTRL_START&#160;</td><td class="fielddoc"><p >TWI control register(1) (-/w): Generate START condition, auto-clears </p>
</td></tr>
<tr><td class="fieldname"><a id="a71ef393d3b34d2dd0698590994b7dafaa0b6a8ef826204702a09f382a62edbbce" name="a71ef393d3b34d2dd0698590994b7dafaa0b6a8ef826204702a09f382a62edbbce"></a>TWI_CTRL_STOP&#160;</td><td class="fielddoc"><p >TWI control register(2) (-/w): Generate STOP condition, auto-clears </p>
</td></tr>
<tr><td class="fieldname"><a id="a71ef393d3b34d2dd0698590994b7dafaa9033ac6cc891bff0da52449aa4b6a8d9" name="a71ef393d3b34d2dd0698590994b7dafaa9033ac6cc891bff0da52449aa4b6a8d9"></a>TWI_CTRL_PRSC0&#160;</td><td class="fielddoc"><p >TWI control register(3) (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a71ef393d3b34d2dd0698590994b7dafaa8b666cd2e40ca9ba3f9a635f0ed107df" name="a71ef393d3b34d2dd0698590994b7dafaa8b666cd2e40ca9ba3f9a635f0ed107df"></a>TWI_CTRL_PRSC1&#160;</td><td class="fielddoc"><p >TWI control register(4) (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a71ef393d3b34d2dd0698590994b7dafaa4d55ed983ca2f94fa9deac196d949b31" name="a71ef393d3b34d2dd0698590994b7dafaa4d55ed983ca2f94fa9deac196d949b31"></a>TWI_CTRL_PRSC2&#160;</td><td class="fielddoc"><p >TWI control register(5) (r/w): Clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a71ef393d3b34d2dd0698590994b7dafaac15fbbe7bc0d51607772deabf00626f4" name="a71ef393d3b34d2dd0698590994b7dafaac15fbbe7bc0d51607772deabf00626f4"></a>TWI_CTRL_MACK&#160;</td><td class="fielddoc"><p >TWI control register(6) (r/w): Generate ACK by controller for each transmission </p>
</td></tr>
<tr><td class="fieldname"><a id="a71ef393d3b34d2dd0698590994b7dafaaa823bf1fa6cfdadac680311deac6bf80" name="a71ef393d3b34d2dd0698590994b7dafaaa823bf1fa6cfdadac680311deac6bf80"></a>TWI_CTRL_ACK&#160;</td><td class="fielddoc"><p >TWI control register(30) (r/-): ACK received when set </p>
</td></tr>
<tr><td class="fieldname"><a id="a71ef393d3b34d2dd0698590994b7dafaa443a2a65ee810f428d40a4f8474d8e6d" name="a71ef393d3b34d2dd0698590994b7dafaa443a2a65ee810f428d40a4f8474d8e6d"></a>TWI_CTRL_BUSY&#160;</td><td class="fielddoc"><p >TWI control register(31) (r/-): Transfer in progress, busy flag </p>
</td></tr>
</table>

</div>
</div>
<a id="a02eb82a951d467a4b142efc1ba7a88ed" name="a02eb82a951d467a4b142efc1ba7a88ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02eb82a951d467a4b142efc1ba7a88ed">&#9670;&nbsp;</a></span>NEORV32_TWI_DATA_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a02eb82a951d467a4b142efc1ba7a88ed">NEORV32_TWI_DATA_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >WTD receive/transmit data register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a02eb82a951d467a4b142efc1ba7a88edadec86bfa3d76a96fb35435c8081172e2" name="a02eb82a951d467a4b142efc1ba7a88edadec86bfa3d76a96fb35435c8081172e2"></a>TWI_DATA_LSB&#160;</td><td class="fielddoc"><p >TWI data register(0) (r/w): Receive/transmit data (8-bit) LSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a02eb82a951d467a4b142efc1ba7a88eda3c407415ad156f134f3869216dc82482" name="a02eb82a951d467a4b142efc1ba7a88eda3c407415ad156f134f3869216dc82482"></a>TWI_DATA_MSB&#160;</td><td class="fielddoc"><p >TWI data register(7) (r/w): Receive/transmit data (8-bit) MSB </p>
</td></tr>
</table>

</div>
</div>
<a id="ad9f75f453beca1619344bb4213352afc" name="ad9f75f453beca1619344bb4213352afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f75f453beca1619344bb4213352afc">&#9670;&nbsp;</a></span>NEORV32_UART_CTRL_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ad9f75f453beca1619344bb4213352afc">NEORV32_UART_CTRL_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART0/UART1 control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afcaca5f1d19f1b8e9e272e03ab7d8ac3b59" name="ad9f75f453beca1619344bb4213352afcaca5f1d19f1b8e9e272e03ab7d8ac3b59"></a>UART_CTRL_BAUD00&#160;</td><td class="fielddoc"><p >UART control register(0) (r/w): BAUD rate config value lsb (12-bit, bit 0) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afcae8cd3509eb09f0551ee02b850aabe7a8" name="ad9f75f453beca1619344bb4213352afcae8cd3509eb09f0551ee02b850aabe7a8"></a>UART_CTRL_BAUD01&#160;</td><td class="fielddoc"><p >UART control register(1) (r/w): BAUD rate config value (12-bit, bit 1) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca375db86f195c7f8236a327a08b21c581" name="ad9f75f453beca1619344bb4213352afca375db86f195c7f8236a327a08b21c581"></a>UART_CTRL_BAUD02&#160;</td><td class="fielddoc"><p >UART control register(2) (r/w): BAUD rate config value (12-bit, bit 2) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca28bdff392ed764af71a637b6e726e3bb" name="ad9f75f453beca1619344bb4213352afca28bdff392ed764af71a637b6e726e3bb"></a>UART_CTRL_BAUD03&#160;</td><td class="fielddoc"><p >UART control register(3) (r/w): BAUD rate config value (12-bit, bit 3) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca93f8cfa894b72f844747fd4f80f0f632" name="ad9f75f453beca1619344bb4213352afca93f8cfa894b72f844747fd4f80f0f632"></a>UART_CTRL_BAUD04&#160;</td><td class="fielddoc"><p >UART control register(4) (r/w): BAUD rate config value (12-bit, bit 4) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca90fb85d564c8f50fa93072cc58ac7abc" name="ad9f75f453beca1619344bb4213352afca90fb85d564c8f50fa93072cc58ac7abc"></a>UART_CTRL_BAUD05&#160;</td><td class="fielddoc"><p >UART control register(5) (r/w): BAUD rate config value (12-bit, bit 4) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afcab322251f6b7238d0ed0e72e7816b8f20" name="ad9f75f453beca1619344bb4213352afcab322251f6b7238d0ed0e72e7816b8f20"></a>UART_CTRL_BAUD06&#160;</td><td class="fielddoc"><p >UART control register(6) (r/w): BAUD rate config value (12-bit, bit 5) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca662508c0816899fc005e2467871738ec" name="ad9f75f453beca1619344bb4213352afca662508c0816899fc005e2467871738ec"></a>UART_CTRL_BAUD07&#160;</td><td class="fielddoc"><p >UART control register(7) (r/w): BAUD rate config value (12-bit, bit 6) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca039436da52a72b02240c2de91fe67ecf" name="ad9f75f453beca1619344bb4213352afca039436da52a72b02240c2de91fe67ecf"></a>UART_CTRL_BAUD08&#160;</td><td class="fielddoc"><p >UART control register(8) (r/w): BAUD rate config value (12-bit, bit 7) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afcaf33c454be480de86dd487e012d13938b" name="ad9f75f453beca1619344bb4213352afcaf33c454be480de86dd487e012d13938b"></a>UART_CTRL_BAUD09&#160;</td><td class="fielddoc"><p >UART control register(9) (r/w): BAUD rate config value (12-bit, bit 8) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afcab812c23b1ae0de944e27e6fac743ec46" name="ad9f75f453beca1619344bb4213352afcab812c23b1ae0de944e27e6fac743ec46"></a>UART_CTRL_BAUD10&#160;</td><td class="fielddoc"><p >UART control register(10) (r/w): BAUD rate config value (12-bit, bit 9) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca3255052fa8e45232ddf43fb65072b25d" name="ad9f75f453beca1619344bb4213352afca3255052fa8e45232ddf43fb65072b25d"></a>UART_CTRL_BAUD11&#160;</td><td class="fielddoc"><p >UART control register(11) (r/w): BAUD rate config value msb (12-bit, bit 0) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca42ed376220259ab22c6f837d08273ef1" name="ad9f75f453beca1619344bb4213352afca42ed376220259ab22c6f837d08273ef1"></a>UART_CTRL_SIM_MODE&#160;</td><td class="fielddoc"><p >UART control register(12) (r/w): Simulation output override enable, for use in simulation only </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afcae245a524be6f94129d11661ecfdf8f3d" name="ad9f75f453beca1619344bb4213352afcae245a524be6f94129d11661ecfdf8f3d"></a>UART_CTRL_RX_EMPTY&#160;</td><td class="fielddoc"><p >UART control register(13) (r/-): RX FIFO is empty </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca3fc934d0ce6b36e3e131c6682db22247" name="ad9f75f453beca1619344bb4213352afca3fc934d0ce6b36e3e131c6682db22247"></a>UART_CTRL_RX_HALF&#160;</td><td class="fielddoc"><p >UART control register(14) (r/-): RX FIFO is at least half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca47c44fa21e51401621c28019025c1166" name="ad9f75f453beca1619344bb4213352afca47c44fa21e51401621c28019025c1166"></a>UART_CTRL_RX_FULL&#160;</td><td class="fielddoc"><p >UART control register(15) (r/-): RX FIFO is full </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afcac5c044233b6c4162cf862f3d9831ef46" name="ad9f75f453beca1619344bb4213352afcac5c044233b6c4162cf862f3d9831ef46"></a>UART_CTRL_TX_EMPTY&#160;</td><td class="fielddoc"><p >UART control register(16) (r/-): TX FIFO is empty </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca843d760da34ee52ae51d6426841a35b1" name="ad9f75f453beca1619344bb4213352afca843d760da34ee52ae51d6426841a35b1"></a>UART_CTRL_TX_HALF&#160;</td><td class="fielddoc"><p >UART control register(17) (r/-): TX FIFO is at least half-full </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca36b4195e5d1f12e1fd1a0d30cad0e411" name="ad9f75f453beca1619344bb4213352afca36b4195e5d1f12e1fd1a0d30cad0e411"></a>UART_CTRL_TX_FULL&#160;</td><td class="fielddoc"><p >UART control register(18) (r/-): TX FIFO is full </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca6a2a7224dc07ff7734bea11b2d6d1ae2" name="ad9f75f453beca1619344bb4213352afca6a2a7224dc07ff7734bea11b2d6d1ae2"></a>UART_CTRL_RTS_EN&#160;</td><td class="fielddoc"><p >UART control register(20) (r/w): Enable hardware flow control: Assert RTS output if UART.RX is ready to receive </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afcac49d28922eff794ba767070ec79afd78" name="ad9f75f453beca1619344bb4213352afcac49d28922eff794ba767070ec79afd78"></a>UART_CTRL_CTS_EN&#160;</td><td class="fielddoc"><p >UART control register(21) (r/w): Enable hardware flow control: UART.TX starts sending only if CTS input is asserted </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afcad4f40b68321ea2e7b5b27b9712717d2e" name="ad9f75f453beca1619344bb4213352afcad4f40b68321ea2e7b5b27b9712717d2e"></a>UART_CTRL_PMODE0&#160;</td><td class="fielddoc"><p >UART control register(22) (r/w): Parity configuration (0=even; 1=odd) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca57a3d5fdae9664b31acc1b2ad9b9f839" name="ad9f75f453beca1619344bb4213352afca57a3d5fdae9664b31acc1b2ad9b9f839"></a>UART_CTRL_PMODE1&#160;</td><td class="fielddoc"><p >UART control register(23) (r/w): Parity bit enabled when set </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca1ddbca448bb30c77c42499fff1312183" name="ad9f75f453beca1619344bb4213352afca1ddbca448bb30c77c42499fff1312183"></a>UART_CTRL_PRSC0&#160;</td><td class="fielddoc"><p >UART control register(24) (r/w): BAUD rate clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca9c1d8e8763a653339210ff4e6e3067d2" name="ad9f75f453beca1619344bb4213352afca9c1d8e8763a653339210ff4e6e3067d2"></a>UART_CTRL_PRSC1&#160;</td><td class="fielddoc"><p >UART control register(25) (r/w): BAUD rate clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca8afd60e4bd3854fab623b91fa4f33f70" name="ad9f75f453beca1619344bb4213352afca8afd60e4bd3854fab623b91fa4f33f70"></a>UART_CTRL_PRSC2&#160;</td><td class="fielddoc"><p >UART control register(26) (r/w): BAUD rate clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afcac0694a1231d4eba522901ca57957295b" name="ad9f75f453beca1619344bb4213352afcac0694a1231d4eba522901ca57957295b"></a>UART_CTRL_CTS&#160;</td><td class="fielddoc"><p >UART control register(27) (r/-): current state of CTS input </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca38f6c0e5991f8f80159a388c1080f7c2" name="ad9f75f453beca1619344bb4213352afca38f6c0e5991f8f80159a388c1080f7c2"></a>UART_CTRL_EN&#160;</td><td class="fielddoc"><p >UART control register(28) (r/w): UART global enable </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afcadf2fefb615c09288406dcd7d8d51812c" name="ad9f75f453beca1619344bb4213352afcadf2fefb615c09288406dcd7d8d51812c"></a>UART_CTRL_RX_IRQ&#160;</td><td class="fielddoc"><p >UART control register(29) (r/w): RX IRQ mode: 1=FIFO at least half-full; 0=FIFO not empty </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca8c2f5dbca0d0e8a16f6edf35b276b568" name="ad9f75f453beca1619344bb4213352afca8c2f5dbca0d0e8a16f6edf35b276b568"></a>UART_CTRL_TX_IRQ&#160;</td><td class="fielddoc"><p >UART control register(30) (r/w): TX IRQ mode: 1=FIFO less than half-full; 0=FIFO not full </p>
</td></tr>
<tr><td class="fieldname"><a id="ad9f75f453beca1619344bb4213352afca0eb636d8b7961d7073c5c7341b5bbe25" name="ad9f75f453beca1619344bb4213352afca0eb636d8b7961d7073c5c7341b5bbe25"></a>UART_CTRL_TX_BUSY&#160;</td><td class="fielddoc"><p >UART control register(31) (r/-): Transmitter is busy when set </p>
</td></tr>
</table>

</div>
</div>
<a id="adcf35350a9ea18a59c32c35f528643f2" name="adcf35350a9ea18a59c32c35f528643f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf35350a9ea18a59c32c35f528643f2">&#9670;&nbsp;</a></span>NEORV32_UART_DATA_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2">NEORV32_UART_DATA_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART0/UART1 receive/transmit data register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2ab58c4f78a8089cb8092f8e5a3b3297a4" name="adcf35350a9ea18a59c32c35f528643f2ab58c4f78a8089cb8092f8e5a3b3297a4"></a>UART_DATA_LSB&#160;</td><td class="fielddoc"><p >UART receive/transmit data register(0) (r/w): Receive/transmit data LSB (bit 0) </p>
</td></tr>
<tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2a57af69d69524945df3181580f67f96b3" name="adcf35350a9ea18a59c32c35f528643f2a57af69d69524945df3181580f67f96b3"></a>UART_DATA_MSB&#160;</td><td class="fielddoc"><p >UART receive/transmit data register(7) (r/w): Receive/transmit data MSB (bit 7) </p>
</td></tr>
<tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2affa28d10a79800a2fdef474b6d141fab" name="adcf35350a9ea18a59c32c35f528643f2affa28d10a79800a2fdef474b6d141fab"></a>UART_DATA_PERR&#160;</td><td class="fielddoc"><p >UART receive/transmit data register(18) (r/-): RX parity error detected when set </p>
</td></tr>
<tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2a64661738bdec220d9728a17a9aa01e7e" name="adcf35350a9ea18a59c32c35f528643f2a64661738bdec220d9728a17a9aa01e7e"></a>UART_DATA_FERR&#160;</td><td class="fielddoc"><p >UART receive/transmit data register(29) (r/-): RX frame error (no valid stop bit) detected when set </p>
</td></tr>
<tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2a5baff16a3fa289b93bff9dad6c5cdaaf" name="adcf35350a9ea18a59c32c35f528643f2a5baff16a3fa289b93bff9dad6c5cdaaf"></a>UART_DATA_OVERR&#160;</td><td class="fielddoc"><p >UART receive/transmit data register(30) (r/-): RX data overrun when set </p>
</td></tr>
<tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2adf1e4d52a39e7bb5fa7b81f780b712f6" name="adcf35350a9ea18a59c32c35f528643f2adf1e4d52a39e7bb5fa7b81f780b712f6"></a>UART_DATA_AVAIL&#160;</td><td class="fielddoc"><p >UART receive/transmit data register(31) (r/-): RX data available when set <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a id="a2312d68f890e3d3886a3e75e21b1f66f" name="a2312d68f890e3d3886a3e75e21b1f66f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2312d68f890e3d3886a3e75e21b1f66f">&#9670;&nbsp;</a></span>NEORV32_UART_FLOW_CONTROL_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a2312d68f890e3d3886a3e75e21b1f66f">NEORV32_UART_FLOW_CONTROL_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART0/UART1 hardware flow control configuration </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2312d68f890e3d3886a3e75e21b1f66faf106a175dce01914003721577c659edc" name="a2312d68f890e3d3886a3e75e21b1f66faf106a175dce01914003721577c659edc"></a>FLOW_CONTROL_NONE&#160;</td><td class="fielddoc"><p >0b00: No hardware flow control </p>
</td></tr>
<tr><td class="fieldname"><a id="a2312d68f890e3d3886a3e75e21b1f66fa7b3bf5a6e1bb3f83d09e47feec47f0c8" name="a2312d68f890e3d3886a3e75e21b1f66fa7b3bf5a6e1bb3f83d09e47feec47f0c8"></a>FLOW_CONTROL_RTS&#160;</td><td class="fielddoc"><p >0b01: Assert RTS output if UART.RX is ready to receive </p>
</td></tr>
<tr><td class="fieldname"><a id="a2312d68f890e3d3886a3e75e21b1f66faa0161b017fd2ca1799809b186301e1ca" name="a2312d68f890e3d3886a3e75e21b1f66faa0161b017fd2ca1799809b186301e1ca"></a>FLOW_CONTROL_CTS&#160;</td><td class="fielddoc"><p >0b10: UART.TX starts sending only if CTS input is asserted </p>
</td></tr>
<tr><td class="fieldname"><a id="a2312d68f890e3d3886a3e75e21b1f66faff1e0be40d8d7d70f3043e794f443c94" name="a2312d68f890e3d3886a3e75e21b1f66faff1e0be40d8d7d70f3043e794f443c94"></a>FLOW_CONTROL_RTSCTS&#160;</td><td class="fielddoc"><p >0b11: Assert RTS output if UART.RX is ready to receive &amp; UART.TX starts sending only if CTS input is asserted </p>
</td></tr>
</table>

</div>
</div>
<a id="aff01c21473e24aae8e273d4ad4b2e363" name="aff01c21473e24aae8e273d4ad4b2e363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff01c21473e24aae8e273d4ad4b2e363">&#9670;&nbsp;</a></span>NEORV32_UART_PARITY_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#aff01c21473e24aae8e273d4ad4b2e363">NEORV32_UART_PARITY_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART0/UART1 parity configuration </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aff01c21473e24aae8e273d4ad4b2e363a90674e2854f8cd4ce76ea0b4cd4546cc" name="aff01c21473e24aae8e273d4ad4b2e363a90674e2854f8cd4ce76ea0b4cd4546cc"></a>PARITY_NONE&#160;</td><td class="fielddoc"><p >0b00: No parity bit at all </p>
</td></tr>
<tr><td class="fieldname"><a id="aff01c21473e24aae8e273d4ad4b2e363ae6172576b70fc73aefabd529c103c9b8" name="aff01c21473e24aae8e273d4ad4b2e363ae6172576b70fc73aefabd529c103c9b8"></a>PARITY_EVEN&#160;</td><td class="fielddoc"><p >0b10: Even parity </p>
</td></tr>
<tr><td class="fieldname"><a id="aff01c21473e24aae8e273d4ad4b2e363a41443d13b163ffeaf59c4667472bc49c" name="aff01c21473e24aae8e273d4ad4b2e363a41443d13b163ffeaf59c4667472bc49c"></a>PARITY_ODD&#160;</td><td class="fielddoc"><p >0b11: Odd parity </p>
</td></tr>
</table>

</div>
</div>
<a id="a0a4cb24fd818277c5bb9b10ff519f23e" name="a0a4cb24fd818277c5bb9b10ff519f23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a4cb24fd818277c5bb9b10ff519f23e">&#9670;&nbsp;</a></span>NEORV32_WDT_CTRL_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a0a4cb24fd818277c5bb9b10ff519f23e">NEORV32_WDT_CTRL_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >WTD control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0a4cb24fd818277c5bb9b10ff519f23ea0e078b41b69bd6089acceb592e14553f" name="a0a4cb24fd818277c5bb9b10ff519f23ea0e078b41b69bd6089acceb592e14553f"></a>WDT_CTRL_EN&#160;</td><td class="fielddoc"><p >WDT control register(0) (r/w): Watchdog enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a4cb24fd818277c5bb9b10ff519f23ea203b5becc2a0981d70d2eaeaf18f9643" name="a0a4cb24fd818277c5bb9b10ff519f23ea203b5becc2a0981d70d2eaeaf18f9643"></a>WDT_CTRL_CLK_SEL0&#160;</td><td class="fielddoc"><p >WDT control register(1) (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a4cb24fd818277c5bb9b10ff519f23ea98722f7fd8ba19bb9f9a4cd6bd7e0ebd" name="a0a4cb24fd818277c5bb9b10ff519f23ea98722f7fd8ba19bb9f9a4cd6bd7e0ebd"></a>WDT_CTRL_CLK_SEL1&#160;</td><td class="fielddoc"><p >WDT control register(2) (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a4cb24fd818277c5bb9b10ff519f23eacb325d8aa5776ba64fa6a936f5fde446" name="a0a4cb24fd818277c5bb9b10ff519f23eacb325d8aa5776ba64fa6a936f5fde446"></a>WDT_CTRL_CLK_SEL2&#160;</td><td class="fielddoc"><p >WDT control register(3) (r/w): Clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a4cb24fd818277c5bb9b10ff519f23ea2aac12d4f7bc8fa1544103ce9ac354b3" name="a0a4cb24fd818277c5bb9b10ff519f23ea2aac12d4f7bc8fa1544103ce9ac354b3"></a>WDT_CTRL_MODE&#160;</td><td class="fielddoc"><p >WDT control register(4) (r/w): Watchdog mode: 0=timeout causes interrupt, 1=timeout causes processor reset </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a4cb24fd818277c5bb9b10ff519f23eafdd0b0104cca8b02889a7268c94489f1" name="a0a4cb24fd818277c5bb9b10ff519f23eafdd0b0104cca8b02889a7268c94489f1"></a>WDT_CTRL_RCAUSE&#160;</td><td class="fielddoc"><p >WDT control register(5) (r/-): Cause of last system reset: 0=external reset, 1=watchdog </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a4cb24fd818277c5bb9b10ff519f23eac188853a7bf634640e45d999121ec556" name="a0a4cb24fd818277c5bb9b10ff519f23eac188853a7bf634640e45d999121ec556"></a>WDT_CTRL_RESET&#160;</td><td class="fielddoc"><p >WDT control register(6) (-/w): Reset WDT counter when set, auto-clears </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a4cb24fd818277c5bb9b10ff519f23ea5158f40be3ea6e407c67e46aeca4bea4" name="a0a4cb24fd818277c5bb9b10ff519f23ea5158f40be3ea6e407c67e46aeca4bea4"></a>WDT_CTRL_FORCE&#160;</td><td class="fielddoc"><p >WDT control register(7) (-/w): Force WDT action, auto-clears </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a4cb24fd818277c5bb9b10ff519f23eadc44267502fceb8e7311dfa502fe54d3" name="a0a4cb24fd818277c5bb9b10ff519f23eadc44267502fceb8e7311dfa502fe54d3"></a>WDT_CTRL_LOCK&#160;</td><td class="fielddoc"><p >WDT control register(8) (r/w): Lock write access to control register, clears on reset (HW or WDT) only </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
