{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1350587292000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1350587292000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 18 13:08:11 2012 " "Processing started: Thu Oct 18 13:08:11 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1350587292000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1350587292000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off des -c des " "Command: quartus_map --read_settings_files=on --write_settings_files=off des -c des" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1350587292000 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1350587292952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des.v 7 7 " "Found 7 design units, including 7 entities, in source file des.v" { { "Info" "ISGN_ENTITY_NAME" "1 des " "Found entity 1: des" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350587293123 ""} { "Info" "ISGN_ENTITY_NAME" "2 K_plus_gen " "Found entity 2: K_plus_gen" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350587293123 ""} { "Info" "ISGN_ENTITY_NAME" "3 CnDn_gen " "Found entity 3: CnDn_gen" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350587293123 ""} { "Info" "ISGN_ENTITY_NAME" "4 kn_gen " "Found entity 4: kn_gen" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350587293123 ""} { "Info" "ISGN_ENTITY_NAME" "5 e_gen " "Found entity 5: e_gen" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350587293123 ""} { "Info" "ISGN_ENTITY_NAME" "6 ip_inv " "Found entity 6: ip_inv" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350587293123 ""} { "Info" "ISGN_ENTITY_NAME" "7 p_gen " "Found entity 7: p_gen" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350587293123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350587293123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "des " "Elaborating entity \"des\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1350587293233 ""}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "cndng 18 CnDn_gen 5 DES.v(24) " "Verilog HDL Module Instantiation error at DES.v(24): instance \"cndng\" specifies 18 actual port connections but module \"CnDn_gen\" only expects 5" {  } { { "DES.v" "" { Text "C:/Users/Keith Robertson/Documents/ECEN3000/DES/DES.v" 24 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "" 0 -1 1350587293279 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1350587293279 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1350587293482 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 18 13:08:13 2012 " "Processing ended: Thu Oct 18 13:08:13 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1350587293482 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1350587293482 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1350587293482 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1350587293482 ""}
