
*** Running vivado
    with args -log design_1_cm_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cm_top_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_cm_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1296.324 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vitis/Day_3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_cm_top_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44272
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1296.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cm_top_0_0' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ip/design_1_cm_top_0_0/synth/design_1_cm_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cm_top' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'cm_top_input_M_value_RAM_AUTO_1R1W' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_input_M_value_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_input_M_value_RAM_AUTO_1R1W' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_input_M_value_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'cm_top_cm_top_Pipeline_1' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_cm_top_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'cm_top_flow_control_loop_pipe_sequential_init' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_flow_control_loop_pipe_sequential_init' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_cm_top_Pipeline_1' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_cm_top_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'cm_top_cm_top_Pipeline_VITIS_LOOP_15_1' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_cm_top_Pipeline_VITIS_LOOP_15_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_cm_top_Pipeline_VITIS_LOOP_15_1' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_cm_top_Pipeline_VITIS_LOOP_15_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'cm_top_cm_top_Pipeline_VITIS_LOOP_22_2' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_cm_top_Pipeline_VITIS_LOOP_22_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'cm_top_cm_top_Pipeline_VITIS_LOOP_22_2_fft_tx_real_ROM_AUTO_1R' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_cm_top_Pipeline_VITIS_LOOP_22_2_fft_tx_real_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './cm_top_cm_top_Pipeline_VITIS_LOOP_22_2_fft_tx_real_ROM_AUTO_1R.dat' is read successfully [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_cm_top_Pipeline_VITIS_LOOP_22_2_fft_tx_real_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_cm_top_Pipeline_VITIS_LOOP_22_2_fft_tx_real_ROM_AUTO_1R' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_cm_top_Pipeline_VITIS_LOOP_22_2_fft_tx_real_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'cm_top_cm_top_Pipeline_VITIS_LOOP_22_2_fft_tx_imag_ROM_AUTO_1R' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_cm_top_Pipeline_VITIS_LOOP_22_2_fft_tx_imag_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './cm_top_cm_top_Pipeline_VITIS_LOOP_22_2_fft_tx_imag_ROM_AUTO_1R.dat' is read successfully [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_cm_top_Pipeline_VITIS_LOOP_22_2_fft_tx_imag_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_cm_top_Pipeline_VITIS_LOOP_22_2_fft_tx_imag_ROM_AUTO_1R' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_cm_top_Pipeline_VITIS_LOOP_22_2_fft_tx_imag_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'cm_top_fsub_32ns_32ns_32_5_full_dsp_1' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_fsub_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cm_top_fsub_32ns_32ns_32_5_full_dsp_1_ip' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/ip/cm_top_fsub_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_fsub_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/ip/cm_top_fsub_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_fsub_32ns_32ns_32_5_full_dsp_1' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_fsub_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cm_top_fadd_32ns_32ns_32_5_full_dsp_1' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cm_top_fadd_32ns_32ns_32_5_full_dsp_1_ip' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/ip/cm_top_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/ip/cm_top_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cm_top_fmul_32ns_32ns_32_4_max_dsp_1' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cm_top_fmul_32ns_32ns_32_4_max_dsp_1_ip' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/ip/cm_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/ip/cm_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_cm_top_Pipeline_VITIS_LOOP_22_2' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_cm_top_Pipeline_VITIS_LOOP_22_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'cm_top_regslice_both' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_regslice_both' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'cm_top_regslice_both__parameterized0' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_regslice_both__parameterized0' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'cm_top_regslice_both__parameterized1' [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cm_top_regslice_both__parameterized1' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cm_top' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ipshared/6376/hdl/verilog/cm_top.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cm_top_0_0' (0#1) [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ip/design_1_cm_top_0_0/synth/design_1_cm_top_0_0.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:42 ; elapsed = 00:01:27 . Memory (MB): peak = 1434.547 ; gain = 138.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 1434.547 ; gain = 138.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 1434.547 ; gain = 138.223
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.429 . Memory (MB): peak = 1434.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ip/design_1_cm_top_0_0/constraints/cm_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/IEP/Day_3_IEP/Day_3/Day_3.gen/sources_1/bd/design_1/ip/design_1_cm_top_0_0/constraints/cm_top_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/IEP/Day_3_IEP/Day_3/Day_3.runs/design_1_cm_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/IEP/Day_3_IEP/Day_3/Day_3.runs/design_1_cm_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1450.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  FDE => FDRE: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.360 . Memory (MB): peak = 1452.051 ; gain = 1.500
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:56 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:56 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/IEP/Day_3_IEP/Day_3/Day_3.runs/design_1_cm_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:56 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:02:02 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_cm_top_Pipeline_VITIS_LOOP_22_2_fu_82/fsub_32ns_32ns_32_5_full_dsp_1_U9/cm_top_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_cm_top_Pipeline_VITIS_LOOP_22_2_fu_82/fsub_32ns_32ns_32_5_full_dsp_1_U9/cm_top_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_cm_top_Pipeline_VITIS_LOOP_22_2_fu_82/fsub_32ns_32ns_32_5_full_dsp_1_U9/cm_top_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_cm_top_Pipeline_VITIS_LOOP_22_2_fu_82/fsub_32ns_32ns_32_5_full_dsp_1_U9/cm_top_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_cm_top_Pipeline_VITIS_LOOP_22_2_fu_82/fadd_32ns_32ns_32_5_full_dsp_1_U10/cm_top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_cm_top_Pipeline_VITIS_LOOP_22_2_fu_82/fadd_32ns_32ns_32_5_full_dsp_1_U10/cm_top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_cm_top_Pipeline_VITIS_LOOP_22_2_fu_82/fadd_32ns_32ns_32_5_full_dsp_1_U10/cm_top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_cm_top_Pipeline_VITIS_LOOP_22_2_fu_82/fadd_32ns_32ns_32_5_full_dsp_1_U10/cm_top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cm_top_fmul_32ns_32ns_32_4_max_dsp_1:/cm_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cm_top_fmul_32ns_32ns_32_4_max_dsp_1:/cm_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cm_top_fmul_32ns_32ns_32_4_max_dsp_1:/cm_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cm_top_fmul_32ns_32ns_32_4_max_dsp_1:/cm_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:02:24 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:02:52 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:56 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:03:00 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:03:09 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:03:09 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:03:10 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:03:10 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:03:10 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:03:10 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_184                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_138 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_108 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_109 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_106 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_79  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_80  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_77  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_50  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_51  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_48  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1     | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2     | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3     | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                     | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0     | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     6|
|2     |DSP48E1  |    16|
|7     |LUT1     |    10|
|8     |LUT2     |   107|
|9     |LUT3     |   481|
|10    |LUT4     |   218|
|11    |LUT5     |   201|
|12    |LUT6     |   284|
|13    |MUXCY    |   180|
|14    |RAMB18E1 |     4|
|17    |SRL16E   |     2|
|18    |XORCY    |    66|
|19    |FDE      |     6|
|20    |FDRE     |  1313|
|21    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:07 ; elapsed = 00:03:10 . Memory (MB): peak = 1452.051 ; gain = 155.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 329 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:02:59 . Memory (MB): peak = 1452.051 ; gain = 138.223
Synthesis Optimization Complete : Time (s): cpu = 00:02:07 ; elapsed = 00:03:10 . Memory (MB): peak = 1452.051 ; gain = 155.727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1452.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1452.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 48 instances
  FDE => FDRE: 6 instances

Synth Design complete, checksum: 9cace189
INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:03:50 . Memory (MB): peak = 1452.051 ; gain = 155.727
INFO: [Common 17-1381] The checkpoint 'D:/IEP/Day_3_IEP/Day_3/Day_3.runs/design_1_cm_top_0_0_synth_1/design_1_cm_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_cm_top_0_0, cache-ID = 88c1a58eedff6855
INFO: [Coretcl 2-1174] Renamed 282 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/IEP/Day_3_IEP/Day_3/Day_3.runs/design_1_cm_top_0_0_synth_1/design_1_cm_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cm_top_0_0_utilization_synth.rpt -pb design_1_cm_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 23 15:39:33 2025...
