<profile>

<section name = "Vitis HLS Report for 'subT1_lev_stage_3'" level="0">
<item name = "Date">Sun Jan 24 08:16:22 2021
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.097 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 3.333 ns, 3.333 ns, 1, 1, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 115, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 86, -</column>
<column name="Register">-, -, 163, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="newind_4_fu_195_p2">+, 0, 0, 32, 32, 1</column>
<column name="newind_fu_209_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln413_fu_189_p2">-, 0, 0, 32, 32, 32</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="IDRpipes_0_blk_n">9, 2, 1, 2</column>
<column name="IDRpipes_1_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_phi_mux_newind_6_phi_fu_140_p4">9, 2, 32, 64</column>
<column name="childindexpipe_0_blk_n">9, 2, 1, 2</column>
<column name="childindexpipe_1_blk_n">9, 2, 1, 2</column>
<column name="lev_retpipe_0_blk_n">9, 2, 1, 2</column>
<column name="lev_retpipe_1_blk_n">9, 2, 1, 2</column>
<column name="newind_6_reg_137">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="IDRpipes_0_read_reg_232">64, 0, 64, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="newind_6_reg_137">32, 0, 32, 0</column>
<column name="newind_reg_242">32, 0, 32, 0</column>
<column name="pipeobj_depth_reg_223">32, 0, 32, 0</column>
<column name="ret_signal_V_reg_228">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, subT1_lev_stage.3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, subT1_lev_stage.3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, subT1_lev_stage.3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, subT1_lev_stage.3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, subT1_lev_stage.3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, subT1_lev_stage.3, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, subT1_lev_stage.3, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, subT1_lev_stage.3, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, subT1_lev_stage.3, return value</column>
<column name="childindexpipe_0_dout">in, 64, ap_fifo, childindexpipe_0, pointer</column>
<column name="childindexpipe_0_empty_n">in, 1, ap_fifo, childindexpipe_0, pointer</column>
<column name="childindexpipe_0_read">out, 1, ap_fifo, childindexpipe_0, pointer</column>
<column name="childindexpipe_1_din">out, 64, ap_fifo, childindexpipe_1, pointer</column>
<column name="childindexpipe_1_full_n">in, 1, ap_fifo, childindexpipe_1, pointer</column>
<column name="childindexpipe_1_write">out, 1, ap_fifo, childindexpipe_1, pointer</column>
<column name="lev_retpipe_0_dout">in, 1, ap_fifo, lev_retpipe_0, pointer</column>
<column name="lev_retpipe_0_empty_n">in, 1, ap_fifo, lev_retpipe_0, pointer</column>
<column name="lev_retpipe_0_read">out, 1, ap_fifo, lev_retpipe_0, pointer</column>
<column name="lev_retpipe_1_din">out, 1, ap_fifo, lev_retpipe_1, pointer</column>
<column name="lev_retpipe_1_full_n">in, 1, ap_fifo, lev_retpipe_1, pointer</column>
<column name="lev_retpipe_1_write">out, 1, ap_fifo, lev_retpipe_1, pointer</column>
<column name="IDRpipes_0_dout">in, 64, ap_fifo, IDRpipes_0, pointer</column>
<column name="IDRpipes_0_empty_n">in, 1, ap_fifo, IDRpipes_0, pointer</column>
<column name="IDRpipes_0_read">out, 1, ap_fifo, IDRpipes_0, pointer</column>
<column name="IDRpipes_1_din">out, 64, ap_fifo, IDRpipes_1, pointer</column>
<column name="IDRpipes_1_full_n">in, 1, ap_fifo, IDRpipes_1, pointer</column>
<column name="IDRpipes_1_write">out, 1, ap_fifo, IDRpipes_1, pointer</column>
<column name="memoiz_array_par_ind_address0">out, 5, ap_memory, memoiz_array_par_ind, array</column>
<column name="memoiz_array_par_ind_ce0">out, 1, ap_memory, memoiz_array_par_ind, array</column>
<column name="memoiz_array_par_ind_we0">out, 1, ap_memory, memoiz_array_par_ind, array</column>
<column name="memoiz_array_par_ind_d0">out, 32, ap_memory, memoiz_array_par_ind, array</column>
<column name="memoiz_array_child_ind_address0">out, 5, ap_memory, memoiz_array_child_ind, array</column>
<column name="memoiz_array_child_ind_ce0">out, 1, ap_memory, memoiz_array_child_ind, array</column>
<column name="memoiz_array_child_ind_we0">out, 1, ap_memory, memoiz_array_child_ind, array</column>
<column name="memoiz_array_child_ind_d0">out, 1, ap_memory, memoiz_array_child_ind, array</column>
</table>
</item>
</section>
</profile>
