# 1 "../arch/arm64/boot/dts/mediatek/mt6877.dts"
# 1 "<built-in>" 1
# 1 "<built-in>" 3






# 1 "<command line>" 1
# 1 "<built-in>" 2
# 1 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2





# 1 "./include/generated/autoconf.h" 1
# 7 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
/dts-v1/;
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/mt6877-clk.h" 1
# 9 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/iio/mt635x-auxadc.h" 1
# 10 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/mfd/mt6315-irq.h" 1
# 11 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/mfd/mt6359-irq.h" 1
# 12 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 13 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2

# 1 "../scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 15 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/memory/mt6877-larb-port.h" 1
# 16 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/mmc/mt6877-msdc.h" 1
# 17 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/gce/mt6877-gce.h" 1
# 18 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/phy/phy.h" 1
# 19 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6877-pinfunc.h" 1
# 11 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6877-pinfunc.h"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt65xx.h" 1
# 12 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6877-pinfunc.h" 2
# 20 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/soc/mediatek,boot-mode.h" 1
# 21 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/reset/ti-syscon.h" 1
# 22 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2

/ {
 model = "MT6877";
 compatible = "mediatek,MT6877";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;


 chosen: chosen {
  bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram 			vmalloc=400M swiotlb=noforce 			initcall_debug=1 			firmware_class.path=/vendor/firmware 			page_owner=on loop.max_part=7 			cgroup.memory=nokmem";





   kaslr-seed = <0 0>;
 };

 cluster0_opp: opp_table0 {
  compatible = "operating-points-v2";
  opp-shared;
  opp0 {
   opp-hz = /bits/ 64 <500000000>;
   opp-microvolt = <650000>;
  };
  opp1 {
   opp-hz = /bits/ 64 <650000000>;
   opp-microvolt = <650000>;
  };
  opp2 {
   opp-hz = /bits/ 64 <740000000>;
   opp-microvolt = <675000 >;
  };
  opp3 {
   opp-hz = /bits/ 64 <900000000>;
   opp-microvolt = <706250 >;
  };
  opp4 {
   opp-hz = /bits/ 64 <980000000>;
   opp-microvolt = <725000>;
  };
  opp5 {
   opp-hz = /bits/ 64 <1053000000>;
   opp-microvolt = <737500>;
  };
  opp6 {
   opp-hz = /bits/ 64 <1150000000>;
   opp-microvolt = <756250>;
  };
  opp7 {
   opp-hz = /bits/ 64 <1260000000>;
   opp-microvolt = <781250>;
  };
  opp8 {
   opp-hz = /bits/ 64 <1310000000>;
   opp-microvolt = <793750>;
  };
  opp9 {
   opp-hz = /bits/ 64 <1407000000>;
   opp-microvolt = <812500>;
  };
  opp10 {
   opp-hz = /bits/ 64 <1503000000>;
   opp-microvolt = <831250>;
  };
  opp11 {
   opp-hz = /bits/ 64 <1600000000>;
   opp-microvolt = <850000>;
  };
  opp12 {
   opp-hz = /bits/ 64 <1703000000>;
   opp-microvolt = <893750>;
  };
  opp13 {
   opp-hz = /bits/ 64 <1800000000>;
   opp-microvolt = <925000>;
  };
  opp14 {
   opp-hz = /bits/ 64 <1903000000>;
   opp-microvolt = <968750>;
  };
  opp15 {
   opp-hz = /bits/ 64 <2000000000>;
   opp-microvolt = <1000000>;
  };
 };

 cluster1_opp: opp_table1 {
  compatible = "operating-points-v2";
  opp-shared;
  opp0 {
   opp-hz = /bits/ 64 <650000000>;
   opp-microvolt = <650000>;
  };
  opp1 {
   opp-hz = /bits/ 64 <740000000>;
   opp-microvolt = <668750>;
  };
  opp2 {
   opp-hz = /bits/ 64 <910000000>;
   opp-microvolt = <706250>;
  };
  opp3 {
   opp-hz = /bits/ 64 <1040000000>;
   opp-microvolt = <731250>;
  };
  opp4 {
   opp-hz = /bits/ 64 <1140000000>;
   opp-microvolt = <750000>;
  };
  opp5 {
   opp-hz = /bits/ 64 <1300000000>;
   opp-microvolt = <781250>;
  };
  opp6 {
   opp-hz = /bits/ 64 <1430000000>;
   opp-microvolt = <806250>;
  };
  opp7 {
   opp-hz = /bits/ 64 <1540000000>;
   opp-microvolt = <831250>;
  };
  opp8 {
   opp-hz = /bits/ 64 <1660000000>;
   opp-microvolt = <850000>;
  };
  opp9 {
   opp-hz = /bits/ 64 <1800000000>;
   opp-microvolt = <868750>;
  };
  opp10 {
   opp-hz = /bits/ 64 <1900000000>;
   opp-microvolt = <875000>;
  };
  opp11 {
   opp-hz = /bits/ 64 <2000000000>;
   opp-microvolt = <887500>;
  };
  opp12 {
   opp-hz = /bits/ 64 <2150000000>;
   opp-microvolt = <900000>;
  };
  opp13 {
   opp-hz = /bits/ 64 <2240000000>;
   opp-microvolt = <956250>;
  };
  opp14 {
   opp-hz = /bits/ 64 <2320000000>;
   opp-microvolt = <1006250>;
  };
  opp15 {
   opp-hz = /bits/ 64 <2400000000>;
   opp-microvolt = <1050000>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@000 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0000>;
   enable-method = "psci";
   clock-frequency = <2000000000>;
   operating-points-v2 = <&cluster0_opp>;
   dynamic-power-coefficient = <85>;
   capacity-dmips-mhz = <273>;
   cpu-idle-states = <&cpuoff_l &clusteroff_l
      &mcusysoff &s2idle>;
  };

  cpu1: cpu@001 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0100>;
   enable-method = "psci";
   clock-frequency = <2000000000>;
   operating-points-v2 = <&cluster0_opp>;
   dynamic-power-coefficient = <85>;
   capacity-dmips-mhz = <273>;
   cpu-idle-states = <&cpuoff_l &clusteroff_l
      &mcusysoff &s2idle>;
  };

  cpu2: cpu@002 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0200>;
   enable-method = "psci";
   clock-frequency = <2000000000>;
   operating-points-v2 = <&cluster0_opp>;
   dynamic-power-coefficient = <85>;
   capacity-dmips-mhz = <273>;
   cpu-idle-states = <&cpuoff_l &clusteroff_l
      &mcusysoff &s2idle>;
  };

  cpu3: cpu@003 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0300>;
   enable-method = "psci";
   clock-frequency = <2000000000>;
   operating-points-v2 = <&cluster0_opp>;
   dynamic-power-coefficient = <85>;
   capacity-dmips-mhz = <273>;
   cpu-idle-states = <&cpuoff_l &clusteroff_l
      &mcusysoff &s2idle>;
  };

  cpu4: cpu@004 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0400>;
   enable-method = "psci";
   clock-frequency = <2000000000>;
   operating-points-v2 = <&cluster0_opp>;
   dynamic-power-coefficient = <85>;
   capacity-dmips-mhz = <273>;
   cpu-idle-states = <&cpuoff_l &clusteroff_l
      &mcusysoff &s2idle>;
  };

  cpu5: cpu@005 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0500>;
   enable-method = "psci";
   clock-frequency = <2000000000>;
   operating-points-v2 = <&cluster0_opp>;
   dynamic-power-coefficient = <85>;
   capacity-dmips-mhz = <273>;
   cpu-idle-states = <&cpuoff_l &clusteroff_l
      &mcusysoff &s2idle>;
  };

  cpu6: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a76";
   reg = <0x0600>;
   enable-method = "psci";
   clock-frequency = <2000000000>;
   operating-points-v2 = <&cluster1_opp>;
   dynamic-power-coefficient = <275>;
   capacity-dmips-mhz = <1024>;
   cpu-idle-states = <&cpuoff_b &clusteroff_b
      &mcusysoff &s2idle>;
  };

  cpu7: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a76";
   reg = <0x0700>;
   enable-method = "psci";
   clock-frequency = <2000000000>;
   operating-points-v2 = <&cluster1_opp>;
   dynamic-power-coefficient = <275>;
   capacity-dmips-mhz = <1024>;
   cpu-idle-states = <&cpuoff_b &clusteroff_b
      &mcusysoff &s2idle>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };
    core2 {
     cpu = <&cpu2>;
    };
    core3 {
     cpu = <&cpu3>;
    };
    core4 {
     cpu = <&cpu4>;
    };
    core5 {
     cpu = <&cpu5>;
    };
    doe_dvfs_cl0: doe {
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu6>;
    };
    core1 {
     cpu = <&cpu7>;
    };
    doe_dvfs_cl1: doe {
    };
   };
  };

  idle-states {
   entry-method = "arm,psci";
   cpuoff_l: cpuoff_l {
    compatible = "mediatek,idle-state";
    arm,psci-suspend-param = <0x00010001>;
    local-timer-stop;
    entry-latency-us = <50>;
    exit-latency-us = <100>;
    min-residency-us = <1600>;
   };
   cpuoff_b: cpuoff_b {
    compatible = "mediatek,idle-state";
    arm,psci-suspend-param = <0x00010001>;
    local-timer-stop;
    entry-latency-us = <50>;
    exit-latency-us = <100>;
    min-residency-us = <1400>;
   };
   clusteroff_l: clusteroff_l {
    compatible = "mediatek,idle-state";
    arm,psci-suspend-param = <0x01010001>;
    local-timer-stop;
    entry-latency-us = <100>;
    exit-latency-us = <250>;
    min-residency-us = <2100>;
   };
   clusteroff_b: clusteroff_b {
    compatible = "mediatek,idle-state";
    arm,psci-suspend-param = <0x01010001>;
    local-timer-stop;
    entry-latency-us = <100>;
    exit-latency-us = <250>;
    min-residency-us = <1900>;
   };
   mcusysoff: mcusysoff {
    compatible = "mediatek,idle-state";
    arm,psci-suspend-param = <0x01010002>;
    local-timer-stop;
    entry-latency-us = <300>;
    exit-latency-us = <1200>;
    min-residency-us = <2600>;
   };
   s2idle: s2idle {
    compatible = "mediatek,idle-state";
    arm,psci-suspend-param = <0x01010100>;
    local-timer-stop;
    entry-latency-us = <500>;
    exit-latency-us = <1400>;
    min-residency-us = <4294967295>;
   };
  };
 };

 disp_leds {
  compatible = "mediatek,disp-leds";
   backlight {
   label = "lcd-backlight";
   max-brightness = <255>;
   led-bits = <8>;
   trans-bits = <11>;
   default-state = "on";
  };
 };

 pwmleds {
  compatible = "mediatek,disp-pwm-leds";
  backlight {
   label = "lcd-backlight";
   pwms = <&disp_pwm 0 39385>;
   max-brightness = <255>;
   led-bits = <8>;
   trans-bits = <11>;
   pwm-names = "lcd-backlight";
   default-state = "on";
  };
 };

 i2c_leds {
  compatible = "mediatek,i2c-leds";
  backlight {
   label = "lcd-backlight";
   max-brightness = <255>;
   led-bits = <8>;
   trans-bits = <11>;
   default-state = "on";
  };
 };

 mtk_lpm: mtk_lpm {
  compatible = "mediatek,mtk-lpm";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  suspend-method = "s2idle";
  cpupm-method = "mcu";

  irq-remain = <&edge_keypad &edge_mdwdt>,
    <&level_vpu_core0 &level_vpu_core1>,
    <&level_mtk_mdla0 &level_edma0>,
    <&level_mali0 &level_mali1>,
    <&level_mali2 &level_mali3 &level_mali4>,
    <&level_i2c0>,
    <&level_btif_tx &level_btif_rx &level_bt>,
    <&level_cam1 &level_cam2>;

  resource-ctrl = <&bus26m &infra &syspll>,
    <&dram_s0 &dram_s1>;

  constraints = <&rc_bus26m &rc_syspll &rc_dram>;

  cpupm_sysram: cpupm-sysram@0011b000 {
   compatible = "mediatek,cpupm-sysram";
   reg = <0 0x0011b000 0 0x500>;
  };

  lpm_sysram: lpm_sysram@0011b500 {
   compatible = "mediatek,lpm-sysram";
   reg = <0 0x0011b500 0 0x300>;
  };

  irq-remain-list {
   edge_keypad: edge_keypad {
    target = <&keypad>;
    value = <1 0 0 0x4>;
   };
   edge_mdwdt: edge_mdwdt {
    target = <&mddriver>;
    value = <1 0 0x80000000 0x02000000>;
   };
   level_vpu_core0: level_vpu_core0 {
    target = <&vpu_core0>;
    value = <0 0 0 0>;
   };
   level_vpu_core1: level_vpu_core1 {
    target = <&vpu_core1>;
    value = <0 0 0 0>;
   };
   level_mtk_mdla0: level_mtk_mdla0 {
    target = <&mtk_mdla>;
    value = <0 0 0 0>;
   };
   level_edma0: level_edma0 {
    target = <&edma0>;
    value = <0 0 0 0>;
   };
   level_mali0: level_mali0 {
    target = <&mali>;
    value = <0 0 0 0>;
   };
   level_mali1: level_mali1 {
    target = <&mali>;
    value = <0 1 0 0>;
   };
   level_mali2: level_mali2 {
    target = <&mali>;
    value = <0 2 0 0>;
   };
   level_mali3: level_mali3 {
    target = <&mali>;
    value = <0 3 0 0>;
   };
   level_mali4: level_mali4 {
    target = <&mali>;
    value = <0 4 0 0>;
   };
   level_i2c0: level_i2c0 {
    target = <&i2c0>;
    value = <0 0 0 0>;
   };
   level_btif_tx: level_btif_tx {
    target = <&btif>;
    value = <0 1 0 0>;
   };
   level_btif_rx: level_btif_rx {
    target = <&btif>;
    value = <0 2 0 0>;
   };
   level_bt: level_bt {
    target = <&bt>;
    value = <0 0 0 0>;
   };
   level_cam1: level_cam1 {
     target = <&cam1>;
     value = <0 0 0 0>;
   };
   level_cam2: level_cam2 {
     target = <&cam2>;
     value = <0 1 0 0>;
   };
  };

  resource-ctrl-list {
   bus26m: bus26m {
    id = <0x00000000>;
    value = <0>;
   };
   infra: infra {
    id = <0x00000001>;
    value = <0>;
   };
   syspll: syspll {
    id = <0x00000002>;
    value = <0>;
   };
   dram_s0: dram_s0 {
    id = <0x00000003>;
    value = <0>;
   };
   dram_s1: dram_s1 {
    id = <0x00000004>;
    value = <0>;
   };
  };

  constraint-list {
   rc_bus26m: rc_bus26m {
    id = <0x00000000>;
    value = <1>;
   };
   rc_syspll: rc_syspll {
    id = <0x00000001>;
    value = <1>;
   };
   rc_dram: rc_dram {
    id = <0x00000002>;
    value = <1>;
   };
  };
 };

 mcusys_ctrl: mcusys-ctrl@0c53a000 {
 compatible = "mediatek,mcusys-ctrl";
 reg = <0 0x0c53a000 0 0x1000>;
};

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupt-parent = <&gic>;
  interrupts = <1 7 4>;
 };

 dsu-pmu-0 {
  compatible = "arm,dsu-pmu";
  interrupts = <0 18 4>;
  cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
   <&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
 };

 memory {
  device_type = "memory";
  reg = <0 0x40000000 0 0x3e605000>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  cccimdee-reserved-memory@0x4AE3E000 {
   compatible = "mediatek,ccci-md-ee-dump";
   reg = <0 0x4AE3E000 0 0x1c2000>;
  };

  ssmr_cma_mem: ssmr-reserved-cma_memory {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x10000000>;
   alignment = <0 0x1000000>;
   alloc-range = <0 0xc0000000 0 0x10000000>;
  };

  reserve-memory-mcupm_share {
   compatible = "mediatek,reserve-memory-mcupm_share";
   no-map;
   status = "okay";



   size = <0 0x610000>;

   alignment = <0 0x10000>;
   alloc-ranges = <0 0x40000000 0 0x60000000>;
  };

  ion-carveout-heap {
   compatible = "mediatek,ion-carveout-heap";
   no-map;



   size = <0 0xc000>;

   alignment = <0 0x1000>;
   alloc-ranges = <0 0x40000000 0 0x80000000>;
  };
  consys_mem: consys-reserve-memory {
   compatible = "mediatek,consys-reserve-memory";
   no-map;
   size = <0 0x780000>;
   alignment = <0 0x100000>;
   alloc-ranges = <0 0x50000000 0 0x40000000>;
  };

  reserve-memory-scp_share {
   compatible = "mediatek,reserve-memory-scp_share";
   no-map;

   size = <0 0x00320000>;



   alignment = <0 0x1000000>;
   alloc-ranges = <0 0x50000000 0 0x40000000>;
  };

  reserve-memory-sspm_share {
   compatible = "mediatek,reserve-memory-sspm_share";
   no-map;
   status = "okay";



   size = <0 0x510000>;

   alignment = <0 0x10000>;
   alloc-ranges = <0 0x40000000 0 0x60000000>;
  };
  reserve-memory-adsp_share {
   compatible = "mediatek,reserve-memory-adsp_share";
   no-map;
   size = <0 0x1000000>;
   alloc-ranges = <0 0x40000000 0 0x40000000>;
   alignment = <0 0x10000>;
  };

  wifi_mem: wifi-reserve-memory {
   compatible = "shared-dma-pool";
   no-map;
   size = <0 0xF20000>;
   alignment = <0 0x1000000>;
   alloc-ranges = <0 0x40000000 0 0x80000000>;
  };

  gps_mem: gps-reserve-memory {
   compatible = "mediatek,gps-reserve-memory";
   no-map;
   size = <0 0x100000>;
   alignment = <0 0x100000>;
   alloc-ranges = <0 0x40000000 0 0x80000000>;
  };

 };

 aliases {
  ovl0 = &disp_ovl0;
  ovl3 = &disp_ovl0_2l;
  ovl4 = &disp_ovl1_2l;
  rdma0 = &disp_rdma0;
  dsi0 = &dsi0;
  ccorr0 = &disp_ccorr0;
  ccorr1 = &disp_ccorr1;
 };

 gic: interrupt-controller {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  #address-cells = <2>;
  #size-cells = <2>;
  #redistributor-regions = <1>;
  interrupt-parent = <&gic>;
  interrupt-controller;
  reg = <0 0x0c000000 0 0x40000>,
        <0 0x0c040000 0 0x200000>;
  interrupts = <1 9 4>;
 };






 cache_parity {
  compatible = "mediatek,mt6873-cache-parity";
  ecc-irq-support = <1>;
  arm_dsu_ecc_hwirq = <32>;
  interrupts = <0 1 4>,
        <0 2 4>,
        <0 3 4>,
        <0 4 4>,
        <0 5 4>,
        <0 6 4>,
        <0 7 4>,
        <0 8 4>,
        <0 0 4>;
 };

 hwrng: hwrng {
  compatible = "mediatek,mt67xx-rng";
 };

 clkitg: clkitg {
  compatible = "simple-bus";
 };

 bus_parity {
  compatible = "mediatek,bus-parity";
  reg = <0 0x0c538800 0 0x20>,
   <0 0x0c538820 0 0x20>,
   <0 0x0c538840 0 0x20>,
   <0 0x0c538860 0 0x40>,
   <0 0x0c5388A0 0 0x30>,
   <0 0x0c5388D0 0 0x30>,
   <0 0x10001780 0 0x14>,
   <0 0x10001794 0 0x14>,
   <0 0x100017A8 0 0x14>,
   <0 0x100017BC 0 0x8>,


   <0 0x0c53A39C 0 0x4>;

  interrupts = <0 22 4>,
      <0 221 4>;
  interrupt-names = "mcu-bus-parity", "infra-bus-parity";

  mcu-names = "MST_CCIM0", "MST_CCIM1", "MST_INTAXI", "SLV_1TO2",
   "SLV_L3C", "SLV_GIC";
  infra-names = "MCU2EMI_M0", "MCU2EMI_M1", "MCU2IFR_REG",
   "INF_L3C2MCU";



  mcu-types = <0 0 0 1 1 1>;
  infra-types = <1 1 1 0>;


  mcu-data-len = <4 4 2 4 2 2>;
 };

 qos@0011bb00 {
  compatible = "mediatek,qos-2.0";
  reg = <0 0x0011bb00 0 0x100>;
 };

 clocks {
  clk32k: clk32k {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32000>;
  };
  clk26m: clk26m {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <26000000>;
  };
  clk13m: clk13m {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <13000000>;
  };
  ulposc: ulposc {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <260000000>;
  };
 };

 mcupm: mcupm@c540000 {
  compatible = "mediatek,mcupm";
  reg = <0 0x0c540000 0 0x22000>,
        <0 0x0c55fb00 0 0xa0>,
        <0 0x0c562004 0 0x4>,
        <0 0x0c562018 0 0x4>,
        <0 0x0c562000 0 0x4>,
        <0 0x0c562010 0 0x4>,
        <0 0x0c55fba0 0 0xa0>,
        <0 0x0c562004 0 0x4>,
        <0 0x0c562018 0 0x4>,
        <0 0x0c562000 0 0x4>,
        <0 0x0c562010 0 0x4>,
        <0 0x0c55fc40 0 0xa0>,
        <0 0x0c562004 0 0x4>,
        <0 0x0c562018 0 0x4>,
        <0 0x0c562000 0 0x4>,
        <0 0x0c562010 0 0x4>,
        <0 0x0c55fce0 0 0xa0>,
        <0 0x0c562004 0 0x4>,
        <0 0x0c562018 0 0x4>,
        <0 0x0c562000 0 0x4>,
        <0 0x0c562010 0 0x4>,
        <0 0x0c55fd80 0 0xa0>,
        <0 0x0c562004 0 0x4>,
        <0 0x0c562018 0 0x4>,
        <0 0x0c562000 0 0x4>,
        <0 0x0c562010 0 0x4>,
        <0 0x0c55fe20 0 0xa0>,
        <0 0x0c562004 0 0x4>,
        <0 0x0c562018 0 0x4>,
        <0 0x0c562000 0 0x4>,
        <0 0x0c562010 0 0x4>,
        <0 0x0c55fec0 0 0xa0>,
        <0 0x0c562004 0 0x4>,
        <0 0x0c562018 0 0x4>,
        <0 0x0c562000 0 0x4>,
        <0 0x0c562010 0 0x4>,
        <0 0x0c55ff60 0 0xa0>,
        <0 0x0c562004 0 0x4>,
        <0 0x0c562018 0 0x4>,
        <0 0x0c562000 0 0x4>,
        <0 0x0c562010 0 0x4>;
  reg-names = "mcupm_base",
       "mbox0_base",
       "mbox0_set",
       "mbox0_clr",
       "mbox0_send",
       "mbox0_recv",
       "mbox1_base",
       "mbox1_set",
       "mbox1_clr",
       "mbox1_send",
       "mbox1_recv",
       "mbox2_base",
       "mbox2_set",
       "mbox2_clr",
       "mbox2_send",
       "mbox2_recv",
       "mbox3_base",
       "mbox3_set",
       "mbox3_clr",
       "mbox3_send",
       "mbox3_recv",
       "mbox4_base",
       "mbox4_set",
       "mbox4_clr",
       "mbox4_send",
       "mbox4_recv",
       "mbox5_base",
       "mbox5_set",
       "mbox5_clr",
       "mbox5_send",
       "mbox5_recv",
       "mbox6_base",
       "mbox6_set",
       "mbox6_clr",
       "mbox6_send",
       "mbox6_recv",
       "mbox7_base",
       "mbox7_set",
       "mbox7_clr",
       "mbox7_send",
       "mbox7_recv";
  interrupts = <0 24 4>,
        <0 25 4>,
        <0 26 4>,
        <0 27 4>,
        <0 28 4>,
        <0 29 4>,
        <0 30 4>,
        <0 31 4>;
  interrupt-names = "mbox0",
      "mbox1",
      "mbox2",
      "mbox3",
      "mbox4",
      "mbox5",
      "mbox6",
      "mbox7";
 };

 bus_dbg@10208000 {
  compatible = "mediatek,bus_dbg-v2";
  reg = <0 0x10208000 0 0x1000>,
   <0 0x10001000 0 0x1000>;
  mediatek,bus_dbg_con_offset = <0x2fc>;
  interrupts = <0 245 4>;
 };

 dbgtop@1000d000 {
  compatible = "mediatek,dbgtop";
  reg = <0 0x1000d000 0 0x1000>;
 };

 topckgen: topckgen@10000000 {
  compatible = "mediatek,topckgen";
  reg = <0 0x10000000 0 0x1000>;
 };

 topckgen_clk: syscon@10000000 {
  compatible = "mediatek,mt6877-topckgen", "syscon";
  reg = <0 0x10000000 0 0x1000>;
  #clock-cells = <1>;
 };

 infracfg_ao: infracfg_ao@10001000 {
  compatible = "mediatek,infracfg_ao";
  reg = <0 0x10001000 0 0x1000>;
 };

 infracfg_ao_clk: syscon@10001000 {
  compatible = "mediatek,mt6877-infracfg_ao", "syscon";
  reg = <0 0x10001000 0 0x1000>;
  #clock-cells = <1>;

  infracfg_rst: reset-controller {
   compatible = "ti,syscon-reset";
   #reset-cells = <1>;

   ti,reset-bits = <

    0x130 15 0x134 15 0 0
    ((1 << 3) | (1 << 4) | (1 << 2))
    0x140 7 0x144 7 0 0
    ((1 << 3) | (1 << 4) | (1 << 2))
    0x150 21 0x154 21 0 0
    ((1 << 3) | (1 << 4) | (1 << 2))
    >;
  };
 };

 scp_infra: scp_infra@10001000 {
  compatible = "mediatek,scpinfra", "syscon";
  reg = <0 0x10001000 0 0x1000>;
 };

 scpsys: power-controller@10006000 {
  compatible = "mediatek,mt6877-scpsys", "syscon";
  reg = <0 0x10006000 0 0x1000>,
   <0 0x10001000 0 0x1000>,
   <0 0x1020e000 0 0x1000>,
   <0 0x10215000 0 0x1000>;
  #clock-cells = <1>;
 };

 mdpsys_config_clk: syscon@1f000000 {
  compatible = "mediatek,mt6877-mdpsys", "syscon";
  reg = <0 0x1f000000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 ipesys_clk: syscon@1b000000 {
  compatible = "mediatek,mt6877-ipesys", "syscon";
  reg = <0 0x1b000000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 vdec_gcon_clk: syscon@1602f000 {
  compatible = "mediatek,mt6877-vdecsys", "syscon";
  reg = <0 0x1602f000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 venc_gcon_clk: syscon@17000000 {
  compatible = "mediatek,mt6877-vencsys", "syscon";
  reg = <0 0x17000000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 imgsys1_clk: syscon@15020000 {
  compatible = "mediatek,mt6877-imgsys1", "syscon";
  reg = <0 0x15020000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 imgsys2_clk: syscon@15820000 {
  compatible = "mediatek,mt6877-imgsys2", "syscon";
  reg = <0 0x15820000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 camsys_main_clk: syscon@1a000000 {
  compatible = "mediatek,mt6877-camsys_main", "syscon";
  reg = <0 0x1a000000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 camsys_rawa_clk: syscon@1a04f000 {
  compatible = "mediatek,mt6877-camsys_rawa", "syscon";
  reg = <0 0x1a04f000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 camsys_rawb_clk: syscon@1a06f000 {
  compatible = "mediatek,mt6877-camsys_rawb", "syscon";
  reg = <0 0x1a06f000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 subpmic_pmu_eint:subpmic_pmu_eint {
 };

 infracfg_ao_mem@10002000 {
  compatible = "mediatek,infracfg_ao_mem";
  reg = <0 0x10002000 0 0x1000>;
 };

 pericfg: pericfg@10003000 {
  compatible = "mediatek,pericfg", "syscon";
  reg = <0 0x10003000 0 0x1000>;
 };

 iocfg_rm: iocfg_rm@11c20000 {
  compatible = "mediatek,iocfg_rm";
  reg = <0 0x11c20000 0 0x1000>;
 };

 iocfg_rb: iocfg_rb@11c30000 {
  compatible = "mediatek,iocfg_rb";
  reg = <0 0x11c30000 0 0x1000>;
 };

 iocfg_bm: iocfg_bm@11d10000 {
  compatible = "mediatek,iocfg_bm";
  reg = <0 0x11d10000 0 0x1000>;
 };

 iocfg_bl: iocfg_bl@11d30000 {
  compatible = "mediatek,iocfg_bl";
  reg = <0 0x11d30000 0 0x1000>;
 };

 iocfg_br: iocfg_br@11d40000 {
  compatible = "mediatek,iocfg_br";
  reg = <0 0x11d40000 0 0x1000>;
 };

 iocfg_lm: iocfg_lm@11e20000 {
  compatible = "mediatek,iocfg_lm";
  reg = <0 0x11e20000 0 0x1000>;
 };

 iocfg_rt: iocfg_rt@11ea0000 {
  compatible = "mediatek,iocfg_rt";
  reg = <0 0x11ea0000 0 0x1000>;
 };

 iocfg_tl: iocfg_tl@11f30000 {
  compatible = "mediatek,iocfg_tl";
  reg = <0 0x11f30000 0 0x1000>;
 };

 eint: eint@1000b000 {
  compatible = "mediatek,eint";
  reg = <0 0x1000b000 0 0x1000>;
 };

 gpio: gpio@10005000 {
  compatible = "mediatek,gpio", "syscon";
  reg = <0 0x10005000 0 0x1000>;
 };

 udi: udi@10005000 {
  compatible = "mediatek,udi";
  reg = <0 0x10005000 0 0x1000>;
  udi_offset1 = <0x440>;
  udi_value1 = <0x40440000>;
  udi_offset2 = <0x450>;
  udi_value2 = <0x00000044>;
  ecc_debug = <0>;
 };

 pio: pinctrl {
  compatible = "mediatek,mt6877-pinctrl";
  reg_bases = <&gpio>,
       <&iocfg_rm>,
       <&iocfg_rb>,
       <&iocfg_bm>,
       <&iocfg_bl>,
       <&iocfg_br>,
       <&iocfg_lm>,
       <&iocfg_rt>,
       <&iocfg_tl>;
  reg_base_eint = <&eint>;
  pins-are-numbered;
  gpio-controller;
  gpio-ranges = <&pio 0 0 209>;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  interrupts = <0 256 4>;
  interrupt-parent = <&gic>;
 };


 atf_logger {
  compatible = "mediatek,atf_logger";
 };



 utos {
  compatible = "microtrust,utos";
  interrupts = <0 117 1>,
   <0 118 1>;
 };

 utos_tester {
  compatible = "microtrust,tester-v1";
 };


 amms_control {
  compatible = "mediatek,amms";
  interrupts = <0 295 1>;
 };

 apmixedsys_clk: syscon@1000C000 {
  compatible = "mediatek,mt6877-apmixedsys", "syscon";
  reg = <0 0x1000C000 0 0x1000>;
  #clock-cells = <1>;
 };

 scp_par_top_clk: syscon@10720000 {
  compatible = "mediatek,mt6877-scp_adsp", "syscon";
  reg = <0 0x10720000 0 0x1000>;
  #clock-cells = <1>;
 };

 auxadc: auxadc@11001000 {
  compatible = "mediatek,mt6768-auxadc";
  reg = <0 0x11001000 0 0x1000>;
  interrupts = <0 96 1>;
  clocks = <&infracfg_ao_clk 25>;
  clock-names = "main";
  #io-channel-cells = <1>;


  mediatek,cali-en-bit = <20>;

  mediatek,cali-ge-bit = <10>;

  mediatek,cali-oe-bit = <0>;

  mediatek,cali-efuse-reg-offset = <0x1c4>;
  nvmem = <&efuse>;
  nvmem-names = "mtk_efuse";
  #interconnect-cells = <1>;
 };

 btif: btif@1100c000 {
  compatible = "mediatek,btif";
  reg = <0 0x1100c000 0 0x100>,
   <0 0x10221200 0 0x80>,
   <0 0x10221280 0 0x80>;

  interrupts = <0 202 4>,

   <0 190 4>,

   <0 191 4>;
  clocks = <&infracfg_ao_clk 20>,
   <&infracfg_ao_clk 45>;
  clock-names = "btifc","apdmac";
 };

 audio_clk: syscon@11210000 {
  compatible = "mediatek,mt6877-audiosys", "syscon";
  reg = <0 0x11210000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };


 mobicore {
  compatible = "trustonic,mobicore";
  interrupts = <0 115 1>;
 };

 tee_sanity {
  compatible = "mediatek,tee_sanity";
  interrupts = <0 116 1>;
 };

 teegris {
     compatible = "samsung,teegris";
  interrupts = <0 338 4>,
    <0 339 4>;
 };
 mmc0: mmc@11230000 {
  compatible = "mediatek,mt6877-mmc";
  reg = <0 0x11230000 0 0x10000>,
        <0 0x11f50000 0 0x1000>;
  interrupts = <0 131 4>;
  clocks = <&topckgen_clk 145>,
    <&infracfg_ao_clk 22>,
    <&infracfg_ao_clk 24>,
    <&infracfg_ao_clk 62>;
  clock-names = "source", "hclk", "source_cg",
   "crypto_clk";
  status = "disabled";
 };

 mmc1: mmc@11240000 {
  compatible = "mediatek,mt6877-mmc";
  reg = <0 0x11240000 0 0x1000>,
        <0 0x11c70000 0 0x1000>;
  interrupts = <0 135 4>;
  clocks = <&topckgen_clk 147>,
    <&infracfg_ao_clk 23>,
    <&infracfg_ao_clk 30>;
  clock-names = "source", "hclk", "source_cg";
  status = "disabled";
 };

 kd_camera_hw1:kd_camera_hw1@1a004000 {
  compatible = "mediatek,imgsensor";
 };

 imp_iic_wrap_c_clk: syscon@11282000 {
  compatible = "mediatek,mt6877-imp_iic_wrap_c", "syscon";
  reg = <0 0x11282000 0 0x1000>;
  #clock-cells = <1>;
 };

 imp_iic_wrap_e_clk: syscon@11cb1000 {
  compatible = "mediatek,mt6877-imp_iic_wrap_e", "syscon";
  reg = <0 0x11cb1000 0 0x1000>;
  #clock-cells = <1>;
 };

 imp_iic_wrap_s_clk: syscon@11d04000 {
  compatible = "mediatek,mt6877-imp_iic_wrap_s", "syscon";
  reg = <0 0x11d04000 0 0x1000>;
  #clock-cells = <1>;
 };

 imp_iic_wrap_ws_clk: syscon@11d23000 {
  compatible = "mediatek,mt6877-imp_iic_wrap_ws", "syscon";
  reg = <0 0x11d23000 0 0x1000>;
  #clock-cells = <1>;
 };

 imp_iic_wrap_w_clk: syscon@11e01000 {
  compatible = "mediatek,mt6877-imp_iic_wrap_w", "syscon";
  reg = <0 0x11e01000 0 0x1000>;
  #clock-cells = <1>;
 };

 imp_iic_wrap_n_clk: syscon@11f01000 {
  compatible = "mediatek,mt6877-imp_iic_wrap_n", "syscon";
  reg = <0 0x11f01000 0 0x1000>;
  #clock-cells = <1>;
 };

 msdc0_top@11f50000 {
  compatible = "mediatek,msdc0_top";
  reg = <0 0x11f50000 0 0x1000>;
 };

 msdc1_top@11c70000 {
  compatible = "mediatek,msdc1_top";
  reg = <0 0x11c70000 0 0x1000>;
 };

 mt_charger: mt_charger {
  compatible = "mediatek,mt-charger";
  bootmode = <&chosen>;
 };

 lk_charger: lk_charger {
  compatible = "mediatek,lk_charger";
  enable_anime;

  enable_pd20_reset;
  power_path_support;
  max_charger_voltage = <6500000>;
  fast_charge_voltage = <3000000>;


  usb_charger_current = <500000>;
  ac_charger_current = <2050000>;
  ac_charger_input_current = <3200000>;
  non_std_ac_charger_current = <500000>;
  charging_host_charger_current = <1500000>;
  ta_ac_charger_current = <3000000>;
  pd_charger_current = <500000>;


  temp_t4_threshold = <50>;
  temp_t3_threshold = <45>;
  temp_t1_threshold = <0>;
 };

 charger: charger {
  compatible = "mediatek,charger";
  algorithm_name = "SwitchCharging2";





  enable_type_c;
  power_path_support;



  bootmode = <&chosen>;


  battery_cv = <4350000>;
  max_charger_voltage = <6500000>;
# 1345 "../arch/arm64/boot/dts/mediatek/mt6877.dts"
  min_charger_voltage = <4400000>;


  min_charger_voltage_1 = <4400000>;
  min_charger_voltage_2 = <4400000>;
# 1358 "../arch/arm64/boot/dts/mediatek/mt6877.dts"
  max_dmivr_charger_current = <1400000>;


  usb_charger_current_suspend = <0>;
  usb_charger_current_unconfigured = <70000>;
  usb_charger_current_configured = <500000>;
  usb_charger_current = <500000>;
  ac_charger_current = <2050000>;
  ac_charger_input_current = <3200000>;
  non_std_ac_charger_current = <500000>;
  charging_host_charger_current = <1500000>;
  apple_1_0a_charger_current = <650000>;
  apple_2_1a_charger_current = <800000>;
  ta_ac_charger_current = <3000000>;


  jeita_temp_above_t4_cv = <4240000>;
  jeita_temp_t3_to_t4_cv = <4240000>;
  jeita_temp_t2_to_t3_cv = <4340000>;
  jeita_temp_t1_to_t2_cv = <4240000>;
  jeita_temp_t0_to_t1_cv = <4040000>;
  jeita_temp_below_t0_cv = <4040000>;
  temp_t4_thres = <50>;
  temp_t4_thres_minus_x_degree = <47>;
  temp_t3_thres = <45>;
  temp_t3_thres_minus_x_degree = <39>;
  temp_t2_thres = <10>;
  temp_t2_thres_plus_x_degree = <16>;
  temp_t1_thres = <0>;
  temp_t1_thres_plus_x_degree = <6>;
  temp_t0_thres = <0>;
  temp_t0_thres_plus_x_degree = <0>;
  temp_neg_10_thres = <0>;


  enable_min_charge_temp;
  min_charge_temp = <0>;
  min_charge_temp_plus_x_degree = <6>;
  max_charge_temp = <50>;
  max_charge_temp_minus_x_degree = <47>;


  ta_12v_support;
  ta_9v_support;
  pe_ichg_level_threshold = <1000000>;
  ta_ac_12v_input_current = <3200000>;
  ta_ac_9v_input_current = <3200000>;
  ta_ac_7v_input_current = <3200000>;


  pe20_ichg_level_threshold = <1000000>;
  ta_start_battery_soc = <0>;
  ta_stop_battery_soc = <85>;


  high_temp_to_leave_pe40 = <46>;
  high_temp_to_enter_pe40 = <39>;
  low_temp_to_leave_pe40 = <10>;
  low_temp_to_enter_pe40 = <16>;


  pe40_single_charger_input_current = <3000000>;
  pe40_single_charger_current = <3000000>;


  pe40_dual_charger_input_current = <3000000>;
  pe40_dual_charger_chg1_current = <2000000>;
  pe40_dual_charger_chg2_current = <2000000>;
  pe40_stop_battery_soc = <80>;


  pe40_r_cable_1a_lower = <559>;
  pe40_r_cable_2a_lower = <420>;
  pe40_r_cable_3a_lower = <279>;


  chg1_ta_ac_charger_current = <1500000>;
  chg2_ta_ac_charger_current = <1500000>;
  slave_mivr_diff = <100000>;
  dual_polling_ieoc = <750000>;


  cable_imp_threshold = <699>;
  vbat_cable_imp_threshold = <3900000>;


  bif_threshold1 = <4250000>;
  bif_threshold2 = <4300000>;
  bif_cv_under_threshold2 = <4450000>;


  pd_vbus_low_bound = <5000000>;
  pd_vbus_upper_bound = <5000000>;
  pd_ichg_level_threshold = <1000000>;
  pd_stop_battery_soc = <80>;

  ibus_err = <14>;
  vsys_watt = <5000000>;
 };

 pd_adapter: pd_adapter {
  compatible = "mediatek,pd_adapter";
  adapter_name = "pd_adapter";
 };

 rt-pd-manager {
  compatible = "mediatek,rt-pd-manager";
 };

 gpio_afc: gpio_afc {
  compatible = "gpio_afc";
  pinctrl-names = "default";
  pinctrl-0 = <&afc_switch &afc_output>;
  status = "okay";
  gpio_afc_switch = <&pio 76 0x0>;
  gpio_afc_data = <&pio 12 0x0>;
 };

 sleep@10006000 {
  compatible = "mediatek,sleep";
  reg = <0 0x10006000 0 0x1000>;
  interrupts = <0 266 4>,
    <0 267 4>;
 };

 toprgu:toprgu@10007000 {
  compatible = "mediatek,mt6877-wdt",
   "mediatek,mt6589-wdt",
   "mediatek,toprgu",
   "syscon", "simple-mfd";
  reg = <0 0x10007000 0 0x1000>;
  interrupts = <0 109 4>;
  mediatek,rg_dfd_timeout = <0x1ffff>;
  #reset-cells = <1>;
  reboot-mode {
   compatible = "syscon-reboot-mode";
   offset = <0x24>;
   mask = <0xf>;
   mode-charger = <1>;
   mode-recovery = <2>;
   mode-bootloader = <3>;
   mode-dm-verity-dev-corrupt = <4>;
   mode-kpoc = <5>;
   mode-ddr-reserve = <6>;
   mode-meta = <7>;
   mode-rpmbpk = <8>;
  };
 };

 apxgpt@10008000 {
  compatible = "mediatek,apxgpt";
  reg = <0 0x10008000 0 0x1000>;
  mediatek,kick_off = <0xb4>;
 };

 hacc@1000a000 {
  compatible = "mediatek,hacc";
  reg = <0 0x1000a000 0 0x1000>;
  interrupts = <0 274 4>;
 };

 apmixed@1000c000 {
  compatible = "mediatek,apmixed";
  reg = <0 0x1000c000 0 0xe00>;
 };

 fhctl-new@1000ce00 {
  compatible = "mediatek,mt6877-fhctl";
  reg = <0 0x1000ce00 0 0x200>,
     <0 0x1000c000 0 0xe00>,
     <0 0x13fa0e00 0 0x200>,
     <0 0x13fa0000 0 0xe00>,
     <0 0x190f3e00 0 0x200>,
     <0 0x190f3000 0 0xe00>;

  map0 {
   domain = "top";
   method = "fhctl-mcupm";
   armpll_ll {
    fh-id = <0>;
    pll-id = <0>;
    perms = <0x18>;
   };
   armpll_bl0 {
    fh-id = <1>;
    pll-id = <1>;
    perms = <0x18>;
   };
   ccipll {
    fh-id = <3>;
    pll-id = <3>;
    perms = <0x18>;
   };
   emipll {
    fh-id = <5>;
    pll-id = <5>;
   };
   mpll {
    fh-id = <6>;
    pll-id = <6>;
   };
   mmpll {
    fh-id = <7>;
    pll-id = <7>;
   };
   mainpll {
    fh-id = <8>;
    pll-id = <8>;
   };
   msdcpll {
    fh-id = <9>;
    pll-id = <9>;
    ssc-rate = <2>;
   };
   adsppll {
    fh-id = <10>;
    pll-id = <10>;
   };
   tvdpll {
    fh-id = <12>;
    pll-id = <12>;
   };
  };
  map1 {
   domain = "gpu";
   method = "fhctl-ap";
   mfgpll1 {
    fh-id = <0>;
    pll-id = <13>;
    perms = <0x3>;
   };
   mfgpll2 {
    fh-id = <1>;
    pll-id = <14>;
    perms = <0x3>;
   };
   mfgpll3 {
    fh-id = <2>;
    pll-id = <15>;
    perms = <0x3>;
   };
   mfgpll4 {
    fh-id = <3>;
    pll-id = <16>;
    perms = <0x3>;
   };
  };
 };

 pwrap: pwrap@10026000 {
  compatible = "mediatek,mt6877-pwrap";
  reg = <0 0x10026000 0 0x1000>,
        <0 0x10028000 0 0x1000>;
  reg-names = "pwrap","spi_mst";
  interrupts = <0 264 4>;



  clocks = <&infracfg_ao_clk 1>,
    <&infracfg_ao_clk 0>,
    <&topckgen_clk 150>,
    <&topckgen_clk 75>;

  clock-names = "spi", "wrap", "ulposc", "ulposc_osc";

  main_pmic: mt6359-pmic {
   compatible = "mediatek,mt6359-pmic";
   interrupt-parent = <&pio>;
   interrupts = <122 4 122 0>;
   status = "okay";


   mt635x_ot_debug: mt635x-ot-debug {
    compatible = "mediatek,mt635x-ot-debug";
    interrupts-extended =
     <&mt6315_6_regulator 5 1>,
     <&mt6315_3_regulator 5 1>;
   };


   pmic_oc_debug: pmic-oc-debug {
    compatible = "mediatek,pmic-oc-debug";
   };
  };
 };

 pwraph: pwraphal@10026000 {
  compatible = "mediatek,pwraph";
  mediatek,pwrap-regmap = <&pwrap>;
 };

 pwrap_mpu@10026000 {
  compatible = "mediatek,pwrap_mpu";
  reg = <0 0x10026000 0 0x1000>;
 };

 devapc_ao_infra_peri@1000e000 {
  compatible = "mediatek,devapc_ao_infra_peri";
  reg = <0 0x1000e000 0 0x1000>;
 };

 sleep_reg_md@1000f000 {
  compatible = "mediatek,sleep_reg_md";
  reg = <0 0x1000f000 0 0x1000>;
 };

 srclken@1000f800 {
  compatible = "mediatek,srclken";
  reg = <0 0x1000f800 0 0x1000>;
 };

 keypad:kp@10010000 {
  compatible = "mediatek,kp";
  reg = <0 0x10010000 0 0x1000>;
  interrupts = <0 106 1>;
  clocks = <&clk26m>;
  clock-names = "kpd";
  mediatek,boot_mode = <1>;
 };

 topmisc@10011000 {
  compatible = "mediatek,topmisc";
  reg = <0 0x10011000 0 0x1000>;
 };

 dvfsrc: dvfsrc@10012000 {
  compatible = "mediatek,dvfsrc";
  reg = <0 0x10012000 0 0x1000>,
   <0 0x10006000 0 0x1000>;
  interrupts = <0 293 4>;
 };

 boot_dramboost: boot_dramboost {
  compatible = "mediatek,dvfsrc-boost";
  boost_opp = <1>;
 };

 mbist_ao@10013000 {
  compatible = "mediatek,mbist_ao";
  reg = <0 0x10013000 0 0x1000>;
 };

 irq_nfc: irq_nfc {
  compatible = "mediatek,irq_nfc-eint";
 };

 gpio_usage_mapping:gpio_usage_mapping {
  compatible = "mediatek,gpio_usage_mapping";
 };

 ssmr {
  compatible = "mediatek,trusted_mem";
  memory-region = <&ssmr_cma_mem>;
 };

 radio_md_cfg:radio_md_cfg {
  compatible = "mediatek,radio_md_cfg";
 };

 md_auxadc:md_auxadc {
  compatible = "mediatek,md_auxadc";
  io-channels = <&auxadc 2>;
  io-channel-names = "md-channel";
 };

 dpmaif:dpmaif@10014000 {
  compatible = "mediatek,dpmaif";
  reg = <0 0x10014000 0 0x1000>,
   <0 0x1022D000 0 0x1000>,
   <0 0x1022C000 0 0x1000>,
   <0 0x1022E000 0 0x1000>;
  interrupts = <0 253 4>;
  mediatek,dpmaif_capability = <14>;

  clocks = <&infracfg_ao_clk 58>,
   <&infracfg_ao_clk 38>;
  clock-names = "infra-dpmaif-clk",
   "infra-dpmaif-blk-clk";
 };

 ccifdriver:ccifdriver@10209000 {
  compatible = "mediatek,ccci_ccif";
  reg = <0 0x10209000 0 0x1000>,
   <0 0x1020a000 0 0x1000>;
  mediatek,sram_size = <512>;

  interrupts = <0 238 4>,
        <0 239 4>;
  clocks = <&infracfg_ao_clk 33>,
   <&infracfg_ao_clk 35>,
   <&infracfg_ao_clk 27>,
   <&infracfg_ao_clk 28>,
   <&infracfg_ao_clk 55>,
   <&infracfg_ao_clk 56>,
   <&infracfg_ao_clk 59>,
   <&infracfg_ao_clk 54>;
  clock-names = "infra-ccif-ap",
   "infra-ccif-md",
   "infra-ccif1-ap",
   "infra-ccif1-md",
   "infra-ccif2-ap",
   "infra-ccif2-md",
   "infra-ccif4-md",
   "infra-ccif5-md";
 };

 mddriver:mddriver {
  compatible = "mediatek,mddriver", "mediatek,mddriver-mt6833";
  mediatek,mdhif_type = <6>;
  mediatek,md_id = <0>;
  mediatek,ap_plat_info = <6877>;
  mediatek,md_generation = <6297>;
  mediatek,offset_apon_md1 = <0x2844>;
  mediatek,cldma_capability = <14>;
  reg = <0 0x10209000 0 0x1000>,
   <0 0x1020a000 0 0x1000>;
  interrupts = <0 110 1>,
        <0 238 4>,
        <0 239 4>;
  clocks = <&scpsys 6>;
  clock-names = "scp-sys-md1-main";
  ccci-infracfg = <&infracfg_ao_clk>;
 };

 apcldmain_ao@10014000 {
  compatible = "mediatek,apcldmain_ao";
  reg = <0 0x10014000 0 0x400>;
 };

 apcldmaout_ao@10014400 {
  compatible = "mediatek,apcldmaout_ao";
  reg = <0 0x10014400 0 0x400>;
 };

 apcldmamisc_ao@10014800 {
  compatible = "mediatek,apcldmamisc_ao";
  reg = <0 0x10014800 0 0x400>;
 };

 apcldmamisc_ao@10014c00 {
  compatible = "mediatek,apcldmamisc_ao";
  reg = <0 0x10014c00 0 0x400>;
 };

 devapc_mpu_ao@10015000 {
  compatible = "mediatek,devapc_mpu_ao";
  reg = <0 0x10015000 0 0x1000>;
 };

 mdcldmaout_ao@10015400 {
  compatible = "mediatek,mdcldmaout_ao";
  reg = <0 0x10015400 0 0x400>;
 };

 mdcldmamisc_ao@10015800 {
  compatible = "mediatek,mdcldmamisc_ao";
  reg = <0 0x10015800 0 0x400>;
 };

 aes_top0@10016000 {
  compatible = "mediatek,aes_top0";
  reg = <0 0x10016000 0 0x1000>;
 };

 sys_timer@10017000 {
  compatible = "mediatek,sys_timer",
     "mediatek,mt6765-timer";
  reg = <0 0x10017000 0 0x1000>;
  reg-names = "sys_timer_base";
  interrupts = <0 277 4>;
  clocks = <&clk13m>;
 };

 timer: timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 4>,
    <1 14 4>,
    <1 11 4>,
    <1 10 4>;
  clock-frequency = <13000000>;
 };

 uart_clk: dummy26m {
  compatible = "fixed-clock";
  clock-frequency = <10000000>;
 };

 apdma: dma-controller@10220e00 {
  compatible = "mediatek,mt6577-uart-dma";
  reg = <0 0x10220e00 0 0x80>,
        <0 0x10220e80 0 0x80>,
        <0 0x10220f00 0 0x80>,
        <0 0x10220f80 0 0x80>;
  interrupts = <0 182 4>,
        <0 183 4>,
        <0 184 4>,
        <0 185 4>;
  clocks = <&infracfg_ao_clk 45>;
  clock-names = "apdma";
  #dma-cells = <1>;
  dma-bits = <34>;
  dma-requests = <4>;
 };

 apuart0: serial@11002000 {
  compatible = "mediatek,mt6577-uart";
  reg = <0 0x11002000 0 0x1000>;
  interrupts = <0 141 4>;
  clocks = <&clk26m>, <&infracfg_ao_clk 15>;
  clock-names = "baud", "bus";
  dmas = <&apdma 0
    &apdma 1>;
  dma-names = "tx", "rx";
 };

 apuart1: serial@11003000 {
  compatible = "mediatek,mt6577-uart";
  reg = <0 0x11003000 0 0x1000>;
  interrupts = <0 142 4>;
  clocks = <&clk26m>, <&infracfg_ao_clk 16>;
  clock-names = "baud", "bus";
  dmas = <&apdma 2
    &apdma 3>;
  dma-names = "tx", "rx";
 };

 modem_temp_share@10018000 {
  compatible = "mediatek,modem_temp_share";
  reg = <0 0x10018000 0 0x1000>;
 };

 devapc_ao_md@10019000 {
  compatible = "mediatek,devapc_ao_md";
  reg = <0 0x10019000 0 0x1000>;
 };

 security_ao@1001a000 {
  compatible = "mediatek,security_ao";
  reg = <0 0x1001a000 0 0x1000>;
 };

 topckgen_ao@1001b000 {
  compatible = "mediatek,topckgen_ao";
  reg = <0 0x1001b000 0 0x1000>;
 };

 devapc_ao_mm@1001c000 {
  compatible = "mediatek,devapc_ao_mm";
  reg = <0 0x1001c000 0 0x1000>;
 };

 sleep_sram@1001e000 {
  compatible = "mediatek,sleep_sram";
  reg = <0 0x1001e000 0 0x4000>;
 };

 sleep_sram@1001f000 {
  compatible = "mediatek,sleep_sram";
  reg = <0 0x1001f000 0 0x1000>;
 };

 sleep_sram@10020000 {
  compatible = "mediatek,sleep_sram";
  reg = <0 0x10020000 0 0x1000>;
 };

 sleep_sram@10021000 {
  compatible = "mediatek,sleep_sram";
  reg = <0 0x10021000 0 0x1000>;
 };

 devapc_ao_infra_peri@10022000 {
  compatible = "mediatek,devapc_ao_infra_peri";
  reg = <0 0x10022000 0 0x1000>;
 };

 devapc_ao_infra_peri@10023000 {
  compatible = "mediatek,devapc_ao_infra_peri";
  reg = <0 0x10023000 0 0x1000>;
 };

 devapc_ao_infra_peri@10024000 {
  compatible = "mediatek,devapc_ao_infra_peri";
  reg = <0 0x10024000 0 0x1000>;
 };

 devapc_ao_infra_peri@10025000 {
  compatible = "mediatek,devapc_ao_infra_peri";
  reg = <0 0x10025000 0 0x1000>;
 };

 pwm@10048000 {
  compatible = "mediatek,pwm";
  reg = <0 0x10048000 0 0x1000>;
  interrupts = <0 254 4>;
  clocks = <&infracfg_ao_clk 10>,
   <&infracfg_ao_clk 11>,
   <&infracfg_ao_clk 12>,
   <&infracfg_ao_clk 13>,
   <&infracfg_ao_clk 9>,
   <&infracfg_ao_clk 14>;

  clock-names = "PWM1-main",
   "PWM2-main",
   "PWM3-main",
   "PWM4-main",
   "PWM-HCLK-main",
   "PWM-main";
 };

 sys_cirq@10204000 {
  compatible = "mediatek,sys_cirq";
  reg = <0 0x10204000 0 0x1000>;
  interrupts = <0 639 4>;
 };

 mcucfg@0c530000 {
  compatible = "mediatek,mcucfg";
  reg = <0 0x0c530000 0 0x10000>;
 };

 m4u@10205000 {
  compatible = "mediatek,m4u";
  reg = <0 0x10205000 0 0x1000>;
 };

 devapc@10207000 {
  compatible = "mediatek,mt6877-devapc";
  reg = <0 0x10207000 0 0x1000>,
   <0 0x10274000 0 0x1000>,
   <0 0x10275000 0 0x1000>,
   <0 0x11020000 0 0x1000>,
   <0 0x10030000 0 0x1000>,
   <0 0x1020e000 0 0x1000>,
   <0 0x10033000 0 0x1000>,
   <0 0x00111000 0 0x1000>;
  interrupts = <0 231 4>;
  clocks = <&infracfg_ao_clk 32>;
  clock-names = "devapc-infra-clock";
 };

 ap_ccif0@10209000 {
  compatible = "mediatek,ap_ccif0";
  reg = <0 0x10209000 0 0x1000>;
  interrupts = <0 238 4>;
 };

 goodix_fp: fingerprint {
  compatible = "mediatek,goodix-fp";
 };

 accdet: accdet {
  compatible = "mediatek,pmic-accdet";
 };

 mt6359_gauge {
  compatible = "mediatek,mt6359_gauge";
  bootmode = <&chosen>;
  gauge_name = "gauge";
  alias_name = "MT6359";
 };







 pmic_clock_buffer_ctrl:pmic_clock_buffer_ctrl {
  compatible = "mediatek,pmic_clock_buffer";
  mediatek,clkbuf-quantity = <7>;
  mediatek,clkbuf-config = <2 1 1 2 0 0 1>;
  mediatek,clkbuf-output_impedance = <6 4 4 4 0 0 4>;
  mediatek,clkbuf-controls-for-desense = <0 4 0 4 0 0 0>;
  tcxo_support = "false";
 };

 md_ccif0@1020a000 {
  compatible = "mediatek,md_ccif0";
  reg = <0 0x1020a000 0 0x1000>;
 };

 ap_ccif1@1020b000 {
  compatible = "mediatek,ap_ccif1";
  reg = <0 0x1020b000 0 0x1000>;
  interrupts = <0 240 4>;
 };

 md_ccif1@1020c000 {
  compatible = "mediatek,md_ccif1";
  reg = <0 0x1020c000 0 0x1000>;
 };

 infra_mbist@1020d000 {
  compatible = "mediatek,infra_mbist";
  reg = <0 0x1020d000 0 0x1000>;
 };

 infracfg@1020e000 {
  compatible = "mediatek,infracfg";
  reg = <0 0x1020e000 0 0x1000>;
 };

 trng@1020f000 {
  compatible = "mediatek,trng";
  reg = <0 0x1020f000 0 0x1000>;
 };

 dxcc_sec@10210000 {
  compatible = "mediatek,dxcc_sec";
  reg = <0 0x10210000 0 0x1000>;
 };

 md2md_md1_ccif0@10211000 {
  compatible = "mediatek,md2md_md1_ccif0";
  reg = <0 0x10211000 0 0x1000>;
 };

 cqdma-controller@10212000 {
  compatible = "mediatek,mt6877-cqdma";
  reg = <0 0x10212000 0 0x80>,
   <0 0x10212100 0 0x80>,
   <0 0x10212200 0 0x80>,
   <0 0x10212300 0 0x80>;
  interrupts = <0 198 4>,
   <0 199 4>,
   <0 200 4>,
   <0 201 4>;
  clocks = <&infracfg_ao_clk 48>;
  clock-names = "cqdma";
  dma-channel-mask = <63>;
  dma-channels = <4>;
  dma-requests = <10>;
  #dma-cells = <1>;
 };

 md2md_md2_ccif0@10213000 {
  compatible = "mediatek,md2md_md2_ccif0";
  reg = <0 0x10213000 0 0x1000>;
 };

 sramrom@10214000 {
  compatible = "mediatek,sramrom";
  reg = <0 0x10214000 0 0x1000>;
 };

 infra_bcrm@10215000 {
  compatible = "mediatek,infra_bcrm";
  reg = <0 0x10215000 0 0x1000>;
 };

 sub_infra_bcrm@10216000 {
  compatible = "mediatek,sub_infra_bcrm";
  reg = <0 0x10216000 0 0x1000>;
 };

 dbg_tracker2@10218000 {
  compatible = "mediatek,dbg_tracker2";
  reg = <0 0x10218000 0 0x1000>;
 };

 emicen: emicen@10219000 {
  compatible = "mediatek,mt6877-emicen",
        "mediatek,common-emicen";
  reg = <0 0x10219000 0 0x1000>;
  mediatek,emi-reg = <&emichn>;
 };

 emiisu {
  compatible = "mediatek,mt6877-emiisu",
   "mediatek,common-emiisu";
  ctrl_intf = <1>;
 };

 device_mpu_low@1021a000 {
  compatible = "mediatek,device_mpu_low";
  reg = <0 0x1021a000 0 0x1000>;
  prot-base = <0x0 0x40000000>;
  prot-size = <0x4 0x00000000>;
  page-size = <0x200000>;
  interrupts = <0 232 4>;
 };

 infra_device_mpu@1021b000 {
  compatible = "mediatek,infra_device_mpu";
  reg = <0 0x1021b000 0 0x1000>;
 };

 infracfg_mem@1021c000 {
  compatible = "mediatek,infracfg_mem";
  reg = <0 0x1021c000 0 0x1000>;
 };

 infra_device_mpu@1021d000 {
  compatible = "mediatek,infra_device_mpu";
  reg = <0 0x1021d000 0 0x1000>;
 };

 infra_device_mpu@1021e000 {
  compatible = "mediatek,infra_device_mpu";
  reg = <0 0x1021e000 0 0x1000>;
 };

 apcldmain@1021f000 {
  compatible = "mediatek,apcldmain";
  reg = <0 0x1021f000 0 0x1000>;
 };

 apcldmaout@1021b400 {
  compatible = "mediatek,apcldmaout";
  reg = <0 0x1021b400 0 0x400>;
 };

 apcldmamisc@1021b800 {
  compatible = "mediatek,apcldmamisc";
  reg = <0 0x1021b800 0 0x400>;
 };

 apcldmamisc@1021bc00 {
  compatible = "mediatek,apcldmamisc";
  reg = <0 0x1021bc00 0 0x400>;
 };

 mdcldmain@1021c000 {
  compatible = "mediatek,mdcldmain";
  reg = <0 0x1021c000 0 0x400>;
 };

 mdcldmaout@1021c400 {
  compatible = "mediatek,mdcldmaout";
  reg = <0 0x1021c400 0 0x400>;
 };

 mdcldmamisc@1021c800 {
  compatible = "mediatek,mdcldmamisc";
  reg = <0 0x1021c800 0 0x400>;
 };

 mdcldmamisc@1021cc00 {
  compatible = "mediatek,mdcldmamisc";
  reg = <0 0x1021cc00 0 0x400>;
 };

 infra_md@1021d000 {
  compatible = "mediatek,infra_md";
  reg = <0 0x1021d000 0 0x1000>;
 };

 bpi_bsi_slv0@1021e000 {
  compatible = "mediatek,bpi_bsi_slv0";
  reg = <0 0x1021e000 0 0x1000>;
 };

 bpi_bsi_slv1@1021f000 {
  compatible = "mediatek,bpi_bsi_slv1";
  reg = <0 0x1021f000 0 0x1000>;
 };

 bpi_bsi_slv2@10225000 {
  compatible = "mediatek,bpi_bsi_slv2";
  reg = <0 0x10225000 0 0x1000>;
 };

 m4u@10220000 {
  compatible = "mediatek,m4u";
  reg = <0 0x10220000 0 0x1000>;
 };

 m4u@10221000 {
  compatible = "mediatek,m4u";
  reg = <0 0x10221000 0 0x1000>;
 };

 m4u@10222000 {
  compatible = "mediatek,m4u";
  reg = <0 0x10222000 0 0x1000>;
 };

 m4u@10223000 {
  compatible = "mediatek,m4u";
  reg = <0 0x10223000 0 0x1000>;
 };

 apdma@10220000 {
  compatible = "mediatek,apdma";
  reg = <0 0x10220000 0 0x4000>;
 };

 m4u@10224000 {
  compatible = "mediatek,m4u";
  reg = <0 0x10224000 0 0x1000>;
 };

 infra_device_mpu@10225000 {
  compatible = "mediatek,infra_device_mpu";
  reg = <0 0x10225000 0 0x1000>;
 };

 emimpu@10226000 {
  compatible = "mediatek,mt6877-emimpu",
        "mediatek,common-emimpu";
  reg = <0 0x10226000 0 0x1000>;
  mediatek,emi-reg = <&emicen>;
  interrupts = <0 233 4>;
  region_cnt = <32>;
  domain_cnt = <16>;
  addr_align = <16>;
  ap_region = <31>;
  ap_apc = <0 5 5 5 2 0 6 5>,
    <0 0 5 0 0 0 5 5>;
  dump = <0x1f0 0x1f8 0x1fc>;
  clear = <0x160 0xffffffff 16>,
   <0x200 0x00000003 16>,
   <0x1f0 0x80000000 1>;
  clear_md = <0x1fc 0x80000000 1>;
  ctrl_intf = <1>;
  slverr = <0>;
 };

 dvfsp@10227000 {
  compatible = "mediatek,dvfsp";
  reg = <0 0x10227000 0 0x1000>;
 };


 dvfsp: dvfsp@0011bc00 {
  compatible = "mediatek,mt6877-dvfsp";
  reg = <0 0x0011bc00 0 0x1400>,
        <0 0x0011bc00 0 0x1400>;
  state = <1>;
  imax_state = <2>;
  change_flag = <0>;
  little-rise-time = <1000>;
  little-down-time = <750>;
  big-rise-time = <1000>;
  big-down-time = <750>;
  L-table = <2000 144 1 1
      1903 139 1 1
      1800 132 1 1
      1703 127 1 1
      1600 120 1 1
      1503 119 2 1
      1407 117 2 1
      1310 116 2 1
      1260 115 2 1
      1150 113 2 1
      1053 111 2 1
      980 110 2 1
      900 109 2 1
      740 106 4 1
      650 104 4 1
      500 104 4 1 >;

  B-table = <2600 168 1 1
      2400 160 1 1
      2275 152 1 1
      2150 144 1 1
      2000 137 1 1
      1900 132 1 1
      1800 127 1 1
      1660 120 1 1
      1540 119 2 1
      1430 117 2 1
      1300 115 2 1
      1140 112 2 1
      1040 111 2 1
      910 109 2 1
      740 106 4 1
      650 104 4 1 >;

  CCI-table = <1700 144 1 1
      1621 139 1 1
      1542 134 2 1
      1440 127 2 1
      1350 120 2 1
      1271 119 2 1
      1120 116 2 1
      1041 115 2 1
      962 113 2 1
      900 112 2 1
      840 111 2 1
      740 109 4 1
      661 107 4 1
      600 106 4 1
      560 105 4 1
      520 104 4 1 >;

 };

 mt_cpufreq: mt_cpufreq {
  compatible = "mediatek,mt-cpufreq";
  proc1-supply = <&mt6315_6_vbuck1>;
  proc2-supply = <&mt6315_6_vbuck3>;
  sram_proc1-supply = <&mt_pmic_vsram_proc1_ldo_reg>;
  sram_proc2-supply = <&mt_pmic_vsram_proc2_ldo_reg>;
 };

 mcucfg1: mcucfg1@0c530000 {
  compatible = "mediatek,mcucfg-dvfs";
  reg = <0 0x0c530000 0 0x10000>;
 };

 eem_fsm: eem_fsm@11278000 {
  compatible = "mediatek,eem_fsm";
  reg = <0 0x11278000 0 0x1000>;
  interrupts = <0 168 4>;
  eem-status = <1>;
  sn-status = <1>;
  eem-initmon-little = <0xff>;
  eem-initmon-big = <0xff>;
  eem-initmon-cci = <0xff>;
  eem-initmon-gpu = <0xff>;
  eem-clamp-little = <0>;
  eem-clamp-big = <0>;
  eem-clamp-cci = <0>;
  eem-clamp-gpu = <0>;
  eem-offset-little = <0xff>;
  eem-offset-big = <0xff>;
  eem-offset-cci = <0xff>;
  eem-offset-gpu = <0xff>;
  proc1-supply = <&mt6315_6_vbuck1>;
  proc2-supply = <&mt6315_6_vbuck3>;
 };

 eemgpu_fsm: eemgpu_fsm@1100b000 {
  compatible = "mediatek,eemgpu_fsm";
  reg = <0 0x1100b000 0 0x1000>;
  interrupts = <0 211 4>;
  eemg-status = <1>;
  eemg-initmon-gpu = <0xf>;
  eemg-clamp-gpu = <0>;
  eemg-offset-gpu = <0xff>;
 };

 upower: upower {
  compatible = "mediatek,mt6833-upower";
 };

 cpumssv: cpumssv {
  compatible = "mediatek,cpumssv";
  state = <0>;
 };

 gce_mbox: gce_mbox@10228000 {
  compatible = "mediatek,mt6877-gce";
  reg = <0 0x10228000 0 0x4000>;
  interrupts = <0 247 4>,
        <0 248 4>;
  #mbox-cells = <3>;
  #gce-event-cells = <1>;
  #gce-subsys-cells = <2>;
  default_tokens = /bits/ 16 <700>,
     /bits/ 16 <701>,
     /bits/ 16 <702>,
     /bits/ 16 <703>,
     /bits/ 16 <704>,
     /bits/ 16 <710>,
     /bits/ 16 <711>;
  clocks = <&infracfg_ao_clk 5>,
    <&infracfg_ao_clk 19>;
  clock-names = "gce", "gce-timer";
 };

 gce_mbox_sec: gce_mbox_sec@10228000 {
  compatible = "mediatek,mailbox-gce-sec";
  reg = <0 0x10228000 0 0x4000>;
  #mbox-cells = <3>;
  mboxes = <&gce_mbox 15 0xffffffff 1>;
  clocks = <&infracfg_ao_clk 5>;
  clock-names = "gce";
 };

 cmdq-test {
  compatible = "mediatek,cmdq-test";
  mediatek,gce = <&gce_mbox>;
  mmsys_config = <&mmsys_config_clk>;
  mediatek,gce-subsys = <99>, <1>;
  mboxes = <&gce_mbox 23 0 1>,
    <&gce_mbox 22 0xffffffff 1>,
    <&gce_mbox_sec 11 0 1>;
  token_user0 = /bits/ 16 <649>;
  token_gpr_set4 = /bits/ 16 <704>;
 };

 infra_dpmaif@1022c000 {
  compatible = "mediatek,infra_dpmaif";
  reg = <0 0x1022c000 0 0x1000>;
 };

 infra_dpmaif@1022d000 {
  compatible = "mediatek,infra_dpmaif";
  reg = <0 0x1022d000 0 0x1000>;
 };

 infra_dpmaif@1022e000 {
  compatible = "mediatek,infra_dpmaif";
  reg = <0 0x1022e000 0 0x1000>;
 };

 infra_dpmaif@1022f000 {
  compatible = "mediatek,infra_dpmaif";
  reg = <0 0x1022f000 0 0x1000>;
 };

 dramc@10230000 {
  compatible = "mediatek,mt6877-dramc",
        "mediatek,common-dramc";
  reg = <0 0x10230000 0 0x2000>,
   <0 0x10240000 0 0x2000>,
   <0 0x10234000 0 0x1000>,
   <0 0x10244000 0 0x1000>,
   <0 0x10238000 0 0x2000>,
   <0 0x10248000 0 0x2000>,
   <0 0x10236000 0 0x1000>,
   <0 0x10246000 0 0x1000>,
   <0 0x10006000 0 0x1000>;
  mr4_version = <1>;
  mr4_rg = <0x0090 0x0000ffff 0>;
  fmeter_version = <1>;
  crystal_freq = <52>;
  pll_id = <0x050c 0x00000100 8>;
  shu_lv = <0x050c 0x00030000 16>;
  shu_of = <0x700>;
  sdmpcw = <0x0704 0xffff0000 16>,
    <0x0724 0xffff0000 16>;
  prediv = <0x0708 0x000c0000 18>,
    <0x0728 0x000c0000 18>;
  posdiv = <0x0708 0x00000007 0>,
    <0x0728 0x00000007 0>;
  ckdiv4 = <0x0874 0x00000004 2>,
    <0x0874 0x00000004 2>;
  pll_md = <0x0744 0x00000100 8>,
    <0x0744 0x00000100 8>;
  cldiv2 = <0x08b4 0x00000002 1>,
    <0x08b4 0x00000002 1>;
  fbksel = <0x070c 0x00000040 6>,
    <0x070c 0x00000040 6>;
  dqsopen = <0x0870 0x00100000 20>,
    <0x0870 0x00100000 20>;
  dqopen = <0x0870 0x00200000 21>,
    <0x0870 0x00200000 21>;
  ckdiv4_ca = <0x0B74 0x00000004 2>,
    <0x0B74 0x00000004 2>;
 };

 dramc_ch0_top0@10230000 {
  compatible = "mediatek,dramc_ch0_top0";
  reg = <0 0x10230000 0 0x2000>;
 };

 dramc_ch0_top1@10232000 {
  compatible = "mediatek,dramc_ch0_top1";
  reg = <0 0x10232000 0 0x2000>;
 };

 dramc_ch0_top2@10234000 {
  compatible = "mediatek,dramc_ch0_top2";
  reg = <0 0x10234000 0 0x1000>;
 };

 dramc_ch0_top3@10235000 {
  compatible = "mediatek,dramc_ch0_top3";
  reg = <0 0x10235000 0 0x1000>;
 };

 dramc_ch0_rsv@10236000 {
  compatible = "mediatek,dramc_ch0_rsv";
  reg = <0 0x10236000 0 0x2000>;
 };

 dramc_ch0_rsv@10238000 {
  compatible = "mediatek,dramc_ch0_rsv";
  reg = <0 0x10238000 0 0x2000>;
 };

 dramc_ch0_rsv@1023a000 {
  compatible = "mediatek,dramc_ch0_rsv";
  reg = <0 0x1023a000 0 0x2000>;
 };

 emichn: emichn@10235000 {
  compatible = "mediatek,mt6833-emichn",
        "mediatek,common-emichn";
  reg = <0 0x10235000 0 0x1000>,
        <0 0x10245000 0 0x1000>;
 };

 ufshci:ufshci@11270000 {
  compatible = "mediatek,mt8183-ufshci";
  reg = <0 0x11270000 0 0x2300>;
  interrupts = <0 137 4>;

  clocks =
   <&infracfg_ao_clk 49>,
   <&infracfg_ao_clk 43>,
   <&infracfg_ao_clk 44>,
   <&infracfg_ao_clk 50>,
   <&infracfg_ao_clk 62>,
   <&topckgen_clk 180>;
  clock-names = "ufs-clk", "ufs-unipro-clk", "ufs-mp-clk",
       "ufs-crypto-clk";
  freq-table-hz = <0 0>, <0 0>, <0 0>,
      <0 0>;

  vcc-supply = <&mt_pmic_vemc_ldo_reg>;
  vcc-fixed-regulator;

  resets = <&infracfg_rst 0>, <&infracfg_rst 1>,
     <&infracfg_rst 2>;
  reset-names = "hci_rst", "unipro_rst", "crypto_rst";



  mediatek,refclk_ctrl = <2>;

  mediatek,ufs-qos;
 };

 msdc1_ins:msdc1_ins {
 };

 md1_sim1_hot_plug_eint:md1_sim1_hot_plug_eint {
 };

 md1_sim2_hot_plug_eint:md1_sim2_hot_plug_eint {
 };

 ufs_mphy@11fa0000 {
  compatible = "mediatek,ufs_mphy";
  reg = <0 0x11fa0000 0 0xc000>;
 };

 ap_ccif2@1023c000 {
  compatible = "mediatek,ap_ccif2";
  reg = <0 0x1023c000 0 0x1000>;
  interrupts = <0 242 4>;
 };

 md_ccif2@1023d000 {
  compatible = "mediatek,md_ccif2";
  reg = <0 0x1023d000 0 0x1000>;
 };

 ap_ccif3@1023e000 {
  compatible = "mediatek,ap_ccif3";
  reg = <0 0x1023e000 0 0x1000>;
  interrupts = <0 243 4>;
 };

 md_ccif3@1023f000 {
  compatible = "mediatek,md_ccif3";
  reg = <0 0x1023f000 0 0x1000>;
 };

 dramc_ch1_top0@10240000 {
  compatible = "mediatek,dramc_ch1_top0";
  reg = <0 0x10240000 0 0x2000>;
 };

 dramc_ch1_top1@10242000 {
  compatible = "mediatek,dramc_ch1_top1";
  reg = <0 0x10242000 0 0x2000>;
 };

 dramc_ch1_top2@10244000 {
  compatible = "mediatek,dramc_ch1_top2";
  reg = <0 0x10244000 0 0x1000>;
 };

 dramc_ch1_top3@10245000 {
  compatible = "mediatek,dramc_ch1_top3";
  reg = <0 0x10245000 0 0x1000>;
 };

 dramc_ch1_rsv@10246000 {
  compatible = "mediatek,dramc_ch1_rsv";
  reg = <0 0x10246000 0 0x2000>;
 };

 dramc_ch1_rsv@10248000 {
  compatible = "mediatek,dramc_ch1_rsv";
  reg = <0 0x10248000 0 0x2000>;
 };

 dramc_ch1_rsv@1024a000 {
  compatible = "mediatek,dramc_ch1_rsv";
  reg = <0 0x1024a000 0 0x2000>;
 };

 ap_ccif4@1024c000 {
  compatible = "mediatek,ap_ccif4";
  reg = <0 0x1024c000 0 0x1000>;
 };

 md_ccif4@1024d000 {
  compatible = "mediatek,md_ccif4";
  reg = <0 0x1024d000 0 0x1000>;
 };

 md_ccif4@1024e000 {
  compatible = "mediatek,md_ccif4";
  reg = <0 0x1024e000 0 0x1000>;
 };

 dramc_ch1_top0@10250000 {
  compatible = "mediatek,dramc_ch1_top0";
  reg = <0 0x10250000 0 0x2000>;
 };

 dramc_ch1_top1@10252000 {
  compatible = "mediatek,dramc_ch1_top1";
  reg = <0 0x10252000 0 0x2000>;
 };

 dramc_ch1_top2@10254000 {
  compatible = "mediatek,dramc_ch1_top2";
  reg = <0 0x10254000 0 0x1000>;
 };

 dramc_ch1_top3@10255000 {
  compatible = "mediatek,dramc_ch1_top3";
  reg = <0 0x10255000 0 0x1000>;
 };

 dramc_ch1_rsv@10256000 {
  compatible = "mediatek,dramc_ch1_rsv";
  reg = <0 0x10256000 0 0x2000>;
 };

 dramc_ch1_rsv@10258000 {
  compatible = "mediatek,dramc_ch1_rsv";
  reg = <0 0x10258000 0 0x2000>;
 };

 dramc_ch1_rsv@1025a000 {
  compatible = "mediatek,dramc_ch1_rsv";
  reg = <0 0x1025a000 0 0x2000>;
 };

 ap_ccif5@1025c000 {
  compatible = "mediatek,ap_ccif5";
  reg = <0 0x1025c000 0 0x1000>;
 };

 md_ccif5@1025d000 {
  compatible = "mediatek,md_ccif5";
  reg = <0 0x1025d000 0 0x1000>;
 };

 mm_vpu_m0_sub_common@1025e000 {
  compatible = "mediatek,mm_vpu_m0_sub_common";
  reg = <0 0x1025e000 0 0x1000>;
 };

 mm_vpu_m1_sub_common@1025f000 {
  compatible = "mediatek,mm_vpu_m1_sub_common";
  reg = <0 0x1025f000 0 0x1000>;
 };

 dramc_ch1_top0@10260000 {
  compatible = "mediatek,dramc_ch1_top0";
  reg = <0 0x10260000 0 0x2000>;
 };

 dramc_ch1_top1@10262000 {
  compatible = "mediatek,dramc_ch1_top1";
  reg = <0 0x10262000 0 0x2000>;
 };

 dramc_ch1_top2@10264000 {
  compatible = "mediatek,dramc_ch1_top2";
  reg = <0 0x10264000 0 0x1000>;
 };

 dramc_ch1_top3@10265000 {
  compatible = "mediatek,dramc_ch1_top3";
  reg = <0 0x10265000 0 0x1000>;
 };

 dramc_ch1_rsv@10266000 {
  compatible = "mediatek,dramc_ch1_rsv";
  reg = <0 0x10266000 0 0x2000>;
 };

 dramc_ch1_rsv@10268000 {
  compatible = "mediatek,dramc_ch1_rsv";
  reg = <0 0x10268000 0 0x2000>;
 };

 dramc_ch1_rsv@1026a000 {
  compatible = "mediatek,dramc_ch1_rsv";
  reg = <0 0x1026a000 0 0x2000>;
 };

 spmi_bus: spmi@10027000 {
  compatible = "mediatek,mt6877-pmif-m";
  reg = <0 0x10027000 0 0x0008ff>,
        <0 0x10027900 0 0x000500>,
        <0 0x10029000 0 0x000100>;
  reg-names = "pmif", "pmifmpu", "spmimst";
  interrupts = <0 265 4>;
  interrupt-names = "pmif_irq";
  irq_event_en = <0x0 0x0 0x0 0x00006000 0x0>;
# 2772 "../arch/arm64/boot/dts/mediatek/mt6877.dts"
  clocks = <&infracfg_ao_clk 1>,
   <&infracfg_ao_clk 0>,
   <&topckgen_clk 150>,
   <&topckgen_clk 75>,
   <&topckgen_clk 67>,
   <&topckgen_clk 176>,
   <&topckgen_clk 67>,
   <&topckgen_clk 75>;

  clock-names = "pmif_sys_ck",
   "pmif_tmr_ck",
   "pmif_clk_mux",
   "pmif_clk_osc_d10",
   "pmif_clk26m",
   "spmimst_clk_mux",
   "spmimst_clk26m",
   "spmimst_clk_osc_d10";
  swinf_ch_start = <3>;
  ap_swinf_no = <2>;
  #address-cells = <2>;
  #size-cells = <0>;
 };

 mm_vpu_m0_sub_common@10309000 {
  compatible = "mediatek,mm_vpu_m0_sub_common";
  reg = <0 0x10309000 0 0x1000>;
 };

 mm_vpu_m1_sub_common@1030a000 {
  compatible = "mediatek,mm_vpu_m1_sub_common";
  reg = <0 0x1030a000 0 0x1000>;
 };

 mm_vpu_m1_sub_common@1030b000 {
  compatible = "mediatek,mm_vpu_m1_sub_common";
  reg = <0 0x1030b000 0 0x1000>;
 };

 mm_vpu_m1_sub_common@1030c000 {
  compatible = "mediatek,mm_vpu_m1_sub_common";
  reg = <0 0x1030c000 0 0x1000>;
 };

 mm_vpu_m1_sub_common@1030d000 {
  compatible = "mediatek,mm_vpu_m1_sub_common";
  reg = <0 0x1030d000 0 0x1000>;
 };

 sys_cirq@10313000 {
  compatible = "mediatek,sys_cirq";
  reg = <0 0x10313000 0 0x1000>;
 };

 sys_cirq@10314000 {
  compatible = "mediatek,sys_cirq";
  reg = <0 0x10314000 0 0x1000>;
 };

 gce@10318000 {
  compatible = "mediatek,gce";
  reg = <0 0x10318000 0 0x1000>;
 };

 gce@10319000 {
  compatible = "mediatek,gce";
  reg = <0 0x10319000 0 0x1000>;
 };

 gce@1031a000 {
  compatible = "mediatek,gce";
  reg = <0 0x1031a000 0 0x1000>;
 };

 gce@1031b000 {
  compatible = "mediatek,gce";
  reg = <0 0x1031b000 0 0x1000>;
 };

 scp@10500000 {
  compatible = "mediatek,scp";
  status = "okay";
  reg = <0 0x10500000 0 0x100000>,
  <0 0x10724000 0 0x1000>,
  <0 0x10721000 0 0x1000>,
  <0 0x10730000 0 0x1000>,
  <0 0x10740000 0 0x1000>,
  <0 0x10752000 0 0x1000>,
  <0 0x10760000 0 0x40000>,
  <0 0x107a5000 0 0x4>,
  <0 0x107fb000 0 0x100>,
  <0 0x107fb100 0 0x4>,
  <0 0x107fb10c 0 0x4>,
  <0 0x107a5020 0 0x4>,
  <0 0x107fc000 0 0x100>,
  <0 0x107fc100 0 0x4>,
  <0 0x107fc10c 0 0x4>,
  <0 0x107a5024 0 0x4>,
  <0 0x107fd000 0 0x100>,
  <0 0x107fd100 0 0x4>,
  <0 0x107fd10c 0 0x4>,
  <0 0x107a5028 0 0x4>,
  <0 0x107fe000 0 0x100>,
  <0 0x107fe100 0 0x4>,
  <0 0x107fe10c 0 0x4>,
  <0 0x107a502c 0 0x4>,
  <0 0x107ff000 0 0x100>,
  <0 0x107ff100 0 0x4>,
  <0 0x107ff10c 0 0x4>,
  <0 0x107a5030 0 0x4>;

  reg-names = "scp_sram_base",
   "scp_cfgreg",
   "scp_clkreg",
   "scp_cfgreg_core0",
   "scp_cfgreg_core1",
   "scp_bus_tracker",
   "scp_l1creg",
   "scp_cfgreg_sec",
   "mbox0_base",
   "mbox0_set",
   "mbox0_clr",
   "mbox0_init",
   "mbox1_base",
   "mbox1_set",
   "mbox1_clr",
   "mbox1_init",
   "mbox2_base",
   "mbox2_set",
   "mbox2_clr",
   "mbox2_init",
   "mbox3_base",
   "mbox3_set",
   "mbox3_clr",
   "mbox3_init",
   "mbox4_base",
   "mbox4_set",
   "mbox4_clr",
   "mbox4_init";

  interrupts = <0 522 4>,
   <0 523 4>,
   <0 524 4>,
   <0 525 4>,
   <0 526 4>,
   <0 527 4>,
   <0 528 4>;

   interrupt-names = "ipc0",
   "ipc1",
   "mbox0",
   "mbox1",
   "mbox2",
   "mbox3",
   "mbox4";

  core_0 = "enable";
  scp_sramSize = <0x00100000>;
  core_nums = <1>;
  twohart = <1>;
  mbox_count = <5>;

  send_table =
  < 0 0 9>,
  < 3 1 2>,
  < 4 1 1>,
  < 5 1 2>,
  < 6 1 1>,
  <26 1 9>,
  <11 2 34>,
  <14 3 1>,
  <15 3 2>,
  <16 3 1>,
  <17 3 6>,
  <18 3 2>,
  <24 4 34>;


  recv_table =
  < 1 0 2 0>,
  < 2 0 26 0>,
  < 7 1 2 0>,
  < 8 1 10 0>,
  < 9 1 1 0>,
  <10 1 2 0>,
  <27 1 2 0>,
  <28 1 5 0>,
  < 5 1 1 1>,
  <12 2 30 0>,
  <20 3 10 0>,
  <21 3 6 0>,
  <22 3 1 0>,
  <23 3 2 0>,
  <15 3 1 1>,
  <25 4 30 0>;

  legacy_table = <11>,
    <24>,
    <12>,
    <25>,
    <34>,
    <30>;


  scp_feature_tbl = < 0 5 1>,
      < 1 29 0>,
      < 2 26 0>,
      < 3 0 0>,
      < 4 200 1>,
      < 5 0 0>,
      < 6 120 1>,
      < 7 10 1>,
      < 8 80 1>,
      < 9 43 1>,
      <10 22 1>,
      <11 20 1>,
      <12 135 1>,
      <13 200 0>;

  secure_dump = "disable";
  secure_dump_size = <0>;

  scp_mem_key = "mediatek,reserve-memory-scp_share";
  scp_mem_tbl = <0 0x0>,
      <1 0x4E300>,
         <2 0x100000>,
         <3 0x180000>,
         <4 0x19000>;

  memorydump =
  <0x100000>,
  <0x03c000>,
  <0x003c00>,
  <0x000400>,
  <0x100000>;
 };

 scp_clk_ctrl: scp_clk_ctrl@10721000 {
   compatible = "mediatek,scp_clk_ctrl", "syscon";
   reg = <0 0x10721000 0 0x1000>;
 };

 scp_dvfs {
  compatible = "mediatek,scp_dvfs";
  scp-dvfs-feature = "enable";
  clocks =
   <&topckgen_clk 124>,
   <&topckgen_clk 67>,
   <&topckgen_clk 21>,
   <&topckgen_clk 48>,
   <&topckgen_clk 11>,
   <&topckgen_clk 28>,
   <&topckgen_clk 3>,
   <&topckgen_clk 40>,
   <&topckgen_clk 15>;

  clock-names =
   "clk_mux",
   "clk_pll_0",
   "clk_pll_1",
   "clk_pll_2",
   "clk_pll_3",
   "clk_pll_4",
   "clk_pll_5",
   "clk_pll_6",
   "clk_pll_7";

  dvfs-opp =

  < 550000 750000 0 0x008 310 0 0 4>,
  < 600000 750000 1 0x104 360 7 0 3>,
  < 650000 750000 2 0x202 400 3 0 2>,
  < 725000 750000 3 0x301 624 1 0x3 1>;

  scp-cores = <1>;

  pmic-sshub-support;
  vow-lp-en-gear = <2>;

  do-ulposc-cali;
  ccf-fmeter-support;
  fmeter-id-ulposc2 = <36>;
  fmeter-id-26M = <25>;
  ulposc_clksys = <&apmixedsys_clk>;
  scp_clk_ctrl = <&scp_clk_ctrl>;
  scp-clk-hw-ver = "v1";
  ulposc-cali-ver = "v1";
  ulposc-cali-num = <3>;
  ulposc-cali-target = <310 360 400>;
  ulposc-cali-config =

   <0x48a940 0x2900 0x41>,
   <0x56a940 0x2900 0x41>,
   <0x5ea940 0x2900 0x41>;
 };

 sspm@10400000 {
  compatible = "mediatek,sspm";
  reg = <0 0x10400000 0 0x28000>,
   <0 0x10440000 0 0x10000>,
   <0 0x10450000 0 0x100>,
   <0 0x10451000 0 0x4>,
   <0 0x10451004 0 0x4>,
   <0 0x10460000 0 0x100>,
   <0 0x10461000 0 0x4>,
   <0 0x10461004 0 0x4>,
   <0 0x10470000 0 0x100>,
   <0 0x10471000 0 0x4>,
   <0 0x10471004 0 0x4>,
   <0 0x10480000 0 0x100>,
   <0 0x10481000 0 0x4>,
   <0 0x10481004 0 0x4>,
   <0 0x10490000 0 0x100>,
   <0 0x10491000 0 0x4>,
   <0 0x10491004 0 0x4>;

  reg-names = "sspm_base",
   "cfgreg",
   "mbox0_base",
   "mbox0_set",
   "mbox0_clr",
   "mbox1_base",
   "mbox1_set",
   "mbox1_clr",
   "mbox2_base",
   "mbox2_set",
   "mbox2_clr",
   "mbox3_base",
   "mbox3_set",
   "mbox3_clr",
   "mbox4_base",
   "mbox4_set",
   "mbox4_clr";

  interrupts = <0 285 4>,
   <0 288 4>,
   <0 289 4>,
   <0 290 4>,
   <0 291 4>,
   <0 292 4>;

  interrupt-names = "ipc",
   "mbox0",
   "mbox1",
   "mbox2",
   "mbox3",
   "mbox4";
 };
 adsp_common: adsp_common@10800000 {
  compatible = "mediatek,adsp_common";
  reg = <0 0x1080b000 0 0x50>,
   <0 0x10806000 0 0x100>,
   <0 0x10806100 0 0x4>,
   <0 0x1080610c 0 0x4>,
   <0 0x1080b050 0 0x4>,
   <0 0x10807000 0 0x100>,
   <0 0x10807100 0 0x4>,
   <0 0x1080710c 0 0x4>,
   <0 0x1080b054 0 0x4>,
   <0 0x10808000 0 0x100>,
   <0 0x10808100 0 0x4>,
   <0 0x1080810c 0 0x4>,
   <0 0x1080b058 0 0x4>,
   <0 0x10809000 0 0x100>,
   <0 0x10809100 0 0x4>,
   <0 0x1080910c 0 0x4>,
   <0 0x1080b05c 0 0x4>;
  reg-names = "cfg_secure",
   "mbox0_base",
   "mbox0_set",
   "mbox0_clr",
   "mbox0_init",
   "mbox1_base",
   "mbox1_set",
   "mbox1_clr",
   "mbox1_init",
   "mbox2_base",
   "mbox2_set",
   "mbox2_clr",
   "mbox2_init",
   "mbox3_base",
   "mbox3_set",
   "mbox3_clr",
   "mbox3_init";
  interrupts = <0 538 4>,
   <0 539 4>,
   <0 540 4>,
   <0 541 4>;
  interrupt-names = "mbox0",
   "mbox1",
   "mbox2",
   "mbox3";
  #mbox-cells = <1>;
  clocks = <&scpsys 15>,
   <&scp_par_top_clk 0>,
   <&topckgen_clk 168>,
   <&topckgen_clk 67>,
   <&topckgen_clk 48>,
   <&topckgen_clk 124>;
  clock-names = "scp_sys_adsp",
   "clk_adsp_ck_cg",
   "clk_top_adsp_sel",
   "clk_top_clk26m",
   "clk_top_adsppll",
   "clk_top_scp_sel";
  adsp-rsv-ipidma-a = <0x200000>;
  adsp-rsv-logger-a = <0x80000>;
  adsp-rsv-dbg-dump-a = <0x80000>;
  adsp-rsv-core-dump-a = <0x400>;
  adsp-rsv-xhci = <0x80000>;
  adsp-rsv-audio = <0x5C0000>;
 };

 adsp_core0: adsp_core0@10820000 {
  compatible = "mediatek,adsp_core_0";
  reg = <0 0x10800000 0 0x6000>,
   <0 0x10840000 0 0x9000>,
   <0 0x10820000 0 0x8000>;
  system = <0 0x56000000 0 0xD00000>;
  interrupts = <0 532 4>,
   <0 534 4>,
   <0 536 4>;
  mboxes = <&adsp_common 0>,
   <&adsp_common 1>;
 };

 dramc_ch1_rsv@10900000 {
  compatible = "mediatek,dramc_ch1_rsv";
  reg = <0 0x10900000 0 0x40000>;
 };

 dramc_ch1_rsv@10940000 {
  compatible = "mediatek,dramc_ch1_rsv";
  reg = <0 0x10940000 0 0xc0000>;
 };

 dramc_ch1_rsv@10a00000 {
  compatible = "mediatek,dramc_ch1_rsv";
  reg = <0 0x10a00000 0 0x40000>;
 };

 dramc_ch1_rsv@10a40000 {
  compatible = "mediatek,dramc_ch1_rsv";
  reg = <0 0x10a40000 0 0xc0000>;
 };

 dfd: dfd@0c600000 {
  compatible = "mediatek,dfd";
  mediatek,enabled = <1>;
  mediatek,chain_length = <0xbe2b>;
  mediatek,rg_dfd_timeout = <0xc8>;

  mediatek,check_dfd_support = <1>;
  mediatek,dfd_infra_base = <0x34>;
  mediatek,dfd_ap_addr_offset = <24>;
  mediatek,dfd_latch_offset = <0x44>;
 };

 dfd_cache: dfd_cache {
  compatible = "mediatek,dfd_cache";
  mediatek,enabled = <0>;
  mediatek,l2c_trigger = <0>;
  mediatek,rg_dfd_timeout = <0x5dc0>;

 };

 dbg_ao@0d000000 {
  compatible = "mediatek,dbg_ao";
  reg = <0 0x0d000000 0 0x10000>;
 };

 dbg_cti@0d020000 {
  compatible = "mediatek,dbg_cti";
  reg = <0 0x0d020000 0 0x10000>;
 };

 dbg_etr@0d030000 {
  compatible = "mediatek,dbg_etr";
  reg = <0 0x0d030000 0 0x1000>;
 };

 bus_tracer@0d040000 {
  compatible = "mediatek,bus_tracer-v1";
  reg = <0 0x0d040000 0 0x100>,
        <0 0x0d01a000 0 0x1000>,
        <0 0x0d041000 0 0x3000>,
        <0 0x0d010000 0 0x1000>,
        <0 0x0d040800 0 0x100>,
        <0 0x0d040900 0 0x100>,
        <0 0x0d040a00 0 0x100>;

  mediatek,err_flag = <0xf7f8ffff>;






  mediatek,num_tracer = <3>;
  mediatek,enabled_tracer = <0 1 1>;
  mediatek,at_id = <0x10 0x30 0x70>;
# 3280 "../arch/arm64/boot/dts/mediatek/mt6877.dts"
 };

 dbg_dem@0d0a0000 {
  compatible = "mediatek,dbg_dem";
  reg = <0 0x0d0a0000 0 0x1000>;
  interrupts = <0 218 4>;
 };

 dbg_mdsys1@0d100000 {
  compatible = "mediatek,dbg_mdsys1";
  reg = <0 0x0d100000 0 0x80000>;
 };

        efuse: efuse@11c10000 {
                compatible = "mediatek,devinfo";
                reg = <0 0x11f10000 0 0x10000>;
                #address-cells = <1>;
                #size-cells = <1>;

                efuse_segment: segment@78 {
                        reg = <0x78 0x4>;
                };
        };

 dcm: dcm@10001000 {
  compatible = "mediatek,mt6877-dcm";
  reg = <0 0x10001000 0 0x1000>,
   <0 0x10002000 0 0x1000>,
   <0 0x10022000 0 0x1000>,
   <0 0xc538000 0 0x5000>,
   <0 0xc53a800 0 0x1000>;
  reg-names = "infracfg_ao",
   "infracfg_ao_mem",
   "infra_ao_bcrm",
   "mp_cpusys_top",
   "cpccfg_reg";
 };

 mali: mali@13000000 {
  compatible = "mediatek,mali", "arm,mali-valhall";
  reg = <0 0x13000000 0 0x4000>;
  interrupts =
   <0 453 4>,
   <0 454 4>,
   <0 455 4>,
   <0 456 4>,
   <0 457 4>;
  interrupt-names =
   "GPU",
   "MMU",
   "JOB",
   "EVENT",
   "PWR";
 };

 gpu_pll_ctrl_clk: syscon@13fa0000 {
  compatible = "mediatek,mt6877-gpu_pll_ctrl", "syscon";
  reg = <0 0x13fa0000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 mfgcfg_clk: syscon@13fbf000 {
  compatible = "mediatek,mfgcfg",
   "mediatek,mt6877-mfgcfg", "syscon";
  reg = <0 0x13fbf000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 cpe_controller_sensor@13fb7000 {
  compatible = "mediatek,cpe_controller_sensor";
  reg = <0 0x13fb7000 0 0x100>;
 };

 cpe_controller_mcu@13fb9c00 {
  compatible = "mediatek,cpe_controller_mcu";
  reg = <0 0x13fb9c00 0 0x100>;
 };

 sensor_network_0@13fcf000 {
  compatible = "mediatek,sensor_network_0";
  reg = <0 0x13fcf000 0 0x1000>;
 };

 disp_pwm: disp_pwm0@1100e000 {
  compatible = "mediatek,disp_pwm0",
    "mediatek,mt6877-disp-pwm";
  reg = <0 0x1100e000 0 0x1000>;
  interrupts = <0 215 4>;
  #pwm-cells = <2>;
  clocks = <&infracfg_ao_clk 37>,
   <&topckgen_clk 153>,
   <&topckgen_clk 71>;
  clock-names = "main", "mm", "pwm_src";
 };

 mmsys_config_clk: syscon@14000000 {
  compatible = "mediatek,mt6877-dispsys", "syscon";
  reg = <0 0x14000000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 dispsys_config: dispsys_config@14000000 {
  compatible = "mediatek,dispsys_config",
     "syscon",
     "mediatek,mt6877-mmsys";
  reg = <0 0x14000000 0 0x1000>;
  iommus = <&iommu0 (((1) << 5) | (1))>;
  mediatek,larb = <&smi_larb1>;
  fake-engine = <&smi_larb0 (((0) << 5) | (4))>,
    <&smi_larb1 (((1) << 5) | (4))>;

  clocks = <&scpsys 13>,
       <&mmsys_config_clk 25>,
      <&mmsys_config_clk 1>,
      <&mmsys_config_clk 0>;
  clock-num = <4>;


  mediatek,mailbox-gce = <&gce_mbox>;
  mboxes = <&gce_mbox 0 0 4>,
   <&gce_mbox 1 0 4>,
   <&gce_mbox 2 0 4>,
   <&gce_mbox 3 0xffffffff 2>,

   <&gce_mbox 4 0 4>,
   <&gce_mbox 6 0 3>,
   <&gce_mbox_sec 8 0 3>,
   <&gce_mbox_sec 9 0 3>,
   <&gce_mbox_sec 9 0 3>;





  gce-client-names = "CLIENT_CFG0",
   "CLIENT_CFG1",
   "CLIENT_CFG2",
   "CLIENT_TRIG_LOOP0",

   "CLIENT_SUB_CFG0",
   "CLIENT_DSI_CFG0",
   "CLIENT_SEC_CFG0",
   "CLIENT_SEC_CFG1",
   "CLIENT_SEC_CFG2";






  gce-subsys = <&gce_mbox 0x14000000 1>,
   <&gce_mbox 0x14010000 2>,
   <&gce_mbox 0x14020000 3>;


  gce-event-names = "disp_mutex0_eof",
   "disp_token_stream_dirty0",
   "disp_wait_dsi0_te",
   "disp_token_stream_eof0",
   "disp_dsi0_eof",
   "disp_token_esd_eof0",
   "disp_rdma0_eof0",
   "disp_wdma0_eof0",
   "disp_token_stream_block0",
   "disp_token_cabc_eof0",
   "disp_wdma0_eof2",
   "disp_dsi0_sof0";

  gce-events =
   <&gce_mbox 434>,
   <&gce_mbox 640>,
   <&gce_mbox 450>,
   <&gce_mbox 641>,
   <&gce_mbox 410>,
   <&gce_mbox 642>,
   <&gce_mbox 414>,
   <&gce_mbox 411>,
   <&gce_mbox 643>,
   <&gce_mbox 644>,
   <&gce_mbox 411>,
   <&gce_mbox 398>;

  helper-name = "MTK_DRM_OPT_STAGE",
   "MTK_DRM_OPT_USE_CMDQ",
   "MTK_DRM_OPT_USE_M4U",
   "MTK_DRM_OPT_SODI_SUPPORT",
   "MTK_DRM_OPT_IDLE_MGR",
   "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
   "MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
   "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
   "MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
   "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
   "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
   "MTK_DRM_OPT_MET_LOG",
   "MTK_DRM_OPT_USE_PQ",
   "MTK_DRM_OPT_ESD_CHECK_RECOVERY",
   "MTK_DRM_OPT_ESD_CHECK_SWITCH",
   "MTK_DRM_OPT_PRESENT_FENCE",
   "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
   "MTK_DRM_OPT_DSI_UNDERRUN_AEE",
   "MTK_DRM_OPT_HRT",
   "MTK_DRM_OPT_HRT_MODE",
   "MTK_DRM_OPT_DELAYED_TRIGGER",
   "MTK_DRM_OPT_OVL_EXT_LAYER",
   "MTK_DRM_OPT_AOD",
   "MTK_DRM_OPT_RPO",
   "MTK_DRM_OPT_DUAL_PIPE",
   "MTK_DRM_OPT_DC_BY_HRT",
   "MTK_DRM_OPT_OVL_WCG",
   "MTK_DRM_OPT_OVL_SBCH",
   "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
   "MTK_DRM_OPT_MET",
   "MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
   "MTK_DRM_OPT_VP_PQ",
   "MTK_DRM_OPT_GAME_PQ",
   "MTK_DRM_OPT_MMPATH",
   "MTK_DRM_OPT_HBM",
   "MTK_DRM_OPT_VDS_PATH_SWITCH",
   "MTK_DRM_OPT_LAYER_REC",
   "MTK_DRM_OPT_CLEAR_LAYER",
   "MTK_DRM_OPT_LFR",
   "MTK_DRM_OPT_DYN_MIPI_CHANGE";

  helper-value = <0>,
   <1>,
   <1>,
   <0>,
   <1>,
   <0>,
   <1>,
   <0>,
   <0>,
   <0>,
   <1>,
   <0>,
   <1>,
   <1>,
   <1>,
   <1>,
   <0>,
   <0>,
   <1>,
   <1>,
   <0>,
   <1>,
   <0>,
   <1>,
   <0>,
   <0>,
   <0>,
   <0>,
   <1>,
   <0>,
   <0>,
   <0>,
   <0>,
   <0>,
   <0>,
   <0>,
   <0>,
   <1>,
   <1>,
   <1>;
 };

 disp_mutex0: disp_mutex@14001000 {
  compatible = "mediatek,disp_mutex0",
     "mediatek,mt6877-disp-mutex";
  reg = <0 0x14001000 0 0x1000>;
  interrupts = <0 297 4>;
  clocks = <&mmsys_config_clk 0>;
 };

 smi_common@14002000 {
  compatible = "mediatek,smi_common";
  reg = <0 0x14002000 0 0x1000>;
  clocks = <&scpsys 13>,
    <&mmsys_config_clk 16>,
    <&mmsys_config_clk 19>,
    <&mmsys_config_clk 11>,
    <&mmsys_config_clk 21>;
  clock-names = "scp-disp",
         "mm-comm", "mm-gals", "mm-infra", "mm-iommu";
  mediatek,smi-id = <21>;
  mediatek,smi-cnt = <29>;
  mmsys_config = <&mmsys_config_clk>;
 };

 disp_smi_2x1_sub_common_u0@1401b000 {
  compatible = "mediatek,disp_smi_2x1_sub_common_u0",
    "mediatek,smi_common";
  reg = <0 0x1401b000 0 0x1000>;
  clocks = <&scpsys 13>;
  clock-names = "scp-disp";
  mediatek,smi-id = <22>;
 };

 disp_smi_2x1_sub_common_u1@1401c000 {
  compatible = "mediatek,disp_smi_2x1_sub_common_u1",
    "mediatek,smi_common";
  reg = <0 0x1401c000 0 0x1000>;
  clocks = <&scpsys 13>;
  clock-names = "scp-disp";
  mediatek,smi-id = <23>;
 };

 img0_smi_2x1_sub_common@1502f000 {
  compatible = "mediatek,img0_smi_2x1_sub_common",
    "mediatek,smi_common";
  reg = <0 0x1502f000 0 0x1000>;
  clocks = <&scpsys 8>;
  clock-names = "scp-isp0";
  mediatek,smi-id = <24>;
 };

 img1_smi_2x1_sub_common@1401e000 {
  compatible = "mediatek,img1_smi_2x1_sub_common",
    "mediatek,smi_common";
  reg = <0 0x1401e000 0 0x1000>;
  clocks = <&scpsys 13>;
  clock-names = "scp-disp";
  mediatek,smi-id = <25>;
 };

 ipe_smi_2x1_sub_common@1b00e000 {
  compatible = "mediatek,ipe_smi_2x1_sub_common",
    "mediatek,smi_common";
  reg = <0 0x1b00e000 0 0x1000>;
  clocks = <&scpsys 10>;
  clock-names = "scp-ipe";
  mediatek,smi-id = <26>;
 };

 cam0_smi_3x1_sub_common@1a00c000 {
  compatible = "mediatek,cam0_smi_3x1_sub_common",
    "mediatek,smi_common";
  reg = <0 0x1a00c000 0 0x1000>;
  clocks = <&scpsys 16>;
  clock-names = "scp-cam";
  mediatek,smi-id = <27>;
 };

 cam0_smi_4x1_sub_common@1a00d000 {
  compatible = "mediatek,cam0_smi_4x1_sub_common",
    "mediatek,smi_common";
  reg = <0 0x1a00d000 0 0x1000>;
  clocks = <&scpsys 16>;
  clock-names = "scp-cam";
  mediatek,smi-id = <28>;
 };

 smi_larb0: smi_larb0@14003000 {
  compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
  reg = <0 0x14003000 0 0x1000>;
  mediatek,larb-id = <0>;
  interrupts = <0 322 4>;
  mediatek,smi-id = <0>;
  clocks = <&scpsys 13>;
  clock-names = "scp-disp";
 };

 smi_larb1: smi_larb1@14004000 {
  compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
  reg = <0 0x14004000 0 0x1000>;
  mediatek,larb-id = <1>;
  interrupts = <0 321 4>;
  mediatek,smi-id = <1>;
  clocks = <&scpsys 13>;
  clock-names = "scp-disp";
 };

 smi_larb2: smi_larb2@1f002000 {
  compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
  reg = <0 0x1f002000 0 0x1000>;
  mediatek,larb-id = <2>;
  mediatek,smi-id = <2>;
  clocks = <&scpsys 13>,
   <&mdpsys_config_clk 6>;
  clock-names = "scp-disp", "mdp-smi";
 };

 smi_larb3@1f00f000 {
  compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
  reg = <0 0x1f00f000 0 0x1000>;
  mediatek,larb-id = <3>;
  mediatek,smi-id = <3>;
  clocks = <&scpsys 13>;
  clock-names = "scp-disp";
 };

 smi_larb4: smi_larb4@1602e000 {
  compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
  reg = <0 0x1602e000 0 0x1000>;
  mediatek,larb-id = <4>;
  mediatek,smi-id = <4>;
  clocks = <&scpsys 11>,
   <&vdec_gcon_clk 0>;
  clock-names = "scp-vdec", "vdec-larb";
 };

 smi_larb5@16030000 {
  compatible = "mediatek,smi_larb5", "mediatek,smi_larb";
  reg = <0 0x16030000 0 0x1000>;
  mediatek,larb-id = <5>;
  mediatek,smi-id = <5>;
  clocks = <&scpsys 11>;
  clock-names = "scp-vdec";
 };

 smi_larb6@16031000 {
  compatible = "mediatek,smi_larb6", "mediatek,smi_larb";
  reg = <0 0x16031000 0 0x1000>;
  mediatek,larb-id = <6>;
  mediatek,smi-id = <6>;
  clocks = <&scpsys 11>;
  clock-names = "scp-vdec";
 };

 smi_larb13: smi_larb13@1a001000 {
  compatible = "mediatek,smi_larb13", "mediatek,smi_larb";
  reg = <0 0x1a001000 0 0x1000>;
  mediatek,larb-id = <13>;
  mediatek,smi-id = <13>;
  clocks = <&scpsys 16>,
   <&camsys_main_clk 0>;
  clock-names = "scp-cam", "cam-larb13";
 };

 smi_larb14: smi_larb14@1a002000 {
  compatible = "mediatek,smi_larb14", "mediatek,smi_larb";
  reg = <0 0x1a002000 0 0x1000>;
  mediatek,larb-id = <14>;
  mediatek,smi-id = <14>;
  clocks = <&scpsys 16>,
   <&camsys_main_clk 1>;
  clock-names = "scp-cam", "cam-larb14";
 };

 smi_larb15@1a003000 {
  compatible = "mediatek,smi_larb15", "mediatek,smi_larb";
  reg = <0 0x1a003000 0 0x1000>;
  mediatek,larb-id = <15>;
  mediatek,smi-id = <15>;
  clocks = <&scpsys 16>;
  clock-names = "scp-cam";
 };

 smi_larb16: smi_larb16@1a00f000 {
  compatible = "mediatek,smi_larb16", "mediatek,smi_larb";
  reg = <0 0x1a00f000 0 0x1000>;
  mediatek,larb-id = <16>;
  mediatek,smi-id = <16>;
  clocks = <&scpsys 17>,
   <&camsys_rawa_clk 0>;
  clock-names = "scp-cam-rawa", "cam-rawa-larbx";
 };

 smi_larb17: smi_larb17@1a010000 {
  compatible = "mediatek,smi_larb17", "mediatek,smi_larb";
  reg = <0 0x1a010000 0 0x1000>;
  mediatek,larb-id = <17>;
  mediatek,smi-id = <17>;
  clocks = <&scpsys 18>,
   <&camsys_rawb_clk 0>;
  clock-names = "scp-cam-rawb", "cam-rawb-larbx";
 };

 smi_larb18: smi_larb18@1a011000 {
  compatible = "mediatek,smi_larb18", "mediatek,smi_larb";
  reg = <0 0x1a011000 0 0x1000>;
  mediatek,larb-id = <18>;
  mediatek,smi-id = <18>;
  clocks = <&scpsys 18>;
  clock-names = "scp-cam-rawb";
 };

 smi_larb19: smi_larb19@1b10f000 {
  compatible = "mediatek,smi_larb19", "mediatek,smi_larb";
  reg = <0 0x1b10f000 0 0x1000>;
  mediatek,larb-id = <19>;
  mediatek,smi-id = <19>;
  clocks = <&scpsys 10>,
   <&ipesys_clk 0>;
  clock-names = "scp-ipe", "ipe-larb19";
 };

 smi_larb20: smi_larb20@1b00f000 {
  compatible = "mediatek,smi_larb20", "mediatek,smi_larb";
  reg = <0 0x1b00f000 0 0x1000>;
  mediatek,larb-id = <20>;
  mediatek,smi-id = <20>;
  clocks = <&scpsys 10>,
   <&ipesys_clk 1>;
  clock-names = "scp-ipe", "ipe-larb20";
 };

 mmdvfs: mmdvfs_pmqos {
  compatible = "mediatek,mmdvfs_pmqos";
  larb_groups = <0 1 2 4 7 9 11 13 14 16 17 19 20>;
  larb0 = <8 7 8 9 8>;
  larb1 = <7 8 8 9 8 7 8>;
  larb2 = <7 7 7 7 8>;
  larb4 = <6 7 8 7 7 7 7 7 7 6 6 7>;
  larb7 = <7 8 8 8 8 7 7 7 7 8 7 7 7 7 7>;
  larb9 = <7 7 7 7 7 7 8 8 8 8 7 7 8 9 8 6 6 7
   7 7 7 7 7 7 8 8 8 8 7>;
  larb11 = <7 7 7 7 7 7 8 8 8 8 7 7 8 9 8 6 6 7
   7 7 7 7 7 7 8 8 8 8 7>;
  larb13 = <7 8 8 8 8 8 8 8 8 7 8 7 7 8 7>;
  larb14 = <7 8 8 8 7 8 8 8 7 8>;
  larb16 = <8 8 7 7 8 7 7 7 8 8 8 8 8 8 8 8 7>;
  larb17 = <8 8 7 7 8 7 7 7 8 8 8 8 8 8 8 8 7>;
  larb19 = <7 8 7 8>;
  larb20 = <7 7 8 8 7 8>;

  cam_larb = <13 14 16 17 23 24>;
  max_ostd_larb = <0 1>;
  max_ostd = <48>;
  comm_freq = "disp_freq";
  disp_step0 = <546 1 0 10>;
  disp_step1 = <416 1 0 11>;
  disp_step2 = <312 1 0 12>;
  disp_step3 = <208 1 0 13>;
  cam_step0 = <624 1 1 14>;
  cam_step1 = <546 1 1 10>;
  cam_step2 = <392 1 1 16>;
  cam_step3 = <297 1 1 15>;
  img_step0 = <624 1 2 14>;
  img_step1 = <458 1 2 20>;
  img_step2 = <343 1 2 18>;
  img_step3 = <229 1 2 19>;
  dpe_step0 = <546 1 3 10>;
  dpe_step1 = <458 1 3 20>;
  dpe_step2 = <364 1 3 21>;
  dpe_step3 = <249 1 3 22>;
  ipe_step0 = <546 1 4 10>;
  ipe_step1 = <416 1 4 11>;
  ipe_step2 = <312 1 4 12>;
  ipe_step3 = <229 1 4 19>;
  venc_step0 = <624 1 5 14>;
  venc_step1 = <458 1 5 20>;
  venc_step2 = <343 1 5 18>;
  venc_step3 = <249 1 5 22>;
  vdec_step0 = <546 1 6 10>;
  vdec_step1 = <416 1 6 11>;
  vdec_step2 = <312 1 6 12>;
  vdec_step3 = <218 1 6 23>;
  mdp_step0 = <594 1 7 24>;
  mdp_step0_ext = <594 2 7 0x1A713B>;
  mdp_step1 = <436 1 7 9>;
  mdp_step1_ext = <436 2 7 0x1A713B>;
  mdp_step2 = <343 1 7 18>;
  mdp_step2_ext = <343 2 7 0x1A713B>;
  mdp_step3 = <229 1 7 19>;
  mdp_step3_ext = <229 2 7 0x1604EC>;
  ccu_step0 = <499 1 8 17>;
  ccu_step1 = <392 1 8 16>;
  ccu_step2 = <364 1 8 21>;
  ccu_step3 = <275 1 8 19>;

  vcore-supply = <&mt_pmic_vgpu11_buck_reg>;


  vopp_steps = <1 2 3 4>;
  disp_freq = "disp_step0", "disp_step1",
    "disp_step2", "disp_step3";
  cam_freq = "cam_step0", "cam_step1",
    "cam_step2", "cam_step3";
  img_freq = "img_step0", "img_step1",
    "img_step2", "img_step3";
  img2_freq = "img2_step0", "img2_step1",
    "img2_step2", "img2_step3";
  dpe_freq = "dpe_step0", "dpe_step1",
    "dpe_step2", "dpe_step3";
  ipe_freq = "ipe_step0", "ipe_step1",
    "ipe_step2", "ipe_step3";
  venc_freq = "venc_step0", "venc_step1",
    "venc_step2", "venc_step3";
  vdec_freq = "vdec_step0", "vdec_step1",
    "vdec_step2", "vdec_step3";
  mdp_freq = "mdp_step0", "mdp_step1",
    "mdp_step2", "mdp_step3";
  ccu_freq = "ccu_step0", "ccu_step1",
    "ccu_step2", "ccu_step3";

  clocks = <&topckgen_clk 126>,
   <&topckgen_clk 131>,
   <&topckgen_clk 128>,
   <&topckgen_clk 130>,
   <&topckgen_clk 129>,
   <&topckgen_clk 170>,
   <&topckgen_clk 171>,
   <&topckgen_clk 127>,
   <&topckgen_clk 132>,
   <&topckgen_clk 7>,
   <&topckgen_clk 2>,
   <&topckgen_clk 28>,
   <&topckgen_clk 22>,
   <&topckgen_clk 29>,
   <&topckgen_clk 21>,
   <&topckgen_clk 62>,
   <&topckgen_clk 55>,
   <&topckgen_clk 25>,
   <&topckgen_clk 50>,
   <&topckgen_clk 52>,
   <&topckgen_clk 53>,
   <&topckgen_clk 11>,
   <&topckgen_clk 26>,
   <&topckgen_clk 8>,
   <&topckgen_clk 61>;

  clock-names = "CLK_TOP_DISP_SEL",
   "CLK_TOP_CAM_SEL",
   "CLK_TOP_IMG1_SEL",
   "CLK_TOP_DPE_SEL",
   "CLK_TOP_IPE_SEL",
   "CLK_TOP_VENC_SEL",
   "CLK_TOP_VDEC_SEL",
   "CLK_TOP_MDP_SEL",
   "CLK_TOP_CCU_SEL",
   "CLK_TOP_MAINPLL_D5",
   "CLK_TOP_MAINPLL_D4",
   "CLK_TOP_UNIVPLL_D6",
   "CLK_TOP_UNIVPLL_D4_D2",
   "CLK_TOP_UNIVPLL_D6_D2",
   "CLK_TOP_UNIVPLL_D4",
   "CLK_TOP_TVDPLL_D2",
   "CLK_TOP_MMPLL_D7",
   "CLK_TOP_UNIVPLL_D5",
   "CLK_TOP_MMPLL_D4_D2",
   "CLK_TOP_MMPLL_D5_D2",
   "CLK_TOP_MMPLL_D6",
   "CLK_TOP_MAINPLL_D6",
   "CLK_TOP_UNIVPLL_D5_D2",
   "CLK_TOP_MAINPLL_D5_D2",
   "CLK_TOP_TVDPLL";
 };

 disp_ovl0: disp_ovl0@14005000 {
  compatible = "mediatek,disp_ovl0",
     "mediatek,mt6877-disp-ovl";
  reg = <0 0x14005000 0 0x1000>;
  interrupts = <0 299 4>;
  clocks = <&mmsys_config_clk 2>;
  mediatek,larb = <&smi_larb0>;
  mediatek,smi-id = <0>;
  iommus = <&iommu0 (((0) << 5) | (2))>,
    <&iommu0 (((0) << 5) | (1))>;
 };

 disp_ovl0_2l: disp_ovl0_2l@14006000 {
  compatible = "mediatek,disp_ovl0_2l",
     "mediatek,mt6877-disp-ovl";
  reg = <0 0x14006000 0 0x1000>;
  interrupts = <0 300 4>;
  clocks = <&mmsys_config_clk 4>;
  mediatek,larb = <&smi_larb1>;
  mediatek,smi-id = <1>;
  iommus = <&iommu0 (((1) << 5) | (1))>,
    <&iommu0 (((1) << 5) | (0))>;
 };

 disp_rdma0: disp_rdma0@14007000 {
  compatible = "mediatek,disp_rdma0",
     "mediatek,mt6877-disp-rdma";
  reg = <0 0x14007000 0 0x1000>;
  interrupts = <0 301 4>;
  clocks = <&mmsys_config_clk 3>;
  mediatek,larb = <&smi_larb0>;
  mediatek,smi-id = <0>;
  iommus = <&iommu0 (((1) << 5) | (2))>;
 };

 disp_rsz0: disp_rsz0@14008000 {
  compatible = "mediatek,disp_rsz0",
     "mediatek,mt6877-disp-rsz";
  reg = <0 0x14008000 0 0x1000>;
  interrupts = <0 302 4>;
  clocks = <&mmsys_config_clk 7>;
 };

 disp_color0: disp_color0@14009000 {
  compatible = "mediatek,disp_color0",
     "mediatek,mt6877-disp-color";
  reg = <0 0x14009000 0 0x1000>;
  interrupts = <0 303 4>;
  clocks = <&mmsys_config_clk 10>;
 };

 disp_ccorr1: disp_ccorr1@1400a000 {
  compatible = "mediatek,disp_ccorr1",
     "mediatek,mt6877-disp-ccorr";
  reg = <0 0x1400a000 0 0x1000>;
  interrupts = <0 305 4>;
  clocks = <&mmsys_config_clk 6>;
 };

 disp_ccorr0: disp_ccorr0@1400b000 {
  compatible = "mediatek,disp_ccorr0",
     "mediatek,mt6877-disp-ccorr";
  reg = <0 0x1400b000 0 0x1000>;
  interrupts = <0 304 4>;
  clocks = <&mmsys_config_clk 9>;
 };

 disp_aal0: disp_aal0@1400c000 {
  compatible = "mediatek,disp_aal0",
     "mediatek,mt6877-disp-aal";
  reg = <0 0x1400c000 0 0x1000>;
  interrupts = <0 306 4>;
  clocks = <&mmsys_config_clk 8>;
 };

 disp_gamma0: disp_gamma0@1400d000 {
  compatible = "mediatek,disp_gamma0",
     "mediatek,mt6877-disp-gamma";
  reg = <0 0x1400d000 0 0x1000>;
  interrupts = <0 307 4>;
  clocks = <&mmsys_config_clk 12>;
 };

 disp_postmask0: disp_postmask0@1400e000 {
  compatible = "mediatek,disp_postmask0",
     "mediatek,mt6877-disp-postmask";
  reg = <0 0x1400e000 0 0x1000>;
  interrupts = <0 308 4>;
  clocks = <&mmsys_config_clk 13>;
  mediatek,larb = <&smi_larb0>;
  mediatek,smi-id = <0>;
  iommus = <&iommu0 (((0) << 5) | (0))>;
 };

 disp_dither0: disp_dither0@1400f000 {
  compatible = "mediatek,disp_dither0",
     "mediatek,mt6877-disp-dither";
  reg = <0 0x1400f000 0 0x1000>;
  interrupts = <0 309 4>;
  clocks = <&mmsys_config_clk 15>;
 };

 disp_cm0@14010000 {
  compatible = "mediatek,disp_cm0";
  reg = <0 0x14010000 0 0x1000>;
  interrupts = <0 310 4>;
  clocks = <&mmsys_config_clk 17>;
 };

 disp_spr0@14011000 {
  compatible = "mediatek,disp_spr0";
  reg = <0 0x14011000 0 0x1000>;
  interrupts = <0 311 4>;
  clocks = <&mmsys_config_clk 14>;
 };

 disp_dsc_wrap: disp_dsc_wrap@14012000 {
  compatible = "mediatek,disp_dsc_wrap",
     "mediatek,mt6877-disp-dsc";
  reg = <0 0x14012000 0 0x1000>;
  interrupts = <0 312 4>;
  clocks = <&mmsys_config_clk 20>;
 };

 mipi_tx_config0: mipi_tx_config@11e50000 {
  compatible = "mediatek,mipi_tx_config0",
     "mediatek,mt6877-mipi-tx";
  reg = <0 0x11e50000 0 0x1000>;
  clocks = <&clk26m>;
  #clock-cells = <0>;
  #phy-cells = <0>;
  clock-output-names = "mipi_tx0_pll";
 };

 dsi0: dsi@14013000 {
  compatible = "mediatek,dsi0",
     "mediatek,mt6877-dsi";
  reg = <0 0x14013000 0 0x1000>;
  interrupts = <0 313 4>;
  clocks = <&mmsys_config_clk 18>,
   <&mmsys_config_clk 24>,
   <&mipi_tx_config0>;
  clock-names = "engine", "digital", "hs";
  phys = <&mipi_tx_config0>;
  phy-names = "dphy";
 };

 dsi_te: dsi_te {
  compatible = "mediatek, dsi_te-eint";
  status = "disabled";
 };

 disp_wdma0: disp_wdma0@14014000 {
  compatible = "mediatek,disp_wdma0",
     "mediatek,mt6877-disp-wdma";
  reg = <0 0x14014000 0 0x1000>;
  interrupts = <0 314 4>;
  clocks = <&mmsys_config_clk 5>;
  mediatek,larb = <&smi_larb1>;
  mediatek,smi-id = <1>;
  iommus = <&iommu0 (((1) << 5) | (3))>;
 };

 reserved@14015000 {
  compatible = "mediatek,reserved";
  reg = <0 0x14015000 0 0x1000>;
 };

 ion: iommu {
  compatible = "mediatek,ion";
  iommus = <&iommu0 (((0) << 5) | (4))>;
 };

 pseudo_m4u {
  compatible = "mediatek,mt-pseudo_m4u";
  iommus = <&iommu0 (((0) << 5) | (4))>;
 };

 pseudo_m4u-larb0 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <0>;
  iommus = <&iommu0 (((0) << 5) | (0))>,
    <&iommu0 (((0) << 5) | (1))>,
    <&iommu0 (((0) << 5) | (2))>,
    <&iommu0 (((0) << 5) | (3))>,
    <&iommu0 (((0) << 5) | (4))>;
 };

 pseudo_m4u-larb1 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <1>;
  iommus = <&iommu0 (((1) << 5) | (0))>,
    <&iommu0 (((1) << 5) | (1))>,
    <&iommu0 (((1) << 5) | (2))>,
    <&iommu0 (((1) << 5) | (4))>,
    <&iommu0 (((1) << 5) | (5))>,
    <&iommu0 (((1) << 5) | (6))>;
 };

 pseudo_m4u-larb2 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <2>;
  iommus = <&iommu0 (((2) << 5) | (0))>,
    <&iommu0 (((2) << 5) | (1))>,
    <&iommu0 (((2) << 5) | (2))>,
    <&iommu0 (((2) << 5) | (3))>,
    <&iommu0 (((2) << 5) | (4))>;
 };

 pseudo_m4u-larb4 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <4>;
  iommus = <&iommu0 (((4) << 5) | (0))>,
   <&iommu0 (((4) << 5) | (1))>,
   <&iommu0 (((4) << 5) | (2))>,
   <&iommu0 (((4) << 5) | (3))>,
   <&iommu0 (((4) << 5) | (4))>,
   <&iommu0 (((4) << 5) | (5))>,
   <&iommu0 (((4) << 5) | (6))>,
   <&iommu0 (((4) << 5) | (7))>,
   <&iommu0 (((4) << 5) | (8))>,
   <&iommu0 (((4) << 5) | (9))>,
   <&iommu0 (((4) << 5) | (10))>,
   <&iommu0 (((4) << 5) | (11))>;
 };

 pseudo_m4u-larb7 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <7>;
  iommus = <&iommu0 (((7) << 5) | (0))>,
   <&iommu0 (((7) << 5) | (1))>,
   <&iommu0 (((7) << 5) | (2))>,
   <&iommu0 (((7) << 5) | (3))>,
   <&iommu0 (((7) << 5) | (4))>,
   <&iommu0 (((7) << 5) | (5))>,
   <&iommu0 (((7) << 5) | (6))>,
   <&iommu0 (((7) << 5) | (7))>,
   <&iommu0 (((7) << 5) | (8))>,
   <&iommu0 (((7) << 5) | (9))>,
   <&iommu0 (((7) << 5) | (10))>,
   <&iommu0 (((7) << 5) | (11))>,
   <&iommu0 (((7) << 5) | (12))>,
   <&iommu0 (((7) << 5) | (13))>,
   <&iommu0 (((7) << 5) | (14))>;
 };

 pseudo_m4u-larb9 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <9>;
  iommus = <&iommu0 (((9) << 5) | (0))>,
   <&iommu0 (((9) << 5) | (1))>,
   <&iommu0 (((9) << 5) | (2))>,
   <&iommu0 (((9) << 5) | (3))>,
   <&iommu0 (((9) << 5) | (4))>,
   <&iommu0 (((9) << 5) | (5))>,
   <&iommu0 (((9) << 5) | (6))>,
   <&iommu0 (((9) << 5) | (7))>,
   <&iommu0 (((9) << 5) | (8))>,
   <&iommu0 (((9) << 5) | (9))>,
   <&iommu0 (((9) << 5) | (10))>,
   <&iommu0 (((9) << 5) | (11))>,
   <&iommu0 (((9) << 5) | (12))>,
   <&iommu0 (((9) << 5) | (13))>,
   <&iommu0 (((9) << 5) | (14))>,
   <&iommu0 (((9) << 5) | (15))>,
   <&iommu0 (((9) << 5) | (16))>,
   <&iommu0 (((9) << 5) | (17))>,
   <&iommu0 (((9) << 5) | (18))>,
   <&iommu0 (((9) << 5) | (19))>,
   <&iommu0 (((9) << 5) | (20))>,
   <&iommu0 (((9) << 5) | (21))>,
   <&iommu0 (((9) << 5) | (22))>,
   <&iommu0 (((9) << 5) | (23))>,
   <&iommu0 (((9) << 5) | (24))>,
   <&iommu0 (((9) << 5) | (25))>,
   <&iommu0 (((9) << 5) | (26))>,
   <&iommu0 (((9) << 5) | (27))>,
   <&iommu0 (((9) << 5) | (28))>;
 };


 pseudo_m4u-larb11 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <11>;
  iommus = <&iommu0 (((11) << 5) | (0))>,
   <&iommu0 (((11) << 5) | (1))>,
   <&iommu0 (((11) << 5) | (2))>,
   <&iommu0 (((11) << 5) | (3))>,
   <&iommu0 (((11) << 5) | (4))>,
   <&iommu0 (((11) << 5) | (5))>,
   <&iommu0 (((11) << 5) | (6))>,
   <&iommu0 (((11) << 5) | (7))>,
   <&iommu0 (((11) << 5) | (8))>,
   <&iommu0 (((11) << 5) | (9))>,
   <&iommu0 (((11) << 5) | (10))>,
   <&iommu0 (((11) << 5) | (11))>,
   <&iommu0 (((11) << 5) | (12))>,
   <&iommu0 (((11) << 5) | (13))>,
   <&iommu0 (((11) << 5) | (14))>,
   <&iommu0 (((11) << 5) | (15))>,
   <&iommu0 (((11) << 5) | (16))>,
   <&iommu0 (((11) << 5) | (17))>,
   <&iommu0 (((11) << 5) | (18))>,
   <&iommu0 (((11) << 5) | (19))>,
   <&iommu0 (((11) << 5) | (20))>,
   <&iommu0 (((11) << 5) | (21))>,
   <&iommu0 (((11) << 5) | (22))>,
   <&iommu0 (((11) << 5) | (23))>,
   <&iommu0 (((11) << 5) | (24))>,
   <&iommu0 (((11) << 5) | (25))>,
   <&iommu0 (((11) << 5) | (26))>,
   <&iommu0 (((11) << 5) | (27))>,
   <&iommu0 (((11) << 5) | (28))>;
 };


 pseudo_m4u-larb13 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <13>;
  iommus = <&iommu0 (((13) << 5) | (0))>,
   <&iommu0 (((13) << 5) | (1))>,
   <&iommu0 (((13) << 5) | (2))>,
   <&iommu0 (((13) << 5) | (3))>,
   <&iommu0 (((13) << 5) | (4))>,
   <&iommu0 (((13) << 5) | (5))>,
   <&iommu0 (((13) << 5) | (6))>,
   <&iommu0 (((13) << 5) | (7))>,
   <&iommu0 (((13) << 5) | (8))>,
   <&iommu0 (((13) << 5) | (9))>,
   <&iommu0 (((13) << 5) | (10))>,
   <&iommu0 (((13) << 5) | (11))>,
   <&iommu0 (((13) << 5) | (12))>,
   <&iommu0 (((13) << 5) | (13))>,
   <&iommu0 (((13) << 5) | (14))>;
 };

 pseudo_m4u-larb14 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <14>;
  iommus = <&iommu0 (((14) << 5) | (0))>,
   <&iommu0 (((14) << 5) | (1))>,
   <&iommu0 (((14) << 5) | (2))>,
   <&iommu0 (((14) << 5) | (3))>,
   <&iommu0 (((14) << 5) | (4))>,
   <&iommu0 (((14) << 5) | (5))>,
   <&iommu0 (((14) << 5) | (6))>,
   <&iommu0 (((14) << 5) | (7))>,
   <&iommu0 (((14) << 5) | (8))>,
   <&iommu0 (((14) << 5) | (9))>;
 };


 pseudo_m4u-larb16 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <16>;
  iommus = <&iommu0 (((16) << 5) | (0))>,
   <&iommu0 (((16) << 5) | (1))>,
   <&iommu0 (((16) << 5) | (2))>,
   <&iommu0 (((16) << 5) | (3))>,
   <&iommu0 (((16) << 5) | (4))>,
   <&iommu0 (((16) << 5) | (5))>,
   <&iommu0 (((16) << 5) | (6))>,
   <&iommu0 (((16) << 5) | (7))>,
   <&iommu0 (((16) << 5) | (8))>,
   <&iommu0 (((16) << 5) | (9))>,
   <&iommu0 (((16) << 5) | (10))>,
   <&iommu0 (((16) << 5) | (11))>,
   <&iommu0 (((16) << 5) | (12))>,
   <&iommu0 (((16) << 5) | (13))>,
   <&iommu0 (((16) << 5) | (14))>,
   <&iommu0 (((16) << 5) | (15))>,
   <&iommu0 (((16) << 5) | (16))>;
 };

 pseudo_m4u-larb17 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <17>;
  iommus = <&iommu0 (((17) << 5) | (0))>,
   <&iommu0 (((17) << 5) | (1))>,
   <&iommu0 (((17) << 5) | (2))>,
   <&iommu0 (((17) << 5) | (3))>,
   <&iommu0 (((17) << 5) | (4))>,
   <&iommu0 (((17) << 5) | (5))>,
   <&iommu0 (((17) << 5) | (6))>,
   <&iommu0 (((17) << 5) | (7))>,
   <&iommu0 (((17) << 5) | (8))>,
   <&iommu0 (((17) << 5) | (9))>,
   <&iommu0 (((17) << 5) | (10))>,
   <&iommu0 (((17) << 5) | (11))>,
   <&iommu0 (((17) << 5) | (12))>,
   <&iommu0 (((17) << 5) | (13))>,
   <&iommu0 (((17) << 5) | (14))>,
   <&iommu0 (((17) << 5) | (15))>,
   <&iommu0 (((17) << 5) | (16))>;
 };

 pseudo_m4u-larb18 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <18>;
  iommus = <&iommu0 (((18) << 5) | (0))>,
   <&iommu0 (((18) << 5) | (1))>,
   <&iommu0 (((18) << 5) | (2))>,
   <&iommu0 (((18) << 5) | (3))>,
   <&iommu0 (((18) << 5) | (4))>,
   <&iommu0 (((18) << 5) | (5))>,
   <&iommu0 (((18) << 5) | (6))>,
   <&iommu0 (((18) << 5) | (7))>,
   <&iommu0 (((18) << 5) | (8))>,
   <&iommu0 (((18) << 5) | (9))>,
   <&iommu0 (((18) << 5) | (10))>,
   <&iommu0 (((18) << 5) | (11))>,
   <&iommu0 (((18) << 5) | (12))>,
   <&iommu0 (((18) << 5) | (13))>,
   <&iommu0 (((18) << 5) | (14))>,
   <&iommu0 (((18) << 5) | (15))>,
   <&iommu0 (((18) << 5) | (16))>;
 };

 pseudo_m4u-larb19 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <19>;
  iommus = <&iommu0 (((19) << 5) | (0))>,
   <&iommu0 (((19) << 5) | (1))>,
   <&iommu0 (((19) << 5) | (2))>,
   <&iommu0 (((19) << 5) | (3))>;
 };

 pseudo_m4u-larb20 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <20>;
  iommus = <&iommu0 (((20) << 5) | (0))>,
   <&iommu0 (((20) << 5) | (1))>,
   <&iommu0 (((20) << 5) | (2))>,
   <&iommu0 (((20) << 5) | (3))>,
   <&iommu0 (((20) << 5) | (4))>,
   <&iommu0 (((20) << 5) | (5))>;
 };

 dvs@1b100000 {
  compatible = "mediatek,dvs";
  reg = <0 0x1b100000 0 0x1000>;
  interrupts = <0 440 4>;
  mboxes = <&gce_mbox 16 0 1>;
  EVENT_IPE_DVS_DONE = <180>;

  iommus = <&iommu0 (((19) << 5) | (0))>;

  clocks =
    <&topckgen_clk 130>,
    <&ipesys_clk 6>;
  clock-names =
    "DPE_TOP_MUX",
    "DPE_CLK_IPE_DPE";
 };

 dvp@1b100800 {
  compatible = "mediatek,dvp";
  reg = <0 0x1b100000 0 0x1000>;
  interrupts = <0 441 4>;
  EVENT_IPE_DVP_DONE = <181>;

  iommus = <&iommu0 (((19) << 5) | (0))>;

  clocks =
    <&topckgen_clk 130>,
    <&ipesys_clk 6>;
  clock-names =
    "DPE_TOP_MUX",
    "DPE_CLK_IPE_DPE";
 };

 pseudo_m4u-ccu0 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <(22)>;
  iommus = <&iommu0 (((13) << 5) | (9))>,
   <&iommu0 (((13) << 5) | (10))>,
   <&iommu0 ((((22)) << 5) | (0))>;
 };

 ccu@1a101000 {
  compatible = "mediatek,ccu";
  reg = <0 0x1a101000 0 0x1000>;
  interrupts = <0 403 4>;
  clocks = <&camsys_main_clk 9>,
     <&topckgen_clk 132>,
     <&scpsys 16>;
  clock-names = "CCU_CLK_CAM_CCU",
      "CCU_CLK_TOP_MUX",
      "CAM_PWR";
 };

 pseudo_m4u-ccu1 {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <(23)>;
  iommus = <&iommu0 (((14) << 5) | (4))>,
   <&iommu0 (((14) << 5) | (5))>,
   <&iommu0 ((((23)) << 5) | (0))>;
 };

 pseudo_m4u-misc {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <(24)>;
  iommus = <&iommu0 (((0) << 5) | (4))>;
 };

 pseudo_m4u-vpu-code {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <((24) + 1)>;
  iommus = <&iommu1 ((((21)) << 5) | (0))>;
 };

 pseudo_m4u-vpu-data {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <((24) + 2)>;
  iommus = <&iommu1 ((((21)) << 5) | (1))>;
 };

 pseudo_m4u-vpu-vlm {
  compatible = "mediatek,mt-pseudo_m4u-port";
  mediatek,larbid = <((24) + 3)>;
  iommus = <&iommu1 ((((21)) << 5) | (2))>;
 };

 iommu0: m4u@14016000 {
  cell-index = <0>;
  compatible = "mediatek,iommu_v0";
  reg = <0 0x14016000 0 0x1000>;
  mediatek,larbs = <&smi_larb0 &smi_larb1 &smi_larb2>,
    <&smi_larb4 &smi_larb7 &smi_larb9>,
    <&smi_larb11 &smi_larb13 &smi_larb14>,
    <&smi_larb16 &smi_larb17 &smi_larb18>,
    <&smi_larb19 &smi_larb20>;
  interrupts = <0 316 4>;
  clocks = <&mmsys_config_clk 21>,
    <&scpsys 13>;
  clock-names = "disp-iommu-ck", "power";
  #iommu-cells = <1>;
 };

 iommu0_bank1: m4u@14017000 {
  cell-index = <0>;
  compatible = "mediatek,bank1_m4u0";
  reg = <0 0x14017000 0 0x1000>;
  interrupts = <0 317 4>;
 };

 iommu0_bank2: m4u@14018000 {
  cell-index = <0>;
  compatible = "mediatek,bank2_m4u0";
  reg = <0 0x14018000 0 0x1000>;
  interrupts = <0 318 4>;
 };

 iommu0_bank3: m4u@14019000 {
  cell-index = <0>;
  compatible = "mediatek,bank3_m4u0";
  reg = <0 0x14019000 0 0x1000>;
  interrupts = <0 319 4>;
 };

 iommu0_sec: m4u@1401a000 {
  cell-index = <0>;
  compatible = "mediatek,sec_m4u0";
  reg = <0 0x1401a000 0 0x1000>;
  interrupts = <0 320 4>;
 };

 iommu1: m4u@19010000 {
  cell-index = <1>;
  compatible = "mediatek,iommu_v0";
  reg = <0 0x19010000 0 0x1000>;
  interrupts = <0 481 4>;
  clocks = <&scpsys 20>;
  clock-names = "power";
  #iommu-cells = <1>;
 };

 iommu1_bank1: m4u@19011000 {
  cell-index = <1>;
  compatible = "mediatek,bank1_m4u1";
  reg = <0 0x19011000 0 0x1000>;
  interrupts = <0 482 4>;
 };

 iommu1_bank2: m4u@19012000 {
  cell-index = <1>;
  compatible = "mediatek,bank2_m4u1";
  reg = <0 0x19012000 0 0x1000>;
  interrupts = <0 483 4>;
 };

 iommu1_bank3: m4u@19013000 {
  cell-index = <1>;
  compatible = "mediatek,bank3_m4u1";
  reg = <0 0x19013000 0 0x1000>;
  interrupts = <0 484 4>;
 };

 iommu1_sec: m4u@19014000 {
  cell-index = <1>;
  compatible = "mediatek,sec_m4u1";
  reg = <0 0x19014000 0 0x1000>;
  interrupts = <0 485 4>;
 };

 reserved@1401d000 {
  compatible = "mediatek,reserved";
  reg = <0 0x1401d000 0 0x1000>;
 };

 disp_ovl1_2l: disp_ovl1_2l@1401f000 {
  compatible = "mediatek,disp_ovl1_2l",
     "mediatek,mt6877-disp-ovl";
  reg = <0 0x1401F000 0 0x1000>;
  interrupts = <0 315 4>;
  clocks = <&mmsys_config_clk 22>;
  mediatek,larb = <&smi_larb1>;
  mediatek,smi-id = <1>;
  iommus = <&iommu0 (((1) << 5) | (6))>,
    <&iommu0 (((1) << 5) | (5))>;
 };

 disp_ufbc_wdma@14020000 {
  compatible = "mediatek,disp_ufbc_wdma";
  reg = <0 0x14020000 0 0x10000>;
  interrupts = <0 337 4>;
  clocks = <&mmsys_config_clk 23>;
 };

 smi_larb9: smi_larb9@1502e000 {
  compatible = "mediatek,smi_larb9", "mediatek,smi_larb";
  reg = <0 0x1502e000 0 0x1000>;
  mediatek,larb-id = <9>;
  interrupts = <0 427 4>;
  mediatek,smi-id = <9>;
  clocks = <&scpsys 8>,
   <&imgsys1_clk 0>;
  clock-names = "scp-isp", "img1-larb9";
 };

 smi_larb10@15030000 {
  compatible = "mediatek,smi_larb10", "mediatek,smi_larb";
  reg = <0 0x15030000 0 0x1000>;
  mediatek,larb-id = <10>;
  mediatek,smi-id = <10>;
  clocks = <&scpsys 8>;
  clock-names = "scp-isp";
 };

 reserved@14030000 {
  compatible = "mediatek,reserved";
  reg = <0 0x14030000 0 0xd0000>;
 };

 wpe_a@15811000 {
  compatible = "mediatek,wpe_a";
  reg = <0 0x15811000 0 0x1000>;
  interrupts = <0 431 4>;
  clocks =
   <&imgsys2_clk 0>,
   <&imgsys2_clk 3>,
   <&scpsys 8>;

  clock-names =
   "WPE_CLK_IMG_LARB9",
   "WPE_CLK_IMG_WPE_A",
   "WPE_CLK_IMG";
 };

 smi_larb11: smi_larb11@1582e000 {
  compatible = "mediatek,smi_larb11", "mediatek,smi_larb";
  reg = <0 0x1582e000 0 0x1000>;
  mediatek,larb-id = <11>;
  interrupts = <0 428 4>;
  mediatek,smi-id = <11>;
  clocks = <&scpsys 9>,
   <&imgsys2_clk 0>;
  clock-names = "scp-isp2", "img2-larb9";
 };

 smi_larb12@15830000 {
  compatible = "mediatek,smi_larb12", "mediatek,smi_larb";
  reg = <0 0x15830000 0 0x1000>;
  mediatek,larb-id = <12>;
  interrupts = <0 430 4>;
  mediatek,smi-id = <12>;
  clocks = <&scpsys 9>;
  clock-names = "scp-isp2";
 };

 imgsys_config: imgsys_config@15020000 {
  compatible = "mediatek,imgsys","syscon";
  reg = <0 0x15020000 0 0x1000>;
  clocks =
    <&imgsys1_clk 0>,
    <&imgsys1_clk 1>,
    <&imgsys2_clk 0>,
    <&imgsys2_clk 4>,
    <&imgsys2_clk 2>;
  clock-names =
    "DIP_CG_IMG_LARB9",
    "DIP_CG_IMG_DIP",
    "DIP_CG_IMG_LARB11",
    "DIP_CG_IMG_DIP_MSS",
    "DIP_CG_IMG_MFB_DIP";
 };

 dip_a0@15021000 {
  compatible = "mediatek,dip1";
  reg = <0 0x15021000 0 0xc000>;
  interrupts = <0 421 4>;
 };

 imgsys2_config: imgsys2_config@15820000 {
  compatible = "mediatek,imgsys2", "syscon";
  reg = <0 0x15820000 0 0x1000>;
 };

 msfdl@15810000 {
  compatible = "mediatek,msfdl";
  reg = <0 0x15810000 0 0x1000>;
  interrupts = <0 433 4>;
 };

 mssdl@15812000 {
  compatible = "mediatek,mssdl";
  reg = <0 0x15812000 0 0x1000>;
  interrupts = <0 434 4>;
 };

 mss_b@15812000 {
  compatible = "mediatek,mss_b";
  reg = <0 0x15812000 0 0x1000>;
  interrupts = <0 434 4>;
  mboxes = <&gce_mbox 17 0 1>;
  mss_frame_done =
  /bits/ 16 <216>;
  mss_token =
  /bits/ 16 <665>;
 };

 msf_b@15810000 {
  compatible = "mediatek,msf_b";
  reg = <0 0x15810000 0 0x1000>;
  interrupts = <0 433 4>;
  mboxes = <&gce_mbox 18 0 1>;
  msf_frame_done =
  /bits/ 16 <214>;
  msf_token =
  /bits/ 16 <666>;
  clocks =
    <&imgsys2_clk 0>,
    <&imgsys2_clk 4>,
    <&imgsys2_clk 2>,
    <&scpsys 8>;
  clock-names =
    "MFB_CG_IMG2_LARB11",
    "MFB_CG_IMG2_MSS",
    "MFB_CG_IMG2_MFB",
    "MFB_CG_IMG1_GALS";
 };

 imgsys_mfb_b@15820000 {
  compatible = "mediatek,imgsys_mfb_b";
  reg = <0 0x15820000 0 0x1000>;
 };

 vcu: vcu@16000000 {
  compatible = "mediatek-vcu";
  mediatek,vcuid = <0>;
  mediatek,vcuname = "vcu";
  reg = <0 0x16000000 0 0x40000>,
    <0 0x17020000 0 0x10000>;

  iommus = <&iommu0 (((4) << 5) | (0))>;

  mediatek,mailbox-gce = <&gce_mbox>;
  mediatek,dec_gce_th_num = <1>;
  mediatek,enc_gce_th_num = <1>;


  mboxes = <&gce_mbox 7 0 1>,
   <&gce_mbox 12 0 1>,
   <&gce_mbox_sec 12 0 1>;




  gce-event-names = "venc_eof",
   "venc_cmdq_pause_done",
   "venc_mb_done",
   "venc_sps_done",
   "venc_pps_done",
   "venc_128B_cnt_done",
   "vdec_pic_start",
   "vdec_decode_done",
   "vdec_pause",
   "vdec_dec_error",
   "vdec_mc_busy_overflow_timeout",
   "vdec_all_dram_req_done",
   "vdec_ini_fetch_rdy",
   "vdec_process_flag",
   "vdec_search_start_code_done",
   "vdec_ref_reorder_done",
   "vdec_wp_tble_done",
   "vdec_count_sram_clr_done",
   "vdec_gce_cnt_op_threshold";

  gce-events = <&gce_mbox 129>,
   <&gce_mbox 130>,
   <&gce_mbox 132>,
   <&gce_mbox 137>,
   <&gce_mbox 136>,
   <&gce_mbox 133>,
   <&gce_mbox 160>,
   <&gce_mbox 161>,
   <&gce_mbox 162>,
   <&gce_mbox 163>,
   <&gce_mbox 164>,
   <&gce_mbox 165>,
   <&gce_mbox 166>,
   <&gce_mbox 167>,
   <&gce_mbox 168>,
   <&gce_mbox 169>,
   <&gce_mbox 170>,
   <&gce_mbox 171>,
   <&gce_mbox 175>;

  gce-gpr = <0x0A>, <0x0B>;
 };

 vdec@16000000 {
  compatible = "mediatek,mt6877-vcodec-dec";
  reg = <0 0x1602f000 0 0x1000>,
    <0 0x16029800 0 0x400>,
    <0 0x16020000 0 0x400>,
    <0 0x16021000 0 0x1000>,
    <0 0x16023000 0 0x1000>,
    <0 0x16025000 0 0x1000>;

  iommus = <&iommu0 (((4) << 5) | (0))>;

  mediatek,larb = <&smi_larb4>;
  interrupts = <0 512 4>;
  mediatek,vcu = <&vcu>;
  clocks =
   <&vdec_gcon_clk 0>;
  clock-names =
   "MT_CG_VDEC";
 };

 vdec_gcon@16010000 {
  compatible = "mediatek,vdec_gcon";
  reg = <0 0x16010000 0 0x8000>;
 };

 vdec@16020000 {
  compatible = "mediatek,vdec";
  reg = <0 0x16020000 0 0xd000>;
 };

 vdec@1602d000 {
  compatible = "mediatek,vdec";
  reg = <0 0x1602d000 0 0x1000>;
 };

 vdec@1602e000 {
  compatible = "mediatek,vdec";
  reg = <0 0x1602e000 0 0x1000>;
 };

 vdec@1602f000 {
  compatible = "mediatek,vdec";
  reg = <0 0x1602f000 0 0x1000>;
 };

 vdec@16030000 {
  compatible = "mediatek,vdec";
  reg = <0 0x16030000 0 0xfd0000>;
 };

 venc_gcon@17000000 {
  compatible = "mediatek,venc_gcon";
  reg = <0 0x17000000 0 0x10000>;
 };

 venc@17000000 {
  compatible = "mediatek,mt6877-vcodec-enc";
  reg = <0 0x17020000 0 0x2000>;

  iommus = <&iommu0 (((7) << 5) | (5))>;

  mediatek,larb = <&smi_larb7>;
  interrupts = <0 382 4>;
  mediatek,vcu = <&vcu>;
  clocks =
   <&venc_gcon_clk 1>;
  clock-names =
   "MT_CG_VENC";
 };

 smi_larb7: smi_larb7@17010000 {
  compatible = "mediatek,smi_larb7", "mediatek,smi_larb";
  reg = <0 0x17010000 0 0x1000>;
  mediatek,larb-id = <7>;
  interrupts = <0 381 4>;
  mediatek,smi-id = <7>;
  clocks = <&scpsys 12>,
   <&venc_gcon_clk 1>,
   <&venc_gcon_clk 2>;
  clock-names = "scp-venc", "venc-set1", "venc-set2";
 };

 venc@17020000 {
  compatible = "mediatek,venc";
  reg = <0 0x17020000 0 0x10000>;
 };

 jpgenc@17030000 {
  compatible = "mediatek,jpgenc";
  reg = <0 0x17030000 0 0x10000>;
  mediatek,larb = <&smi_larb7>;

  iommus = <&iommu0 (((7) << 5) | (6))>;

  interrupts = <0 383 4>;
  clocks = <&venc_gcon_clk 2>;
  clock-names = "jpgenc";
  cshot-spec = <368>;
  port-id = <(((7) << 5) | (6))>,
    <(((7) << 5) | (7))>,
    <(((7) << 5) | (8))>,
    <(((7) << 5) | (9))>;
 };

 mbist@17040000 {
  compatible = "mediatek,mbist";
  reg = <0 0x17040000 0 0x10000>;
 };

 smi_larb8@17011000 {
  compatible = "mediatek,smi_larb8", "mediatek,smi_larb";
  reg = <0 0x17011000 0 0x1000>;
  mediatek,larb-id = <8>;
  mediatek,smi-id = <8>;
  clocks = <&scpsys 12>;
  clock-names = "scp-venc";
 };

 consys: consys@18000000 {
  compatible = "mediatek,mt6877-consys";
  reg = <0 0x18000000 0 0x470>,
   <0 0x18001000 0 0x658>,
   <0 0x18009000 0 0xa08>,
   <0 0x1800e000 0 0x3d8>,
   <0 0x18060000 0 0x460>,
   <0 0x10001000 0 0xfb8>,
   <0 0x10005000 0 0x718>,
   <0 0x10006000 0 0xfb0>,
   <0 0x10007000 0 0x51c>,
   <0 0x18005000 0 0x204>,
   <0 0x18052800 0 0x1000>,
   <0 0x18003000 0 0x128>,
   <0 0x18070000 0 0x8004>,
   <0 0x18004000 0 0x22c>,
   <0 0x11ea0000 0 0xa14>,
   <0 0x18002000 0 0x2c>,
   <0 0x1802e000 0 0x4c>;
  clocks = <&scpsys 7>;
  clock-names = "conn";
  memory-region = <&consys_mem>;
 };

 apu_conn2_clk: syscon@19020000 {
  compatible = "mediatek,mt6877-apu_conn2", "syscon";
  reg = <0 0x19020000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 apu_conn1_clk: syscon@19024000 {
  compatible = "mediatek,mt6877-apu_conn1", "syscon";
  reg = <0 0x19024000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 connfem: connfem@18000000 {
  compatible = "mediatek,mt6877-connfem";
 };

 wifi: wifi@18000000 {
  compatible = "mediatek,wifi";
  reg = <0 0x18000000 0 0x700000>;
  interrupts = <0 463 4>,
   <0 478 4>;
  memory-region = <&wifi_mem>;
 };

 fm: fm@18000000 {
  compatible = "mediatek,fm";
  family-id = <0x6877>;
  host-id = <0x6877>;
  conn-id = <0x0206>;
  interrupts = <0 637 4>;
 };

 therm_ctrl@1100b000 {
  compatible = "mediatek,therm_ctrl";
  reg = <0 0x1100b000 0 0x26e200>;
  interrupts =
   <0 213 4>,
   <0 214 4>;
  clocks = <&infracfg_ao_clk 7>;
  clock-names = "therm-main";
 };

 tboard_thermistor1: thermal-sensor1 {
  compatible = "mediatek,mtboard-thermistor1";
  io-channels = <&auxadc 0>;
  io-channel-names = "thermistor-ch0";
 };

 tboard_thermistor2: thermal-sensor2 {
  compatible = "mediatek,mtboard-thermistor2";
  io-channels = <&auxadc 1>;
  io-channel-names = "thermistor-ch1";
 };

 tboard_thermistor3: thermal-sensor3 {
  compatible = "mediatek,mtboard-thermistor3";
  io-channels = <&auxadc 2>;
  io-channel-names = "thermistor-ch2";
 };

 gps: gps@18C00000 {
  compatible = "mediatek,mt6877-gps";
  reg = <0 0x18000000 0 0x100000>,
   <0 0x18C00000 0 0x100000>,
   <0 0x10003304 0 0x4>,
   <0 0x1001C018 0 0xC>;
  reg-names = "conn_infra_base", "conn_gps_base",
   "status_dummy_cr", "tia_gps";
  interrupts = <0 469 4>,
   <0 470 4>,
   <0 471 4>,
   <0 472 4>,
   <0 473 4>,
   <0 474 4>,
   <0 475 4>;
  memory-region = <&gps_mem>;
  b13b14-status-addr = <0x10003240>;
 };

 apusys_vcore_clk: syscon@19029000 {
  compatible = "mediatek,mt6877-apu_vcore", "syscon";
  reg = <0 0x19029000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 apu0_clk: syscon@19030000 {
  compatible = "mediatek,mt6877-apu0", "syscon";
  reg = <0 0x19030000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 apu1_clk: syscon@19031000 {
  compatible = "mediatek,mt6877-apu1", "syscon";
  reg = <0 0x19031000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 apu_mdla0_clk: syscon@19034000 {
  compatible = "mediatek,mt6877-apu_mdla0", "syscon";
  reg = <0 0x19034000 0 0x1000>;
  pwr-regmap = <&scpsys>;
  #clock-cells = <1>;
 };

 apu_pll_ctrl_clk: syscon@190f3000 {
  compatible = "mediatek,mt6877-apu_pll_ctrl", "syscon";
  reg = <0 0x190f3000 0 0x1000>;
  #clock-cells = <1>;
 };

 seninf1@1a004000 {
  compatible = "mediatek,seninf1";
  reg = <0 0x1a004000 0 0x1000>;
 };

 seninf2@1a005000 {
  compatible = "mediatek,seninf2";
  reg = <0 0x1a005000 0 0x1000>;
 };

 seninf3@1a006000 {
  compatible = "mediatek,seninf3";
  reg = <0 0x1a006000 0 0x1000>;
 };

 seninf4@1a007000 {
  compatible = "mediatek,seninf4";
  reg = <0 0x1a007000 0 0x1000>;
 };

 seninf5@1a008000 {
  compatible = "mediatek,seninf5";
  reg = <0 0x1a008000 0 0x1000>;
 };

 seninf6@1a009000 {
  compatible = "mediatek,seninf6";
  reg = <0 0x1a009000 0 0x1000>;
 };

 seninf7@1a00a000 {
  compatible = "mediatek,seninf7";
  reg = <0 0x1a00a000 0 0x1000>;
 };

 seninf8@1a00b000 {
  compatible = "mediatek,seninf8";
  reg = <0 0x1a00b000 0 0x1000>;
 };

 seninf_top@1a004000 {
  compatible = "mediatek,seninf_top";
  reg = <0 0x1a004000 0 0x1000>;
  clocks =<&scpsys 19>,
   <&scpsys 16>,
   <&camsys_main_clk 4>,
   <&topckgen_clk 157>,
   <&topckgen_clk 158>,
   <&topckgen_clk 159>,
   <&topckgen_clk 160>,
   <&topckgen_clk 138>,
   <&topckgen_clk 139>,
   <&topckgen_clk 140>,
   <&topckgen_clk 141>,
   <&topckgen_clk 142>,
   <&topckgen_clk 39>,
   <&topckgen_clk 38>,
   <&topckgen_clk 68>,
   <&topckgen_clk 37>,
   <&topckgen_clk 67>,
   <&topckgen_clk 36>,
   <&topckgen_clk 31>,
   <&topckgen_clk 3>,
   <&topckgen_clk 25>;
  clock-names = "SCP_SYS_CSI",
   "SCP_SYS_CAM",
   "CAMSYS_SENINF_CGPDN",
   "TOP_MUX_SENINF",
   "TOP_MUX_SENINF1",
   "TOP_MUX_SENINF2",
   "TOP_MUX_SENINF3",
   "TOP_MUX_CAMTG",
   "TOP_MUX_CAMTG2",
   "TOP_MUX_CAMTG3",
   "TOP_MUX_CAMTG4",
   "TOP_MUX_CAMTG5",
   "TOP_UNIVP_192M_D32",
   "TOP_UNIVP_192M_D16",
   "TOP_F26M_CK_D2",
   "TOP_UNIVP_192M_D8",
   "TOP_CLK26M",
   "TOP_UNIVP_192M_D4",
   "TOP_UNIVPLL_D6_D8",
   "TOP_UNIVP_D4_D2",
   "TOP_MAINP_D5";
 };

 camsys: camsys@1a000000 {
  compatible = "mediatek,camsys", "syscon";
  reg = <0 0x1a000000 0 0x10000>;

  clocks = <&scpsys 16>,
    <&scpsys 17>,
    <&scpsys 18>,
    <&camsys_main_clk 2>,
    <&camsys_main_clk 3>,
    <&camsys_main_clk 5>,
    <&camsys_main_clk 6>,
    <&camsys_main_clk 7>,
    <&camsys_main_clk 8>,
    <&camsys_main_clk 0>,
    <&camsys_main_clk 1>,
    <&camsys_main_clk 9>,
    <&camsys_main_clk 4>,
    <&camsys_main_clk 13>,
    <&camsys_rawa_clk 0>,
    <&camsys_rawa_clk 1>,
    <&camsys_rawa_clk 2>,
    <&camsys_rawb_clk 0>,
    <&camsys_rawb_clk 1>,
    <&camsys_rawb_clk 2>,
    <&topckgen_clk 132>,
    <&topckgen_clk 172>;
  clock-names = "ISP_SCP_SYS_CAM",
    "ISP_SCP_SYS_RAWA",
    "ISP_SCP_SYS_RAWB",
    "CAMSYS_CAM_CGPDN",
    "CAMSYS_CAMTG_CGPDN",
    "CAMSYS_CAMSV0_CGPDN",
    "CAMSYS_CAMSV1_CGPDN",
    "CAMSYS_CAMSV2_CGPDN",
    "CAMSYS_CAMSV3_CGPDN",
    "CAMSYS_LARB13_CGPDN",
    "CAMSYS_LARB14_CGPDN",
    "CAMSYS_CCU0_CGPDN",
    "CAMSYS_SENINF_CGPDN",
    "CAMSYS_MAIN_CAM2MM_GALS_CGPDN",
    "CAMSYS_RAWALARB16_CGPDN",
    "CAMSYS_RAWACAM_CGPDN",
    "CAMSYS_RAWATG_CGPDN",
    "CAMSYS_RAWBLARB17_CGPDN",
    "CAMSYS_RAWBCAM_CGPDN",
    "CAMSYS_RAWBTG_CGPDN",
    "TOPCKGEN_TOP_MUX_CCU",
    "TOPCKGEN_TOP_MUX_CAMTM";
 };

 camsys_a: camsys_a@1a04f000 {
  compatible = "mediatek,camsys_a";
  reg = <0 0x1a04f000 0 0x1000>;
 };

 camsys_b: camsys_b@1a06f000 {
  compatible = "mediatek,camsys_b";
  reg = <0 0x1a06f000 0 0x1000>;
 };

 camsys_c: camsys_c@1a08f000 {
  compatible = "mediatek,camsys_c";
  reg = <0 0x1a08f000 0 0x1000>;
 };

 camera_af_hw_node: camera_af_hw_node {
  compatible = "mediatek,camera_af_lens";
 };

 flashlight_core: flashlight_core {
  compatible = "mediatek,flashlight_core";
 };

 flashlights_mt6360: flashlights_mt6360 {
  compatible = "mediatek,flashlights_mt6360";
  decouple = <1>;
  channel@1 {
   type = <0>;
   ct = <0>;
   part = <0>;
  };
  channel@2 {
   type = <0>;
   ct = <1>;
   part = <0>;
  };
 };

 cam1_inner@1a038000 {
  compatible = "mediatek,cam1_inner";
  reg = <0 0x1a038000 0 0x8000>;
 };

 cam2_inner@1a058000 {
  compatible = "mediatek,cam2_inner";
  reg = <0 0x1a058000 0 0x8000>;
 };

 cam3_inner@1a078000 {
  compatible = "mediatek,cam3_inner";
  reg = <0 0x1a078000 0 0x8000>;
 };

 cam1: cam1@1a030000 {
  compatible = "mediatek,cam1";
  reg = <0 0x1a030000 0 0x8000>;
  interrupts = <0 392 4>;
 };

 cam2: cam2@1a050000 {
  compatible = "mediatek,cam2";
  reg = <0 0x1a050000 0 0x8000>;
  interrupts = <0 393 4>;
 };

 cam3@1a070000 {
  compatible = "mediatek,cam3";
  reg = <0 0x1a070000 0 0x8000>;
 };

 camsv1@1a090000 {
  compatible = "mediatek,camsv1";
  reg = <0 0x1a090000 0 0x1000>;
  interrupts = <0 397 4>;
 };

 camsv2@1a091000 {
  compatible = "mediatek,camsv2";
  reg = <0 0x1a091000 0 0x1000>;
  interrupts = <0 398 4>;
 };

 camsv3@1a092000 {
  compatible = "mediatek,camsv3";
  reg = <0 0x1a092000 0 0x1000>;
  interrupts = <0 399 4>;
 };

 camsv4@1a093000 {
  compatible = "mediatek,camsv4";
  reg = <0 0x1a093000 0 0x1000>;
  interrupts = <0 400 4>;
 };

 camsv5@1a094000 {
  compatible = "mediatek,camsv5";
  reg = <0 0x1a094000 0 0x1000>;
  interrupts = <0 401 4>;
 };

 camsv6@1a095000 {
  compatible = "mediatek,camsv6";
  reg = <0 0x1a095000 0 0x1000>;
  interrupts = <0 402 4>;
 };

 camsv7@1a096000 {
  compatible = "mediatek,camsv7";
  reg = <0 0x1a096000 0 0x1000>;
  interrupts = <0 406 4>;
 };

 camsv8@1a097000 {
  compatible = "mediatek,camsv8";
  reg = <0 0x1a097000 0 0x1000>;
  interrupts = <0 407 4>;
 };

 pda: pda@1a0b0000 {
  compatible = "mediatek,camera-pda";
  reg = <0 0x1a0b0000 0 0x1000>;
  interrupts = <0 419 4>;
  clocks = <&camsys_main_clk 15>;
  clock-names = "PDA_TOP_MUX";
  iommus = <&iommu0 (((13) << 5) | (12))>,
    <&iommu0 (((13) << 5) | (13))>,
    <&iommu0 (((13) << 5) | (14))>;
 };

 ipesys_config: ipesys_config@1b000000 {
  compatible = "mediatek,ipesys_config", "syscon";
  reg = <0 0x1b000000 0 0x1000>;
 };

 fdvt@1b001000 {
  compatible = "mediatek,fdvt";
  reg = <0 0x1b001000 0 0x1000>;
  interrupts = <0 437 4>;
  clocks = <&ipesys_clk 3>;
  clock-names = "FD_CLK_IPE_FD";
  mboxes = <&gce_mbox 14 0 1>,
    <&gce_mbox_sec 11 0 1>;
  fdvt_frame_done = <177>;
 };

 rsc@1b003000 {
  compatible = "mediatek,rsc";
  mediatek,larb = <&smi_larb20>;
  reg = <0 0x1b003000 0 0x1000>;
  interrupts = <0 438 4>;
  mboxes = <&gce_mbox 13 0 1>;
  gce-event-names = "rsc_eof";
  gce-events = <&gce_mbox 179>;
  clocks = <&ipesys_clk 5>;
  clock-names = "RSC_CLK_IPE_RSC";
 };

 mdpsys_config: mdpsys_config@1f000000 {
  compatible = "mediatek,mdpsys_config", "syscon";
  reg = <0 0x1f000000 0 0x1000>;
  clocks = <&mdpsys_config_clk 2>,
   <&mdpsys_config_clk 3>,
   <&mdpsys_config_clk 17>,
   <&mdpsys_config_clk 18>,
   <&mdpsys_config_clk 7>;
  clock-names = "MDP_IMG_DL_ASYNC0",
   "MDP_IMG_DL_ASYNC1",
   "MDP_IMG_DL_RELAY0_ASYNC0",
   "MDP_IMG_DL_RELAY1_ASYNC1",
   "MDP_APB_BUS";
 };

 mdp_mutex: mdp_mutex@1f001000 {
  compatible = "mediatek,mdp_mutex";
  reg = <0 0x1f001000 0 0x1000>;
  clocks = <&mdpsys_config_clk 11>;
  clock-names = "MDP_MUTEX0";
 };

 mdp_rdma0: mdp_rdma0@1f003000 {
  compatible = "mediatek,mdp_rdma0", "mediatek,mdp";
  reg = <0 0x1f003000 0 0x1000>;
  clocks = <&mdpsys_config_clk 0>,
   <&infracfg_ao_clk 6>,
   <&infracfg_ao_clk 19>;
  clock-names = "MDP_RDMA0", "GCE", "GCE_TIMER";
  mmsys_config = <&mdpsys_config>;
  mm_mutex = <&mdp_mutex>;
  mboxes =

   <&gce_mbox_sec 10 0 1>,

   <&gce_mbox 19 0 1>,
   <&gce_mbox 20 0 1>,
   <&gce_mbox 21 0 1>,
   <&gce_mbox 22 0 1>;
  mdp_rdma0 = <&mdp_rdma0>;
  mdp_rdma1 = <&mdp_rdma1>;
  mdp_rsz0 = <&mdp_rsz0>;
  mdp_rsz1 = <&mdp_rsz1>;
  mdp_wrot0 = <&mdp_wrot0>;
  mdp_wrot1 = <&mdp_wrot1>;
  mdp_tdshp0 = <&mdp_tdshp0>;
  mdp_tdshp1 = <&mdp_tdshp1>;
  mdp_aal0 = <&mdp_aal0>;
  mdp_aal1 = <&mdp_aal1>;
  mdp_color0 = <&mdp_color0>;
  mdp_hdr0 = <&mdp_hdr0>;
  thread_count = <24>;
  resetbit_change = <1>;
  mediatek,mailbox-gce = <&gce_mbox>;
  g3d_config_base = <0x13000000 0 0xffff0000>;
  mmsys_config_base = <0x14000000 1 0xffff0000>;
  disp_dither_base = <0x14010000 2 0xffff0000>;
  mm_na_base = <0x14020000 3 0xffff0000>;
  imgsys_base = <0x15020000 4 0xffff0000>;
  vdec_gcon_base = <0x18800000 5 0xffff0000>;
  venc_gcon_base = <0x18810000 6 0xffff0000>;
  conn_peri_base = <0x18820000 7 0xffff0000>;
  topckgen_base = <0x18830000 8 0xffff0000>;
  kp_base = <0x18840000 9 0xffff0000>;
  scp_sram_base = <0x10000000 10 0xffff0000>;
  infra_na3_base = <0x10010000 11 0xffff0000>;
  infra_na4_base = <0x10020000 12 0xffff0000>;
  scp_base = <0x10030000 13 0xffff0000>;
  mcucfg_base = <0x10040000 14 0xffff0000>;
  gcpu_base = <0x10050000 15 0xffff0000>;
  usb0_base = <0x10200000 16 0xffff0000>;
  usb_sif_base = <0x10280000 17 0xffff0000>;
  audio_base = <0x17000000 18 0xffff0000>;
  vdec_base = <0x17010000 19 0xffff0000>;
  msdc2_base = <0x17020000 20 0xffff0000>;
  vdec1_base = <0x17030000 21 0xffff0000>;
  msdc3_base = <0x18000000 22 0xffff0000>;
  ap_dma_base = <0x18010000 23 0xffff0000>;
  gce_base = <0x18020000 24 0xffff0000>;
  vdec2_base = <0x18040000 25 0xffff0000>;
  vdec3_base = <0x18050000 26 0xffff0000>;
  camsys_base = <0x18080000 27 0xffff0000>;
  camsys1_base = <0x180a0000 28 0xffff0000>;
  camsys2_base = <0x180b0000 29 0xffff0000>;
  dip_cq_thread0_frame_done =
   <225>;
  dip_cq_thread1_frame_done =
   <226>;
  dip_cq_thread2_frame_done =
   <227>;
  dip_cq_thread3_frame_done =
   <228>;
  dip_cq_thread4_frame_done =
   <229>;
  dip_cq_thread5_frame_done =
   <230>;
  dip_cq_thread6_frame_done =
   <231>;
  dip_cq_thread7_frame_done =
   <232>;
  dip_cq_thread8_frame_done =
   <233>;
  dip_cq_thread9_frame_done =
   <234>;
  dip_cq_thread10_frame_done =
   <235>;
  dip_cq_thread11_frame_done =
   <236>;
  dip_cq_thread12_frame_done =
   <237>;
  dip_cq_thread13_frame_done =
   <238>;
  dip_cq_thread14_frame_done =
   <239>;
  dip_cq_thread15_frame_done =
   <240>;
  dip_cq_thread16_frame_done =
   <241>;
  dip_cq_thread17_frame_done =
   <242>;
  dip_cq_thread18_frame_done =
   <243>;
  dip2_cq_thread21_frame_done =
   <214>;
  dip2_cq_thread23_frame_done =
   <216>;
  wpe_b_frame_done =
   <215>;
  mdp_rdma0_sof = <256>;
  mdp_rdma1_sof = <257>;
  mdp_aal_sof = <258>;
  mdp_aal1_sof = <259>;
  mdp_hdr0_sof = <260>;
  mdp_rsz0_sof = <261>;
  mdp_rsz1_sof = <262>;
  mdp_wrot0_sof = <263>;
  mdp_wrot1_sof = <264>;
  mdp_tdshp_sof = <265>;
  mdp_tdshp1_sof = <266>;
  img_dl_relay_sof = <267>;
  img_dl_relay1_sof = <268>;
  mdp_color_sof = <269>;
  mdp_wrot1_write_frame_done = <290>;
  mdp_wrot0_write_frame_done = <291>;
  mdp_tdshp1_frame_done = <294>;
  mdp_tdshp_frame_done = <295>;
  mdp_rsz1_frame_done = <298>;
  mdp_rsz0_frame_done = <299>;
  mdp_rdma1_frame_done = <302>;
  mdp_rdma0_frame_done = <303>;
  mdp_hdr0_frame_done = <305>;
  mdp_color_frame_done = <306>;
  mdp_aal1_frame_done = <309>;
  mdp_aal_frame_done = <310>;
  dre30_hist_sram_start = <1536>;

 };

 mdp_rdma1: mdp_rdma1@1f004000 {
  compatible = "mediatek,mdp_rdma1";
  reg = <0 0x1f004000 0 0x1000>;
  clocks = <&mdpsys_config_clk 4>;
  clock-names = "MDP_RDMA1";
 };

 mdp_aal0: mdp_aal0@1f005000 {
  compatible = "mediatek,mdp_aal0";
  reg = <0 0x1f005000 0 0x1000>;
  clocks = <&mdpsys_config_clk 14>;
  clock-names = "MDP_AAL0";
 };

 mdp_aal1: mdp_aal1@1f006000 {
  compatible = "mediatek,mdp_aal1";
  reg = <0 0x1f006000 0 0x1000>;
  clocks = <&mdpsys_config_clk 15>;
  clock-names = "MDP_AAL1";
 };

 mdp_hdr0: mdp_hdr0@1f007000 {
  compatible = "mediatek,mdp_hdr0";
  reg = <0 0x1f007000 0 0x1000>;
  clocks = <&mdpsys_config_clk 10>;
  clock-names = "MDP_HDR0";
 };

 mdp_rsz0: mdp_rsz@1f008000 {
  compatible = "mediatek,mdp_rsz0";
  reg = <0 0x1f008000 0 0x1000>;
  clocks = <&mdpsys_config_clk 9>;
  clock-names = "MDP_RSZ0";
 };

 mdp_rsz1: mdp_rsz1@1f009000 {
  compatible = "mediatek,mdp_rsz1";
  reg = <0 0x1f009000 0 0x1000>;
  clocks = <&mdpsys_config_clk 16>;
  clock-names = "MDP_RSZ1";
 };

 mdp_wrot0: mdp_wrot0@1f00a000 {
  compatible = "mediatek,mdp_wrot0";
  reg = <0 0x1f00a000 0 0x1000>;
  clocks = <&mdpsys_config_clk 8>;
  clock-names = "MDP_WROT0";
 };

 mdp_wrot1: mdp_wrot1@1f00b000 {
  compatible = "mediatek,mdp_wrot1";
  reg = <0 0x1f00b000 0 0x1000>;
  clocks = <&mdpsys_config_clk 12>;
  clock-names = "MDP_WROT1";
 };

 mdp_tdshp0: mdp_tdshp0@1f00c000 {
  compatible = "mediatek,mdp_tdshp0";
  reg = <0 0x1f00c000 0 0x1000>;
  clocks = <&mdpsys_config_clk 1>;
  clock-names = "MDP_TDSHP0";
 };

 mdp_tdshp1: mdp_tdshp1@1f00d000 {
  compatible = "mediatek,mdp_tdshp1";
  reg = <0 0x1f00d000 0 0x1000>;
  clocks = <&mdpsys_config_clk 5>;
  clock-names = "MDP_TDSHP1";
 };

 mdp_color0: mdp_color0@1f00e000 {
  compatible = "mediatek,mdp_color0";
  reg = <0 0x1f00e000 0 0x1000>;
  clocks = <&mdpsys_config_clk 13>;
  clock-names = "MDP_COLOR0";
 };

 mtkfb: mtkfb {
  compatible = "mediatek,mtkfb";
 };

 irtx_pwm:irtx_pwm {
  compatible = "mediatek,irtx-pwm";
  pwm_ch = <0>;
  pwm_data_invert = <0>;
 };

 odm: odm {
  compatible = "simple-bus";

 };

 memory_ssmr_features: memory-ssmr-features {
  compatible = "mediatek,memory-ssmr-features";
  svp-region-based-size = <0 0x1A000000>;
  iris-recognition-size = <0 0x10000000>;
  2d_fr-size = <0 0>;
  tui-size = <0 0x4000000>;
  wfd-size = <0 0x4000000>;
  prot-region-based-size = <0 0xC000000>;
  ta-elf-size = <0 0x1000000>;
  ta-stack-heap-size = <0 0x6000000>;
  sdsp-tee-sharedmem-size = <0 0x1000000>;
  sdsp-firmware-size = <0 0x1000000>;
 };

 apusys_reviser@19021000 {
  compatible = "mediatek,apusys_reviser";
  reg = <0 0x19021000 0 0x1000>,
     <0 0x1d800000 0 0x200000>,
     <0 0x1d000000 0 0x000000>,
     <0 0x19001000 0 0x1000>;
  interrupts = <0 494 4>;

  iommus = <&iommu1 ((((21)) << 5) | (2))>;

 };

 apusys_devapc@19064000 {
  compatible = "mediatek,mt6877-apusys_devapc";
  reg = <0 0x19064000 0 0x1000>;
  interrupts = <0 494 4>;
 };

 apusys_mnoc@1906e000 {
  compatible = "mediatek,apusys_mnoc";
  reg = <0 0x1906e000 0 0x2000>,
        <0 0x19001000 0 0x1000>,
        <0 0x19020000 0 0x1000>,
        <0 0x10001000 0 0x1000>,
        <0 0x10215000 0 0x1000>;
  interrupts = <0 494 4>;
 };

 edma0: edma0@19025000 {
  compatible = "mtk,edma-sub-v30";
  reg = <0x0 0x19025000 0x0 0x1000>;
  interrupts = <0 503 4>;



 };

 edma: edma {
  compatible = "mtk,edma";
  sub_nr = <1>;
  mediatek,edma-sub = <&edma0>;
 };

 vpu_core0: vpu_core0@19030000 {
  compatible = "mediatek,vpu_core0";
  reg = <0 0x19030000 0 0x1000>,
   <0 0x1d400000 0 0x40000>,
   <0 0x1d440000 0 0x30000>,
   <0 0x0d190000 0 0x4000>;
  interrupts = <0 507 4>;
  id = <0>;
  reset-vector = <0x7da00000 0x00100000 0x0>;
  main-prog = <0x7db00000 0x00300000 0x100000>;
  kernel-lib = <0x7de00000 0x00500000 0xffffffff>;
  work-buf = <0x0 0x12000 0xffffffff>;

  iommus = <&iommu1 ((((21)) << 5) | (0))>;

 };

 vpu_core1: vpu_core1@19031000 {
  compatible = "mediatek,vpu_core1";
  reg = <0 0x19031000 0 0x1000>,
   <0 0x1d500000 0 0x40000>,
   <0 0x1d540000 0 0x30000>,
   <0 0x0d194000 0 0x4000>;
  interrupts = <0 508 4>;
  id = <1>;
  reset-vector = <0x7e300000 0x00100000 0x400000>;
  main-prog = <0x7e400000 0x00300000 0x500000>;
  kernel-lib = <0x7e700000 0x00500000 0xffffffff>;
  work-buf = <0x0 0x12000 0xffffffff>;

  iommus = <&iommu1 ((((21)) << 5) | (0))>;

 };

 mtk_mdla: mdla@19036000 {
  compatible = "mediatek, mt6877-mdla";
  core_num = <1>;
  version = <0x68770200>;
  reg = <0 0x19034000 0 0x1000>,
   <0 0x19036000 0 0x1000>,
   <0 0x19035000 0 0x1000>,
   <0 0x1d000000 0 0x100000>,
   <0 0x19020000 0 0x40000>;
  interrupts = <0 501 4>;
 };

 apusys_power: apusys_power@0x190f0000 {
  compatible = "mediatek,apusys_power";
  reg = <0 0x190f0000 0 0x1000>,
        <0 0x190f1000 0 0x1000>,
        <0 0x19029000 0 0x1000>;
  reg-names = "apusys_rpc",
       "apusys_pcu",
       "apusys_vcore";
  vvpu-supply = <&mt_pmic_vproc1_buck_reg>;
  vsram_apu-supply = <&mt_pmic_vsram_others_ldo_reg>;
  vcore-supply = <&mt_pmic_vgpu11_buck_reg>;
  clocks = <&scpsys 20>,
    <&topckgen_clk 85>,
    <&topckgen_clk 86>,
    <&topckgen_clk 87>,
    <&topckgen_clk 88>,
    <&topckgen_clk 89>,
    <&topckgen_clk 3>,
    <&topckgen_clk 22>,
    <&topckgen_clk 29>;
  clock-names = "mtcmos_scp_sys_vpu",
         "clk_top_dsp_sel",
         "clk_top_dsp1_sel",
         "clk_top_dsp2_sel",
         "clk_top_dsp5_sel",
         "clk_top_ipu_if_sel",
         "clk_top_mainpll_d4_d2",
         "clk_top_univpll_d4_d2",
         "clk_top_univpll_d6_d2";
 };

 apu_acc: syscon@190f4000 {
  compatible = "mediatek,mt6877-apu_acc", "syscon";
  reg = <0 0x190f4000 0 0x100>;
 };

 spi0: spi0@1100a000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x1100a000 0 0x100>;
  interrupts = <0 203 4>;
  clocks = <&topckgen_clk 9>,
   <&topckgen_clk 144>,
   <&infracfg_ao_clk 21>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi1: spi1@11010000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11010000 0 0x100>;
  interrupts = <0 204 4>;
  clocks = <&topckgen_clk 9>,
   <&topckgen_clk 144>,
   <&infracfg_ao_clk 40>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi2: spi2@11012000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11012000 0 0x100>;
  interrupts = <0 205 4>;
  clocks = <&topckgen_clk 9>,
   <&topckgen_clk 144>,
   <&infracfg_ao_clk 41>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi3: spi3@11013000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11013000 0 0x100>;
  interrupts = <0 206 4>;
  clocks = <&topckgen_clk 9>,
   <&topckgen_clk 144>,
   <&infracfg_ao_clk 42>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi4: spi4@11018000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11018000 0 0x100>;
  interrupts = <0 207 4>;
  clocks = <&topckgen_clk 9>,
   <&topckgen_clk 144>,
   <&infracfg_ao_clk 46>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi5: spi5@11019000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11019000 0 0x100>;
  interrupts = <0 208 4>;
  clocks = <&topckgen_clk 9>,
   <&topckgen_clk 144>,
   <&infracfg_ao_clk 47>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi6: spi6@1101d000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x1101d000 0 0x100>;
  interrupts = <0 209 4>;
  clocks = <&topckgen_clk 9>,
   <&topckgen_clk 144>,
   <&infracfg_ao_clk 60>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi7: spi7@1101e000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x1101e000 0 0x100>;
  interrupts = <0 210 4>;
  clocks = <&topckgen_clk 9>,
   <&topckgen_clk 144>,
   <&infracfg_ao_clk 61>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 i2c_common: i2c_common {
  compatible = "mediatek,i2c_common";
  dma_support = /bits/ 8 <3>;
  fifo_support = /bits/ 8 <1>;
  i2c_dma_handshake_rst = /bits/ 8 <2>;
  idvfs = /bits/ 8 <1>;
  set_dt_div = /bits/ 8 <1>;
  check_max_freq = /bits/ 8 <1>;
  ver = /bits/ 8 <2>;
  set_ltiming = /bits/ 8 <1>;
  ext_time_config = /bits/ 16 <0x1801>;
  cnt_constraint = /bits/ 8 <1>;
  dma_ver = /bits/ 8 <1>;
 };

 i2c0: i2c0@11e00000 {
  compatible = "mediatek,i2c";
  id = <0>;
  reg = <0 0x11e00000 0 0x1000>,
   <0 0x10220200 0 0x80>;
  interrupts = <0 144 4>;
  clocks = <&imp_iic_wrap_w_clk 0>,
   <&infracfg_ao_clk 45>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <64>;
  sda-gpio-id = <65>;
  gpio_start = <0x11e20000>;
  mem_len = <0x200>;
  eh_cfg = <0x30>;
  pu_cfg = <0x80>;
  rsel_cfg = <0xa0>;
  aed = <0x1a>;
 };

 i2c1: i2c1@11d20000 {
  compatible = "mediatek,i2c";
  id = <1>;
  reg = <0 0x11d20000 0 0x1000>,
   <0 0x10220380 0 0x80>;
  interrupts = <0 145 4>;
  clocks = <&imp_iic_wrap_ws_clk 0>,
   <&infracfg_ao_clk 45>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <130>;
  sda-gpio-id = <131>;
  gpio_start = <0x11d40000>;
  mem_len = <0x200>;
  eh_cfg = <0x50>;
  pu_cfg = <0xc0>;
  rsel_cfg = <0xf0>;
  aed = <0x1a>;
 };

 i2c2: i2c2@11d21000 {
  compatible = "mediatek,i2c";
  id = <2>;
  reg = <0 0x11d21000 0 0x1000>,
   <0 0x10220400 0 0x180>;
  interrupts = <0 146 4>;
  clocks = <&imp_iic_wrap_ws_clk 1>,
   <&infracfg_ao_clk 45>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <143>;
  sda-gpio-id = <144>;
  gpio_start = <0x11d40000>;
  mem_len = <0x200>;
  eh_cfg = <0x40>;
  pu_cfg = <0xb0>;
  rsel_cfg = <0xe0>;
  aed = <0x1a>;
 };

 i2c3: i2c3@11cb0000 {
  compatible = "mediatek,i2c";
  id = <3>;
  reg = <0 0x11cb0000 0 0x1000>,
   <0 0x10220580 0 0x80>;
  interrupts = <0 147 4>;
  clocks = <&imp_iic_wrap_e_clk 0>,
   <&infracfg_ao_clk 45>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <186>;
  sda-gpio-id = <187>;
  gpio_start = <0x11ea0000>;
  mem_len = <0x200>;
  eh_cfg = <0x30>;
  pu_cfg = <0x90>;
  rsel_cfg = <0xc0>;
  aed = <0x1a>;
 };

 i2c4: i2c4@11d22000 {
  compatible = "mediatek,i2c";
  id = <4>;
  reg = <0 0x11d22000 0 0x1000>,
   <0 0x10220600 0 0x180>;
  interrupts = <0 148 4>;
  clocks = <&imp_iic_wrap_ws_clk 2>,
   <&infracfg_ao_clk 45>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <145>;
  sda-gpio-id = <146>;
  gpio_start = <0x11d40000>;
  mem_len = <0x200>;
  eh_cfg = <0x40>;
  pu_cfg = <0xb0>;
  rsel_cfg = <0xe0>;
  aed = <0x1a>;
 };

 i2c5: i2c5@11d00000 {
  compatible = "mediatek,i2c";
  id = <5>;
  reg = <0 0x11d00000 0 0x1000>,
   <0 0x10220780 0 0x80>;
  interrupts = <0 149 4>;
  clocks = <&imp_iic_wrap_s_clk 0>,
   <&infracfg_ao_clk 45>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <132>;
  sda-gpio-id = <133>;
  gpio_start = <0x11d40000>;
  mem_len = <0x200>;
  eh_cfg = <0x40>;
  pu_cfg = <0xc0>;
  rsel_cfg = <0xe0>;
  aed = <0x1a>;
 };

 i2c6: i2c6@11f00000 {
  compatible = "mediatek,i2c";
  id = <6>;
  reg = <0 0x11f00000 0 0x1000>,
   <0 0x10220800 0 0x80>;
  interrupts = <0 150 4>;
  clocks = <&imp_iic_wrap_n_clk 0>,
   <&infracfg_ao_clk 45>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <36>;
  sda-gpio-id = <37>;
  gpio_start = <0x11f30000>;
  mem_len = <0x200>;
  eh_cfg = <0x30>;
  pu_cfg = <0x80>;
  rsel_cfg = <0xe0>;
  aed = <0x1a>;
 };

 i2c7: i2c7@11d01000 {
  compatible = "mediatek,i2c";
  id = <7>;
  reg = <0 0x11d01000 0 0x1000>,
   <0 0x10220880 0 0x180>;
  interrupts = <0 151 4>;
  clocks = <&imp_iic_wrap_s_clk 1>,
   <&infracfg_ao_clk 45>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <134>;
  sda-gpio-id = <135>;
  gpio_start = <0x11d40000>;
  mem_len = <0x200>;
  eh_cfg = <0x40>;
  pu_cfg = <0xb0>;
  rsel_cfg = <0xe0>;
  aed = <0x1a>;
 };

 i2c8: i2c8@11d02000 {
  compatible = "mediatek,i2c";
  id = <8>;
  reg = <0 0x11d02000 0 0x1000>,
   <0 0x10220a00 0 0x180>;
  interrupts = <0 152 4>;
  clocks = <&imp_iic_wrap_s_clk 2>,
   <&infracfg_ao_clk 45>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <136>;
  sda-gpio-id = <137>;
  gpio_start = <0x11d10000>;
  mem_len = <0x200>;
  eh_cfg = <0x30>;
  pu_cfg = <0x90>;
  rsel_cfg = <0xe0>;
  aed = <0x1a>;
 };

 i2c9: i2c9@11d03000 {
  compatible = "mediatek,i2c";
  id = <9>;
  reg = <0 0x11d03000 0 0x1000>,
   <0 0x10220b80 0 0x180>;
  interrupts = <0 153 4>;
  clocks = <&imp_iic_wrap_s_clk 3>,
   <&infracfg_ao_clk 45>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <147>;
  sda-gpio-id = <148>;
  gpio_start = <0x11d40000>;
  mem_len = <0x200>;
  eh_cfg = <0x40>;
  pu_cfg = <0xb0>;
  rsel_cfg = <0xe0>;
  aed = <0x1a>;
 };

 i2c10: i2c10@11280000 {
  compatible = "mediatek,i2c";
  id = <10>;
  reg = <0 0x11280000 0 0x1000>,
   <0 0x10220d00 0 0x80>;
  interrupts = <0 154 4>;
  clocks = <&imp_iic_wrap_c_clk 0>,
   <&infracfg_ao_clk 45>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <141>;
  sda-gpio-id = <142>;
  gpio_start = <0x11d10000>;
  mem_len = <0x200>;
  eh_cfg = <0x70>;
  pu_cfg = <0x100>;
  rsel_cfg = <0x170>;
  aed = <0x1a>;
 };

 i2c11: i2c11@11281000 {
  compatible = "mediatek,i2c";
  id = <11>;
  reg = <0 0x11281000 0 0x1000>,
   <0 0x10220d80 0 0x80>;
  interrupts = <0 155 4>;
  clocks = <&imp_iic_wrap_c_clk 1>,
   <&infracfg_ao_clk 45>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <141>;
  sda-gpio-id = <142>;
  gpio_start = <0x11d10000>;
  mem_len = <0x200>;
  eh_cfg = <0x70>;
  pu_cfg = <0x100>;
  rsel_cfg = <0x170>;
  aed = <0x1a>;
 };

 usb_offload: usb_offload {
  compatible = "mediatek,usb-offload";
  xhci_host = <&usb_host>;
 };

 ssusb: usb0@11201000 {
  compatible = "mediatek,mtu3";
  reg = <0 0x11201000 0 0x2e00>,
        <0 0x11203e00 0 0x100>;
  reg-names = "mac", "ippc";
  interrupts = <0 128 4>;
  interrupt-names = "ssusb_mac";
  phy-cells = <1>;
  phys = <&u2port0 3>,
    <&u3port0 4>;
  clocks = <&infracfg_ao_clk 36>,
   <&apmixedsys_clk 12>,
   <&infracfg_ao_clk 45>,
   <&infracfg_ao_clk 51>;
  clock-names = "sys_ck", "ref_ck", "dma_ck", "host_ck";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  dr_mode = "otg";
  maximum-speed = "high-speed";
  mediatek,force-vbus;
  mediatek,clk-mgr;
  mediatek,spm-mgr;
  mediatek,usb3-drd;
  mediatek,noise-still-tr;
  usb-role-switch;
  status = "okay";

  usb_host: xhci0@11200000 {
   compatible = "mediatek,mtk-xhci";
   reg = <0 0x11200000 0 0x1000>;
   reg-names = "mac";
   interrupts = <0 129 4>;
   clocks = <&infracfg_ao_clk 51>;
   clock-names = "sys_ck";
   status = "okay";
   mediatek,usb-offload = <&usb_offload>;
  };
 };

 u3phy: usb-phy0@11e40000 {
  compatible = "mediatek,generic-tphy-v2";
  clocks = <&clk26m>;
  clock-names = "u3phya_ref";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "okay";

  u2port0: usb2-phy0@11e40000 {
   reg = <0 0x11e40000 0 0x700>;
   #phy-cells = <1>;
   mediatek,eye-vrt = <0x7>;
   mediatek,eye-term = <0x7>;
   mediatek,eye-rev4 = <1>;
   mediatek,eye-rev6 = <0x1>;
   mediatek,eye-disc = <0xc>;
   mediatek,eye-sqth = <0x1>;
   mediatek,eye-intr_cal = <0x19>;
   mediatek,eye-hstx_srctrl = <0x0>;
   mediatek,host-eye-vrt = <0x7>;
   mediatek,host-eye-term = <0x7>;
   mediatek,host-eye-rev4 = <1>;
   mediatek,host-eye-rev6 = <0x1>;
   mediatek,host-eye-disc = <0xc>;
   mediatek,host-eye-sqth = <0x1>;
   mediatek,host-eye-intr_cal = <0x19>;
   mediatek,host-eye-hstx_srctrl = <0x0>;
   status = "okay";
  };

  u3port0: usb3-phy0@11e40700 {
   reg = <0 0x11e40700 0 0x900>;
   #phy-cells = <1>;
   status = "okay";
  };
 };

 extcon_usb: extcon_usb {
  compatible = "mediatek,extcon-usb";
  charger = <&mt6360_chg>;
  dev-conn = <&ssusb>;
  mediatek,bypss-typec-sink = <1>;
 };

 usb_boost_manager {
  compatible = "mediatek,usb_boost";
  boost_period = <0>;
 };

 mrdump_ext_rst: mrdump_ext_rst {
  compatible = "mediatek, mrdump_ext_rst-eint";
  force_mode = "SYSRST";
  mode = "RST";
  status = "okay";
 };

 gyro:gyro {
 };

 touch:touch {
  compatible = "goodix,touch";
 };

 touch_panel:touch_panel {
 };

 alsps_mtk:alsps_mtk {
 };

 ptp3: ptp3 {
  compatible = "mediatek,ptp3";


  brisket2_InitPath = <0xFFFFFFFF>;


  cttBitEn = <255>;
  cttImax_0 = <8190>;
  cttImax_1 = <8190>;
  cttImax_2 = <8190>;
  cttImax_3 = <8190>;
  cttImax_4 = <8190>;
  cttImax_5 = <8190>;
  cttImax_6 = <8190>;
  cttImax_7 = <8190>;
  cttTmax_0 = <255>;
  cttTmax_1 = <255>;
  cttTmax_2 = <255>;
  cttTmax_3 = <255>;
  cttTmax_4 = <255>;
  cttTmax_5 = <255>;
  cttTmax_6 = <255>;
  cttTmax_7 = <255>;
  cttImaxDelta_0 = <200>;
  cttImaxDelta_1 = <200>;
  cttImaxDelta_2 = <200>;
  cttImaxDelta_3 = <200>;
  cttImaxDelta_4 = <200>;
  cttImaxDelta_5 = <200>;
  cttImaxDelta_6 = <200>;
  cttImaxDelta_7 = <200>;
  cttTmaxDelta_0 = <10>;
  cttTmaxDelta_1 = <10>;
  cttTmaxDelta_2 = <10>;
  cttTmaxDelta_3 = <10>;
  cttTmaxDelta_4 = <10>;
  cttTmaxDelta_5 = <10>;
  cttTmaxDelta_6 = <10>;
  cttTmaxDelta_7 = <10>;


  drcc_state = <0>;
  drcc0_Vref = <255>;
  drcc1_Vref = <255>;
  drcc2_Vref = <255>;
  drcc3_Vref = <255>;
  drcc4_Vref = <255>;
  drcc5_Vref = <255>;
  drcc6_Vref = <255>;
  drcc7_Vref = <255>;
  drcc0_Code = <255>;
  drcc1_Code = <255>;
  drcc2_Code = <255>;
  drcc3_Code = <255>;
  drcc4_Code = <255>;
  drcc5_Code = <255>;
  drcc6_Code = <255>;
  drcc7_Code = <255>;
  drcc4_EdgeSel = <255>;
  drcc5_EdgeSel = <255>;
  drcc6_EdgeSel = <255>;
  drcc7_EdgeSel = <255>;


  pdp_state = <194>;
  pdp_state_pinctl = <0>;


  dt_state = <0>;
  dt_state_pinctl = <0>;


  cinst_doe_init = <0>;
  cinst_doe_ls_enable = <192>;
  cinst_doe_ls_period = <255>;
  cinst_doe_ls_credit = <255>;
  cinst_doe_vx_enable = <192>;
  cinst_doe_vx_period = <255>;
  cinst_doe_vx_credit = <255>;
  cinst_doe_ls_low_en = <0>;
  cinst_doe_ls_low_period = <255>;
  cinst_doe_vx_low_en = <0>;
  cinst_doe_vx_low_period = <255>;
  cinst_doe_ls_const_en = <0>;
  cinst_doe_vx_const_en = <0>;


  igBitEn = <240>;
  lreBitEn = <240>;
 };

 bt: bt@18000000 {
  compatible = "mediatek,bt";

  reg = <0 0x18000000 0 0x1000>,

   <0 0x18001000 0 0x1000>,

   <0 0x18050000 0 0x1000>,

   <0 0x18060000 0 0x1000>,

   <0 0x18800000 0 0x1000>,

   <0 0x18812000 0 0x1000>,

   <0 0x10001000 0 0x1000>;





  interrupts = <0 464 4>,

   <0 479 4>,
   <0 465 4>;
 };

 afe: mt6877-afe-pcm@11210000 {
  compatible = "mediatek,mt6877-sound";
  reg = <0 0x11210000 0 0x2000>;
  interrupts = <0 246 4>;
  topckgen = <&topckgen_clk>;
  infracfg_ao = <&infracfg_ao_clk>;
  clocks = <&audio_clk 0>,
   <&audio_clk 1>,
   <&audio_clk 2>,
   <&audio_clk 3>,
   <&audio_clk 4>,
   <&audio_clk 5>,
   <&audio_clk 6>,
   <&audio_clk 7>,
   <&audio_clk 8>,
   <&audio_clk 9>,
   <&audio_clk 10>,
   <&audio_clk 11>,
   <&audio_clk 12>,
   <&audio_clk 13>,
   <&audio_clk 14>,
   <&audio_clk 15>,
   <&audio_clk 16>,
   <&audio_clk 17>,
   <&audio_clk 18>,
   <&audio_clk 19>,
   <&audio_clk 20>,
   <&audio_clk 21>,
   <&audio_clk 22>,
   <&infracfg_ao_clk 34>,
   <&infracfg_ao_clk 39>,
   <&scpsys 14>,
   <&topckgen_clk 148>,
   <&topckgen_clk 174>,
   <&topckgen_clk 149>,
   <&topckgen_clk 4>,
   <&topckgen_clk 166>,
   <&topckgen_clk 40>,
   <&topckgen_clk 167>,
   <&topckgen_clk 44>,
   <&topckgen_clk 162>,
   <&topckgen_clk 42>,
   <&topckgen_clk 163>,
   <&topckgen_clk 46>,
   <&topckgen_clk 185>,
   <&topckgen_clk 186>,
   <&topckgen_clk 187>,
   <&topckgen_clk 188>,
   <&topckgen_clk 189>,
   <&topckgen_clk 190>,
   <&topckgen_clk 191>,
   <&topckgen_clk 192>,
   <&topckgen_clk 193>,
   <&topckgen_clk 194>,
   <&topckgen_clk 195>,
   <&topckgen_clk 196>,
   <&topckgen_clk 197>,
   <&topckgen_clk 198>,
   <&topckgen_clk 199>,
   <&topckgen_clk 200>,
   <&topckgen_clk 201>,
   <&topckgen_clk 202>,
   <&topckgen_clk 203>,
   <&topckgen_clk 204>,
   <&topckgen_clk 205>,
   <&topckgen_clk 67>;
  clock-names = "aud_afe_clk",
   "aud_22m_clk",
   "aud_24m_clk",
   "aud_apll2_tuner_clk",
   "aud_apll1_tuner_clk",
   "aud_tdm_clk",
   "aud_adc_clk",
   "aud_dac_clk",
   "aud_dac_predis_clk",
   "aud_tml_clk",
   "aud_nle_clk",
   "aud_consys_src_clk",
   "aud_general1_src_clk",
   "aud_general2_src_clk",
   "aud_dac_hires_clk",
   "aud_adc_hires_clk",
   "aud_adc_hires_tml",
   "aud_adda6_adc_clk",
   "aud_adda6_adc_hires_clk",
   "aud_3rd_dac_clk",
   "aud_3rd_dac_predis_clk",
   "aud_3rd_dac_tml",
   "aud_3rd_dac_hires_clk",
   "aud_infra_clk",
   "aud_infra_26m_clk",
   "scp_sys_audio",
   "top_mux_audio",
   "top_mux_audio_h",
   "top_mux_audio_int",
   "top_mainpll_d4_d4",
   "top_mux_aud_1",
   "top_apll1_ck",
   "top_mux_aud_2",
   "top_apll2_ck",
   "top_mux_aud_eng1",
   "top_apll1_d4",
   "top_mux_aud_eng2",
   "top_apll2_d4",
   "top_i2s0_m_sel",
   "top_i2s1_m_sel",
   "top_i2s2_m_sel",
   "top_i2s3_m_sel",
   "top_i2s4_m_sel",
   "top_i2s5_m_sel",
   "top_i2s6_m_sel",
   "top_i2s7_m_sel",
   "top_i2s8_m_sel",
   "top_i2s9_m_sel",
   "top_apll12_div0",
   "top_apll12_div1",
   "top_apll12_div2",
   "top_apll12_div3",
   "top_apll12_div4",
   "top_apll12_divb",
   "top_apll12_div5",
   "top_apll12_div6",
   "top_apll12_div7",
   "top_apll12_div8",
   "top_apll12_div9",
   "top_clk26m_clk";

  pinctrl-names = "aud_clk_mosi_off",
    "aud_clk_mosi_on",
    "aud_dat_miso0_off",
    "aud_dat_miso0_on",
    "aud_dat_miso1_off",
    "aud_dat_miso1_on",
    "aud_dat_miso2_off",
    "aud_dat_miso2_on",
    "aud_dat_mosi_off",
    "aud_dat_mosi_on",
    "aud_dat_mosi_ch34_off",
    "aud_dat_mosi_ch34_on",
    "aud_gpio_i2s0_off",
    "aud_gpio_i2s0_on",
    "aud_gpio_i2s3_off",
    "aud_gpio_i2s3_on",
    "vow_gpio_off",
    "vow_gpio_on";
  pinctrl-0 = <&aud_clk_mosi_off>;
  pinctrl-1 = <&aud_clk_mosi_on>;
  pinctrl-2 = <&aud_dat_miso0_off>;
  pinctrl-3 = <&aud_dat_miso0_on>;
  pinctrl-4 = <&aud_dat_miso1_off>;
  pinctrl-5 = <&aud_dat_miso1_on>;
  pinctrl-6 = <&aud_dat_miso2_off>;
  pinctrl-7 = <&aud_dat_miso2_on>;
  pinctrl-8 = <&aud_dat_mosi_off>;
  pinctrl-9 = <&aud_dat_mosi_on>;
  pinctrl-10 = <&aud_dat_mosi_ch34_off>;
  pinctrl-11 = <&aud_dat_mosi_ch34_on>;
  pinctrl-12 = <&aud_gpio_i2s0_off>;
  pinctrl-13 = <&aud_gpio_i2s0_on>;
  pinctrl-14 = <&aud_gpio_i2s3_off>;
  pinctrl-15 = <&aud_gpio_i2s3_on>;
  pinctrl-16 = <&vow_gpio_off>;
  pinctrl-17 = <&vow_gpio_on>;
 };

 mt6359_snd: mt6359_snd {
  compatible = "mediatek,mt6359-sound";
  mediatek,pwrap-regmap = <&pwrap>;
  nvmem = <&pmic_efuse>;
  nvmem-names = "pmic-hp-efuse";
  io-channels =
   <&pmic_auxadc 0x0c>,
   <&pmic_auxadc 0x09>;
  io-channel-names =
   "pmic_hpofs_cal",
   "pmic_accdet";
 };

 sound: sound {
  compatible = "mediatek,mt6877-mt6359-sound";
  mediatek,audio-codec = <&mt6359_snd>;
  mediatek,platform = <&afe>;
  mediatek,snd_audio_dsp = <&snd_audio_dsp>;
  mtk_spk_i2s_out = <3>;
  mtk_spk_i2s_in = <0>;

  mediatek,speaker-codec {
   sound-dai = <&speaker_amp>;
  };
 };


 snd_audio_dsp: snd_audio_dsp {
  compatible = "mediatek,snd_audio_dsp";
  mtk_dsp_voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
  mtk_dsp_primary = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;

  mtk_dsp_offload = <0x1 0xffffffff 0xffffffff 0xffffffff 0x400000>;

  mtk_dsp_deep = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
  mtk_dsp_playback = <0x1 0x4 0xffffffff 0x14 0x30000>;
  mtk_dsp_music = <0x1 0xffffffff 0xffffffff 0xffffffff 0x0>;
  mtk_dsp_capture1 = <0x1 0xffffffff 0xd 0x13 0x20000>;
  mtk_dsp_a2dp = <0x1 0xffffffff 0xffffffff 0xffffffff 0x40000>;
  mtk_dsp_bledl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
  mtk_dsp_bleul = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
  mtk_dsp_usbdl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
  mtk_dsp_usbul = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
  mtk_dsp_mddl = <0x1 0xffffffff 0x13 0xffffffff 0x30000>;
  mtk_dsp_mdul = <0x1 0x2 0xffffffff 0xffffffff 0x30000>;
  mtk_dsp_dataprovider = <0x0 0xffffffff 0xf 0xffffffff 0x30000>;
  mtk_dsp_call_final = <0x5 0x4 0x10 0x14 0x18000>;
  mtk_dsp_fast = <0x5 0xffffffff 0xffffffff 0xffffffff 0x5000>;
  mtk_dsp_ktv = <0x1 0x8 0x12 0xffffffff 0x10000>;
  mtk_dsp_capture_raw = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
  mtk_dsp_ulproc = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
  mtk_dsp_echoref = <0x1 0xffffffff 0x13 0xffffffff 0x20000>;
  mtk_dsp_echodl = <0x1 0x6 0xffffffff 0xffffffff 0x30000>;
  mtk_dsp_fm = <0x1 0xffffffff 0x10 0xffffffff 0x10000>;
  mtk_dsp_ver = <0x1>;
  swdsp_smartpa_process_enable = <0x5>;
  mtk_dsp_mem_afe = <0x1 0x40000>;
 };

 snd_scp_ultra: snd_scp_ultra {
  compatible = "mediatek,snd_scp_ultra";
  scp_ultra_dl_memif_id = <0x7>;
  scp_ultra_ul_memif_id = <0xf>;
 };

 audio_sram@11212000 {
  compatible = "mediatek,audio_sram";
  reg = <0 0x11212000 0 0x18000>;
  prefer_mode = <0>;
  mode_size = <0x12000 0x18000>;
  block_size = <0x1000>;
 };

 mt_soc_playback_offload {
  compatible = "mediatek,mt_soc_offload_common";
 };

 btcvsd_snd: mtk-btcvsd-snd@18830000 {
  compatible = "mediatek,mtk-btcvsd-snd";
  reg=<0 0x18830000 0 0x2000>,
      <0 0x18840000 0 0x20000>;
  interrupts = <0 461 4>;
  mediatek,infracfg = <&infracfg_ao_clk>;


  mediatek,offset =<0xf00 0x800 0x140 0x144 0x148>;
  disable_write_silence = <1>;
 };

 gpufreq: gpufreq {
  compatible = "mediatek,gpufreq";
  clocks =
   <&topckgen_clk 181>,
   <&topckgen_clk 0>,
   <&topckgen_clk 119>,
   <&topckgen_clk 1>,
   <&mfgcfg_clk 0>,
   <&scpsys 0>,
   <&scpsys 1>,
   <&scpsys 2>,
   <&scpsys 3>,
   <&scpsys 4>,
   <&scpsys 5>;
  clock-names =
   "clk_mux",
   "clk_main_parent",
   "clk_sub_parent",
   "clk_pll4",
   "subsys_bg3d",
   "mtcmos_mfg0",
   "mtcmos_mfg1",
   "mtcmos_mfg2",
   "mtcmos_mfg3",
   "mtcmos_mfg4",
   "mtcmos_mfg5";

  _vgpu-supply = <&mt_pmic_vproc2_buck_reg>;
  _vsram_gpu-supply = <&mt_pmic_vsram_md_ldo_reg>;

 };

 ged: ged {
  compatible = "mediatek,ged";
  gpufreq-supply = <&gpufreq>;
 };

 typec_mux_switch: typec_mux_switch {
  compatible = "mediatek,typec_switch";
  switch-names = "fusb340";
  status = "okay";
 };

 fusb340: fusb340 {
  compatible = "mediatek,fusb340";
  status = "disabled";
 };

 ssusb_ip_sleep: ssusb_ip_sleep {
  compatible = "mediatek,usb_ipsleep";
  interrupt-parent = <&pio>;
  interrupts = <119 8 217 0>;
 };
};

&spmi_bus {
 grpid = <11>;
 mt6315_6: mt6315@6 {
  compatible = "mediatek,mt6315", "mtk,spmi-pmic";
  reg = <0x6 0 0xb 1>;
  #address-cells = <1>;
  #size-cells = <0>;
  mt6315_6_regulator: mt6315_6_regulator {
   compatible = "mediatek,mt6315_6-regulator";
   interrupt-parent = <&pio>;
   interrupts = <109 4 109 0>;
  };
 };
 mt6315_3: mt6315@3 {
  compatible = "mediatek,mt6315", "mtk,spmi-pmic";
  reg = <0x3 0 0xb 1>;
  #address-cells = <1>;
  #size-cells = <0>;
  mt6315_3_regulator: mt6315_3_regulator {
   compatible = "mediatek,mt6315_3-regulator";
   interrupt-parent = <&pio>;
   interrupts = <108 4 108 0>;
  };
 };
};

&i2c6 {
 speaker_amp: speaker_amp@5c {
  compatible = "mediatek,speaker_amp";
  #sound-dai-cells = <0>;
  reg = <0x5c>;
  status = "okay";
 };
};

&pio {
 aud_clk_mosi_off: aud_clk_mosi_off {
  pins_cmd0_dat {
   pinmux = <(((50) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
  pins_cmd1_dat {
   pinmux = <(((51) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 aud_clk_mosi_on: aud_clk_mosi_on {
  pins_cmd0_dat {
   pinmux = <(((50) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
  pins_cmd1_dat {
   pinmux = <(((51) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 aud_dat_mosi_off: aud_dat_mosi_off {
  pins_cmd0_dat {
   pinmux = <(((52) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
  pins_cmd1_dat {
   pinmux = <(((53) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 aud_dat_mosi_on: aud_dat_mosi_on {
  pins_cmd0_dat {
   pinmux = <(((52) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
  pins_cmd1_dat {
   pinmux = <(((53) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 aud_dat_mosi_ch34_off: aud_dat_mosi_ch34_off {
  pins_cmd_dat {
   pinmux = <(((54) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 aud_dat_mosi_ch34_on: aud_dat_mosi_ch34_on {
  pins_cmd_dat {
   pinmux = <(((54) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 aud_dat_miso0_off: aud_dat_miso0_off {
  pins_cmd_dat {
   pinmux = <(((57) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 aud_dat_miso0_on: aud_dat_miso0_on {
  pins_cmd_dat {
   pinmux = <(((57) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 aud_dat_miso1_off: aud_dat_miso1_off {
  pins_cmd_dat {
   pinmux = <(((58) << 8) | 0)>;
   input-enable;
   bias-disable;
  };
 };
 aud_dat_miso1_on: aud_dat_miso1_on {
  pins_cmd_dat {
   pinmux = <(((58) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 aud_dat_miso2_off: aud_dat_miso2_off {
  pins_cmd_dat {
   pinmux = <(((59) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 aud_dat_miso2_on: aud_dat_miso2_on {
  pins_cmd_dat {
   pinmux = <(((59) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 vow_gpio_off: vow_gpio_off {
  pins_cmd0_dat {
   pinmux = <(((57) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
  pins_cmd1_dat {
   pinmux = <(((58) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 vow_gpio_on: vow_gpio_on {
  pins_cmd0_dat {
   pinmux = <(((57) << 8) | 2)>;
   input-schmitt-enable;
   bias-disable;
  };
  pins_cmd1_dat {
   pinmux = <(((58) << 8) | 2)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 aud_gpio_i2s0_off: aud_gpio_i2s0_off {
  pins_cmd_dat {
   pinmux = <(((105) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 aud_gpio_i2s0_on: aud_gpio_i2s0_on {
  pins_cmd_dat {
   pinmux = <(((105) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 aud_gpio_i2s3_off: aud_gpio_i2s3_off {
  pins_cmd0_dat {
   pinmux = <(((103) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
  pins_cmd1_dat {
   pinmux = <(((104) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
  pins_cmd2_dat {
   pinmux = <(((106) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 aud_gpio_i2s3_on: aud_gpio_i2s3_on {
  pins_cmd0_dat {
   pinmux = <(((103) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
  pins_cmd1_dat {
   pinmux = <(((104) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
  pins_cmd2_dat {
   pinmux = <(((106) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
 };

 afc_output: output {
  pins_cmd_dat {
   pinmux = <(((12) << 8) | 0)>;
   slew-rate = <1>;
   output-enable;
   bias-disable;
  };
 };
 afc_switch: output {
  pins_cmd_dat {
   pinmux = <(((76) << 8) | 0)>;
   slew-rate = <1>;
   output-enable;
   bias-disable;
  };
 };
};

&i2c6 {
 ps5169: ps5169@28 {
  compatible = "parade,ps5169";
  reg = <0x28>;
  status = "disabled";
 };

};


# 1 "../arch/arm64/boot/dts/mediatek/sec_debug_mt6877.dtsi" 1
# 12 "../arch/arm64/boot/dts/mediatek/sec_debug_mt6877.dtsi"
&reserved_memory {
  sec-log {
   compatible = "samsung,sec-log";
   reg = <0 0x46C00000 0 0x200000>;
  };

  sec-lastklog {
   compatible = "samsung,sec-lastklog";
   reg = <0 0x46E00000 0 0x200000>;
  };

  sec-logger {
   compatible = "samsung,sec-logger";
   reg = <0 0x47000000 0 0x400000>;
  };

  sec-autocomment {
   compatible = "samsung,sec-autocomment";
   reg = <0 0x47400000 0 0x10000>;
  };

  sec-extrainfo {
   compatible = "samsung,sec-extrainfo";
   reg = <0 0x47410000 0 0x1F0000>;
  };

  sec-initlog {
   compatible = "samsung,sec-initlog";
   reg = <0 0x47600000 0 0x200000>;
  };


  sec_rdx_bootdev {
   compatible = "mediatek, sec_rdx_bootdev";
   no-ship;
   reg = <0 0xA9000000 0 0x4000000>;
  };

};
# 6820 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2

# 1 "../arch/arm64/boot/dts/mediatek/v1/mt6360.dtsi" 1





&i2c5 {
 mt6360_pmu: mt6360_pmu_dts {
  status = "ok";

  mt6360,intr_gpio_num = <4>;
  mt6360,intr_gpio = <&pio 4 0x0>;
# 22 "../arch/arm64/boot/dts/mediatek/v1/mt6360.dtsi"
  interrupt-controller;
  #interrupt-cells = <2>;
  adc: adc {
   compatible = "mediatek,mt6360_pmu_adc";

   interrupts = <41 0>, <43 0>, <44 0>;
   interrupt-names = "bat_ovp_adc_evt",
       "adc_wakeup_evt",
       "adc_donei";
   #io-channel-cells = <1>;
  };
  mt6360_chg: chg {
   compatible = "mediatek,mt6360_pmu_chg";

   interrupts = <4 0>, <6 0>, <7 0>, <9 0>,
         <12 0>, <13 0>, <14 0>, <15 0>,
         <27 0>, <29 0>, <32 0>, <35 0>,
         <40 0>, <48 0>, <60 0>;
   interrupt-names = "chg_treg_evt", "chg_mivr_evt",
       "pwr_rdy_evt", "chg_batsysuv_evt",
       "chg_vsysuv_evt", "chg_vsysov_evt",
       "chg_vbatov_evt", "chg_vbusov_evt",
       "chg_tmri", "chg_adpbadi",
       "chg_aiccmeasl", "wdtmri",
       "pumpx_donei", "attachi",
       "chrdet_ext_evt";
   io-channels = <&adc 0>, <&adc 1>, <&adc 3>, <&adc 4>,
          <&adc 5>, <&adc 6>, <&adc 8>, <&adc 10>;
   io-channel-names = "USBID", "VBUSDIV5", "VSYS", "VBAT",
        "IBUS", "IBAT", "TEMP_JC", "TS";
   bootmode = <&chosen>;
   chg_name = "primary_chg";
   ichg = <2000000>;
   aicr = <500000>;
   mivr = <4400000>;
   cv = <4350000>;
   ieoc = <150000>;
   safety_timer = <12>;
   ircmp_resistor = <25000>;
   ircmp_vclamp = <32000>;
   en_te = <1>;
   en_wdt = <1>;
   en_otg_wdt = <1>;
   aicc_once = <1>;
   post_aicc = <1>;
   batoc_notify = <0>;
   charger = <&mt6360_chg>;
   bc12_sel = <0>;

   phys = <&u2port0 3>;
   phy-names = "usb2-phy";
   usb = <&ssusb>;

   otg_vbus: usb-otg-vbus {
    regulator-compatible = "usb-otg-vbus";
    regulator-name = "usb-otg-vbus";
    regulator-min-microvolt = <4425000>;
    regulator-max-microvolt = <5825000>;
    regulator-min-microamp = <500000>;
    regulator-max-microamp = <3000000>;
   };
  };
  fled {
   compatible = "mediatek,mt6360_pmu_fled";

   interrupts = <11 0>, <74 0>, <75 0>, <78 0>,
         <79 0>;
   interrupt-names = "fled_chg_vinovp_evt", "fled_tx_evt",
       "fled_lvf_evt", "fled2_short_evt",
       "fled1_short_evt";

   fled_vmid_track = <0>;

   fled_strb_tout = <1248>;

   fled1_tor_cur = <37500>;





   fled1_strb_cur = <750000>;

   fled2_tor_cur = <37500>;




   fled2_strb_cur = <800000>;
  };
  rgbled {
   compatible = "mediatek,mt6360_pmu_rgbled";
   mt,led_name = "mt6360_pmu_led1", "mt6360_pmu_led2",
          "mt6360_pmu_led3", "mt6360_pmu_led4";
   mt,led_default_trigger = "cc_mode", "cc_mode",
       "cc_mode", "none";
  };
  core {
   compatible = "mediatek,mt6360_pmu_core";

   interrupts = <65 0>, <66 0>, <67 0>,
         <68 0>, <69 0>, <70 0>,
         <71 0>;
   interrupt-names = "ap_wdtrst_evt",
       "en_evt",
       "qonb_rst_evt",
       "mrstb_evt",
       "otp_evt",
       "vddaov_evt",
       "sysuv_evt";
   mren = <1>;
   apwdtrst_en = <1>;
   cc_open_sel = <3>;
   i2c_cc_open_tsel = <1>;
   ldo5_otp_en = <0>;
  };
 };

 mt6360_pmic: mt6360_pmic_dts {
  status = "ok";
  interrupt-parent = <&mt6360_pmu>;
  interrupts = <96 0>, <100 0>, <101 0>, <102 0>,
        <104 0>, <108 0>, <109 0>, <110 0>,
        <118 0>, <119 0>, <126 0>, <127 0>;
  interrupt-names = "buck1_pgb_evt", "buck1_oc_evt",
      "buck1_ov_evt", "buck1_uv_evt",
      "buck2_pgb_evt", "buck2_oc_evt",
      "buck2_ov_evt", "buck2_uv_evt",
      "ldo6_oc_evt", "ldo7_oc_evt",
      "ldo6_pgb_evt", "ldo7_pgb_evt";
  pwr_off_seq = [06 04 00 02];
  buck1 {
   regulator-compatible = "BUCK1";
   regulator-name = "VMDLA";
   regulator-min-microvolt = <300000>;
   regulator-max-microvolt = <1300000>;
   regulator-always-on;
  };
  buck2 {
   regulator-compatible = "BUCK2";
   regulator-name = "VDRAM1";
   regulator-min-microvolt = <300000>;
   regulator-max-microvolt = <1300000>;
   regulator-always-on;
  };
  ldo6 {
   regulator-compatible = "LDO6";
   regulator-name = "VMDDR";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <2100000>;
   regulator-always-on;
  };
  mt_pmic_vdram2_ldo_reg: ldo7 {
   regulator-compatible = "LDO7";
   regulator-name = "VDRAM2";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <2100000>;
   regulator-always-on;
  };
 };

 mt6360_ldo: mt6360_ldo_dts {
  status = "ok";
  interrupt-parent = <&mt6360_pmu>;
  interrupts = <113 0>, <114 0>, <115 0>, <117 0>,
        <121 0>, <122 0>, <123 0>, <125 0>;
  interrupt-names = "ldo1_oc_evt", "ldo2_oc_evt",
      "ldo3_oc_evt", "ldo5_oc_evt",
      "ldo1_pgb_evt", "ldo2_pgb_evt",
      "ldo3_pgb_evt", "ldo5_pgb_evt";
  mt_pmic_vfp_ldo_reg: ldo1 {
   regulator-compatible = "LDO1";
   regulator-name = "VFP";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <3600000>;
  };
  mt_pmic_vtp_ldo_reg: ldo2 {
   regulator-compatible = "LDO2";
   regulator-name = "VTP";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <3600000>;
  };
  mt_pmic_vmc_ldo_reg: ldo3 {
   regulator-compatible = "LDO3";
   regulator-name = "VMC";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <2950000>;
  };
  mt_pmic_vmch_ldo_reg: ldo5 {
   regulator-compatible = "LDO5";
   regulator-name = "VMCH";
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2950000>;
  };
 };
};
# 6822 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/mt6315_s6.dtsi" 1





&mt6315_6_regulator {
 compatible = "mediatek,mt6315_6-regulator";
 interrupt-controller;
 #interrupt-cells = <2>;

 mt6315_6_vbuck1: 6_vbuck1 {
  regulator-name = "6_vbuck1";
  regulator-min-microvolt = <300000>;
  regulator-max-microvolt = <1193750>;
  regulator-enable-ramp-delay = <256>;
 };
 mt6315_6_vbuck3: 6_vbuck3 {
  regulator-name = "6_vbuck3";
  regulator-min-microvolt = <300000>;
  regulator-max-microvolt = <1193750>;
  regulator-enable-ramp-delay = <256>;
 };
 mt6315_6_vbuck4: 6_vbuck4 {
  regulator-name = "6_vbuck4";
  regulator-min-microvolt = <300000>;
  regulator-max-microvolt = <1193750>;
  regulator-enable-ramp-delay = <256>;
 };
};
# 6823 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/mt6315_s3.dtsi" 1





&mt6315_3_regulator {
 compatible = "mediatek,mt6315_3-regulator";
 interrupt-controller;
 #interrupt-cells = <2>;

 mt6315_3_vbuck1: 3_vbuck1 {
  regulator-name = "3_vbuck1";
  regulator-min-microvolt = <300000>;
  regulator-max-microvolt = <1193750>;
  regulator-enable-ramp-delay = <256>;
 };
 mt6315_3_vbuck3: 3_vbuck3 {
  regulator-name = "3_vbuck3";
  regulator-min-microvolt = <300000>;
  regulator-max-microvolt = <1193750>;
  regulator-enable-ramp-delay = <256>;
 };
 mt6315_3_vbuck4: 3_vbuck4 {
  regulator-name = "3_vbuck4";
  regulator-min-microvolt = <300000>;
  regulator-max-microvolt = <1193750>;
  regulator-enable-ramp-delay = <256>;
 };
};
# 6824 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/mt6359p.dtsi" 1





&main_pmic {
 compatible = "mediatek,mt6359-pmic";
 interrupt-controller;
 #interrupt-cells = <2>;
 mediatek,num-pmic-irqs = <145>;
 mediatek,pmic-irqs =
   <0 0>,
   <1 0>,
   <2 0>,
   <3 0>,
   <4 0>,
   <5 0>,
   <6 0>,
   <7 0>,
   <8 0>,
   <9 0>,
   <16 1>,
   <17 1>,
   <18 1>,
   <19 1>,
   <20 1>,
   <21 1>,
   <22 1>,
   <23 1>,
   <24 1>,
   <25 1>,
   <26 1>,
   <27 1>,
   <28 1>,
   <29 1>,
   <30 1>,
   <31 1>,
   <32 1>,
   <33 1>,
   <34 1>,
   <35 1>,
   <36 1>,
   <37 1>,
   <38 1>,
   <39 1>,
   <40 1>,
   <41 1>,
   <42 1>,
   <43 1>,
   <44 1>,
   <45 1>,
   <48 2>,
   <49 2>,
   <50 2>,
   <51 2>,
   <52 2>,
   <53 2>,
   <64 3>,
   <80 4>,
   <81 4>,
   <82 4>,
   <83 4>,
   <84 4>,
   <87 4>,
   <88 4>,
   <89 4>,
   <91 4>,
   <92 4>,
   <96 4>,
   <98 4>,
   <99 4>,
   <100 4>,
   <112 5>,
   <113 5>,
   <114 5>,
   <115 5>,
   <116 5>,
   <117 5>,
   <118 5>,
   <119 5>,
   <120 5>,
   <121 5>,
   <128 6>,
   <133 6>,
   <134 6>,
   <135 6>,
   <144 7>;
 interrupt-names =
   "vpu_oc",
   "vcore_oc",
   "vgpu11_oc",
   "vgpu12_oc",
   "vmodem_oc",
   "vproc1_oc",
   "vproc2_oc",
   "vs1_oc",
   "vs2_oc",
   "vpa_oc",
   "vfe28_oc",
   "vxo22_oc",
   "vrf18_oc",
   "vrf12_oc",
   "vefuse_oc",
   "vcn33_1_oc",
   "vcn33_2_oc",
   "vcn13_oc",
   "vcn18_oc",
   "va09_oc",
   "vcamio_oc",
   "va12_oc",
   "vaux18_oc",
   "vaud18_oc",
   "vio18_oc",
   "vsram_proc1_oc",
   "vsram_proc2_oc",
   "vsram_others_oc",
   "vsram_md_oc",
   "vemc_oc",
   "vsim1_oc",
   "vsim2_oc",
   "vusb_oc",
   "vrfck_oc",
   "vbbck_oc",
   "vbif28_oc",
   "vibr_oc",
   "vio28_oc",
   "vm18_oc",
   "vufs_oc",
   "pwrkey",
   "homekey",
   "pwrkey_r",
   "homekey_r",
   "ni_lbat_int",
   "chrdet_edge",
   "rtc",
   "fg_bat_h",
   "fg_bat_l",
   "fg_cur_h",
   "fg_cur_l",
   "fg_zcv",
   "fg_n_charge_l",
   "fg_iavg_h",
   "fg_iavg_l",
   "fg_discharge",
   "fg_charge",
   "baton_lv",
   "baton_bat_in",
   "baton_bat_out",
   "bif",
   "bat_h",
   "bat_l",
   "bat2_h",
   "bat2_l",
   "bat_temp_h",
   "bat_temp_l",
   "thr_h",
   "thr_l",
   "auxadc_imp",
   "nag_c_dltv",
   "audio",
   "accdet",
   "accdet_eint0",
   "accdet_eint1",
   "spi_cmd_alert";

 pmic: mt-pmic {
  compatible = "mediatek,mt-pmic";
  interrupts = <48 4>,
        <50 4>,
        <49 4>,
        <51 4>,
        <112 4>,
        <113 4>,
        <82 4>,
        <83 4>;
  interrupt-names = "pwrkey",
      "pwrkey_r",
      "homekey",
      "homekey_r",
      "bat_h",
      "bat_l",
      "fg_cur_h",
      "fg_cur_l";
 };

 pmic_efuse: pmic_efuse {
  compatible = "mediatek,mt6359-efuse";
  #address-cells = <1>;
  #size-cells = <1>;
 };

 pmic_auxadc: mt635x-auxadc {
  compatible = "mediatek,mt6359-auxadc";
  #io-channel-cells = <1>;

  batadc {
   channel = <0x00>;
   resistance-ratio = <7 2>;
   avg-num = <128>;
  };
  bat_temp {
   channel = <0x03>;
   resistance-ratio = <5 2>;
  };
  chip_temp {
   channel = <0x05>;
  };
  vcore_temp {
   channel = <0x06>;
  };
  vproc_temp {
   channel = <0x07>;
  };
  vgpu_temp {
   channel = <0x08>;
  };
  accdet {
   channel = <0x09>;
  };
  dcxo_volt {
   channel = <0x0a>;
   resistance-ratio = <3 2>;
  };
  tsx_temp {
   channel = <0x0b>;
   avg-num = <128>;
  };
  hpofs_cal {
   channel = <0x0c>;
   avg-num = <256>;
  };
  dcxo_temp {
   channel = <0x0d>;
   avg-num = <16>;
  };
  vbif {
   channel = <0x0e>;
   resistance-ratio = <5 2>;
  };
 };

 mtk_ts_pmic: mtk_ts_pmic {
  compatible = "mediatek,mtk_ts_pmic";
  io-channels =
   <&pmic_auxadc 0x05>,
   <&pmic_auxadc 0x06>,
   <&pmic_auxadc 0x07>;
  io-channel-names =
   "pmic_chip_temp",
   "pmic_buck1_temp",
   "pmic_buck2_temp";
  interconnects = <&pmic_auxadc 1>;
  #interconnect-cells = <1>;
 };

 mt6359regulator: mt6359regulator {
  compatible = "mediatek,mt6359p-regulator";
  interrupts = <0 4>,
        <1 4>,
        <2 4>,
        <4 4>,
        <5 4>,
        <6 4>,
        <7 4>,
        <8 4>,
        <9 4>,
        <16 4>,
        <17 4>,
        <18 4>,
        <19 4>,
        <20 4>,
        <21 4>,
        <22 4>,
        <23 4>,
        <24 4>,
        <25 4>,
        <27 4>,
        <28 4>,
        <29 4>,
        <30 4>,
        <31 4>,
        <32 4>,
        <33 4>,
        <34 4>,
        <35 4>,
        <38 4>,
        <39 4>,
        <41 4>,
        <43 4>,
        <44 4>,
        <45 4>;
  interrupt-names = "VPU",
      "VCORE",
      "VGPU11",
      "VMODEM",
      "VPROC1",
      "VPROC2",
      "VS1",
      "VS2",
      "VPA",
      "VFE28",
      "VXO22",
      "VRF18",
      "VRF12",
      "VEFUSE",
      "VCN33_1_BT",
      "VCN33_2_BT",
      "VCN13",
      "VCN18",
      "VA09",
      "VA12",
      "VAUX18",
      "VAUD18",
      "VIO18",
      "VSRAM_PROC1",
      "VSRAM_PROC2",
      "VSRAM_OTHERS",
      "VSRAM_MD",
      "VEMC",
      "VUSB",
      "VRFCK",
      "VBIF28",
      "VIO28",
      "VM18",
      "VUFS";
  mt_pmic_vs1_buck_reg: buck_vs1 {
   regulator-name = "vs1";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <2200000>;
   regulator-enable-ramp-delay = <0>;
  };
  mt_pmic_vgpu11_buck_reg: buck_vgpu11 {
   regulator-name = "vgpu11";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1193750>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vmodem_buck_reg: buck_vmodem {
   regulator-name = "vmodem";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1100000>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vpu_buck_reg: buck_vpu {
   regulator-name = "vpu";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1193750>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vcore_buck_reg: buck_vcore {
   regulator-name = "vcore";
   regulator-min-microvolt = <506250>;
   regulator-max-microvolt = <1300000>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vs2_buck_reg: buck_vs2 {
   regulator-name = "vs2";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1600000>;
   regulator-enable-ramp-delay = <0>;
  };
  mt_pmic_vpa_buck_reg: buck_vpa {
   regulator-name = "vpa";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <3650000>;
   regulator-enable-ramp-delay = <300>;
  };
  mt_pmic_vproc2_buck_reg: buck_vproc2 {
   regulator-name = "vproc2";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1193750>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vproc1_buck_reg: buck_vproc1 {
   regulator-name = "vproc1";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1193750>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vaud18_ldo_reg: ldo_vaud18 {
   regulator-name = "vaud18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vsim1_ldo_reg: ldo_vsim1 {
   regulator-name = "vsim1";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <3100000>;
   regulator-enable-ramp-delay = <480>;
  };
  mt_pmic_vibr_ldo_reg: ldo_vibr {
   regulator-name = "vibr";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vrf12_ldo_reg: ldo_vrf12 {
   regulator-name = "vrf12";
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1300000>;
   regulator-enable-ramp-delay = <480>;
  };
  mt_pmic_vusb_ldo_reg: ldo_vusb {
   regulator-name = "vusb";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   regulator-enable-ramp-delay = <960>;
  };
  mt_pmic_vsram_proc2_ldo_reg: ldo_vsram_proc2 {
   regulator-name = "vsram_proc2";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1293750>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vio18_ldo_reg: ldo_vio18 {
   regulator-name = "vio18";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
   regulator-enable-ramp-delay = <960>;
  };
  mt_pmic_vcamio_ldo_reg: ldo_vcamio {
   regulator-name = "vcamio";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
   regulator-enable-ramp-delay = <1920>;
  };
  mt_pmic_vcn18_ldo_reg: ldo_vcn18 {
   regulator-name = "vcn18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vfe28_ldo_reg: ldo_vfe28 {
   regulator-name = "vfe28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <120>;
  };
  mt_pmic_vcn13_ldo_reg: ldo_vcn13 {
   regulator-name = "vcn13";
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1300000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vcn33_1_bt_ldo_reg: ldo_vcn33_1_bt {
   regulator-name = "vcn33_1_bt";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3500000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vcn33_1_wifi_ldo_reg: ldo_vcn33_1_wifi {
   regulator-name = "vcn33_1_wifi";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3500000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vaux18_ldo_reg: ldo_vaux18 {
   regulator-name = "vaux18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vsram_others_ldo_reg: ldo_vsram_others {
   regulator-name = "vsram_others";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1293750>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vefuse_ldo_reg: ldo_vefuse {
   regulator-name = "vefuse";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <2000000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vxo22_ldo_reg: ldo_vxo22 {
   regulator-name = "vxo22";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2200000>;
   regulator-enable-ramp-delay = <480>;
  };
  mt_pmic_vrfck_ldo_reg: ldo_vrfck {
   regulator-name = "vrfck";
   regulator-min-microvolt = <1240000>;
   regulator-max-microvolt = <1600000>;
   regulator-enable-ramp-delay = <480>;
  };
  mt_pmic_vbif28_ldo_reg: ldo_vbif28 {
   regulator-name = "vbif28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vio28_ldo_reg: ldo_vio28 {
   regulator-name = "vio28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <1920>;
  };
  mt_pmic_vemc_ldo_reg: ldo_vemc {
   regulator-name = "vemc";
   regulator-min-microvolt = <2500000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vcn33_2_bt_ldo_reg: ldo_vcn33_2_bt {
   regulator-name = "vcn33_2_bt";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3500000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vcn33_2_wifi_ldo_reg: ldo_vcn33_2_wifi {
   regulator-name = "vcn33_2_wifi";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3500000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_va12_ldo_reg: ldo_va12 {
   regulator-name = "va12";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1300000>;
   regulator-enable-ramp-delay = <960>;
  };
  mt_pmic_va09_ldo_reg: ldo_va09 {
   regulator-name = "va09";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1200000>;
   regulator-enable-ramp-delay = <960>;
  };
  mt_pmic_vrf18_ldo_reg: ldo_vrf18 {
   regulator-name = "vrf18";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1810000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vsram_md_ldo_reg: ldo_vsram_md {
   regulator-name = "vsram_md";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1293750>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vufs_ldo_reg: ldo_vufs {
   regulator-name = "vufs";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
   regulator-enable-ramp-delay = <1920>;
  };
  mt_pmic_vm18_ldo_reg: ldo_vm18 {
   regulator-name = "vm18";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
   regulator-enable-ramp-delay = <1920>;
  };
  mt_pmic_vbbck_ldo_reg: ldo_vbbck {
   regulator-name = "vbbck";
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1200000>;
   regulator-enable-ramp-delay = <480>;
  };
  mt_pmic_vsram_proc1_ldo_reg: ldo_vsram_proc1 {
   regulator-name = "vsram_proc1";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1293750>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vsim2_ldo_reg: ldo_vsim2 {
   regulator-name = "vsim2";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <3100000>;
   regulator-enable-ramp-delay = <480>;
  };
 };
 mt6359_rtc: mt6359_rtc {
  compatible = "mediatek,mt6359-rtc";
  bootmode = <&chosen>;
  interrupts = <64 0>;
  interrupt-names = "rtc";
  base = <0x580>;
 };
 mt6359_misc: mt6359_misc {
  compatible = "mediatek,mt6359p-misc";
  base = <0x580>;
 };
# 596 "../arch/arm64/boot/dts/mediatek/mt6359p.dtsi"
};
# 6825 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/cust_mt6877_msdc.dtsi" 1







# 1 "../scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "../arch/arm64/boot/dts/mediatek/cust_mt6877_msdc.dtsi" 2

&mmc0 {
 status = "okay";
 host-index = <0>;
 host-function = <(0)>;
 pinctrl-names = "default", "state_uhs", "pull_down";
 pinctrl-0 = <&mmc0_pins_default>;
 pinctrl-1 = <&mmc0_pins_uhs>;
 pinctrl-2 = <&mmc0_pins_pull_down>;
 bus-width = <8>;
 max-frequency = <200000000>;
 cap-mmc-highspeed;
 mmc-ddr-1_8v;
 mmc-hs200-1_8v;
 mmc-hs400-1_8v;
 no-sd;
 no-sdio;
 non-removable;
 hs400-ds-delay = <0x12814>;
 mediatek,cqhci;
 vmmc-supply = <&mt_pmic_vemc_ldo_reg>;
 vcore-supply = <&mt_pmic_vgpu11_buck_reg>;

};

&pio {
 mmc0_pins_default: mmc0default {
  pins_cmd_dat {
   pinmux = <(((28) << 8) | 1)>,
     <(((29) << 8) | 1)>,
     <(((30) << 8) | 1)>,
     <(((31) << 8) | 1)>,
     <(((32) << 8) | 1)>,
     <(((33) << 8) | 1)>,
     <(((34) << 8) | 1)>,
     <(((35) << 8) | 1)>,
     <(((26) << 8) | 1)>;
   input-enable;
   drive-strength = <4>;
   bias-pull-up = <101>;
  };
  pins_clk {
   pinmux = <(((25) << 8) | 1)>;
   drive-strength = <4>;
   bias-pull-down = <102>;
  };
  pins_ds {
   pinmux = <(((24) << 8) | 1)>;
   drive-strength = <4>;
   bias-pull-down = <102>;
  };
  pins_rst {
   pinmux = <(((27) << 8) | 1)>;
   drive-strength = <4>;
   bias-pull-up = <101>;
  };
 };
 mmc0_pins_uhs: mmc0@0{
  pins_cmd_dat {
   pinmux = <(((28) << 8) | 1)>,
     <(((29) << 8) | 1)>,
     <(((30) << 8) | 1)>,
     <(((31) << 8) | 1)>,
     <(((32) << 8) | 1)>,
     <(((33) << 8) | 1)>,
     <(((34) << 8) | 1)>,
     <(((35) << 8) | 1)>,
     <(((26) << 8) | 1)>;
   input-enable;
   drive-strength = <4>;
  };
  pins_clk {
   pinmux = <(((25) << 8) | 1)>;
   drive-strength = <4>;
  };
  pins_ds {
   pinmux = <(((24) << 8) | 1)>;
   drive-strength = <4>;
  };
  pins_rst {
   pinmux = <(((27) << 8) | 1)>;
   drive-strength = <4>;
  };
 };
 mmc0_pins_pull_down: mmc0@1{
  pins_cmd_dat {
   pinmux = <(((28) << 8) | 1)>,
     <(((29) << 8) | 1)>,
     <(((30) << 8) | 1)>,
     <(((31) << 8) | 1)>,
     <(((32) << 8) | 1)>,
     <(((33) << 8) | 1)>,
     <(((34) << 8) | 1)>,
     <(((35) << 8) | 1)>,
     <(((26) << 8) | 1)>;
   input-enable;
   drive-strength = <4>;
   bias-pull-down = <102>;
  };
  pins_clk {
   pinmux = <(((25) << 8) | 1)>;
   drive-strength = <4>;
   bias-pull-down = <102>;
  };
  pins_ds {
   pinmux = <(((24) << 8) | 1)>;
   drive-strength = <4>;
   bias-pull-down = <102>;
  };
  pins_rst {
   pinmux = <(((27) << 8) | 1)>;
   drive-strength = <4>;
   bias-pull-up = <101>;
  };
 };
};

&mmc1 {
 status = "okay";
 host-index = <1>;
 host-function = <(1)>;
 pinctrl-names = "default", "state_uhs", "pull_down";
 pinctrl-0 = <&mmc1_pins_default>;
 pinctrl-1 = <&mmc1_pins_uhs>;
 pinctrl-2 = <&mmc1_pins_pull_down>;
 bus-width = <4>;
 max-frequency = <200000000>;
 cap-sd-highspeed;
 sd-uhs-sdr12;
 sd-uhs-sdr25;
 sd-uhs-sdr50;
 sd-uhs-sdr104;
 sd-uhs-ddr50;
 cd-gpios = <&pio 3 1>;
 vmmc-supply = <&mt_pmic_vmch_ldo_reg>;
 vqmmc-supply = <&mt_pmic_vmc_ldo_reg>;
 no-mmc;
 no-sdio;
};

&pio {
 mmc1_pins_default: mmc1default {
  pins_cmd_dat {
   pinmux = <(((169) << 8) | 1)>,
    <(((167) << 8) | 1)>,
    <(((168) << 8) | 1)>,
    <(((166) << 8) | 1)>,
    <(((164) << 8) | 1)>;
   input-enable;
   drive-strength = <3>;
   bias-pull-up = <101>;
  };

  pins_clk {
   pinmux = <(((165) << 8) | 1)>;
   drive-strength = <3>;
   bias-pull-down = <102>;
  };

  pins_insert {
   pinmux = <(((9) << 8) | 0)>;
   bias-disable;
  };
 };

 mmc1_pins_uhs: mmc1@0{
  pins_cmd_dat {
   pinmux = <(((169) << 8) | 1)>,
    <(((167) << 8) | 1)>,
    <(((168) << 8) | 1)>,
    <(((166) << 8) | 1)>,
    <(((164) << 8) | 1)>;
   input-enable;
   drive-strength = <3>;
  };

  pins_clk {
   pinmux = <(((165) << 8) | 1)>;
   drive-strength = <3>;
  };
 };
 mmc1_pins_pull_down: mmc1@1{
  pins_cmd_dat {
   pinmux = <(((169) << 8) | 1)>,
    <(((167) << 8) | 1)>,
    <(((168) << 8) | 1)>,
    <(((166) << 8) | 1)>,
    <(((164) << 8) | 1)>;
   input-enable;
   drive-strength = <3>;
   bias-pull-down = <102>;
  };

  pins_clk {
   pinmux = <(((165) << 8) | 1)>;
   input-enable;
   drive-strength = <3>;
   bias-pull-down = <102>;
  };
 };
};
# 6826 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/mt6877-clkitg.dtsi" 1





&clkitg {
 status = "okay";
 bring-up {
  compatible = "mediatek,clk-bring-up";
  clocks =
   <&clk26m>;
 };
};
# 6827 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/v1/mt6360_pd.dtsi" 1





/ {
 mt6360_typec: type_c_port0 {
  mt-tcpc,name = "type_c_port0";

  mt-tcpc,role_def = <5>;
  mt-tcpc,rp_level = <1>;

  mt-tcpc,vconn_supply = <1>;


  mt-tcpc,notifier_supply_num = <3>;




  mt6360pd,intr_gpio = <&pio 24 0x0>;
  mt6360pd,intr_gpio_num = <24>;
  mt6360pd,pcb_gpio = <&pio 16 0x0>;
  mt6360pd,pcb_gpio_num = <16>;

  mt6360pd,pcb_gpio_polarity = <0>;
  interrupt-parent = <&mt6360_pmu>;
  interrupts = <64 0>;
  interrupt-names = "usbid_evt";
  bootmode = <&chosen>;
  pd-data {
   pd,vid = <0x29cf>;
   pd,pid = <0x6360>;
   pd,source-cap-ext = <0x636029cf 0x00000000 0x00000000
          0x00000000 0x00000000 0x07000000>;
   pd,mfrs = "RichtekTCPC";






   pd,charging_policy= <0x31>;

   pd,source-pdo-size = <1>;
   pd,source-pdo-data = <0x00019096>;
   pd,sink-pdo-size = <1>;
   pd,sink-pdo-data = <0x000190c8>;
# 61 "../arch/arm64/boot/dts/mediatek/v1/mt6360_pd.dtsi"
   pd,id-vdo-size = <6>;
   pd,id-vdo-data = <0xd54029cf 0x0 0x63600000
       0x41800000 0x0 0x21800000>;

   bat,nr = <1>;
   bat-info0 {
    bat,vid = <0x29cf>;
    bat,pid = <0x6360>;
    bat,mfrs = "bat1";
    bat,design_cap = <3000>;
   };
  };
  dpm_caps {
   local_dr_power;
   local_dr_data;

   local_usb_comm;



   local_no_suspend;
   local_vconn_supply;


   attemp_enter_dp_mode;
   attemp_discover_cable;
   attemp_discover_id;


   pr_check = <0>;






   dr_check = <0>;


  };
  displayport {

   1st_connection = "dfp_d";
   2nd_connection = "dfp_d";
   signal,dp_v13;


   typec,receptacle;
   ufp_d {





   };
   dfp_d {


    pin_assignment,mode_c;
    pin_assignment,mode_d;
    pin_assignment,mode_e;

   };
  };
 };
};
# 6828 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/rt5133.dtsi" 1





&odm {
 rt5133_eint:rt5133_eint {
 };

 rt5133_gpio1: rt5133-gpio1 {
  compatible = "regulator-fixed";
  regulator-name = "rt5133-gpio1";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  vin-supply = <&rt5133_ldo1>;
  enable-active-high;
  gpio = <&rt5133 0 0x0>;
 };

 rt5133_gpio2: rt5133-gpio2 {
  compatible = "regulator-fixed";
  regulator-name = "rt5133-gpio2";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  vin-supply = <&rt5133_ldo1>;
  enable-active-high;
  gpio = <&rt5133 1 0x0>;
 };

 rt5133_gpio3: rt5133-gpio3 {
  compatible = "regulator-fixed";
  regulator-name = "rt5133-gpio3";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  vin-supply = <&rt5133_ldo1>;
  enable-active-high;
  gpio = <&rt5133 2 0x0>;
 };
};



&i2c3 {
 rt5133: rt5133@18 {
  status = "ok";
  compatible = "richtek,rt5133";
  reg = <0x18>;
  wakeup-source;
  interrupts-extended = <&pio 92 0x0>;
  enable-gpio = <&pio 162 0x0>;
  gpio-supply = <&rt5133_ldo1>;
  gpio-controller;
  #gpio-cells = <2>;
  regulator_nb = "rt5133-ldo1", "rt5133-ldo2",
    "rt5133-ldo3", "rt5133-ldo4",
    "rt5133-ldo5", "rt5133-ldo6",
    "rt5133-ldo7", "rt5133-ldo8";
  regulators {
   BASE {
    regulator-name = "rt5133,base";
    oc_shutdown_all = <0>;
    pgb_shutdown_all = <0>;
   };
   rt5133_ldo1: LDO1 {
    regulator-name = "rt5133-ldo1";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-active-discharge;
    oc_ptsel = <1>;
    pgb_ptsel = <1>;
    soft_start_time_sel = <1>;
   };
   rt5133_ldo2: LDO2 {
    regulator-name = "rt5133-ldo2";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3200000>;
    regulator-active-discharge;
    oc_ptsel = <1>;
    pgb_ptsel = <1>;
    soft_start_time_sel = <1>;
   };
   rt5133_ldo3: LDO3 {
    regulator-name = "rt5133-ldo3";
    regulator-min-microvolt = <1700000>;
    regulator-max-microvolt = <3000000>;
    regulator-active-discharge;
    oc_ptsel = <1>;
    pgb_ptsel = <1>;
    soft_start_time_sel = <1>;
   };
   rt5133_ldo4: LDO4 {
    regulator-name = "rt5133-ldo4";
    regulator-min-microvolt = <1700000>;
    regulator-max-microvolt = <3000000>;
    regulator-active-discharge;
    oc_ptsel = <1>;
    pgb_ptsel = <1>;
    soft_start_time_sel = <1>;
   };
   rt5133_ldo5: LDO5 {
    regulator-name = "rt5133-ldo5";
    regulator-min-microvolt = <1700000>;
    regulator-max-microvolt = <3000000>;
    regulator-active-discharge;
    oc_ptsel = <1>;
    pgb_ptsel = <1>;
    soft_start_time_sel = <1>;
   };
   rt5133_ldo6: LDO6 {
    regulator-name = "rt5133-ldo6";
    regulator-min-microvolt = <1700000>;
    regulator-max-microvolt = <3000000>;
    regulator-active-discharge;
    oc_ptsel = <1>;
    pgb_ptsel = <1>;
    soft_start_time_sel = <1>;
   };
   rt5133_ldo7: LDO7 {
    regulator-name = "rt5133-ldo7";
    regulator-min-microvolt = <900000>;
    regulator-max-microvolt = <1200000>;
    regulator-active-discharge;
    oc_ptsel = <1>;
    pgb_ptsel = <1>;
    soft_start_time_sel = <1>;
   };
   rt5133_ldo8: LDO8 {
    regulator-name = "rt5133-ldo8";
    regulator-min-microvolt = <900000>;
    regulator-max-microvolt = <1200000>;
    regulator-active-discharge;
    oc_ptsel = <1>;
    pgb_ptsel = <1>;
    soft_start_time_sel = <1>;
   };
  };

 };
};
# 6829 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2

# 1 "../arch/arm64/boot/dts/mediatek/trusty.dtsi" 1





/ {
 trusty {
  compatible = "android,trusty-smc-v1";
  ranges;
  #address-cells = <2>;
  #size-cells = <2>;
  tee-id = <0>;
  tee-name = "trusty";

  mtee {
   compatible = "mediatek,trusty-mtee-v1";
  };

  gz-main {
   compatible = "mediatek,trusty-gz";
  };

  trusty-irq {
   compatible = "android,trusty-irq-v1";
   ppi-interrupt-parent = <&gic>;
  };

  trusty-virtio {
   compatible = "android,trusty-virtio-v1";
  };

  trusty-gz-log {
   compatible = "android,trusty-gz-log-v1";
  };
 };

 nebula {
  compatible = "android,nebula-smc-v1";
  ranges;
  #address-cells = <2>;
  #size-cells = <2>;
  tee-id = <1>;
  tee-name = "nebula";

  nebula-virtio {
   compatible = "android,nebula-virtio-v1";
  };

  nebula-irq {
   compatible = "android,nebula-irq-v1";
   ppi-interrupt-parent = <&gic>;
  };

  nebula-gz-log {
   compatible = "android,nebula-gz-log-v1";
  };
 };
};
# 6831 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2

# 1 "../arch/arm64/boot/dts/mediatek/cust_mt6877_connfem.dtsi" 1





&connfem {

 pinctrl-names = "wlan7204h_wlan7102c";

 pinctrl-0 = <&wlan7204h_wf0>, <&wlan7204h_wf1>,
  <&wlan7102c_wf0>, <&wlan7102c_wf1>;


 nofem: nofem {
  vid = <0>;
  pid = <0>;
 };
 wlan7204h: wlan7204h {
  vid = <2>;
  pid = <3>;
 };
 wlan7102c: wlan7102c {
  vid = <2>;
  pid = <1>;
 };
};


&pio {
 wlan7204h_wf0: wlan7204h_wf0 {
  pins_cmd_dat {
   pinmux = <(((188) << 8) | 1)>,
    <(((189) << 8) | 1)>,
    <(((190) << 8) | 1)>,
    <(((32) << 8) | 5)>;
   mapping = <0 18 0>,
    <1 17 0>,
    <2 16 0>,
    <12 15 0>;
  };
 };

 wlan7204h_wf1: wlan7204h_wf1 {
  pins_cmd_dat {
   pinmux = <(((194) << 8) | 1)>,
    <(((195) << 8) | 1)>,
    <(((28) << 8) | 5)>;
   mapping = <6 0x92 0>,
    <7 0x91 0>,
    <8 0x90 0>;
  };
 };

 wlan7102c_wf0: wlan7102c_wf0 {
  pins_cmd_dat {
   pinmux = <(((191) << 8) | 1)>,
    <(((192) << 8) | 1)>,
    <(((193) << 8) | 1)>;
   mapping = <3 0x4C 0>,
    <4 0x4D 0>,
    <5 0x4E 0>;
  };
 };

 wlan7102c_wf1: wlan7102c_wf1 {
  pins_cmd_dat {
   pinmux = <(((29) << 8) | 5)>,
    <(((30) << 8) | 5)>,
    <(((31) << 8) | 5)>;
   mapping = <9 0xCC 0>,
    <10 0xCD 0>,
    <11 0xCB 0>;
  };
 };
};
# 6833 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2


&mt6360_pmic {
 ldo7 {
  /delete-property/ regulator-always-on;
 };
};

# 1 "../arch/arm64/boot/dts/mediatek/modem-MTK-pdata.dtsi" 1
# 12 "../arch/arm64/boot/dts/mediatek/modem-MTK-pdata.dtsi"
/ {

 mif_pdata {
  compatible = "sec_modem,modem_pdata";
  status = "okay";


  mif,name = "MTKap";
  mif,modem_net = <0>;
  mif,modem_type = <10>;
  mif,use_handover = <0>;
  mif,ipc_version = <50>;
  mif,link_types = <0x200>;
  mif,link_name = "shmem";
  mif,link_attrs = <0x7C8>;
  mif,num_iodevs = <5>;

  iodevs {
   io_device_0 {
    iod,name = "umts_boot0";
    iod,id = <236>;
    iod,minor = <82>;
    iod,format = <0>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x2>;
    iod,app = "RIL";
   };
   io_device_1 {
    iod,name = "umts_ipc0";
    iod,id = <236>;
    iod,minor = <80>;
    iod,format = <0>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x2>;
    iod,app = "RIL";
   };
   io_device_2 {
    iod,name = "umts_ipc1";
    iod,id = <236>;
    iod,minor = <81>;
    iod,format = <0>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x2>;
    iod,app = "RIL";
   };
   io_device_3 {
    iod,name = "umts_router";
    iod,id = <236>;
    iod,minor = <3>;
    iod,format = <1>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x2>;
    iod,app = "smdexe";
   };
   io_device_4 {
    iod,name = "umts_csd";
    iod,minor = <82>;
    iod,format = <1>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x2>;
    iod,app = "CSVT";
   };
  };

 };

 dev_ril_bridge_pdata {
  compatible = "samsung,dev_ril_bridge_pdata";
  status = "okay";
 };

};
# 6842 "../arch/arm64/boot/dts/mediatek/mt6877.dts" 2

