\section{Results} \label{sec:results}
%One of the main contributions of this research is the proposal to use an alternative PRNG to the one used by Howe et al. \cite{howe2018standard}, cSHAKE. Comparatively, 
In this section we present the results obtained when implementing our FrodoKEM architecture. We provide a table of results for each of the key generation, encapsulation, and decapsulation designs in Tables \ref{tab:keyresults}, \ref{tab:encapsresults}, and \ref{tab:decapsresults}, respectively. We also provide results for the PRNG and Gaussian sampler in Table \ref{tab:otherresults}. All tables give comparative results of the previous FrodoKEM design in hardware, which utilize 1x LWE multiplier per clock cycle and completely conform to the FrodoKEM specifications by using cSHAKE where we are using Trivium. Moreover, all results are benchmarked on the same FPGA device as previous work, Xilinx Artix-7 XC7A35T FPGA, running on Vivado 2019.1.

\begin{table*}
\centering
\caption{FPGA resource consumption of the proposed FrodoKEM \textbf{KeyGen} designs, using 1, 4, 8, and 16 parallel multipliers, for both parameter sets, on a Xilinx Artix-7 FPGA.}\label{tab:keyresults}
%\vspace{-.2cm}
%\resizebox{\columnwidth}{!}{

%\resizebox{0.7\textwidth}{!}{
%\noindent\makebox[\textwidth]{
\begin{tabular}{l r r r r r r r}
\hline \Tstrut
  \textsc{FrodoKEM} & \multirow{2}{*}{LUT} & \multirow{2}{*}{FF} & \multirow{2}{*}{Slices} & DSP/ & \multirow{2}{*}{MHz} & Ops/ & Area$\times$Time \\
Protocol &&&& BRAM && Sec & (Slices$\times$Secs) \\ \hline \Tstrut
%\textbf{} & & & \textbf{BRAM} & &\textbf{Sec} \\ \hline

KeyGen-640 1x & 971 & 433 & 290 & 1/0 & 191 & 59 & 4.92 \\
KeyGen-640 4x & 1174 & 781 & 355 & 4/0 & 185 & 226 & 1.58 \\
KeyGen-640 8x & 1679 & 1570 & 532 & 8/0 & 182 & 445  & 1.20 \\
KeyGen-640 16x & 2587 & 2994 & 855 & 16/0 & 172 & 840  & 1.02 \\ \hline \Tstrut
KeyGen-640 \cite{howe2018standard} & 3771 & 1800 & 1035 & 1/6 & 167 & 51 & 20.29 \\ \hline \Tstrut

KeyGen-976 1x & 1243 & 441 & 362 & 1/0 & 189 & 25 & 14.48 \\
KeyGen-976 4x & 1458 & 792 & 440 & 4/0 & 184 & 97 & 4.54 \\
KeyGen-976 8x & 1967 & 1576 & 617 & 8/0 & 178 & 187 & 3.30 \\
KeyGen-976 16x & 2869 & 3000 & 908 & 16/0 & 169 & 355 & 2.56 \\ \hline \Tstrut
KeyGen-976 \cite{howe2018standard} & 7139 & 1800 & 1939 & 1/8 & 167 & 22 & 88.14 \\ \hline \Tstrut

\end{tabular}%}
\end{table*}

\begin{table*}
\centering
\caption{FPGA resource consumption of the proposed FrodoKEM \textbf{Encapsulation} designs, using 1, 4, 8, and 16 parallel multipliers, for both parameter sets, on a Xilinx Artix-7 FPGA.}\label{tab:encapsresults}
%\vspace{-.2cm}
%\resizebox{0.7\textwidth}{!}{
%\noindent\makebox[\textwidth]{
%\resizebox{\columnwidth}{!}{

\begin{tabular}{l r r r r r r r}
\hline \Tstrut
  \textsc{FrodoKEM} & \multirow{2}{*}{LUT} & \multirow{2}{*}{FF} & \multirow{2}{*}{Slices} & DSP/ & \multirow{2}{*}{MHz} & Ops/ & Area$\times$Time \\
Protocol &&&& BRAM && Sec & (Slices$\times$Secs) \\ \hline \Tstrut
%\textbf{} & & & \textbf{BRAM} & &\textbf{Sec} \\ \hline

Encaps-640 1x & 4246 & 2131 & 1180 & 1/0 & 190 & 58 & 20.34 \\
Encaps-640 4x & 4620 & 2552 & 1338 & 4/0 & 183 & 221 & 6.05 \\
Encaps-640 8x & 5155 & 3356 & 1485 & 8/0 & 177 & 427 & 3.48 \\
Encaps-640 16x & 5796 & 4694 & 1692 & 16/0 & 171 & 825 & 2.05 \\ \hline \Tstrut
Encaps-640 \cite{howe2018standard} & 6745 & 3528 & 1855 & 1/11 & 167 & 51 & 36.37 \\ \hline \Tstrut


Encaps-976 1x & 4650 & 2118 & 1272 & 1/0 & 187 & 25 & 50.88 \\
Encaps-976 4x & 4996 & 2611 & 1455 & 4/0 & 180 & 94 & 15.47 \\
Encaps-976 8x & 5562 & 3349 & 1608 & 8/0 & 175 & 183 & 8.79 \\
Encaps-976 16x & 6188 & 4678 & 1782 & 16/0 & 168 & 350 & 5.09 \\ \hline \Tstrut

Encaps-976 \cite{howe2018standard} & 7209 & 3537 & 1985 & 1/16 & 167 & 22 & 90.22 \\ \hline \Tstrut

\end{tabular}%}
\end{table*}


The first analysis is directed towards the performance of the PRNG. When compared to cSHAKE, the PRNG previously used in literature, Trivium (the PRNG we propose to use), occupies 4.5x less area on the FPGA (measured in slices). This means that when we instantiate a higher number of parallel multipliers, we consume far less FPGA area than what would be needed when using cSHAKE, as discussed in the algorithm proposal. The increase in area occupation, due to parallelising, is essentially the only reason for area increase when we move from a base design to a design of the same module with a higher number of parallel multipliers. This is because the vector being multiplied remains constant, we just require some additional registers to store these extra random elements. There is obviously an increase when we move from parameter sets due to the matrix $\mathbf{A}$ increasing from 640 to 976 elements. Additionally, we are able to use a much smaller version of SHA-3 for generating the random seeds ($<400$ FPGA slices) and shared secrets as the computational requirements for it have significantly decreased.

There is a significant increase in area consumption of all the decapsulation results which do not utilize BRAM. This is mainly due to the need of storing public-key and secret-key matrices. We provide results for both architectures with and without BRAM. The design without BRAM has a significantly higher throughput, due to the much higher frequency. These results are reported in Figure \ref{fig:hw_line}, which shows the efficiency of each design (namely their throughput) per FPGA slice utilized. 
Figure \ref{fig:hw} shows a slice count summary of all the proposed designs, showing a consistent and fairly linear increase in slice utilization as the number of parallel multipliers increases. We note on decapsulation results in Figure \ref{fig:hw} where the results would lie if BRAM is used, hence the total results for without BRAM include both red areas (i.e., they overlap). In most cases slice counts at least double for decapsulation when BRAM is removed, with only slight increases in throughout, hence it might be not be useful in some use cases. BRAM usage, however, is not as friendly when hardware designs are considered for ASIC, thus is it useful to consider designs both with and without BRAM.

\begin{table*}
\centering
\caption{FPGA resource consumption of the proposed FrodoKEM \textbf{Decapsulation} designs, using 1, 4, 8, and 16 parallel multipliers, for both parameter sets, on a Xilinx Artix-7 FPGA. Asterisk (*) denotes designs that used BRAM.}\label{tab:decapsresults}
%\vspace{-.2cm}
%\resizebox{0.7\textwidth}{!}{
%\noindent\makebox[\textwidth]{
%\resizebox{\columnwidth}{!}{

\begin{tabular}{l r r r r r r r}
\hline \Tstrut
  \textsc{FrodoKEM} & \multirow{2}{*}{LUT} & \multirow{2}{*}{FF} & \multirow{2}{*}{Slices} & DSP/ & \multirow{2}{*}{MHz} & Ops/ & Area$\times$Time \\
Protocol &&&& BRAM && Sec & (Slices$\times$Secs) \\ \hline \Tstrut
%\textbf{} & & & \textbf{BRAM} & &\textbf{Sec} \\ \hline

Decaps-640 1x & 10518 & 2299 & 2933 & 1/0 & 190 & 57 & 51.46 \\
Decaps-640 4x & 11581 & 2818 & 3424 & 4/0 & 174 & 208 & 16.46 \\
Decaps-640 8x & 13128 & 3737 & 3710 & 8/0 & 164 & 391 & 9.49 \\
Decaps-640 16x & 14528 & 5335 & 4020 & 16/0 & 160 & 763 & 5.27 \\ \hline \Tstrut
*Decaps-640 1x & 4466 & 2152 & 1254 & 1/12.5 & 162 & 49 & 25.59 \\
*Decaps-640 4x & 4841 & 2661 & 1345 & 4/12.5 & 161 & 192 & 7.00 \\
*Decaps-640 8x & 5476 & 3479 & 1558 & 8/12.5 & 156 & 372 & 4.19 \\
*Decaps-640 16x & 6881 & 5081 & 1947 & 16/12.5 & 149 & 710 & 2.74 \\ \hline \Tstrut

Decaps-640 \cite{howe2018standard} & 7220 & 3549 & 1992 & 1/16 & 162 & 49 & 40.65 \\ \hline \Tstrut

Decaps-976 1x & 14217 & 2295 & 3956 & 1/0 & 188 & 25 & 158.24 \\
Decaps-976 4x & 16234 & 2853 & 4648 & 4/0 & 170 & 88 & 52.82 \\
Decaps-976 8x & 17451 & 3687 & 4985 & 8/0 & 161 & 167 & 29.85 \\
Decaps-976 16x & 18960 & 5285 & 5274 & 16/0 & 157 & 325  & 16.23 \\ \hline \Tstrut
*Decaps-976 1x & 4888 & 2153 & 1390 & 1/19 & 162 & 21 & 66.19 \\
*Decaps-976 4x & 5259 & 2662 & 1450 & 4/19 & 160 & 83 & 17.47 \\
*Decaps-976 8x & 5888 & 3490 & 1615 & 8/19 & 155 & 161 & 10.03 \\
*Decaps-976 16x & 7213 & 5087 & 2042 & 16/19 & 148 & 306 & 6.67 \\ \hline \Tstrut

Decaps-976 \cite{howe2018standard} & 7773 & 3559 & 2158 & 1/24 & 162 & 21 & 102.76 \\ \hline \Tstrut

\end{tabular}%}
\end{table*}

\begin{table}
\centering
\caption{FPGA resource consumption of the proposed PRNG and Error Sampler designs on a Xilinx Artix-7 FPGA.}\label{tab:otherresults}
%\vspace{-.2cm}
%\resizebox{0.7\textwidth}{!}{
%\noindent\makebox[\textwidth]{
\resizebox{\columnwidth}{!}{

\begin{tabular}{l r r r c c r}
\hline \Tstrut
  \textsc{FrodoKEM} & \multirow{2}{*}{LUT} & \multirow{2}{*}{FF} & \multirow{2}{*}{Slices} & DSP/ & \multirow{2}{*}{MHz} & Ops/ \\
Protocol &&&& BRAM && Sec  \\ \hline \Tstrut
%\textbf{} & & & \textbf{BRAM} & &\textbf{Sec} \\ \hline

Error+Trivium & 401 & 311 & 179 & 0/0 & 211 & $211\text{m}$ \\
Trivium & 296 & 299 & 169 & 0/0 & 220 & $220\text{m}$ \\ \hline \Tstrut

Error+AES \cite{howe2018standard} & 1901 & 1140 & 756 & 0/0 & 184 & $184\text{m}$ \\
cSHAKE \cite{howe2018standard} & 2744 & 1685 & 766 & 0/0 & 172 & $1\text{m}$ \\ \hline \Tstrut

\end{tabular}}
\end{table}

\begin{figure}
\centering
%    \advance\leftskip-1cm
%\resizebox{0.4\textwidth}{!}{%
\resizebox{\columnwidth}{!}{

\input{figures/hw.tikz}
}
\caption{Visualisation of FPGA slice consumption of FrodoKEM's key generation, encaps, and decaps on a Xilinx Artix-7. Decaps values overlap to show results with (*) and without BRAM.}
\label{fig:hw}
\end{figure}

By changing our PRNG source and parallelising the most computationally heaving components in FrodoKEM we have shown significant improvements in FPGA area consumption and throughput performance compared to the previous works. For instance, comparing to FrodoKEM module~\cite{howe2018standard} (that is using one multiplier) we reduce slice consumption by 3.6x and 5.4x for key generation and 1.6x for encapsulation, all whilst not requiring any BRAM, whereas previous results utilize BRAM. For decapsulation, we decrease the amount of slices used between 1.6x and 2.6x when BRAM is used and similarly decrease slice counts by 1.5x and 1.1x when BRAM is not used. These savings are expected since more than half of this is due to storage otherwise used in BRAM.

Tables \ref{tab:keyresults}, \ref{tab:encapsresults}, and \ref{tab:decapsresults} also contain a metric to analyse the area-time efficiency of the proposed designs. This metric takes into account the hardware design's utilisation of slices (i.e., not BRAM) and the time taken (in this case, seconds) for a full key generation, encapsulation, or decapsulation operation to complete. There is a common trend when analysing these results; the hardware designs become significantly more performant when the number of parallel multipliers are increase. We also see this in the increase in throughput performance in Figure \ref{fig:hw_line}. Moreover, we can use this metric to compare with previous work by Howe et al. \cite{howe2018standard} to see that in all cases, parallelising results provide significant speed-ups; up to 35x improvement for key generation.

Since the majority of our proposed designs operate without BRAM\footnote{We ensure BRAM is not inferred in our designs by setting \texttt{-max\_bram} to zero for synthesis in Vivado.}, we are able to attain a higher frequency than previous works. Overall our throughput outperforms previous \emph{comparable} results, by factors between 1.13x and 1.19x~\cite{howe2018standard}. Moreover, whilst maintaining less area consumption than previous research, we are able to increase the amount of parallel multipliers. As a result, we can achieve up to 840 key generations per second (a 16.5x increase), 825 encapsulations per second (a 16.2x increase), and 710 operations per second (a 15.6x increase). We also maintain the constant run-time which the previous implementation attains, as well as implementing first-order masking during decapsulation. The masking is also done using parallel multiplication and thus does not affect the run-time of the decapsulation module. The clock cycle counts for each module are easy to calculate; key generation requires $ (n^2\bar{n}) / k$ clocks, encapsulation requires $ (n^2\bar{n} + \bar{n}^2n)/k $ clocks, and decapsulation requires $(n^2\bar{n} + 2\bar{n}^2n)/k$ clocks, for dimensions $n=640$ or 976, $\bar{n}=8$, and $k$ referring to the number of parallel multipliers used.

\begin{figure}
\centering
    \advance\leftskip-1cm
%\resizebox{0.45\textwidth}{!}{%
\resizebox{\columnwidth}{!}{
\input{figures/hw_line.tikz}}
\caption{Comparison of the throughput performance per FPGA slice on a Xilinx Artix-7.}
 \label{fig:hw_line}
\end{figure}