<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>libopencm3: RCC Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../emf32g/html/modules.html"><span>EMF32&#160;Gecko</span></a></li>
      <li><a href="../../emf32gg/html/modules.html"><span>EMF32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../emf32lg/html/modules.html"><span>EMF32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../emf32tg/html/modules.html"><span>EMF32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__STM32F1xx__rcc__defines.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RCC Defines</div>  </div>
<div class="ingroups"><a class="el" href="group__STM32F1xx__defines.html">STM32F1xx Defines</a></div></div><!--header-->
<div class="contents">

<p><b>libopencm3 STM32F1xx Reset and Clock Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC Defines:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__STM32F1xx__rcc__defines.png" border="0" alt="" usemap="#group____STM32F1xx____rcc____defines"/>
<map name="group____STM32F1xx____rcc____defines" id="group____STM32F1xx____rcc____defines">
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__rcc__cfgr__co"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__co.html">RCC_CFGR Microcontroller Clock Output Source</a></td></tr>
<tr class="memitem:group__rcc__cfgr__usbpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__usbpre.html">RCC_CFGR USB prescale Factors</a></td></tr>
<tr class="memitem:group__rcc__cfgr__pmf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a></td></tr>
<tr class="memitem:group__rcc__cfgr__hsepre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__hsepre.html">RCC_CFGR HSE Divider for PLL</a></td></tr>
<tr class="memitem:group__rcc__cfgr__pcs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pcs.html">RCC_CFGR PLL Clock Source</a></td></tr>
<tr class="memitem:group__rcc__cfgr__adcpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__adcpre.html">RCC ADC Clock Prescaler enable values</a></td></tr>
<tr class="memitem:group__rcc__cfgr__apb2pre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb2pre.html">RCC_CFGR APB2 Prescale Factors</a></td></tr>
<tr class="memitem:group__rcc__cfgr__apb1pre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb1pre.html">RCC_CFGR APB1 Prescale Factors</a></td></tr>
<tr class="memitem:group__rcc__cfgr__ahbpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ahbpre.html">RCC_CFGR AHB Prescale Factors</a></td></tr>
<tr class="memitem:group__rcc__cfgr__scs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__scs.html">RCC_CFGR System Clock Selection</a></td></tr>
<tr class="memitem:group__rcc__apb2rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a></td></tr>
<tr class="memitem:group__rcc__apb1rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a></td></tr>
<tr class="memitem:group__rcc__ahbenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a></td></tr>
<tr class="memitem:group__rcc__apb2enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a></td></tr>
<tr class="memitem:group__rcc__apb1enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a></td></tr>
<tr class="memitem:group__rcc__ahbrstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td></tr>
<tr class="memitem:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td></tr>
<tr class="memitem:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaec8fff978fdbc3903c85e1bb5b4fa698">RCC_APB2RSTR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td></tr>
<tr class="memitem:ga758db6d69dc2816cd403e5361ab124f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga758db6d69dc2816cd403e5361ab124f2">RCC_APB1RSTR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10)</td></tr>
<tr class="memitem:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gac80336b2b7c3c43e36370c84ab122b1f">RCC_AHBENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x14)</td></tr>
<tr class="memitem:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga6d4cd87f49d551c356fed82cbbddc5a4">RCC_APB2ENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td></tr>
<tr class="memitem:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40">RCC_APB1ENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td></tr>
<tr class="memitem:gabd13837c4c33c5df3bdff96f8886d438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x24)</td></tr>
<tr class="memitem:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad97b07e757b67cb8711ca5d20ea8ad3e">RCC_AHBRSTR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x28) /* (**) */</td></tr>
<tr class="memitem:ga64199667e9ebcac6859f3f9c275fc7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x2c) /* (**) */</td></tr>
<tr class="memitem:ga3ea07157abac14618b2ac3f2e9bfa9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>&#160;&#160;&#160;(1 &lt;&lt; 29) /* (**) */</td></tr>
<tr class="memitem:ga7e7f10468741ab47dc34808af0e49b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga7e7f10468741ab47dc34808af0e49b2b">RCC_CR_PLL3ON</a>&#160;&#160;&#160;(1 &lt;&lt; 28) /* (**) */</td></tr>
<tr class="memitem:ga24fa002379ec3fd9063457f412250327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>&#160;&#160;&#160;(1 &lt;&lt; 27) /* (**) */</td></tr>
<tr class="memitem:ga250f64c1041b823f2bd5dbbb4c54a2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a>&#160;&#160;&#160;(1 &lt;&lt; 26) /* (**) */</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga9ed985d9488fd0a558ee5be632a86744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga9ed985d9488fd0a558ee5be632a86744">RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga66a295e433f36c83f511a7ac3e74453a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga66a295e433f36c83f511a7ac3e74453a">RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV2</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga1b39857ee3bea562521b9dedee8de7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga1b39857ee3bea562521b9dedee8de7a0">RCC_CFGR_SWS_SYSCLKSEL_HSICLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga3c892bf770b3b7c2b55bf1b6b9d9c35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga3c892bf770b3b7c2b55bf1b6b9d9c35b">RCC_CFGR_SWS_SYSCLKSEL_HSECLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:gadcc8b3374113007079d1aafaaf896825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gadcc8b3374113007079d1aafaaf896825">RCC_CFGR_SWS_SYSCLKSEL_PLLCLK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="memitem:gaa2657f572e9f24f599f8fd9ec9453718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaa2657f572e9f24f599f8fd9ec9453718">RCC_CIR_PLL3RDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 22) /* (**) */</td></tr>
<tr class="memitem:gadc7fabc8e19c3085b93190142655ff28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gadc7fabc8e19c3085b93190142655ff28">RCC_CIR_PLL2RDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 21) /* (**) */</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:ga9459caf4aa04950627a7f9aace92d6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga9459caf4aa04950627a7f9aace92d6c1">RCC_CIR_PLL3RDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 14) /* (**) */</td></tr>
<tr class="memitem:ga76d5216c09e764ecd88869ae06377351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga76d5216c09e764ecd88869ae06377351">RCC_CIR_PLL2RDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 13) /* (**) */</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memitem:ga90cb7241f48c9caa1c569644b59e2e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga90cb7241f48c9caa1c569644b59e2e17">RCC_CIR_PLL3RDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* (**) */</td></tr>
<tr class="memitem:gad77508f4113577c9cbdce5fc50cfcb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad77508f4113577c9cbdce5fc50cfcb9d">RCC_CIR_PLL2RDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* (**) */</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga688695acc883e66c30c3c38f6131c796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga688695acc883e66c30c3c38f6131c796">RCC_CFGR2_I2S3SRC_SYSCLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga415eaff0e448cde7adfb7c1014711862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga415eaff0e448cde7adfb7c1014711862">RCC_CFGR2_I2S3SRC_PLL3_VCO_CLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga9e24c3d1ff8857bd2dd21302eb228c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga9e24c3d1ff8857bd2dd21302eb228c47">RCC_CFGR2_I2S2SRC_SYSCLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga84741a7e4d0d974e1fbb80718dee378d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga84741a7e4d0d974e1fbb80718dee378d">RCC_CFGR2_I2S2SRC_PLL3_VCO_CLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga1dfd5260c132d0d85e06be0cda8b6996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga1dfd5260c132d0d85e06be0cda8b6996">RCC_CFGR2_PREDIV1SRC_HSE_CLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga017674a2614bb741ddf187bbf6ebbb5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga017674a2614bb741ddf187bbf6ebbb5f">RCC_CFGR2_PREDIV1SRC_PLL2_CLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga80323743f310bf9836ef1374a0e47425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga80323743f310bf9836ef1374a0e47425">RCC_CFGR2_PLL2MUL</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga02260a8205d4b876dcef7fb57569b6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga02260a8205d4b876dcef7fb57569b6e6">RCC_CFGR2_PREDIV2</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga29c2e4e6138d343351d8d234178b407b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga29c2e4e6138d343351d8d234178b407b">RCC_CFGR2_PREDIV1</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga78f06a7233454e784fd122fe24a0f6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga78f06a7233454e784fd122fe24a0f6d7">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL8</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga3ac4a0d55d9114dff5b5c194334849d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga3ac4a0d55d9114dff5b5c194334849d6">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL9</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:gaa29ea494093701ee7f9e266ea02f82b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaa29ea494093701ee7f9e266ea02f82b4">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL10</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memitem:ga151d395e54ca4ef56d63e68aa1af4d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga151d395e54ca4ef56d63e68aa1af4d5b">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL11</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="memitem:ga7f1369a578c72e31c63b447ad3375d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga7f1369a578c72e31c63b447ad3375d53">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL12</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="memitem:gad3e9845f7508f743092922937c586eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad3e9845f7508f743092922937c586eaf">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL13</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="memitem:gad17c84d82ccfb1231af5a8e58510ad7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad17c84d82ccfb1231af5a8e58510ad7b">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL14</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="memitem:gacc13de3bb440446de2697a12f2ae602a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gacc13de3bb440446de2697a12f2ae602a">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL16</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="memitem:ga59542e4de3b134396f847aa7255d11fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga59542e4de3b134396f847aa7255d11fe">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL20</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="memitem:ga1195141f8cc44ef3f2b61c1e6208feff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga1195141f8cc44ef3f2b61c1e6208feff">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga61d62046329e0e6f39de67874d0f2b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga61d62046329e0e6f39de67874d0f2b80">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL9</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga96e5ea3a79529110cf002929fb61593d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga96e5ea3a79529110cf002929fb61593d">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL10</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memitem:gaffb5109f7eba9988568e5047a6c16720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaffb5109f7eba9988568e5047a6c16720">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL11</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="memitem:ga15ff4e94a07086cf706b6d160ebcd130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga15ff4e94a07086cf706b6d160ebcd130">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL12</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="memitem:gae489a738b93f2b17edce892834cf5c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gae489a738b93f2b17edce892834cf5c71">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL13</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="memitem:gaa053ec389f053d2b980a037b0450e997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaa053ec389f053d2b980a037b0450e997">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL14</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="memitem:ga9188dab3a5e82734ea75888c4be08223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga9188dab3a5e82734ea75888c4be08223">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL16</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="memitem:gae88afcd043f6ae31d055b0e862a10adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gae88afcd043f6ae31d055b0e862a10adc">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL20</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="memitem:ga8a587751e0aa065d5cc0597ddafcbe2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">RCC_CFGR2_PREDIV_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">RCC_CFGR2_PREDIV_DIV2</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga554c3890138f4fabc86af31ec7508f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga554c3890138f4fabc86af31ec7508f26">RCC_CFGR2_PREDIV_DIV3</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:ga03989668fed9fe564f60fb13cfcae681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga03989668fed9fe564f60fb13cfcae681">RCC_CFGR2_PREDIV_DIV4</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">RCC_CFGR2_PREDIV_DIV5</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad76c4165380e49e9d9784e7bf5fab1b6">RCC_CFGR2_PREDIV_DIV6</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaa63b565a6b48cee1ea49a0be9f2f9185">RCC_CFGR2_PREDIV_DIV7</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga25aec8f8ebb84c4716db308dc179339b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga25aec8f8ebb84c4716db308dc179339b">RCC_CFGR2_PREDIV_DIV8</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga97a9c6bb08a63295636119df733d0f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga97a9c6bb08a63295636119df733d0f9f">RCC_CFGR2_PREDIV_DIV9</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memitem:ga2b94190a5066c1679c7d82c652536445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga2b94190a5066c1679c7d82c652536445">RCC_CFGR2_PREDIV_DIV10</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="memitem:gac9932904c30e68bb7b52cea28cbeae69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gac9932904c30e68bb7b52cea28cbeae69">RCC_CFGR2_PREDIV_DIV11</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="memitem:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga5402db0b8522c06ce3e1ff6813a508f0">RCC_CFGR2_PREDIV_DIV12</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="memitem:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gae35fc61c8c5b86c6b1d484a132bb3e45">RCC_CFGR2_PREDIV_DIV13</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="memitem:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga7d58f429410f5aaa9475a3a4b63492bc">RCC_CFGR2_PREDIV_DIV14</a>&#160;&#160;&#160;0xd</td></tr>
<tr class="memitem:ga579a0cc7dcca708fef65e3217c55666e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga579a0cc7dcca708fef65e3217c55666e">RCC_CFGR2_PREDIV_DIV15</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="memitem:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga95d845a26c3d1e98a883e6e1007c401e">RCC_CFGR2_PREDIV_DIV16</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="memitem:ga25973f81620adc104dc81c726fd6e7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga25973f81620adc104dc81c726fd6e7cb">RCC_CFGR2_PREDIV2_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga1713c33cac3cbbb7db662565b5522f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga1713c33cac3cbbb7db662565b5522f66">RCC_CFGR2_PREDIV2_DIV2</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga4fe9c72ed41134d0949fa8dff900ab9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga4fe9c72ed41134d0949fa8dff900ab9a">RCC_CFGR2_PREDIV2_DIV3</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:gaeced6d5efa836ce65a07118e5b4ddece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaeced6d5efa836ce65a07118e5b4ddece">RCC_CFGR2_PREDIV2_DIV4</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:gabf21dbdc54c80f40bcf9f9c7ed3563e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gabf21dbdc54c80f40bcf9f9c7ed3563e9">RCC_CFGR2_PREDIV2_DIV5</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:ga4fe5ecac82418c2b93632986669d6ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga4fe5ecac82418c2b93632986669d6ba2">RCC_CFGR2_PREDIV2_DIV6</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:gadc4a6cac4e28b2031391f57954894399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gadc4a6cac4e28b2031391f57954894399">RCC_CFGR2_PREDIV2_DIV7</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga44fab2ce7085f913ab04a5b8bdd2b201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga44fab2ce7085f913ab04a5b8bdd2b201">RCC_CFGR2_PREDIV2_DIV8</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga091cc112601a0cc5500f1f1a2e8936a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga091cc112601a0cc5500f1f1a2e8936a7">RCC_CFGR2_PREDIV2_DIV9</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memitem:gac11c72c60ca011844875b4be8f1085f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gac11c72c60ca011844875b4be8f1085f0">RCC_CFGR2_PREDIV2_DIV10</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="memitem:ga64511610b9e7d177503c09a075ba566d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga64511610b9e7d177503c09a075ba566d">RCC_CFGR2_PREDIV2_DIV11</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="memitem:gaf0f9dbdba62c75e8162072d64037aa50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf0f9dbdba62c75e8162072d64037aa50">RCC_CFGR2_PREDIV2_DIV12</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="memitem:gac3ba9062bdaa5dacac8c28a949db7017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gac3ba9062bdaa5dacac8c28a949db7017">RCC_CFGR2_PREDIV2_DIV13</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="memitem:gad6aee9f108e92eaded7f71910a13e3a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad6aee9f108e92eaded7f71910a13e3a9">RCC_CFGR2_PREDIV2_DIV14</a>&#160;&#160;&#160;0xd</td></tr>
<tr class="memitem:gabc0dc66cb6f2e90143262de87c6ecd63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gabc0dc66cb6f2e90143262de87c6ecd63">RCC_CFGR2_PREDIV2_DIV15</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="memitem:ga60a0120fe28c17e84b20bf25b269a838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga60a0120fe28c17e84b20bf25b269a838">RCC_CFGR2_PREDIV2_DIV16</a>&#160;&#160;&#160;0xf</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaf2418102b7993f2a6f0060e1efdca823"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> { <br/>
&#160;&#160;<a class="el" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>, 
<a class="el" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a98d505f310a7a1e3a1cb888397e8b456">PLL2</a>, 
<a class="el" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a2be1996c2c7e2cdf1e614e4f9a18f10c">PLL3</a>, 
<a class="el" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>, 
<br/>
&#160;&#160;<a class="el" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>, 
<a class="el" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>, 
<a class="el" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a>
<br/>
 }</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafb2280aff17e5e44119435da2aec144d"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gafb2280aff17e5e44119435da2aec144d">rcc_osc_ready_int_clear</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:gafb2280aff17e5e44119435da2aec144d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Oscillator Ready Interrupt Flag.  <a href="#gafb2280aff17e5e44119435da2aec144d"></a><br/></td></tr>
<tr class="memitem:ga147836b03e1dd972e365ce0732818078"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga147836b03e1dd972e365ce0732818078">rcc_osc_ready_int_enable</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:ga147836b03e1dd972e365ce0732818078"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Oscillator Ready Interrupt.  <a href="#ga147836b03e1dd972e365ce0732818078"></a><br/></td></tr>
<tr class="memitem:gab6ebab9be1d0f9fe163a4d8dd88f6522"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gab6ebab9be1d0f9fe163a4d8dd88f6522">rcc_osc_ready_int_disable</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:gab6ebab9be1d0f9fe163a4d8dd88f6522"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Oscillator Ready Interrupt.  <a href="#gab6ebab9be1d0f9fe163a4d8dd88f6522"></a><br/></td></tr>
<tr class="memitem:gab01089842913b18e3df6e0e3ec89fd71"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gab01089842913b18e3df6e0e3ec89fd71">rcc_osc_ready_int_flag</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:gab01089842913b18e3df6e0e3ec89fd71"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Oscillator Ready Interrupt Flag.  <a href="#gab01089842913b18e3df6e0e3ec89fd71"></a><br/></td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="memdesc:gab1b45443e00d0774628de632257ba9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Clock Security System Interrupt Flag.  <a href="#gab1b45443e00d0774628de632257ba9f4"></a><br/></td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="memdesc:ga0d3d34d807e0934127960914833a1b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Clock Security System Interrupt Flag.  <a href="#ga0d3d34d807e0934127960914833a1b4d"></a><br/></td></tr>
<tr class="memitem:ga0f9fac6ac510e119aebe5f62c53f073a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a">rcc_wait_for_osc_ready</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:ga0f9fac6ac510e119aebe5f62c53f073a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Wait for Oscillator Ready.  <a href="#ga0f9fac6ac510e119aebe5f62c53f073a"></a><br/></td></tr>
<tr class="memitem:ga8dbd64d58e019803bf109609203d1afd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd">rcc_osc_on</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:ga8dbd64d58e019803bf109609203d1afd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn on an Oscillator.  <a href="#ga8dbd64d58e019803bf109609203d1afd"></a><br/></td></tr>
<tr class="memitem:ga5f5d6161e92d2708ee1e2d0517c10c28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga5f5d6161e92d2708ee1e2d0517c10c28">rcc_osc_off</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:ga5f5d6161e92d2708ee1e2d0517c10c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn off an Oscillator.  <a href="#ga5f5d6161e92d2708ee1e2d0517c10c28"></a><br/></td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="memdesc:gaddb943f9f25dc2df52890c90d468f373"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Clock Security System.  <a href="#gaddb943f9f25dc2df52890c90d468f373"></a><br/></td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="memdesc:ga2297cce07d5113023bf8eff03fc62c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Clock Security System.  <a href="#ga2297cce07d5113023bf8eff03fc62c66"></a><br/></td></tr>
<tr class="memitem:gac677415398035d6a65da1650789243ce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gac677415398035d6a65da1650789243ce">rcc_set_mco</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mcosrc)</td></tr>
<tr class="memitem:ga3e144ef62bd737fe6cab45eddec41da3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga3e144ef62bd737fe6cab45eddec41da3">rcc_osc_bypass_enable</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:ga3e144ef62bd737fe6cab45eddec41da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Bypass.  <a href="#ga3e144ef62bd737fe6cab45eddec41da3"></a><br/></td></tr>
<tr class="memitem:ga9152b74c16322ae76cec62ef93403916"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga9152b74c16322ae76cec62ef93403916">rcc_osc_bypass_disable</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:ga9152b74c16322ae76cec62ef93403916"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Bypass.  <a href="#ga9152b74c16322ae76cec62ef93403916"></a><br/></td></tr>
<tr class="memitem:ga3b3e26e0374ad984ec7c442b738a8cd2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga3b3e26e0374ad984ec7c442b738a8cd2">rcc_peripheral_enable_clock</a> (volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> en)</td></tr>
<tr class="memdesc:ga3b3e26e0374ad984ec7c442b738a8cd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Peripheral Clocks.  <a href="#ga3b3e26e0374ad984ec7c442b738a8cd2"></a><br/></td></tr>
<tr class="memitem:ga20b04813e5b27577fe2ef013a8337eee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga20b04813e5b27577fe2ef013a8337eee">rcc_peripheral_disable_clock</a> (volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> en)</td></tr>
<tr class="memdesc:ga20b04813e5b27577fe2ef013a8337eee"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Peripheral Clocks.  <a href="#ga20b04813e5b27577fe2ef013a8337eee"></a><br/></td></tr>
<tr class="memitem:ga076c5e84cf8bf9293559648e72b0a04f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga076c5e84cf8bf9293559648e72b0a04f">rcc_peripheral_reset</a> (volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> reset)</td></tr>
<tr class="memdesc:ga076c5e84cf8bf9293559648e72b0a04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset Peripherals.  <a href="#ga076c5e84cf8bf9293559648e72b0a04f"></a><br/></td></tr>
<tr class="memitem:ga6f657d65ef6704cf3fdc8a78b0a042a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga6f657d65ef6704cf3fdc8a78b0a042a8">rcc_peripheral_clear_reset</a> (volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> clear_reset)</td></tr>
<tr class="memdesc:ga6f657d65ef6704cf3fdc8a78b0a042a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Remove Reset on Peripherals.  <a href="#ga6f657d65ef6704cf3fdc8a78b0a042a8"></a><br/></td></tr>
<tr class="memitem:ga3edbf52144a86a1b8292b3e21e3959d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga3edbf52144a86a1b8292b3e21e3959d7">rcc_set_sysclk_source</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> clk)</td></tr>
<tr class="memdesc:ga3edbf52144a86a1b8292b3e21e3959d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the System Clock.  <a href="#ga3edbf52144a86a1b8292b3e21e3959d7"></a><br/></td></tr>
<tr class="memitem:gac4e29905a035f775bae9d4273c3767af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gac4e29905a035f775bae9d4273c3767af">rcc_set_pll_multiplication_factor</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mul)</td></tr>
<tr class="memdesc:gac4e29905a035f775bae9d4273c3767af"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Multiplication Factor.  <a href="#gac4e29905a035f775bae9d4273c3767af"></a><br/></td></tr>
<tr class="memitem:ga592aefe9e6864f9b5f3872006b05dc7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga592aefe9e6864f9b5f3872006b05dc7e">rcc_set_pll2_multiplication_factor</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mul)</td></tr>
<tr class="memdesc:ga592aefe9e6864f9b5f3872006b05dc7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL2 Multiplication Factor.  <a href="#ga592aefe9e6864f9b5f3872006b05dc7e"></a><br/></td></tr>
<tr class="memitem:ga94cea07a3bb5a95bbbaf3de4b7a8a23c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga94cea07a3bb5a95bbbaf3de4b7a8a23c">rcc_set_pll3_multiplication_factor</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mul)</td></tr>
<tr class="memdesc:ga94cea07a3bb5a95bbbaf3de4b7a8a23c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL3 Multiplication Factor.  <a href="#ga94cea07a3bb5a95bbbaf3de4b7a8a23c"></a><br/></td></tr>
<tr class="memitem:ga2c3543cb0fc5e01678bb6d5bae1a51a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga2c3543cb0fc5e01678bb6d5bae1a51a1">rcc_set_pll_source</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> pllsrc)</td></tr>
<tr class="memdesc:ga2c3543cb0fc5e01678bb6d5bae1a51a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Clock Source.  <a href="#ga2c3543cb0fc5e01678bb6d5bae1a51a1"></a><br/></td></tr>
<tr class="memitem:ga41ac1b6752615c234079c76a23a99989"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga41ac1b6752615c234079c76a23a99989">rcc_set_pllxtpre</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> pllxtpre)</td></tr>
<tr class="memdesc:ga41ac1b6752615c234079c76a23a99989"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the HSE Frequency Divider used as PLL Clock Source.  <a href="#ga41ac1b6752615c234079c76a23a99989"></a><br/></td></tr>
<tr class="memitem:gab59dc079275228143e1c8922c2b124d2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gab59dc079275228143e1c8922c2b124d2">rcc_set_adcpre</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adcpre)</td></tr>
<tr class="memdesc:gab59dc079275228143e1c8922c2b124d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Setup the A/D Clock.  <a href="#gab59dc079275228143e1c8922c2b124d2"></a><br/></td></tr>
<tr class="memitem:ga411748dd9a8a99b746e802af6b448763"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga411748dd9a8a99b746e802af6b448763">rcc_set_ppre2</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> ppre2)</td></tr>
<tr class="memdesc:ga411748dd9a8a99b746e802af6b448763"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB2 Prescale Factor.  <a href="#ga411748dd9a8a99b746e802af6b448763"></a><br/></td></tr>
<tr class="memitem:ga8cb53f3681507b9819229b24bd3417cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga8cb53f3681507b9819229b24bd3417cd">rcc_set_ppre1</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> ppre1)</td></tr>
<tr class="memdesc:ga8cb53f3681507b9819229b24bd3417cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB1 Prescale Factor.  <a href="#ga8cb53f3681507b9819229b24bd3417cd"></a><br/></td></tr>
<tr class="memitem:ga587f5be40f38a0bf0418ae4125129dc0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga587f5be40f38a0bf0418ae4125129dc0">rcc_set_hpre</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> hpre)</td></tr>
<tr class="memdesc:ga587f5be40f38a0bf0418ae4125129dc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the AHB Prescale Factor.  <a href="#ga587f5be40f38a0bf0418ae4125129dc0"></a><br/></td></tr>
<tr class="memitem:gaa57d9566802a3e2df024cb679df1e990"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaa57d9566802a3e2df024cb679df1e990">rcc_set_usbpre</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> usbpre)</td></tr>
<tr class="memdesc:gaa57d9566802a3e2df024cb679df1e990"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the USB Prescale Factor.  <a href="#gaa57d9566802a3e2df024cb679df1e990"></a><br/></td></tr>
<tr class="memitem:ga404b3270910c8bf40125728b25b5f30a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga404b3270910c8bf40125728b25b5f30a">rcc_set_prediv1</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> prediv)</td></tr>
<tr class="memitem:ga62f650e3f349ef9b12b56e1964ac31ac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga62f650e3f349ef9b12b56e1964ac31ac">rcc_set_prediv2</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> prediv)</td></tr>
<tr class="memitem:ga28b46eb99d3eaf3602229f378f874a66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga28b46eb99d3eaf3602229f378f874a66">rcc_set_prediv1_source</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> rccsrc)</td></tr>
<tr class="memitem:ga02ae4c7c3c5566f2d92738177d8f6367"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga02ae4c7c3c5566f2d92738177d8f6367">rcc_system_clock_source</a> (void)</td></tr>
<tr class="memdesc:ga02ae4c7c3c5566f2d92738177d8f6367"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Get the System Clock Source.  <a href="#ga02ae4c7c3c5566f2d92738177d8f6367"></a><br/></td></tr>
<tr class="memitem:gae75d09f5953c113b10c266937e0d36a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gae75d09f5953c113b10c266937e0d36a7">rcc_clock_setup_in_hsi_out_64mhz</a> (void)</td></tr>
<tr class="memdesc:gae75d09f5953c113b10c266937e0d36a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 64MHz from HSI.  <a href="#gae75d09f5953c113b10c266937e0d36a7"></a><br/></td></tr>
<tr class="memitem:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gadd6354a9a1404b23b5baa00b51b03cc2">rcc_clock_setup_in_hsi_out_48mhz</a> (void)</td></tr>
<tr class="memdesc:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 48MHz from HSI.  <a href="#gadd6354a9a1404b23b5baa00b51b03cc2"></a><br/></td></tr>
<tr class="memitem:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga63c14a3f3ed2799c6ad21564f97d0e99">rcc_clock_setup_in_hsi_out_24mhz</a> (void)</td></tr>
<tr class="memdesc:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSI.  <a href="#ga63c14a3f3ed2799c6ad21564f97d0e99"></a><br/></td></tr>
<tr class="memitem:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga2a1d0a3e6272c2268ed5b560fb37262c">rcc_clock_setup_in_hse_8mhz_out_24mhz</a> (void)</td></tr>
<tr class="memdesc:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSE at 8MHz.  <a href="#ga2a1d0a3e6272c2268ed5b560fb37262c"></a><br/></td></tr>
<tr class="memitem:ga7de5e411afdd8f22d01d91613acfc844"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga7de5e411afdd8f22d01d91613acfc844">rcc_clock_setup_in_hse_8mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:ga7de5e411afdd8f22d01d91613acfc844"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 8MHz.  <a href="#ga7de5e411afdd8f22d01d91613acfc844"></a><br/></td></tr>
<tr class="memitem:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gae6012c8bf33f8cfa406a37ef88e9a47b">rcc_clock_setup_in_hse_12mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSE at 12MHz.  <a href="#gae6012c8bf33f8cfa406a37ef88e9a47b"></a><br/></td></tr>
<tr class="memitem:gaec148e144431957a5a0dff4d3ce581b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaec148e144431957a5a0dff4d3ce581b1">rcc_clock_setup_in_hse_16mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gaec148e144431957a5a0dff4d3ce581b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSE at 16MHz.  <a href="#gaec148e144431957a5a0dff4d3ce581b1"></a><br/></td></tr>
<tr class="memitem:gae61f5759a5cbcd628e873e951ade7f1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gae61f5759a5cbcd628e873e951ade7f1b">rcc_clock_setup_in_hse_25mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gae61f5759a5cbcd628e873e951ade7f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 25MHz.  <a href="#gae61f5759a5cbcd628e873e951ade7f1b"></a><br/></td></tr>
<tr class="memitem:gaa02e63deae78644c393004fb900fe584"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a> (void)</td></tr>
<tr class="memdesc:gaa02e63deae78644c393004fb900fe584"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset the backup domain.  <a href="#gaa02e63deae78644c393004fb900fe584"></a><br/></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga2ef92a5b2a7fffd75a80adb496391c8c"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga2ef92a5b2a7fffd75a80adb496391c8c">rcc_ppre1_frequency</a></td></tr>
<tr class="memdesc:ga2ef92a5b2a7fffd75a80adb496391c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default ppre1 peripheral clock frequency after reset.  <a href="#ga2ef92a5b2a7fffd75a80adb496391c8c"></a><br/></td></tr>
<tr class="memitem:ga734b4f30d6b0845a57f5e8d4dc434f85"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga734b4f30d6b0845a57f5e8d4dc434f85">rcc_ppre2_frequency</a></td></tr>
<tr class="memdesc:ga734b4f30d6b0845a57f5e8d4dc434f85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default ppre2 peripheral clock frequency after reset.  <a href="#ga734b4f30d6b0845a57f5e8d4dc434f85"></a><br/></td></tr>
</table>
<a name="details" id="details"></a><h2>Detailed Description</h2>
<p><b>libopencm3 STM32F1xx Reset and Clock Control</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>Author</dt><dd> &copy;  2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt; </dd>
<dd>
 &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span style="display: none;">.nosp@m.</span>erma<span style="display: none;">.nosp@m.</span>nn-uw<span style="display: none;">.nosp@m.</span>e.de</a></dd></dl>
<dl class="section date"><dt>Date</dt><dd>18 August 2012</dd></dl>
<p>LGPL License Terms <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/lgpl_license.html">libopencm3 License</a> </p>
<h2>Macro Definition Documentation</h2>
<a class="anchor" id="gac80336b2b7c3c43e36370c84ab122b1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00053">53</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad97b07e757b67cb8711ca5d20ea8ad3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x28) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00058">58</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4baa1f26b04719fe3d4e2f02d7dde40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00055">55</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rtc_8c_source.html#l00266">rtc_auto_awake()</a>, <a class="el" href="rtc_8c_source.html#l00025">rtc_awake_from_off()</a>, and <a class="el" href="rtc_8c_source.html#l00247">rtc_awake_from_standby()</a>.</p>

</div>
</div>
<a class="anchor" id="ga758db6d69dc2816cd403e5361ab124f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00052">52</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="i2c__common__all_8c_source.html#l00055">i2c_reset()</a>, and <a class="el" href="spi__common__all_8c_source.html#l00083">spi_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d4cd87f49d551c356fed82cbbddc5a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00054">54</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec8fff978fdbc3903c85e1bb5b4fa698"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00051">51</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="spi__common__all_8c_source.html#l00083">spi_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="gabd13837c4c33c5df3bdff96f8886d438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00056">56</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01206">rcc_backupdomain_reset()</a>, <a class="el" href="rcc_8c_source.html#l00398">rcc_osc_bypass_disable()</a>, <a class="el" href="rcc_8c_source.html#l00366">rcc_osc_bypass_enable()</a>, <a class="el" href="rcc_8c_source.html#l00306">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>, <a class="el" href="rtc_8c_source.html#l00266">rtc_auto_awake()</a>, and <a class="el" href="rtc_8c_source.html#l00025">rtc_awake_from_off()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b85b3ab656dfa2809b15e6e530c17a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_BDRST&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00382">382</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01206">rcc_backupdomain_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga542dffd7f8dc4da5401b54d822a22af0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEBYP&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00385">385</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00398">rcc_osc_bypass_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00366">rcc_osc_bypass_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga00145f8814cb9a5b180d76499d97aead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEON&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00387">387</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00306">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>, and <a class="el" href="rtc_8c_source.html#l00025">rtc_awake_from_off()</a>.</p>

</div>
</div>
<a class="anchor" id="gaafca81172ed857ce6b94582fcaada87c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSERDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00386">386</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>, and <a class="el" href="rtc_8c_source.html#l00025">rtc_awake_from_off()</a>.</p>

</div>
</div>
<a class="anchor" id="ga79ea6f2df75f09b17df9582037ed6a53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCEN&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00383">383</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rtc_8c_source.html#l00266">rtc_auto_awake()</a>, and <a class="el" href="rtc_8c_source.html#l00025">rtc_awake_from_off()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f7780f390ef4cbb05efa06554ba0998"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00049">49</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00609">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00656">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00707">rcc_set_mco()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00575">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00592">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00641">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00624">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00507">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00676">rcc_set_usbpre()</a>, and <a class="el" href="rcc_8c_source.html#l00724">rcc_system_clock_source()</a>.</p>

</div>
</div>
<a class="anchor" id="ga64199667e9ebcac6859f3f9c275fc7d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x2c) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00059">59</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00541">rcc_set_pll2_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00558">rcc_set_pll3_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00685">rcc_set_prediv1()</a>, <a class="el" href="rcc_8c_source.html#l00701">rcc_set_prediv1_source()</a>, and <a class="el" href="rcc_8c_source.html#l00693">rcc_set_prediv2()</a>.</p>

</div>
</div>
<a class="anchor" id="ga84741a7e4d0d974e1fbb80718dee378d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_I2S2SRC_PLL3_VCO_CLK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00419">419</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e24c3d1ff8857bd2dd21302eb228c47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_I2S2SRC_SYSCLK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00418">418</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga415eaff0e448cde7adfb7c1014711862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_I2S3SRC_PLL3_VCO_CLK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00415">415</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga688695acc883e66c30c3c38f6131c796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_I2S3SRC_SYSCLK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00414">414</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga80323743f310bf9836ef1374a0e47425"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00425">425</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96e5ea3a79529110cf002929fb61593d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL10&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00443">443</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaffb5109f7eba9988568e5047a6c16720"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL11&#160;&#160;&#160;0x9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00444">444</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga15ff4e94a07086cf706b6d160ebcd130"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL12&#160;&#160;&#160;0xa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00445">445</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae489a738b93f2b17edce892834cf5c71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL13&#160;&#160;&#160;0xb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00446">446</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa053ec389f053d2b980a037b0450e997"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL14&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00447">447</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9188dab3a5e82734ea75888c4be08223"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL16&#160;&#160;&#160;0xe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00448">448</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae88afcd043f6ae31d055b0e862a10adc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL20&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00449">449</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1195141f8cc44ef3f2b61c1e6208feff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00441">441</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

</div>
</div>
<a class="anchor" id="ga61d62046329e0e6f39de67874d0f2b80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL9&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00442">442</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa29ea494093701ee7f9e266ea02f82b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL10&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00432">432</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga151d395e54ca4ef56d63e68aa1af4d5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL11&#160;&#160;&#160;0x9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00433">433</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f1369a578c72e31c63b447ad3375d53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL12&#160;&#160;&#160;0xa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00434">434</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3e9845f7508f743092922937c586eaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL13&#160;&#160;&#160;0xb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00435">435</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad17c84d82ccfb1231af5a8e58510ad7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL14&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00436">436</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc13de3bb440446de2697a12f2ae602a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL16&#160;&#160;&#160;0xe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00437">437</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59542e4de3b134396f847aa7255d11fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL20&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00438">438</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78f06a7233454e784fd122fe24a0f6d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL8&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00430">430</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ac4a0d55d9114dff5b5c194334849d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL9&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00431">431</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29c2e4e6138d343351d8d234178b407b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV1&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00427">427</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1dfd5260c132d0d85e06be0cda8b6996"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV1SRC_HSE_CLK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00422">422</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga017674a2614bb741ddf187bbf6ebbb5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV1SRC_PLL2_CLK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00423">423</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

</div>
</div>
<a class="anchor" id="ga02260a8205d4b876dcef7fb57569b6e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00426">426</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac11c72c60ca011844875b4be8f1085f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV10&#160;&#160;&#160;0x9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00479">479</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64511610b9e7d177503c09a075ba566d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV11&#160;&#160;&#160;0xa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00480">480</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf0f9dbdba62c75e8162072d64037aa50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV12&#160;&#160;&#160;0xb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00481">481</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3ba9062bdaa5dacac8c28a949db7017"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV13&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00482">482</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad6aee9f108e92eaded7f71910a13e3a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV14&#160;&#160;&#160;0xd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00483">483</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc0dc66cb6f2e90143262de87c6ecd63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV15&#160;&#160;&#160;0xe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00484">484</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga60a0120fe28c17e84b20bf25b269a838"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV16&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00485">485</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1713c33cac3cbbb7db662565b5522f66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV2&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00471">471</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fe9c72ed41134d0949fa8dff900ab9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV3&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00472">472</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeced6d5efa836ce65a07118e5b4ddece"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV4&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00473">473</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf21dbdc54c80f40bcf9f9c7ed3563e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV5&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00474">474</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fe5ecac82418c2b93632986669d6ba2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV6&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00475">475</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc4a6cac4e28b2031391f57954894399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV7&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00476">476</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44fab2ce7085f913ab04a5b8bdd2b201"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV8&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00477">477</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga091cc112601a0cc5500f1f1a2e8936a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV9&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00478">478</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25973f81620adc104dc81c726fd6e7cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_NODIV&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00470">470</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b94190a5066c1679c7d82c652536445"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV10&#160;&#160;&#160;0x9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00461">461</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9932904c30e68bb7b52cea28cbeae69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV11&#160;&#160;&#160;0xa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00462">462</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5402db0b8522c06ce3e1ff6813a508f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV12&#160;&#160;&#160;0xb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00463">463</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae35fc61c8c5b86c6b1d484a132bb3e45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV13&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00464">464</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d58f429410f5aaa9475a3a4b63492bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV14&#160;&#160;&#160;0xd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00465">465</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga579a0cc7dcca708fef65e3217c55666e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV15&#160;&#160;&#160;0xe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00466">466</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95d845a26c3d1e98a883e6e1007c401e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV16&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00467">467</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8beaa356ccf238b4f9d8ef61dbeae7b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV2&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00453">453</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga554c3890138f4fabc86af31ec7508f26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV3&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00454">454</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03989668fed9fe564f60fb13cfcae681"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV4&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00455">455</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51d5a6f6ad3d9865ed8b6ab562c254d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV5&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00456">456</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

</div>
</div>
<a class="anchor" id="gad76c4165380e49e9d9784e7bf5fab1b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV6&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00457">457</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa63b565a6b48cee1ea49a0be9f2f9185"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV7&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00458">458</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25aec8f8ebb84c4716db308dc179339b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV8&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00459">459</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97a9c6bb08a63295636119df733d0f9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV9&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00460">460</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a587751e0aa065d5cc0597ddafcbe2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_NODIV&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00452">452</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c892bf770b3b7c2b55bf1b6b9d9c35b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SYSCLKSEL_HSECLK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00207">207</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b39857ee3bea562521b9dedee8de7a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SYSCLKSEL_HSICLK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00206">206</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadcc8b3374113007079d1aafaaf896825"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SYSCLKSEL_PLLCLK&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00208">208</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66a295e433f36c83f511a7ac3e74453a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV2&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00107">107</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ed985d9488fd0a558ee5be632a86744"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00106">106</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

</div>
</div>
<a class="anchor" id="ga10536e1ad45c689f571d5de3d7b3de55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00050">50</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00202">rcc_css_int_clear()</a>, <a class="el" href="rcc_8c_source.html#l00213">rcc_css_int_flag()</a>, <a class="el" href="rcc_8c_source.html#l00068">rcc_osc_ready_int_clear()</a>, <a class="el" href="rcc_8c_source.html#l00134">rcc_osc_ready_int_disable()</a>, <a class="el" href="rcc_8c_source.html#l00101">rcc_osc_ready_int_enable()</a>, and <a class="el" href="rcc_8c_source.html#l00168">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga46edb2b9568f002feba7b4312ed92c1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSC&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00223">223</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00202">rcc_css_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="gad66b719e4061294de35af58cc27aba7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSF&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00244">244</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00213">rcc_css_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9464e8188d717902990b467a9396d238"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYC&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00229">229</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00068">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="ga11ea196450aac9ac35e283a66afc3da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYF&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00250">250</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00168">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5492f9b58600cf66616eb931b48b3c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYIE&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00238">238</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00134">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00101">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gad1b58377908e5c31a684747d0a80ecb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYC&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00230">230</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00068">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="gad38877547c4cbbb94659d5726f377163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYF&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00251">251</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00168">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="gac714351a6f9dab4741354fb017638580"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYIE&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00239">239</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00134">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00101">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga144b5147f3a8d0bfda04618e301986aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYC&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00231">231</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00068">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="gabfc100e7ae673dfcec7be79af0d91dfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYF&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00252">252</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00168">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYIE&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00240">240</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00134">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00101">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga982989563f1a95c89bf7f4a25d99f704"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYC&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00232">232</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00068">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="gacb94ccfe6a212f020e732d1dd787a6fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYF&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00253">253</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00168">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga872ba937149a7372138df06f8188ab56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYIE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00241">241</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00134">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00101">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gadc7fabc8e19c3085b93190142655ff28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLL2RDYC&#160;&#160;&#160;(1 &lt;&lt; 21) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00227">227</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00068">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="gad77508f4113577c9cbdce5fc50cfcb9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLL2RDYF&#160;&#160;&#160;(1 &lt;&lt; 5) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00248">248</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00168">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga76d5216c09e764ecd88869ae06377351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLL2RDYIE&#160;&#160;&#160;(1 &lt;&lt; 13) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00236">236</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00134">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00101">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2657f572e9f24f599f8fd9ec9453718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLL3RDYC&#160;&#160;&#160;(1 &lt;&lt; 22) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00226">226</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00068">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="ga90cb7241f48c9caa1c569644b59e2e17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLL3RDYF&#160;&#160;&#160;(1 &lt;&lt; 6) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00247">247</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00168">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9459caf4aa04950627a7f9aace92d6c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLL3RDYIE&#160;&#160;&#160;(1 &lt;&lt; 14) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00235">235</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00134">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00101">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga245af864b194f0c2b2389ea1ee49a396"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYC&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00228">228</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00068">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f007895a17e668f22f7b8b24ca90aec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYF&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00249">249</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00168">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b70927cab2ba9cf82d1620cf88b0f95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYIE&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00237">237</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00134">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00101">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3465fac46f8d87fc7e243765777af052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00048">48</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00348">rcc_css_disable()</a>, <a class="el" href="rcc_8c_source.html#l00338">rcc_css_enable()</a>, <a class="el" href="rcc_8c_source.html#l00398">rcc_osc_bypass_disable()</a>, <a class="el" href="rcc_8c_source.html#l00366">rcc_osc_bypass_enable()</a>, <a class="el" href="rcc_8c_source.html#l00306">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>, and <a class="el" href="rtc_8c_source.html#l00025">rtc_awake_from_off()</a>.</p>

</div>
</div>
<a class="anchor" id="gacc05308869ad055e1e6f2c32d738aecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00069">69</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00348">rcc_css_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00338">rcc_css_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3288090671af5a959aae4d7f7696d55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEBYP&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00070">70</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00398">rcc_osc_bypass_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00366">rcc_osc_bypass_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gadb8228c9020595b4cf9995137b8c9a7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00072">72</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00306">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>, and <a class="el" href="rtc_8c_source.html#l00025">rtc_awake_from_off()</a>.</p>

</div>
</div>
<a class="anchor" id="ga86a34e00182c83409d89ff566cb02cc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSERDY&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00071">71</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>, and <a class="el" href="rtc_8c_source.html#l00025">rtc_awake_from_off()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00076">76</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00306">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIRDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00075">75</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="ga250f64c1041b823f2bd5dbbb4c54a2d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLL2ON&#160;&#160;&#160;(1 &lt;&lt; 26) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00066">66</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00306">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>.</p>

</div>
</div>
<a class="anchor" id="ga24fa002379ec3fd9063457f412250327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLL2RDY&#160;&#160;&#160;(1 &lt;&lt; 27) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00065">65</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e7f10468741ab47dc34808af0e49b2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLL3ON&#160;&#160;&#160;(1 &lt;&lt; 28) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00064">64</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00306">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ea07157abac14618b2ac3f2e9bfa9b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLL3RDY&#160;&#160;&#160;(1 &lt;&lt; 29) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00063">63</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="gad0e73d5b0a4883e074d40029b49ee47e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00068">68</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00306">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>.</p>

</div>
</div>
<a class="anchor" id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLRDY&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00067">67</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e483b8da7b5a5da25e9a745bb19f6ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00057">57</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00306">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>, and <a class="el" href="rtc_8c_source.html#l00025">rtc_awake_from_off()</a>.</p>

</div>
</div>
<a class="anchor" id="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_IWDGRSTF&#160;&#160;&#160;(1 &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00393">393</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga675455250b91f125d52f5d347c2c0fbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LPWRRSTF&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00391">391</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSION&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00399">399</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00306">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>, and <a class="el" href="rtc_8c_source.html#l00025">rtc_awake_from_off()</a>.</p>

</div>
</div>
<a class="anchor" id="gab569110e757aee573ebf9ad80812e8bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSIRDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00398">398</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>, and <a class="el" href="rtc_8c_source.html#l00025">rtc_awake_from_off()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e26d2902d11e638cd0b702332f53ab1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PINRSTF&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00396">396</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PORRSTF&#160;&#160;&#160;(1 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00395">395</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc26c5996b14005a70afbeaa29aae716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RMVF&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00397">397</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16e89534934436ee8958440882b71e6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_SFTRSTF&#160;&#160;&#160;(1 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00394">394</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacabd7bbde7e78c9c8f5fd46e34771826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_WWDGRSTF&#160;&#160;&#160;(1 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00392">392</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<h2>Enumeration Type Documentation</h2>
<a class="anchor" id="gaf2418102b7993f2a6f0060e1efdca823"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2"></a>PLL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2418102b7993f2a6f0060e1efdca823a98d505f310a7a1e3a1cb888397e8b456"></a>PLL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2418102b7993f2a6f0060e1efdca823a2be1996c2c7e2cdf1e614e4f9a18f10c"></a>PLL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43"></a>HSE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084"></a>HSI</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40"></a>LSE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88"></a>LSI</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00493">493</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<h2>Function Documentation</h2>
<a class="anchor" id="gaa02e63deae78644c393004fb900fe584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_backupdomain_reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset the backup domain. </p>
<p>The backup domain register is reset to disable all controls. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l01206">1206</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, and <a class="el" href="rcc_8h_source.html#l00382">RCC_BDCR_BDRST</a>.</p>

<p>Referenced by <a class="el" href="rtc_8c_source.html#l00025">rtc_awake_from_off()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_gaa02e63deae78644c393004fb900fe584_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_gaa02e63deae78644c393004fb900fe584_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_gaa02e63deae78644c393004fb900fe584_icgraph" id="group__STM32F1xx__rcc__defines_gaa02e63deae78644c393004fb900fe584_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae6012c8bf33f8cfa406a37ef88e9a47b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_12mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSE at 12MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l01022">1022</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00052">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash_8c_source.html#l00043">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00494">HSE</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00161">RCC_CFGR_ADCPRE_PCLK2_DIV6</a>, <a class="el" href="rcc_8h_source.html#l00194">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00118">RCC_CFGR_PLLMUL_PLL_CLK_MUL6</a>, <a class="el" href="rcc_8h_source.html#l00149">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00139">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00183">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00170">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00216">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00215">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00217">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00056">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00609">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00656">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00575">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00592">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00641">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00624">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00507">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph" id="group__STM32F1xx__rcc__defines_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaec148e144431957a5a0dff4d3ce581b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_16mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSE at 16MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l01085">1085</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00052">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash_8c_source.html#l00043">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00494">HSE</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00161">RCC_CFGR_ADCPRE_PCLK2_DIV6</a>, <a class="el" href="rcc_8h_source.html#l00194">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00121">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>, <a class="el" href="rcc_8h_source.html#l00149">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00140">RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00183">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00170">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00216">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00215">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00217">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00056">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00609">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00656">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00575">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00592">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00641">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00624">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00507">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_gaec148e144431957a5a0dff4d3ce581b1_cgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_gaec148e144431957a5a0dff4d3ce581b1_cgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_gaec148e144431957a5a0dff4d3ce581b1_cgraph" id="group__STM32F1xx__rcc__defines_gaec148e144431957a5a0dff4d3ce581b1_cgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae61f5759a5cbcd628e873e951ade7f1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_25mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 72MHz from HSE at 25MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l01148">1148</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00052">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash_8c_source.html#l00043">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00494">HSE</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00441">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8</a>, <a class="el" href="rcc_8h_source.html#l00423">RCC_CFGR2_PREDIV1SRC_PLL2_CLK</a>, <a class="el" href="rcc_8h_source.html#l00474">RCC_CFGR2_PREDIV2_DIV5</a>, <a class="el" href="rcc_8h_source.html#l00456">RCC_CFGR2_PREDIV_DIV5</a>, <a class="el" href="rcc_8h_source.html#l00161">RCC_CFGR_ADCPRE_PCLK2_DIV6</a>, <a class="el" href="rcc_8h_source.html#l00194">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00121">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>, <a class="el" href="rcc_8h_source.html#l00150">RCC_CFGR_PLLSRC_PREDIV1_CLK</a>, <a class="el" href="rcc_8h_source.html#l00139">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00183">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00170">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00216">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00217">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8h_source.html#l00106">RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3</a>, <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00056">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00609">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00656">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00541">rcc_set_pll2_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00575">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00592">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00641">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00624">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00685">rcc_set_prediv1()</a>, <a class="el" href="rcc_8c_source.html#l00701">rcc_set_prediv1_source()</a>, <a class="el" href="rcc_8c_source.html#l00693">rcc_set_prediv2()</a>, <a class="el" href="rcc_8c_source.html#l00507">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00676">rcc_set_usbpre()</a>, and <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_gae61f5759a5cbcd628e873e951ade7f1b_cgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_gae61f5759a5cbcd628e873e951ade7f1b_cgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_gae61f5759a5cbcd628e873e951ade7f1b_cgraph" id="group__STM32F1xx__rcc__defines_gae61f5759a5cbcd628e873e951ade7f1b_cgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2a1d0a3e6272c2268ed5b560fb37262c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_8mhz_out_24mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSE at 8MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00896">896</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00050">FLASH_ACR_LATENCY_0WS</a>, <a class="el" href="flash_8c_source.html#l00043">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00494">HSE</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00159">RCC_CFGR_ADCPRE_PCLK2_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00194">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00115">RCC_CFGR_PLLMUL_PLL_CLK_MUL3</a>, <a class="el" href="rcc_8h_source.html#l00149">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00139">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00182">RCC_CFGR_PPRE1_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00170">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00216">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00215">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00217">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00056">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00609">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00656">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00575">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00592">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00641">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00624">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00507">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph" id="group__STM32F1xx__rcc__defines_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga7de5e411afdd8f22d01d91613acfc844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_8mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 72MHz from HSE at 8MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00959">959</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00052">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash_8c_source.html#l00043">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00494">HSE</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00162">RCC_CFGR_ADCPRE_PCLK2_DIV8</a>, <a class="el" href="rcc_8h_source.html#l00194">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00121">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>, <a class="el" href="rcc_8h_source.html#l00149">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00139">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00183">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00170">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00216">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00215">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00217">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00056">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00609">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00656">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00575">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00592">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00641">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00624">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00507">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga7de5e411afdd8f22d01d91613acfc844_cgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga7de5e411afdd8f22d01d91613acfc844_cgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga7de5e411afdd8f22d01d91613acfc844_cgraph" id="group__STM32F1xx__rcc__defines_ga7de5e411afdd8f22d01d91613acfc844_cgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga63c14a3f3ed2799c6ad21564f97d0e99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_24mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSI. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00845">845</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00050">FLASH_ACR_LATENCY_0WS</a>, <a class="el" href="flash_8c_source.html#l00043">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00159">RCC_CFGR_ADCPRE_PCLK2_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00194">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00118">RCC_CFGR_PLLMUL_PLL_CLK_MUL6</a>, <a class="el" href="rcc_8h_source.html#l00148">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00182">RCC_CFGR_PPRE1_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00170">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00215">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00217">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00056">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00609">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00656">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00575">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00641">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00624">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00507">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph" id="group__STM32F1xx__rcc__defines_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gadd6354a9a1404b23b5baa00b51b03cc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_48mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 48MHz from HSI. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00792">792</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00051">FLASH_ACR_LATENCY_1WS</a>, <a class="el" href="flash_8c_source.html#l00043">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00162">RCC_CFGR_ADCPRE_PCLK2_DIV8</a>, <a class="el" href="rcc_8h_source.html#l00194">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00124">RCC_CFGR_PLLMUL_PLL_CLK_MUL12</a>, <a class="el" href="rcc_8h_source.html#l00148">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00183">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00170">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00215">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00217">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8h_source.html#l00102">RCC_CFGR_USBPRE_PLL_CLK_NODIV</a>, <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00056">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00609">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00656">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00575">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00641">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00624">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00507">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00676">rcc_set_usbpre()</a>, and <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph" id="group__STM32F1xx__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae75d09f5953c113b10c266937e0d36a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_64mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 64MHz from HSI. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00740">740</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00052">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash_8c_source.html#l00043">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00162">RCC_CFGR_ADCPRE_PCLK2_DIV8</a>, <a class="el" href="rcc_8h_source.html#l00194">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00129">RCC_CFGR_PLLMUL_PLL_CLK_MUL16</a>, <a class="el" href="rcc_8h_source.html#l00148">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00183">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00170">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00215">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00217">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00265">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00056">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00609">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00656">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00575">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00641">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00624">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00507">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00224">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_gae75d09f5953c113b10c266937e0d36a7_cgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_gae75d09f5953c113b10c266937e0d36a7_cgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_gae75d09f5953c113b10c266937e0d36a7_cgraph" id="group__STM32F1xx__rcc__defines_gae75d09f5953c113b10c266937e0d36a7_cgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2297cce07d5113023bf8eff03fc62c66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Clock Security System. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00348">348</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, and <a class="el" href="rcc_8h_source.html#l00069">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a class="anchor" id="gaddb943f9f25dc2df52890c90d468f373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Clock Security System. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00338">338</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, and <a class="el" href="rcc_8h_source.html#l00069">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a class="anchor" id="gab1b45443e00d0774628de632257ba9f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_int_clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Clock Security System Interrupt Flag. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00202">202</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, and <a class="el" href="rcc_8h_source.html#l00223">RCC_CIR_CSSC</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d3d34d807e0934127960914833a1b4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_css_int_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Clock Security System Interrupt Flag. </p>
<dl class="section return"><dt>Returns</dt><dd>int. Boolean value for flag set. </dd></dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00213">213</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, and <a class="el" href="rcc_8h_source.html#l00244">RCC_CIR_CSSF</a>.</p>

</div>
</div>
<a class="anchor" id="ga9152b74c16322ae76cec62ef93403916"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Bypass. </p>
<p>Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see <a class="el" href="group__STM32F1xx-rcc-file.html#ga5f5d6161e92d2708ee1e2d0517c10c28">rcc_osc_off</a>) for this to have effect.</p>
<dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot have bypass removed until the backup domain write protection has been removed (see <a class="el" href="group__STM32F1xx-pwr-file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been reset (see <a class="el" href="group__STM32F1xx-rcc-file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum <a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>. Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00398">398</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00494">HSE</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">LSE</a>, <a class="el" href="rcc_8h_source.html#l00494">LSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00385">RCC_BDCR_LSEBYP</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, and <a class="el" href="rcc_8h_source.html#l00070">RCC_CR_HSEBYP</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e144ef62bd737fe6cab45eddec41da3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Bypass. </p>
<p>Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see <a class="el" href="group__STM32F1xx-rcc-file.html#ga8dbd64d58e019803bf109609203d1afd">rcc_osc_on</a>) and the internal clock must be disabled (see <a class="el" href="group__STM32F1xx-rcc-file.html#ga5f5d6161e92d2708ee1e2d0517c10c28">rcc_osc_off</a>) for this to have effect.</p>
<dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be bypassed until the backup domain write protection has been removed (see <a class="el" href="group__STM32F1xx-pwr-file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum <a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>. Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00366">366</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00494">HSE</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">LSE</a>, <a class="el" href="rcc_8h_source.html#l00494">LSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00385">RCC_BDCR_LSEBYP</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, and <a class="el" href="rcc_8h_source.html#l00070">RCC_CR_HSEBYP</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f5d6161e92d2708ee1e2d0517c10c28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_off </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn off an Oscillator. </p>
<p>Disable an oscillator and power off.</p>
<dl class="section note"><dt>Note</dt><dd>An oscillator cannot be turned off if it is selected as the system clock. </dd>
<dd>
The LSE clock is in the backup domain and cannot be disabled until the backup domain write protection has been removed (see <a class="el" href="group__STM32F1xx-pwr-file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been (see reset <a class="el" href="group__STM32F1xx-rcc-file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum <a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00306">306</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00494">HSE</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">LSE</a>, <a class="el" href="rcc_8h_source.html#l00494">LSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00387">RCC_BDCR_LSEON</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00072">RCC_CR_HSEON</a>, <a class="el" href="rcc_8h_source.html#l00076">RCC_CR_HSION</a>, <a class="el" href="rcc_8h_source.html#l00066">RCC_CR_PLL2ON</a>, <a class="el" href="rcc_8h_source.html#l00064">RCC_CR_PLL3ON</a>, <a class="el" href="rcc_8h_source.html#l00068">RCC_CR_PLLON</a>, <a class="el" href="rcc_8h_source.html#l00057">RCC_CSR</a>, and <a class="el" href="rcc_8h_source.html#l00399">RCC_CSR_LSION</a>.</p>

</div>
</div>
<a class="anchor" id="ga8dbd64d58e019803bf109609203d1afd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_on </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn on an Oscillator. </p>
<p>Enable an oscillator and power on. Each oscillator requires an amount of time to settle to a usable state. Refer to datasheets for time delay information. A status flag is available to indicate when the oscillator becomes ready (see <a class="el" href="group__STM32F1xx-rcc-file.html#gab01089842913b18e3df6e0e3ec89fd71">rcc_osc_ready_int_flag</a> and <a class="el" href="group__STM32F1xx-rcc-file.html#ga0f9fac6ac510e119aebe5f62c53f073a">rcc_wait_for_osc_ready</a>).</p>
<dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be enabled until the backup domain write protection has been removed (see <a class="el" href="group__STM32F1xx-pwr-file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum <a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00265">265</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00494">HSE</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">LSE</a>, <a class="el" href="rcc_8h_source.html#l00494">LSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00387">RCC_BDCR_LSEON</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00072">RCC_CR_HSEON</a>, <a class="el" href="rcc_8h_source.html#l00076">RCC_CR_HSION</a>, <a class="el" href="rcc_8h_source.html#l00066">RCC_CR_PLL2ON</a>, <a class="el" href="rcc_8h_source.html#l00064">RCC_CR_PLL3ON</a>, <a class="el" href="rcc_8h_source.html#l00068">RCC_CR_PLLON</a>, <a class="el" href="rcc_8h_source.html#l00057">RCC_CSR</a>, and <a class="el" href="rcc_8h_source.html#l00399">RCC_CSR_LSION</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01022">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01085">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00896">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00959">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00845">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00792">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00740">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga8dbd64d58e019803bf109609203d1afd_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga8dbd64d58e019803bf109609203d1afd_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga8dbd64d58e019803bf109609203d1afd_icgraph" id="group__STM32F1xx__rcc__defines_ga8dbd64d58e019803bf109609203d1afd_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gafb2280aff17e5e44119435da2aec144d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void rcc_osc_ready_int_clear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Oscillator Ready Interrupt Flag. </p>
<p>Clear the interrupt flag that was set when a clock oscillator became ready to use.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum <a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00068">68</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00494">HSE</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">LSE</a>, <a class="el" href="rcc_8h_source.html#l00494">LSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00229">RCC_CIR_HSERDYC</a>, <a class="el" href="rcc_8h_source.html#l00230">RCC_CIR_HSIRDYC</a>, <a class="el" href="rcc_8h_source.html#l00231">RCC_CIR_LSERDYC</a>, <a class="el" href="rcc_8h_source.html#l00232">RCC_CIR_LSIRDYC</a>, <a class="el" href="rcc_8h_source.html#l00227">RCC_CIR_PLL2RDYC</a>, <a class="el" href="rcc_8h_source.html#l00226">RCC_CIR_PLL3RDYC</a>, and <a class="el" href="rcc_8h_source.html#l00228">RCC_CIR_PLLRDYC</a>.</p>

</div>
</div>
<a class="anchor" id="gab6ebab9be1d0f9fe163a4d8dd88f6522"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum <a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00134">134</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00494">HSE</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">LSE</a>, <a class="el" href="rcc_8h_source.html#l00494">LSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00238">RCC_CIR_HSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00239">RCC_CIR_HSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00240">RCC_CIR_LSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00241">RCC_CIR_LSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00236">RCC_CIR_PLL2RDYIE</a>, <a class="el" href="rcc_8h_source.html#l00235">RCC_CIR_PLL3RDYIE</a>, and <a class="el" href="rcc_8h_source.html#l00237">RCC_CIR_PLLRDYIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga147836b03e1dd972e365ce0732818078"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum <a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00101">101</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00494">HSE</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">LSE</a>, <a class="el" href="rcc_8h_source.html#l00494">LSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00238">RCC_CIR_HSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00239">RCC_CIR_HSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00240">RCC_CIR_LSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00241">RCC_CIR_LSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00236">RCC_CIR_PLL2RDYIE</a>, <a class="el" href="rcc_8h_source.html#l00235">RCC_CIR_PLL3RDYIE</a>, and <a class="el" href="rcc_8h_source.html#l00237">RCC_CIR_PLLRDYIE</a>.</p>

</div>
</div>
<a class="anchor" id="gab01089842913b18e3df6e0e3ec89fd71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_osc_ready_int_flag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Oscillator Ready Interrupt Flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum <a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int. Boolean value for flag set. </dd></dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00168">168</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a>, <a class="el" href="rcc_8h_source.html#l00494">HSE</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">LSE</a>, <a class="el" href="rcc_8h_source.html#l00494">LSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00250">RCC_CIR_HSERDYF</a>, <a class="el" href="rcc_8h_source.html#l00251">RCC_CIR_HSIRDYF</a>, <a class="el" href="rcc_8h_source.html#l00252">RCC_CIR_LSERDYF</a>, <a class="el" href="rcc_8h_source.html#l00253">RCC_CIR_LSIRDYF</a>, <a class="el" href="rcc_8h_source.html#l00248">RCC_CIR_PLL2RDYF</a>, <a class="el" href="rcc_8h_source.html#l00247">RCC_CIR_PLL3RDYF</a>, and <a class="el" href="rcc_8h_source.html#l00249">RCC_CIR_PLLRDYF</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f657d65ef6704cf3fdc8a78b0a042a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_clear_reset </td>
          <td>(</td>
          <td class="paramtype">volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>clear_reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Remove Reset on Peripherals. </p>
<p>Remove the reset on particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could have the reset removed simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clear_reset</td><td>Unsigned int32. Logical OR of all resets to be removed: <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00496">496</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="i2c__common__all_8c_source.html#l00055">i2c_reset()</a>, and <a class="el" href="spi__common__all_8c_source.html#l00083">spi_reset()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga6f657d65ef6704cf3fdc8a78b0a042a8_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga6f657d65ef6704cf3fdc8a78b0a042a8_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga6f657d65ef6704cf3fdc8a78b0a042a8_icgraph" id="group__STM32F1xx__rcc__defines_ga6f657d65ef6704cf3fdc8a78b0a042a8_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga20b04813e5b27577fe2ef013a8337eee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_disable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Peripheral Clocks. </p>
<p>Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be disabled simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be used for disabling. <ul>
<li>If register is RCC_AHBER, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00454">454</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b3e26e0374ad984ec7c442b738a8cd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_enable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Peripheral Clocks. </p>
<p>Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be enabled simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be set <ul>
<li>If register is RCC_AHBER, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00433">433</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga076c5e84cf8bf9293559648e72b0a04f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_reset </td>
          <td>(</td>
          <td class="paramtype">volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset Peripherals. </p>
<p>Reset particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could be reset simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reset</td><td>Unsigned int32. Logical OR of all resets. <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00475">475</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="i2c__common__all_8c_source.html#l00055">i2c_reset()</a>, and <a class="el" href="spi__common__all_8c_source.html#l00083">spi_reset()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga076c5e84cf8bf9293559648e72b0a04f_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga076c5e84cf8bf9293559648e72b0a04f_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga076c5e84cf8bf9293559648e72b0a04f_icgraph" id="group__STM32F1xx__rcc__defines_ga076c5e84cf8bf9293559648e72b0a04f_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gab59dc079275228143e1c8922c2b124d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_adcpre </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adcpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Setup the A/D Clock. </p>
<p>The ADC's have a common clock prescale setting.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adcpre</td><td>u32. Prescale divider taken from <a class="el" href="group__rcc__cfgr__adcpre.html">RCC ADC Clock Prescaler enable values</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00609">609</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01022">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01085">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00896">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00959">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00845">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00792">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00740">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_gab59dc079275228143e1c8922c2b124d2_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_gab59dc079275228143e1c8922c2b124d2_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_gab59dc079275228143e1c8922c2b124d2_icgraph" id="group__STM32F1xx__rcc__defines_gab59dc079275228143e1c8922c2b124d2_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga587f5be40f38a0bf0418ae4125129dc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hpre </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>hpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the AHB Prescale Factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hpre</td><td>Unsigned int32. AHB prescale factor <a class="el" href="group__rcc__cfgr__ahbpre.html">RCC_CFGR AHB Prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00656">656</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01022">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01085">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00896">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00959">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00845">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00792">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00740">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga587f5be40f38a0bf0418ae4125129dc0_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga587f5be40f38a0bf0418ae4125129dc0_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga587f5be40f38a0bf0418ae4125129dc0_icgraph" id="group__STM32F1xx__rcc__defines_ga587f5be40f38a0bf0418ae4125129dc0_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gac677415398035d6a65da1650789243ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_mco </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>mcosrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00707">707</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

</div>
</div>
<a class="anchor" id="ga592aefe9e6864f9b5f3872006b05dc7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll2_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL2 Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00541">541</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga592aefe9e6864f9b5f3872006b05dc7e_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga592aefe9e6864f9b5f3872006b05dc7e_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga592aefe9e6864f9b5f3872006b05dc7e_icgraph" id="group__STM32F1xx__rcc__defines_ga592aefe9e6864f9b5f3872006b05dc7e_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga94cea07a3bb5a95bbbaf3de4b7a8a23c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll3_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL3 Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00558">558</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>.</p>

</div>
</div>
<a class="anchor" id="gac4e29905a035f775bae9d4273c3767af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00524">524</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01022">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01085">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00896">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00959">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00845">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00792">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00740">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_gac4e29905a035f775bae9d4273c3767af_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_gac4e29905a035f775bae9d4273c3767af_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_gac4e29905a035f775bae9d4273c3767af_icgraph" id="group__STM32F1xx__rcc__defines_gac4e29905a035f775bae9d4273c3767af_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2c3543cb0fc5e01678bb6d5bae1a51a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_source </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>pllsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Clock Source. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllsrc</td><td>Unsigned int32. PLL clock source <a class="el" href="group__rcc__cfgr__pcs.html">RCC_CFGR PLL Clock Source</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00575">575</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01022">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01085">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00896">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00959">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00845">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00792">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00740">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga2c3543cb0fc5e01678bb6d5bae1a51a1_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga2c3543cb0fc5e01678bb6d5bae1a51a1_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga2c3543cb0fc5e01678bb6d5bae1a51a1_icgraph" id="group__STM32F1xx__rcc__defines_ga2c3543cb0fc5e01678bb6d5bae1a51a1_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga41ac1b6752615c234079c76a23a99989"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pllxtpre </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>pllxtpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the HSE Frequency Divider used as PLL Clock Source. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllxtpre</td><td>Unsigned int32. HSE division factor <a class="el" href="group__rcc__cfgr__hsepre.html">RCC_CFGR HSE Divider for PLL</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00592">592</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01022">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01085">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00896">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00959">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga41ac1b6752615c234079c76a23a99989_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga41ac1b6752615c234079c76a23a99989_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga41ac1b6752615c234079c76a23a99989_icgraph" id="group__STM32F1xx__rcc__defines_ga41ac1b6752615c234079c76a23a99989_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga8cb53f3681507b9819229b24bd3417cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre1 </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>ppre1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB1 Prescale Factor. </p>
<dl class="section note"><dt>Note</dt><dd>The APB1 clock frequency must not exceed 36MHz.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre1</td><td>Unsigned int32. APB1 prescale factor <a class="el" href="group__rcc__cfgr__apb1pre.html">RCC_CFGR APB1 Prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00641">641</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01022">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01085">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00896">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00959">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00845">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00792">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00740">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga8cb53f3681507b9819229b24bd3417cd_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga8cb53f3681507b9819229b24bd3417cd_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga8cb53f3681507b9819229b24bd3417cd_icgraph" id="group__STM32F1xx__rcc__defines_ga8cb53f3681507b9819229b24bd3417cd_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga411748dd9a8a99b746e802af6b448763"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre2 </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>ppre2</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB2 Prescale Factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre2</td><td>Unsigned int32. APB2 prescale factor <a class="el" href="group__rcc__cfgr__apb2pre.html">RCC_CFGR APB2 Prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00624">624</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01022">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01085">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00896">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00959">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00845">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00792">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00740">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga411748dd9a8a99b746e802af6b448763_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga411748dd9a8a99b746e802af6b448763_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga411748dd9a8a99b746e802af6b448763_icgraph" id="group__STM32F1xx__rcc__defines_ga411748dd9a8a99b746e802af6b448763_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga404b3270910c8bf40125728b25b5f30a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv1 </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>prediv</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00685">685</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga404b3270910c8bf40125728b25b5f30a_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga404b3270910c8bf40125728b25b5f30a_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga404b3270910c8bf40125728b25b5f30a_icgraph" id="group__STM32F1xx__rcc__defines_ga404b3270910c8bf40125728b25b5f30a_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga28b46eb99d3eaf3602229f378f874a66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv1_source </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>rccsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00701">701</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga28b46eb99d3eaf3602229f378f874a66_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga28b46eb99d3eaf3602229f378f874a66_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga28b46eb99d3eaf3602229f378f874a66_icgraph" id="group__STM32F1xx__rcc__defines_ga28b46eb99d3eaf3602229f378f874a66_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga62f650e3f349ef9b12b56e1964ac31ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv2 </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>prediv</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00693">693</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga62f650e3f349ef9b12b56e1964ac31ac_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga62f650e3f349ef9b12b56e1964ac31ac_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga62f650e3f349ef9b12b56e1964ac31ac_icgraph" id="group__STM32F1xx__rcc__defines_ga62f650e3f349ef9b12b56e1964ac31ac_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga3edbf52144a86a1b8292b3e21e3959d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_sysclk_source </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the System Clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clk</td><td>Unsigned int32. System Clock Selection <a class="el" href="group__rcc__cfgr__scs.html">RCC_CFGR System Clock Selection</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00507">507</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01022">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01085">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00896">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00959">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00845">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00792">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00740">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga3edbf52144a86a1b8292b3e21e3959d7_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga3edbf52144a86a1b8292b3e21e3959d7_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga3edbf52144a86a1b8292b3e21e3959d7_icgraph" id="group__STM32F1xx__rcc__defines_ga3edbf52144a86a1b8292b3e21e3959d7_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaa57d9566802a3e2df024cb679df1e990"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_usbpre </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>usbpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the USB Prescale Factor. </p>
<p>The prescale factor can be set to 1 (no prescale) for use when the PLL clock is 48MHz, or 1.5 to generate the 48MHz USB clock from a 64MHz PLL clock.</p>
<dl class="section note"><dt>Note</dt><dd>This bit cannot be reset while the USB clock is enabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usbpre</td><td>Unsigned int32. USB prescale factor <a class="el" href="group__rcc__cfgr__usbpre.html">RCC_CFGR USB prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00676">676</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00792">rcc_clock_setup_in_hsi_out_48mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_gaa57d9566802a3e2df024cb679df1e990_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_gaa57d9566802a3e2df024cb679df1e990_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_gaa57d9566802a3e2df024cb679df1e990_icgraph" id="group__STM32F1xx__rcc__defines_gaa57d9566802a3e2df024cb679df1e990_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga02ae4c7c3c5566f2d92738177d8f6367"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> rcc_system_clock_source </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Get the System Clock Source. </p>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32. System clock source: <ul>
<li>00 indicates HSE </li>
<li>01 indicates LSE </li>
<li>02 indicates PLL </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00724">724</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f9fac6ac510e119aebe5f62c53f073a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_osc_ready </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Wait for Oscillator Ready. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum <a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00224">224</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00494">HSE</a>, <a class="el" href="rcc_8h_source.html#l00494">HSI</a>, <a class="el" href="rcc_8h_source.html#l00494">LSE</a>, <a class="el" href="rcc_8h_source.html#l00494">LSI</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00494">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00386">RCC_BDCR_LSERDY</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00071">RCC_CR_HSERDY</a>, <a class="el" href="rcc_8h_source.html#l00075">RCC_CR_HSIRDY</a>, <a class="el" href="rcc_8h_source.html#l00065">RCC_CR_PLL2RDY</a>, <a class="el" href="rcc_8h_source.html#l00063">RCC_CR_PLL3RDY</a>, <a class="el" href="rcc_8h_source.html#l00067">RCC_CR_PLLRDY</a>, <a class="el" href="rcc_8h_source.html#l00057">RCC_CSR</a>, and <a class="el" href="rcc_8h_source.html#l00398">RCC_CSR_LSIRDY</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01022">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01085">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00896">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00959">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00845">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00792">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00740">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__rcc__defines_ga0f9fac6ac510e119aebe5f62c53f073a_icgraph.png" border="0" usemap="#group__STM32F1xx__rcc__defines_ga0f9fac6ac510e119aebe5f62c53f073a_icgraph" alt=""/></div>
<map name="group__STM32F1xx__rcc__defines_ga0f9fac6ac510e119aebe5f62c53f073a_icgraph" id="group__STM32F1xx__rcc__defines_ga0f9fac6ac510e119aebe5f62c53f073a_icgraph">
</map>
</div>
</p>

</div>
</div>
<h2>Variable Documentation</h2>
<a class="anchor" id="ga2ef92a5b2a7fffd75a80adb496391c8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> rcc_ppre1_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default ppre1 peripheral clock frequency after reset. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00056">56</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01022">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01085">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00896">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00959">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00845">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00792">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00740">rcc_clock_setup_in_hsi_out_64mhz()</a>, and <a class="el" href="usart__common__all_8c_source.html#l00054">usart_set_baudrate()</a>.</p>

</div>
</div>
<a class="anchor" id="ga734b4f30d6b0845a57f5e8d4dc434f85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> rcc_ppre2_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default ppre2 peripheral clock frequency after reset. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00058">58</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01022">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01085">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01148">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00896">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00959">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00845">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00792">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00740">rcc_clock_setup_in_hsi_out_64mhz()</a>, and <a class="el" href="usart__common__all_8c_source.html#l00054">usart_set_baudrate()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Feb 27 2013 23:21:20 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.1.2 </li>
  </ul>
</div>
</body>
</html>
