// Seed: 4206858971
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output reg id_4;
  output wire id_3;
  input wire id_2;
  output wor id_1;
  assign {-1} = id_6;
  assign id_4 = id_2;
  assign id_1 = 1;
  always begin : LABEL_0
    id_4 = id_7;
  end
endmodule
module module_1 #(
    parameter id_15 = 32'd88,
    parameter id_21 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16
);
  output wire id_16;
  inout wire _id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output reg id_3;
  input wire id_2;
  input wire id_1;
  struct packed {logic id_17 = 1;} id_18;
  wire id_19;
  tri1 [1 : 1 'b0] id_20, _id_21;
  wire [~  id_15 : -1] id_22, id_23, id_24, id_25;
  assign id_10 = id_21;
  wire  id_26;
  logic id_27 = id_6;
  uwire [id_21 : 1] id_28, id_29, id_30, id_31, id_32, id_33, id_34[-1 : -1];
  assign id_8  = -1;
  assign id_20 = 1;
  for (genvar id_35 = id_18; -1'b0; id_3 = -1 ? -1 : id_4) assign id_28 = -1;
  parameter id_36 = 1;
  module_0 modCall_1 (
      id_35,
      id_20,
      id_29,
      id_3,
      id_25,
      id_32,
      id_34
  );
endmodule
