
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/utils_1/imports/synth_1/top_level.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/utils_1/imports/synth_1/top_level.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1372
WARNING: [Synth 8-6901] identifier 'reset_read_ram' is used before its declaration [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/imports/top_level/top_level.v:51]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1269.656 ; gain = 412.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/imports/top_level/top_level.v:21]
INFO: [Synth 8-6157] synthesizing module 'ip_rom_input_code' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.runs/synth_1/.Xil/Vivado-3300-DESKTOP-BB1AKL8/realtime/ip_rom_input_code_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ip_rom_input_code' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.runs/synth_1/.Xil/Vivado-3300-DESKTOP-BB1AKL8/realtime/ip_rom_input_code_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionReg' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/InstructionReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionReg' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/InstructionReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Decoder.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchControl' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/BranchControl.v:23]
WARNING: [Synth 8-567] referenced signal 'RD' should be on the sensitivity list [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/BranchControl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'BranchControl' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_Logic' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Register_Logic.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Register_Logic' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Register_Logic.v:22]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux2_1' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Mux2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux2_1' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Mux2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Function_Unit' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Function_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shifter' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shifter' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Function_Unit' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Function_Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Datapath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ip_ram_output_code' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.runs/synth_1/.Xil/Vivado-3300-DESKTOP-BB1AKL8/realtime/ip_ram_output_code_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ip_ram_output_code' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.runs/synth_1/.Xil/Vivado-3300-DESKTOP-BB1AKL8/realtime/ip_ram_output_code_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'read_ram_and_uart' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/imports/top_level/read_ram_and_uart.v:21]
INFO: [Synth 8-6157] synthesizing module 'read_from_ram' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/imports/top_level/read_from_ram.v:21]
INFO: [Synth 8-6155] done synthesizing module 'read_from_ram' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/imports/top_level/read_from_ram.v:21]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/imports/top_level/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/imports/top_level/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-6155] done synthesizing module 'read_ram_and_uart' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/imports/top_level/read_ram_and_uart.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/imports/top_level/top_level.v:21]
WARNING: [Synth 8-6014] Unused sequential element prev_reg was removed.  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/ProgramCounter.v:46]
WARNING: [Synth 8-7137] Register rf_reg[0] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[1] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[2] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[3] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[4] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[5] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[6] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[7] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[8] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[9] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[10] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[11] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[12] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[13] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[14] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7137] Register rf_reg[15] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v:46]
WARNING: [Synth 8-7129] Port offset[7] in module ProgramCounter is either unconnected or has no load
WARNING: [Synth 8-7129] Port offset[6] in module ProgramCounter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1370.332 ; gain = 513.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1370.332 ; gain = 513.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1370.332 ; gain = 513.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1370.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.gen/sources_1/ip/ip_rom_input_code/ip_rom_input_code/ip_rom_input_code_in_context.xdc] for cell 'ROM'
Finished Parsing XDC File [c:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.gen/sources_1/ip/ip_rom_input_code/ip_rom_input_code/ip_rom_input_code_in_context.xdc] for cell 'ROM'
Parsing XDC File [c:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.gen/sources_1/ip/ip_ram_output_code/ip_ram_output_code/ip_ram_output_code_in_context.xdc] for cell 'RAM'
Finished Parsing XDC File [c:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.gen/sources_1/ip/ip_ram_output_code/ip_ram_output_code/ip_ram_output_code_in_context.xdc] for cell 'RAM'
Parsing XDC File [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/constrs_1/imports/top_level/top_level.xdc]
Finished Parsing XDC File [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/constrs_1/imports/top_level/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/constrs_1/imports/top_level/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1453.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1453.590 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ROM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RAM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'UART_TX_CTRL'
WARNING: [Synth 8-327] inferring latch for variable 'fs_reg' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Decoder.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'md_reg' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Decoder.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'mb_reg' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Decoder.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'mp_reg' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Decoder.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'ramreadwrite_reg' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Decoder.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'registerreadwrite_reg' [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Decoder.v:43]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                load_bit |                               01 |                               01
                send_bit |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'sequential' in module 'UART_TX_CTRL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 17    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 41    
	   8 Input   16 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 24    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |ip_rom_input_code  |         1|
|2     |ip_ram_output_code |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |ip_ram_output_code |     1|
|2     |ip_rom_input_code  |     1|
|3     |BUFG               |     3|
|4     |CARRY4             |    18|
|5     |LUT1               |    14|
|6     |LUT2               |    31|
|7     |LUT3               |    44|
|8     |LUT4               |    33|
|9     |LUT5               |    82|
|10    |LUT6               |   259|
|11    |FDCE               |   273|
|12    |FDPE               |     5|
|13    |FDRE               |    92|
|14    |FDSE               |     2|
|15    |LD                 |     9|
|16    |IBUF               |     2|
|17    |OBUF               |     1|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1453.590 ; gain = 596.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 1453.590 ; gain = 513.324
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1453.590 ; gain = 596.582
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1453.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1453.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 2 instances

Synth Design complete | Checksum: 2aee62f0
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Common 17-1381] The checkpoint 'C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 14:31:04 2023...
