// Seed: 178142939
module module_0 (
    output wor id_0,
    input wire id_1
    , id_8,
    input supply0 id_2
    , id_9,
    input tri1 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri0 id_6
);
  assign id_9 = 1;
  assign module_1.id_2 = 0;
  wire id_10;
  module_2 modCall_1 (
      id_6,
      id_2,
      id_4,
      id_1,
      id_4,
      id_2,
      id_0
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    input supply0 id_3
);
  assign id_0 = (id_3) ? id_0++ : id_2;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_2,
      id_2,
      id_0,
      id_2
  );
endmodule
module module_2 (
    input  wor   id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    input  wire  id_5,
    output tri1  id_6
);
  logic ["" : -1] id_8;
  assign id_8 = -1;
  assign module_0.id_0 = 0;
endmodule
