#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 26 17:20:50 2020
# Process ID: 5648
# Current directory: G:/SED/Cronometro
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12600 G:\SED\Cronometro\Cronometro.xpr
# Log file: G:/SED/Cronometro/vivado.log
# Journal file: G:/SED/Cronometro\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/SED/Cronometro/Cronometro.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 701.980 ; gain = 83.059
update_compile_order -fileset sources_1
close [ open G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd w ]
add_files G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open G:/SED/Cronometro/Cronometro.srcs/sim_1/new/debouncer_tb.vhd w ]
add_files -fileset sim_1 G:/SED/Cronometro/Cronometro.srcs/sim_1/new/debouncer_tb.vhd
update_compile_order -fileset sim_1
set_property top debouncer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj debouncer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sim_1/new/debouncer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 783.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xelab -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture bench of entity xil_defaultlib.debouncer_tb
Built simulation snapshot debouncer_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim/xsim.dir/debouncer_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim/xsim.dir/debouncer_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec 26 18:08:22 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 26 18:08:22 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 783.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_tb_behav -key {Behavioral:sim_1:Functional:debouncer_tb} -tclbatch {debouncer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source debouncer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 821.891 ; gain = 17.535
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 821.891 ; gain = 37.961
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 879.332 ; gain = 11.793
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj debouncer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sim_1/new/debouncer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xelab -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture bench of entity xil_defaultlib.debouncer_tb
Built simulation snapshot debouncer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_tb_behav -key {Behavioral:sim_1:Functional:debouncer_tb} -tclbatch {debouncer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source debouncer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 879.332 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 879.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj debouncer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sim_1/new/debouncer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xelab -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture bench of entity xil_defaultlib.debouncer_tb
Built simulation snapshot debouncer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_tb_behav -key {Behavioral:sim_1:Functional:debouncer_tb} -tclbatch {debouncer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source debouncer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 879.332 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 879.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj debouncer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sim_1/new/debouncer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xelab -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture bench of entity xil_defaultlib.debouncer_tb
Built simulation snapshot debouncer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_tb_behav -key {Behavioral:sim_1:Functional:debouncer_tb} -tclbatch {debouncer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source debouncer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 879.332 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 879.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj debouncer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xelab -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture bench of entity xil_defaultlib.debouncer_tb
Built simulation snapshot debouncer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_tb_behav -key {Behavioral:sim_1:Functional:debouncer_tb} -tclbatch {debouncer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source debouncer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 879.332 ; gain = 0.000
add_bp {G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd} 20
remove_bps -file {G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd} -line 20
add_bp {G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd} 22
remove_bps -file {G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd} -line 22
add_bp {G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd} 22
remove_bps -file {G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd} -line 22
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj debouncer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xelab -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture bench of entity xil_defaultlib.debouncer_tb
Built simulation snapshot debouncer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_tb_behav -key {Behavioral:sim_1:Functional:debouncer_tb} -tclbatch {debouncer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source debouncer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 879.332 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 879.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj debouncer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sim_1/new/debouncer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xelab -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture bench of entity xil_defaultlib.debouncer_tb
Built simulation snapshot debouncer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_tb_behav -key {Behavioral:sim_1:Functional:debouncer_tb} -tclbatch {debouncer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source debouncer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 879.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj debouncer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sim_1/new/debouncer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xelab -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture bench of entity xil_defaultlib.debouncer_tb
Built simulation snapshot debouncer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_tb_behav -key {Behavioral:sim_1:Functional:debouncer_tb} -tclbatch {debouncer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source debouncer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 879.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj debouncer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sim_1/new/debouncer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xelab -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture bench of entity xil_defaultlib.debouncer_tb
Built simulation snapshot debouncer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_tb_behav -key {Behavioral:sim_1:Functional:debouncer_tb} -tclbatch {debouncer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source debouncer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 919.039 ; gain = 0.730
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 919.039 ; gain = 0.730
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj debouncer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sim_1/new/debouncer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xelab -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture bench of entity xil_defaultlib.debouncer_tb
Built simulation snapshot debouncer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_tb_behav -key {Behavioral:sim_1:Functional:debouncer_tb} -tclbatch {debouncer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source debouncer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 920.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj debouncer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sim_1/new/debouncer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xelab -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture bench of entity xil_defaultlib.debouncer_tb
Built simulation snapshot debouncer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_tb_behav -key {Behavioral:sim_1:Functional:debouncer_tb} -tclbatch {debouncer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source debouncer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 923.348 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj debouncer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sim_1/new/debouncer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xelab -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture bench of entity xil_defaultlib.debouncer_tb
Built simulation snapshot debouncer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_tb_behav -key {Behavioral:sim_1:Functional:debouncer_tb} -tclbatch {debouncer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source debouncer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 924.695 ; gain = 1.348
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 924.695 ; gain = 1.348
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj debouncer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/SED/Cronometro/Cronometro.srcs/sim_1/new/debouncer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xelab -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a53044c313144eb8bba27b92627c6824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debouncer_tb_behav xil_defaultlib.debouncer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture bench of entity xil_defaultlib.debouncer_tb
Built simulation snapshot debouncer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SED/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_tb_behav -key {Behavioral:sim_1:Functional:debouncer_tb} -tclbatch {debouncer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source debouncer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 924.695 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 924.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 26 18:58:45 2020...
