# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name input_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_0_read \
    op interface \
    ports { input_0_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name input_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_read \
    op interface \
    ports { input_1_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name input_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_2_read \
    op interface \
    ports { input_2_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name input_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_3_read \
    op interface \
    ports { input_3_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name input_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_4_read \
    op interface \
    ports { input_4_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name input_5_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_5_read \
    op interface \
    ports { input_5_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name input_6_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_6_read \
    op interface \
    ports { input_6_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name input_7_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_7_read \
    op interface \
    ports { input_7_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name input_8_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_8_read \
    op interface \
    ports { input_8_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name input_9_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_9_read \
    op interface \
    ports { input_9_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name input_10_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_10_read \
    op interface \
    ports { input_10_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name input_11_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_11_read \
    op interface \
    ports { input_11_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name input_12_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_12_read \
    op interface \
    ports { input_12_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name input_13_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_13_read \
    op interface \
    ports { input_13_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name input_14_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_14_read \
    op interface \
    ports { input_14_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name input_15_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_15_read \
    op interface \
    ports { input_15_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_ready { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


