<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>DFT</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    span.underline{text-decoration: underline;}
    div.column{display: inline-block; vertical-align: top; width: 50%;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    ul.task-list{list-style: none;}
  </style>
  <link rel="stylesheet" href="/proj/xhdhdstaff5/sdegala/Head1/HEAD/VMCHELP20242/xmc-matlab.css" />
</head>
<body>
<header id="title-block-header">
<h1 class="title">DFT</h1>
</header>
<section id="dft" class="level1">
<h1>DFT</h1>
<p>DFT implementation targeted for AI Engines.</p>
<p><img src="./Images/block.png" /></p>
<section id="library" class="level2">
<h2>Library</h2>
<p>AI Engine/DSP/Buffer IO</p>
</section>
<section id="description" class="level2">
<h2>Description</h2>
<p>DFT implementation targeted for AI Engines.</p>
</section>
<section id="parameters" class="level2">
<h2>Parameters</h2>
<section id="main" class="level3">
<h3>Main</h3>
<section id="inputoutput-data-type" class="level4">
<h4>Input/Output Data Type</h4>
<p>Set the input/output data type.</p>
</section>
<section id="twiddle-factor-data-type" class="level4">
<h4>Twiddle factor data type</h4>
<p>Describes the data type of the twiddle factors of the transform. It must be one of <code>cint16</code>, <code>cint32</code>, or <code>cfloat</code> and must also satisfy the following rules:</p>
<ul>
<li>32-bit twiddle factors are only supported when the input/output data type is also 32-bit.</li>
<li>The twiddle factor data type must be an integer type if the input/output data type is an integer type.</li>
<li>The twiddle factor data type must be <code>cfloat</code> if the input/output data type is a float type.</li>
</ul>
</section>
<section id="dft-size" class="level4">
<h4>DFT size</h4>
<p>This is an unsigned integer which describes the point size of the transformation. This must be 2^N, where N is in the range 3 to 7 inclusive.</p>
</section>
<section id="number-of-frames-per-window" class="level4">
<h4>Number of frames per window</h4>
<p>Describes the total number of frames used as an input to the DFT block per window.</p>
</section>
<section id="scale-output-down-by-2" class="level4">
<h4>Scale output down by 2^</h4>
<p>Describes the power of 2 shift down applied before output. For <em>cfloat</em> data type, the value for this parameter must be zero.</p>
</section>
<section id="rounding-mode" class="level4">
<h4>Rounding mode</h4>
<p>Describes the selection of rounding to be applied during the shift down stage of processing.</p>
<p>The following modes are available:</p>
<ul>
<li><strong>Floor:</strong> Truncate LSB, always round down (towards negative infinity).</li>
<li><strong>Ceiling:</strong> Always round up (towards positive infinity).</li>
<li><strong>Round to positive infinity:</strong> Round halfway towards positive infinity.</li>
<li><strong>Round to negative infinity:</strong> Round halfway towards negative infinity.</li>
<li><strong>Round symmetrical to infinity:</strong> Round halfway towards infinity (away from zero).</li>
<li><strong>Round symmetrical to zero:</strong> Round halfway towards zero (away from infinity).</li>
<li><strong>Round convergent to even:</strong> Round halfway towards nearest even number.</li>
<li><strong>Round convergent to odd:</strong> Round halfway towards nearest odd number.</li>
</ul>
<p>No rounding is performed on the <strong>Floor</strong> or <strong>Ceiling</strong> modes. Other modes round to the nearest integer. They differ only in how they round for values that are exactly between two integers.</p>
</section>
<section id="number-of-parallel-outputs-ssr" class="level4">
<h4>Number of Parallel Outputs (SSR)</h4>
<p>This parameter specifies the number of output ports. The number of AI Engine kernels used is equal to the value of SSR parameter.</p>
</section>
<section id="saturation-mode" class="level4">
<h4>Saturation mode</h4>
<p>Describes the selection of saturation to be applied during the shift down stage of processing.</p>
<p>The following modes are available:</p>
<ul>
<li><strong>None:</strong> No saturation is performed and the value is truncated on the MSB side.</li>
<li><strong>Asymmetric:</strong> Rounds an n-bit signed value in the range <code>-2^(n-1)</code> to <code>2^(n-1)-1</code>.</li>
<li><strong>Symmetric:</strong> Rounds an n-bit signed value in the range <code>-2^(n-1)-1</code> to <code>2^(n-1)-1</code>.</li>
</ul>
</section>
<section id="number-of-cascade-stages" class="level4">
<h4>Number of Cascade Stages</h4>
<p>This determines the number of kernels the DFT will be divided over in series to improve throughput. When cascaded, each kernel will operate on a subset of the input signal and pass a partial result to the next kernel.</p>
<p>Increasing the number of cascade stages will increase the number of inputs to the DFT block. The input signal should be distributed among the input ports in a round-robin fashion.</p>
<p>For example, for a cascade length of 2:</p>
<ul>
<li><code>in[0]</code> should receive samples <code>1, 3, 5, ..., n-1</code> of the input signal</li>
<li><code>in[1]</code> should receive samples <code>2, 4, 6, ..., n</code> of the input signal</li>
</ul>
<p>The maximum cascade length is 11.</p>
</section>
</section>
<section id="constraints" class="level3">
<h3>Constraints</h3>
<p>Click on the button given here to access the constraint manager and add or update constraints for each kernel. If you set the "Number of cascade stages" parameter to a value greater than one, multiple kernels will be used to process the input. You can use the constraint manager to optimize the performance of your design by setting specific constraints for each kernel (in this case, you need to first run your design). Adding constraints will not affect the functional simulation in Simulink. Constraints will only affect the generated graph code, cycle approximate AIE simulation (System C), and behavior in hardware.</p>
<div class="noteBox">
If you are using non-default constraints for any of the kernels for the block, an asterisk (*) will be displayed next to the button.
</div>

</section>
</section>
<section id="examples" class="level2">
<h2>Examples</h2>
<p><em><strong>Click on the images below to open each model.</strong></em></p>
<p><a href="https://github.com/Xilinx/Vitis_Model_Composer/tree/2024.2/Examples/Block_Help/AIE/DFT_Ex1"><img src="./Images/DFT_Block_Ex1.png" /></a></p>
<p><a href="https://github.com/Xilinx/Vitis_Model_Composer/tree/2024.2/Examples/Block_Help/AIE/DFT_Ex2"><img src="./Images/DFT_Block_Ex2.png" /></a></p>
<p><a href="https://github.com/Xilinx/Vitis_Model_Composer/tree/2024.2/Examples/Block_Help/AIE/DFT_Ex3"><img src="./Images/DFT_Ex3.png" /></a></p>
<p><a href="https://github.com/Xilinx/Vitis_Model_Composer/tree/2024.2/Examples/Block_Help/AIE/DFT_Ex4"><img src="./Images/DFT_Ex4.png" /></a></p>
<p><a href="https://github.com/Xilinx/Vitis_Model_Composer/tree/2024.2/Examples/Block_Help/AIE/DFT_Ex5"><img src="./Images/DFT_Ex5.png" /></a></p>
<hr />
<p>Copyright (C) 2024 Advanced Micro Devices, Inc. All rights reserved.</p>
<p>SPDX-License-Identifier: MIT</p>
</section>
</section>
</body>
</html>
