// Seed: 1489373269
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output id_3,
    output tri id_4
    , id_7,
    output logic id_5,
    input id_6
);
  assign id_4[1] = 1 ? 1 : 1'b0 + id_0 ? 1 : id_6;
  logic id_8;
endmodule
