{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703486084589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703486084589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 13:34:44 2023 " "Processing started: Mon Dec 25 13:34:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703486084589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703486084589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_SingleCycle -c RISCV_SingleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_SingleCycle -c RISCV_SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703486084589 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1703486084841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUControl ALUcontrol RISCV_SingleCycle.v(7) " "Verilog HDL Declaration information at RISCV_SingleCycle.v(7): object \"ALUControl\" differs only in case from object \"ALUcontrol\" in the same scope" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703486084888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_singlecycle.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_singlecycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_SingleCycle " "Found entity 1: RISCV_SingleCycle" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "RegisterFile.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ImmediateGenerator.v(12) " "Verilog HDL warning at ImmediateGenerator.v(12): extended using \"x\" or \"z\"" {  } { { "ImmediateGenerator.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ImmediateGenerator.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediategenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file immediategenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmediateGenerator " "Found entity 1: ImmediateGenerator" {  } { { "ImmediateGenerator.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ImmediateGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(19) " "Verilog HDL warning at DataMemory.v(19): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/DataMemory.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(24) " "Verilog HDL warning at DataMemory.v(24): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/DataMemory.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux21_32bit " "Found entity 1: Mux21_32bit" {  } { { "Mux21_32bit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Mux21_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter_add4.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter_add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter_add4 " "Found entity 1: ProgramCounter_add4" {  } { { "ProgramCounter_add4.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ProgramCounter_add4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter_addimm.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter_addimm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter_AddImm " "Found entity 1: ProgramCounter_AddImm" {  } { { "ProgramCounter_AddImm.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ProgramCounter_AddImm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU2.v(36) " "Verilog HDL warning at ALU2.v(36): extended using \"x\" or \"z\"" {  } { { "ALU2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALU2.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.v 1 1 " "Found 1 design units, including 1 entities, in source file alu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALU2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol2.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl2 " "Found entity 1: ALUControl2" {  } { { "ALUControl2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMemory2.v(9) " "Verilog HDL information at DataMemory2.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "DataMemory2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/DataMemory2.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory2.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory2 " "Found entity 1: DataMemory2" {  } { { "DataMemory2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/DataMemory2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_testbench " "Found entity 1: Datapath_testbench" {  } { { "Datapath_testbench.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Datapath_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchcomp.v 1 1 " "Found 1 design units, including 1 entities, in source file branchcomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchComp " "Found entity 1: BranchComp" {  } { { "BranchComp.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/BranchComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulldatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file fulldatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullDatapath " "Found entity 1: FullDatapath" {  } { { "FullDatapath.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/FullDatapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulldatapath_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fulldatapath_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullDatapath_testbench " "Found entity 1: FullDatapath_testbench" {  } { { "FullDatapath_testbench.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/FullDatapath_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_singlecycle_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_singlecycle_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_SingleCycle_testbench " "Found entity 1: RISCV_SingleCycle_testbench" {  } { { "RISCV_SingleCycle_testbench.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703486084919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703486084919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_SingleCycle " "Elaborating entity \"RISCV_SingleCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703486084966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:Controller " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:Controller\"" {  } { { "RISCV_SingleCycle.v" "Controller" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703486084966 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(7) " "Verilog HDL Case Statement warning at ControlUnit.v(7): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1703486084966 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ControlUnit.v(7) " "Verilog HDL Always Construct warning at ControlUnit.v(7): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703486084966 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite ControlUnit.v(7) " "Verilog HDL Always Construct warning at ControlUnit.v(7): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc ControlUnit.v(7) " "Verilog HDL Always Construct warning at ControlUnit.v(7): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ControlUnit.v(7) " "Verilog HDL Always Construct warning at ControlUnit.v(7): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead ControlUnit.v(7) " "Verilog HDL Always Construct warning at ControlUnit.v(7): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg ControlUnit.v(7) " "Verilog HDL Always Construct warning at ControlUnit.v(7): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp ControlUnit.v(7) " "Verilog HDL Always Construct warning at ControlUnit.v(7): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] ControlUnit.v(7) " "Inferred latch for \"ALUOp\[0\]\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] ControlUnit.v(7) " "Inferred latch for \"ALUOp\[1\]\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] ControlUnit.v(7) " "Inferred latch for \"ALUOp\[2\]\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg ControlUnit.v(7) " "Inferred latch for \"MemToReg\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead ControlUnit.v(7) " "Inferred latch for \"MemRead\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ControlUnit.v(7) " "Inferred latch for \"MemWrite\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc ControlUnit.v(7) " "Inferred latch for \"ALUSrc\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite ControlUnit.v(7) " "Inferred latch for \"RegWrite\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ControlUnit.v(7) " "Inferred latch for \"Branch\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl2 ALUControl2:ALUcontrol " "Elaborating entity \"ALUControl2\" for hierarchy \"ALUControl2:ALUcontrol\"" {  } { { "RISCV_SingleCycle.v" "ALUcontrol" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703486084981 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUControl2.v(14) " "Verilog HDL Case Statement warning at ALUControl2.v(14): incomplete case statement has no default case item" {  } { { "ALUControl2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl2.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ALUControl2:ALUcontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl ALUControl2.v(14) " "Verilog HDL Always Construct warning at ALUControl2.v(14): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUControl2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl2.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ALUControl2:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] ALUControl2.v(14) " "Inferred latch for \"ALUControl\[0\]\" at ALUControl2.v(14)" {  } { { "ALUControl2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl2.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ALUControl2:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] ALUControl2.v(14) " "Inferred latch for \"ALUControl\[1\]\" at ALUControl2.v(14)" {  } { { "ALUControl2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl2.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ALUControl2:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] ALUControl2.v(14) " "Inferred latch for \"ALUControl\[2\]\" at ALUControl2.v(14)" {  } { { "ALUControl2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl2.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ALUControl2:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] ALUControl2.v(14) " "Inferred latch for \"ALUControl\[3\]\" at ALUControl2.v(14)" {  } { { "ALUControl2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl2.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703486084981 "|RISCV_SingleCycle|ALUControl2:ALUcontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullDatapath FullDatapath:Datapath " "Elaborating entity \"FullDatapath\" for hierarchy \"FullDatapath:Datapath\"" {  } { { "RISCV_SingleCycle.v" "Datapath" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703486084981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC FullDatapath:Datapath\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"FullDatapath:Datapath\|PC:PC\"" {  } { { "FullDatapath.v" "PC" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/FullDatapath.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703486084981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath FullDatapath:Datapath\|Datapath:DTPath " "Elaborating entity \"Datapath\" for hierarchy \"FullDatapath:Datapath\|Datapath:DTPath\"" {  } { { "FullDatapath.v" "DTPath" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/FullDatapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703486084981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File FullDatapath:Datapath\|Datapath:DTPath\|Register_File:RF " "Elaborating entity \"Register_File\" for hierarchy \"FullDatapath:Datapath\|Datapath:DTPath\|Register_File:RF\"" {  } { { "Datapath.v" "RF" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703486084981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmediateGenerator FullDatapath:Datapath\|Datapath:DTPath\|ImmediateGenerator:ImmGen " "Elaborating entity \"ImmediateGenerator\" for hierarchy \"FullDatapath:Datapath\|Datapath:DTPath\|ImmediateGenerator:ImmGen\"" {  } { { "Datapath.v" "ImmGen" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Datapath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703486084981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21_32bit FullDatapath:Datapath\|Datapath:DTPath\|Mux21_32bit:Mux1 " "Elaborating entity \"Mux21_32bit\" for hierarchy \"FullDatapath:Datapath\|Datapath:DTPath\|Mux21_32bit:Mux1\"" {  } { { "Datapath.v" "Mux1" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703486084981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 FullDatapath:Datapath\|Datapath:DTPath\|ALU2:Alu " "Elaborating entity \"ALU2\" for hierarchy \"FullDatapath:Datapath\|Datapath:DTPath\|ALU2:Alu\"" {  } { { "Datapath.v" "Alu" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703486084981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory2 FullDatapath:Datapath\|Datapath:DTPath\|DataMemory2:DataMem " "Elaborating entity \"DataMemory2\" for hierarchy \"FullDatapath:Datapath\|Datapath:DTPath\|DataMemory2:DataMem\"" {  } { { "Datapath.v" "DataMem" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703486084997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchComp FullDatapath:Datapath\|BranchComp:BC " "Elaborating entity \"BranchComp\" for hierarchy \"FullDatapath:Datapath\|BranchComp:BC\"" {  } { { "FullDatapath.v" "BC" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/FullDatapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703486084997 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/output_files/RISCV_SingleCycle.map.smsg " "Generated suppressed messages file D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/output_files/RISCV_SingleCycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1703486085185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1703486085263 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085263 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResetPC " "No output dependent on input pin \"ResetPC\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|ResetPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[0\] " "No output dependent on input pin \"Instruction\[0\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[1\] " "No output dependent on input pin \"Instruction\[1\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[2\] " "No output dependent on input pin \"Instruction\[2\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[3\] " "No output dependent on input pin \"Instruction\[3\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[4\] " "No output dependent on input pin \"Instruction\[4\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[5\] " "No output dependent on input pin \"Instruction\[5\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[6\] " "No output dependent on input pin \"Instruction\[6\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[7\] " "No output dependent on input pin \"Instruction\[7\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[8\] " "No output dependent on input pin \"Instruction\[8\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[9\] " "No output dependent on input pin \"Instruction\[9\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[10\] " "No output dependent on input pin \"Instruction\[10\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[11\] " "No output dependent on input pin \"Instruction\[11\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[12\] " "No output dependent on input pin \"Instruction\[12\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[13\] " "No output dependent on input pin \"Instruction\[13\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[14\] " "No output dependent on input pin \"Instruction\[14\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[15\] " "No output dependent on input pin \"Instruction\[15\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[16\] " "No output dependent on input pin \"Instruction\[16\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[17\] " "No output dependent on input pin \"Instruction\[17\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[18\] " "No output dependent on input pin \"Instruction\[18\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[19\] " "No output dependent on input pin \"Instruction\[19\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[20\] " "No output dependent on input pin \"Instruction\[20\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[21\] " "No output dependent on input pin \"Instruction\[21\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[22\] " "No output dependent on input pin \"Instruction\[22\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[23\] " "No output dependent on input pin \"Instruction\[23\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[24\] " "No output dependent on input pin \"Instruction\[24\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[25\] " "No output dependent on input pin \"Instruction\[25\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[26\] " "No output dependent on input pin \"Instruction\[26\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[27\] " "No output dependent on input pin \"Instruction\[27\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[28\] " "No output dependent on input pin \"Instruction\[28\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[29\] " "No output dependent on input pin \"Instruction\[29\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[30\] " "No output dependent on input pin \"Instruction\[30\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[31\] " "No output dependent on input pin \"Instruction\[31\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703486085341 "|RISCV_SingleCycle|Instruction[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1703486085341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703486085341 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703486085341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703486085341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703486085357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 13:34:45 2023 " "Processing ended: Mon Dec 25 13:34:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703486085357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703486085357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703486085357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703486085357 ""}
