$date
    Sun Oct 17 22:10:13 2021
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module testbench $end
$var reg 1 ! bit_out $end
$var reg 1 " enable $end
$var reg 1 # reset $end
$var reg 4 $ disparity $end
$var reg 3 % HGF $end
$var reg 5 & EDCBA $end
$var reg 6 ' abcdei $end
$var reg 1 ( bit_in $end
$var reg 1 ) clock $end
$var reg 4 * fghj $end
$scope module newBit0 $end
$var reg 1 ) clock $end
$var reg 1 # reset $end
$var reg 1 ( bit_in $end
$var reg 3 + counter $end
$var reg 1 " enable $end
$upscope $end
$scope module convert8b10b0 $end
$var reg 1 ) clock $end
$var reg 1 # reset $end
$var reg 1 ! bit_out $end
$var reg 5 & EDCBA $end
$var reg 3 % HGF $end
$var reg 1 ( bit_in $end
$var reg 3 , i $end
$upscope $end
$scope module convert10b0 $end
$var reg 1 ) clock $end
$var reg 1 # reset $end
$var reg 5 & EDCBA $end
$var reg 3 % HGF $end
$var reg 6 ' abcdei $end
$var reg 4 * fghj $end
$var reg 3 - i $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
1"
1#
b0000 $
b000 %
b00000 &
b000000 '
1(
0)
b0000 *
b000 +
b000 ,
b000 -
$end
#10
1)
b001 +
b100 %
b001 ,
#20
0)
b001 -
#30
1)
b110 %
b010 ,
b010 +
#40
0)
b010 -
#50
1)
b011 +
b111 %
b011 ,
#60
0)
b0001 *
b011 -
#70
1)
b10000 &
b100 ,
0(
b100 +
#80
0)
b100 -
#90
1)
1(
b101 +
b101 ,
#100
0)
b101 -
#110
1)
b10100 &
b110 ,
b110 +
#120
0)
b110 -
#130
1)
0(
b111 +
b10110 &
b111 ,
#140
0)
b111 -
#150
1)
b000 ,
1(
b000 +
#160
0)
b011010 '
b000 -
#161
