Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_14-07-54/40-openroad-repairantennas/1-diodeinsertion/highpass.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   highpass
Die area:                 ( 0 0 ) ( 800000 800000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     21801
Number of terminals:      263
Number of snets:          2
Number of nets:           12033

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 445.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 352881.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 48355.
[INFO DRT-0033] via shape region query size = 4420.
[INFO DRT-0033] met2 shape region query size = 2896.
[INFO DRT-0033] via2 shape region query size = 3536.
[INFO DRT-0033] met3 shape region query size = 2669.
[INFO DRT-0033] via3 shape region query size = 3536.
[INFO DRT-0033] met4 shape region query size = 900.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1716 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 439 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0084]   Complete 8575 groups.
#scanned instances     = 21801
#unique  instances     = 445
#stdCellGenAp          = 12766
#stdCellValidPlanarAp  = 57
#stdCellValidViaAp     = 9801
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 38349
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:11, elapsed time = 00:00:11, memory = 208.09 (MB), peak = 208.91 (MB)

Number of guides:     95533

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 115 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 115 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 33305.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 28583.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 15187.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 496.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 217.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 48709 vertical wires in 3 frboxes and 29079 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 4790 vertical wires in 3 frboxes and 8987 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:03, memory = 315.39 (MB), peak = 343.99 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 315.39 (MB), peak = 343.99 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 449.88 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 666.56 (MB).
    Completing 30% with 1376 violations.
    elapsed time = 00:00:10, memory = 714.69 (MB).
    Completing 40% with 1376 violations.
    elapsed time = 00:00:11, memory = 787.45 (MB).
    Completing 50% with 1376 violations.
    elapsed time = 00:00:18, memory = 849.19 (MB).
    Completing 60% with 2770 violations.
    elapsed time = 00:00:21, memory = 859.00 (MB).
    Completing 70% with 2770 violations.
    elapsed time = 00:00:26, memory = 887.27 (MB).
    Completing 80% with 4257 violations.
    elapsed time = 00:00:36, memory = 888.51 (MB).
    Completing 90% with 4257 violations.
    elapsed time = 00:00:39, memory = 945.07 (MB).
    Completing 100% with 5600 violations.
    elapsed time = 00:00:48, memory = 973.68 (MB).
[INFO DRT-0199]   Number of violations = 6784.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0     12      0      0      0      0
Metal Spacing       87      0   1030    186      0      1
Min Hole             0      0      9      0      0      0
NS Metal             1      0      0      0      0      0
Recheck              2      0    834    338      8      2
Short                0      0   3943    331      0      0
[INFO DRT-0267] cpu time = 00:07:15, elapsed time = 00:00:48, memory = 1264.80 (MB), peak = 1264.80 (MB)
Total wire length = 479466 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 212231 um.
Total wire length on LAYER met2 = 220158 um.
Total wire length on LAYER met3 = 19939 um.
Total wire length on LAYER met4 = 27136 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 86804.
Up-via summary (total 86804):.

------------------------
 FR_MASTERSLICE        0
            li1    42581
           met1    43172
           met2      649
           met3      402
           met4        0
------------------------
                   86804


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6784 violations.
    elapsed time = 00:00:00, memory = 1266.09 (MB).
    Completing 20% with 6784 violations.
    elapsed time = 00:00:05, memory = 1268.12 (MB).
    Completing 30% with 5970 violations.
    elapsed time = 00:00:10, memory = 1261.64 (MB).
    Completing 40% with 5970 violations.
    elapsed time = 00:00:11, memory = 1261.64 (MB).
    Completing 50% with 5970 violations.
    elapsed time = 00:00:17, memory = 1264.21 (MB).
    Completing 60% with 5202 violations.
    elapsed time = 00:00:22, memory = 1272.52 (MB).
    Completing 70% with 5202 violations.
    elapsed time = 00:00:26, memory = 1276.13 (MB).
    Completing 80% with 4630 violations.
    elapsed time = 00:00:32, memory = 1276.57 (MB).
    Completing 90% with 4630 violations.
    elapsed time = 00:00:34, memory = 1285.13 (MB).
    Completing 100% with 3973 violations.
    elapsed time = 00:00:41, memory = 1286.16 (MB).
[INFO DRT-0199]   Number of violations = 3975.
Viol/Layer        mcon   met1   met2   met4
Cut Spacing         12      0      0      0
Metal Spacing        0    670    109      1
Recheck              0      2      0      0
Short                0   2989    192      0
[INFO DRT-0267] cpu time = 00:06:29, elapsed time = 00:00:41, memory = 1292.03 (MB), peak = 1307.41 (MB)
Total wire length = 476738 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 210819 um.
Total wire length on LAYER met2 = 218799 um.
Total wire length on LAYER met3 = 20063 um.
Total wire length on LAYER met4 = 27055 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 86386.
Up-via summary (total 86386):.

------------------------
 FR_MASTERSLICE        0
            li1    42565
           met1    42715
           met2      703
           met3      403
           met4        0
------------------------
                   86386


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3975 violations.
    elapsed time = 00:00:00, memory = 1292.03 (MB).
    Completing 20% with 3975 violations.
    elapsed time = 00:00:05, memory = 1292.28 (MB).
    Completing 30% with 3880 violations.
    elapsed time = 00:00:09, memory = 1294.28 (MB).
    Completing 40% with 3880 violations.
    elapsed time = 00:00:13, memory = 1292.28 (MB).
    Completing 50% with 3880 violations.
    elapsed time = 00:00:22, memory = 1292.48 (MB).
    Completing 60% with 3849 violations.
    elapsed time = 00:00:22, memory = 1292.48 (MB).
    Completing 70% with 3849 violations.
    elapsed time = 00:00:27, memory = 1302.57 (MB).
    Completing 80% with 3758 violations.
    elapsed time = 00:00:33, memory = 1303.60 (MB).
    Completing 90% with 3758 violations.
    elapsed time = 00:00:36, memory = 1303.86 (MB).
    Completing 100% with 3710 violations.
    elapsed time = 00:00:43, memory = 1303.86 (MB).
[INFO DRT-0199]   Number of violations = 3710.
Viol/Layer        mcon   met1   met2
Cut Spacing         18      0      0
Metal Spacing        0    624    108
Short                0   2825    135
[INFO DRT-0267] cpu time = 00:06:27, elapsed time = 00:00:43, memory = 1306.95 (MB), peak = 1321.56 (MB)
Total wire length = 476285 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 210702 um.
Total wire length on LAYER met2 = 218555 um.
Total wire length on LAYER met3 = 19965 um.
Total wire length on LAYER met4 = 27062 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 86256.
Up-via summary (total 86256):.

------------------------
 FR_MASTERSLICE        0
            li1    42565
           met1    42603
           met2      685
           met3      403
           met4        0
------------------------
                   86256


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3710 violations.
    elapsed time = 00:00:00, memory = 1306.95 (MB).
    Completing 20% with 3710 violations.
    elapsed time = 00:00:03, memory = 1322.72 (MB).
    Completing 30% with 2805 violations.
    elapsed time = 00:00:13, memory = 1306.95 (MB).
    Completing 40% with 2805 violations.
    elapsed time = 00:00:13, memory = 1314.74 (MB).
    Completing 50% with 2805 violations.
    elapsed time = 00:00:18, memory = 1321.75 (MB).
    Completing 60% with 1980 violations.
    elapsed time = 00:00:23, memory = 1311.96 (MB).
    Completing 70% with 1980 violations.
    elapsed time = 00:00:26, memory = 1358.57 (MB).
    Completing 80% with 998 violations.
    elapsed time = 00:00:31, memory = 1313.51 (MB).
    Completing 90% with 998 violations.
    elapsed time = 00:00:33, memory = 1313.51 (MB).
    Completing 100% with 380 violations.
    elapsed time = 00:00:41, memory = 1313.51 (MB).
[INFO DRT-0199]   Number of violations = 380.
Viol/Layer        met1    via   met2
Cut Spacing          0      1      0
Metal Spacing       73      0     35
Short              249      0     22
[INFO DRT-0267] cpu time = 00:05:38, elapsed time = 00:00:41, memory = 1313.51 (MB), peak = 1360.57 (MB)
Total wire length = 475944 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 203797 um.
Total wire length on LAYER met2 = 219192 um.
Total wire length on LAYER met3 = 25786 um.
Total wire length on LAYER met4 = 27167 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88320.
Up-via summary (total 88320):.

------------------------
 FR_MASTERSLICE        0
            li1    42565
           met1    43790
           met2     1550
           met3      415
           met4        0
------------------------
                   88320


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 380 violations.
    elapsed time = 00:00:00, memory = 1313.51 (MB).
    Completing 20% with 380 violations.
    elapsed time = 00:00:00, memory = 1313.51 (MB).
    Completing 30% with 281 violations.
    elapsed time = 00:00:02, memory = 1313.51 (MB).
    Completing 40% with 281 violations.
    elapsed time = 00:00:02, memory = 1313.51 (MB).
    Completing 50% with 281 violations.
    elapsed time = 00:00:03, memory = 1313.51 (MB).
    Completing 60% with 152 violations.
    elapsed time = 00:00:04, memory = 1313.51 (MB).
    Completing 70% with 152 violations.
    elapsed time = 00:00:04, memory = 1313.51 (MB).
    Completing 80% with 98 violations.
    elapsed time = 00:00:10, memory = 1313.51 (MB).
    Completing 90% with 98 violations.
    elapsed time = 00:00:10, memory = 1315.51 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:12, memory = 1313.51 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer        met1   met2
Metal Spacing        2      1
Short               13      0
[INFO DRT-0267] cpu time = 00:00:48, elapsed time = 00:00:12, memory = 1313.51 (MB), peak = 1360.57 (MB)
Total wire length = 475813 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 203554 um.
Total wire length on LAYER met2 = 219165 um.
Total wire length on LAYER met3 = 25929 um.
Total wire length on LAYER met4 = 27163 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88328.
Up-via summary (total 88328):.

------------------------
 FR_MASTERSLICE        0
            li1    42565
           met1    43784
           met2     1566
           met3      413
           met4        0
------------------------
                   88328


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 1313.51 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 1313.51 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 1313.51 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 1313.51 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 1313.51 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:02, memory = 1313.51 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:02, memory = 1313.51 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:02, memory = 1313.51 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:02, memory = 1313.51 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 1313.51 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:03, memory = 1313.51 (MB), peak = 1360.57 (MB)
Total wire length = 475815 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 203535 um.
Total wire length on LAYER met2 = 219170 um.
Total wire length on LAYER met3 = 25946 um.
Total wire length on LAYER met4 = 27163 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88330.
Up-via summary (total 88330):.

------------------------
 FR_MASTERSLICE        0
            li1    42565
           met1    43780
           met2     1572
           met3      413
           met4        0
------------------------
                   88330


[INFO DRT-0198] Complete detail routing.
Total wire length = 475815 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 203535 um.
Total wire length on LAYER met2 = 219170 um.
Total wire length on LAYER met3 = 25946 um.
Total wire length on LAYER met4 = 27163 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88330.
Up-via summary (total 88330):.

------------------------
 FR_MASTERSLICE        0
            li1    42565
           met1    43780
           met2     1572
           met3      413
           met4        0
------------------------
                   88330


[INFO DRT-0267] cpu time = 00:26:54, elapsed time = 00:03:11, memory = 1313.51 (MB), peak = 1360.57 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_14-07-54/42-openroad-detailedrouting/highpass.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_14-07-54/42-openroad-detailedrouting/highpass.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_14-07-54/42-openroad-detailedrouting/highpass.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_14-07-54/42-openroad-detailedrouting/highpass.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_14-07-54/42-openroad-detailedrouting/highpass.sdc'…
