{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583758330972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583758330973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 09:52:10 2020 " "Processing started: Mon Mar 09 09:52:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583758330973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583758330973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memoria_ram -c memoria_ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off memoria_ram -c memoria_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583758330973 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583758331579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_ram " "Found entity 1: memoria_ram" {  } { { "memoria.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/memoria.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583758331643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583758331643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoddisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file decoddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodDisplay " "Found entity 1: DecodDisplay" {  } { { "DecodDisplay.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/DecodDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583758331646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583758331646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583758331652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583758331652 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR main.v(4) " "Verilog HDL error at main.v(4): object \"LEDR\" is not declared" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 4 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583758331653 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR main.v(45) " "Verilog HDL error at main.v(45): object \"LEDR\" is not declared" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583758331653 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR main.v(46) " "Verilog HDL error at main.v(46): object \"LEDR\" is not declared" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583758331653 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR main.v(47) " "Verilog HDL error at main.v(47): object \"LEDR\" is not declared" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 47 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583758331653 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR main.v(48) " "Verilog HDL error at main.v(48): object \"LEDR\" is not declared" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583758331654 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR main.v(49) " "Verilog HDL error at main.v(49): object \"LEDR\" is not declared" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583758331654 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR main.v(50) " "Verilog HDL error at main.v(50): object \"LEDR\" is not declared" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583758331654 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR main.v(51) " "Verilog HDL error at main.v(51): object \"LEDR\" is not declared" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 51 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583758331654 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR main.v(52) " "Verilog HDL error at main.v(52): object \"LEDR\" is not declared" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 52 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583758331654 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR main.v(53) " "Verilog HDL error at main.v(53): object \"LEDR\" is not declared" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 53 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583758331654 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR main.v(54) " "Verilog HDL error at main.v(54): object \"LEDR\" is not declared" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583758331654 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR main.v(55) " "Verilog HDL error at main.v(55): object \"LEDR\" is not declared" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583758331654 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR main.v(56) " "Verilog HDL error at main.v(56): object \"LEDR\" is not declared" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583758331654 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR main.v(57) " "Verilog HDL error at main.v(57): object \"LEDR\" is not declared" {  } { { "main.v" "" { Text "C:/Users/Aluno/Documents/Pratica1.1 - Pierre_Eduardo/main.v" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583758331654 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583758331773 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 09 09:52:11 2020 " "Processing ended: Mon Mar 09 09:52:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583758331773 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583758331773 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583758331773 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583758331773 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 1  " "Quartus II Full Compilation was unsuccessful. 16 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583758332447 ""}
