// Seed: 2867180425
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd51
) (
    output wor  id_0,
    input  wire _id_1
);
  logic id_3;
  ;
  assign id_0 = id_1;
  wire [id_1 : ""] id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_4
  );
  logic [id_1 : id_1] id_5;
  ;
  wire id_6;
endmodule
