

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo'
================================================================
* Date:           Tue Nov 11 00:46:02 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.510 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |        1|  8862481|  6.667 ns|  59.086 ms|    1|  8862481|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_979_1  |        0|  8862480|  7 ~ 4103|          -|          -|  0 ~ 2160|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.51>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%counter_loc_0_i = alloca i32 1"   --->   Operation 6 'alloca' 'counter_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sof = alloca i32 1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 7 'alloca' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 8 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_ln1036_loc = alloca i64 1"   --->   Operation 9 'alloca' 'phi_ln1036_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%counter_loc_1_i_loc = alloca i64 1"   --->   Operation 10 'alloca' 'counter_loc_1_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val27, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] ( I:2.43ns O:2.43ns )   --->   "%colorFormat_val27_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %colorFormat_val27"   --->   Operation 12 'read' 'colorFormat_val27_read' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fid_in_val12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] ( I:2.43ns O:2.43ns )   --->   "%fid_in_val12_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %fid_in_val12"   --->   Operation 14 'read' 'fid_in_val12_read' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 5> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %field_id_val11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] ( I:2.43ns O:2.43ns )   --->   "%field_id_val11_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %field_id_val11"   --->   Operation 16 'read' 'field_id_val11_read' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %width_val10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] ( I:2.43ns O:2.43ns )   --->   "%cols = read i13 @_ssdm_op_Read.ap_fifo.i13P0A, i13 %width_val10"   --->   Operation 18 'read' 'cols' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %height_val5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] ( I:2.43ns O:2.43ns )   --->   "%rows = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %height_val5"   --->   Operation 20 'read' 'rows' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %m_axis_video_V_data_V, i4 %m_axis_video_V_keep_V, i4 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_11"   --->   Operation 21 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ovrlayYUV, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_video_V_data_V, i4 %m_axis_video_V_keep_V, i4 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_26, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%fidStored_load = load i1 %fidStored" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:978->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 24 'load' 'fidStored_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln978 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 %fidStored_load" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:978->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 25 'write' 'write_ln978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.67ns)   --->   "%sub_i = add i13 %cols, i13 8191"   --->   Operation 26 'add' 'sub_i' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.07ns)   --->   "%cmp104_i = icmp_eq  i16 %field_id_val11_read, i16 3"   --->   Operation 27 'icmp' 'cmp104_i' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.67ns)   --->   "%cmp20177_i = icmp_eq  i13 %cols, i13 0"   --->   Operation 28 'icmp' 'cmp20177_i' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.07ns)   --->   "%switch_i = icmp_ult  i16 %field_id_val11_read, i16 3"   --->   Operation 29 'icmp' 'switch_i' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %field_id_val11_read, i32 1, i32 15"   --->   Operation 30 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_s, i1 1"   --->   Operation 31 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.07ns)   --->   "%icmp_ln1038 = icmp_ne  i16 %field_id_val11_read, i16 0" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 32 'icmp' 'icmp_ln1038' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.07ns)   --->   "%icmp_ln1038_1 = icmp_ne  i16 %tmp_17, i16 1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 33 'icmp' 'icmp_ln1038_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%counter_load = load i16 %counter" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1005->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 34 'load' 'counter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln978 = store i1 %fidStored_load, i1 %empty" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:978->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 35 'store' 'store_ln978' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln973 = store i1 1, i1 %sof" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 36 'store' 'store_ln973' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln1005 = store i16 %counter_load, i16 %counter_loc_0_i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1005->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 37 'store' 'store_ln1005' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln979 = store i12 0, i12 %i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 38 'store' 'store_ln979' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln979 = br void %VITIS_LOOP_981_2.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 39 'br' 'br_ln979' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.13>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 40 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.54ns)   --->   "%icmp_ln979 = icmp_eq  i12 %i_1, i12 %rows" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 41 'icmp' 'icmp_ln979' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2160, i64 0"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.54ns)   --->   "%i_2 = add i12 %i_1, i12 1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 43 'add' 'i_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln979 = br i1 %icmp_ln979, void %VITIS_LOOP_981_2.split.i, void %MultiPixStream2AXIvideo.exit" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 44 'br' 'br_ln979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%counter_loc_0_i_load = load i16 %counter_loc_0_i"   --->   Operation 45 'load' 'counter_loc_0_i_load' <Predicate = (!icmp_ln979)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sof_load = load i1 %sof"   --->   Operation 46 'load' 'sof_load' <Predicate = (!icmp_ln979)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.58ns)   --->   "%call_ln0 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2, i16 %counter_loc_0_i_load, i1 %sof_load, i13 %cols, i30 %ovrlayYUV, i8 %colorFormat_val27_read, i32 %m_axis_video_V_data_V, i4 %m_axis_video_V_keep_V, i4 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i13 %sub_i, i16 %counter_loc_1_i_loc, i1 %phi_ln1036_loc, i16 %counter"   --->   Operation 47 'call' 'call_ln0' <Predicate = (!icmp_ln979)> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_load = load i1 %empty" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1062->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 48 'load' 'p_load' <Predicate = (icmp_ln979)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln1062 = store i1 %p_load, i1 %fidStored" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1062->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 49 'store' 'store_ln1062' <Predicate = (icmp_ln979)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln399 = ret" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 50 'ret' 'ret_ln399' <Predicate = (icmp_ln979)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln0 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2, i16 %counter_loc_0_i_load, i1 %sof_load, i13 %cols, i30 %ovrlayYUV, i8 %colorFormat_val27_read, i32 %m_axis_video_V_data_V, i4 %m_axis_video_V_keep_V, i4 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i13 %sub_i, i16 %counter_loc_1_i_loc, i1 %phi_ln1036_loc, i16 %counter"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln979 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 52 'specloopname' 'specloopname_ln979' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%counter_loc_1_i_loc_load = load i16 %counter_loc_1_i_loc"   --->   Operation 53 'load' 'counter_loc_1_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%phi_ln1036_loc_load = load i1 %phi_ln1036_loc"   --->   Operation 54 'load' 'phi_ln1036_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln981 = br i1 %cmp20177_i, void %for.cond19.for.inc114_crit_edge.split.i, void %for.inc114.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 55 'br' 'br_ln981' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%and_ln1038 = and i1 %phi_ln1036_loc_load, i1 %icmp_ln1038" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 56 'and' 'and_ln1038' <Predicate = (!cmp20177_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%or_ln1038 = or i1 %and_ln1038, i1 %icmp_ln1038_1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 57 'or' 'or_ln1038' <Predicate = (!cmp20177_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln1051)   --->   "%xor_ln1053 = xor i1 %phi_ln1036_loc_load, i1 1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1053->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 58 'xor' 'xor_ln1053' <Predicate = (!cmp20177_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1051 = select i1 %cmp104_i, i1 %xor_ln1053, i1 %fid_in_val12_read" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1051->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 59 'select' 'select_ln1051' <Predicate = (!cmp20177_i)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1038 = select i1 %switch_i, i1 %or_ln1038, i1 %select_ln1051" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 60 'select' 'select_ln1038' <Predicate = (!cmp20177_i)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln1038 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 %select_ln1038" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 61 'write' 'write_ln1038' <Predicate = (!cmp20177_i)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln1038 = store i1 %select_ln1038, i1 %empty" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 62 'store' 'store_ln1038' <Predicate = (!cmp20177_i)> <Delay = 1.58>
ST_4 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln973 = store i1 0, i1 %sof" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 63 'store' 'store_ln973' <Predicate = (!cmp20177_i)> <Delay = 1.58>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln981 = br void %for.inc114.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 64 'br' 'br_ln981' <Predicate = (!cmp20177_i)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %counter_loc_1_i_loc_load, i16 %counter_loc_0_i"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln979 = store i12 %i_2, i12 %i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 66 'store' 'store_ln979' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln979 = br void %VITIS_LOOP_981_2.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 67 'br' 'br_ln979' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.667ns, clock uncertainty: 1.800ns.

 <State 1>: 4.510ns
The critical path consists of the following:
	fifo read operation ('field_id_val11_read') on port 'field_id_val11' [28]  (2.433 ns)
	'icmp' operation 1 bit ('cmp104_i') [39]  (2.077 ns)

 <State 2>: 3.135ns
The critical path consists of the following:
	'load' operation 12 bit ('i', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399) on local variable 'i', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399 [53]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln979', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399) [54]  (1.547 ns)
	'call' operation 0 bit ('call_ln0') to 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' [62]  (1.588 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 3.574ns
The critical path consists of the following:
	'load' operation 1 bit ('phi_ln1036_loc_load') on local variable 'phi_ln1036_loc' [64]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln1053', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1053->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399) [69]  (0.000 ns)
	'select' operation 1 bit ('select_ln1051', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1051->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399) [70]  (0.993 ns)
	'select' operation 1 bit ('select_ln1038', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399) [71]  (0.993 ns)
	'store' operation 0 bit ('store_ln1038', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399) of variable 'select_ln1038', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399 on local variable 'empty' [73]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
