Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 16:35:40 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.079        0.000                      0                 2527        0.042        0.000                      0                 2527        3.225        0.000                       0                   899  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.079        0.000                      0                 2527        0.042        0.000                      0                 2527        3.225        0.000                       0                   899  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.511ns (31.446%)  route 3.294ns (68.554%))
  Logic Levels:           12  (CARRY8=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.035     0.035    fsm6/clk
    SLICE_X41Y118        FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.153     0.285    fsm6/fsm6_out[2]
    SLICE_X41Y118        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.478 f  fsm6/out[31]_i_5__0/O
                         net (fo=10, routed)          0.180     0.658    fsm6/out_reg[0]_1
    SLICE_X41Y117        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.794 f  fsm6/y_int0_write_en_INST_0_i_3/O
                         net (fo=17, routed)          0.179     0.973    fsm5/out_reg[0]_17
    SLICE_X41Y119        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.152 f  fsm5/r_int0_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.134     1.286    fsm1/out_reg[0]_6
    SLICE_X40Y120        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     1.324 r  fsm1/out[1]_i_3/O
                         net (fo=13, routed)          0.294     1.618    fsm0/out_reg[0]_3
    SLICE_X39Y116        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     1.718 r  fsm0/out_carry_i_17/O
                         net (fo=62, routed)          0.409     2.127    fsm3/out_reg[31]_2
    SLICE_X38Y99         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147     2.274 r  fsm3/out_carry_i_8__0/O
                         net (fo=1, routed)           0.320     2.594    add0/add0_left[0]
    SLICE_X39Y100        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.764 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.792    add0/out_carry_n_1
    SLICE_X39Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     2.945 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.377     3.322    add0/add0_out[15]
    SLICE_X42Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.439 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.312     3.751    add0/out[31]_i_9__0_n_1
    SLICE_X43Y101        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     3.791 r  add0/out[31]_i_5__1/O
                         net (fo=1, routed)           0.112     3.903    add0/out[31]_i_5__1_n_1
    SLICE_X43Y101        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     3.944 r  add0/out[31]_i_3__1/O
                         net (fo=3, routed)           0.430     4.374    div_pipe0/out_reg[0]_1
    SLICE_X44Y111        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     4.474 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.366     4.840    div_pipe0/out[31]_i_1_n_1
    SLICE_X43Y113        FDRE                                         r  div_pipe0/out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X43Y113        FDRE                                         r  div_pipe0/out_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y113        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.511ns (31.446%)  route 3.294ns (68.554%))
  Logic Levels:           12  (CARRY8=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.035     0.035    fsm6/clk
    SLICE_X41Y118        FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.153     0.285    fsm6/fsm6_out[2]
    SLICE_X41Y118        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.478 f  fsm6/out[31]_i_5__0/O
                         net (fo=10, routed)          0.180     0.658    fsm6/out_reg[0]_1
    SLICE_X41Y117        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.794 f  fsm6/y_int0_write_en_INST_0_i_3/O
                         net (fo=17, routed)          0.179     0.973    fsm5/out_reg[0]_17
    SLICE_X41Y119        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.152 f  fsm5/r_int0_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.134     1.286    fsm1/out_reg[0]_6
    SLICE_X40Y120        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     1.324 r  fsm1/out[1]_i_3/O
                         net (fo=13, routed)          0.294     1.618    fsm0/out_reg[0]_3
    SLICE_X39Y116        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     1.718 r  fsm0/out_carry_i_17/O
                         net (fo=62, routed)          0.409     2.127    fsm3/out_reg[31]_2
    SLICE_X38Y99         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147     2.274 r  fsm3/out_carry_i_8__0/O
                         net (fo=1, routed)           0.320     2.594    add0/add0_left[0]
    SLICE_X39Y100        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.764 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.792    add0/out_carry_n_1
    SLICE_X39Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     2.945 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.377     3.322    add0/add0_out[15]
    SLICE_X42Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.439 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.312     3.751    add0/out[31]_i_9__0_n_1
    SLICE_X43Y101        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     3.791 r  add0/out[31]_i_5__1/O
                         net (fo=1, routed)           0.112     3.903    add0/out[31]_i_5__1_n_1
    SLICE_X43Y101        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     3.944 r  add0/out[31]_i_3__1/O
                         net (fo=3, routed)           0.430     4.374    div_pipe0/out_reg[0]_1
    SLICE_X44Y111        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     4.474 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.366     4.840    div_pipe0/out[31]_i_1_n_1
    SLICE_X43Y113        FDRE                                         r  div_pipe0/out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X43Y113        FDRE                                         r  div_pipe0/out_reg[27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y113        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.511ns (31.446%)  route 3.294ns (68.554%))
  Logic Levels:           12  (CARRY8=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.035     0.035    fsm6/clk
    SLICE_X41Y118        FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.153     0.285    fsm6/fsm6_out[2]
    SLICE_X41Y118        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.478 f  fsm6/out[31]_i_5__0/O
                         net (fo=10, routed)          0.180     0.658    fsm6/out_reg[0]_1
    SLICE_X41Y117        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.794 f  fsm6/y_int0_write_en_INST_0_i_3/O
                         net (fo=17, routed)          0.179     0.973    fsm5/out_reg[0]_17
    SLICE_X41Y119        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.152 f  fsm5/r_int0_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.134     1.286    fsm1/out_reg[0]_6
    SLICE_X40Y120        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     1.324 r  fsm1/out[1]_i_3/O
                         net (fo=13, routed)          0.294     1.618    fsm0/out_reg[0]_3
    SLICE_X39Y116        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     1.718 r  fsm0/out_carry_i_17/O
                         net (fo=62, routed)          0.409     2.127    fsm3/out_reg[31]_2
    SLICE_X38Y99         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147     2.274 r  fsm3/out_carry_i_8__0/O
                         net (fo=1, routed)           0.320     2.594    add0/add0_left[0]
    SLICE_X39Y100        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.764 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.792    add0/out_carry_n_1
    SLICE_X39Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     2.945 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.377     3.322    add0/add0_out[15]
    SLICE_X42Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.439 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.312     3.751    add0/out[31]_i_9__0_n_1
    SLICE_X43Y101        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     3.791 r  add0/out[31]_i_5__1/O
                         net (fo=1, routed)           0.112     3.903    add0/out[31]_i_5__1_n_1
    SLICE_X43Y101        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     3.944 r  add0/out[31]_i_3__1/O
                         net (fo=3, routed)           0.430     4.374    div_pipe0/out_reg[0]_1
    SLICE_X44Y111        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     4.474 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.366     4.840    div_pipe0/out[31]_i_1_n_1
    SLICE_X43Y113        FDRE                                         r  div_pipe0/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X43Y113        FDRE                                         r  div_pipe0/out_reg[7]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y113        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[7]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.511ns (31.479%)  route 3.289ns (68.521%))
  Logic Levels:           12  (CARRY8=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.035     0.035    fsm6/clk
    SLICE_X41Y118        FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.153     0.285    fsm6/fsm6_out[2]
    SLICE_X41Y118        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.478 f  fsm6/out[31]_i_5__0/O
                         net (fo=10, routed)          0.180     0.658    fsm6/out_reg[0]_1
    SLICE_X41Y117        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.794 f  fsm6/y_int0_write_en_INST_0_i_3/O
                         net (fo=17, routed)          0.179     0.973    fsm5/out_reg[0]_17
    SLICE_X41Y119        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.152 f  fsm5/r_int0_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.134     1.286    fsm1/out_reg[0]_6
    SLICE_X40Y120        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     1.324 r  fsm1/out[1]_i_3/O
                         net (fo=13, routed)          0.294     1.618    fsm0/out_reg[0]_3
    SLICE_X39Y116        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     1.718 r  fsm0/out_carry_i_17/O
                         net (fo=62, routed)          0.409     2.127    fsm3/out_reg[31]_2
    SLICE_X38Y99         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147     2.274 r  fsm3/out_carry_i_8__0/O
                         net (fo=1, routed)           0.320     2.594    add0/add0_left[0]
    SLICE_X39Y100        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.764 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.792    add0/out_carry_n_1
    SLICE_X39Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     2.945 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.377     3.322    add0/add0_out[15]
    SLICE_X42Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.439 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.312     3.751    add0/out[31]_i_9__0_n_1
    SLICE_X43Y101        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     3.791 r  add0/out[31]_i_5__1/O
                         net (fo=1, routed)           0.112     3.903    add0/out[31]_i_5__1_n_1
    SLICE_X43Y101        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     3.944 r  add0/out[31]_i_3__1/O
                         net (fo=3, routed)           0.430     4.374    div_pipe0/out_reg[0]_1
    SLICE_X44Y111        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     4.474 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.361     4.835    div_pipe0/out[31]_i_1_n_1
    SLICE_X43Y112        FDRE                                         r  div_pipe0/out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X43Y112        FDRE                                         r  div_pipe0/out_reg[17]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y112        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.511ns (31.479%)  route 3.289ns (68.521%))
  Logic Levels:           12  (CARRY8=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.035     0.035    fsm6/clk
    SLICE_X41Y118        FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.153     0.285    fsm6/fsm6_out[2]
    SLICE_X41Y118        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.478 f  fsm6/out[31]_i_5__0/O
                         net (fo=10, routed)          0.180     0.658    fsm6/out_reg[0]_1
    SLICE_X41Y117        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.794 f  fsm6/y_int0_write_en_INST_0_i_3/O
                         net (fo=17, routed)          0.179     0.973    fsm5/out_reg[0]_17
    SLICE_X41Y119        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.152 f  fsm5/r_int0_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.134     1.286    fsm1/out_reg[0]_6
    SLICE_X40Y120        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     1.324 r  fsm1/out[1]_i_3/O
                         net (fo=13, routed)          0.294     1.618    fsm0/out_reg[0]_3
    SLICE_X39Y116        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     1.718 r  fsm0/out_carry_i_17/O
                         net (fo=62, routed)          0.409     2.127    fsm3/out_reg[31]_2
    SLICE_X38Y99         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147     2.274 r  fsm3/out_carry_i_8__0/O
                         net (fo=1, routed)           0.320     2.594    add0/add0_left[0]
    SLICE_X39Y100        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.764 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.792    add0/out_carry_n_1
    SLICE_X39Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     2.945 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.377     3.322    add0/add0_out[15]
    SLICE_X42Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.439 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.312     3.751    add0/out[31]_i_9__0_n_1
    SLICE_X43Y101        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     3.791 r  add0/out[31]_i_5__1/O
                         net (fo=1, routed)           0.112     3.903    add0/out[31]_i_5__1_n_1
    SLICE_X43Y101        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     3.944 r  add0/out[31]_i_3__1/O
                         net (fo=3, routed)           0.430     4.374    div_pipe0/out_reg[0]_1
    SLICE_X44Y111        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     4.474 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.361     4.835    div_pipe0/out[31]_i_1_n_1
    SLICE_X43Y112        FDRE                                         r  div_pipe0/out_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X43Y112        FDRE                                         r  div_pipe0/out_reg[19]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y112        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[19]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.511ns (31.479%)  route 3.289ns (68.521%))
  Logic Levels:           12  (CARRY8=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.035     0.035    fsm6/clk
    SLICE_X41Y118        FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.153     0.285    fsm6/fsm6_out[2]
    SLICE_X41Y118        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.478 f  fsm6/out[31]_i_5__0/O
                         net (fo=10, routed)          0.180     0.658    fsm6/out_reg[0]_1
    SLICE_X41Y117        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.794 f  fsm6/y_int0_write_en_INST_0_i_3/O
                         net (fo=17, routed)          0.179     0.973    fsm5/out_reg[0]_17
    SLICE_X41Y119        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.152 f  fsm5/r_int0_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.134     1.286    fsm1/out_reg[0]_6
    SLICE_X40Y120        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     1.324 r  fsm1/out[1]_i_3/O
                         net (fo=13, routed)          0.294     1.618    fsm0/out_reg[0]_3
    SLICE_X39Y116        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     1.718 r  fsm0/out_carry_i_17/O
                         net (fo=62, routed)          0.409     2.127    fsm3/out_reg[31]_2
    SLICE_X38Y99         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147     2.274 r  fsm3/out_carry_i_8__0/O
                         net (fo=1, routed)           0.320     2.594    add0/add0_left[0]
    SLICE_X39Y100        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.764 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.792    add0/out_carry_n_1
    SLICE_X39Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     2.945 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.377     3.322    add0/add0_out[15]
    SLICE_X42Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.439 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.312     3.751    add0/out[31]_i_9__0_n_1
    SLICE_X43Y101        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     3.791 r  add0/out[31]_i_5__1/O
                         net (fo=1, routed)           0.112     3.903    add0/out[31]_i_5__1_n_1
    SLICE_X43Y101        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     3.944 r  add0/out[31]_i_3__1/O
                         net (fo=3, routed)           0.430     4.374    div_pipe0/out_reg[0]_1
    SLICE_X44Y111        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     4.474 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.361     4.835    div_pipe0/out[31]_i_1_n_1
    SLICE_X43Y112        FDRE                                         r  div_pipe0/out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X43Y112        FDRE                                         r  div_pipe0/out_reg[20]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y112        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.511ns (31.479%)  route 3.289ns (68.521%))
  Logic Levels:           12  (CARRY8=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.035     0.035    fsm6/clk
    SLICE_X41Y118        FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.153     0.285    fsm6/fsm6_out[2]
    SLICE_X41Y118        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.478 f  fsm6/out[31]_i_5__0/O
                         net (fo=10, routed)          0.180     0.658    fsm6/out_reg[0]_1
    SLICE_X41Y117        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.794 f  fsm6/y_int0_write_en_INST_0_i_3/O
                         net (fo=17, routed)          0.179     0.973    fsm5/out_reg[0]_17
    SLICE_X41Y119        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.152 f  fsm5/r_int0_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.134     1.286    fsm1/out_reg[0]_6
    SLICE_X40Y120        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     1.324 r  fsm1/out[1]_i_3/O
                         net (fo=13, routed)          0.294     1.618    fsm0/out_reg[0]_3
    SLICE_X39Y116        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     1.718 r  fsm0/out_carry_i_17/O
                         net (fo=62, routed)          0.409     2.127    fsm3/out_reg[31]_2
    SLICE_X38Y99         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147     2.274 r  fsm3/out_carry_i_8__0/O
                         net (fo=1, routed)           0.320     2.594    add0/add0_left[0]
    SLICE_X39Y100        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.764 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.792    add0/out_carry_n_1
    SLICE_X39Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     2.945 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.377     3.322    add0/add0_out[15]
    SLICE_X42Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.439 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.312     3.751    add0/out[31]_i_9__0_n_1
    SLICE_X43Y101        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     3.791 r  add0/out[31]_i_5__1/O
                         net (fo=1, routed)           0.112     3.903    add0/out[31]_i_5__1_n_1
    SLICE_X43Y101        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     3.944 r  add0/out[31]_i_3__1/O
                         net (fo=3, routed)           0.430     4.374    div_pipe0/out_reg[0]_1
    SLICE_X44Y111        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     4.474 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.361     4.835    div_pipe0/out[31]_i_1_n_1
    SLICE_X43Y112        FDRE                                         r  div_pipe0/out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X43Y112        FDRE                                         r  div_pipe0/out_reg[28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y112        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.511ns (31.479%)  route 3.289ns (68.521%))
  Logic Levels:           12  (CARRY8=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.035     0.035    fsm6/clk
    SLICE_X41Y118        FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.153     0.285    fsm6/fsm6_out[2]
    SLICE_X41Y118        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.478 f  fsm6/out[31]_i_5__0/O
                         net (fo=10, routed)          0.180     0.658    fsm6/out_reg[0]_1
    SLICE_X41Y117        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.794 f  fsm6/y_int0_write_en_INST_0_i_3/O
                         net (fo=17, routed)          0.179     0.973    fsm5/out_reg[0]_17
    SLICE_X41Y119        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.152 f  fsm5/r_int0_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.134     1.286    fsm1/out_reg[0]_6
    SLICE_X40Y120        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     1.324 r  fsm1/out[1]_i_3/O
                         net (fo=13, routed)          0.294     1.618    fsm0/out_reg[0]_3
    SLICE_X39Y116        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     1.718 r  fsm0/out_carry_i_17/O
                         net (fo=62, routed)          0.409     2.127    fsm3/out_reg[31]_2
    SLICE_X38Y99         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147     2.274 r  fsm3/out_carry_i_8__0/O
                         net (fo=1, routed)           0.320     2.594    add0/add0_left[0]
    SLICE_X39Y100        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.764 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.792    add0/out_carry_n_1
    SLICE_X39Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     2.945 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.377     3.322    add0/add0_out[15]
    SLICE_X42Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.439 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.312     3.751    add0/out[31]_i_9__0_n_1
    SLICE_X43Y101        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     3.791 r  add0/out[31]_i_5__1/O
                         net (fo=1, routed)           0.112     3.903    add0/out[31]_i_5__1_n_1
    SLICE_X43Y101        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     3.944 r  add0/out[31]_i_3__1/O
                         net (fo=3, routed)           0.430     4.374    div_pipe0/out_reg[0]_1
    SLICE_X44Y111        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     4.474 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.361     4.835    div_pipe0/out[31]_i_1_n_1
    SLICE_X43Y112        FDRE                                         r  div_pipe0/out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X43Y112        FDRE                                         r  div_pipe0/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y112        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.511ns (31.479%)  route 3.289ns (68.521%))
  Logic Levels:           12  (CARRY8=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.035     0.035    fsm6/clk
    SLICE_X41Y118        FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.153     0.285    fsm6/fsm6_out[2]
    SLICE_X41Y118        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.478 f  fsm6/out[31]_i_5__0/O
                         net (fo=10, routed)          0.180     0.658    fsm6/out_reg[0]_1
    SLICE_X41Y117        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.794 f  fsm6/y_int0_write_en_INST_0_i_3/O
                         net (fo=17, routed)          0.179     0.973    fsm5/out_reg[0]_17
    SLICE_X41Y119        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.152 f  fsm5/r_int0_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.134     1.286    fsm1/out_reg[0]_6
    SLICE_X40Y120        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     1.324 r  fsm1/out[1]_i_3/O
                         net (fo=13, routed)          0.294     1.618    fsm0/out_reg[0]_3
    SLICE_X39Y116        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     1.718 r  fsm0/out_carry_i_17/O
                         net (fo=62, routed)          0.409     2.127    fsm3/out_reg[31]_2
    SLICE_X38Y99         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147     2.274 r  fsm3/out_carry_i_8__0/O
                         net (fo=1, routed)           0.320     2.594    add0/add0_left[0]
    SLICE_X39Y100        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.764 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.792    add0/out_carry_n_1
    SLICE_X39Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     2.945 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.377     3.322    add0/add0_out[15]
    SLICE_X42Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.439 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.312     3.751    add0/out[31]_i_9__0_n_1
    SLICE_X43Y101        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     3.791 r  add0/out[31]_i_5__1/O
                         net (fo=1, routed)           0.112     3.903    add0/out[31]_i_5__1_n_1
    SLICE_X43Y101        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     3.944 r  add0/out[31]_i_3__1/O
                         net (fo=3, routed)           0.430     4.374    div_pipe0/out_reg[0]_1
    SLICE_X44Y111        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     4.474 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.361     4.835    div_pipe0/out[31]_i_1_n_1
    SLICE_X43Y112        FDRE                                         r  div_pipe0/out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X43Y112        FDRE                                         r  div_pipe0/out_reg[31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y112        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.511ns (31.545%)  route 3.279ns (68.455%))
  Logic Levels:           12  (CARRY8=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.035     0.035    fsm6/clk
    SLICE_X41Y118        FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.153     0.285    fsm6/fsm6_out[2]
    SLICE_X41Y118        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.478 f  fsm6/out[31]_i_5__0/O
                         net (fo=10, routed)          0.180     0.658    fsm6/out_reg[0]_1
    SLICE_X41Y117        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.794 f  fsm6/y_int0_write_en_INST_0_i_3/O
                         net (fo=17, routed)          0.179     0.973    fsm5/out_reg[0]_17
    SLICE_X41Y119        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.152 f  fsm5/r_int0_addr0[3]_INST_0_i_8/O
                         net (fo=11, routed)          0.134     1.286    fsm1/out_reg[0]_6
    SLICE_X40Y120        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     1.324 r  fsm1/out[1]_i_3/O
                         net (fo=13, routed)          0.294     1.618    fsm0/out_reg[0]_3
    SLICE_X39Y116        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     1.718 r  fsm0/out_carry_i_17/O
                         net (fo=62, routed)          0.409     2.127    fsm3/out_reg[31]_2
    SLICE_X38Y99         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147     2.274 r  fsm3/out_carry_i_8__0/O
                         net (fo=1, routed)           0.320     2.594    add0/add0_left[0]
    SLICE_X39Y100        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.764 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     2.792    add0/out_carry_n_1
    SLICE_X39Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     2.945 f  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.377     3.322    add0/add0_out[15]
    SLICE_X42Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.439 r  add0/out[31]_i_9__0/O
                         net (fo=1, routed)           0.312     3.751    add0/out[31]_i_9__0_n_1
    SLICE_X43Y101        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     3.791 r  add0/out[31]_i_5__1/O
                         net (fo=1, routed)           0.112     3.903    add0/out[31]_i_5__1_n_1
    SLICE_X43Y101        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     3.944 r  add0/out[31]_i_3__1/O
                         net (fo=3, routed)           0.430     4.374    div_pipe0/out_reg[0]_1
    SLICE_X44Y111        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     4.474 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.351     4.825    div_pipe0/out[31]_i_1_n_1
    SLICE_X44Y113        FDRE                                         r  div_pipe0/out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.025     7.025    div_pipe0/clk
    SLICE_X44Y113        FDRE                                         r  div_pipe0/out_reg[22]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X44Y113        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     6.918    div_pipe0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                  2.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X44Y113        FDRE                                         r  div_pipe0/quotient_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[23]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[23]
    SLICE_X44Y113        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[23]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[23]_i_1_n_1
    SLICE_X44Y113        FDRE                                         r  div_pipe0/quotient_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X44Y113        FDRE                                         r  div_pipe0/quotient_reg[23]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y113        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X44Y110        FDRE                                         r  div_pipe0/quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[5]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[5]
    SLICE_X44Y110        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[5]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[5]_i_1_n_1
    SLICE_X44Y110        FDRE                                         r  div_pipe0/quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X44Y110        FDRE                                         r  div_pipe0/quotient_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y110        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.012     0.012    mult_pipe0/clk
    SLICE_X41Y112        FDRE                                         r  mult_pipe0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[7]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read0_0/Q[7]
    SLICE_X41Y110        FDRE                                         r  bin_read0_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X41Y110        FDRE                                         r  bin_read0_0/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y110        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X44Y110        FDRE                                         r  div_pipe0/quotient_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y110        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[11]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[11]
    SLICE_X44Y110        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[11]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[11]_i_1_n_1
    SLICE_X44Y110        FDRE                                         r  div_pipe0/quotient_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X44Y110        FDRE                                         r  div_pipe0/quotient_reg[11]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y110        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X44Y111        FDRE                                         r  div_pipe0/quotient_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[12]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[12]
    SLICE_X44Y111        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[12]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[12]_i_1_n_1
    SLICE_X44Y111        FDRE                                         r  div_pipe0/quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X44Y111        FDRE                                         r  div_pipe0/quotient_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y111        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X44Y112        FDRE                                         r  div_pipe0/quotient_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[25]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[25]
    SLICE_X44Y112        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[25]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[25]_i_1_n_1
    SLICE_X44Y112        FDRE                                         r  div_pipe0/quotient_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X44Y112        FDRE                                         r  div_pipe0/quotient_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y112        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X44Y113        FDRE                                         r  div_pipe0/quotient_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[7]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[7]
    SLICE_X44Y113        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[7]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[7]_i_1_n_1
    SLICE_X44Y113        FDRE                                         r  div_pipe0/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X44Y113        FDRE                                         r  div_pipe0/quotient_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y113        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.825%)  route 0.038ns (39.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.013     0.013    i_0/clk
    SLICE_X38Y119        FDRE                                         r  i_0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 f  i_0/out_reg[0]/Q
                         net (fo=12, routed)          0.032     0.084    fsm5/i_0_out[0]
    SLICE_X38Y119        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.104 r  fsm5/out[0]_i_1__8/O
                         net (fo=1, routed)           0.006     0.110    k0/D[0]
    SLICE_X38Y119        FDRE                                         r  k0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.019     0.019    k0/clk
    SLICE_X38Y119        FDRE                                         r  k0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y119        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    k0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.012     0.012    mult_pipe0/clk
    SLICE_X41Y110        FDRE                                         r  mult_pipe0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[6]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read0_0/Q[6]
    SLICE_X41Y110        FDRE                                         r  bin_read0_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X41Y110        FDRE                                         r  bin_read0_0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y110        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read0_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X44Y110        FDRE                                         r  div_pipe0/quotient_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[21]/Q
                         net (fo=2, routed)           0.028     0.079    div_pipe0/quotient[21]
    SLICE_X44Y110        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  div_pipe0/quotient[21]_i_1/O
                         net (fo=1, routed)           0.017     0.110    div_pipe0/quotient[21]_i_1_n_1
    SLICE_X44Y110        FDRE                                         r  div_pipe0/quotient_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X44Y110        FDRE                                         r  div_pipe0/quotient_reg[21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y110        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y45  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y47  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y42  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y44  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y48  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y50  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y42  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y44  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X42Y115  alpha_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X42Y110  alpha_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y115  alpha_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y110  alpha_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y111  alpha_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y111  alpha_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y111  alpha_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y111  alpha_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y111  alpha_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y111  alpha_0/out_reg[15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y112  alpha_0/out_reg[16]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y112  alpha_0/out_reg[17]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y115  alpha_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y115  alpha_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y110  alpha_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y110  alpha_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y111  alpha_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y111  alpha_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y111  alpha_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y111  alpha_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y111  alpha_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y111  alpha_0/out_reg[12]/C



