============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 22 2019  08:07:52 pm
  Module:                 cas
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           3    7.039    gscl45nm 
AOI22X1          2    6.570    gscl45nm 
BUFX2            5   11.732    gscl45nm 
FAX1             1    8.917    gscl45nm 
INVX1           33   46.461    gscl45nm 
MUX2X1          19   71.334    gscl45nm 
NAND2X1          3    5.632    gscl45nm 
OAI21X1         10   28.158    gscl45nm 
OR2X1            4    9.386    gscl45nm 
----------------------------------------
total           80  195.229             


                                  
  Type   Instances   Area  Area % 
----------------------------------
inverter        33  46.461   23.8 
buffer           5  11.732    6.0 
logic           42 137.036   70.2 
----------------------------------
total           80 195.229  100.0 

