Running: xsim.dir/uart_tb_time_synth/xsimk.exe -simmode gui -wdb uart_tb_time_synth.wdb -simrunnum 0 -socket 7133
Design successfully loaded
Design Loading Memory Usage: 8972 KB (Peak: 8972 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 10624 KB (Peak: 10624 KB)
Simulation CPU Usage: 718 ms
