Information: Updating design information... (UID-85)
Warning: Design 'PIM_ALU_SYN_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Fri Jul 10 06:45:09 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1p08v_125c   Library: scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U9448/Y (OAI21X8MTR)                                   0.087      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.212 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.281 f
  U9873/Y (MXI2X8MTR)                                    0.075      1.356 r
  U9666/Y (OAI22X2MTR)                                   0.056      1.412 f
  U0_BANK_TOP/vACC_2_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U11844/Y (OAI21X8MTR)                                  0.088      0.963 r
  U11100/Y (XNOR2X2MTR)                                  0.083      1.046 r
  U13007/Y (AO2B2X4MTR)                                  0.155      1.201 r
  U13011/Y (NOR2X8MTR)                                   0.033      1.234 f
  U1457/Y (CLKNAND2X4MTR)                                0.030      1.264 r
  U13279/Y (CLKNAND2X2MTR)                               0.042      1.305 f
  U15912/Y (OAI21X2MTR)                                  0.034      1.339 r
  U0_BANK_TOP/vACC_2_reg_5__8_/D (DFFRQX4MTR)            0.000      1.339 r
  data arrival time                                                 1.339

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.339
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U5863/Y (BUFX8MTR)                                     0.075      1.084 f
  U6387/Y (OAI211X2MTR)                                  0.095      1.179 r
  U8033/Y (INVX2MTR)                                     0.051      1.231 f
  U4826/Y (NOR2X3MTR)                                    0.086      1.317 r
  U2678/Y (OAI22X1MTR)                                   0.077      1.394 f
  U0_BANK_TOP/vACC_0_reg_5__9_/D (DFFRHQX2MTR)           0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U1221/Y (CLKNAND2X4MTR)                                0.040      0.464 f
  U16097/Y (OAI2BB1X4MTR)                                0.040      0.504 r
  U10257/Y (INVX4MTR)                                    0.026      0.529 f
  U2499/Y (NAND3X4MTR)                                   0.031      0.561 r
  U2199/Y (INVX1MTR)                                     0.049      0.610 f
  U8932/Y (NOR2X4MTR)                                    0.070      0.679 r
  U584/Y (NOR2X2MTR)                                     0.055      0.734 f
  U12084/Y (NOR2X3MTR)                                   0.067      0.801 r
  U461/Y (NAND2X2MTR)                                    0.063      0.863 f
  U7258/Y (NOR2X2MTR)                                    0.084      0.948 r
  U2290/Y (CLKNAND2X4MTR)                                0.058      1.006 f
  U2792/Y (NAND2X6MTR)                                   0.065      1.071 r
  U10216/Y (NAND2X8MTR)                                  0.051      1.122 f
  U9363/Y (INVX8MTR)                                     0.057      1.178 r
  U1312/Y (NAND2X4MTR)                                   0.053      1.231 f
  U9919/Y (NOR2X4MTR)                                    0.063      1.295 r
  U8716/Y (NOR2X4MTR)                                    0.037      1.331 f
  U2613/Y (CLKNAND2X2MTR)                                0.034      1.365 r
  U8500/Y (OAI2BB1X1MTR)                                 0.051      1.416 f
  U0_BANK_TOP/vACC_3_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.416 f
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U10202/Y (AOI21X2MTR)                                  0.097      1.039 r
  U225/Y (XOR2X1MTR)                                     0.093      1.132 r
  U5421/Y (NAND2X3MTR)                                   0.063      1.195 f
  U13190/Y (NAND3X4MTR)                                  0.064      1.259 r
  U1828/Y (MXI2X6MTR)                                    0.063      1.322 f
  U10363/Y (OAI22X2MTR)                                  0.063      1.385 r
  U0_BANK_TOP/vACC_0_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U1488/Y (CLKNAND2X12MTR)                               0.054      0.267 r
  U4748/Y (INVX8MTR)                                     0.039      0.305 f
  U7110/Y (INVX4MTR)                                     0.041      0.346 r
  U13637/Y (NAND2X2MTR)                                  0.057      0.403 f
  U1098/Y (NOR2X3MTR)                                    0.085      0.487 r
  U987/Y (OAI21X4MTR)                                    0.070      0.557 f
  U986/Y (AOI21X4MTR)                                    0.099      0.656 r
  U13081/Y (XOR2X2MTR)                                   0.107      0.763 r
  U3437/Y (NAND2BX2MTR)                                  0.079      0.842 f
  U9501/Y (INVX3MTR)                                     0.057      0.899 r
  U2502/Y (XNOR2X2MTR)                                   0.081      0.980 r
  U1445/Y (INVX1MTR)                                     0.064      1.044 f
  U17105/Y (MXI2X2MTR)                                   0.093      1.137 r
  U16226/Y (CLKNAND2X2MTR)                               0.064      1.201 f
  U11621/Y (NAND3BX4MTR)                                 0.101      1.302 f
  U94/Y (NOR2X2MTR)                                      0.082      1.383 r
  U16616/Y (NOR2X2MTR)                                   0.038      1.422 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.422 f
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.094      1.421
  data required time                                                1.421
  --------------------------------------------------------------------------
  data required time                                                1.421
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.113      0.113 f
  U10170/Y (BUFX8MTR)                                    0.078      0.191 f
  U7645/Y (CLKNAND2X8MTR)                                0.039      0.230 r
  U11248/Y (INVX2MTR)                                    0.033      0.262 f
  U3527/Y (CLKNAND2X2MTR)                                0.033      0.295 r
  U2068/Y (OAI21X2MTR)                                   0.041      0.336 f
  U2067/Y (AO21X2MTR)                                    0.118      0.454 f
  U16610/Y (NAND4BX4MTR)                                 0.138      0.592 f
  U9319/Y (INVX4MTR)                                     0.057      0.649 r
  U2486/Y (INVX3MTR)                                     0.035      0.684 f
  U3218/Y (NAND2X6MTR)                                   0.043      0.728 r
  U9814/Y (INVX2MTR)                                     0.035      0.762 f
  U425/Y (AOI21X4MTR)                                    0.075      0.837 r
  U8774/Y (OAI21X8MTR)                                   0.068      0.905 f
  U8757/Y (NAND2X6MTR)                                   0.047      0.953 r
  U9473/Y (NAND2X8MTR)                                   0.046      0.998 f
  U9472/Y (OAI2BB1X4MTR)                                 0.090      1.088 f
  U1885/Y (XOR2X8MTR)                                    0.078      1.166 f
  U9293/Y (OAI211X8MTR)                                  0.096      1.262 r
  U2165/Y (INVX2MTR)                                     0.062      1.325 f
  U17608/Y (OAI22X2MTR)                                  0.061      1.385 r
  U0_BANK_TOP/vACC_0_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U9933/Y (NAND2X8MTR)                                   0.061      0.967 f
  U2575/Y (AOI21X4MTR)                                   0.079      1.046 r
  U2574/Y (XNOR2X2MTR)                                   0.084      1.130 r
  U9743/Y (OAI22X4MTR)                                   0.072      1.202 f
  U13234/Y (NOR2X1MTR)                                   0.119      1.321 r
  U8626/Y (OAI22X1MTR)                                   0.087      1.408 f
  U0_BANK_TOP/vACC_3_reg_4__12_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U9933/Y (NAND2X8MTR)                                   0.061      0.967 f
  U2575/Y (AOI21X4MTR)                                   0.079      1.046 r
  U2574/Y (XNOR2X2MTR)                                   0.084      1.130 r
  U9743/Y (OAI22X4MTR)                                   0.072      1.202 f
  U13234/Y (NOR2X1MTR)                                   0.119      1.321 r
  U8627/Y (OAI22X1MTR)                                   0.087      1.408 f
  U0_BANK_TOP/vACC_0_reg_4__12_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1868/Y (INVX8MTR)                                     0.049      0.356 r
  U12717/Y (INVX16MTR)                                   0.038      0.394 f
  U1520/Y (INVX14MTR)                                    0.038      0.431 r
  U12591/Y (CLKNAND2X16MTR)                              0.047      0.479 f
  U13307/Y (NOR2X4MTR)                                   0.090      0.568 r
  U1586/Y (NAND2X3MTR)                                   0.049      0.617 f
  U1585/Y (CLKNAND2X2MTR)                                0.052      0.669 r
  U2407/Y (XNOR2X2MTR)                                   0.128      0.798 r
  U11175/Y (XNOR2X8MTR)                                  0.123      0.920 r
  U4924/Y (XOR2X8MTR)                                    0.085      1.005 f
  U2080/Y (NOR2X8MTR)                                    0.071      1.076 r
  U9526/Y (OAI21X6MTR)                                   0.058      1.134 f
  U9391/Y (AOI21X8MTR)                                   0.083      1.217 r
  U13236/Y (OAI21BX4MTR)                                 0.061      1.278 f
  U2596/Y (XNOR2X2MTR)                                   0.065      1.343 f
  U11507/Y (NOR2X1MTR)                                   0.054      1.397 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1252/Y (INVX8MTR)                                     0.032      0.400 f
  U1167/Y (INVX6MTR)                                     0.040      0.441 r
  U10017/Y (NAND2X2MTR)                                  0.042      0.483 f
  U1032/Y (OAI211X2MTR)                                  0.057      0.541 r
  U10249/Y (NAND2X4MTR)                                  0.071      0.611 f
  U1780/Y (NAND2X8MTR)                                   0.064      0.676 r
  U7309/Y (NAND2X8MTR)                                   0.047      0.723 f
  U9703/Y (NAND2X2MTR)                                   0.041      0.764 r
  U8173/Y (NAND2X2MTR)                                   0.039      0.803 f
  U10543/Y (INVX2MTR)                                    0.040      0.843 r
  U1639/Y (AND2X8MTR)                                    0.096      0.939 r
  U13216/Y (NAND2X4MTR)                                  0.038      0.977 f
  U16360/Y (OAI22X4MTR)                                  0.060      1.037 r
  U4325/Y (CLKNAND2X2MTR)                                0.057      1.095 f
  U8029/Y (OAI211X2MTR)                                  0.055      1.149 r
  U8857/Y (NAND3X4MTR)                                   0.109      1.258 f
  U8850/Y (MXI2X6MTR)                                    0.095      1.353 r
  U11366/Y (OAI22X2MTR)                                  0.059      1.412 f
  U0_BANK_TOP/vACC_1_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U10202/Y (AOI21X2MTR)                                  0.097      1.039 r
  U225/Y (XOR2X1MTR)                                     0.093      1.132 r
  U5421/Y (NAND2X3MTR)                                   0.063      1.195 f
  U13190/Y (NAND3X4MTR)                                  0.064      1.259 r
  U1828/Y (MXI2X6MTR)                                    0.063      1.322 f
  U12986/Y (OAI22X2MTR)                                  0.063      1.385 r
  U0_BANK_TOP/vACC_2_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U7036/Y (INVX24MTR)                                    0.039      0.308 f
  U1231/Y (INVX14MTR)                                    0.039      0.347 r
  U6251/Y (OR2X2MTR)                                     0.074      0.420 r
  U11036/Y (CLKNAND2X2MTR)                               0.058      0.478 f
  U9652/Y (OAI21X6MTR)                                   0.084      0.562 r
  U2463/Y (NAND2X4MTR)                                   0.070      0.632 f
  U8812/Y (NOR2X4MTR)                                    0.066      0.697 r
  U1258/Y (OAI21X2MTR)                                   0.058      0.756 f
  U9713/Y (INVX2MTR)                                     0.041      0.797 r
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.839 f
  U16275/Y (NAND2X4MTR)                                  0.042      0.882 r
  U2133/Y (NAND2X8MTR)                                   0.054      0.935 f
  U5491/Y (AOI21X2MTR)                                   0.087      1.022 r
  U1379/Y (XNOR2X2MTR)                                   0.093      1.115 r
  U16652/Y (OAI22X4MTR)                                  0.083      1.198 f
  U1528/Y (NOR2X1MTR)                                    0.119      1.318 r
  U11427/Y (OAI22X2MTR)                                  0.078      1.396 f
  U0_BANK_TOP/vACC_3_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U7036/Y (INVX24MTR)                                    0.039      0.308 f
  U1231/Y (INVX14MTR)                                    0.039      0.347 r
  U6251/Y (OR2X2MTR)                                     0.074      0.420 r
  U11036/Y (CLKNAND2X2MTR)                               0.058      0.478 f
  U9652/Y (OAI21X6MTR)                                   0.084      0.562 r
  U2463/Y (NAND2X4MTR)                                   0.070      0.632 f
  U8812/Y (NOR2X4MTR)                                    0.066      0.697 r
  U1258/Y (OAI21X2MTR)                                   0.058      0.756 f
  U9713/Y (INVX2MTR)                                     0.041      0.797 r
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.839 f
  U16275/Y (NAND2X4MTR)                                  0.042      0.882 r
  U2133/Y (NAND2X8MTR)                                   0.054      0.935 f
  U5491/Y (AOI21X2MTR)                                   0.087      1.022 r
  U1379/Y (XNOR2X2MTR)                                   0.093      1.115 r
  U16652/Y (OAI22X4MTR)                                  0.083      1.198 f
  U1528/Y (NOR2X1MTR)                                    0.119      1.318 r
  U16495/Y (OAI22X2MTR)                                  0.078      1.396 f
  U0_BANK_TOP/vACC_0_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U7036/Y (INVX24MTR)                                    0.039      0.308 f
  U1231/Y (INVX14MTR)                                    0.039      0.347 r
  U6251/Y (OR2X2MTR)                                     0.074      0.420 r
  U11036/Y (CLKNAND2X2MTR)                               0.058      0.478 f
  U9652/Y (OAI21X6MTR)                                   0.084      0.562 r
  U2463/Y (NAND2X4MTR)                                   0.070      0.632 f
  U8812/Y (NOR2X4MTR)                                    0.066      0.697 r
  U1258/Y (OAI21X2MTR)                                   0.058      0.756 f
  U9713/Y (INVX2MTR)                                     0.041      0.797 r
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.839 f
  U16275/Y (NAND2X4MTR)                                  0.042      0.882 r
  U2133/Y (NAND2X8MTR)                                   0.054      0.935 f
  U5491/Y (AOI21X2MTR)                                   0.087      1.022 r
  U1379/Y (XNOR2X2MTR)                                   0.093      1.115 r
  U16652/Y (OAI22X4MTR)                                  0.083      1.198 f
  U1528/Y (NOR2X1MTR)                                    0.119      1.318 r
  U10223/Y (OAI22X2MTR)                                  0.078      1.396 f
  U0_BANK_TOP/vACC_1_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U7036/Y (INVX24MTR)                                    0.039      0.308 f
  U1231/Y (INVX14MTR)                                    0.039      0.347 r
  U6251/Y (OR2X2MTR)                                     0.074      0.420 r
  U11036/Y (CLKNAND2X2MTR)                               0.058      0.478 f
  U9652/Y (OAI21X6MTR)                                   0.084      0.562 r
  U2463/Y (NAND2X4MTR)                                   0.070      0.632 f
  U8812/Y (NOR2X4MTR)                                    0.066      0.697 r
  U1258/Y (OAI21X2MTR)                                   0.058      0.756 f
  U9713/Y (INVX2MTR)                                     0.041      0.797 r
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.839 f
  U16275/Y (NAND2X4MTR)                                  0.042      0.882 r
  U2133/Y (NAND2X8MTR)                                   0.054      0.935 f
  U5491/Y (AOI21X2MTR)                                   0.087      1.022 r
  U1379/Y (XNOR2X2MTR)                                   0.093      1.115 r
  U16652/Y (OAI22X4MTR)                                  0.083      1.198 f
  U1528/Y (NOR2X1MTR)                                    0.119      1.318 r
  U10255/Y (OAI22X2MTR)                                  0.078      1.396 f
  U0_BANK_TOP/vACC_2_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U2091/Y (AND2X1MTR)                                    0.110      0.470 f
  U13160/Y (NOR2X4MTR)                                   0.089      0.559 r
  U4273/Y (OAI21X6MTR)                                   0.067      0.626 f
  U8220/Y (INVX6MTR)                                     0.053      0.679 r
  U9192/Y (NAND2X6MTR)                                   0.049      0.728 f
  U5922/Y (OAI2BB1X4MTR)                                 0.106      0.835 f
  U2461/Y (NOR2X12MTR)                                   0.087      0.921 r
  U2460/Y (OAI2B1X8MTR)                                  0.054      0.975 f
  U9502/Y (NAND2X4MTR)                                   0.034      1.009 r
  U2837/Y (NAND2X2MTR)                                   0.047      1.057 f
  U10138/Y (NOR2X4MTR)                                   0.057      1.114 r
  U10137/Y (OAI2B1X4MTR)                                 0.048      1.161 f
  U1530/Y (CLKNAND2X4MTR)                                0.036      1.197 r
  U5341/Y (NOR2X4MTR)                                    0.034      1.231 f
  U1863/Y (MXI2X6MTR)                                    0.068      1.299 r
  U4235/Y (CLKNAND2X2MTR)                                0.058      1.357 f
  U13072/Y (OAI2BB1X2MTR)                                0.043      1.401 r
  U0_BANK_TOP/vACC_3_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.401 r
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1231/Y (INVX14MTR)                                    0.033      0.402 f
  U6251/Y (OR2X2MTR)                                     0.090      0.492 f
  U11036/Y (CLKNAND2X2MTR)                               0.051      0.542 r
  U9652/Y (OAI21X6MTR)                                   0.055      0.597 f
  U2463/Y (NAND2X4MTR)                                   0.055      0.653 r
  U8812/Y (NOR2X4MTR)                                    0.033      0.686 f
  U8925/Y (NOR2X2MTR)                                    0.077      0.763 r
  U10012/Y (NAND2X4MTR)                                  0.056      0.818 f
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.861 r
  U16275/Y (NAND2X4MTR)                                  0.046      0.906 f
  U2133/Y (NAND2X8MTR)                                   0.050      0.956 r
  U5494/Y (NAND2X4MTR)                                   0.047      1.003 f
  U2732/Y (NAND2X6MTR)                                   0.055      1.058 r
  U243/Y (NAND2X8MTR)                                    0.044      1.102 f
  U6246/Y (NAND3X8MTR)                                   0.055      1.157 r
  U4444/Y (CLKNAND2X2MTR)                                0.058      1.215 f
  U9361/Y (XNOR2X4MTR)                                   0.099      1.314 f
  U17399/Y (OAI22X2MTR)                                  0.069      1.383 r
  U0_BANK_TOP/vACC_3_reg_1__20_/D (DFFRHQX2MTR)          0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U9728/Y (NOR2X8MTR)                                    0.032      0.732 f
  U4981/Y (NOR2X8MTR)                                    0.060      0.792 r
  U9602/Y (NOR2X8MTR)                                    0.032      0.824 f
  U8774/Y (OAI21X8MTR)                                   0.075      0.899 r
  U8105/Y (INVX2MTR)                                     0.050      0.949 f
  U4147/Y (AOI2BB1X1MTR)                                 0.115      1.064 f
  U9470/Y (XNOR2X2MTR)                                   0.074      1.139 f
  U16608/Y (AOI22X2MTR)                                  0.070      1.209 r
  U11832/Y (NAND2BX2MTR)                                 0.078      1.287 f
  U9356/Y (OAI21X6MTR)                                   0.046      1.333 r
  U10896/Y (OAI22X1MTR)                                  0.072      1.405 f
  U0_BANK_TOP/vACC_1_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U196/Y (NOR2X2MTR)                                     0.080      0.448 r
  U9087/Y (OAI2BB1X2MTR)                                 0.117      0.565 r
  U2472/Y (NOR2X3MTR)                                    0.038      0.602 f
  U2019/Y (NAND2X6MTR)                                   0.048      0.651 r
  U656/Y (NAND2X4MTR)                                    0.055      0.706 f
  U795/Y (CLKNAND2X2MTR)                                 0.053      0.758 r
  U665/Y (INVX2MTR)                                      0.030      0.789 f
  U11970/Y (OAI2BB1X4MTR)                                0.079      0.867 f
  U2939/Y (INVX4MTR)                                     0.043      0.911 r
  U9187/Y (NAND2X8MTR)                                   0.053      0.964 f
  U1377/Y (OAI2BB1X2MTR)                                 0.089      1.053 f
  U9939/Y (AOI31X2MTR)                                   0.083      1.136 r
  U1756/Y (OAI21X4MTR)                                   0.061      1.197 f
  U6666/Y (NOR2X6MTR)                                    0.082      1.279 r
  U8784/Y (OAI21X8MTR)                                   0.062      1.342 f
  U2004/Y (NAND2X2MTR)                                   0.038      1.379 r
  U16317/Y (OAI2BB1X2MTR)                                0.041      1.421 f
  U0_BANK_TOP/vACC_2_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.421 f
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U7776/Y (NOR2X1MTR)                                    0.060      0.188 r
  U8613/Y (NAND2BX2MTR)                                  0.075      0.263 f
  U849/Y (BUFX4MTR)                                      0.117      0.380 f
  U799/Y (INVX2MTR)                                      0.071      0.452 r
  U710/Y (INVX2MTR)                                      0.057      0.508 f
  U7389/Y (NAND2X2MTR)                                   0.065      0.573 r
  U16540/Y (AND2X4MTR)                                   0.113      0.686 r
  U8909/Y (NOR2X2MTR)                                    0.039      0.725 f
  U7687/Y (NOR2BX4MTR)                                   0.061      0.786 r
  U6047/Y (CLKNAND2X2MTR)                                0.065      0.851 f
  U7833/Y (NAND2BX1MTR)                                  0.125      0.976 f
  U8122/Y (INVX2MTR)                                     0.042      1.018 r
  U9480/Y (OAI21X2MTR)                                   0.054      1.072 f
  U7603/Y (OAI2B11X4MTR)                                 0.044      1.116 r
  U10200/Y (NAND3X4MTR)                                  0.065      1.180 f
  U2239/Y (NOR2X4MTR)                                    0.083      1.263 r
  U9339/Y (MXI2X6MTR)                                    0.070      1.333 f
  U10283/Y (NAND2X2MTR)                                  0.044      1.377 r
  U11923/Y (OAI2BB1X2MTR)                                0.044      1.421 f
  U0_BANK_TOP/vACC_1_reg_6__4_/D (DFFRHQX4MTR)           0.000      1.421 f
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U9352/Y (NAND2X4MTR)                                   0.043      0.979 f
  U9349/Y (OAI2BB1X4MTR)                                 0.039      1.018 r
  U9409/Y (OAI2BB1X4MTR)                                 0.050      1.067 f
  U9044/Y (XNOR2X8MTR)                                   0.079      1.146 f
  U2016/Y (NAND2X8MTR)                                   0.043      1.189 r
  U9293/Y (OAI211X8MTR)                                  0.074      1.263 f
  U9292/Y (OAI2B1X8MTR)                                  0.079      1.342 r
  U12942/Y (OAI22X2MTR)                                  0.054      1.397 f
  U0_BANK_TOP/vACC_1_reg_7__5_/D (DFFRHQX2MTR)           0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U9728/Y (NOR2X8MTR)                                    0.032      0.732 f
  U4981/Y (NOR2X8MTR)                                    0.060      0.792 r
  U9602/Y (NOR2X8MTR)                                    0.032      0.824 f
  U8774/Y (OAI21X8MTR)                                   0.075      0.899 r
  U8105/Y (INVX2MTR)                                     0.050      0.949 f
  U4147/Y (AOI2BB1X1MTR)                                 0.115      1.064 f
  U9470/Y (XNOR2X2MTR)                                   0.074      1.139 f
  U16608/Y (AOI22X2MTR)                                  0.070      1.209 r
  U11832/Y (NAND2BX2MTR)                                 0.078      1.287 f
  U9356/Y (OAI21X6MTR)                                   0.046      1.333 r
  U6404/Y (OAI22X1MTR)                                   0.072      1.405 f
  U0_BANK_TOP/vACC_0_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U2091/Y (AND2X1MTR)                                    0.110      0.470 f
  U13160/Y (NOR2X4MTR)                                   0.089      0.559 r
  U4273/Y (OAI21X6MTR)                                   0.067      0.626 f
  U8220/Y (INVX6MTR)                                     0.053      0.679 r
  U9192/Y (NAND2X6MTR)                                   0.049      0.728 f
  U5922/Y (OAI2BB1X4MTR)                                 0.106      0.835 f
  U2461/Y (NOR2X12MTR)                                   0.087      0.921 r
  U2460/Y (OAI2B1X8MTR)                                  0.054      0.975 f
  U9502/Y (NAND2X4MTR)                                   0.034      1.009 r
  U2837/Y (NAND2X2MTR)                                   0.047      1.057 f
  U10138/Y (NOR2X4MTR)                                   0.057      1.114 r
  U10137/Y (OAI2B1X4MTR)                                 0.048      1.161 f
  U1530/Y (CLKNAND2X4MTR)                                0.036      1.197 r
  U5341/Y (NOR2X4MTR)                                    0.034      1.231 f
  U1863/Y (MXI2X6MTR)                                    0.068      1.299 r
  U4925/Y (CLKNAND2X2MTR)                                0.058      1.357 f
  U9223/Y (OAI2BB1X2MTR)                                 0.043      1.401 r
  U0_BANK_TOP/vACC_2_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.401 r
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U5863/Y (BUFX8MTR)                                     0.075      1.084 f
  U6387/Y (OAI211X2MTR)                                  0.095      1.179 r
  U8033/Y (INVX2MTR)                                     0.051      1.231 f
  U4826/Y (NOR2X3MTR)                                    0.086      1.317 r
  U2690/Y (OAI22X1MTR)                                   0.077      1.394 f
  U0_BANK_TOP/vACC_2_reg_5__9_/D (DFFRHQX2MTR)           0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U10202/Y (AOI21X2MTR)                                  0.097      1.039 r
  U225/Y (XOR2X1MTR)                                     0.093      1.132 r
  U5421/Y (NAND2X3MTR)                                   0.063      1.195 f
  U13190/Y (NAND3X4MTR)                                  0.064      1.259 r
  U1828/Y (MXI2X6MTR)                                    0.063      1.322 f
  U16038/Y (OAI22X2MTR)                                  0.063      1.385 r
  U0_BANK_TOP/vACC_1_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U16012/Y (NAND2X2MTR)                                  0.038      0.409 r
  U1669/Y (OAI2B11X4MTR)                                 0.061      0.470 f
  U1668/Y (OAI2B1X4MTR)                                  0.076      0.546 r
  U668/Y (CLKNAND2X4MTR)                                 0.064      0.610 f
  U8980/Y (INVX4MTR)                                     0.052      0.662 r
  U770/Y (NAND2X4MTR)                                    0.052      0.714 f
  U7145/Y (CLKNAND2X2MTR)                                0.055      0.769 r
  U10664/Y (NAND2BX4MTR)                                 0.065      0.834 f
  U1591/Y (NOR2X8MTR)                                    0.076      0.909 r
  U7195/Y (NAND2X8MTR)                                   0.056      0.965 f
  U1593/Y (AOI21X4MTR)                                   0.075      1.040 r
  U2589/Y (XNOR2X2MTR)                                   0.085      1.125 r
  U1646/Y (OAI22X4MTR)                                   0.072      1.197 f
  U1645/Y (NOR2X6MTR)                                    0.070      1.267 r
  U12929/Y (MXI2X6MTR)                                   0.066      1.332 f
  U2536/Y (CLKNAND2X2MTR)                                0.044      1.376 r
  U16076/Y (OAI2BB1X2MTR)                                0.044      1.420 f
  U0_BANK_TOP/vACC_2_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U9933/Y (NAND2X8MTR)                                   0.061      0.967 f
  U2575/Y (AOI21X4MTR)                                   0.079      1.046 r
  U2574/Y (XNOR2X2MTR)                                   0.084      1.130 r
  U9743/Y (OAI22X4MTR)                                   0.072      1.202 f
  U6637/Y (MXI2X4MTR)                                    0.080      1.282 r
  U1316/Y (NAND2X6MTR)                                   0.056      1.338 f
  U9760/Y (NAND2X2MTR)                                   0.041      1.379 r
  U9746/Y (OAI2BB1X2MTR)                                 0.041      1.421 f
  U0_BANK_TOP/vACC_2_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.421 f
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U5863/Y (BUFX8MTR)                                     0.075      1.084 f
  U6036/Y (CLKNAND2X2MTR)                                0.029      1.113 r
  U6387/Y (OAI211X2MTR)                                  0.082      1.195 f
  U7298/Y (CLKNAND2X2MTR)                                0.064      1.260 r
  U1825/Y (OAI22X4MTR)                                   0.059      1.319 f
  U17363/Y (OAI22X2MTR)                                  0.064      1.383 r
  U0_BANK_TOP/vACC_2_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U16012/Y (NAND2X2MTR)                                  0.038      0.409 r
  U1669/Y (OAI2B11X4MTR)                                 0.061      0.470 f
  U1668/Y (OAI2B1X4MTR)                                  0.076      0.546 r
  U668/Y (CLKNAND2X4MTR)                                 0.064      0.610 f
  U8980/Y (INVX4MTR)                                     0.052      0.662 r
  U770/Y (NAND2X4MTR)                                    0.052      0.714 f
  U7145/Y (CLKNAND2X2MTR)                                0.055      0.769 r
  U10664/Y (NAND2BX4MTR)                                 0.065      0.834 f
  U1591/Y (NOR2X8MTR)                                    0.076      0.909 r
  U7195/Y (NAND2X8MTR)                                   0.056      0.965 f
  U1593/Y (AOI21X4MTR)                                   0.075      1.040 r
  U2589/Y (XNOR2X2MTR)                                   0.085      1.125 r
  U1646/Y (OAI22X4MTR)                                   0.072      1.197 f
  U1645/Y (NOR2X6MTR)                                    0.070      1.267 r
  U12929/Y (MXI2X6MTR)                                   0.066      1.332 f
  U2535/Y (CLKNAND2X2MTR)                                0.044      1.376 r
  U1504/Y (OAI2BB1X2MTR)                                 0.044      1.420 f
  U0_BANK_TOP/vACC_0_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U16430/Y (CLKNAND2X16MTR)                              0.062      0.302 f
  U10570/Y (BUFX20MTR)                                   0.085      0.387 f
  U3907/Y (INVX24MTR)                                    0.039      0.426 r
  U11719/Y (NAND2X12MTR)                                 0.039      0.465 f
  U759/Y (NOR2X8MTR)                                     0.065      0.530 r
  U11249/Y (XOR2X8MTR)                                   0.080      0.610 r
  U11246/Y (XOR2X8MTR)                                   0.088      0.699 r
  U15963/Y (OAI21X4MTR)                                  0.056      0.754 f
  U16185/Y (OAI2BB1X4MTR)                                0.050      0.805 r
  U334/Y (XNOR2X2MTR)                                    0.080      0.884 r
  U945/Y (XNOR2X4MTR)                                    0.121      1.005 r
  U1184/Y (NOR2X4MTR)                                    0.059      1.064 f
  U1640/Y (OAI21X8MTR)                                   0.095      1.159 r
  U12395/Y (AOI21X8MTR)                                  0.062      1.221 f
  U2343/Y (OAI21X4MTR)                                   0.074      1.295 r
  U16276/Y (XNOR2X2MTR)                                  0.046      1.341 f
  U16569/Y (NOR2X2MTR)                                   0.055      1.397 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.113      0.113 f
  U10170/Y (BUFX8MTR)                                    0.078      0.191 f
  U7645/Y (CLKNAND2X8MTR)                                0.039      0.230 r
  U11248/Y (INVX2MTR)                                    0.033      0.262 f
  U3527/Y (CLKNAND2X2MTR)                                0.033      0.295 r
  U2068/Y (OAI21X2MTR)                                   0.041      0.336 f
  U2067/Y (AO21X2MTR)                                    0.118      0.454 f
  U16610/Y (NAND4BX4MTR)                                 0.138      0.592 f
  U9319/Y (INVX4MTR)                                     0.057      0.649 r
  U2486/Y (INVX3MTR)                                     0.035      0.684 f
  U3218/Y (NAND2X6MTR)                                   0.043      0.728 r
  U9814/Y (INVX2MTR)                                     0.035      0.762 f
  U425/Y (AOI21X4MTR)                                    0.075      0.837 r
  U8774/Y (OAI21X8MTR)                                   0.068      0.905 f
  U8757/Y (NAND2X6MTR)                                   0.047      0.953 r
  U9473/Y (NAND2X8MTR)                                   0.046      0.998 f
  U9472/Y (OAI2BB1X4MTR)                                 0.090      1.088 f
  U1885/Y (XOR2X8MTR)                                    0.078      1.166 f
  U9293/Y (OAI211X8MTR)                                  0.096      1.262 r
  U2165/Y (INVX2MTR)                                     0.062      1.325 f
  U6358/Y (OAI22X2MTR)                                   0.060      1.385 r
  U0_BANK_TOP/vACC_2_reg_7__13_/D (DFFRHQX4MTR)          0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8534/Y (BUFX24MTR)                                    0.077      0.400 f
  U1193/Y (INVX10MTR)                                    0.042      0.442 r
  U4661/Y (AOI21X4MTR)                                   0.048      0.490 f
  U4653/Y (NAND3X3MTR)                                   0.044      0.534 r
  U2003/Y (NAND2BX4MTR)                                  0.051      0.585 f
  U2002/Y (INVX4MTR)                                     0.042      0.627 r
  U690/Y (NAND2X2MTR)                                    0.072      0.699 f
  U13161/Y (OAI21X6MTR)                                  0.089      0.788 r
  U8682/Y (AOI21X6MTR)                                   0.063      0.851 f
  U397/Y (OA21X4MTR)                                     0.153      1.004 f
  U1763/Y (NAND2X6MTR)                                   0.046      1.050 r
  U254/Y (NAND2X2MTR)                                    0.069      1.119 f
  U1548/Y (NAND3X8MTR)                                   0.068      1.187 r
  U1761/Y (INVX4MTR)                                     0.036      1.223 f
  U9338/Y (CLKNAND2X4MTR)                                0.031      1.253 r
  U12965/Y (NAND3BX4MTR)                                 0.067      1.321 f
  U13267/Y (OAI22X2MTR)                                  0.064      1.385 r
  U0_BANK_TOP/vACC_1_reg_3__18_/D (DFFRHQX2MTR)          0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7938/Y (NOR2BX4MTR)                                   0.034      0.376 f
  U5971/Y (INVX3MTR)                                     0.030      0.406 r
  U1984/Y (CLKNAND2X4MTR)                                0.038      0.445 f
  U4412/Y (NOR2X4MTR)                                    0.049      0.494 r
  U3573/Y (CLKNAND2X4MTR)                                0.051      0.545 f
  U4265/Y (NAND2X4MTR)                                   0.042      0.587 r
  U4832/Y (NAND2X6MTR)                                   0.052      0.640 f
  U9442/Y (INVX4MTR)                                     0.045      0.685 r
  U4804/Y (NAND2X8MTR)                                   0.046      0.732 f
  U5606/Y (AOI21X4MTR)                                   0.082      0.814 r
  U11875/Y (OA21X8MTR)                                   0.112      0.925 r
  U4298/Y (NAND2X12MTR)                                  0.053      0.978 f
  U1371/Y (NAND2X2MTR)                                   0.039      1.017 r
  U10402/Y (NAND2X2MTR)                                  0.046      1.063 f
  U12976/Y (XNOR2X2MTR)                                  0.073      1.136 f
  U12979/Y (OAI22X4MTR)                                  0.071      1.207 r
  U7292/Y (NAND2X3MTR)                                   0.057      1.264 f
  U10291/Y (NAND3X4MTR)                                  0.052      1.316 r
  U11417/Y (NAND2X2MTR)                                  0.044      1.360 f
  U13069/Y (OAI2BB1X2MTR)                                0.040      1.400 r
  U0_BANK_TOP/vACC_3_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U12734/Y (NAND2X12MTR)                                 0.063      0.969 f
  U9735/Y (AOI21X2MTR)                                   0.083      1.052 r
  U1469/Y (XNOR2X2MTR)                                   0.082      1.134 r
  U10338/Y (NAND2BX2MTR)                                 0.071      1.205 f
  U9881/Y (NAND3X4MTR)                                   0.054      1.258 r
  U1513/Y (INVX2MTR)                                     0.048      1.307 f
  U2658/Y (OAI22X2MTR)                                   0.056      1.363 r
  U0_BANK_TOP/vACC_2_reg_4__13_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__13_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1868/Y (INVX8MTR)                                     0.049      0.356 r
  U12717/Y (INVX16MTR)                                   0.038      0.394 f
  U1520/Y (INVX14MTR)                                    0.038      0.431 r
  U12591/Y (CLKNAND2X16MTR)                              0.047      0.479 f
  U1834/Y (NOR2X8MTR)                                    0.056      0.534 r
  U1909/Y (OAI2BB1X4MTR)                                 0.046      0.581 f
  U650/Y (OAI21X4MTR)                                    0.044      0.625 r
  U1924/Y (XOR2X4MTR)                                    0.108      0.732 r
  U1923/Y (XOR2X8MTR)                                    0.100      0.833 r
  U13082/Y (INVX3MTR)                                    0.048      0.881 f
  U10781/Y (XOR2X8MTR)                                   0.075      0.956 f
  U10777/Y (XOR2X8MTR)                                   0.086      1.042 f
  U1908/Y (NAND2X6MTR)                                   0.051      1.093 r
  U13183/Y (OAI21X6MTR)                                  0.060      1.153 f
  U177/Y (AOI21X4MTR)                                    0.075      1.228 r
  U2621/Y (OAI21X4MTR)                                   0.047      1.276 f
  U2620/Y (XNOR2X2MTR)                                   0.071      1.347 f
  U1785/Y (NOR2X3MTR)                                    0.051      1.398 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U16119/Y (NAND2X1MTR)                                  0.059      0.483 f
  U16371/Y (NAND4X2MTR)                                  0.049      0.532 r
  U16243/Y (OAI2BB1X4MTR)                                0.106      0.638 r
  U538/Y (NAND2X2MTR)                                    0.072      0.710 f
  U587/Y (OAI21X4MTR)                                    0.128      0.839 r
  U3043/Y (INVX2MTR)                                     0.042      0.881 f
  U17623/Y (OAI21X1MTR)                                  0.067      0.947 r
  U4358/Y (AOI21X1MTR)                                   0.052      0.999 f
  U17624/Y (XOR2X1MTR)                                   0.091      1.090 f
  U11166/Y (AOI22X2MTR)                                  0.102      1.192 r
  U11587/Y (NAND3X2MTR)                                  0.104      1.296 f
  U10102/Y (OAI21X6MTR)                                  0.057      1.354 r
  U12925/Y (OAI22X2MTR)                                  0.056      1.410 f
  U0_BANK_TOP/vACC_1_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U11441/Y (CLKNAND2X16MTR)                              0.047      0.260 r
  U4025/Y (INVX20MTR)                                    0.039      0.299 f
  U1848/Y (INVX14MTR)                                    0.041      0.340 r
  U2114/Y (INVX10MTR)                                    0.031      0.371 f
  U15899/Y (INVX6MTR)                                    0.030      0.401 r
  U15913/Y (CLKNAND2X2MTR)                               0.055      0.456 f
  U730/Y (NOR2X4MTR)                                     0.069      0.524 r
  U11725/Y (OAI21X4MTR)                                  0.071      0.595 f
  U899/Y (AOI21X4MTR)                                    0.094      0.689 r
  U12967/Y (XNOR2X2MTR)                                  0.110      0.799 r
  U2379/Y (NAND2X2MTR)                                   0.086      0.885 f
  U8201/Y (INVX2MTR)                                     0.065      0.950 r
  U17071/Y (CLKNAND2X4MTR)                               0.049      0.999 f
  U9620/Y (OAI2BB1X4MTR)                                 0.045      1.044 r
  U10546/Y (NAND2X3MTR)                                  0.042      1.086 f
  U12984/Y (CLKNAND2X4MTR)                               0.041      1.127 r
  U7614/Y (AOI21X4MTR)                                   0.055      1.182 f
  U8061/Y (NAND2X2MTR)                                   0.055      1.237 r
  U8653/Y (NAND3X2MTR)                                   0.070      1.307 f
  U103/Y (NOR2X2MTR)                                     0.077      1.384 r
  U9143/Y (NOR2X2MTR)                                    0.037      1.421 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.421 f
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.094      1.421
  data required time                                                1.421
  --------------------------------------------------------------------------
  data required time                                                1.421
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U1030/Y (INVX4MTR)                                     0.035      0.685 f
  U902/Y (NAND2X2MTR)                                    0.048      0.733 r
  U8194/Y (NAND3X4MTR)                                   0.058      0.791 f
  U10628/Y (NOR2BX4MTR)                                  0.077      0.868 r
  U8795/Y (NAND2X6MTR)                                   0.067      0.935 f
  U8811/Y (NAND2X8MTR)                                   0.047      0.982 r
  U360/Y (INVX4MTR)                                      0.028      1.010 f
  U9210/Y (NAND2X4MTR)                                   0.032      1.042 r
  U364/Y (NAND2BX2MTR)                                   0.054      1.095 f
  U13194/Y (OAI2B11X4MTR)                                0.044      1.140 r
  U2390/Y (OAI2BB1X4MTR)                                 0.062      1.202 f
  U1438/Y (OAI21BX4MTR)                                  0.072      1.274 r
  U16287/Y (OAI2BB1X4MTR)                                0.064      1.338 f
  U11355/Y (NAND2X2MTR)                                  0.041      1.379 r
  U1992/Y (OAI2BB1X2MTR)                                 0.041      1.420 f
  U0_BANK_TOP/vACC_2_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U16174/Y (CLKNAND2X16MTR)                              0.072      0.285 r
  U1613/Y (INVX16MTR)                                    0.054      0.339 f
  U12143/Y (NOR2X12MTR)                                  0.067      0.406 r
  U828/Y (INVX4MTR)                                      0.057      0.463 f
  U6218/Y (NOR2X1MTR)                                    0.068      0.531 r
  U13302/Y (OAI2BB1X2MTR)                                0.060      0.591 f
  U12157/Y (OAI2BB1X4MTR)                                0.050      0.641 r
  U560/Y (XOR2X4MTR)                                     0.078      0.719 r
  U11219/Y (XOR2X4MTR)                                   0.095      0.814 f
  U2980/Y (NOR2X1MTR)                                    0.088      0.902 r
  U2162/Y (OAI22X4MTR)                                   0.066      0.967 f
  U4329/Y (NOR2X4MTR)                                    0.098      1.065 r
  U1815/Y (OAI21X2MTR)                                   0.086      1.151 f
  U11696/Y (AOI21X2MTR)                                  0.078      1.230 r
  U15540/Y (OAI21X1MTR)                                  0.068      1.298 f
  U15539/Y (NOR2BX1MTR)                                  0.105      1.402 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U16174/Y (CLKNAND2X16MTR)                              0.072      0.285 r
  U1612/Y (INVX16MTR)                                    0.047      0.332 f
  U1750/Y (INVX18MTR)                                    0.049      0.381 r
  U713/Y (CLKNAND2X16MTR)                                0.059      0.441 f
  U920/Y (INVX4MTR)                                      0.045      0.485 r
  U884/Y (CLKNAND2X2MTR)                                 0.061      0.546 f
  U4054/Y (INVX4MTR)                                     0.045      0.591 r
  U726/Y (XNOR2X4MTR)                                    0.048      0.639 f
  U1884/Y (XNOR2X8MTR)                                   0.092      0.731 f
  U2531/Y (OR2X4MTR)                                     0.096      0.827 f
  U12268/Y (AOI21X6MTR)                                  0.082      0.909 r
  U11068/Y (OAI21X8MTR)                                  0.064      0.972 f
  U1758/Y (AOI21X8MTR)                                   0.086      1.058 r
  U1883/Y (OAI21X8MTR)                                   0.059      1.118 f
  U11378/Y (AOI21X8MTR)                                  0.086      1.204 r
  U13154/Y (OAI21X2MTR)                                  0.064      1.267 f
  U9379/Y (XNOR2X2MTR)                                   0.074      1.341 f
  U2661/Y (NOR2X2MTR)                                    0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U9933/Y (NAND2X8MTR)                                   0.061      0.967 f
  U2575/Y (AOI21X4MTR)                                   0.079      1.046 r
  U2574/Y (XNOR2X2MTR)                                   0.084      1.130 r
  U9743/Y (OAI22X4MTR)                                   0.072      1.202 f
  U6637/Y (MXI2X4MTR)                                    0.080      1.282 r
  U1316/Y (NAND2X6MTR)                                   0.056      1.338 f
  U99/Y (NAND2X2MTR)                                     0.041      1.379 r
  U9758/Y (OAI2BB1X2MTR)                                 0.041      1.420 f
  U0_BANK_TOP/vACC_1_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U7036/Y (INVX24MTR)                                    0.039      0.308 f
  U1231/Y (INVX14MTR)                                    0.039      0.347 r
  U6251/Y (OR2X2MTR)                                     0.074      0.420 r
  U11036/Y (CLKNAND2X2MTR)                               0.058      0.478 f
  U9652/Y (OAI21X6MTR)                                   0.084      0.562 r
  U2463/Y (NAND2X4MTR)                                   0.070      0.632 f
  U8812/Y (NOR2X4MTR)                                    0.066      0.697 r
  U1258/Y (OAI21X2MTR)                                   0.058      0.756 f
  U9713/Y (INVX2MTR)                                     0.041      0.797 r
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.839 f
  U16275/Y (NAND2X4MTR)                                  0.042      0.882 r
  U2133/Y (NAND2X8MTR)                                   0.054      0.935 f
  U5491/Y (AOI21X2MTR)                                   0.087      1.022 r
  U1379/Y (XNOR2X2MTR)                                   0.093      1.115 r
  U16652/Y (OAI22X4MTR)                                  0.083      1.198 f
  U12873/Y (NOR3X4MTR)                                   0.095      1.293 r
  U9619/Y (NOR2X4MTR)                                    0.046      1.339 f
  U6145/Y (CLKNAND2X2MTR)                                0.037      1.377 r
  U1358/Y (OAI2BB1X2MTR)                                 0.044      1.420 f
  U0_BANK_TOP/vACC_1_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U4996/Y (CLKNAND2X4MTR)                                0.054      0.704 f
  U659/Y (OAI21X4MTR)                                    0.101      0.805 r
  U8992/Y (AOI21X8MTR)                                   0.067      0.872 f
  U408/Y (AOI2BB1X2MTR)                                  0.115      0.987 f
  U2295/Y (OAI21X3MTR)                                   0.037      1.024 r
  U1675/Y (XNOR2X2MTR)                                   0.089      1.113 r
  U10481/Y (NAND2X4MTR)                                  0.062      1.175 f
  U5466/Y (OAI21X6MTR)                                   0.042      1.217 r
  U15983/Y (AOI2BB1X8MTR)                                0.100      1.317 r
  U7085/Y (NAND2X3MTR)                                   0.041      1.358 f
  U10810/Y (OAI21X2MTR)                                  0.034      1.392 r
  U0_BANK_TOP/vACC_0_reg_3__4_/D (DFFRHQX4MTR)           0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U16430/Y (CLKNAND2X16MTR)                              0.062      0.302 f
  U10570/Y (BUFX20MTR)                                   0.085      0.387 f
  U3907/Y (INVX24MTR)                                    0.039      0.426 r
  U11719/Y (NAND2X12MTR)                                 0.039      0.465 f
  U759/Y (NOR2X8MTR)                                     0.065      0.530 r
  U11249/Y (XOR2X8MTR)                                   0.080      0.610 r
  U11246/Y (XOR2X8MTR)                                   0.088      0.699 r
  U15963/Y (OAI21X4MTR)                                  0.056      0.754 f
  U16185/Y (OAI2BB1X4MTR)                                0.050      0.805 r
  U334/Y (XNOR2X2MTR)                                    0.080      0.884 r
  U945/Y (XNOR2X4MTR)                                    0.121      1.005 r
  U1184/Y (NOR2X4MTR)                                    0.059      1.064 f
  U1640/Y (OAI21X8MTR)                                   0.095      1.159 r
  U12395/Y (AOI21X8MTR)                                  0.062      1.221 f
  U2342/Y (OAI21X4MTR)                                   0.074      1.295 r
  U16570/Y (XNOR2X2MTR)                                  0.046      1.341 f
  U16571/Y (NOR2X2MTR)                                   0.055      1.397 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_131_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U12352/Y (NAND2X2MTR)                                  0.027      0.480 r
  U543/Y (AND2X1MTR)                                     0.085      0.566 r
  U8953/Y (NAND3X2MTR)                                   0.095      0.660 f
  U5484/Y (INVX2MTR)                                     0.079      0.740 r
  U2945/Y (NOR2X2MTR)                                    0.059      0.799 f
  U5906/Y (NAND2X1MTR)                                   0.040      0.839 r
  U5387/Y (OAI21X1MTR)                                   0.060      0.899 f
  U10443/Y (NOR2X1MTR)                                   0.068      0.968 r
  U17587/Y (OAI21X1MTR)                                  0.070      1.038 f
  U3708/Y (NOR3X1MTR)                                    0.094      1.132 r
  U10347/Y (NAND4X2MTR)                                  0.104      1.236 f
  U10324/Y (NOR2X2MTR)                                   0.109      1.345 r
  U13124/Y (NOR2X1MTR)                                   0.054      1.400 f
  PIM_result_reg_131_/D (DFFRHQX2MTR)                    0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_131_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U12352/Y (NAND2X2MTR)                                  0.027      0.480 r
  U543/Y (AND2X1MTR)                                     0.085      0.566 r
  U8953/Y (NAND3X2MTR)                                   0.095      0.660 f
  U5484/Y (INVX2MTR)                                     0.079      0.740 r
  U2945/Y (NOR2X2MTR)                                    0.059      0.799 f
  U5906/Y (NAND2X1MTR)                                   0.040      0.839 r
  U5387/Y (OAI21X1MTR)                                   0.060      0.899 f
  U10443/Y (NOR2X1MTR)                                   0.068      0.968 r
  U17587/Y (OAI21X1MTR)                                  0.070      1.038 f
  U3708/Y (NOR3X1MTR)                                    0.094      1.132 r
  U10347/Y (NAND4X2MTR)                                  0.104      1.236 f
  U10324/Y (NOR2X2MTR)                                   0.109      1.345 r
  U9344/Y (NOR2X1MTR)                                    0.054      1.400 f
  PIM_result_reg_3_/D (DFFRHQX2MTR)                      0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_3_/CK (DFFRHQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_387_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U12352/Y (NAND2X2MTR)                                  0.027      0.480 r
  U543/Y (AND2X1MTR)                                     0.085      0.566 r
  U8953/Y (NAND3X2MTR)                                   0.095      0.660 f
  U5484/Y (INVX2MTR)                                     0.079      0.740 r
  U2945/Y (NOR2X2MTR)                                    0.059      0.799 f
  U5906/Y (NAND2X1MTR)                                   0.040      0.839 r
  U5387/Y (OAI21X1MTR)                                   0.060      0.899 f
  U10443/Y (NOR2X1MTR)                                   0.068      0.968 r
  U17587/Y (OAI21X1MTR)                                  0.070      1.038 f
  U3708/Y (NOR3X1MTR)                                    0.094      1.132 r
  U10347/Y (NAND4X2MTR)                                  0.104      1.236 f
  U10324/Y (NOR2X2MTR)                                   0.109      1.345 r
  U13122/Y (NOR2X1MTR)                                   0.054      1.400 f
  PIM_result_reg_387_/D (DFFRHQX2MTR)                    0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_387_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_259_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U12352/Y (NAND2X2MTR)                                  0.027      0.480 r
  U543/Y (AND2X1MTR)                                     0.085      0.566 r
  U8953/Y (NAND3X2MTR)                                   0.095      0.660 f
  U5484/Y (INVX2MTR)                                     0.079      0.740 r
  U2945/Y (NOR2X2MTR)                                    0.059      0.799 f
  U5906/Y (NAND2X1MTR)                                   0.040      0.839 r
  U5387/Y (OAI21X1MTR)                                   0.060      0.899 f
  U10443/Y (NOR2X1MTR)                                   0.068      0.968 r
  U17587/Y (OAI21X1MTR)                                  0.070      1.038 f
  U3708/Y (NOR3X1MTR)                                    0.094      1.132 r
  U10347/Y (NAND4X2MTR)                                  0.104      1.236 f
  U10324/Y (NOR2X2MTR)                                   0.109      1.345 r
  U13123/Y (NOR2X1MTR)                                   0.054      1.400 f
  PIM_result_reg_259_/D (DFFRHQX2MTR)                    0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_259_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_398_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U8477/Y (BUFX24MTR)                                    0.081      0.456 f
  U2209/Y (INVX2MTR)                                     0.072      0.528 r
  U4603/Y (NAND2X1MTR)                                   0.067      0.595 f
  U8232/Y (AND2X1MTR)                                    0.105      0.700 f
  U6963/Y (AND3X2MTR)                                    0.126      0.827 f
  U6950/Y (INVX2MTR)                                     0.064      0.891 r
  U3026/Y (CLKOR2X2MTR)                                  0.078      0.968 r
  U4289/Y (OR2X2MTR)                                     0.087      1.055 r
  U9474/Y (NAND3X4MTR)                                   0.089      1.144 f
  U10374/Y (CLKNAND2X2MTR)                               0.053      1.197 r
  U11609/Y (CLKNAND2X2MTR)                               0.047      1.244 f
  U10321/Y (AOI2B1X2MTR)                                 0.099      1.344 r
  U9337/Y (NOR2X1MTR)                                    0.056      1.399 f
  PIM_result_reg_398_/D (DFFRHQX2MTR)                    0.000      1.399 f
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_398_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_270_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U8477/Y (BUFX24MTR)                                    0.081      0.456 f
  U2209/Y (INVX2MTR)                                     0.072      0.528 r
  U4603/Y (NAND2X1MTR)                                   0.067      0.595 f
  U8232/Y (AND2X1MTR)                                    0.105      0.700 f
  U6963/Y (AND3X2MTR)                                    0.126      0.827 f
  U6950/Y (INVX2MTR)                                     0.064      0.891 r
  U3026/Y (CLKOR2X2MTR)                                  0.078      0.968 r
  U4289/Y (OR2X2MTR)                                     0.087      1.055 r
  U9474/Y (NAND3X4MTR)                                   0.089      1.144 f
  U10374/Y (CLKNAND2X2MTR)                               0.053      1.197 r
  U11609/Y (CLKNAND2X2MTR)                               0.047      1.244 f
  U10321/Y (AOI2B1X2MTR)                                 0.099      1.344 r
  U11487/Y (NOR2X1MTR)                                   0.056      1.399 f
  PIM_result_reg_270_/D (DFFRHQX2MTR)                    0.000      1.399 f
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_270_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_142_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U8477/Y (BUFX24MTR)                                    0.081      0.456 f
  U2209/Y (INVX2MTR)                                     0.072      0.528 r
  U4603/Y (NAND2X1MTR)                                   0.067      0.595 f
  U8232/Y (AND2X1MTR)                                    0.105      0.700 f
  U6963/Y (AND3X2MTR)                                    0.126      0.827 f
  U6950/Y (INVX2MTR)                                     0.064      0.891 r
  U3026/Y (CLKOR2X2MTR)                                  0.078      0.968 r
  U4289/Y (OR2X2MTR)                                     0.087      1.055 r
  U9474/Y (NAND3X4MTR)                                   0.089      1.144 f
  U10374/Y (CLKNAND2X2MTR)                               0.053      1.197 r
  U11609/Y (CLKNAND2X2MTR)                               0.047      1.244 f
  U10321/Y (AOI2B1X2MTR)                                 0.099      1.344 r
  U11489/Y (NOR2X1MTR)                                   0.056      1.399 f
  PIM_result_reg_142_/D (DFFRHQX2MTR)                    0.000      1.399 f
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_142_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U8477/Y (BUFX24MTR)                                    0.081      0.456 f
  U2209/Y (INVX2MTR)                                     0.072      0.528 r
  U4603/Y (NAND2X1MTR)                                   0.067      0.595 f
  U8232/Y (AND2X1MTR)                                    0.105      0.700 f
  U6963/Y (AND3X2MTR)                                    0.126      0.827 f
  U6950/Y (INVX2MTR)                                     0.064      0.891 r
  U3026/Y (CLKOR2X2MTR)                                  0.078      0.968 r
  U4289/Y (OR2X2MTR)                                     0.087      1.055 r
  U9474/Y (NAND3X4MTR)                                   0.089      1.144 f
  U10374/Y (CLKNAND2X2MTR)                               0.053      1.197 r
  U11609/Y (CLKNAND2X2MTR)                               0.047      1.244 f
  U10321/Y (AOI2B1X2MTR)                                 0.099      1.344 r
  U9342/Y (NOR2X1MTR)                                    0.056      1.399 f
  PIM_result_reg_14_/D (DFFRHQX2MTR)                     0.000      1.399 f
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_14_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U2064/Y (INVX10MTR)                                    0.035      0.376 f
  U19473/Y (AOI21X2MTR)                                  0.079      0.455 r
  U7860/Y (NAND3X4MTR)                                   0.070      0.526 f
  U7015/Y (CLKNAND2X4MTR)                                0.056      0.582 r
  U947/Y (NAND2X4MTR)                                    0.057      0.639 f
  U10066/Y (INVX3MTR)                                    0.048      0.687 r
  U758/Y (NOR2X6MTR)                                     0.040      0.726 f
  U10039/Y (NOR2X8MTR)                                   0.072      0.798 r
  U10706/Y (NAND2X4MTR)                                  0.050      0.848 f
  U1338/Y (OAI21X6MTR)                                   0.101      0.949 r
  U1692/Y (OAI2BB1X4MTR)                                 0.109      1.058 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.133 r
  U8913/Y (AOI22X4MTR)                                   0.059      1.191 f
  U113/Y (OAI21X4MTR)                                    0.068      1.260 r
  U4903/Y (INVX2MTR)                                     0.063      1.323 f
  U8621/Y (OAI22X2MTR)                                   0.062      1.385 r
  U0_BANK_TOP/vACC_2_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1252/Y (INVX8MTR)                                     0.032      0.400 f
  U1167/Y (INVX6MTR)                                     0.040      0.441 r
  U4137/Y (CLKNAND2X2MTR)                                0.044      0.485 f
  U8371/Y (NAND2X2MTR)                                   0.045      0.530 r
  U4624/Y (OAI21X4MTR)                                   0.058      0.589 f
  U1935/Y (NAND2X5MTR)                                   0.060      0.648 r
  U504/Y (NAND2X6MTR)                                    0.061      0.709 f
  U435/Y (OAI21X4MTR)                                    0.093      0.803 r
  U2932/Y (INVX2MTR)                                     0.047      0.850 f
  U9872/Y (OAI2BB1X4MTR)                                 0.039      0.889 r
  U8950/Y (NAND2X4MTR)                                   0.042      0.931 f
  U2911/Y (NAND2X6MTR)                                   0.044      0.975 r
  U1403/Y (AOI21X2MTR)                                   0.055      1.030 f
  U2368/Y (XNOR2X2MTR)                                   0.079      1.110 f
  U6968/Y (CLKNAND2X4MTR)                                0.046      1.156 r
  U13173/Y (NAND4X6MTR)                                  0.100      1.256 f
  U5819/Y (MXI2X6MTR)                                    0.097      1.353 r
  U11405/Y (OAI22X2MTR)                                  0.060      1.413 f
  U0_BANK_TOP/vACC_0_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U9933/Y (NAND2X8MTR)                                   0.061      0.967 f
  U2575/Y (AOI21X4MTR)                                   0.079      1.046 r
  U2574/Y (XNOR2X2MTR)                                   0.084      1.130 r
  U9743/Y (OAI22X4MTR)                                   0.072      1.202 f
  U6637/Y (MXI2X4MTR)                                    0.080      1.282 r
  U1316/Y (NAND2X6MTR)                                   0.056      1.338 f
  U10258/Y (NAND2X2MTR)                                  0.041      1.379 r
  U9757/Y (OAI2BB1X2MTR)                                 0.041      1.420 f
  U0_BANK_TOP/vACC_0_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U9913/Y (NOR2X4MTR)                                    0.035      0.378 f
  U13270/Y (CLKNAND2X4MTR)                               0.032      0.409 r
  U9852/Y (NAND3X4MTR)                                   0.065      0.474 f
  U9851/Y (NOR2X4MTR)                                    0.063      0.537 r
  U2189/Y (NAND3X6MTR)                                   0.075      0.613 f
  U4824/Y (NAND2BX8MTR)                                  0.098      0.711 f
  U9462/Y (OAI2BB1X4MTR)                                 0.081      0.792 f
  U15951/Y (OAI2BB1X4MTR)                                0.086      0.878 f
  U8795/Y (NAND2X6MTR)                                   0.048      0.926 r
  U9012/Y (NAND2X8MTR)                                   0.055      0.980 f
  U1020/Y (AOI31X4MTR)                                   0.088      1.068 r
  U1575/Y (XNOR2X2MTR)                                   0.085      1.154 r
  U10341/Y (NAND2X3MTR)                                  0.058      1.211 f
  U1300/Y (NAND3X4MTR)                                   0.053      1.264 r
  U16375/Y (MXI2X6MTR)                                   0.061      1.325 f
  U12939/Y (OAI22X2MTR)                                  0.061      1.386 r
  U0_BANK_TOP/vACC_1_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8534/Y (BUFX24MTR)                                    0.077      0.400 f
  U1193/Y (INVX10MTR)                                    0.042      0.442 r
  U4661/Y (AOI21X4MTR)                                   0.048      0.490 f
  U4653/Y (NAND3X3MTR)                                   0.044      0.534 r
  U2003/Y (NAND2BX4MTR)                                  0.051      0.585 f
  U2002/Y (INVX4MTR)                                     0.042      0.627 r
  U690/Y (NAND2X2MTR)                                    0.072      0.699 f
  U13161/Y (OAI21X6MTR)                                  0.089      0.788 r
  U8682/Y (AOI21X6MTR)                                   0.063      0.851 f
  U397/Y (OA21X4MTR)                                     0.153      1.004 f
  U1763/Y (NAND2X6MTR)                                   0.046      1.050 r
  U254/Y (NAND2X2MTR)                                    0.069      1.119 f
  U1548/Y (NAND3X8MTR)                                   0.068      1.187 r
  U1761/Y (INVX4MTR)                                     0.036      1.223 f
  U9338/Y (CLKNAND2X4MTR)                                0.031      1.253 r
  U12965/Y (NAND3BX4MTR)                                 0.067      1.321 f
  U13269/Y (OAI22X2MTR)                                  0.064      1.385 r
  U0_BANK_TOP/vACC_3_reg_3__18_/D (DFFRHQX2MTR)          0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U2064/Y (INVX10MTR)                                    0.035      0.376 f
  U19473/Y (AOI21X2MTR)                                  0.079      0.455 r
  U7860/Y (NAND3X4MTR)                                   0.070      0.526 f
  U7015/Y (CLKNAND2X4MTR)                                0.056      0.582 r
  U947/Y (NAND2X4MTR)                                    0.057      0.639 f
  U10066/Y (INVX3MTR)                                    0.048      0.687 r
  U758/Y (NOR2X6MTR)                                     0.040      0.726 f
  U10039/Y (NOR2X8MTR)                                   0.072      0.798 r
  U10706/Y (NAND2X4MTR)                                  0.050      0.848 f
  U1338/Y (OAI21X6MTR)                                   0.101      0.949 r
  U1692/Y (OAI2BB1X4MTR)                                 0.109      1.058 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.133 r
  U8913/Y (AOI22X4MTR)                                   0.059      1.191 f
  U113/Y (OAI21X4MTR)                                    0.068      1.260 r
  U16250/Y (OAI2B2X2MTR)                                 0.126      1.386 r
  U0_BANK_TOP/vACC_0_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.113      0.113 f
  U10170/Y (BUFX8MTR)                                    0.078      0.191 f
  U7645/Y (CLKNAND2X8MTR)                                0.039      0.230 r
  U11248/Y (INVX2MTR)                                    0.033      0.262 f
  U3527/Y (CLKNAND2X2MTR)                                0.033      0.295 r
  U2068/Y (OAI21X2MTR)                                   0.041      0.336 f
  U2067/Y (AO21X2MTR)                                    0.118      0.454 f
  U16610/Y (NAND4BX4MTR)                                 0.138      0.592 f
  U9319/Y (INVX4MTR)                                     0.057      0.649 r
  U2486/Y (INVX3MTR)                                     0.035      0.684 f
  U3218/Y (NAND2X6MTR)                                   0.043      0.728 r
  U9814/Y (INVX2MTR)                                     0.035      0.762 f
  U425/Y (AOI21X4MTR)                                    0.075      0.837 r
  U8774/Y (OAI21X8MTR)                                   0.068      0.905 f
  U8757/Y (NAND2X6MTR)                                   0.047      0.953 r
  U9473/Y (NAND2X8MTR)                                   0.046      0.998 f
  U9472/Y (OAI2BB1X4MTR)                                 0.090      1.088 f
  U1885/Y (XOR2X8MTR)                                    0.078      1.166 f
  U9293/Y (OAI211X8MTR)                                  0.096      1.262 r
  U2165/Y (INVX2MTR)                                     0.062      1.325 f
  U9330/Y (OAI22X2MTR)                                   0.061      1.385 r
  U0_BANK_TOP/vACC_3_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_170_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U8426/Y (INVX4MTR)                                     0.041      0.485 r
  U3374/Y (CLKNAND2X2MTR)                                0.040      0.525 f
  U4018/Y (AND2X1MTR)                                    0.103      0.628 f
  U9831/Y (OAI2BB1X2MTR)                                 0.048      0.676 r
  U9786/Y (NOR2X4MTR)                                    0.043      0.719 f
  U547/Y (NAND2X2MTR)                                    0.048      0.767 r
  U6910/Y (INVX2MTR)                                     0.039      0.806 f
  U8163/Y (NAND3X4MTR)                                   0.047      0.853 r
  U4905/Y (NOR2X2MTR)                                    0.046      0.899 f
  U5880/Y (NAND2BX2MTR)                                  0.103      1.003 f
  U2761/Y (NOR2X2MTR)                                    0.113      1.116 r
  U8055/Y (NAND4X2MTR)                                   0.115      1.231 f
  U6382/Y (AOI21X2MTR)                                   0.129      1.360 r
  U6815/Y (NOR2X1MTR)                                    0.055      1.415 f
  PIM_result_reg_170_/D (DFFRHQX4MTR)                    0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_170_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_42_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U8426/Y (INVX4MTR)                                     0.041      0.485 r
  U3374/Y (CLKNAND2X2MTR)                                0.040      0.525 f
  U4018/Y (AND2X1MTR)                                    0.103      0.628 f
  U9831/Y (OAI2BB1X2MTR)                                 0.048      0.676 r
  U9786/Y (NOR2X4MTR)                                    0.043      0.719 f
  U547/Y (NAND2X2MTR)                                    0.048      0.767 r
  U6910/Y (INVX2MTR)                                     0.039      0.806 f
  U8163/Y (NAND3X4MTR)                                   0.047      0.853 r
  U4905/Y (NOR2X2MTR)                                    0.046      0.899 f
  U5880/Y (NAND2BX2MTR)                                  0.103      1.003 f
  U2761/Y (NOR2X2MTR)                                    0.113      1.116 r
  U8055/Y (NAND4X2MTR)                                   0.115      1.231 f
  U6382/Y (AOI21X2MTR)                                   0.129      1.360 r
  U6816/Y (NOR2X1MTR)                                    0.055      1.415 f
  PIM_result_reg_42_/D (DFFRHQX4MTR)                     0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_42_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_298_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U8426/Y (INVX4MTR)                                     0.041      0.485 r
  U3374/Y (CLKNAND2X2MTR)                                0.040      0.525 f
  U4018/Y (AND2X1MTR)                                    0.103      0.628 f
  U9831/Y (OAI2BB1X2MTR)                                 0.048      0.676 r
  U9786/Y (NOR2X4MTR)                                    0.043      0.719 f
  U547/Y (NAND2X2MTR)                                    0.048      0.767 r
  U6910/Y (INVX2MTR)                                     0.039      0.806 f
  U8163/Y (NAND3X4MTR)                                   0.047      0.853 r
  U4905/Y (NOR2X2MTR)                                    0.046      0.899 f
  U5880/Y (NAND2BX2MTR)                                  0.103      1.003 f
  U2761/Y (NOR2X2MTR)                                    0.113      1.116 r
  U8055/Y (NAND4X2MTR)                                   0.115      1.231 f
  U6382/Y (AOI21X2MTR)                                   0.129      1.360 r
  U6817/Y (NOR2X1MTR)                                    0.055      1.415 f
  PIM_result_reg_298_/D (DFFRHQX4MTR)                    0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_298_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_426_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U8426/Y (INVX4MTR)                                     0.041      0.485 r
  U3374/Y (CLKNAND2X2MTR)                                0.040      0.525 f
  U4018/Y (AND2X1MTR)                                    0.103      0.628 f
  U9831/Y (OAI2BB1X2MTR)                                 0.048      0.676 r
  U9786/Y (NOR2X4MTR)                                    0.043      0.719 f
  U547/Y (NAND2X2MTR)                                    0.048      0.767 r
  U6910/Y (INVX2MTR)                                     0.039      0.806 f
  U8163/Y (NAND3X4MTR)                                   0.047      0.853 r
  U4905/Y (NOR2X2MTR)                                    0.046      0.899 f
  U5880/Y (NAND2BX2MTR)                                  0.103      1.003 f
  U2761/Y (NOR2X2MTR)                                    0.113      1.116 r
  U8055/Y (NAND4X2MTR)                                   0.115      1.231 f
  U6382/Y (AOI21X2MTR)                                   0.129      1.360 r
  U7186/Y (NOR2X1MTR)                                    0.055      1.415 f
  PIM_result_reg_426_/D (DFFRHQX4MTR)                    0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_426_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U9416/Y (NAND2X2MTR)                                   0.045      1.248 r
  U10317/Y (NAND2X2MTR)                                  0.049      1.298 f
  U2445/Y (NAND2X4MTR)                                   0.049      1.347 r
  U13275/Y (OAI22X2MTR)                                  0.049      1.396 f
  U0_BANK_TOP/vACC_0_reg_5__19_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U12734/Y (NAND2X12MTR)                                 0.063      0.969 f
  U9735/Y (AOI21X2MTR)                                   0.083      1.052 r
  U1469/Y (XNOR2X2MTR)                                   0.082      1.134 r
  U10338/Y (NAND2BX2MTR)                                 0.071      1.205 f
  U9881/Y (NAND3X4MTR)                                   0.054      1.258 r
  U1513/Y (INVX2MTR)                                     0.048      1.307 f
  U2657/Y (OAI22X2MTR)                                   0.056      1.363 r
  U0_BANK_TOP/vACC_1_reg_4__13_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__13_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.113      0.113 f
  U10170/Y (BUFX8MTR)                                    0.078      0.191 f
  U7645/Y (CLKNAND2X8MTR)                                0.039      0.230 r
  U11248/Y (INVX2MTR)                                    0.033      0.262 f
  U3527/Y (CLKNAND2X2MTR)                                0.033      0.295 r
  U2068/Y (OAI21X2MTR)                                   0.041      0.336 f
  U2067/Y (AO21X2MTR)                                    0.118      0.454 f
  U16610/Y (NAND4BX4MTR)                                 0.138      0.592 f
  U9319/Y (INVX4MTR)                                     0.057      0.649 r
  U2486/Y (INVX3MTR)                                     0.035      0.684 f
  U3218/Y (NAND2X6MTR)                                   0.043      0.728 r
  U9814/Y (INVX2MTR)                                     0.035      0.762 f
  U425/Y (AOI21X4MTR)                                    0.075      0.837 r
  U8774/Y (OAI21X8MTR)                                   0.068      0.905 f
  U8757/Y (NAND2X6MTR)                                   0.047      0.953 r
  U9473/Y (NAND2X8MTR)                                   0.046      0.998 f
  U9472/Y (OAI2BB1X4MTR)                                 0.090      1.088 f
  U1885/Y (XOR2X8MTR)                                    0.078      1.166 f
  U9293/Y (OAI211X8MTR)                                  0.096      1.262 r
  U2165/Y (INVX2MTR)                                     0.062      1.325 f
  U8011/Y (OAI22X2MTR)                                   0.061      1.385 r
  U0_BANK_TOP/vACC_1_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U16012/Y (NAND2X2MTR)                                  0.038      0.409 r
  U1669/Y (OAI2B11X4MTR)                                 0.061      0.470 f
  U1668/Y (OAI2B1X4MTR)                                  0.076      0.546 r
  U668/Y (CLKNAND2X4MTR)                                 0.064      0.610 f
  U8980/Y (INVX4MTR)                                     0.052      0.662 r
  U770/Y (NAND2X4MTR)                                    0.052      0.714 f
  U7145/Y (CLKNAND2X2MTR)                                0.055      0.769 r
  U10664/Y (NAND2BX4MTR)                                 0.065      0.834 f
  U1591/Y (NOR2X8MTR)                                    0.076      0.909 r
  U7195/Y (NAND2X8MTR)                                   0.056      0.965 f
  U1593/Y (AOI21X4MTR)                                   0.075      1.040 r
  U2589/Y (XNOR2X2MTR)                                   0.085      1.125 r
  U1646/Y (OAI22X4MTR)                                   0.072      1.197 f
  U1645/Y (NOR2X6MTR)                                    0.070      1.267 r
  U12929/Y (MXI2X6MTR)                                   0.066      1.332 f
  U2533/Y (CLKNAND2X2MTR)                                0.044      1.376 r
  U13238/Y (OAI2BB1X2MTR)                                0.044      1.420 f
  U0_BANK_TOP/vACC_1_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U16012/Y (NAND2X2MTR)                                  0.038      0.409 r
  U1669/Y (OAI2B11X4MTR)                                 0.061      0.470 f
  U1668/Y (OAI2B1X4MTR)                                  0.076      0.546 r
  U668/Y (CLKNAND2X4MTR)                                 0.064      0.610 f
  U8980/Y (INVX4MTR)                                     0.052      0.662 r
  U770/Y (NAND2X4MTR)                                    0.052      0.714 f
  U7145/Y (CLKNAND2X2MTR)                                0.055      0.769 r
  U10664/Y (NAND2BX4MTR)                                 0.065      0.834 f
  U1591/Y (NOR2X8MTR)                                    0.076      0.909 r
  U7195/Y (NAND2X8MTR)                                   0.056      0.965 f
  U1593/Y (AOI21X4MTR)                                   0.075      1.040 r
  U2589/Y (XNOR2X2MTR)                                   0.085      1.125 r
  U1646/Y (OAI22X4MTR)                                   0.072      1.197 f
  U1645/Y (NOR2X6MTR)                                    0.070      1.267 r
  U12929/Y (MXI2X6MTR)                                   0.066      1.332 f
  U13179/Y (CLKNAND2X2MTR)                               0.044      1.376 r
  U13237/Y (OAI2BB1X2MTR)                                0.044      1.420 f
  U0_BANK_TOP/vACC_3_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_422_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U703/Y (INVX4MTR)                                      0.045      0.508 r
  U2212/Y (INVX2MTR)                                     0.030      0.538 f
  U2213/Y (INVX2MTR)                                     0.060      0.598 r
  U4009/Y (NAND2X1MTR)                                   0.071      0.669 f
  U2116/Y (NAND4X2MTR)                                   0.075      0.744 r
  U2117/Y (INVX2MTR)                                     0.041      0.785 f
  U10751/Y (AND2X2MTR)                                   0.086      0.871 f
  U8137/Y (NOR2BX2MTR)                                   0.089      0.960 f
  U7225/Y (INVX2MTR)                                     0.045      1.005 r
  U3730/Y (OA21X2MTR)                                    0.100      1.105 r
  U11109/Y (OAI22X1MTR)                                  0.063      1.169 f
  U100/Y (NOR3BX2MTR)                                    0.175      1.343 r
  U11506/Y (NOR2X1MTR)                                   0.066      1.409 f
  PIM_result_reg_422_/D (DFFRHQX4MTR)                    0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_422_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_166_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U703/Y (INVX4MTR)                                      0.045      0.508 r
  U2212/Y (INVX2MTR)                                     0.030      0.538 f
  U2213/Y (INVX2MTR)                                     0.060      0.598 r
  U4009/Y (NAND2X1MTR)                                   0.071      0.669 f
  U2116/Y (NAND4X2MTR)                                   0.075      0.744 r
  U2117/Y (INVX2MTR)                                     0.041      0.785 f
  U10751/Y (AND2X2MTR)                                   0.086      0.871 f
  U8137/Y (NOR2BX2MTR)                                   0.089      0.960 f
  U7225/Y (INVX2MTR)                                     0.045      1.005 r
  U3730/Y (OA21X2MTR)                                    0.100      1.105 r
  U11109/Y (OAI22X1MTR)                                  0.063      1.169 f
  U100/Y (NOR3BX2MTR)                                    0.175      1.343 r
  U15446/Y (NOR2X1MTR)                                   0.066      1.409 f
  PIM_result_reg_166_/D (DFFRHQX4MTR)                    0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_166_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_38_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U703/Y (INVX4MTR)                                      0.045      0.508 r
  U2212/Y (INVX2MTR)                                     0.030      0.538 f
  U2213/Y (INVX2MTR)                                     0.060      0.598 r
  U4009/Y (NAND2X1MTR)                                   0.071      0.669 f
  U2116/Y (NAND4X2MTR)                                   0.075      0.744 r
  U2117/Y (INVX2MTR)                                     0.041      0.785 f
  U10751/Y (AND2X2MTR)                                   0.086      0.871 f
  U8137/Y (NOR2BX2MTR)                                   0.089      0.960 f
  U7225/Y (INVX2MTR)                                     0.045      1.005 r
  U3730/Y (OA21X2MTR)                                    0.100      1.105 r
  U11109/Y (OAI22X1MTR)                                  0.063      1.169 f
  U100/Y (NOR3BX2MTR)                                    0.175      1.343 r
  U15447/Y (NOR2X1MTR)                                   0.066      1.409 f
  PIM_result_reg_38_/D (DFFRHQX4MTR)                     0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_38_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_294_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U703/Y (INVX4MTR)                                      0.045      0.508 r
  U2212/Y (INVX2MTR)                                     0.030      0.538 f
  U2213/Y (INVX2MTR)                                     0.060      0.598 r
  U4009/Y (NAND2X1MTR)                                   0.071      0.669 f
  U2116/Y (NAND4X2MTR)                                   0.075      0.744 r
  U2117/Y (INVX2MTR)                                     0.041      0.785 f
  U10751/Y (AND2X2MTR)                                   0.086      0.871 f
  U8137/Y (NOR2BX2MTR)                                   0.089      0.960 f
  U7225/Y (INVX2MTR)                                     0.045      1.005 r
  U3730/Y (OA21X2MTR)                                    0.100      1.105 r
  U11109/Y (OAI22X1MTR)                                  0.063      1.169 f
  U100/Y (NOR3BX2MTR)                                    0.175      1.343 r
  U15445/Y (NOR2X1MTR)                                   0.066      1.409 f
  PIM_result_reg_294_/D (DFFRHQX4MTR)                    0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_294_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U16174/Y (CLKNAND2X16MTR)                              0.072      0.285 r
  U1612/Y (INVX16MTR)                                    0.047      0.332 f
  U1852/Y (INVX24MTR)                                    0.048      0.381 r
  U7119/Y (CLKNAND2X16MTR)                               0.052      0.433 f
  U11716/Y (NOR2X8MTR)                                   0.073      0.506 r
  U6239/Y (INVX4MTR)                                     0.030      0.535 f
  U805/Y (CLKNAND2X2MTR)                                 0.032      0.567 r
  U8970/Y (CLKNAND2X2MTR)                                0.050      0.617 f
  U16412/Y (OAI2BB1X4MTR)                                0.065      0.682 r
  U8843/Y (XNOR2X8MTR)                                   0.084      0.766 r
  U8842/Y (XNOR2X8MTR)                                   0.103      0.869 r
  U1628/Y (XNOR2X2MTR)                                   0.125      0.994 r
  U11469/Y (NOR2X4MTR)                                   0.053      1.047 f
  U293/Y (OAI21X6MTR)                                    0.095      1.142 r
  U1632/Y (INVX2MTR)                                     0.053      1.196 f
  U1973/Y (NOR2X4MTR)                                    0.049      1.245 r
  U1972/Y (NOR2X2MTR)                                    0.034      1.278 f
  U1991/Y (XNOR2X2MTR)                                   0.060      1.338 f
  U1708/Y (NOR2X1MTR)                                    0.055      1.393 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1252/Y (INVX8MTR)                                     0.032      0.400 f
  U1167/Y (INVX6MTR)                                     0.040      0.441 r
  U4137/Y (CLKNAND2X2MTR)                                0.044      0.485 f
  U8371/Y (NAND2X2MTR)                                   0.045      0.530 r
  U4624/Y (OAI21X4MTR)                                   0.058      0.589 f
  U1935/Y (NAND2X5MTR)                                   0.060      0.648 r
  U504/Y (NAND2X6MTR)                                    0.061      0.709 f
  U435/Y (OAI21X4MTR)                                    0.093      0.803 r
  U2932/Y (INVX2MTR)                                     0.047      0.850 f
  U9872/Y (OAI2BB1X4MTR)                                 0.039      0.889 r
  U8950/Y (NAND2X4MTR)                                   0.042      0.931 f
  U2911/Y (NAND2X6MTR)                                   0.044      0.975 r
  U1403/Y (AOI21X2MTR)                                   0.055      1.030 f
  U2368/Y (XNOR2X2MTR)                                   0.079      1.110 f
  U6968/Y (CLKNAND2X4MTR)                                0.046      1.156 r
  U13173/Y (NAND4X6MTR)                                  0.100      1.256 f
  U5819/Y (MXI2X6MTR)                                    0.097      1.353 r
  U11396/Y (OAI22X2MTR)                                  0.060      1.413 f
  U0_BANK_TOP/vACC_2_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U1866/Y (CLKNAND2X4MTR)                                0.041      1.032 r
  U10311/Y (NAND2X2MTR)                                  0.047      1.079 f
  U10310/Y (AOI22X4MTR)                                  0.068      1.146 r
  U6457/Y (OAI2B1X4MTR)                                  0.059      1.205 f
  U4975/Y (NOR2X4MTR)                                    0.057      1.263 r
  U5389/Y (MXI2X4MTR)                                    0.067      1.330 f
  U6360/Y (CLKNAND2X2MTR)                                0.047      1.377 r
  U9410/Y (OAI2BB1X2MTR)                                 0.043      1.420 f
  U0_BANK_TOP/vACC_1_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U11441/Y (CLKNAND2X16MTR)                              0.047      0.260 r
  U11202/Y (NAND2X2MTR)                                  0.072      0.332 f
  U11150/Y (INVX2MTR)                                    0.072      0.404 r
  U6229/Y (NOR2BX2MTR)                                   0.119      0.523 r
  U12372/Y (XNOR2X2MTR)                                  0.090      0.613 r
  U10667/Y (XNOR2X2MTR)                                  0.115      0.728 r
  U9064/Y (XNOR2X4MTR)                                   0.121      0.849 f
  U306/Y (OAI21X2MTR)                                    0.111      0.960 r
  U1888/Y (OAI2BB1X4MTR)                                 0.070      1.031 f
  U1887/Y (NAND2X4MTR)                                   0.053      1.084 r
  U9421/Y (OAI21X6MTR)                                   0.052      1.136 f
  U179/Y (AOI21X3MTR)                                    0.074      1.209 r
  U1809/Y (OAI21X2MTR)                                   0.059      1.268 f
  U10446/Y (XNOR2X2MTR)                                  0.073      1.341 f
  U10444/Y (NOR2X2MTR)                                   0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U2612/Y (INVX12MTR)                                    0.033      0.154 f
  U12417/Y (CLKNAND2X16MTR)                              0.047      0.201 r
  U11441/Y (CLKNAND2X16MTR)                              0.049      0.250 f
  U4025/Y (INVX20MTR)                                    0.052      0.302 r
  U1848/Y (INVX14MTR)                                    0.038      0.340 f
  U2114/Y (INVX10MTR)                                    0.037      0.377 r
  U3497/Y (NOR2X2MTR)                                    0.034      0.411 f
  U4127/Y (INVX2MTR)                                     0.033      0.444 r
  U16622/Y (NAND2X2MTR)                                  0.053      0.497 f
  U13515/Y (OAI21X2MTR)                                  0.101      0.598 r
  U3947/Y (OAI21BX4MTR)                                  0.092      0.690 r
  U13291/Y (AOI21X2MTR)                                  0.064      0.754 f
  U2361/Y (XNOR2X2MTR)                                   0.082      0.836 f
  U3051/Y (NOR2X4MTR)                                    0.088      0.923 r
  U7666/Y (NAND2X2MTR)                                   0.083      1.007 f
  U11852/Y (CLKNAND2X2MTR)                               0.056      1.062 r
  U17023/Y (MXI2X2MTR)                                   0.062      1.124 f
  U9562/Y (NAND2BX2MTR)                                  0.108      1.232 f
  U16484/Y (NAND3BX4MTR)                                 0.101      1.334 f
  U65/Y (NOR2X1MTR)                                      0.068      1.401 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.401 r
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U11441/Y (CLKNAND2X16MTR)                              0.047      0.260 r
  U4025/Y (INVX20MTR)                                    0.039      0.299 f
  U1848/Y (INVX14MTR)                                    0.041      0.340 r
  U2114/Y (INVX10MTR)                                    0.031      0.371 f
  U15899/Y (INVX6MTR)                                    0.030      0.401 r
  U15907/Y (NAND2X1MTR)                                  0.069      0.470 f
  U9119/Y (NOR2X2MTR)                                    0.105      0.575 r
  U5694/Y (NOR2X2MTR)                                    0.055      0.630 f
  U4571/Y (NAND2X3MTR)                                   0.043      0.673 r
  U12339/Y (OAI2BB2X4MTR)                                0.058      0.731 f
  U12210/Y (NOR2X2MTR)                                   0.065      0.796 r
  U1095/Y (XNOR2X2MTR)                                   0.057      0.853 f
  U10656/Y (NOR2X4MTR)                                   0.071      0.923 r
  U12999/Y (NAND2BX4MTR)                                 0.090      1.014 r
  U1096/Y (NAND2X2MTR)                                   0.062      1.076 f
  U3714/Y (AOI2BB1X2MTR)                                 0.127      1.202 f
  U3707/Y (NOR2X4MTR)                                    0.064      1.266 r
  U4267/Y (NAND3BX4MTR)                                  0.067      1.333 f
  U15357/Y (NAND2X2MTR)                                  0.044      1.377 r
  U18881/Y (INVX2MTR)                                    0.030      1.407 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX2MTR)
                                                         0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U4996/Y (CLKNAND2X4MTR)                                0.054      0.704 f
  U659/Y (OAI21X4MTR)                                    0.101      0.805 r
  U8992/Y (AOI21X8MTR)                                   0.067      0.872 f
  U408/Y (AOI2BB1X2MTR)                                  0.115      0.987 f
  U2295/Y (OAI21X3MTR)                                   0.037      1.024 r
  U1675/Y (XNOR2X2MTR)                                   0.089      1.113 r
  U10481/Y (NAND2X4MTR)                                  0.062      1.175 f
  U5466/Y (OAI21X6MTR)                                   0.042      1.217 r
  U15983/Y (AOI2BB1X8MTR)                                0.100      1.317 r
  U9702/Y (NAND2X2MTR)                                   0.045      1.362 f
  U12973/Y (OAI2BB1X2MTR)                                0.038      1.400 r
  U0_BANK_TOP/vACC_1_reg_3__4_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U9448/Y (OAI21X8MTR)                                   0.087      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.212 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.281 f
  U9873/Y (MXI2X8MTR)                                    0.075      1.356 r
  U13042/Y (OAI22X2MTR)                                  0.056      1.412 f
  U0_BANK_TOP/vACC_1_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1252/Y (INVX8MTR)                                     0.032      0.400 f
  U1167/Y (INVX6MTR)                                     0.040      0.441 r
  U4137/Y (CLKNAND2X2MTR)                                0.044      0.485 f
  U8371/Y (NAND2X2MTR)                                   0.045      0.530 r
  U4624/Y (OAI21X4MTR)                                   0.058      0.589 f
  U1935/Y (NAND2X5MTR)                                   0.060      0.648 r
  U504/Y (NAND2X6MTR)                                    0.061      0.709 f
  U435/Y (OAI21X4MTR)                                    0.093      0.803 r
  U2932/Y (INVX2MTR)                                     0.047      0.850 f
  U9872/Y (OAI2BB1X4MTR)                                 0.039      0.889 r
  U8950/Y (NAND2X4MTR)                                   0.042      0.931 f
  U2911/Y (NAND2X6MTR)                                   0.044      0.975 r
  U1403/Y (AOI21X2MTR)                                   0.055      1.030 f
  U2368/Y (XNOR2X2MTR)                                   0.079      1.110 f
  U6968/Y (CLKNAND2X4MTR)                                0.046      1.156 r
  U13173/Y (NAND4X6MTR)                                  0.100      1.256 f
  U5819/Y (MXI2X6MTR)                                    0.097      1.353 r
  U11406/Y (OAI22X2MTR)                                  0.060      1.413 f
  U0_BANK_TOP/vACC_3_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U6871/Y (OAI21X2MTR)                                   0.096      0.970 r
  U8839/Y (AOI21X2MTR)                                   0.069      1.039 f
  U231/Y (XNOR2X1MTR)                                    0.088      1.127 f
  U6177/Y (NAND2X3MTR)                                   0.059      1.186 r
  U6173/Y (NAND3X2MTR)                                   0.089      1.274 f
  U18879/Y (OAI2B2X2MTR)                                 0.124      1.398 f
  U0_BANK_TOP/vACC_0_reg_5__14_/D (DFFRHQX2MTR)          0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U7360/Y (AOI21X4MTR)                                   0.086      1.029 r
  U340/Y (XNOR2X1MTR)                                    0.086      1.115 r
  U9434/Y (NAND2X3MTR)                                   0.061      1.175 f
  U1718/Y (NAND2X2MTR)                                   0.044      1.220 r
  U9444/Y (INVX2MTR)                                     0.028      1.247 f
  U1729/Y (OAI2BB1X4MTR)                                 0.081      1.329 f
  U1724/Y (OAI22X2MTR)                                   0.057      1.386 r
  U0_BANK_TOP/vACC_2_reg_0__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1868/Y (INVX8MTR)                                     0.049      0.356 r
  U12717/Y (INVX16MTR)                                   0.038      0.394 f
  U12678/Y (OR2X12MTR)                                   0.097      0.490 f
  U11579/Y (NOR2X6MTR)                                   0.073      0.563 r
  U1837/Y (OAI21X4MTR)                                   0.055      0.617 f
  U11752/Y (OAI2BB1X4MTR)                                0.054      0.672 r
  U11238/Y (XNOR2X4MTR)                                  0.088      0.760 r
  U11232/Y (XNOR2X2MTR)                                  0.108      0.868 r
  U945/Y (XNOR2X4MTR)                                    0.102      0.969 f
  U1184/Y (NOR2X4MTR)                                    0.091      1.060 r
  U1640/Y (OAI21X8MTR)                                   0.075      1.135 f
  U12395/Y (AOI21X8MTR)                                  0.083      1.219 r
  U2341/Y (OAI21BX4MTR)                                  0.059      1.277 f
  U11623/Y (XNOR2X2MTR)                                  0.065      1.342 f
  U10581/Y (NOR2X1MTR)                                   0.054      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U4996/Y (CLKNAND2X4MTR)                                0.054      0.704 f
  U659/Y (OAI21X4MTR)                                    0.101      0.805 r
  U8992/Y (AOI21X8MTR)                                   0.067      0.872 f
  U408/Y (AOI2BB1X2MTR)                                  0.115      0.987 f
  U2295/Y (OAI21X3MTR)                                   0.037      1.024 r
  U1675/Y (XNOR2X2MTR)                                   0.089      1.113 r
  U10481/Y (NAND2X4MTR)                                  0.062      1.175 f
  U5466/Y (OAI21X6MTR)                                   0.042      1.217 r
  U15983/Y (AOI2BB1X8MTR)                                0.100      1.317 r
  U12923/Y (CLKNAND2X2MTR)                               0.047      1.363 f
  U12974/Y (OAI2BB1X2MTR)                                0.044      1.407 r
  U0_BANK_TOP/vACC_3_reg_3__4_/D (DFFRHQX8MTR)           0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__4_/CK (DFFRHQX8MTR)          0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U1030/Y (INVX4MTR)                                     0.035      0.685 f
  U902/Y (NAND2X2MTR)                                    0.048      0.733 r
  U8194/Y (NAND3X4MTR)                                   0.058      0.791 f
  U10628/Y (NOR2BX4MTR)                                  0.077      0.868 r
  U8795/Y (NAND2X6MTR)                                   0.067      0.935 f
  U8811/Y (NAND2X8MTR)                                   0.047      0.982 r
  U360/Y (INVX4MTR)                                      0.028      1.010 f
  U9210/Y (NAND2X4MTR)                                   0.032      1.042 r
  U364/Y (NAND2BX2MTR)                                   0.054      1.095 f
  U13194/Y (OAI2B11X4MTR)                                0.044      1.140 r
  U2390/Y (OAI2BB1X4MTR)                                 0.062      1.202 f
  U1438/Y (OAI21BX4MTR)                                  0.072      1.274 r
  U16287/Y (OAI2BB1X4MTR)                                0.064      1.338 f
  U2145/Y (NAND2X2MTR)                                   0.041      1.379 r
  U13013/Y (OAI2BB1X2MTR)                                0.041      1.420 f
  U0_BANK_TOP/vACC_3_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.180      0.180 f
  U4122/Y (NAND2X2MTR)                                   0.071      0.251 r
  U1205/Y (INVX2MTR)                                     0.046      0.297 f
  U4726/Y (AOI22X2MTR)                                   0.092      0.389 r
  U4700/Y (AND2X2MTR)                                    0.118      0.507 r
  U14410/Y (NAND3X4MTR)                                  0.088      0.595 f
  U12432/Y (INVX2MTR)                                    0.051      0.646 r
  U8985/Y (AND2X4MTR)                                    0.116      0.762 r
  U5992/Y (NOR2X6MTR)                                    0.040      0.803 f
  U11167/Y (AOI21X8MTR)                                  0.093      0.896 r
  U7620/Y (NAND2X4MTR)                                   0.069      0.965 f
  U2027/Y (OAI2BB2X4MTR)                                 0.096      1.061 f
  U13304/Y (OAI21X2MTR)                                  0.095      1.156 r
  U16377/Y (AOI2B1X4MTR)                                 0.045      1.200 f
  U5258/Y (OAI21X4MTR)                                   0.100      1.300 r
  U8003/Y (CLKNAND2X2MTR)                                0.057      1.357 f
  U1247/Y (OAI2BB1X2MTR)                                 0.043      1.400 r
  U0_BANK_TOP/vACC_2_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1398/Y (BUFX6MTR)                                     0.082      0.210 r
  U10146/Y (NOR2X6MTR)                                   0.043      0.254 f
  U4170/Y (INVX2MTR)                                     0.045      0.298 r
  U3512/Y (INVX2MTR)                                     0.041      0.340 f
  U3532/Y (AOI22X2MTR)                                   0.089      0.428 r
  U4153/Y (OAI2B11X2MTR)                                 0.123      0.551 f
  U4118/Y (INVX2MTR)                                     0.079      0.630 r
  U7790/Y (NAND2X2MTR)                                   0.075      0.705 f
  U7940/Y (AOI21X1MTR)                                   0.113      0.818 r
  U8166/Y (NAND2X4MTR)                                   0.084      0.902 f
  U7651/Y (NAND2BX4MTR)                                  0.052      0.954 r
  U10060/Y (AND2X2MTR)                                   0.095      1.049 r
  U8098/Y (NAND2BX4MTR)                                  0.069      1.118 r
  U10058/Y (OAI21X4MTR)                                  0.045      1.163 f
  U1587/Y (OAI21X6MTR)                                   0.088      1.251 r
  U2524/Y (MXI2X6MTR)                                    0.072      1.324 f
  U11390/Y (OAI22X2MTR)                                  0.061      1.385 r
  U0_BANK_TOP/vACC_1_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U9448/Y (OAI21X8MTR)                                   0.072      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.092      1.041 r
  U284/Y (NOR2X6MTR)                                     0.037      1.078 f
  U5372/Y (INVX6MTR)                                     0.059      1.137 r
  U4847/Y (INVX8MTR)                                     0.038      1.175 f
  U2724/Y (INVX6MTR)                                     0.048      1.222 r
  U77/Y (CLKNAND2X4MTR)                                  0.066      1.288 f
  U11451/Y (OAI22X2MTR)                                  0.075      1.363 r
  U0_BANK_TOP/vACC_0_reg_5__12_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__12_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U1030/Y (INVX4MTR)                                     0.035      0.685 f
  U902/Y (NAND2X2MTR)                                    0.048      0.733 r
  U8194/Y (NAND3X4MTR)                                   0.058      0.791 f
  U10628/Y (NOR2BX4MTR)                                  0.077      0.868 r
  U8795/Y (NAND2X6MTR)                                   0.067      0.935 f
  U8811/Y (NAND2X8MTR)                                   0.047      0.982 r
  U360/Y (INVX4MTR)                                      0.028      1.010 f
  U9210/Y (NAND2X4MTR)                                   0.032      1.042 r
  U364/Y (NAND2BX2MTR)                                   0.054      1.095 f
  U13194/Y (OAI2B11X4MTR)                                0.044      1.140 r
  U2390/Y (OAI2BB1X4MTR)                                 0.062      1.202 f
  U1438/Y (OAI21BX4MTR)                                  0.072      1.274 r
  U16287/Y (OAI2BB1X4MTR)                                0.064      1.338 f
  U2144/Y (NAND2X2MTR)                                   0.041      1.379 r
  U13014/Y (OAI2BB1X2MTR)                                0.041      1.420 f
  U0_BANK_TOP/vACC_0_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6385/Y (BUFX10MTR)                                    0.105      0.363 f
  U7968/Y (INVX14MTR)                                    0.036      0.400 r
  U10123/Y (NAND2X4MTR)                                  0.030      0.430 f
  U2552/Y (INVX2MTR)                                     0.029      0.459 r
  U4918/Y (AOI2B1X2MTR)                                  0.024      0.483 f
  U1635/Y (NAND2X2MTR)                                   0.048      0.531 r
  U1363/Y (CLKNAND2X2MTR)                                0.049      0.581 f
  U5373/Y (INVX3MTR)                                     0.057      0.638 r
  U612/Y (NOR2X2MTR)                                     0.051      0.688 f
  U2978/Y (NOR2X1MTR)                                    0.111      0.800 r
  U2376/Y (NAND2X2MTR)                                   0.092      0.891 f
  U4892/Y (NOR2X1MTR)                                    0.083      0.974 r
  U2172/Y (CLKNAND2X2MTR)                                0.053      1.027 f
  U11011/Y (CLKNAND2X2MTR)                               0.040      1.067 r
  U1936/Y (XNOR2X2MTR)                                   0.073      1.140 r
  U2082/Y (NAND2X4MTR)                                   0.066      1.206 f
  U1649/Y (NAND3X4MTR)                                   0.057      1.262 r
  U2487/Y (MXI2X6MTR)                                    0.062      1.324 f
  U15892/Y (OAI22X2MTR)                                  0.062      1.387 r
  U0_BANK_TOP/vACC_0_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.180      0.180 f
  U4122/Y (NAND2X2MTR)                                   0.071      0.251 r
  U1205/Y (INVX2MTR)                                     0.046      0.297 f
  U4726/Y (AOI22X2MTR)                                   0.092      0.389 r
  U4700/Y (AND2X2MTR)                                    0.118      0.507 r
  U14410/Y (NAND3X4MTR)                                  0.088      0.595 f
  U12432/Y (INVX2MTR)                                    0.051      0.646 r
  U8985/Y (AND2X4MTR)                                    0.116      0.762 r
  U5992/Y (NOR2X6MTR)                                    0.040      0.803 f
  U11167/Y (AOI21X8MTR)                                  0.093      0.896 r
  U5889/Y (NAND2X3MTR)                                   0.062      0.958 f
  U2228/Y (AOI21X4MTR)                                   0.072      1.029 r
  U2550/Y (XNOR2X2MTR)                                   0.086      1.115 r
  U16046/Y (OAI22X4MTR)                                  0.085      1.200 f
  U13377/Y (NOR2X4MTR)                                   0.067      1.267 r
  U2419/Y (MXI2X6MTR)                                    0.065      1.332 f
  U5073/Y (CLKNAND2X2MTR)                                0.043      1.376 r
  U9905/Y (OAI2BB1X2MTR)                                 0.044      1.419 f
  U0_BANK_TOP/vACC_2_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.180      0.180 f
  U4122/Y (NAND2X2MTR)                                   0.071      0.251 r
  U1205/Y (INVX2MTR)                                     0.046      0.297 f
  U4726/Y (AOI22X2MTR)                                   0.092      0.389 r
  U4700/Y (AND2X2MTR)                                    0.118      0.507 r
  U14410/Y (NAND3X4MTR)                                  0.088      0.595 f
  U12432/Y (INVX2MTR)                                    0.051      0.646 r
  U8985/Y (AND2X4MTR)                                    0.116      0.762 r
  U5992/Y (NOR2X6MTR)                                    0.040      0.803 f
  U11167/Y (AOI21X8MTR)                                  0.093      0.896 r
  U7620/Y (NAND2X4MTR)                                   0.069      0.965 f
  U2027/Y (OAI2BB2X4MTR)                                 0.096      1.061 f
  U13304/Y (OAI21X2MTR)                                  0.095      1.156 r
  U16377/Y (AOI2B1X4MTR)                                 0.045      1.200 f
  U5258/Y (OAI21X4MTR)                                   0.100      1.300 r
  U5998/Y (CLKNAND2X2MTR)                                0.057      1.357 f
  U12982/Y (OAI2BB1X2MTR)                                0.043      1.400 r
  U0_BANK_TOP/vACC_0_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_84_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U1428/Y (BUFX12MTR)                                    0.078      0.467 f
  U9918/Y (INVX8MTR)                                     0.036      0.503 r
  U13569/Y (CLKNAND2X2MTR)                               0.039      0.542 f
  U8215/Y (NAND4X2MTR)                                   0.064      0.606 r
  U11651/Y (INVX2MTR)                                    0.045      0.651 f
  U12111/Y (NAND2X4MTR)                                  0.043      0.694 r
  U12062/Y (INVX4MTR)                                    0.038      0.733 f
  U5935/Y (NAND3X2MTR)                                   0.071      0.803 r
  U6876/Y (OAI22X1MTR)                                   0.109      0.912 f
  U13797/Y (AOI211X1MTR)                                 0.117      1.029 r
  U11755/Y (OAI211X1MTR)                                 0.122      1.151 f
  U2715/Y (NOR3X2MTR)                                    0.170      1.321 r
  U15686/Y (NOR2X1MTR)                                   0.060      1.382 f
  PIM_result_reg_84_/D (DFFRQX2MTR)                      0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_84_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_212_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U1428/Y (BUFX12MTR)                                    0.078      0.467 f
  U9918/Y (INVX8MTR)                                     0.036      0.503 r
  U13569/Y (CLKNAND2X2MTR)                               0.039      0.542 f
  U8215/Y (NAND4X2MTR)                                   0.064      0.606 r
  U11651/Y (INVX2MTR)                                    0.045      0.651 f
  U12111/Y (NAND2X4MTR)                                  0.043      0.694 r
  U12062/Y (INVX4MTR)                                    0.038      0.733 f
  U5935/Y (NAND3X2MTR)                                   0.071      0.803 r
  U6876/Y (OAI22X1MTR)                                   0.109      0.912 f
  U13797/Y (AOI211X1MTR)                                 0.117      1.029 r
  U11755/Y (OAI211X1MTR)                                 0.122      1.151 f
  U2715/Y (NOR3X2MTR)                                    0.170      1.321 r
  U15651/Y (NOR2X1MTR)                                   0.060      1.382 f
  PIM_result_reg_212_/D (DFFRQX2MTR)                     0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_212_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_340_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U1428/Y (BUFX12MTR)                                    0.078      0.467 f
  U9918/Y (INVX8MTR)                                     0.036      0.503 r
  U13569/Y (CLKNAND2X2MTR)                               0.039      0.542 f
  U8215/Y (NAND4X2MTR)                                   0.064      0.606 r
  U11651/Y (INVX2MTR)                                    0.045      0.651 f
  U12111/Y (NAND2X4MTR)                                  0.043      0.694 r
  U12062/Y (INVX4MTR)                                    0.038      0.733 f
  U5935/Y (NAND3X2MTR)                                   0.071      0.803 r
  U6876/Y (OAI22X1MTR)                                   0.109      0.912 f
  U13797/Y (AOI211X1MTR)                                 0.117      1.029 r
  U11755/Y (OAI211X1MTR)                                 0.122      1.151 f
  U2715/Y (NOR3X2MTR)                                    0.170      1.321 r
  U15617/Y (NOR2X1MTR)                                   0.060      1.382 f
  PIM_result_reg_340_/D (DFFRQX2MTR)                     0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_340_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_468_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U1428/Y (BUFX12MTR)                                    0.078      0.467 f
  U9918/Y (INVX8MTR)                                     0.036      0.503 r
  U13569/Y (CLKNAND2X2MTR)                               0.039      0.542 f
  U8215/Y (NAND4X2MTR)                                   0.064      0.606 r
  U11651/Y (INVX2MTR)                                    0.045      0.651 f
  U12111/Y (NAND2X4MTR)                                  0.043      0.694 r
  U12062/Y (INVX4MTR)                                    0.038      0.733 f
  U5935/Y (NAND3X2MTR)                                   0.071      0.803 r
  U6876/Y (OAI22X1MTR)                                   0.109      0.912 f
  U13797/Y (AOI211X1MTR)                                 0.117      1.029 r
  U11755/Y (OAI211X1MTR)                                 0.122      1.151 f
  U2715/Y (NOR3X2MTR)                                    0.170      1.321 r
  U15581/Y (NOR2X1MTR)                                   0.060      1.382 f
  PIM_result_reg_468_/D (DFFRQX2MTR)                     0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_468_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U1342/Y (NAND2X4MTR)                                   0.045      1.054 r
  U6261/Y (NAND3X4MTR)                                   0.046      1.100 f
  U1344/Y (OAI211X2MTR)                                  0.051      1.151 r
  U1350/Y (NAND3X4MTR)                                   0.106      1.257 f
  U16096/Y (AOI21X8MTR)                                  0.099      1.356 r
  U13288/Y (OAI22X2MTR)                                  0.053      1.409 f
  U0_BANK_TOP/vACC_3_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U16430/Y (CLKNAND2X16MTR)                              0.062      0.302 f
  U1769/Y (INVX20MTR)                                    0.056      0.358 r
  U9126/Y (NAND2X8MTR)                                   0.049      0.407 f
  U605/Y (NOR2X2MTR)                                     0.078      0.485 r
  U751/Y (XNOR2X1MTR)                                    0.133      0.617 r
  U1092/Y (XNOR2X2MTR)                                   0.114      0.731 r
  U1844/Y (NAND2X2MTR)                                   0.070      0.801 f
  U7301/Y (INVX1MTR)                                     0.056      0.857 r
  U348/Y (AOI21X4MTR)                                    0.035      0.892 f
  U400/Y (OAI21X4MTR)                                    0.084      0.976 r
  U2370/Y (AOI21X4MTR)                                   0.074      1.050 f
  U11779/Y (OAI21X6MTR)                                  0.093      1.144 r
  U13303/Y (NAND2X3MTR)                                  0.048      1.192 f
  U13239/Y (CLKNAND2X2MTR)                               0.045      1.237 r
  U8664/Y (XNOR2X2MTR)                                   0.065      1.302 r
  U8663/Y (NAND2BX2MTR)                                  0.062      1.364 f
  U8661/Y (INVX2MTR)                                     0.034      1.398 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U11441/Y (CLKNAND2X16MTR)                              0.047      0.260 r
  U4025/Y (INVX20MTR)                                    0.039      0.299 f
  U1848/Y (INVX14MTR)                                    0.041      0.340 r
  U688/Y (NAND2X8MTR)                                    0.057      0.397 f
  U608/Y (NOR2X4MTR)                                     0.078      0.475 r
  U9023/Y (XNOR2X1MTR)                                   0.135      0.609 r
  U12283/Y (XNOR2X4MTR)                                  0.146      0.756 r
  U16164/Y (OAI21X2MTR)                                  0.093      0.849 f
  U12065/Y (OAI2BB1X4MTR)                                0.063      0.912 r
  U389/Y (OAI21X2MTR)                                    0.063      0.975 f
  U1748/Y (OAI2B1X4MTR)                                  0.050      1.026 r
  U1143/Y (NOR2X2MTR)                                    0.055      1.081 f
  U13096/Y (NOR2X3MTR)                                   0.070      1.151 r
  U8668/Y (NAND2X3MTR)                                   0.050      1.201 f
  U11132/Y (OAI21X2MTR)                                  0.090      1.291 r
  U12169/Y (XNOR2X2MTR)                                  0.050      1.341 f
  U2702/Y (NOR2X2MTR)                                    0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6385/Y (BUFX10MTR)                                    0.105      0.363 f
  U7968/Y (INVX14MTR)                                    0.036      0.400 r
  U10123/Y (NAND2X4MTR)                                  0.030      0.430 f
  U2552/Y (INVX2MTR)                                     0.029      0.459 r
  U4918/Y (AOI2B1X2MTR)                                  0.024      0.483 f
  U1635/Y (NAND2X2MTR)                                   0.048      0.531 r
  U1363/Y (CLKNAND2X2MTR)                                0.049      0.581 f
  U5373/Y (INVX3MTR)                                     0.057      0.638 r
  U612/Y (NOR2X2MTR)                                     0.051      0.688 f
  U2978/Y (NOR2X1MTR)                                    0.111      0.800 r
  U2376/Y (NAND2X2MTR)                                   0.092      0.891 f
  U4892/Y (NOR2X1MTR)                                    0.083      0.974 r
  U2172/Y (CLKNAND2X2MTR)                                0.053      1.027 f
  U11011/Y (CLKNAND2X2MTR)                               0.040      1.067 r
  U1936/Y (XNOR2X2MTR)                                   0.073      1.140 r
  U2082/Y (NAND2X4MTR)                                   0.066      1.206 f
  U1649/Y (NAND3X4MTR)                                   0.057      1.262 r
  U2487/Y (MXI2X6MTR)                                    0.062      1.324 f
  U15878/Y (OAI22X2MTR)                                  0.062      1.387 r
  U0_BANK_TOP/vACC_3_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7938/Y (NOR2BX4MTR)                                   0.034      0.376 f
  U5971/Y (INVX3MTR)                                     0.030      0.406 r
  U1984/Y (CLKNAND2X4MTR)                                0.038      0.445 f
  U4412/Y (NOR2X4MTR)                                    0.049      0.494 r
  U3573/Y (CLKNAND2X4MTR)                                0.051      0.545 f
  U4265/Y (NAND2X4MTR)                                   0.042      0.587 r
  U4832/Y (NAND2X6MTR)                                   0.052      0.640 f
  U9442/Y (INVX4MTR)                                     0.045      0.685 r
  U4804/Y (NAND2X8MTR)                                   0.046      0.732 f
  U5606/Y (AOI21X4MTR)                                   0.082      0.814 r
  U11875/Y (OA21X8MTR)                                   0.112      0.925 r
  U4298/Y (NAND2X12MTR)                                  0.053      0.978 f
  U1371/Y (NAND2X2MTR)                                   0.039      1.017 r
  U10402/Y (NAND2X2MTR)                                  0.046      1.063 f
  U12976/Y (XNOR2X2MTR)                                  0.073      1.136 f
  U12979/Y (OAI22X4MTR)                                  0.071      1.207 r
  U7292/Y (NAND2X3MTR)                                   0.057      1.264 f
  U10291/Y (NAND3X4MTR)                                  0.052      1.316 r
  U11432/Y (NAND2X2MTR)                                  0.044      1.360 f
  U13016/Y (OAI2BB1X2MTR)                                0.040      1.399 r
  U0_BANK_TOP/vACC_2_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U2064/Y (INVX10MTR)                                    0.035      0.376 f
  U19473/Y (AOI21X2MTR)                                  0.079      0.455 r
  U7860/Y (NAND3X4MTR)                                   0.070      0.526 f
  U7015/Y (CLKNAND2X4MTR)                                0.056      0.582 r
  U947/Y (NAND2X4MTR)                                    0.057      0.639 f
  U10066/Y (INVX3MTR)                                    0.048      0.687 r
  U758/Y (NOR2X6MTR)                                     0.040      0.726 f
  U10039/Y (NOR2X8MTR)                                   0.072      0.798 r
  U10706/Y (NAND2X4MTR)                                  0.050      0.848 f
  U1338/Y (OAI21X6MTR)                                   0.101      0.949 r
  U1692/Y (OAI2BB1X4MTR)                                 0.109      1.058 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.133 r
  U8913/Y (AOI22X4MTR)                                   0.059      1.191 f
  U113/Y (OAI21X4MTR)                                    0.068      1.260 r
  U4903/Y (INVX2MTR)                                     0.063      1.323 f
  U9347/Y (OAI22X2MTR)                                   0.062      1.385 r
  U0_BANK_TOP/vACC_1_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U2064/Y (INVX10MTR)                                    0.035      0.376 f
  U19473/Y (AOI21X2MTR)                                  0.079      0.455 r
  U7860/Y (NAND3X4MTR)                                   0.070      0.526 f
  U7015/Y (CLKNAND2X4MTR)                                0.056      0.582 r
  U947/Y (NAND2X4MTR)                                    0.057      0.639 f
  U10066/Y (INVX3MTR)                                    0.048      0.687 r
  U758/Y (NOR2X6MTR)                                     0.040      0.726 f
  U10039/Y (NOR2X8MTR)                                   0.072      0.798 r
  U10706/Y (NAND2X4MTR)                                  0.050      0.848 f
  U1338/Y (OAI21X6MTR)                                   0.101      0.949 r
  U1692/Y (OAI2BB1X4MTR)                                 0.109      1.058 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.133 r
  U8913/Y (AOI22X4MTR)                                   0.059      1.191 f
  U113/Y (OAI21X4MTR)                                    0.068      1.260 r
  U4903/Y (INVX2MTR)                                     0.063      1.323 f
  U8631/Y (OAI22X2MTR)                                   0.062      1.385 r
  U0_BANK_TOP/vACC_3_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U2073/Y (NOR2X8MTR)                                    0.054      0.747 r
  U6532/Y (INVX4MTR)                                     0.036      0.784 f
  U7249/Y (CLKNAND2X4MTR)                                0.038      0.822 r
  U2985/Y (NOR2X6MTR)                                    0.033      0.855 f
  U9964/Y (NOR2X8MTR)                                    0.056      0.911 r
  U1459/Y (CLKNAND2X12MTR)                               0.059      0.970 f
  U4297/Y (CLKNAND2X4MTR)                                0.039      1.010 r
  U12731/Y (NAND2X4MTR)                                  0.034      1.044 f
  U2714/Y (MXI2X2MTR)                                    0.060      1.104 r
  U16394/Y (AOI2BB2X4MTR)                                0.115      1.219 r
  U1994/Y (OAI2BB1X4MTR)                                 0.064      1.283 f
  U9245/Y (OAI2B1X8MTR)                                  0.074      1.358 r
  U12961/Y (OAI22X2MTR)                                  0.053      1.411 f
  U0_BANK_TOP/vACC_2_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U9933/Y (NAND2X8MTR)                                   0.061      0.967 f
  U2575/Y (AOI21X4MTR)                                   0.079      1.046 r
  U2574/Y (XNOR2X2MTR)                                   0.084      1.130 r
  U9743/Y (OAI22X4MTR)                                   0.072      1.202 f
  U6637/Y (MXI2X4MTR)                                    0.080      1.282 r
  U1316/Y (NAND2X6MTR)                                   0.056      1.338 f
  U10248/Y (NAND2X2MTR)                                  0.041      1.379 r
  U10018/Y (OAI2BB1X2MTR)                                0.040      1.420 f
  U0_BANK_TOP/vACC_3_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U12734/Y (NAND2X12MTR)                                 0.063      0.969 f
  U2607/Y (AOI21X8MTR)                                   0.070      1.039 r
  U2617/Y (XNOR2X8MTR)                                   0.079      1.118 r
  U1648/Y (OAI21X6MTR)                                   0.071      1.189 f
  U1642/Y (AOI2B1X8MTR)                                  0.070      1.259 r
  U1310/Y (MXI2X8MTR)                                    0.061      1.320 f
  U10229/Y (CLKNAND2X2MTR)                               0.055      1.375 r
  U16103/Y (OAI2BB1X2MTR)                                0.045      1.420 f
  U0_BANK_TOP/vACC_0_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U12734/Y (NAND2X12MTR)                                 0.063      0.969 f
  U2607/Y (AOI21X8MTR)                                   0.070      1.039 r
  U2617/Y (XNOR2X8MTR)                                   0.079      1.118 r
  U1648/Y (OAI21X6MTR)                                   0.071      1.189 f
  U1642/Y (AOI2B1X8MTR)                                  0.070      1.259 r
  U1310/Y (MXI2X8MTR)                                    0.061      1.320 f
  U9889/Y (CLKNAND2X2MTR)                                0.055      1.375 r
  U12981/Y (OAI2BB1X2MTR)                                0.045      1.420 f
  U0_BANK_TOP/vACC_2_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U12734/Y (NAND2X12MTR)                                 0.063      0.969 f
  U2607/Y (AOI21X8MTR)                                   0.070      1.039 r
  U2617/Y (XNOR2X8MTR)                                   0.079      1.118 r
  U1648/Y (OAI21X6MTR)                                   0.071      1.189 f
  U1642/Y (AOI2B1X8MTR)                                  0.070      1.259 r
  U1310/Y (MXI2X8MTR)                                    0.061      1.320 f
  U10182/Y (CLKNAND2X2MTR)                               0.055      1.375 r
  U16102/Y (OAI2BB1X2MTR)                                0.045      1.420 f
  U0_BANK_TOP/vACC_1_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U12734/Y (NAND2X12MTR)                                 0.063      0.969 f
  U2607/Y (AOI21X8MTR)                                   0.070      1.039 r
  U2617/Y (XNOR2X8MTR)                                   0.079      1.118 r
  U1648/Y (OAI21X6MTR)                                   0.071      1.189 f
  U1642/Y (AOI2B1X8MTR)                                  0.070      1.259 r
  U1310/Y (MXI2X8MTR)                                    0.061      1.320 f
  U10226/Y (CLKNAND2X2MTR)                               0.055      1.375 r
  U13185/Y (OAI2BB1X2MTR)                                0.045      1.420 f
  U0_BANK_TOP/vACC_3_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.180      0.180 f
  U4122/Y (NAND2X2MTR)                                   0.071      0.251 r
  U1205/Y (INVX2MTR)                                     0.046      0.297 f
  U4726/Y (AOI22X2MTR)                                   0.092      0.389 r
  U4700/Y (AND2X2MTR)                                    0.118      0.507 r
  U14410/Y (NAND3X4MTR)                                  0.088      0.595 f
  U12432/Y (INVX2MTR)                                    0.051      0.646 r
  U8985/Y (AND2X4MTR)                                    0.116      0.762 r
  U5992/Y (NOR2X6MTR)                                    0.040      0.803 f
  U11167/Y (AOI21X8MTR)                                  0.093      0.896 r
  U7620/Y (NAND2X4MTR)                                   0.069      0.965 f
  U2027/Y (OAI2BB2X4MTR)                                 0.096      1.061 f
  U13304/Y (OAI21X2MTR)                                  0.095      1.156 r
  U16377/Y (AOI2B1X4MTR)                                 0.045      1.200 f
  U5258/Y (OAI21X4MTR)                                   0.100      1.300 r
  U5987/Y (CLKNAND2X2MTR)                                0.057      1.357 f
  U13187/Y (OAI2BB1X2MTR)                                0.043      1.400 r
  U0_BANK_TOP/vACC_3_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.180      0.180 f
  U4122/Y (NAND2X2MTR)                                   0.071      0.251 r
  U1205/Y (INVX2MTR)                                     0.046      0.297 f
  U4726/Y (AOI22X2MTR)                                   0.092      0.389 r
  U4700/Y (AND2X2MTR)                                    0.118      0.507 r
  U14410/Y (NAND3X4MTR)                                  0.088      0.595 f
  U12432/Y (INVX2MTR)                                    0.051      0.646 r
  U8985/Y (AND2X4MTR)                                    0.116      0.762 r
  U5992/Y (NOR2X6MTR)                                    0.040      0.803 f
  U11167/Y (AOI21X8MTR)                                  0.093      0.896 r
  U7620/Y (NAND2X4MTR)                                   0.069      0.965 f
  U2027/Y (OAI2BB2X4MTR)                                 0.096      1.061 f
  U13304/Y (OAI21X2MTR)                                  0.095      1.156 r
  U16377/Y (AOI2B1X4MTR)                                 0.045      1.200 f
  U5258/Y (OAI21X4MTR)                                   0.100      1.300 r
  U8007/Y (CLKNAND2X2MTR)                                0.057      1.357 f
  U16225/Y (OAI2BB1X2MTR)                                0.043      1.400 r
  U0_BANK_TOP/vACC_1_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX2MTR)
                                                         0.171      0.171 r
  U9260/Y (CLKNAND2X4MTR)                                0.074      0.246 f
  U7151/Y (OA22X2MTR)                                    0.164      0.410 f
  U5771/Y (AND3X2MTR)                                    0.110      0.520 f
  U9096/Y (NAND3X4MTR)                                   0.058      0.578 r
  U4611/Y (INVX2MTR)                                     0.053      0.631 f
  U2576/Y (NOR2X4MTR)                                    0.095      0.726 r
  U5007/Y (OAI21X6MTR)                                   0.074      0.800 f
  U9471/Y (AOI21X8MTR)                                   0.079      0.879 r
  U6857/Y (OAI21X6MTR)                                   0.070      0.949 f
  U5934/Y (AOI21X2MTR)                                   0.088      1.037 r
  U2429/Y (XNOR2X2MTR)                                   0.092      1.130 r
  U2428/Y (NAND2X4MTR)                                   0.067      1.197 f
  U1636/Y (OAI211X8MTR)                                  0.055      1.251 r
  U1633/Y (MXI2X8MTR)                                    0.070      1.322 f
  U10421/Y (OAI22X2MTR)                                  0.060      1.382 r
  U0_BANK_TOP/vACC_2_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U9303/Y (INVX8MTR)                                     0.028      0.397 f
  U885/Y (NAND2BX2MTR)                                   0.095      0.492 f
  U1281/Y (CLKNAND2X4MTR)                                0.047      0.539 r
  U2431/Y (NAND2X4MTR)                                   0.043      0.582 f
  U1049/Y (NAND2X6MTR)                                   0.058      0.640 r
  U7767/Y (INVX6MTR)                                     0.033      0.673 f
  U1676/Y (NAND2X8MTR)                                   0.035      0.708 r
  U6502/Y (INVX4MTR)                                     0.028      0.736 f
  U2208/Y (NOR2X4MTR)                                    0.046      0.782 r
  U2207/Y (NAND2X4MTR)                                   0.050      0.832 f
  U4816/Y (NAND2X6MTR)                                   0.043      0.875 r
  U2869/Y (NAND2X8MTR)                                   0.057      0.932 f
  U9933/Y (NAND2X8MTR)                                   0.048      0.981 r
  U7204/Y (INVX1MTR)                                     0.036      1.017 f
  U2730/Y (NOR2X1MTR)                                    0.051      1.069 r
  U10342/Y (AOI31X2MTR)                                  0.081      1.150 f
  U10375/Y (NAND3X4MTR)                                  0.059      1.209 r
  U1993/Y (NAND2X4MTR)                                   0.046      1.255 f
  U2580/Y (OAI22X4MTR)                                   0.069      1.324 r
  U12995/Y (OAI22X1MTR)                                  0.083      1.407 f
  U0_BANK_TOP/vACC_0_reg_4__7_/D (DFFRHQX4MTR)           0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U196/Y (NOR2X2MTR)                                     0.080      0.448 r
  U9087/Y (OAI2BB1X2MTR)                                 0.117      0.565 r
  U2472/Y (NOR2X3MTR)                                    0.038      0.602 f
  U2019/Y (NAND2X6MTR)                                   0.048      0.651 r
  U656/Y (NAND2X4MTR)                                    0.055      0.706 f
  U795/Y (CLKNAND2X2MTR)                                 0.053      0.758 r
  U665/Y (INVX2MTR)                                      0.030      0.789 f
  U11970/Y (OAI2BB1X4MTR)                                0.079      0.867 f
  U2939/Y (INVX4MTR)                                     0.043      0.911 r
  U9187/Y (NAND2X8MTR)                                   0.053      0.964 f
  U1377/Y (OAI2BB1X2MTR)                                 0.089      1.053 f
  U9939/Y (AOI31X2MTR)                                   0.083      1.136 r
  U1756/Y (OAI21X4MTR)                                   0.061      1.197 f
  U6666/Y (NOR2X6MTR)                                    0.082      1.279 r
  U8784/Y (OAI21X8MTR)                                   0.062      1.342 f
  U6972/Y (NAND2X2MTR)                                   0.038      1.379 r
  U13070/Y (OAI2BB1X2MTR)                                0.041      1.420 f
  U0_BANK_TOP/vACC_1_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U15989/Y (CLKNAND2X16MTR)                              0.066      0.306 f
  U1584/Y (INVX14MTR)                                    0.063      0.369 r
  U4680/Y (NAND2X8MTR)                                   0.063      0.432 f
  U12598/Y (NOR2X12MTR)                                  0.074      0.506 r
  U13009/Y (XOR2X8MTR)                                   0.085      0.590 r
  U13006/Y (XOR2X8MTR)                                   0.086      0.677 r
  U1105/Y (OAI21X2MTR)                                   0.072      0.749 f
  U1086/Y (OAI2BB1X4MTR)                                 0.060      0.809 r
  U11594/Y (XNOR2X4MTR)                                  0.091      0.899 r
  U11591/Y (XNOR2X8MTR)                                  0.111      1.010 r
  U258/Y (NOR2X6MTR)                                     0.049      1.059 f
  U1883/Y (OAI21X8MTR)                                   0.087      1.147 r
  U11378/Y (AOI21X8MTR)                                  0.062      1.208 f
  U1197/Y (OAI21X2MTR)                                   0.082      1.290 r
  U16158/Y (XNOR2X2MTR)                                  0.050      1.340 f
  U2651/Y (NOR2X2MTR)                                    0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U4835/Y (INVX16MTR)                                    0.030      0.399 f
  U1200/Y (INVX6MTR)                                     0.036      0.434 r
  U816/Y (CLKNAND2X2MTR)                                 0.053      0.488 f
  U2599/Y (NAND3X4MTR)                                   0.061      0.549 r
  U8405/Y (NAND2X6MTR)                                   0.043      0.592 f
  U7795/Y (INVX2MTR)                                     0.051      0.643 r
  U5061/Y (NAND2X4MTR)                                   0.060      0.704 f
  U1336/Y (INVX6MTR)                                     0.051      0.754 r
  U5062/Y (AOI21X6MTR)                                   0.056      0.811 f
  U1554/Y (OAI21X6MTR)                                   0.084      0.895 r
  U3804/Y (INVX4MTR)                                     0.036      0.930 f
  U1335/Y (NOR2X2MTR)                                    0.055      0.985 r
  U8752/Y (NOR2X2MTR)                                    0.040      1.026 f
  U2794/Y (NOR2X2MTR)                                    0.051      1.077 r
  U8075/Y (AOI21X1MTR)                                   0.042      1.119 f
  U9079/Y (OAI2BB1X2MTR)                                 0.051      1.170 r
  U4515/Y (AOI21X2MTR)                                   0.035      1.205 f
  U4505/Y (NAND3X2MTR)                                   0.058      1.264 r
  U11454/Y (OAI2B1X4MTR)                                 0.057      1.320 f
  U10215/Y (OAI2BB2X2MTR)                                0.071      1.391 r
  U0_BANK_TOP/vACC_1_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1868/Y (INVX8MTR)                                     0.049      0.356 r
  U12717/Y (INVX16MTR)                                   0.038      0.394 f
  U1520/Y (INVX14MTR)                                    0.038      0.431 r
  U13249/Y (CLKNAND2X16MTR)                              0.051      0.482 f
  U574/Y (NOR2X8MTR)                                     0.065      0.547 r
  U9098/Y (XNOR2X8MTR)                                   0.080      0.627 r
  U1995/Y (XNOR2X8MTR)                                   0.101      0.728 r
  U10637/Y (OAI21X3MTR)                                  0.067      0.795 f
  U16202/Y (OAI2BB1X4MTR)                                0.057      0.852 r
  U1865/Y (XOR2X8MTR)                                    0.073      0.925 r
  U1867/Y (XNOR2X8MTR)                                   0.109      1.034 r
  U9568/Y (CLKNAND2X4MTR)                                0.073      1.107 f
  U9498/Y (OAI21X3MTR)                                   0.098      1.205 r
  U11681/Y (AOI21X2MTR)                                  0.060      1.265 f
  U15187/Y (OAI21X1MTR)                                  0.042      1.307 r
  U2011/Y (NOR2BX4MTR)                                   0.087      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U9303/Y (INVX8MTR)                                     0.028      0.397 f
  U885/Y (NAND2BX2MTR)                                   0.095      0.492 f
  U1281/Y (CLKNAND2X4MTR)                                0.047      0.539 r
  U2431/Y (NAND2X4MTR)                                   0.043      0.582 f
  U1049/Y (NAND2X6MTR)                                   0.058      0.640 r
  U7767/Y (INVX6MTR)                                     0.033      0.673 f
  U1676/Y (NAND2X8MTR)                                   0.035      0.708 r
  U6502/Y (INVX4MTR)                                     0.028      0.736 f
  U2208/Y (NOR2X4MTR)                                    0.046      0.782 r
  U2207/Y (NAND2X4MTR)                                   0.050      0.832 f
  U4816/Y (NAND2X6MTR)                                   0.043      0.875 r
  U2869/Y (NAND2X8MTR)                                   0.057      0.932 f
  U9933/Y (NAND2X8MTR)                                   0.048      0.981 r
  U7204/Y (INVX1MTR)                                     0.036      1.017 f
  U2730/Y (NOR2X1MTR)                                    0.051      1.069 r
  U10342/Y (AOI31X2MTR)                                  0.081      1.150 f
  U10375/Y (NAND3X4MTR)                                  0.059      1.209 r
  U1993/Y (NAND2X4MTR)                                   0.046      1.255 f
  U2580/Y (OAI22X4MTR)                                   0.069      1.324 r
  U12994/Y (OAI22X1MTR)                                  0.083      1.407 f
  U0_BANK_TOP/vACC_1_reg_4__7_/D (DFFRHQX4MTR)           0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U7360/Y (AOI21X4MTR)                                   0.086      1.029 r
  U340/Y (XNOR2X1MTR)                                    0.086      1.115 r
  U9434/Y (NAND2X3MTR)                                   0.061      1.175 f
  U1718/Y (NAND2X2MTR)                                   0.044      1.220 r
  U9444/Y (INVX2MTR)                                     0.028      1.247 f
  U1729/Y (OAI2BB1X4MTR)                                 0.081      1.329 f
  U10393/Y (OAI22X2MTR)                                  0.057      1.386 r
  U0_BANK_TOP/vACC_1_reg_0__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6385/Y (BUFX10MTR)                                    0.105      0.363 f
  U7968/Y (INVX14MTR)                                    0.036      0.400 r
  U10123/Y (NAND2X4MTR)                                  0.030      0.430 f
  U2552/Y (INVX2MTR)                                     0.029      0.459 r
  U4918/Y (AOI2B1X2MTR)                                  0.024      0.483 f
  U1635/Y (NAND2X2MTR)                                   0.048      0.531 r
  U1363/Y (CLKNAND2X2MTR)                                0.049      0.581 f
  U5373/Y (INVX3MTR)                                     0.057      0.638 r
  U612/Y (NOR2X2MTR)                                     0.051      0.688 f
  U2978/Y (NOR2X1MTR)                                    0.111      0.800 r
  U2376/Y (NAND2X2MTR)                                   0.092      0.891 f
  U4892/Y (NOR2X1MTR)                                    0.083      0.974 r
  U2172/Y (CLKNAND2X2MTR)                                0.053      1.027 f
  U11011/Y (CLKNAND2X2MTR)                               0.040      1.067 r
  U1936/Y (XNOR2X2MTR)                                   0.073      1.140 r
  U2082/Y (NAND2X4MTR)                                   0.066      1.206 f
  U1649/Y (NAND3X4MTR)                                   0.057      1.262 r
  U2487/Y (MXI2X6MTR)                                    0.062      1.324 f
  U16130/Y (OAI22X2MTR)                                  0.062      1.387 r
  U0_BANK_TOP/vACC_2_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U11441/Y (CLKNAND2X16MTR)                              0.047      0.260 r
  U11202/Y (NAND2X2MTR)                                  0.072      0.332 f
  U11150/Y (INVX2MTR)                                    0.072      0.404 r
  U6229/Y (NOR2BX2MTR)                                   0.119      0.523 r
  U12372/Y (XNOR2X2MTR)                                  0.090      0.613 r
  U10667/Y (XNOR2X2MTR)                                  0.115      0.728 r
  U9064/Y (XNOR2X4MTR)                                   0.121      0.849 f
  U306/Y (OAI21X2MTR)                                    0.111      0.960 r
  U1888/Y (OAI2BB1X4MTR)                                 0.070      1.031 f
  U7388/Y (NOR2X3MTR)                                    0.078      1.109 r
  U1168/Y (NOR2X1MTR)                                    0.045      1.154 f
  U16253/Y (OAI2B1X2MTR)                                 0.116      1.270 f
  U2358/Y (XNOR2X2MTR)                                   0.071      1.340 f
  U1078/Y (NOR2X2MTR)                                    0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.180      0.180 f
  U4122/Y (NAND2X2MTR)                                   0.071      0.251 r
  U1205/Y (INVX2MTR)                                     0.046      0.297 f
  U4726/Y (AOI22X2MTR)                                   0.092      0.389 r
  U4700/Y (AND2X2MTR)                                    0.118      0.507 r
  U14410/Y (NAND3X4MTR)                                  0.088      0.595 f
  U12432/Y (INVX2MTR)                                    0.051      0.646 r
  U8985/Y (AND2X4MTR)                                    0.116      0.762 r
  U5992/Y (NOR2X6MTR)                                    0.040      0.803 f
  U11167/Y (AOI21X8MTR)                                  0.093      0.896 r
  U5889/Y (NAND2X3MTR)                                   0.062      0.958 f
  U2228/Y (AOI21X4MTR)                                   0.072      1.029 r
  U2550/Y (XNOR2X2MTR)                                   0.086      1.115 r
  U16046/Y (OAI22X4MTR)                                  0.085      1.200 f
  U13377/Y (NOR2X4MTR)                                   0.067      1.267 r
  U2419/Y (MXI2X6MTR)                                    0.065      1.332 f
  U5080/Y (CLKNAND2X2MTR)                                0.043      1.376 r
  U1021/Y (OAI2BB1X2MTR)                                 0.044      1.419 f
  U0_BANK_TOP/vACC_0_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U10235/Y (NOR2X2MTR)                                   0.077      0.456 r
  U2201/Y (NOR2X3MTR)                                    0.043      0.499 f
  U1486/Y (NAND3X4MTR)                                   0.042      0.542 r
  U7802/Y (AND2X8MTR)                                    0.092      0.633 r
  U9855/Y (INVX2MTR)                                     0.027      0.661 f
  U9795/Y (NAND2BX4MTR)                                  0.082      0.743 f
  U7827/Y (INVX1MTR)                                     0.036      0.779 r
  U5462/Y (OAI21X1MTR)                                   0.088      0.867 f
  U16062/Y (NAND2X1MTR)                                  0.063      0.930 r
  U16053/Y (NAND2X2MTR)                                  0.045      0.975 f
  U13000/Y (AOI2B1X2MTR)                                 0.080      1.055 r
  U11675/Y (OAI2BB1X4MTR)                                0.062      1.117 f
  U233/Y (NAND3X6MTR)                                    0.062      1.179 r
  U9962/Y (NAND2X8MTR)                                   0.048      1.227 f
  U1284/Y (XNOR2X8MTR)                                   0.079      1.306 f
  U7181/Y (OAI2BB2X2MTR)                                 0.082      1.388 r
  U0_BANK_TOP/vACC_1_reg_4__19_/D (DFFRHQX2MTR)          0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U9913/Y (NOR2X4MTR)                                    0.035      0.378 f
  U13270/Y (CLKNAND2X4MTR)                               0.032      0.409 r
  U9852/Y (NAND3X4MTR)                                   0.065      0.474 f
  U9851/Y (NOR2X4MTR)                                    0.063      0.537 r
  U2189/Y (NAND3X6MTR)                                   0.075      0.613 f
  U4824/Y (NAND2BX8MTR)                                  0.098      0.711 f
  U9462/Y (OAI2BB1X4MTR)                                 0.081      0.792 f
  U15951/Y (OAI2BB1X4MTR)                                0.086      0.878 f
  U8795/Y (NAND2X6MTR)                                   0.048      0.926 r
  U9012/Y (NAND2X8MTR)                                   0.055      0.980 f
  U1020/Y (AOI31X4MTR)                                   0.088      1.068 r
  U1575/Y (XNOR2X2MTR)                                   0.085      1.154 r
  U10341/Y (NAND2X3MTR)                                  0.058      1.211 f
  U1300/Y (NAND3X4MTR)                                   0.053      1.264 r
  U16375/Y (MXI2X6MTR)                                   0.061      1.325 f
  U12938/Y (OAI22X2MTR)                                  0.061      1.386 r
  U0_BANK_TOP/vACC_2_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1868/Y (INVX8MTR)                                     0.049      0.356 r
  U12717/Y (INVX16MTR)                                   0.038      0.394 f
  U1520/Y (INVX14MTR)                                    0.038      0.431 r
  U12591/Y (CLKNAND2X16MTR)                              0.047      0.479 f
  U13307/Y (NOR2X4MTR)                                   0.090      0.568 r
  U1586/Y (NAND2X3MTR)                                   0.049      0.617 f
  U1585/Y (CLKNAND2X2MTR)                                0.052      0.669 r
  U2407/Y (XNOR2X2MTR)                                   0.128      0.798 r
  U11175/Y (XNOR2X8MTR)                                  0.123      0.920 r
  U4924/Y (XOR2X8MTR)                                    0.085      1.005 f
  U2080/Y (NOR2X8MTR)                                    0.071      1.076 r
  U9526/Y (OAI21X6MTR)                                   0.058      1.134 f
  U9391/Y (AOI21X8MTR)                                   0.083      1.217 r
  U2602/Y (OAI21X4MTR)                                   0.057      1.274 f
  U2622/Y (XNOR2X2MTR)                                   0.066      1.340 f
  U16082/Y (NOR2X2MTR)                                   0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_34_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.970 f
  U212/Y (NOR2X2MTR)                                     0.134      1.104 r
  U2844/Y (INVX3MTR)                                     0.058      1.162 f
  U17164/Y (OAI211X2MTR)                                 0.104      1.266 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.326 f
  U11511/Y (NOR2X1MTR)                                   0.066      1.391 r
  PIM_result_reg_34_/D (DFFRHQX2MTR)                     0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_34_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_162_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.970 f
  U212/Y (NOR2X2MTR)                                     0.134      1.104 r
  U2844/Y (INVX3MTR)                                     0.058      1.162 f
  U17164/Y (OAI211X2MTR)                                 0.104      1.266 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.326 f
  U11509/Y (NOR2X1MTR)                                   0.066      1.391 r
  PIM_result_reg_162_/D (DFFRHQX2MTR)                    0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_162_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_290_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.970 f
  U212/Y (NOR2X2MTR)                                     0.134      1.104 r
  U2844/Y (INVX3MTR)                                     0.058      1.162 f
  U17164/Y (OAI211X2MTR)                                 0.104      1.266 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.326 f
  U11508/Y (NOR2X1MTR)                                   0.066      1.391 r
  PIM_result_reg_290_/D (DFFRHQX2MTR)                    0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_290_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_418_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.970 f
  U212/Y (NOR2X2MTR)                                     0.134      1.104 r
  U2844/Y (INVX3MTR)                                     0.058      1.162 f
  U17164/Y (OAI211X2MTR)                                 0.104      1.266 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.326 f
  U11510/Y (NOR2X1MTR)                                   0.066      1.391 r
  PIM_result_reg_418_/D (DFFRHQX2MTR)                    0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_418_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U9913/Y (NOR2X4MTR)                                    0.035      0.378 f
  U13270/Y (CLKNAND2X4MTR)                               0.032      0.409 r
  U9852/Y (NAND3X4MTR)                                   0.065      0.474 f
  U9851/Y (NOR2X4MTR)                                    0.063      0.537 r
  U2189/Y (NAND3X6MTR)                                   0.075      0.613 f
  U4824/Y (NAND2BX8MTR)                                  0.098      0.711 f
  U9462/Y (OAI2BB1X4MTR)                                 0.081      0.792 f
  U15951/Y (OAI2BB1X4MTR)                                0.086      0.878 f
  U8795/Y (NAND2X6MTR)                                   0.048      0.926 r
  U9012/Y (NAND2X8MTR)                                   0.055      0.980 f
  U1020/Y (AOI31X4MTR)                                   0.088      1.068 r
  U1575/Y (XNOR2X2MTR)                                   0.085      1.154 r
  U10341/Y (NAND2X3MTR)                                  0.058      1.211 f
  U1300/Y (NAND3X4MTR)                                   0.053      1.264 r
  U16375/Y (MXI2X6MTR)                                   0.061      1.325 f
  U16372/Y (OAI22X2MTR)                                  0.061      1.386 r
  U0_BANK_TOP/vACC_0_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U9913/Y (NOR2X4MTR)                                    0.035      0.378 f
  U13270/Y (CLKNAND2X4MTR)                               0.032      0.409 r
  U9852/Y (NAND3X4MTR)                                   0.065      0.474 f
  U9851/Y (NOR2X4MTR)                                    0.063      0.537 r
  U2189/Y (NAND3X6MTR)                                   0.075      0.613 f
  U4824/Y (NAND2BX8MTR)                                  0.098      0.711 f
  U9462/Y (OAI2BB1X4MTR)                                 0.081      0.792 f
  U15951/Y (OAI2BB1X4MTR)                                0.086      0.878 f
  U8795/Y (NAND2X6MTR)                                   0.048      0.926 r
  U9012/Y (NAND2X8MTR)                                   0.055      0.980 f
  U1020/Y (AOI31X4MTR)                                   0.088      1.068 r
  U1575/Y (XNOR2X2MTR)                                   0.085      1.154 r
  U10341/Y (NAND2X3MTR)                                  0.058      1.211 f
  U1300/Y (NAND3X4MTR)                                   0.053      1.264 r
  U16375/Y (MXI2X6MTR)                                   0.061      1.325 f
  U12937/Y (OAI22X2MTR)                                  0.061      1.386 r
  U0_BANK_TOP/vACC_3_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U8477/Y (BUFX24MTR)                                    0.081      0.456 f
  U2209/Y (INVX2MTR)                                     0.072      0.528 r
  U4603/Y (NAND2X1MTR)                                   0.067      0.595 f
  U8232/Y (AND2X1MTR)                                    0.105      0.700 f
  U6963/Y (AND3X2MTR)                                    0.126      0.827 f
  U6950/Y (INVX2MTR)                                     0.064      0.891 r
  U3026/Y (CLKOR2X2MTR)                                  0.078      0.968 r
  U4289/Y (OR2X2MTR)                                     0.087      1.055 r
  U9474/Y (NAND3X4MTR)                                   0.089      1.144 f
  U8059/Y (INVX2MTR)                                     0.056      1.200 r
  U8665/Y (XOR2X2MTR)                                    0.070      1.270 r
  U2693/Y (INVX2MTR)                                     0.064      1.333 f
  U15275/Y (NOR2X1MTR)                                   0.059      1.392 r
  PIM_result_reg_10_/D (DFFRHQX2MTR)                     0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_10_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_138_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U8477/Y (BUFX24MTR)                                    0.081      0.456 f
  U2209/Y (INVX2MTR)                                     0.072      0.528 r
  U4603/Y (NAND2X1MTR)                                   0.067      0.595 f
  U8232/Y (AND2X1MTR)                                    0.105      0.700 f
  U6963/Y (AND3X2MTR)                                    0.126      0.827 f
  U6950/Y (INVX2MTR)                                     0.064      0.891 r
  U3026/Y (CLKOR2X2MTR)                                  0.078      0.968 r
  U4289/Y (OR2X2MTR)                                     0.087      1.055 r
  U9474/Y (NAND3X4MTR)                                   0.089      1.144 f
  U8059/Y (INVX2MTR)                                     0.056      1.200 r
  U8665/Y (XOR2X2MTR)                                    0.070      1.270 r
  U2693/Y (INVX2MTR)                                     0.064      1.333 f
  U8014/Y (NOR2X1MTR)                                    0.059      1.392 r
  PIM_result_reg_138_/D (DFFRHQX2MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_138_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_266_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U8477/Y (BUFX24MTR)                                    0.081      0.456 f
  U2209/Y (INVX2MTR)                                     0.072      0.528 r
  U4603/Y (NAND2X1MTR)                                   0.067      0.595 f
  U8232/Y (AND2X1MTR)                                    0.105      0.700 f
  U6963/Y (AND3X2MTR)                                    0.126      0.827 f
  U6950/Y (INVX2MTR)                                     0.064      0.891 r
  U3026/Y (CLKOR2X2MTR)                                  0.078      0.968 r
  U4289/Y (OR2X2MTR)                                     0.087      1.055 r
  U9474/Y (NAND3X4MTR)                                   0.089      1.144 f
  U8059/Y (INVX2MTR)                                     0.056      1.200 r
  U8665/Y (XOR2X2MTR)                                    0.070      1.270 r
  U2693/Y (INVX2MTR)                                     0.064      1.333 f
  U11496/Y (NOR2X1MTR)                                   0.059      1.392 r
  PIM_result_reg_266_/D (DFFRHQX2MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_266_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_394_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U8477/Y (BUFX24MTR)                                    0.081      0.456 f
  U2209/Y (INVX2MTR)                                     0.072      0.528 r
  U4603/Y (NAND2X1MTR)                                   0.067      0.595 f
  U8232/Y (AND2X1MTR)                                    0.105      0.700 f
  U6963/Y (AND3X2MTR)                                    0.126      0.827 f
  U6950/Y (INVX2MTR)                                     0.064      0.891 r
  U3026/Y (CLKOR2X2MTR)                                  0.078      0.968 r
  U4289/Y (OR2X2MTR)                                     0.087      1.055 r
  U9474/Y (NAND3X4MTR)                                   0.089      1.144 f
  U8059/Y (INVX2MTR)                                     0.056      1.200 r
  U8665/Y (XOR2X2MTR)                                    0.070      1.270 r
  U2693/Y (INVX2MTR)                                     0.064      1.333 f
  U15274/Y (NOR2X1MTR)                                   0.059      1.392 r
  PIM_result_reg_394_/D (DFFRHQX2MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_394_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7938/Y (NOR2BX4MTR)                                   0.034      0.376 f
  U5971/Y (INVX3MTR)                                     0.030      0.406 r
  U1984/Y (CLKNAND2X4MTR)                                0.038      0.445 f
  U4412/Y (NOR2X4MTR)                                    0.049      0.494 r
  U3573/Y (CLKNAND2X4MTR)                                0.051      0.545 f
  U4265/Y (NAND2X4MTR)                                   0.042      0.587 r
  U4832/Y (NAND2X6MTR)                                   0.052      0.640 f
  U9442/Y (INVX4MTR)                                     0.045      0.685 r
  U4804/Y (NAND2X8MTR)                                   0.046      0.732 f
  U5606/Y (AOI21X4MTR)                                   0.082      0.814 r
  U11875/Y (OA21X8MTR)                                   0.112      0.925 r
  U4298/Y (NAND2X12MTR)                                  0.053      0.978 f
  U6330/Y (INVX10MTR)                                    0.043      1.021 r
  U11700/Y (XNOR2X2MTR)                                  0.065      1.086 r
  U11650/Y (NAND2X2MTR)                                  0.070      1.156 f
  U2691/Y (NAND3X4MTR)                                   0.066      1.222 r
  U2683/Y (MXI2X4MTR)                                    0.070      1.292 f
  U9320/Y (OAI22X2MTR)                                   0.069      1.361 r
  U0_BANK_TOP/vACC_3_reg_1__0_/D (DFFRHQX1MTR)           0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.153      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8534/Y (BUFX24MTR)                                    0.077      0.400 f
  U1193/Y (INVX10MTR)                                    0.042      0.442 r
  U4661/Y (AOI21X4MTR)                                   0.048      0.490 f
  U4653/Y (NAND3X3MTR)                                   0.044      0.534 r
  U2003/Y (NAND2BX4MTR)                                  0.051      0.585 f
  U2002/Y (INVX4MTR)                                     0.042      0.627 r
  U690/Y (NAND2X2MTR)                                    0.072      0.699 f
  U13161/Y (OAI21X6MTR)                                  0.089      0.788 r
  U8682/Y (AOI21X6MTR)                                   0.063      0.851 f
  U397/Y (OA21X4MTR)                                     0.153      1.004 f
  U1763/Y (NAND2X6MTR)                                   0.046      1.050 r
  U254/Y (NAND2X2MTR)                                    0.069      1.119 f
  U1548/Y (NAND3X8MTR)                                   0.068      1.187 r
  U1761/Y (INVX4MTR)                                     0.036      1.223 f
  U9338/Y (CLKNAND2X4MTR)                                0.031      1.253 r
  U12965/Y (NAND3BX4MTR)                                 0.067      1.321 f
  U11139/Y (OAI22X1MTR)                                  0.063      1.384 r
  U0_BANK_TOP/vACC_0_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U15989/Y (CLKNAND2X16MTR)                              0.066      0.306 f
  U1584/Y (INVX14MTR)                                    0.063      0.369 r
  U4680/Y (NAND2X8MTR)                                   0.063      0.432 f
  U12598/Y (NOR2X12MTR)                                  0.074      0.506 r
  U13009/Y (XOR2X8MTR)                                   0.085      0.590 r
  U13006/Y (XOR2X8MTR)                                   0.086      0.677 r
  U1105/Y (OAI21X2MTR)                                   0.072      0.749 f
  U1086/Y (OAI2BB1X4MTR)                                 0.060      0.809 r
  U11594/Y (XNOR2X4MTR)                                  0.091      0.899 r
  U11591/Y (XNOR2X8MTR)                                  0.111      1.010 r
  U258/Y (NOR2X6MTR)                                     0.049      1.059 f
  U1883/Y (OAI21X8MTR)                                   0.087      1.147 r
  U11378/Y (AOI21X8MTR)                                  0.062      1.208 f
  U15967/Y (OAI2B1X2MTR)                                 0.082      1.290 r
  U16167/Y (XNOR2X2MTR)                                  0.050      1.340 f
  U16030/Y (NOR2X2MTR)                                   0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1793/Y (INVX14MTR)                                    0.066      0.373 r
  U8462/Y (NAND2X8MTR)                                   0.065      0.438 f
  U1857/Y (NOR2X6MTR)                                    0.083      0.520 r
  U8642/Y (XNOR2X8MTR)                                   0.087      0.607 r
  U1931/Y (XNOR2X2MTR)                                   0.155      0.762 r
  U16533/Y (XNOR2X8MTR)                                  0.124      0.886 r
  U406/Y (OAI21X2MTR)                                    0.081      0.967 f
  U5919/Y (OAI2BB1X4MTR)                                 0.065      1.032 r
  U8883/Y (NAND2X4MTR)                                   0.055      1.087 f
  U12247/Y (OAI21X6MTR)                                  0.083      1.170 r
  U1810/Y (AOI21X8MTR)                                   0.039      1.208 f
  U1889/Y (OAI21X2MTR)                                   0.082      1.290 r
  U9413/Y (XNOR2X2MTR)                                   0.050      1.340 f
  U9411/Y (NOR2X2MTR)                                    0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U11155/Y (NAND2X2MTR)                                  0.044      0.405 r
  U8945/Y (OAI2BB1X4MTR)                                 0.046      0.451 f
  U9369/Y (NAND2BX4MTR)                                  0.044      0.496 r
  U9366/Y (OAI211X8MTR)                                  0.067      0.563 f
  U3625/Y (INVX2MTR)                                     0.052      0.615 r
  U8961/Y (NAND2X2MTR)                                   0.061      0.677 f
  U3089/Y (INVX4MTR)                                     0.078      0.755 r
  U7875/Y (NAND2X1MTR)                                   0.067      0.822 f
  U2979/Y (AOI21X1MTR)                                   0.071      0.893 r
  U11864/Y (OAI21X2MTR)                                  0.065      0.957 f
  U2884/Y (NOR2X3MTR)                                    0.084      1.041 r
  U6774/Y (OAI21X6MTR)                                   0.053      1.094 f
  U1782/Y (NAND2X4MTR)                                   0.056      1.150 r
  U13335/Y (NOR2X12MTR)                                  0.039      1.189 f
  U10011/Y (INVX12MTR)                                   0.040      1.230 r
  U2478/Y (NAND2X4MTR)                                   0.043      1.272 f
  U13331/Y (AOI21X6MTR)                                  0.083      1.355 r
  U16123/Y (OAI22X2MTR)                                  0.055      1.410 f
  U0_BANK_TOP/vACC_3_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U2612/Y (INVX12MTR)                                    0.033      0.154 f
  U12417/Y (CLKNAND2X16MTR)                              0.047      0.201 r
  U16174/Y (CLKNAND2X16MTR)                              0.079      0.281 f
  U1613/Y (INVX16MTR)                                    0.073      0.354 r
  U1079/Y (INVX24MTR)                                    0.043      0.397 f
  U1051/Y (NAND2X6MTR)                                   0.037      0.434 r
  U1656/Y (NOR2X4MTR)                                    0.029      0.463 f
  U1655/Y (OAI21X4MTR)                                   0.089      0.552 r
  U7078/Y (CLKNAND2X4MTR)                                0.066      0.617 f
  U576/Y (NAND2X6MTR)                                    0.048      0.666 r
  U10736/Y (CLKNAND2X2MTR)                               0.048      0.714 f
  U10655/Y (NAND2X3MTR)                                  0.041      0.755 r
  U8701/Y (XNOR2X4MTR)                                   0.084      0.839 r
  U450/Y (NOR2X6MTR)                                     0.050      0.889 f
  U10517/Y (INVX2MTR)                                    0.043      0.933 r
  U2355/Y (CLKNAND2X4MTR)                                0.044      0.977 f
  U1941/Y (AOI21X4MTR)                                   0.087      1.064 r
  U1940/Y (AOI2BB1X8MTR)                                 0.096      1.160 r
  U145/Y (NAND2X2MTR)                                    0.064      1.224 f
  U10337/Y (AND2X4MTR)                                   0.092      1.315 f
  U10295/Y (NOR2X4MTR)                                   0.061      1.376 r
  U10274/Y (NOR2X2MTR)                                   0.037      1.413 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U196/Y (NOR2X2MTR)                                     0.080      0.448 r
  U9087/Y (OAI2BB1X2MTR)                                 0.117      0.565 r
  U2472/Y (NOR2X3MTR)                                    0.038      0.602 f
  U2019/Y (NAND2X6MTR)                                   0.048      0.651 r
  U656/Y (NAND2X4MTR)                                    0.055      0.706 f
  U795/Y (CLKNAND2X2MTR)                                 0.053      0.758 r
  U665/Y (INVX2MTR)                                      0.030      0.789 f
  U11970/Y (OAI2BB1X4MTR)                                0.079      0.867 f
  U2939/Y (INVX4MTR)                                     0.043      0.911 r
  U9187/Y (NAND2X8MTR)                                   0.053      0.964 f
  U1377/Y (OAI2BB1X2MTR)                                 0.089      1.053 f
  U9939/Y (AOI31X2MTR)                                   0.083      1.136 r
  U1756/Y (OAI21X4MTR)                                   0.061      1.197 f
  U6666/Y (NOR2X6MTR)                                    0.082      1.279 r
  U8784/Y (OAI21X8MTR)                                   0.062      1.342 f
  U10606/Y (CLKNAND2X2MTR)                               0.037      1.378 r
  U1461/Y (OAI2BB1X2MTR)                                 0.041      1.419 f
  U0_BANK_TOP/vACC_3_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7035/Y (INVX6MTR)                                     0.049      0.372 r
  U1259/Y (INVX4MTR)                                     0.034      0.406 f
  U1214/Y (INVX4MTR)                                     0.030      0.437 r
  U10991/Y (NAND2X1MTR)                                  0.052      0.488 f
  U9491/Y (OAI2B1X4MTR)                                  0.109      0.597 f
  U9487/Y (OAI2BB1X4MTR)                                 0.057      0.654 r
  U1683/Y (NAND2X2MTR)                                   0.070      0.724 f
  U5643/Y (OAI21X6MTR)                                   0.090      0.814 r
  U9129/Y (AOI21X8MTR)                                   0.064      0.878 f
  U1331/Y (OAI21X6MTR)                                   0.047      0.925 r
  U8787/Y (AOI21X2MTR)                                   0.066      0.991 f
  U9577/Y (XNOR2X1MTR)                                   0.089      1.080 f
  U9401/Y (OAI22X4MTR)                                   0.121      1.201 r
  U9919/Y (NOR2X4MTR)                                    0.043      1.245 f
  U8716/Y (NOR2X4MTR)                                    0.063      1.307 r
  U9916/Y (OAI2BB1X4MTR)                                 0.093      1.400 r
  U0_BANK_TOP/vACC_2_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_276_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U10854/Y (CLKNAND2X2MTR)                               0.040      0.539 f
  U7379/Y (AND2X4MTR)                                    0.074      0.613 f
  U7748/Y (CLKNAND2X4MTR)                                0.030      0.643 r
  U3106/Y (INVX2MTR)                                     0.046      0.689 f
  U8871/Y (AND2X4MTR)                                    0.082      0.771 f
  U8178/Y (NAND2X2MTR)                                   0.035      0.806 r
  U4911/Y (INVX3MTR)                                     0.032      0.838 f
  U7242/Y (NAND2X2MTR)                                   0.038      0.877 r
  U9581/Y (NOR2X4MTR)                                    0.037      0.914 f
  U9535/Y (CLKNAND2X2MTR)                                0.052      0.966 r
  U14914/Y (NOR2X1MTR)                                   0.047      1.013 f
  U11561/Y (NAND4BX2MTR)                                 0.131      1.143 f
  U4834/Y (NOR3X2MTR)                                    0.175      1.318 r
  U15633/Y (NOR2X1MTR)                                   0.066      1.385 f
  PIM_result_reg_276_/D (DFFRHQX1MTR)                    0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_276_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U10854/Y (CLKNAND2X2MTR)                               0.040      0.539 f
  U7379/Y (AND2X4MTR)                                    0.074      0.613 f
  U7748/Y (CLKNAND2X4MTR)                                0.030      0.643 r
  U3106/Y (INVX2MTR)                                     0.046      0.689 f
  U8871/Y (AND2X4MTR)                                    0.082      0.771 f
  U8178/Y (NAND2X2MTR)                                   0.035      0.806 r
  U4911/Y (INVX3MTR)                                     0.032      0.838 f
  U7242/Y (NAND2X2MTR)                                   0.038      0.877 r
  U9581/Y (NOR2X4MTR)                                    0.037      0.914 f
  U9535/Y (CLKNAND2X2MTR)                                0.052      0.966 r
  U14914/Y (NOR2X1MTR)                                   0.047      1.013 f
  U11561/Y (NAND4BX2MTR)                                 0.131      1.143 f
  U4834/Y (NOR3X2MTR)                                    0.175      1.318 r
  U15703/Y (NOR2X1MTR)                                   0.066      1.385 f
  PIM_result_reg_20_/D (DFFRHQX1MTR)                     0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_20_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_148_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U10854/Y (CLKNAND2X2MTR)                               0.040      0.539 f
  U7379/Y (AND2X4MTR)                                    0.074      0.613 f
  U7748/Y (CLKNAND2X4MTR)                                0.030      0.643 r
  U3106/Y (INVX2MTR)                                     0.046      0.689 f
  U8871/Y (AND2X4MTR)                                    0.082      0.771 f
  U8178/Y (NAND2X2MTR)                                   0.035      0.806 r
  U4911/Y (INVX3MTR)                                     0.032      0.838 f
  U7242/Y (NAND2X2MTR)                                   0.038      0.877 r
  U9581/Y (NOR2X4MTR)                                    0.037      0.914 f
  U9535/Y (CLKNAND2X2MTR)                                0.052      0.966 r
  U14914/Y (NOR2X1MTR)                                   0.047      1.013 f
  U11561/Y (NAND4BX2MTR)                                 0.131      1.143 f
  U4834/Y (NOR3X2MTR)                                    0.175      1.318 r
  U11449/Y (NOR2X1MTR)                                   0.066      1.385 f
  PIM_result_reg_148_/D (DFFRHQX1MTR)                    0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_148_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_404_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U10854/Y (CLKNAND2X2MTR)                               0.040      0.539 f
  U7379/Y (AND2X4MTR)                                    0.074      0.613 f
  U7748/Y (CLKNAND2X4MTR)                                0.030      0.643 r
  U3106/Y (INVX2MTR)                                     0.046      0.689 f
  U8871/Y (AND2X4MTR)                                    0.082      0.771 f
  U8178/Y (NAND2X2MTR)                                   0.035      0.806 r
  U4911/Y (INVX3MTR)                                     0.032      0.838 f
  U7242/Y (NAND2X2MTR)                                   0.038      0.877 r
  U9581/Y (NOR2X4MTR)                                    0.037      0.914 f
  U9535/Y (CLKNAND2X2MTR)                                0.052      0.966 r
  U14914/Y (NOR2X1MTR)                                   0.047      1.013 f
  U11561/Y (NAND4BX2MTR)                                 0.131      1.143 f
  U4834/Y (NOR3X2MTR)                                    0.175      1.318 r
  U15600/Y (NOR2X1MTR)                                   0.066      1.385 f
  PIM_result_reg_404_/D (DFFRHQX1MTR)                    0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_404_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1793/Y (INVX14MTR)                                    0.066      0.373 r
  U11819/Y (NAND2X12MTR)                                 0.051      0.424 f
  U1106/Y (INVX8MTR)                                     0.041      0.465 r
  U671/Y (NAND2X4MTR)                                    0.059      0.524 f
  U6576/Y (XNOR2X8MTR)                                   0.079      0.603 r
  U1812/Y (XNOR2X8MTR)                                   0.100      0.703 r
  U7718/Y (XNOR2X8MTR)                                   0.097      0.801 r
  U16141/Y (XNOR2X8MTR)                                  0.106      0.907 r
  U11183/Y (XOR2X8MTR)                                   0.117      1.024 r
  U11522/Y (NAND2X8MTR)                                  0.056      1.080 f
  U1799/Y (OAI21X6MTR)                                   0.092      1.171 r
  U10400/Y (AOI21X8MTR)                                  0.044      1.216 f
  U1511/Y (OAI21X4MTR)                                   0.075      1.290 r
  U12665/Y (XNOR2X2MTR)                                  0.076      1.367 r
  U1399/Y (NOR2X1MTR)                                    0.050      1.417 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.417 f
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.097      1.418
  data required time                                                1.418
  --------------------------------------------------------------------------
  data required time                                                1.418
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U2612/Y (INVX12MTR)                                    0.033      0.154 f
  U12417/Y (CLKNAND2X16MTR)                              0.047      0.201 r
  U16174/Y (CLKNAND2X16MTR)                              0.079      0.281 f
  U1612/Y (INVX16MTR)                                    0.064      0.344 r
  U1750/Y (INVX18MTR)                                    0.044      0.389 f
  U9182/Y (NAND2X4MTR)                                   0.049      0.438 r
  U11089/Y (INVX4MTR)                                    0.032      0.469 f
  U4030/S (ADDHX4MTR)                                    0.084      0.554 f
  U6514/Y (NAND2BX2MTR)                                  0.126      0.680 f
  U13352/Y (OAI2BB1X1MTR)                                0.113      0.792 f
  U10649/Y (OAI21X2MTR)                                  0.078      0.871 r
  U6896/Y (NAND2X2MTR)                                   0.107      0.977 f
  U1804/Y (NOR2X6MTR)                                    0.097      1.075 r
  U2075/Y (NOR2X6MTR)                                    0.044      1.119 f
  U13308/Y (AOI21X8MTR)                                  0.095      1.214 r
  U2018/Y (OAI21X4MTR)                                   0.058      1.272 f
  U16004/Y (XNOR2X2MTR)                                  0.068      1.340 f
  U87/Y (NOR2X2MTR)                                      0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.180      0.180 f
  U4122/Y (NAND2X2MTR)                                   0.071      0.251 r
  U1205/Y (INVX2MTR)                                     0.046      0.297 f
  U4726/Y (AOI22X2MTR)                                   0.092      0.389 r
  U4700/Y (AND2X2MTR)                                    0.118      0.507 r
  U14410/Y (NAND3X4MTR)                                  0.088      0.595 f
  U12432/Y (INVX2MTR)                                    0.051      0.646 r
  U8985/Y (AND2X4MTR)                                    0.116      0.762 r
  U5992/Y (NOR2X6MTR)                                    0.040      0.803 f
  U11167/Y (AOI21X8MTR)                                  0.093      0.896 r
  U5889/Y (NAND2X3MTR)                                   0.062      0.958 f
  U2228/Y (AOI21X4MTR)                                   0.072      1.029 r
  U2550/Y (XNOR2X2MTR)                                   0.086      1.115 r
  U16046/Y (OAI22X4MTR)                                  0.085      1.200 f
  U13377/Y (NOR2X4MTR)                                   0.067      1.267 r
  U2419/Y (MXI2X6MTR)                                    0.065      1.332 f
  U5070/Y (CLKNAND2X2MTR)                                0.043      1.376 r
  U16592/Y (OAI2BB1X2MTR)                                0.044      1.419 f
  U0_BANK_TOP/vACC_3_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U8938/Y (INVX24MTR)                                    0.035      0.303 f
  U2307/Y (INVX8MTR)                                     0.045      0.348 r
  U1275/Y (INVX8MTR)                                     0.033      0.381 f
  U7446/Y (CLKNAND2X2MTR)                                0.035      0.416 r
  U16258/Y (NAND4X4MTR)                                  0.072      0.488 f
  U976/Y (NAND2X2MTR)                                    0.071      0.559 r
  U6940/Y (INVX4MTR)                                     0.039      0.597 f
  U3849/Y (NOR2X2MTR)                                    0.101      0.698 r
  U2978/Y (NOR2X1MTR)                                    0.092      0.790 f
  U3791/Y (AOI21X4MTR)                                   0.113      0.903 r
  U2895/Y (OAI21X2MTR)                                   0.067      0.970 f
  U2177/Y (AOI21X2MTR)                                   0.076      1.046 r
  U6781/Y (XNOR2X2MTR)                                   0.082      1.128 r
  U9387/Y (NAND2BX2MTR)                                  0.071      1.198 f
  U8857/Y (NAND3X4MTR)                                   0.061      1.259 r
  U8850/Y (MXI2X6MTR)                                    0.065      1.325 f
  U17655/Y (OAI22X2MTR)                                  0.061      1.386 r
  U0_BANK_TOP/vACC_0_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U9933/Y (NAND2X8MTR)                                   0.061      0.967 f
  U2575/Y (AOI21X4MTR)                                   0.079      1.046 r
  U2574/Y (XNOR2X2MTR)                                   0.084      1.130 r
  U9743/Y (OAI22X4MTR)                                   0.072      1.202 f
  U13234/Y (NOR2X1MTR)                                   0.119      1.321 r
  U8625/Y (OAI22X2MTR)                                   0.066      1.387 f
  U0_BANK_TOP/vACC_1_reg_4__12_/D (DFFRHQX1MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__12_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U9933/Y (NAND2X8MTR)                                   0.061      0.967 f
  U2575/Y (AOI21X4MTR)                                   0.079      1.046 r
  U2574/Y (XNOR2X2MTR)                                   0.084      1.130 r
  U9743/Y (OAI22X4MTR)                                   0.072      1.202 f
  U13234/Y (NOR2X1MTR)                                   0.119      1.321 r
  U4255/Y (OAI22X2MTR)                                   0.066      1.387 f
  U0_BANK_TOP/vACC_2_reg_4__12_/D (DFFRHQX1MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__12_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U2073/Y (NOR2X8MTR)                                    0.054      0.747 r
  U6532/Y (INVX4MTR)                                     0.036      0.784 f
  U7249/Y (CLKNAND2X4MTR)                                0.038      0.822 r
  U2985/Y (NOR2X6MTR)                                    0.033      0.855 f
  U9964/Y (NOR2X8MTR)                                    0.056      0.911 r
  U1459/Y (CLKNAND2X12MTR)                               0.059      0.970 f
  U12904/Y (XNOR2X2MTR)                                  0.091      1.062 f
  U1348/Y (AOI22X2MTR)                                   0.109      1.171 r
  U9399/Y (OAI2B1X4MTR)                                  0.068      1.239 f
  U2677/Y (OAI22X4MTR)                                   0.084      1.323 r
  U18740/Y (OAI22X2MTR)                                  0.065      1.387 f
  U0_BANK_TOP/vACC_3_reg_6__0_/D (DFFRHQX1MTR)           0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U2064/Y (INVX10MTR)                                    0.035      0.376 f
  U19473/Y (AOI21X2MTR)                                  0.079      0.455 r
  U7860/Y (NAND3X4MTR)                                   0.070      0.526 f
  U7015/Y (CLKNAND2X4MTR)                                0.056      0.582 r
  U947/Y (NAND2X4MTR)                                    0.057      0.639 f
  U10066/Y (INVX3MTR)                                    0.048      0.687 r
  U758/Y (NOR2X6MTR)                                     0.040      0.726 f
  U10039/Y (NOR2X8MTR)                                   0.072      0.798 r
  U10706/Y (NAND2X4MTR)                                  0.050      0.848 f
  U1338/Y (OAI21X6MTR)                                   0.101      0.949 r
  U1692/Y (OAI2BB1X4MTR)                                 0.109      1.058 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.133 r
  U8913/Y (AOI22X4MTR)                                   0.059      1.191 f
  U113/Y (OAI21X4MTR)                                    0.068      1.260 r
  U12131/Y (OAI2B1X8MTR)                                 0.070      1.330 f
  U17690/Y (OAI22X2MTR)                                  0.056      1.386 r
  U0_BANK_TOP/vACC_0_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U2612/Y (INVX12MTR)                                    0.033      0.154 f
  U12417/Y (CLKNAND2X16MTR)                              0.047      0.201 r
  U16174/Y (CLKNAND2X16MTR)                              0.079      0.281 f
  U1615/Y (INVX14MTR)                                    0.077      0.357 r
  U1658/Y (INVX4MTR)                                     0.033      0.390 f
  U1048/Y (CLKNAND2X4MTR)                                0.030      0.420 r
  U8719/Y (NAND2BX4MTR)                                  0.075      0.495 r
  U1007/Y (INVX2MTR)                                     0.035      0.530 f
  U1904/Y (NOR2X4MTR)                                    0.063      0.593 r
  U11437/Y (AOI21X8MTR)                                  0.058      0.651 f
  U741/Y (OAI21X3MTR)                                    0.074      0.725 r
  U10645/Y (XNOR2X2MTR)                                  0.091      0.816 r
  U3128/Y (NOR2X4MTR)                                    0.056      0.872 f
  U8813/Y (NAND2BX4MTR)                                  0.095      0.967 f
  U482/Y (NAND2X2MTR)                                    0.038      1.005 r
  U405/Y (INVX2MTR)                                      0.041      1.046 f
  U2373/Y (AOI21X6MTR)                                   0.076      1.122 r
  U10419/Y (XNOR2X4MTR)                                  0.098      1.220 r
  U9355/Y (NAND2BX4MTR)                                  0.098      1.318 r
  U13221/Y (NOR2X4MTR)                                   0.031      1.349 f
  U66/Y (NOR2X2MTR)                                      0.054      1.402 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.402 r
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7938/Y (NOR2BX4MTR)                                   0.034      0.376 f
  U5971/Y (INVX3MTR)                                     0.030      0.406 r
  U1984/Y (CLKNAND2X4MTR)                                0.038      0.445 f
  U4412/Y (NOR2X4MTR)                                    0.049      0.494 r
  U3573/Y (CLKNAND2X4MTR)                                0.051      0.545 f
  U4265/Y (NAND2X4MTR)                                   0.042      0.587 r
  U4832/Y (NAND2X6MTR)                                   0.052      0.640 f
  U9442/Y (INVX4MTR)                                     0.045      0.685 r
  U4804/Y (NAND2X8MTR)                                   0.046      0.732 f
  U5606/Y (AOI21X4MTR)                                   0.082      0.814 r
  U11875/Y (OA21X8MTR)                                   0.112      0.925 r
  U4298/Y (NAND2X12MTR)                                  0.053      0.978 f
  U1369/Y (NAND2X3MTR)                                   0.039      1.017 r
  U2733/Y (CLKNAND2X4MTR)                                0.037      1.054 f
  U1678/Y (XNOR2X2MTR)                                   0.073      1.126 f
  U16652/Y (OAI22X4MTR)                                  0.073      1.200 r
  U12873/Y (NOR3X4MTR)                                   0.045      1.245 f
  U9619/Y (NOR2X4MTR)                                    0.062      1.307 r
  U6144/Y (CLKNAND2X2MTR)                                0.053      1.360 f
  U6170/Y (CLKNAND2X2MTR)                                0.040      1.400 r
  U0_BANK_TOP/vACC_3_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U1488/Y (CLKNAND2X12MTR)                               0.054      0.267 r
  U798/Y (INVX4MTR)                                      0.044      0.311 f
  U16042/Y (INVX4MTR)                                    0.053      0.364 r
  U16079/Y (NAND2BX2MTR)                                 0.070      0.433 f
  U5180/Y (NOR2X2MTR)                                    0.099      0.532 r
  U9061/Y (NOR2X3MTR)                                    0.048      0.580 f
  U11598/Y (AOI21X6MTR)                                  0.101      0.681 r
  U10720/Y (OAI21X6MTR)                                  0.057      0.738 f
  U3451/Y (XNOR2X2MTR)                                   0.070      0.808 r
  U11581/Y (NAND2X4MTR)                                  0.064      0.873 f
  U10577/Y (INVX3MTR)                                    0.054      0.927 r
  U7247/Y (NAND2X4MTR)                                   0.050      0.977 f
  U2809/Y (AOI2BB1X4MTR)                                 0.108      1.085 f
  U11746/Y (OAI2B1X4MTR)                                 0.039      1.125 r
  U1842/Y (MXI2X2MTR)                                    0.108      1.233 r
  U8036/Y (NAND3X2MTR)                                   0.088      1.321 f
  U11533/Y (CLKAND2X2MTR)                                0.091      1.412 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U8938/Y (INVX24MTR)                                    0.035      0.303 f
  U2307/Y (INVX8MTR)                                     0.045      0.348 r
  U1275/Y (INVX8MTR)                                     0.033      0.381 f
  U7446/Y (CLKNAND2X2MTR)                                0.035      0.416 r
  U16258/Y (NAND4X4MTR)                                  0.072      0.488 f
  U976/Y (NAND2X2MTR)                                    0.071      0.559 r
  U6940/Y (INVX4MTR)                                     0.039      0.597 f
  U3849/Y (NOR2X2MTR)                                    0.101      0.698 r
  U2978/Y (NOR2X1MTR)                                    0.092      0.790 f
  U3791/Y (AOI21X4MTR)                                   0.113      0.903 r
  U2895/Y (OAI21X2MTR)                                   0.067      0.970 f
  U2177/Y (AOI21X2MTR)                                   0.076      1.046 r
  U6781/Y (XNOR2X2MTR)                                   0.082      1.128 r
  U9387/Y (NAND2BX2MTR)                                  0.071      1.198 f
  U8857/Y (NAND3X4MTR)                                   0.061      1.259 r
  U8850/Y (MXI2X6MTR)                                    0.065      1.325 f
  U9323/Y (OAI22X2MTR)                                   0.061      1.386 r
  U0_BANK_TOP/vACC_2_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U8938/Y (INVX24MTR)                                    0.035      0.303 f
  U2307/Y (INVX8MTR)                                     0.045      0.348 r
  U1275/Y (INVX8MTR)                                     0.033      0.381 f
  U7446/Y (CLKNAND2X2MTR)                                0.035      0.416 r
  U16258/Y (NAND4X4MTR)                                  0.072      0.488 f
  U976/Y (NAND2X2MTR)                                    0.071      0.559 r
  U6940/Y (INVX4MTR)                                     0.039      0.597 f
  U3849/Y (NOR2X2MTR)                                    0.101      0.698 r
  U2978/Y (NOR2X1MTR)                                    0.092      0.790 f
  U3791/Y (AOI21X4MTR)                                   0.113      0.903 r
  U2895/Y (OAI21X2MTR)                                   0.067      0.970 f
  U2177/Y (AOI21X2MTR)                                   0.076      1.046 r
  U6781/Y (XNOR2X2MTR)                                   0.082      1.128 r
  U9387/Y (NAND2BX2MTR)                                  0.071      1.198 f
  U8857/Y (NAND3X4MTR)                                   0.061      1.259 r
  U8850/Y (MXI2X6MTR)                                    0.065      1.325 f
  U17653/Y (OAI22X2MTR)                                  0.061      1.386 r
  U0_BANK_TOP/vACC_3_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1795/Y (INVX24MTR)                                    0.061      0.368 r
  U1232/Y (CLKNAND2X16MTR)                               0.056      0.424 f
  U1150/Y (NOR2X6MTR)                                    0.079      0.504 r
  U5685/Y (INVX6MTR)                                     0.037      0.540 f
  U7797/Y (OAI2BB1X2MTR)                                 0.094      0.635 f
  U6966/Y (NAND2X4MTR)                                   0.065      0.700 r
  U7109/Y (XOR2X8MTR)                                    0.092      0.792 r
  U7099/Y (XOR2X8MTR)                                    0.086      0.877 f
  U9649/Y (OAI21X6MTR)                                   0.043      0.920 r
  U2897/Y (OAI2BB1X4MTR)                                 0.066      0.986 f
  U1808/Y (NOR2X8MTR)                                    0.079      1.066 r
  U1817/Y (OAI21X6MTR)                                   0.065      1.131 f
  U13330/Y (AOI21X8MTR)                                  0.083      1.214 r
  U11603/Y (XOR2X2MTR)                                   0.087      1.301 r
  U16617/Y (NOR2BX4MTR)                                  0.093      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U9303/Y (INVX8MTR)                                     0.028      0.397 f
  U885/Y (NAND2BX2MTR)                                   0.095      0.492 f
  U1281/Y (CLKNAND2X4MTR)                                0.047      0.539 r
  U2431/Y (NAND2X4MTR)                                   0.043      0.582 f
  U1049/Y (NAND2X6MTR)                                   0.058      0.640 r
  U7767/Y (INVX6MTR)                                     0.033      0.673 f
  U1676/Y (NAND2X8MTR)                                   0.035      0.708 r
  U6502/Y (INVX4MTR)                                     0.028      0.736 f
  U2208/Y (NOR2X4MTR)                                    0.046      0.782 r
  U2207/Y (NAND2X4MTR)                                   0.050      0.832 f
  U4816/Y (NAND2X6MTR)                                   0.043      0.875 r
  U2869/Y (NAND2X8MTR)                                   0.057      0.932 f
  U9933/Y (NAND2X8MTR)                                   0.048      0.981 r
  U8063/Y (AND2X8MTR)                                    0.084      1.065 r
  U2219/Y (NOR2X4MTR)                                    0.028      1.093 f
  U1725/Y (OAI22X4MTR)                                   0.075      1.168 r
  U2237/Y (MXI2X2MTR)                                    0.087      1.256 f
  U11978/Y (OAI2BB1X4MTR)                                0.059      1.315 r
  U10495/Y (NAND2X2MTR)                                  0.044      1.359 f
  U13169/Y (OAI2BB1X2MTR)                                0.041      1.399 r
  U0_BANK_TOP/vACC_1_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U7503/Y (NAND2X4MTR)                                   0.036      0.425 r
  U5331/Y (CLKNAND2X4MTR)                                0.047      0.473 f
  U5322/Y (OAI21X4MTR)                                   0.093      0.565 r
  U13162/Y (CLKNAND2X2MTR)                               0.068      0.633 f
  U8327/Y (INVX2MTR)                                     0.060      0.693 r
  U6973/Y (OAI21X2MTR)                                   0.076      0.769 f
  U4537/Y (AOI21X2MTR)                                   0.118      0.887 r
  U2935/Y (INVX3MTR)                                     0.049      0.935 f
  U2863/Y (INVX2MTR)                                     0.050      0.985 r
  U2926/Y (NOR2X3MTR)                                    0.031      1.015 f
  U7608/Y (NAND3BX2MTR)                                  0.109      1.124 f
  U7602/Y (OAI2B11X2MTR)                                 0.063      1.186 r
  U9920/Y (NAND2X3MTR)                                   0.060      1.246 f
  U9056/Y (OAI22X4MTR)                                   0.077      1.323 r
  U11095/Y (OAI22X1MTR)                                  0.082      1.405 f
  U0_BANK_TOP/vACC_3_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U1207/Y (INVX4MTR)                                     0.039      0.408 r
  U92/Y (INVX4MTR)                                       0.030      0.438 f
  U1042/Y (OAI2B2X4MTR)                                  0.064      0.502 r
  U6282/Y (INVX2MTR)                                     0.061      0.562 f
  U781/Y (AOI21X6MTR)                                    0.089      0.652 r
  U1581/Y (CLKNAND2X4MTR)                                0.060      0.712 f
  U5555/Y (OAI2B1X4MTR)                                  0.112      0.824 f
  U10218/Y (OAI2BB1X2MTR)                                0.095      0.920 f
  U1582/Y (AOI21X4MTR)                                   0.077      0.996 r
  U2778/Y (INVX2MTR)                                     0.036      1.032 f
  U8675/Y (OAI2BB1X2MTR)                                 0.092      1.124 f
  U1651/Y (OAI211X4MTR)                                  0.056      1.181 r
  U5413/Y (NAND3X3MTR)                                   0.096      1.276 f
  U17779/Y (OAI2B2X2MTR)                                 0.121      1.398 f
  U0_BANK_TOP/vACC_0_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.180      0.180 f
  U4122/Y (NAND2X2MTR)                                   0.071      0.251 r
  U1205/Y (INVX2MTR)                                     0.046      0.297 f
  U4726/Y (AOI22X2MTR)                                   0.092      0.389 r
  U4700/Y (AND2X2MTR)                                    0.118      0.507 r
  U14410/Y (NAND3X4MTR)                                  0.088      0.595 f
  U12432/Y (INVX2MTR)                                    0.051      0.646 r
  U8985/Y (AND2X4MTR)                                    0.116      0.762 r
  U5992/Y (NOR2X6MTR)                                    0.040      0.803 f
  U11167/Y (AOI21X8MTR)                                  0.093      0.896 r
  U5889/Y (NAND2X3MTR)                                   0.062      0.958 f
  U2228/Y (AOI21X4MTR)                                   0.072      1.029 r
  U2550/Y (XNOR2X2MTR)                                   0.086      1.115 r
  U16046/Y (OAI22X4MTR)                                  0.085      1.200 f
  U13377/Y (NOR2X4MTR)                                   0.067      1.267 r
  U2419/Y (MXI2X6MTR)                                    0.065      1.332 f
  U5068/Y (CLKNAND2X2MTR)                                0.043      1.376 r
  U12983/Y (OAI2BB1X2MTR)                                0.044      1.419 f
  U0_BANK_TOP/vACC_1_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U196/Y (NOR2X2MTR)                                     0.080      0.448 r
  U9087/Y (OAI2BB1X2MTR)                                 0.117      0.565 r
  U2472/Y (NOR2X3MTR)                                    0.038      0.602 f
  U2019/Y (NAND2X6MTR)                                   0.048      0.651 r
  U656/Y (NAND2X4MTR)                                    0.055      0.706 f
  U795/Y (CLKNAND2X2MTR)                                 0.053      0.758 r
  U665/Y (INVX2MTR)                                      0.030      0.789 f
  U11970/Y (OAI2BB1X4MTR)                                0.079      0.867 f
  U2939/Y (INVX4MTR)                                     0.043      0.911 r
  U9187/Y (NAND2X8MTR)                                   0.053      0.964 f
  U1377/Y (OAI2BB1X2MTR)                                 0.089      1.053 f
  U9939/Y (AOI31X2MTR)                                   0.083      1.136 r
  U1756/Y (OAI21X4MTR)                                   0.061      1.197 f
  U6666/Y (NOR2X6MTR)                                    0.082      1.279 r
  U8784/Y (OAI21X8MTR)                                   0.062      1.342 f
  U10603/Y (CLKNAND2X2MTR)                               0.037      1.378 r
  U13071/Y (OAI2BB1X2MTR)                                0.041      1.419 f
  U0_BANK_TOP/vACC_0_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U2064/Y (INVX10MTR)                                    0.035      0.376 f
  U19473/Y (AOI21X2MTR)                                  0.079      0.455 r
  U7860/Y (NAND3X4MTR)                                   0.070      0.526 f
  U7015/Y (CLKNAND2X4MTR)                                0.056      0.582 r
  U947/Y (NAND2X4MTR)                                    0.057      0.639 f
  U10066/Y (INVX3MTR)                                    0.048      0.687 r
  U758/Y (NOR2X6MTR)                                     0.040      0.726 f
  U10039/Y (NOR2X8MTR)                                   0.072      0.798 r
  U10706/Y (NAND2X4MTR)                                  0.050      0.848 f
  U1338/Y (OAI21X6MTR)                                   0.101      0.949 r
  U1692/Y (OAI2BB1X4MTR)                                 0.109      1.058 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.133 r
  U8913/Y (AOI22X4MTR)                                   0.059      1.191 f
  U113/Y (OAI21X4MTR)                                    0.068      1.260 r
  U12131/Y (OAI2B1X8MTR)                                 0.070      1.330 f
  U17692/Y (OAI22X2MTR)                                  0.056      1.386 r
  U0_BANK_TOP/vACC_3_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U9352/Y (NAND2X4MTR)                                   0.043      0.979 f
  U9349/Y (OAI2BB1X4MTR)                                 0.039      1.018 r
  U9409/Y (OAI2BB1X4MTR)                                 0.050      1.067 f
  U9044/Y (XNOR2X8MTR)                                   0.079      1.146 f
  U2016/Y (NAND2X8MTR)                                   0.043      1.189 r
  U9293/Y (OAI211X8MTR)                                  0.074      1.263 f
  U9292/Y (OAI2B1X8MTR)                                  0.079      1.342 r
  U12944/Y (OAI22X2MTR)                                  0.054      1.397 f
  U0_BANK_TOP/vACC_0_reg_7__5_/D (DFFRHQX2MTR)           0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4331/Y (NAND2X3MTR)                                   0.060      1.234 r
  U6812/Y (XNOR2X4MTR)                                   0.093      1.327 r
  U11471/Y (OAI22X2MTR)                                  0.068      1.395 f
  U0_BANK_TOP/vACC_0_reg_1__19_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_197_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U2865/Y (NOR2X2MTR)                                    0.144      1.014 r
  U13743/Y (AOI211X1MTR)                                 0.120      1.134 f
  U3728/Y (NOR3BX2MTR)                                   0.109      1.243 f
  U9393/Y (NAND3BX2MTR)                                  0.045      1.288 r
  U2662/Y (NOR2X2MTR)                                    0.048      1.336 f
  U2669/Y (NOR2X2MTR)                                    0.057      1.392 r
  PIM_result_reg_197_/D (DFFRHQX2MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_197_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8534/Y (BUFX24MTR)                                    0.077      0.400 f
  U1193/Y (INVX10MTR)                                    0.042      0.442 r
  U4661/Y (AOI21X4MTR)                                   0.048      0.490 f
  U4653/Y (NAND3X3MTR)                                   0.044      0.534 r
  U2003/Y (NAND2BX4MTR)                                  0.051      0.585 f
  U2002/Y (INVX4MTR)                                     0.042      0.627 r
  U690/Y (NAND2X2MTR)                                    0.072      0.699 f
  U13161/Y (OAI21X6MTR)                                  0.089      0.788 r
  U8682/Y (AOI21X6MTR)                                   0.063      0.851 f
  U397/Y (OA21X4MTR)                                     0.153      1.004 f
  U1763/Y (NAND2X6MTR)                                   0.046      1.050 r
  U254/Y (NAND2X2MTR)                                    0.069      1.119 f
  U1548/Y (NAND3X8MTR)                                   0.068      1.187 r
  U6109/Y (CLKNAND2X4MTR)                                0.046      1.233 f
  U4811/Y (CLKNAND2X4MTR)                                0.038      1.271 r
  U7183/Y (INVX4MTR)                                     0.038      1.308 f
  U5836/Y (OAI22X2MTR)                                   0.052      1.361 r
  U0_BANK_TOP/vACC_2_reg_3__21_/D (DFFRHQX1MTR)          0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.153      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U9303/Y (INVX8MTR)                                     0.028      0.397 f
  U885/Y (NAND2BX2MTR)                                   0.095      0.492 f
  U1281/Y (CLKNAND2X4MTR)                                0.047      0.539 r
  U2431/Y (NAND2X4MTR)                                   0.043      0.582 f
  U1049/Y (NAND2X6MTR)                                   0.058      0.640 r
  U7767/Y (INVX6MTR)                                     0.033      0.673 f
  U1676/Y (NAND2X8MTR)                                   0.035      0.708 r
  U6502/Y (INVX4MTR)                                     0.028      0.736 f
  U2208/Y (NOR2X4MTR)                                    0.046      0.782 r
  U2207/Y (NAND2X4MTR)                                   0.050      0.832 f
  U4816/Y (NAND2X6MTR)                                   0.043      0.875 r
  U2869/Y (NAND2X8MTR)                                   0.057      0.932 f
  U9933/Y (NAND2X8MTR)                                   0.048      0.981 r
  U8063/Y (AND2X8MTR)                                    0.084      1.065 r
  U2219/Y (NOR2X4MTR)                                    0.028      1.093 f
  U1725/Y (OAI22X4MTR)                                   0.075      1.168 r
  U2237/Y (MXI2X2MTR)                                    0.087      1.256 f
  U11978/Y (OAI2BB1X4MTR)                                0.059      1.315 r
  U10205/Y (NAND2X2MTR)                                  0.044      1.359 f
  U15976/Y (OAI2BB1X2MTR)                                0.040      1.399 r
  U0_BANK_TOP/vACC_3_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U9416/Y (NAND2X2MTR)                                   0.045      1.248 r
  U10317/Y (NAND2X2MTR)                                  0.049      1.298 f
  U2445/Y (NAND2X4MTR)                                   0.049      1.347 r
  U13276/Y (OAI22X2MTR)                                  0.049      1.396 f
  U0_BANK_TOP/vACC_1_reg_5__19_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6385/Y (BUFX10MTR)                                    0.105      0.363 f
  U6027/Y (INVX5MTR)                                     0.053      0.416 r
  U4036/Y (OAI2BB1X2MTR)                                 0.097      0.514 r
  U7805/Y (OAI21X2MTR)                                   0.072      0.586 f
  U7084/Y (NAND2X4MTR)                                   0.062      0.648 r
  U4290/Y (NAND2BX4MTR)                                  0.062      0.709 f
  U6936/Y (OAI21X6MTR)                                   0.079      0.789 r
  U1400/Y (NAND2X4MTR)                                   0.049      0.837 f
  U2934/Y (NAND2X4MTR)                                   0.041      0.878 r
  U8130/Y (NAND2X6MTR)                                   0.047      0.924 f
  U2856/Y (NAND2X6MTR)                                   0.047      0.972 r
  U8086/Y (CLKNAND2X2MTR)                                0.056      1.027 f
  U8071/Y (NAND2X4MTR)                                   0.047      1.074 r
  U2745/Y (NAND2BX4MTR)                                  0.072      1.146 r
  U10024/Y (NAND3X4MTR)                                  0.076      1.222 f
  U10023/Y (NAND2X3MTR)                                  0.054      1.277 r
  U1345/Y (NAND2X4MTR)                                   0.045      1.322 f
  U5067/Y (NAND2X2MTR)                                   0.037      1.359 r
  U7082/Y (OAI2BB1X1MTR)                                 0.055      1.414 f
  U0_BANK_TOP/vACC_2_reg_6__2_/D (DFFRHQX4MTR)           0.000      1.414 f
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.180      0.180 f
  U4122/Y (NAND2X2MTR)                                   0.071      0.251 r
  U1205/Y (INVX2MTR)                                     0.046      0.297 f
  U4726/Y (AOI22X2MTR)                                   0.092      0.389 r
  U4700/Y (AND2X2MTR)                                    0.118      0.507 r
  U14410/Y (NAND3X4MTR)                                  0.088      0.595 f
  U12432/Y (INVX2MTR)                                    0.051      0.646 r
  U8985/Y (AND2X4MTR)                                    0.116      0.762 r
  U5992/Y (NOR2X6MTR)                                    0.040      0.803 f
  U11167/Y (AOI21X8MTR)                                  0.093      0.896 r
  U5889/Y (NAND2X3MTR)                                   0.062      0.958 f
  U2228/Y (AOI21X4MTR)                                   0.072      1.029 r
  U2550/Y (XNOR2X2MTR)                                   0.086      1.115 r
  U16046/Y (OAI22X4MTR)                                  0.085      1.200 f
  U13391/Y (NOR2X1MTR)                                   0.117      1.316 r
  U10211/Y (OAI22X2MTR)                                  0.078      1.394 f
  U0_BANK_TOP/vACC_0_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.180      0.180 f
  U4122/Y (NAND2X2MTR)                                   0.071      0.251 r
  U1205/Y (INVX2MTR)                                     0.046      0.297 f
  U4726/Y (AOI22X2MTR)                                   0.092      0.389 r
  U4700/Y (AND2X2MTR)                                    0.118      0.507 r
  U14410/Y (NAND3X4MTR)                                  0.088      0.595 f
  U12432/Y (INVX2MTR)                                    0.051      0.646 r
  U8985/Y (AND2X4MTR)                                    0.116      0.762 r
  U5992/Y (NOR2X6MTR)                                    0.040      0.803 f
  U11167/Y (AOI21X8MTR)                                  0.093      0.896 r
  U5889/Y (NAND2X3MTR)                                   0.062      0.958 f
  U2228/Y (AOI21X4MTR)                                   0.072      1.029 r
  U2550/Y (XNOR2X2MTR)                                   0.086      1.115 r
  U16046/Y (OAI22X4MTR)                                  0.085      1.200 f
  U13391/Y (NOR2X1MTR)                                   0.117      1.316 r
  U9302/Y (OAI22X2MTR)                                   0.078      1.394 f
  U0_BANK_TOP/vACC_2_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U2064/Y (INVX10MTR)                                    0.035      0.376 f
  U19473/Y (AOI21X2MTR)                                  0.079      0.455 r
  U7860/Y (NAND3X4MTR)                                   0.070      0.526 f
  U7015/Y (CLKNAND2X4MTR)                                0.056      0.582 r
  U947/Y (NAND2X4MTR)                                    0.057      0.639 f
  U10066/Y (INVX3MTR)                                    0.048      0.687 r
  U758/Y (NOR2X6MTR)                                     0.040      0.726 f
  U10039/Y (NOR2X8MTR)                                   0.072      0.798 r
  U10706/Y (NAND2X4MTR)                                  0.050      0.848 f
  U1338/Y (OAI21X6MTR)                                   0.101      0.949 r
  U1692/Y (OAI2BB1X4MTR)                                 0.109      1.058 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.133 r
  U8913/Y (AOI22X4MTR)                                   0.059      1.191 f
  U113/Y (OAI21X4MTR)                                    0.068      1.260 r
  U12131/Y (OAI2B1X8MTR)                                 0.070      1.330 f
  U11525/Y (OAI2BB2X4MTR)                                0.061      1.391 r
  U0_BANK_TOP/vACC_2_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U7360/Y (AOI21X4MTR)                                   0.086      1.029 r
  U340/Y (XNOR2X1MTR)                                    0.086      1.115 r
  U9434/Y (NAND2X3MTR)                                   0.061      1.175 f
  U1718/Y (NAND2X2MTR)                                   0.044      1.220 r
  U9444/Y (INVX2MTR)                                     0.028      1.247 f
  U1729/Y (OAI2BB1X4MTR)                                 0.081      1.329 f
  U17573/Y (OAI22X2MTR)                                  0.057      1.386 r
  U0_BANK_TOP/vACC_0_reg_0__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_189_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.046      0.555 r
  U16040/Y (CLKNAND2X2MTR)                               0.055      0.610 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.660 r
  U12172/Y (INVX2MTR)                                    0.065      0.725 f
  U10698/Y (AND2X4MTR)                                   0.087      0.812 f
  U8186/Y (CLKNAND2X4MTR)                                0.043      0.855 r
  U7658/Y (NOR2X4MTR)                                    0.031      0.887 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.947 r
  U4850/Y (NAND3BX4MTR)                                  0.084      1.030 f
  U2750/Y (NOR2X4MTR)                                    0.078      1.109 r
  U2718/Y (CLKNAND2X4MTR)                                0.051      1.160 f
  U14688/Y (INVX2MTR)                                    0.037      1.197 r
  U15082/Y (CLKNAND2X2MTR)                               0.039      1.236 f
  U15081/Y (AOI21X2MTR)                                  0.107      1.342 r
  U15256/Y (NOR2X1MTR)                                   0.056      1.398 f
  PIM_result_reg_189_/D (DFFRHQX2MTR)                    0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_189_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_317_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.046      0.555 r
  U16040/Y (CLKNAND2X2MTR)                               0.055      0.610 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.660 r
  U12172/Y (INVX2MTR)                                    0.065      0.725 f
  U10698/Y (AND2X4MTR)                                   0.087      0.812 f
  U8186/Y (CLKNAND2X4MTR)                                0.043      0.855 r
  U7658/Y (NOR2X4MTR)                                    0.031      0.887 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.947 r
  U4850/Y (NAND3BX4MTR)                                  0.084      1.030 f
  U2750/Y (NOR2X4MTR)                                    0.078      1.109 r
  U2718/Y (CLKNAND2X4MTR)                                0.051      1.160 f
  U14688/Y (INVX2MTR)                                    0.037      1.197 r
  U15082/Y (CLKNAND2X2MTR)                               0.039      1.236 f
  U15081/Y (AOI21X2MTR)                                  0.107      1.342 r
  U15255/Y (NOR2X1MTR)                                   0.056      1.398 f
  PIM_result_reg_317_/D (DFFRHQX2MTR)                    0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_317_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_445_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.046      0.555 r
  U16040/Y (CLKNAND2X2MTR)                               0.055      0.610 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.660 r
  U12172/Y (INVX2MTR)                                    0.065      0.725 f
  U10698/Y (AND2X4MTR)                                   0.087      0.812 f
  U8186/Y (CLKNAND2X4MTR)                                0.043      0.855 r
  U7658/Y (NOR2X4MTR)                                    0.031      0.887 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.947 r
  U4850/Y (NAND3BX4MTR)                                  0.084      1.030 f
  U2750/Y (NOR2X4MTR)                                    0.078      1.109 r
  U2718/Y (CLKNAND2X4MTR)                                0.051      1.160 f
  U14688/Y (INVX2MTR)                                    0.037      1.197 r
  U15082/Y (CLKNAND2X2MTR)                               0.039      1.236 f
  U15081/Y (AOI21X2MTR)                                  0.107      1.342 r
  U15196/Y (NOR2X1MTR)                                   0.056      1.398 f
  PIM_result_reg_445_/D (DFFRHQX2MTR)                    0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_445_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_61_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.046      0.555 r
  U16040/Y (CLKNAND2X2MTR)                               0.055      0.610 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.660 r
  U12172/Y (INVX2MTR)                                    0.065      0.725 f
  U10698/Y (AND2X4MTR)                                   0.087      0.812 f
  U8186/Y (CLKNAND2X4MTR)                                0.043      0.855 r
  U7658/Y (NOR2X4MTR)                                    0.031      0.887 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.947 r
  U4850/Y (NAND3BX4MTR)                                  0.084      1.030 f
  U2750/Y (NOR2X4MTR)                                    0.078      1.109 r
  U2718/Y (CLKNAND2X4MTR)                                0.051      1.160 f
  U14688/Y (INVX2MTR)                                    0.037      1.197 r
  U15082/Y (CLKNAND2X2MTR)                               0.039      1.236 f
  U15081/Y (AOI21X2MTR)                                  0.107      1.342 r
  U15195/Y (NOR2X1MTR)                                   0.056      1.398 f
  PIM_result_reg_61_/D (DFFRHQX2MTR)                     0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_61_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U5600/Y (NAND2BX4MTR)                                  0.053      0.746 r
  U4673/Y (NAND2X5MTR)                                   0.063      0.810 f
  U4342/Y (NOR2X8MTR)                                    0.083      0.893 r
  U2461/Y (NOR2X12MTR)                                   0.039      0.932 f
  U7916/Y (NOR2X1MTR)                                    0.055      0.986 r
  U1452/Y (NAND2X2MTR)                                   0.055      1.041 f
  U9441/Y (NAND3X4MTR)                                   0.041      1.082 r
  U9440/Y (XNOR2X2MTR)                                   0.080      1.162 r
  U10115/Y (OAI2B11X4MTR)                                0.099      1.260 f
  U6884/Y (OAI22X4MTR)                                   0.088      1.348 r
  U12901/Y (OAI22X2MTR)                                  0.064      1.412 f
  U0_BANK_TOP/vACC_3_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1398/Y (BUFX6MTR)                                     0.082      0.210 r
  U10146/Y (NOR2X6MTR)                                   0.043      0.254 f
  U4170/Y (INVX2MTR)                                     0.045      0.298 r
  U3512/Y (INVX2MTR)                                     0.041      0.340 f
  U3532/Y (AOI22X2MTR)                                   0.089      0.428 r
  U4153/Y (OAI2B11X2MTR)                                 0.123      0.551 f
  U4118/Y (INVX2MTR)                                     0.079      0.630 r
  U7790/Y (NAND2X2MTR)                                   0.075      0.705 f
  U7940/Y (AOI21X1MTR)                                   0.113      0.818 r
  U8166/Y (NAND2X4MTR)                                   0.084      0.902 f
  U7651/Y (NAND2BX4MTR)                                  0.052      0.954 r
  U10060/Y (AND2X2MTR)                                   0.095      1.049 r
  U8098/Y (NAND2BX4MTR)                                  0.069      1.118 r
  U10058/Y (OAI21X4MTR)                                  0.045      1.163 f
  U1587/Y (OAI21X6MTR)                                   0.088      1.251 r
  U2524/Y (MXI2X6MTR)                                    0.072      1.324 f
  U8006/Y (OAI22X2MTR)                                   0.061      1.385 r
  U0_BANK_TOP/vACC_2_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U5600/Y (NAND2BX4MTR)                                  0.053      0.746 r
  U4673/Y (NAND2X5MTR)                                   0.063      0.810 f
  U4342/Y (NOR2X8MTR)                                    0.083      0.893 r
  U2461/Y (NOR2X12MTR)                                   0.039      0.932 f
  U7916/Y (NOR2X1MTR)                                    0.055      0.986 r
  U1452/Y (NAND2X2MTR)                                   0.055      1.041 f
  U9441/Y (NAND3X4MTR)                                   0.041      1.082 r
  U9440/Y (XNOR2X2MTR)                                   0.080      1.162 r
  U10115/Y (OAI2B11X4MTR)                                0.099      1.260 f
  U4806/Y (INVX2MTR)                                     0.063      1.323 r
  U4275/Y (OAI22X1MTR)                                   0.068      1.391 f
  U0_BANK_TOP/vACC_1_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1795/Y (INVX24MTR)                                    0.061      0.368 r
  U1005/Y (NAND2X12MTR)                                  0.055      0.423 f
  U1851/Y (NOR2X6MTR)                                    0.090      0.514 r
  U1103/Y (OAI21X2MTR)                                   0.081      0.594 f
  U10827/Y (OAI2BB1X4MTR)                                0.059      0.653 r
  U8637/Y (XNOR2X2MTR)                                   0.076      0.729 r
  U2384/Y (XNOR2X2MTR)                                   0.117      0.846 r
  U10649/Y (OAI21X2MTR)                                  0.075      0.921 f
  U6896/Y (NAND2X2MTR)                                   0.093      1.014 r
  U1906/Y (NAND2X8MTR)                                   0.064      1.077 f
  U13309/Y (OAI21X6MTR)                                  0.092      1.170 r
  U13308/Y (AOI21X8MTR)                                  0.045      1.215 f
  U1854/Y (OAI21X4MTR)                                   0.078      1.293 r
  U2582/Y (XNOR2X2MTR)                                   0.046      1.339 f
  U1853/Y (NOR2X2MTR)                                    0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U9352/Y (NAND2X4MTR)                                   0.043      0.979 f
  U9349/Y (OAI2BB1X4MTR)                                 0.039      1.018 r
  U9409/Y (OAI2BB1X4MTR)                                 0.050      1.067 f
  U9044/Y (XNOR2X8MTR)                                   0.079      1.146 f
  U2016/Y (NAND2X8MTR)                                   0.043      1.189 r
  U9293/Y (OAI211X8MTR)                                  0.074      1.263 f
  U9292/Y (OAI2B1X8MTR)                                  0.079      1.342 r
  U12945/Y (OAI22X2MTR)                                  0.054      1.397 f
  U0_BANK_TOP/vACC_3_reg_7__5_/D (DFFRHQX2MTR)           0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U1030/Y (INVX4MTR)                                     0.035      0.685 f
  U902/Y (NAND2X2MTR)                                    0.048      0.733 r
  U8194/Y (NAND3X4MTR)                                   0.058      0.791 f
  U10628/Y (NOR2BX4MTR)                                  0.077      0.868 r
  U8795/Y (NAND2X6MTR)                                   0.067      0.935 f
  U8811/Y (NAND2X8MTR)                                   0.047      0.982 r
  U360/Y (INVX4MTR)                                      0.028      1.010 f
  U9210/Y (NAND2X4MTR)                                   0.032      1.042 r
  U364/Y (NAND2BX2MTR)                                   0.054      1.095 f
  U13194/Y (OAI2B11X4MTR)                                0.044      1.140 r
  U2390/Y (OAI2BB1X4MTR)                                 0.062      1.202 f
  U1438/Y (OAI21BX4MTR)                                  0.072      1.274 r
  U16287/Y (OAI2BB1X4MTR)                                0.064      1.338 f
  U2147/Y (NAND2X2MTR)                                   0.041      1.379 r
  U13242/Y (OAI2BB1X2MTR)                                0.041      1.419 f
  U0_BANK_TOP/vACC_1_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U1207/Y (INVX4MTR)                                     0.039      0.408 r
  U92/Y (INVX4MTR)                                       0.030      0.438 f
  U1042/Y (OAI2B2X4MTR)                                  0.064      0.502 r
  U6282/Y (INVX2MTR)                                     0.061      0.562 f
  U781/Y (AOI21X6MTR)                                    0.089      0.652 r
  U1581/Y (CLKNAND2X4MTR)                                0.060      0.712 f
  U5555/Y (OAI2B1X4MTR)                                  0.112      0.824 f
  U10218/Y (OAI2BB1X2MTR)                                0.095      0.920 f
  U1582/Y (AOI21X4MTR)                                   0.077      0.996 r
  U2778/Y (INVX2MTR)                                     0.036      1.032 f
  U8675/Y (OAI2BB1X2MTR)                                 0.092      1.124 f
  U1651/Y (OAI211X4MTR)                                  0.056      1.181 r
  U5413/Y (NAND3X3MTR)                                   0.096      1.276 f
  U17781/Y (OAI2B2X2MTR)                                 0.121      1.398 f
  U0_BANK_TOP/vACC_3_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U7360/Y (AOI21X4MTR)                                   0.086      1.029 r
  U340/Y (XNOR2X1MTR)                                    0.086      1.115 r
  U9434/Y (NAND2X3MTR)                                   0.061      1.175 f
  U1718/Y (NAND2X2MTR)                                   0.044      1.220 r
  U9444/Y (INVX2MTR)                                     0.028      1.247 f
  U1729/Y (OAI2BB1X4MTR)                                 0.081      1.329 f
  U17617/Y (OAI22X2MTR)                                  0.057      1.386 r
  U0_BANK_TOP/vACC_3_reg_0__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U9500/Y (AOI21X2MTR)                                   0.097      1.039 r
  U11718/Y (XOR2X1MTR)                                   0.083      1.123 r
  U15883/Y (NAND2X2MTR)                                  0.072      1.195 f
  U1879/Y (NAND3X4MTR)                                   0.066      1.261 r
  U1878/Y (MXI2X6MTR)                                    0.062      1.323 f
  U1877/Y (OAI2BB2X4MTR)                                 0.067      1.391 r
  U0_BANK_TOP/vACC_2_reg_0__6_/D (DFFRHQX2MTR)           0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U991/Y (OAI2B2X4MTR)                                   0.065      0.407 f
  U12024/Y (NAND3BX4MTR)                                 0.110      0.518 f
  U9809/Y (AND2X8MTR)                                    0.087      0.605 f
  U5510/Y (INVX3MTR)                                     0.030      0.635 r
  U5430/Y (CLKNAND2X4MTR)                                0.053      0.688 f
  U5565/Y (OAI21X3MTR)                                   0.104      0.792 r
  U6625/Y (NAND2X1MTR)                                   0.068      0.859 f
  U7890/Y (NOR2BX1MTR)                                   0.109      0.968 f
  U6456/Y (OAI2B1X2MTR)                                  0.036      1.004 r
  U4270/Y (AOI21X1MTR)                                   0.055      1.060 f
  U1422/Y (XNOR2X2MTR)                                   0.088      1.147 f
  U194/Y (NAND2X2MTR)                                    0.049      1.197 r
  U1300/Y (NAND3X4MTR)                                   0.076      1.273 f
  U8629/Y (INVX2MTR)                                     0.063      1.335 r
  U15347/Y (OAI22X1MTR)                                  0.067      1.402 f
  U0_BANK_TOP/vACC_3_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U7360/Y (AOI21X4MTR)                                   0.086      1.029 r
  U340/Y (XNOR2X1MTR)                                    0.086      1.115 r
  U9434/Y (NAND2X3MTR)                                   0.061      1.175 f
  U4371/Y (INVX1MTR)                                     0.041      1.216 r
  U4376/Y (INVX1MTR)                                     0.035      1.251 f
  U10271/Y (CLKNAND2X2MTR)                               0.034      1.286 r
  U4243/Y (INVX2MTR)                                     0.043      1.329 f
  U10217/Y (OAI22X2MTR)                                  0.055      1.384 r
  U0_BANK_TOP/vACC_0_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1793/Y (INVX14MTR)                                    0.066      0.373 r
  U11819/Y (NAND2X12MTR)                                 0.051      0.424 f
  U1106/Y (INVX8MTR)                                     0.041      0.465 r
  U671/Y (NAND2X4MTR)                                    0.059      0.524 f
  U6576/Y (XNOR2X8MTR)                                   0.079      0.603 r
  U1812/Y (XNOR2X8MTR)                                   0.100      0.703 r
  U7718/Y (XNOR2X8MTR)                                   0.097      0.801 r
  U16141/Y (XNOR2X8MTR)                                  0.106      0.907 r
  U11183/Y (XOR2X8MTR)                                   0.117      1.024 r
  U11522/Y (NAND2X8MTR)                                  0.056      1.080 f
  U1799/Y (OAI21X6MTR)                                   0.092      1.171 r
  U10400/Y (AOI21X8MTR)                                  0.044      1.216 f
  U114/Y (OAI21X4MTR)                                    0.075      1.290 r
  U12642/Y (XNOR2X2MTR)                                  0.076      1.367 r
  U68/Y (NOR2X1MTR)                                      0.050      1.416 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.416 f
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.097      1.418
  data required time                                                1.418
  --------------------------------------------------------------------------
  data required time                                                1.418
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U2064/Y (INVX10MTR)                                    0.035      0.376 f
  U19473/Y (AOI21X2MTR)                                  0.079      0.455 r
  U7860/Y (NAND3X4MTR)                                   0.070      0.526 f
  U7015/Y (CLKNAND2X4MTR)                                0.056      0.582 r
  U947/Y (NAND2X4MTR)                                    0.057      0.639 f
  U10066/Y (INVX3MTR)                                    0.048      0.687 r
  U758/Y (NOR2X6MTR)                                     0.040      0.726 f
  U10039/Y (NOR2X8MTR)                                   0.072      0.798 r
  U10706/Y (NAND2X4MTR)                                  0.050      0.848 f
  U1338/Y (OAI21X6MTR)                                   0.101      0.949 r
  U1692/Y (OAI2BB1X4MTR)                                 0.109      1.058 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.133 r
  U8913/Y (AOI22X4MTR)                                   0.059      1.191 f
  U113/Y (OAI21X4MTR)                                    0.068      1.260 r
  U12131/Y (OAI2B1X8MTR)                                 0.070      1.330 f
  U12130/Y (OAI22X2MTR)                                  0.056      1.386 r
  U0_BANK_TOP/vACC_1_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1231/Y (INVX14MTR)                                    0.033      0.402 f
  U6251/Y (OR2X2MTR)                                     0.090      0.492 f
  U11036/Y (CLKNAND2X2MTR)                               0.051      0.542 r
  U9652/Y (OAI21X6MTR)                                   0.055      0.597 f
  U2463/Y (NAND2X4MTR)                                   0.055      0.653 r
  U8812/Y (NOR2X4MTR)                                    0.033      0.686 f
  U8925/Y (NOR2X2MTR)                                    0.077      0.763 r
  U10012/Y (NAND2X4MTR)                                  0.056      0.818 f
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.861 r
  U16275/Y (NAND2X4MTR)                                  0.046      0.906 f
  U2133/Y (NAND2X8MTR)                                   0.050      0.956 r
  U5494/Y (NAND2X4MTR)                                   0.047      1.003 f
  U2732/Y (NAND2X6MTR)                                   0.055      1.058 r
  U13100/Y (NAND2X12MTR)                                 0.059      1.118 f
  U8038/Y (INVX10MTR)                                    0.064      1.181 r
  U4827/Y (INVX6MTR)                                     0.046      1.227 f
  U1739/Y (OAI22X8MTR)                                   0.069      1.296 r
  U9975/Y (OAI2BB1X4MTR)                                 0.103      1.399 r
  U0_BANK_TOP/vACC_2_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U9448/Y (OAI21X8MTR)                                   0.087      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.212 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.281 f
  U9873/Y (MXI2X8MTR)                                    0.075      1.356 r
  U13040/Y (OAI22X2MTR)                                  0.056      1.412 f
  U0_BANK_TOP/vACC_0_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U7776/Y (NOR2X1MTR)                                    0.060      0.188 r
  U8613/Y (NAND2BX2MTR)                                  0.075      0.263 f
  U849/Y (BUFX4MTR)                                      0.117      0.380 f
  U799/Y (INVX2MTR)                                      0.071      0.452 r
  U710/Y (INVX2MTR)                                      0.057      0.508 f
  U7389/Y (NAND2X2MTR)                                   0.065      0.573 r
  U16540/Y (AND2X4MTR)                                   0.113      0.686 r
  U8909/Y (NOR2X2MTR)                                    0.039      0.725 f
  U7687/Y (NOR2BX4MTR)                                   0.061      0.786 r
  U6049/Y (CLKNAND2X2MTR)                                0.050      0.836 f
  U8153/Y (INVX2MTR)                                     0.045      0.880 r
  U17576/Y (OAI21X1MTR)                                  0.062      0.942 f
  U1417/Y (OAI21BX2MTR)                                  0.117      1.060 f
  U1416/Y (XNOR2X2MTR)                                   0.078      1.137 f
  U6618/Y (NAND2X3MTR)                                   0.044      1.181 r
  U1351/Y (CLKNAND2X4MTR)                                0.050      1.231 f
  U98/Y (NOR2X3MTR)                                      0.082      1.313 r
  U8511/Y (OAI22X1MTR)                                   0.075      1.388 f
  U0_BANK_TOP/vACC_0_reg_6__13_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U16430/Y (CLKNAND2X16MTR)                              0.062      0.302 f
  U10570/Y (BUFX20MTR)                                   0.085      0.387 f
  U3907/Y (INVX24MTR)                                    0.039      0.426 r
  U5743/Y (NAND2X12MTR)                                  0.049      0.475 f
  U2021/Y (NOR2X12MTR)                                   0.065      0.540 r
  U2562/S (ADDHX4MTR)                                    0.096      0.637 r
  U7760/Y (XNOR2X2MTR)                                   0.093      0.730 r
  U2054/Y (XNOR2X2MTR)                                   0.117      0.846 r
  U6916/Y (NAND2X2MTR)                                   0.099      0.946 f
  U11436/Y (OAI21X6MTR)                                  0.056      1.002 r
  U13167/Y (AOI21X2MTR)                                  0.073      1.075 f
  U2060/Y (OAI21X2MTR)                                   0.090      1.165 r
  U15939/Y (XNOR2X2MTR)                                  0.105      1.271 r
  U15548/Y (NOR2BX1MTR)                                  0.099      1.370 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U16174/Y (CLKNAND2X16MTR)                              0.072      0.285 r
  U1612/Y (INVX16MTR)                                    0.047      0.332 f
  U1750/Y (INVX18MTR)                                    0.049      0.381 r
  U7681/Y (BUFX4MTR)                                     0.088      0.470 r
  U10035/Y (NAND2X2MTR)                                  0.060      0.530 f
  U7878/Y (NOR2X3MTR)                                    0.072      0.601 r
  U15041/Y (NOR2X1MTR)                                   0.061      0.662 f
  U9755/Y (OAI2BB1X2MTR)                                 0.092      0.754 f
  U10616/Y (INVX2MTR)                                    0.038      0.792 r
  U2357/Y (XNOR2X2MTR)                                   0.071      0.863 r
  U1843/Y (NAND2X4MTR)                                   0.055      0.918 f
  U7246/Y (INVX2MTR)                                     0.050      0.968 r
  U1130/Y (NAND2X2MTR)                                   0.049      1.016 f
  U2780/Y (NAND2X1MTR)                                   0.042      1.058 r
  U11693/Y (XNOR2X2MTR)                                  0.106      1.164 r
  U11637/Y (AND3X4MTR)                                   0.112      1.276 r
  U8695/Y (NAND3X4MTR)                                   0.055      1.332 f
  U1134/Y (NOR2X4MTR)                                    0.059      1.390 r
  U11486/Y (NOR2X2MTR)                                   0.032      1.422 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.422 f
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.092      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U9448/Y (OAI21X8MTR)                                   0.087      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.212 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.281 f
  U9873/Y (MXI2X8MTR)                                    0.075      1.356 r
  U11518/Y (OAI22X2MTR)                                  0.056      1.412 f
  U0_BANK_TOP/vACC_3_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U4835/Y (INVX16MTR)                                    0.030      0.399 f
  U1260/Y (INVX8MTR)                                     0.028      0.427 r
  U10014/Y (CLKNAND2X4MTR)                               0.038      0.465 f
  U3765/Y (AOI21X4MTR)                                   0.074      0.539 r
  U1121/Y (NOR2X2MTR)                                    0.047      0.586 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.637 r
  U1018/Y (INVX4MTR)                                     0.034      0.671 f
  U8915/Y (NAND2X6MTR)                                   0.034      0.704 r
  U903/Y (INVX4MTR)                                      0.028      0.733 f
  U16153/Y (NOR2X4MTR)                                   0.053      0.786 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U7660/Y (NAND2X4MTR)                                   0.062      0.904 r
  U6650/Y (NAND2X8MTR)                                   0.054      0.957 f
  U7624/Y (INVX4MTR)                                     0.035      0.993 r
  U9521/Y (AND3X4MTR)                                    0.086      1.079 r
  U10138/Y (NOR2X4MTR)                                   0.031      1.110 f
  U10137/Y (OAI2B1X4MTR)                                 0.028      1.138 r
  U1530/Y (CLKNAND2X4MTR)                                0.046      1.184 f
  U5341/Y (NOR2X4MTR)                                    0.068      1.253 r
  U1863/Y (MXI2X6MTR)                                    0.069      1.322 f
  U1862/Y (NAND2X3MTR)                                   0.050      1.372 r
  U11338/Y (OAI21X2MTR)                                  0.046      1.418 f
  U0_BANK_TOP/vACC_0_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.096      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_453_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U2865/Y (NOR2X2MTR)                                    0.144      1.014 r
  U13743/Y (AOI211X1MTR)                                 0.120      1.134 f
  U3728/Y (NOR3BX2MTR)                                   0.109      1.243 f
  U9393/Y (NAND3BX2MTR)                                  0.045      1.288 r
  U2662/Y (NOR2X2MTR)                                    0.048      1.336 f
  U2672/Y (NOR2X1MTR)                                    0.056      1.392 r
  PIM_result_reg_453_/D (DFFRHQX2MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_453_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_69_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U2865/Y (NOR2X2MTR)                                    0.144      1.014 r
  U13743/Y (AOI211X1MTR)                                 0.120      1.134 f
  U3728/Y (NOR3BX2MTR)                                   0.109      1.243 f
  U9393/Y (NAND3BX2MTR)                                  0.045      1.288 r
  U2662/Y (NOR2X2MTR)                                    0.048      1.336 f
  U2670/Y (NOR2X1MTR)                                    0.056      1.392 r
  PIM_result_reg_69_/D (DFFRHQX2MTR)                     0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_69_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_325_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U2865/Y (NOR2X2MTR)                                    0.144      1.014 r
  U13743/Y (AOI211X1MTR)                                 0.120      1.134 f
  U3728/Y (NOR3BX2MTR)                                   0.109      1.243 f
  U9393/Y (NAND3BX2MTR)                                  0.045      1.288 r
  U2662/Y (NOR2X2MTR)                                    0.048      1.336 f
  U8519/Y (NOR2X1MTR)                                    0.056      1.392 r
  PIM_result_reg_325_/D (DFFRHQX2MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_325_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U9728/Y (NOR2X8MTR)                                    0.032      0.732 f
  U4981/Y (NOR2X8MTR)                                    0.060      0.792 r
  U9602/Y (NOR2X8MTR)                                    0.032      0.824 f
  U8774/Y (OAI21X8MTR)                                   0.075      0.899 r
  U8105/Y (INVX2MTR)                                     0.050      0.949 f
  U4147/Y (AOI2BB1X1MTR)                                 0.115      1.064 f
  U9470/Y (XNOR2X2MTR)                                   0.074      1.139 f
  U16608/Y (AOI22X2MTR)                                  0.070      1.209 r
  U11832/Y (NAND2BX2MTR)                                 0.078      1.287 f
  U9356/Y (OAI21X6MTR)                                   0.046      1.333 r
  U10898/Y (OAI22X1MTR)                                  0.072      1.405 f
  U0_BANK_TOP/vACC_3_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1795/Y (INVX24MTR)                                    0.061      0.368 r
  U1005/Y (NAND2X12MTR)                                  0.055      0.423 f
  U1851/Y (NOR2X6MTR)                                    0.090      0.514 r
  U1103/Y (OAI21X2MTR)                                   0.081      0.594 f
  U10827/Y (OAI2BB1X4MTR)                                0.059      0.653 r
  U8637/Y (XNOR2X2MTR)                                   0.076      0.729 r
  U2384/Y (XNOR2X2MTR)                                   0.117      0.846 r
  U10649/Y (OAI21X2MTR)                                  0.075      0.921 f
  U6896/Y (NAND2X2MTR)                                   0.093      1.014 r
  U1906/Y (NAND2X8MTR)                                   0.064      1.077 f
  U13309/Y (OAI21X6MTR)                                  0.092      1.170 r
  U13308/Y (AOI21X8MTR)                                  0.045      1.215 f
  U13192/Y (OAI21BX4MTR)                                 0.074      1.289 r
  U16508/Y (XNOR2X2MTR)                                  0.076      1.364 r
  U15998/Y (NOR2X1MTR)                                   0.050      1.415 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U16174/Y (CLKNAND2X16MTR)                              0.072      0.285 r
  U1611/Y (INVX14MTR)                                    0.052      0.337 f
  U1173/Y (INVX8MTR)                                     0.035      0.372 r
  U7580/Y (INVX2MTR)                                     0.027      0.399 f
  U7573/Y (INVX1MTR)                                     0.027      0.426 r
  U11179/Y (NAND2X2MTR)                                  0.044      0.470 f
  U11063/Y (NOR2X2MTR)                                   0.083      0.553 r
  U16635/Y (OAI21X2MTR)                                  0.072      0.626 f
  U8307/Y (AOI21X1MTR)                                   0.078      0.704 r
  U7348/Y (OAI21X2MTR)                                   0.059      0.764 f
  U510/Y (XNOR2X1MTR)                                    0.087      0.851 f
  U11737/Y (NOR2X4MTR)                                   0.092      0.943 r
  U10605/Y (NAND2X2MTR)                                  0.073      1.016 f
  U9640/Y (INVX2MTR)                                     0.052      1.068 r
  U9585/Y (OR2X2MTR)                                     0.085      1.153 r
  U9530/Y (NAND2X4MTR)                                   0.047      1.200 f
  U8711/Y (OAI21X3MTR)                                   0.041      1.241 r
  U13521/Y (NAND3X2MTR)                                  0.078      1.319 f
  U16074/Y (AOI21X1MTR)                                  0.079      1.398 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1231/Y (INVX14MTR)                                    0.033      0.402 f
  U6251/Y (OR2X2MTR)                                     0.090      0.492 f
  U11036/Y (CLKNAND2X2MTR)                               0.051      0.542 r
  U9652/Y (OAI21X6MTR)                                   0.055      0.597 f
  U2463/Y (NAND2X4MTR)                                   0.055      0.653 r
  U8812/Y (NOR2X4MTR)                                    0.033      0.686 f
  U8925/Y (NOR2X2MTR)                                    0.077      0.763 r
  U10012/Y (NAND2X4MTR)                                  0.056      0.818 f
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.861 r
  U16275/Y (NAND2X4MTR)                                  0.046      0.906 f
  U2133/Y (NAND2X8MTR)                                   0.050      0.956 r
  U2130/Y (INVX2MTR)                                     0.042      0.998 f
  U8829/Y (OAI2B1X2MTR)                                  0.078      1.076 r
  U8043/Y (XNOR2X2MTR)                                   0.092      1.168 r
  U6690/Y (CLKNAND2X4MTR)                                0.057      1.225 f
  U2204/Y (NAND2X4MTR)                                   0.054      1.279 r
  U2202/Y (OAI21X6MTR)                                   0.050      1.329 f
  U6954/Y (OAI22X1MTR)                                   0.056      1.386 r
  U0_BANK_TOP/vACC_3_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4331/Y (NAND2X3MTR)                                   0.060      1.234 r
  U6812/Y (XNOR2X4MTR)                                   0.093      1.327 r
  U11470/Y (OAI22X2MTR)                                  0.068      1.395 f
  U0_BANK_TOP/vACC_1_reg_1__19_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4331/Y (NAND2X3MTR)                                   0.060      1.234 r
  U6812/Y (XNOR2X4MTR)                                   0.093      1.327 r
  U6356/Y (OAI22X2MTR)                                   0.068      1.395 f
  U0_BANK_TOP/vACC_2_reg_1__19_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4331/Y (NAND2X3MTR)                                   0.060      1.234 r
  U6812/Y (XNOR2X4MTR)                                   0.093      1.327 r
  U11439/Y (OAI22X2MTR)                                  0.068      1.395 f
  U0_BANK_TOP/vACC_3_reg_1__19_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U196/Y (NOR2X2MTR)                                     0.080      0.448 r
  U9087/Y (OAI2BB1X2MTR)                                 0.117      0.565 r
  U2472/Y (NOR2X3MTR)                                    0.038      0.602 f
  U2019/Y (NAND2X6MTR)                                   0.048      0.651 r
  U656/Y (NAND2X4MTR)                                    0.055      0.706 f
  U795/Y (CLKNAND2X2MTR)                                 0.053      0.758 r
  U665/Y (INVX2MTR)                                      0.030      0.789 f
  U11970/Y (OAI2BB1X4MTR)                                0.079      0.867 f
  U2939/Y (INVX4MTR)                                     0.043      0.911 r
  U9187/Y (NAND2X8MTR)                                   0.053      0.964 f
  U7088/Y (AOI21X1MTR)                                   0.087      1.051 r
  U10361/Y (XNOR2X1MTR)                                  0.085      1.135 r
  U11578/Y (NAND2BX2MTR)                                 0.083      1.219 f
  U7266/Y (CLKNAND2X4MTR)                                0.050      1.269 r
  U7257/Y (OAI21X6MTR)                                   0.057      1.325 f
  U12933/Y (OAI22X2MTR)                                  0.059      1.384 r
  U0_BANK_TOP/vACC_2_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U1207/Y (INVX4MTR)                                     0.039      0.408 r
  U92/Y (INVX4MTR)                                       0.030      0.438 f
  U1042/Y (OAI2B2X4MTR)                                  0.064      0.502 r
  U6282/Y (INVX2MTR)                                     0.061      0.562 f
  U781/Y (AOI21X6MTR)                                    0.089      0.652 r
  U1581/Y (CLKNAND2X4MTR)                                0.060      0.712 f
  U5555/Y (OAI2B1X4MTR)                                  0.112      0.824 f
  U10218/Y (OAI2BB1X2MTR)                                0.095      0.920 f
  U1582/Y (AOI21X4MTR)                                   0.077      0.996 r
  U2778/Y (INVX2MTR)                                     0.036      1.032 f
  U8675/Y (OAI2BB1X2MTR)                                 0.092      1.124 f
  U1651/Y (OAI211X4MTR)                                  0.056      1.181 r
  U5413/Y (NAND3X3MTR)                                   0.096      1.276 f
  U17784/Y (OAI2B2X2MTR)                                 0.121      1.398 f
  U0_BANK_TOP/vACC_2_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U7548/Y (INVX1MTR)                                     0.079      0.337 r
  U10384/Y (OAI2BB1X2MTR)                                0.106      0.444 r
  U12090/Y (NAND3BX4MTR)                                 0.074      0.518 r
  U8359/Y (NAND2X2MTR)                                   0.051      0.569 f
  U2298/Y (INVX2MTR)                                     0.054      0.623 r
  U7357/Y (NAND2BX2MTR)                                  0.081      0.704 f
  U9762/Y (NAND2X2MTR)                                   0.071      0.775 r
  U17308/Y (INVX1MTR)                                    0.054      0.829 f
  U10588/Y (CLKNAND2X2MTR)                               0.046      0.875 r
  U9637/Y (INVX1MTR)                                     0.039      0.915 f
  U2866/Y (AND2X2MTR)                                    0.084      0.999 f
  U5344/Y (AOI21X3MTR)                                   0.078      1.077 r
  U2590/Y (XNOR2X2MTR)                                   0.084      1.161 r
  U1772/Y (NAND2X3MTR)                                   0.058      1.219 f
  U9312/Y (NAND3X4MTR)                                   0.053      1.272 r
  U10102/Y (OAI21X6MTR)                                  0.055      1.327 f
  U12928/Y (OAI22X2MTR)                                  0.057      1.385 r
  U0_BANK_TOP/vACC_2_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_122_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1690/Y (INVX2MTR)                                     0.033      0.454 f
  U12612/Y (CLKNAND2X2MTR)                               0.040      0.494 r
  U15915/Y (NAND4X4MTR)                                  0.125      0.619 f
  U3175/Y (INVX2MTR)                                     0.089      0.708 r
  U3123/Y (NAND2X2MTR)                                   0.065      0.774 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.847 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.941 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.012 r
  U3784/Y (NAND2X2MTR)                                   0.065      1.077 f
  U9567/Y (NOR2X4MTR)                                    0.072      1.149 r
  U17723/Y (NOR3X4MTR)                                   0.060      1.209 f
  U9484/Y (CLKNAND2X2MTR)                                0.045      1.254 r
  U9372/Y (MXI2X2MTR)                                    0.073      1.327 f
  U15425/Y (NOR2X1MTR)                                   0.066      1.393 r
  PIM_result_reg_122_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_122_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_250_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1690/Y (INVX2MTR)                                     0.033      0.454 f
  U12612/Y (CLKNAND2X2MTR)                               0.040      0.494 r
  U15915/Y (NAND4X4MTR)                                  0.125      0.619 f
  U3175/Y (INVX2MTR)                                     0.089      0.708 r
  U3123/Y (NAND2X2MTR)                                   0.065      0.774 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.847 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.941 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.012 r
  U3784/Y (NAND2X2MTR)                                   0.065      1.077 f
  U9567/Y (NOR2X4MTR)                                    0.072      1.149 r
  U17723/Y (NOR3X4MTR)                                   0.060      1.209 f
  U9484/Y (CLKNAND2X2MTR)                                0.045      1.254 r
  U9372/Y (MXI2X2MTR)                                    0.073      1.327 f
  U15424/Y (NOR2X1MTR)                                   0.066      1.393 r
  PIM_result_reg_250_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_250_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_378_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1690/Y (INVX2MTR)                                     0.033      0.454 f
  U12612/Y (CLKNAND2X2MTR)                               0.040      0.494 r
  U15915/Y (NAND4X4MTR)                                  0.125      0.619 f
  U3175/Y (INVX2MTR)                                     0.089      0.708 r
  U3123/Y (NAND2X2MTR)                                   0.065      0.774 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.847 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.941 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.012 r
  U3784/Y (NAND2X2MTR)                                   0.065      1.077 f
  U9567/Y (NOR2X4MTR)                                    0.072      1.149 r
  U17723/Y (NOR3X4MTR)                                   0.060      1.209 f
  U9484/Y (CLKNAND2X2MTR)                                0.045      1.254 r
  U9372/Y (MXI2X2MTR)                                    0.073      1.327 f
  U15423/Y (NOR2X1MTR)                                   0.066      1.393 r
  PIM_result_reg_378_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_378_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_506_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1690/Y (INVX2MTR)                                     0.033      0.454 f
  U12612/Y (CLKNAND2X2MTR)                               0.040      0.494 r
  U15915/Y (NAND4X4MTR)                                  0.125      0.619 f
  U3175/Y (INVX2MTR)                                     0.089      0.708 r
  U3123/Y (NAND2X2MTR)                                   0.065      0.774 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.847 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.941 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.012 r
  U3784/Y (NAND2X2MTR)                                   0.065      1.077 f
  U9567/Y (NOR2X4MTR)                                    0.072      1.149 r
  U17723/Y (NOR3X4MTR)                                   0.060      1.209 f
  U9484/Y (CLKNAND2X2MTR)                                0.045      1.254 r
  U9372/Y (MXI2X2MTR)                                    0.073      1.327 f
  U9359/Y (NOR2X1MTR)                                    0.066      1.393 r
  PIM_result_reg_506_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_506_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U13310/Y (OAI2BB1X4MTR)                                0.082      0.558 r
  U1011/Y (AOI21X4MTR)                                   0.056      0.613 f
  U2425/Y (CLKNAND2X4MTR)                                0.044      0.657 r
  U3230/Y (NAND2X4MTR)                                   0.047      0.705 f
  U2380/Y (OAI21X6MTR)                                   0.083      0.788 r
  U4447/Y (NAND2X4MTR)                                   0.050      0.839 f
  U10212/Y (NAND2X6MTR)                                  0.053      0.892 r
  U2037/Y (NAND2X8MTR)                                   0.046      0.938 f
  U441/Y (NAND2X5MTR)                                    0.050      0.989 r
  U6678/Y (AOI21X6MTR)                                   0.048      1.036 f
  U6349/Y (XOR2X2MTR)                                    0.076      1.112 f
  U6457/Y (OAI2B1X4MTR)                                  0.085      1.197 r
  U4975/Y (NOR2X4MTR)                                    0.037      1.234 f
  U5389/Y (MXI2X4MTR)                                    0.067      1.301 r
  U6376/Y (CLKNAND2X2MTR)                                0.056      1.357 f
  U16479/Y (OAI2BB1X2MTR)                                0.042      1.399 r
  U0_BANK_TOP/vACC_0_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U16174/Y (CLKNAND2X16MTR)                              0.072      0.285 r
  U1613/Y (INVX16MTR)                                    0.054      0.339 f
  U1832/Y (INVX24MTR)                                    0.042      0.380 r
  U1022/Y (NAND2X12MTR)                                  0.044      0.425 f
  U926/Y (BUFX6MTR)                                      0.080      0.505 f
  U403/Y (NOR2X4MTR)                                     0.066      0.571 r
  U555/Y (XNOR2X4MTR)                                    0.116      0.688 r
  U12529/Y (XNOR2X8MTR)                                  0.118      0.805 r
  U11505/Y (XNOR2X8MTR)                                  0.110      0.916 r
  U1928/Y (XNOR2X8MTR)                                   0.105      1.020 r
  U1597/Y (NAND2X4MTR)                                   0.067      1.087 f
  U1817/Y (OAI21X6MTR)                                   0.085      1.172 r
  U13330/Y (AOI21X8MTR)                                  0.045      1.217 f
  U15917/Y (OAI2B1X4MTR)                                 0.073      1.290 r
  U1930/Y (XNOR2X2MTR)                                   0.075      1.365 r
  U1589/Y (NOR2X1MTR)                                    0.050      1.415 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U7919/Y (INVX14MTR)                                    0.038      0.366 f
  U7524/Y (INVX4MTR)                                     0.050      0.417 r
  U11165/Y (NAND2X2MTR)                                  0.053      0.470 f
  U16078/Y (NAND4X4MTR)                                  0.048      0.518 r
  U10967/Y (INVX3MTR)                                    0.035      0.554 f
  U10890/Y (NOR2X6MTR)                                   0.057      0.611 r
  U9856/Y (INVX2MTR)                                     0.034      0.645 f
  U7750/Y (CLKNAND2X2MTR)                                0.053      0.698 r
  U7311/Y (NAND2X2MTR)                                   0.065      0.763 f
  U5442/Y (NOR2X2MTR)                                    0.084      0.846 r
  U7965/Y (INVX1MTR)                                     0.050      0.896 f
  U10521/Y (NOR2X2MTR)                                   0.067      0.963 r
  U2884/Y (NOR2X3MTR)                                    0.043      1.006 f
  U6774/Y (OAI21X6MTR)                                   0.036      1.042 r
  U1782/Y (NAND2X4MTR)                                   0.068      1.109 f
  U13335/Y (NOR2X12MTR)                                  0.075      1.184 r
  U10011/Y (INVX12MTR)                                   0.044      1.228 f
  U13863/Y (OAI21BX4MTR)                                 0.082      1.310 r
  U8507/Y (OAI22X1MTR)                                   0.081      1.390 f
  U0_BANK_TOP/vACC_3_reg_7__18_/D (DFFRHQX2MTR)          0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U2091/Y (AND2X1MTR)                                    0.110      0.470 f
  U13160/Y (NOR2X4MTR)                                   0.089      0.559 r
  U4273/Y (OAI21X6MTR)                                   0.067      0.626 f
  U8220/Y (INVX6MTR)                                     0.053      0.679 r
  U9192/Y (NAND2X6MTR)                                   0.049      0.728 f
  U5922/Y (OAI2BB1X4MTR)                                 0.106      0.835 f
  U2461/Y (NOR2X12MTR)                                   0.087      0.921 r
  U2460/Y (OAI2B1X8MTR)                                  0.054      0.975 f
  U9502/Y (NAND2X4MTR)                                   0.034      1.009 r
  U2837/Y (NAND2X2MTR)                                   0.047      1.057 f
  U10138/Y (NOR2X4MTR)                                   0.057      1.114 r
  U10137/Y (OAI2B1X4MTR)                                 0.048      1.161 f
  U1530/Y (CLKNAND2X4MTR)                                0.036      1.197 r
  U5341/Y (NOR2X4MTR)                                    0.034      1.231 f
  U1863/Y (MXI2X6MTR)                                    0.068      1.299 r
  U4931/Y (CLKNAND2X2MTR)                                0.059      1.358 f
  U10196/Y (NAND2X2MTR)                                  0.040      1.398 r
  U0_BANK_TOP/vACC_1_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U4835/Y (INVX16MTR)                                    0.030      0.399 f
  U1200/Y (INVX6MTR)                                     0.036      0.434 r
  U816/Y (CLKNAND2X2MTR)                                 0.053      0.488 f
  U2599/Y (NAND3X4MTR)                                   0.061      0.549 r
  U8405/Y (NAND2X6MTR)                                   0.043      0.592 f
  U7795/Y (INVX2MTR)                                     0.051      0.643 r
  U2096/Y (NAND2X3MTR)                                   0.055      0.698 f
  U1482/Y (OAI21X3MTR)                                   0.090      0.788 r
  U6917/Y (NAND2X2MTR)                                   0.067      0.855 f
  U5625/Y (NAND2BX2MTR)                                  0.048      0.904 r
  U5411/Y (INVX2MTR)                                     0.040      0.943 f
  U2813/Y (OAI21X2MTR)                                   0.071      1.015 r
  U1334/Y (AOI21X2MTR)                                   0.043      1.058 f
  U1484/Y (XNOR2X2MTR)                                   0.074      1.132 f
  U195/Y (CLKNAND2X2MTR)                                 0.048      1.180 r
  U10357/Y (NAND3X4MTR)                                  0.077      1.257 f
  U10356/Y (MXI2X2MTR)                                   0.094      1.351 r
  U16108/Y (OAI22X2MTR)                                  0.061      1.412 f
  U0_BANK_TOP/vACC_2_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U4835/Y (INVX16MTR)                                    0.030      0.399 f
  U1260/Y (INVX8MTR)                                     0.028      0.427 r
  U10014/Y (CLKNAND2X4MTR)                               0.038      0.465 f
  U3765/Y (AOI21X4MTR)                                   0.074      0.539 r
  U1121/Y (NOR2X2MTR)                                    0.047      0.586 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.637 r
  U1018/Y (INVX4MTR)                                     0.034      0.671 f
  U8915/Y (NAND2X6MTR)                                   0.034      0.704 r
  U903/Y (INVX4MTR)                                      0.028      0.733 f
  U16153/Y (NOR2X4MTR)                                   0.053      0.786 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U7660/Y (NAND2X4MTR)                                   0.062      0.904 r
  U6650/Y (NAND2X8MTR)                                   0.054      0.957 f
  U7624/Y (INVX4MTR)                                     0.035      0.993 r
  U9521/Y (AND3X4MTR)                                    0.086      1.079 r
  U10138/Y (NOR2X4MTR)                                   0.031      1.110 f
  U10137/Y (OAI2B1X4MTR)                                 0.028      1.138 r
  U1530/Y (CLKNAND2X4MTR)                                0.046      1.184 f
  U5341/Y (NOR2X4MTR)                                    0.068      1.253 r
  U6713/Y (BUFX3MTR)                                     0.092      1.345 r
  U8538/Y (OAI22X1MTR)                                   0.061      1.406 f
  U0_BANK_TOP/vACC_1_reg_6__9_/D (DFFRHQX4MTR)           0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U13310/Y (OAI2BB1X4MTR)                                0.082      0.558 r
  U1011/Y (AOI21X4MTR)                                   0.056      0.613 f
  U2425/Y (CLKNAND2X4MTR)                                0.044      0.657 r
  U3230/Y (NAND2X4MTR)                                   0.047      0.705 f
  U2380/Y (OAI21X6MTR)                                   0.083      0.788 r
  U4447/Y (NAND2X4MTR)                                   0.050      0.839 f
  U10212/Y (NAND2X6MTR)                                  0.053      0.892 r
  U2037/Y (NAND2X8MTR)                                   0.046      0.938 f
  U441/Y (NAND2X5MTR)                                    0.050      0.989 r
  U6678/Y (AOI21X6MTR)                                   0.048      1.036 f
  U6349/Y (XOR2X2MTR)                                    0.076      1.112 f
  U6457/Y (OAI2B1X4MTR)                                  0.085      1.197 r
  U4975/Y (NOR2X4MTR)                                    0.037      1.234 f
  U5389/Y (MXI2X4MTR)                                    0.067      1.301 r
  U6362/Y (CLKNAND2X2MTR)                                0.056      1.357 f
  U16462/Y (OAI2BB1X2MTR)                                0.042      1.399 r
  U0_BANK_TOP/vACC_3_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U4835/Y (INVX16MTR)                                    0.030      0.399 f
  U1260/Y (INVX8MTR)                                     0.028      0.427 r
  U10014/Y (CLKNAND2X4MTR)                               0.038      0.465 f
  U3765/Y (AOI21X4MTR)                                   0.074      0.539 r
  U1121/Y (NOR2X2MTR)                                    0.047      0.586 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.637 r
  U1018/Y (INVX4MTR)                                     0.034      0.671 f
  U8915/Y (NAND2X6MTR)                                   0.034      0.704 r
  U903/Y (INVX4MTR)                                      0.028      0.733 f
  U16153/Y (NOR2X4MTR)                                   0.053      0.786 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U7660/Y (NAND2X4MTR)                                   0.062      0.904 r
  U6650/Y (NAND2X8MTR)                                   0.054      0.957 f
  U7624/Y (INVX4MTR)                                     0.035      0.993 r
  U9521/Y (AND3X4MTR)                                    0.086      1.079 r
  U10138/Y (NOR2X4MTR)                                   0.031      1.110 f
  U10137/Y (OAI2B1X4MTR)                                 0.028      1.138 r
  U1530/Y (CLKNAND2X4MTR)                                0.046      1.184 f
  U5341/Y (NOR2X4MTR)                                    0.068      1.253 r
  U6713/Y (BUFX3MTR)                                     0.092      1.345 r
  U4940/Y (OAI22X1MTR)                                   0.061      1.406 f
  U0_BANK_TOP/vACC_0_reg_6__9_/D (DFFRHQX4MTR)           0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1231/Y (INVX14MTR)                                    0.033      0.402 f
  U6251/Y (OR2X2MTR)                                     0.090      0.492 f
  U11036/Y (CLKNAND2X2MTR)                               0.051      0.542 r
  U9652/Y (OAI21X6MTR)                                   0.055      0.597 f
  U2463/Y (NAND2X4MTR)                                   0.055      0.653 r
  U8812/Y (NOR2X4MTR)                                    0.033      0.686 f
  U8925/Y (NOR2X2MTR)                                    0.077      0.763 r
  U10012/Y (NAND2X4MTR)                                  0.056      0.818 f
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.861 r
  U16275/Y (NAND2X4MTR)                                  0.046      0.906 f
  U2133/Y (NAND2X8MTR)                                   0.050      0.956 r
  U5494/Y (NAND2X4MTR)                                   0.047      1.003 f
  U2732/Y (NAND2X6MTR)                                   0.055      1.058 r
  U243/Y (NAND2X8MTR)                                    0.044      1.102 f
  U6246/Y (NAND3X8MTR)                                   0.055      1.157 r
  U8440/Y (NAND2X1MTR)                                   0.065      1.222 f
  U10280/Y (NAND2X2MTR)                                  0.054      1.276 r
  U7579/Y (INVX3MTR)                                     0.042      1.318 f
  U16147/Y (NOR2X1MTR)                                   0.052      1.370 r
  U0_BANK_TOP/detect_pos_edge_reg_1_/D (DFFRHQX1MTR)     0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_1_/CK (DFFRHQX1MTR)    0.000      1.515 r
  library setup time                                    -0.143      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U7776/Y (NOR2X1MTR)                                    0.060      0.188 r
  U8613/Y (NAND2BX2MTR)                                  0.075      0.263 f
  U849/Y (BUFX4MTR)                                      0.117      0.380 f
  U799/Y (INVX2MTR)                                      0.071      0.452 r
  U710/Y (INVX2MTR)                                      0.057      0.508 f
  U7389/Y (NAND2X2MTR)                                   0.065      0.573 r
  U16540/Y (AND2X4MTR)                                   0.113      0.686 r
  U8909/Y (NOR2X2MTR)                                    0.039      0.725 f
  U7687/Y (NOR2BX4MTR)                                   0.061      0.786 r
  U6047/Y (CLKNAND2X2MTR)                                0.065      0.851 f
  U7833/Y (NAND2BX1MTR)                                  0.125      0.976 f
  U8122/Y (INVX2MTR)                                     0.042      1.018 r
  U9480/Y (OAI21X2MTR)                                   0.054      1.072 f
  U7603/Y (OAI2B11X4MTR)                                 0.044      1.116 r
  U10200/Y (NAND3X4MTR)                                  0.065      1.180 f
  U2239/Y (NOR2X4MTR)                                    0.083      1.263 r
  U9339/Y (MXI2X6MTR)                                    0.070      1.333 f
  U10762/Y (NAND2X3MTR)                                  0.040      1.373 r
  U69/Y (OAI21X2MTR)                                     0.042      1.416 f
  U0_BANK_TOP/vACC_2_reg_6__4_/D (DFFRHQX4MTR)           0.000      1.416 f
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U4941/Y (INVX2MTR)                                     0.063      0.940 f
  U4359/Y (AOI21X2MTR)                                   0.087      1.027 r
  U6566/Y (XOR2X2MTR)                                    0.051      1.078 f
  U16037/Y (AOI22X2MTR)                                  0.096      1.173 r
  U2754/Y (OAI2BB1X2MTR)                                 0.075      1.249 f
  U11500/Y (OAI22X4MTR)                                  0.099      1.347 r
  U11459/Y (OAI22X2MTR)                                  0.062      1.409 f
  U0_BANK_TOP/vACC_1_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U2073/Y (NOR2X8MTR)                                    0.054      0.747 r
  U6532/Y (INVX4MTR)                                     0.036      0.784 f
  U7249/Y (CLKNAND2X4MTR)                                0.038      0.822 r
  U2985/Y (NOR2X6MTR)                                    0.033      0.855 f
  U9964/Y (NOR2X8MTR)                                    0.056      0.911 r
  U1459/Y (CLKNAND2X12MTR)                               0.059      0.970 f
  U12904/Y (XNOR2X2MTR)                                  0.091      1.062 f
  U1348/Y (AOI22X2MTR)                                   0.109      1.171 r
  U9399/Y (OAI2B1X4MTR)                                  0.068      1.239 f
  U2677/Y (OAI22X4MTR)                                   0.084      1.323 r
  U18737/Y (OAI22X2MTR)                                  0.065      1.387 f
  U0_BANK_TOP/vACC_2_reg_6__0_/D (DFFRHQX1MTR)           0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6385/Y (BUFX10MTR)                                    0.105      0.363 f
  U6027/Y (INVX5MTR)                                     0.053      0.416 r
  U4036/Y (OAI2BB1X2MTR)                                 0.097      0.514 r
  U7805/Y (OAI21X2MTR)                                   0.072      0.586 f
  U7084/Y (NAND2X4MTR)                                   0.062      0.648 r
  U4290/Y (NAND2BX4MTR)                                  0.062      0.709 f
  U4533/Y (OA21X2MTR)                                    0.180      0.889 f
  U14809/Y (OAI21X1MTR)                                  0.083      0.972 r
  U16468/Y (XNOR2X1MTR)                                  0.082      1.054 r
  U244/Y (OAI2BB1X2MTR)                                  0.113      1.167 r
  U142/Y (INVX2MTR)                                      0.039      1.206 f
  U7174/Y (OAI22X4MTR)                                   0.084      1.289 r
  U15941/Y (OAI2BB1X4MTR)                                0.105      1.394 r
  U0_BANK_TOP/vACC_3_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_94_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U1428/Y (BUFX12MTR)                                    0.078      0.467 f
  U9918/Y (INVX8MTR)                                     0.036      0.503 r
  U13569/Y (CLKNAND2X2MTR)                               0.039      0.542 f
  U8215/Y (NAND4X2MTR)                                   0.064      0.606 r
  U11651/Y (INVX2MTR)                                    0.045      0.651 f
  U12111/Y (NAND2X4MTR)                                  0.043      0.694 r
  U12062/Y (INVX4MTR)                                    0.038      0.733 f
  U6459/Y (NAND3X2MTR)                                   0.071      0.804 r
  U5425/Y (CLKNAND2X4MTR)                                0.059      0.863 f
  U7235/Y (NOR2X2MTR)                                    0.088      0.951 r
  U11772/Y (OAI211X4MTR)                                 0.090      1.041 f
  U11735/Y (NOR2X6MTR)                                   0.092      1.133 r
  U2498/Y (OAI21X3MTR)                                   0.072      1.205 f
  U13090/Y (AOI211X4MTR)                                 0.147      1.352 r
  U2722/Y (NOR2X1MTR)                                    0.059      1.412 f
  PIM_result_reg_94_/D (DFFRHQX4MTR)                     0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_94_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_222_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U1428/Y (BUFX12MTR)                                    0.078      0.467 f
  U9918/Y (INVX8MTR)                                     0.036      0.503 r
  U13569/Y (CLKNAND2X2MTR)                               0.039      0.542 f
  U8215/Y (NAND4X2MTR)                                   0.064      0.606 r
  U11651/Y (INVX2MTR)                                    0.045      0.651 f
  U12111/Y (NAND2X4MTR)                                  0.043      0.694 r
  U12062/Y (INVX4MTR)                                    0.038      0.733 f
  U6459/Y (NAND3X2MTR)                                   0.071      0.804 r
  U5425/Y (CLKNAND2X4MTR)                                0.059      0.863 f
  U7235/Y (NOR2X2MTR)                                    0.088      0.951 r
  U11772/Y (OAI211X4MTR)                                 0.090      1.041 f
  U11735/Y (NOR2X6MTR)                                   0.092      1.133 r
  U2498/Y (OAI21X3MTR)                                   0.072      1.205 f
  U13090/Y (AOI211X4MTR)                                 0.147      1.352 r
  U2706/Y (NOR2X1MTR)                                    0.059      1.412 f
  PIM_result_reg_222_/D (DFFRHQX4MTR)                    0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_222_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_350_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U1428/Y (BUFX12MTR)                                    0.078      0.467 f
  U9918/Y (INVX8MTR)                                     0.036      0.503 r
  U13569/Y (CLKNAND2X2MTR)                               0.039      0.542 f
  U8215/Y (NAND4X2MTR)                                   0.064      0.606 r
  U11651/Y (INVX2MTR)                                    0.045      0.651 f
  U12111/Y (NAND2X4MTR)                                  0.043      0.694 r
  U12062/Y (INVX4MTR)                                    0.038      0.733 f
  U6459/Y (NAND3X2MTR)                                   0.071      0.804 r
  U5425/Y (CLKNAND2X4MTR)                                0.059      0.863 f
  U7235/Y (NOR2X2MTR)                                    0.088      0.951 r
  U11772/Y (OAI211X4MTR)                                 0.090      1.041 f
  U11735/Y (NOR2X6MTR)                                   0.092      1.133 r
  U2498/Y (OAI21X3MTR)                                   0.072      1.205 f
  U13090/Y (AOI211X4MTR)                                 0.147      1.352 r
  U2712/Y (NOR2X1MTR)                                    0.059      1.412 f
  PIM_result_reg_350_/D (DFFRHQX4MTR)                    0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_350_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_478_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U1428/Y (BUFX12MTR)                                    0.078      0.467 f
  U9918/Y (INVX8MTR)                                     0.036      0.503 r
  U13569/Y (CLKNAND2X2MTR)                               0.039      0.542 f
  U8215/Y (NAND4X2MTR)                                   0.064      0.606 r
  U11651/Y (INVX2MTR)                                    0.045      0.651 f
  U12111/Y (NAND2X4MTR)                                  0.043      0.694 r
  U12062/Y (INVX4MTR)                                    0.038      0.733 f
  U6459/Y (NAND3X2MTR)                                   0.071      0.804 r
  U5425/Y (CLKNAND2X4MTR)                                0.059      0.863 f
  U7235/Y (NOR2X2MTR)                                    0.088      0.951 r
  U11772/Y (OAI211X4MTR)                                 0.090      1.041 f
  U11735/Y (NOR2X6MTR)                                   0.092      1.133 r
  U2498/Y (OAI21X3MTR)                                   0.072      1.205 f
  U13090/Y (AOI211X4MTR)                                 0.147      1.352 r
  U2710/Y (NOR2X1MTR)                                    0.059      1.412 f
  PIM_result_reg_478_/D (DFFRHQX4MTR)                    0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_478_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U1221/Y (CLKNAND2X4MTR)                                0.040      0.464 f
  U16097/Y (OAI2BB1X4MTR)                                0.040      0.504 r
  U10257/Y (INVX4MTR)                                    0.026      0.529 f
  U2499/Y (NAND3X4MTR)                                   0.031      0.561 r
  U1317/Y (NAND2X4MTR)                                   0.049      0.610 f
  U4608/Y (CLKNAND2X4MTR)                                0.047      0.657 r
  U5156/Y (NAND2X4MTR)                                   0.043      0.699 f
  U5145/Y (INVX5MTR)                                     0.048      0.748 r
  U7061/Y (OAI21X3MTR)                                   0.063      0.811 f
  U7057/Y (AOI21X8MTR)                                   0.066      0.877 r
  U1338/Y (OAI21X6MTR)                                   0.064      0.940 f
  U1966/Y (INVX6MTR)                                     0.056      0.997 r
  U1720/Y (INVX8MTR)                                     0.035      1.032 f
  U9592/Y (AOI21X8MTR)                                   0.062      1.094 r
  U9747/Y (XNOR2X8MTR)                                   0.077      1.171 r
  U204/Y (CLKNAND2X4MTR)                                 0.058      1.229 f
  U1993/Y (NAND2X4MTR)                                   0.040      1.269 r
  U2580/Y (OAI22X4MTR)                                   0.052      1.322 f
  U12993/Y (OAI2BB2X1MTR)                                0.069      1.391 r
  U0_BANK_TOP/vACC_2_reg_4__7_/D (DFFRHQX4MTR)           0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U2073/Y (NOR2X8MTR)                                    0.054      0.747 r
  U6532/Y (INVX4MTR)                                     0.036      0.784 f
  U7249/Y (CLKNAND2X4MTR)                                0.038      0.822 r
  U2985/Y (NOR2X6MTR)                                    0.033      0.855 f
  U9964/Y (NOR2X8MTR)                                    0.056      0.911 r
  U1459/Y (CLKNAND2X12MTR)                               0.059      0.970 f
  U12904/Y (XNOR2X2MTR)                                  0.091      1.062 f
  U1348/Y (AOI22X2MTR)                                   0.109      1.171 r
  U9399/Y (OAI2B1X4MTR)                                  0.068      1.239 f
  U2677/Y (OAI22X4MTR)                                   0.084      1.323 r
  U18741/Y (OAI22X2MTR)                                  0.065      1.387 f
  U0_BANK_TOP/vACC_0_reg_6__0_/D (DFFRHQX1MTR)           0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U2073/Y (NOR2X8MTR)                                    0.054      0.747 r
  U6532/Y (INVX4MTR)                                     0.036      0.784 f
  U7249/Y (CLKNAND2X4MTR)                                0.038      0.822 r
  U2985/Y (NOR2X6MTR)                                    0.033      0.855 f
  U9964/Y (NOR2X8MTR)                                    0.056      0.911 r
  U1459/Y (CLKNAND2X12MTR)                               0.059      0.970 f
  U12904/Y (XNOR2X2MTR)                                  0.091      1.062 f
  U1348/Y (AOI22X2MTR)                                   0.109      1.171 r
  U9399/Y (OAI2B1X4MTR)                                  0.068      1.239 f
  U2677/Y (OAI22X4MTR)                                   0.084      1.323 r
  U15498/Y (OAI22X2MTR)                                  0.065      1.387 f
  U0_BANK_TOP/vACC_1_reg_6__0_/D (DFFRHQX1MTR)           0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_85_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.502 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.600 f
  U5044/Y (BUFX2MTR)                                     0.135      0.735 f
  U14637/Y (NOR2X4MTR)                                   0.089      0.824 r
  U12038/Y (INVX4MTR)                                    0.051      0.875 f
  U14519/Y (OAI211X1MTR)                                 0.045      0.919 r
  U17736/Y (OAI211X2MTR)                                 0.087      1.007 f
  U16088/Y (AOI21X1MTR)                                  0.073      1.079 r
  U11765/Y (OAI211X2MTR)                                 0.088      1.167 f
  U11649/Y (NOR4X2MTR)                                   0.167      1.334 r
  U15254/Y (NOR2X1MTR)                                   0.061      1.395 f
  PIM_result_reg_85_/D (DFFRHQX2MTR)                     0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_85_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_213_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.502 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.600 f
  U5044/Y (BUFX2MTR)                                     0.135      0.735 f
  U14637/Y (NOR2X4MTR)                                   0.089      0.824 r
  U12038/Y (INVX4MTR)                                    0.051      0.875 f
  U14519/Y (OAI211X1MTR)                                 0.045      0.919 r
  U17736/Y (OAI211X2MTR)                                 0.087      1.007 f
  U16088/Y (AOI21X1MTR)                                  0.073      1.079 r
  U11765/Y (OAI211X2MTR)                                 0.088      1.167 f
  U11649/Y (NOR4X2MTR)                                   0.167      1.334 r
  U15253/Y (NOR2X1MTR)                                   0.061      1.395 f
  PIM_result_reg_213_/D (DFFRHQX2MTR)                    0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_213_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_341_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.502 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.600 f
  U5044/Y (BUFX2MTR)                                     0.135      0.735 f
  U14637/Y (NOR2X4MTR)                                   0.089      0.824 r
  U12038/Y (INVX4MTR)                                    0.051      0.875 f
  U14519/Y (OAI211X1MTR)                                 0.045      0.919 r
  U17736/Y (OAI211X2MTR)                                 0.087      1.007 f
  U16088/Y (AOI21X1MTR)                                  0.073      1.079 r
  U11765/Y (OAI211X2MTR)                                 0.088      1.167 f
  U11649/Y (NOR4X2MTR)                                   0.167      1.334 r
  U15252/Y (NOR2X1MTR)                                   0.061      1.395 f
  PIM_result_reg_341_/D (DFFRHQX2MTR)                    0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_341_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_469_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.502 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.600 f
  U5044/Y (BUFX2MTR)                                     0.135      0.735 f
  U14637/Y (NOR2X4MTR)                                   0.089      0.824 r
  U12038/Y (INVX4MTR)                                    0.051      0.875 f
  U14519/Y (OAI211X1MTR)                                 0.045      0.919 r
  U17736/Y (OAI211X2MTR)                                 0.087      1.007 f
  U16088/Y (AOI21X1MTR)                                  0.073      1.079 r
  U11765/Y (OAI211X2MTR)                                 0.088      1.167 f
  U11649/Y (NOR4X2MTR)                                   0.167      1.334 r
  U15251/Y (NOR2X1MTR)                                   0.061      1.395 f
  PIM_result_reg_469_/D (DFFRHQX2MTR)                    0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_469_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U10131/Y (BUFX8MTR)                                    0.078      0.204 r
  U9255/Y (NOR2X2MTR)                                    0.037      0.241 f
  U12810/Y (INVX4MTR)                                    0.034      0.275 r
  U1241/Y (INVX2MTR)                                     0.036      0.311 f
  U921/Y (NAND2X1MTR)                                    0.036      0.348 r
  U16051/Y (OAI21X2MTR)                                  0.054      0.402 f
  U817/Y (NOR3BX4MTR)                                    0.102      0.504 r
  U7857/Y (NAND2X4MTR)                                   0.098      0.602 f
  U3959/Y (NOR2X4MTR)                                    0.103      0.705 r
  U2118/Y (OAI21X3MTR)                                   0.089      0.794 f
  U10104/Y (AOI21X4MTR)                                  0.106      0.900 r
  U2856/Y (NAND2X6MTR)                                   0.069      0.969 f
  U7112/Y (NAND2X4MTR)                                   0.048      1.017 r
  U1354/Y (NAND2X8MTR)                                   0.051      1.068 f
  U1462/Y (CLKNAND2X12MTR)                               0.045      1.113 r
  U144/Y (BUFX8MTR)                                      0.085      1.197 r
  U5362/Y (CLKNAND2X2MTR)                                0.096      1.294 f
  U17480/Y (OAI22X2MTR)                                  0.090      1.384 r
  U0_BANK_TOP/vACC_1_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7938/Y (NOR2BX4MTR)                                   0.034      0.376 f
  U5971/Y (INVX3MTR)                                     0.030      0.406 r
  U1984/Y (CLKNAND2X4MTR)                                0.038      0.445 f
  U4412/Y (NOR2X4MTR)                                    0.049      0.494 r
  U3573/Y (CLKNAND2X4MTR)                                0.051      0.545 f
  U4265/Y (NAND2X4MTR)                                   0.042      0.587 r
  U4832/Y (NAND2X6MTR)                                   0.052      0.640 f
  U9442/Y (INVX4MTR)                                     0.045      0.685 r
  U4804/Y (NAND2X8MTR)                                   0.046      0.732 f
  U5606/Y (AOI21X4MTR)                                   0.082      0.814 r
  U11875/Y (OA21X8MTR)                                   0.112      0.925 r
  U4298/Y (NAND2X12MTR)                                  0.053      0.978 f
  U6330/Y (INVX10MTR)                                    0.043      1.021 r
  U11700/Y (XNOR2X2MTR)                                  0.065      1.086 r
  U11650/Y (NAND2X2MTR)                                  0.070      1.156 f
  U2691/Y (NAND3X4MTR)                                   0.066      1.222 r
  U2683/Y (MXI2X4MTR)                                    0.070      1.292 f
  U10233/Y (OAI22X2MTR)                                  0.069      1.361 r
  U0_BANK_TOP/vACC_2_reg_1__0_/D (DFFRHQX1MTR)           0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_76_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U3392/Y (BUFX16MTR)                                    0.074      0.463 f
  U8413/Y (INVX8MTR)                                     0.035      0.498 r
  U10878/Y (CLKNAND2X2MTR)                               0.038      0.536 f
  U6052/Y (CLKAND2X2MTR)                                 0.068      0.605 f
  U979/Y (NAND2X2MTR)                                    0.044      0.648 r
  U2405/Y (INVX3MTR)                                     0.034      0.682 f
  U4415/Y (NAND2X4MTR)                                   0.045      0.727 r
  U7278/Y (NOR2X4MTR)                                    0.039      0.766 f
  U9631/Y (NAND3X4MTR)                                   0.059      0.825 r
  U8045/Y (INVX1MTR)                                     0.040      0.865 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.954 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.123 r
  U7189/Y (OAI21X4MTR)                                   0.077      1.200 f
  U13132/Y (AOI211X4MTR)                                 0.153      1.352 r
  U5844/Y (NOR2X1MTR)                                    0.059      1.412 f
  PIM_result_reg_76_/D (DFFRHQX4MTR)                     0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_76_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_204_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U3392/Y (BUFX16MTR)                                    0.074      0.463 f
  U8413/Y (INVX8MTR)                                     0.035      0.498 r
  U10878/Y (CLKNAND2X2MTR)                               0.038      0.536 f
  U6052/Y (CLKAND2X2MTR)                                 0.068      0.605 f
  U979/Y (NAND2X2MTR)                                    0.044      0.648 r
  U2405/Y (INVX3MTR)                                     0.034      0.682 f
  U4415/Y (NAND2X4MTR)                                   0.045      0.727 r
  U7278/Y (NOR2X4MTR)                                    0.039      0.766 f
  U9631/Y (NAND3X4MTR)                                   0.059      0.825 r
  U8045/Y (INVX1MTR)                                     0.040      0.865 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.954 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.123 r
  U7189/Y (OAI21X4MTR)                                   0.077      1.200 f
  U13132/Y (AOI211X4MTR)                                 0.153      1.352 r
  U5845/Y (NOR2X1MTR)                                    0.059      1.412 f
  PIM_result_reg_204_/D (DFFRHQX4MTR)                    0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_204_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_460_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U3392/Y (BUFX16MTR)                                    0.074      0.463 f
  U8413/Y (INVX8MTR)                                     0.035      0.498 r
  U10878/Y (CLKNAND2X2MTR)                               0.038      0.536 f
  U6052/Y (CLKAND2X2MTR)                                 0.068      0.605 f
  U979/Y (NAND2X2MTR)                                    0.044      0.648 r
  U2405/Y (INVX3MTR)                                     0.034      0.682 f
  U4415/Y (NAND2X4MTR)                                   0.045      0.727 r
  U7278/Y (NOR2X4MTR)                                    0.039      0.766 f
  U9631/Y (NAND3X4MTR)                                   0.059      0.825 r
  U8045/Y (INVX1MTR)                                     0.040      0.865 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.954 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.123 r
  U7189/Y (OAI21X4MTR)                                   0.077      1.200 f
  U13132/Y (AOI211X4MTR)                                 0.153      1.352 r
  U5842/Y (NOR2X1MTR)                                    0.059      1.412 f
  PIM_result_reg_460_/D (DFFRHQX4MTR)                    0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_460_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_332_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U3392/Y (BUFX16MTR)                                    0.074      0.463 f
  U8413/Y (INVX8MTR)                                     0.035      0.498 r
  U10878/Y (CLKNAND2X2MTR)                               0.038      0.536 f
  U6052/Y (CLKAND2X2MTR)                                 0.068      0.605 f
  U979/Y (NAND2X2MTR)                                    0.044      0.648 r
  U2405/Y (INVX3MTR)                                     0.034      0.682 f
  U4415/Y (NAND2X4MTR)                                   0.045      0.727 r
  U7278/Y (NOR2X4MTR)                                    0.039      0.766 f
  U9631/Y (NAND3X4MTR)                                   0.059      0.825 r
  U8045/Y (INVX1MTR)                                     0.040      0.865 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.954 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.123 r
  U7189/Y (OAI21X4MTR)                                   0.077      1.200 f
  U13132/Y (AOI211X4MTR)                                 0.153      1.352 r
  U5843/Y (NOR2X1MTR)                                    0.059      1.412 f
  PIM_result_reg_332_/D (DFFRHQX4MTR)                    0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_332_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U4835/Y (INVX16MTR)                                    0.030      0.399 f
  U1200/Y (INVX6MTR)                                     0.036      0.434 r
  U816/Y (CLKNAND2X2MTR)                                 0.053      0.488 f
  U2599/Y (NAND3X4MTR)                                   0.061      0.549 r
  U8405/Y (NAND2X6MTR)                                   0.043      0.592 f
  U7795/Y (INVX2MTR)                                     0.051      0.643 r
  U2096/Y (NAND2X3MTR)                                   0.055      0.698 f
  U1482/Y (OAI21X3MTR)                                   0.090      0.788 r
  U6917/Y (NAND2X2MTR)                                   0.067      0.855 f
  U5625/Y (NAND2BX2MTR)                                  0.048      0.904 r
  U5411/Y (INVX2MTR)                                     0.040      0.943 f
  U2813/Y (OAI21X2MTR)                                   0.071      1.015 r
  U1334/Y (AOI21X2MTR)                                   0.043      1.058 f
  U1484/Y (XNOR2X2MTR)                                   0.074      1.132 f
  U195/Y (CLKNAND2X2MTR)                                 0.048      1.180 r
  U10357/Y (NAND3X4MTR)                                  0.077      1.257 f
  U10356/Y (MXI2X2MTR)                                   0.094      1.351 r
  U16263/Y (OAI22X2MTR)                                  0.061      1.412 f
  U0_BANK_TOP/vACC_1_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1231/Y (INVX14MTR)                                    0.033      0.402 f
  U6251/Y (OR2X2MTR)                                     0.090      0.492 f
  U11036/Y (CLKNAND2X2MTR)                               0.051      0.542 r
  U9652/Y (OAI21X6MTR)                                   0.055      0.597 f
  U2463/Y (NAND2X4MTR)                                   0.055      0.653 r
  U8812/Y (NOR2X4MTR)                                    0.033      0.686 f
  U8925/Y (NOR2X2MTR)                                    0.077      0.763 r
  U10012/Y (NAND2X4MTR)                                  0.056      0.818 f
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.861 r
  U16275/Y (NAND2X4MTR)                                  0.046      0.906 f
  U2133/Y (NAND2X8MTR)                                   0.050      0.956 r
  U5494/Y (NAND2X4MTR)                                   0.047      1.003 f
  U2732/Y (NAND2X6MTR)                                   0.055      1.058 r
  U13100/Y (NAND2X12MTR)                                 0.059      1.118 f
  U8038/Y (INVX10MTR)                                    0.064      1.181 r
  U4827/Y (INVX6MTR)                                     0.046      1.227 f
  U1739/Y (OAI22X8MTR)                                   0.069      1.296 r
  U9428/Y (OAI2BB1X4MTR)                                 0.103      1.399 r
  U0_BANK_TOP/vACC_0_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U2073/Y (NOR2X8MTR)                                    0.054      0.747 r
  U6532/Y (INVX4MTR)                                     0.036      0.784 f
  U7249/Y (CLKNAND2X4MTR)                                0.038      0.822 r
  U2985/Y (NOR2X6MTR)                                    0.033      0.855 f
  U9964/Y (NOR2X8MTR)                                    0.056      0.911 r
  U1459/Y (CLKNAND2X12MTR)                               0.059      0.970 f
  U4297/Y (CLKNAND2X4MTR)                                0.039      1.010 r
  U12731/Y (NAND2X4MTR)                                  0.034      1.044 f
  U2714/Y (MXI2X2MTR)                                    0.060      1.104 r
  U16394/Y (AOI2BB2X4MTR)                                0.115      1.219 r
  U1994/Y (OAI2BB1X4MTR)                                 0.064      1.283 f
  U9245/Y (OAI2B1X8MTR)                                  0.074      1.358 r
  U12958/Y (OAI22X2MTR)                                  0.053      1.411 f
  U0_BANK_TOP/vACC_3_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U7503/Y (NAND2X4MTR)                                   0.036      0.425 r
  U5331/Y (CLKNAND2X4MTR)                                0.047      0.473 f
  U5322/Y (OAI21X4MTR)                                   0.093      0.565 r
  U13162/Y (CLKNAND2X2MTR)                               0.068      0.633 f
  U8327/Y (INVX2MTR)                                     0.060      0.693 r
  U6973/Y (OAI21X2MTR)                                   0.076      0.769 f
  U4537/Y (AOI21X2MTR)                                   0.118      0.887 r
  U2935/Y (INVX3MTR)                                     0.049      0.935 f
  U2863/Y (INVX2MTR)                                     0.050      0.985 r
  U2926/Y (NOR2X3MTR)                                    0.031      1.015 f
  U7608/Y (NAND3BX2MTR)                                  0.109      1.124 f
  U7602/Y (OAI2B11X2MTR)                                 0.063      1.186 r
  U9920/Y (NAND2X3MTR)                                   0.060      1.246 f
  U9056/Y (OAI22X4MTR)                                   0.077      1.323 r
  U7317/Y (OAI22X1MTR)                                   0.082      1.405 f
  U0_BANK_TOP/vACC_2_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.113      0.113 f
  U10170/Y (BUFX8MTR)                                    0.078      0.191 f
  U7645/Y (CLKNAND2X8MTR)                                0.039      0.230 r
  U11248/Y (INVX2MTR)                                    0.033      0.262 f
  U3527/Y (CLKNAND2X2MTR)                                0.033      0.295 r
  U2068/Y (OAI21X2MTR)                                   0.041      0.336 f
  U2067/Y (AO21X2MTR)                                    0.118      0.454 f
  U16610/Y (NAND4BX4MTR)                                 0.138      0.592 f
  U9319/Y (INVX4MTR)                                     0.057      0.649 r
  U2486/Y (INVX3MTR)                                     0.035      0.684 f
  U3218/Y (NAND2X6MTR)                                   0.043      0.728 r
  U9814/Y (INVX2MTR)                                     0.035      0.762 f
  U425/Y (AOI21X4MTR)                                    0.075      0.837 r
  U8774/Y (OAI21X8MTR)                                   0.068      0.905 f
  U8757/Y (NAND2X6MTR)                                   0.047      0.953 r
  U9473/Y (NAND2X8MTR)                                   0.046      0.998 f
  U9472/Y (OAI2BB1X4MTR)                                 0.090      1.088 f
  U1885/Y (XOR2X8MTR)                                    0.078      1.166 f
  U9293/Y (OAI211X8MTR)                                  0.096      1.262 r
  U9292/Y (OAI2B1X8MTR)                                  0.061      1.323 f
  U12943/Y (OAI22X2MTR)                                  0.060      1.383 r
  U0_BANK_TOP/vACC_2_reg_7__5_/D (DFFRHQX2MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U1221/Y (CLKNAND2X4MTR)                                0.040      0.464 f
  U16097/Y (OAI2BB1X4MTR)                                0.040      0.504 r
  U10257/Y (INVX4MTR)                                    0.026      0.529 f
  U2499/Y (NAND3X4MTR)                                   0.031      0.561 r
  U1317/Y (NAND2X4MTR)                                   0.049      0.610 f
  U4608/Y (CLKNAND2X4MTR)                                0.047      0.657 r
  U5156/Y (NAND2X4MTR)                                   0.043      0.699 f
  U5145/Y (INVX5MTR)                                     0.048      0.748 r
  U7061/Y (OAI21X3MTR)                                   0.063      0.811 f
  U7057/Y (AOI21X8MTR)                                   0.066      0.877 r
  U1338/Y (OAI21X6MTR)                                   0.064      0.940 f
  U1966/Y (INVX6MTR)                                     0.056      0.997 r
  U1720/Y (INVX8MTR)                                     0.035      1.032 f
  U9592/Y (AOI21X8MTR)                                   0.062      1.094 r
  U9747/Y (XNOR2X8MTR)                                   0.077      1.171 r
  U204/Y (CLKNAND2X4MTR)                                 0.058      1.229 f
  U1993/Y (NAND2X4MTR)                                   0.040      1.269 r
  U2580/Y (OAI22X4MTR)                                   0.052      1.322 f
  U2049/Y (OAI22X2MTR)                                   0.061      1.383 r
  U0_BANK_TOP/vACC_3_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U9500/Y (AOI21X2MTR)                                   0.097      1.039 r
  U11718/Y (XOR2X1MTR)                                   0.083      1.123 r
  U15883/Y (NAND2X2MTR)                                  0.072      1.195 f
  U1879/Y (NAND3X4MTR)                                   0.066      1.261 r
  U1878/Y (MXI2X6MTR)                                    0.062      1.323 f
  U16039/Y (OAI22X2MTR)                                  0.062      1.385 r
  U0_BANK_TOP/vACC_1_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1752/Y (INVX6MTR)                                     0.049      0.422 r
  U1183/Y (CLKNAND2X4MTR)                                0.043      0.465 f
  U10038/Y (NAND4X4MTR)                                  0.049      0.514 r
  U7885/Y (NAND2X2MTR)                                   0.054      0.568 f
  U3386/Y (INVX2MTR)                                     0.054      0.623 r
  U3990/Y (NAND2BX2MTR)                                  0.080      0.703 f
  U3243/Y (INVX2MTR)                                     0.064      0.767 r
  U9803/Y (AOI21X2MTR)                                   0.064      0.831 f
  U8906/Y (INVX2MTR)                                     0.056      0.887 r
  U6474/Y (AOI21X1MTR)                                   0.073      0.960 f
  U2333/Y (OA21X4MTR)                                    0.090      1.050 f
  U250/Y (CLKNAND2X2MTR)                                 0.043      1.094 r
  U2217/Y (XOR2X2MTR)                                    0.065      1.158 r
  U1994/Y (OAI2BB1X4MTR)                                 0.122      1.281 r
  U9245/Y (OAI2B1X8MTR)                                  0.051      1.331 f
  U12959/Y (OAI22X2MTR)                                  0.054      1.385 r
  U0_BANK_TOP/vACC_0_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1240/Y (BUFX4MTR)                                     0.092      0.415 r
  U12700/Y (CLKNAND2X4MTR)                               0.044      0.459 f
  U13155/Y (NAND4X4MTR)                                  0.049      0.509 r
  U9587/Y (AND2X4MTR)                                    0.106      0.615 r
  U578/Y (AND2X4MTR)                                     0.121      0.736 r
  U501/Y (AOI21X8MTR)                                    0.054      0.790 f
  U4972/Y (OAI21X6MTR)                                   0.086      0.876 r
  U6458/Y (OAI2B1X4MTR)                                  0.128      1.004 r
  U1592/Y (AOI21X2MTR)                                   0.040      1.045 f
  U11602/Y (XNOR2X2MTR)                                  0.073      1.118 f
  U16232/Y (NAND2X2MTR)                                  0.049      1.167 r
  U1879/Y (NAND3X4MTR)                                   0.075      1.242 f
  U1878/Y (MXI2X6MTR)                                    0.083      1.326 r
  U15881/Y (OAI22X1MTR)                                  0.078      1.404 f
  U0_BANK_TOP/vACC_0_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U11155/Y (NAND2X2MTR)                                  0.044      0.405 r
  U8945/Y (OAI2BB1X4MTR)                                 0.046      0.451 f
  U9369/Y (NAND2BX4MTR)                                  0.044      0.496 r
  U9366/Y (OAI211X8MTR)                                  0.067      0.563 f
  U3625/Y (INVX2MTR)                                     0.052      0.615 r
  U8961/Y (NAND2X2MTR)                                   0.061      0.677 f
  U3089/Y (INVX4MTR)                                     0.078      0.755 r
  U7875/Y (NAND2X1MTR)                                   0.067      0.822 f
  U2979/Y (AOI21X1MTR)                                   0.071      0.893 r
  U11864/Y (OAI21X2MTR)                                  0.065      0.957 f
  U2884/Y (NOR2X3MTR)                                    0.084      1.041 r
  U6774/Y (OAI21X6MTR)                                   0.053      1.094 f
  U1782/Y (NAND2X4MTR)                                   0.056      1.150 r
  U13335/Y (NOR2X12MTR)                                  0.039      1.189 f
  U10011/Y (INVX12MTR)                                   0.040      1.230 r
  U2478/Y (NAND2X4MTR)                                   0.043      1.272 f
  U13331/Y (AOI21X6MTR)                                  0.083      1.355 r
  U15322/Y (OAI22X2MTR)                                  0.055      1.410 f
  U0_BANK_TOP/vACC_1_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U6007/Y (CLKNAND2X2MTR)                                0.040      0.422 r
  U3389/Y (NAND4X4MTR)                                   0.081      0.504 f
  U8376/Y (NAND2X2MTR)                                   0.062      0.565 r
  U6249/Y (CLKNAND2X4MTR)                                0.075      0.640 f
  U2595/Y (NOR2X4MTR)                                    0.074      0.714 r
  U1643/Y (OAI21X4MTR)                                   0.062      0.776 f
  U1631/Y (AOI21X3MTR)                                   0.099      0.875 r
  U1617/Y (OAI21X3MTR)                                   0.073      0.948 f
  U9552/Y (AOI21X2MTR)                                   0.089      1.037 r
  U9217/Y (XNOR2X2MTR)                                   0.083      1.120 r
  U9216/Y (NAND2X2MTR)                                   0.069      1.189 f
  U9343/Y (NAND3X4MTR)                                   0.069      1.258 r
  U1601/Y (OAI21X4MTR)                                   0.061      1.320 f
  U1280/Y (OAI2BB2X2MTR)                                 0.071      1.390 r
  U0_BANK_TOP/vACC_2_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1752/Y (INVX6MTR)                                     0.049      0.422 r
  U1183/Y (CLKNAND2X4MTR)                                0.043      0.465 f
  U10038/Y (NAND4X4MTR)                                  0.049      0.514 r
  U7885/Y (NAND2X2MTR)                                   0.054      0.568 f
  U3386/Y (INVX2MTR)                                     0.054      0.623 r
  U3990/Y (NAND2BX2MTR)                                  0.080      0.703 f
  U3243/Y (INVX2MTR)                                     0.064      0.767 r
  U9803/Y (AOI21X2MTR)                                   0.064      0.831 f
  U8906/Y (INVX2MTR)                                     0.056      0.887 r
  U6474/Y (AOI21X1MTR)                                   0.073      0.960 f
  U2333/Y (OA21X4MTR)                                    0.090      1.050 f
  U250/Y (CLKNAND2X2MTR)                                 0.043      1.094 r
  U2217/Y (XOR2X2MTR)                                    0.065      1.158 r
  U1994/Y (OAI2BB1X4MTR)                                 0.122      1.281 r
  U9245/Y (OAI2B1X8MTR)                                  0.051      1.331 f
  U12960/Y (OAI22X2MTR)                                  0.054      1.385 r
  U0_BANK_TOP/vACC_1_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U1030/Y (INVX4MTR)                                     0.035      0.685 f
  U902/Y (NAND2X2MTR)                                    0.048      0.733 r
  U8194/Y (NAND3X4MTR)                                   0.058      0.791 f
  U10628/Y (NOR2BX4MTR)                                  0.077      0.868 r
  U8795/Y (NAND2X6MTR)                                   0.067      0.935 f
  U8811/Y (NAND2X8MTR)                                   0.047      0.982 r
  U360/Y (INVX4MTR)                                      0.028      1.010 f
  U9210/Y (NAND2X4MTR)                                   0.032      1.042 r
  U364/Y (NAND2BX2MTR)                                   0.054      1.095 f
  U13194/Y (OAI2B11X4MTR)                                0.044      1.140 r
  U2390/Y (OAI2BB1X4MTR)                                 0.062      1.202 f
  U11104/Y (AOI2BB1X2MTR)                                0.102      1.303 r
  U8472/Y (OAI22X1MTR)                                   0.083      1.387 f
  U0_BANK_TOP/vACC_3_reg_3__11_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U13310/Y (OAI2BB1X4MTR)                                0.082      0.558 r
  U1011/Y (AOI21X4MTR)                                   0.056      0.613 f
  U2425/Y (CLKNAND2X4MTR)                                0.044      0.657 r
  U3230/Y (NAND2X4MTR)                                   0.047      0.705 f
  U2380/Y (OAI21X6MTR)                                   0.083      0.788 r
  U4447/Y (NAND2X4MTR)                                   0.050      0.839 f
  U10212/Y (NAND2X6MTR)                                  0.053      0.892 r
  U2037/Y (NAND2X8MTR)                                   0.046      0.938 f
  U6670/Y (CLKNAND2X8MTR)                                0.047      0.986 r
  U8092/Y (OAI2BB1X2MTR)                                 0.102      1.088 r
  U1407/Y (XNOR2X2MTR)                                   0.076      1.164 r
  U180/Y (NAND2X4MTR)                                    0.062      1.226 f
  U8019/Y (CLKNAND2X4MTR)                                0.051      1.277 r
  U9356/Y (OAI21X6MTR)                                   0.049      1.326 f
  U9515/Y (OAI22X2MTR)                                   0.057      1.383 r
  U0_BANK_TOP/vACC_2_reg_7__6_/D (DFFRHQX2MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U11844/Y (OAI21X8MTR)                                  0.073      0.950 f
  U1576/Y (AOI21X2MTR)                                   0.088      1.038 r
  U6408/Y (XNOR2X2MTR)                                   0.117      1.156 r
  U1636/Y (OAI211X8MTR)                                  0.113      1.269 f
  U1633/Y (MXI2X8MTR)                                    0.082      1.351 r
  U17750/Y (OAI22X2MTR)                                  0.057      1.408 f
  U0_BANK_TOP/vACC_3_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U7004/Y (BUFX10MTR)                                    0.111      0.381 f
  U7325/Y (INVX8MTR)                                     0.050      0.431 r
  U16723/Y (NAND2X4MTR)                                  0.040      0.471 f
  U6767/Y (AND2X8MTR)                                    0.068      0.539 f
  U1027/Y (NAND2X4MTR)                                   0.038      0.577 r
  U8346/Y (NAND2X4MTR)                                   0.041      0.619 f
  U5360/Y (CLKNAND2X2MTR)                                0.076      0.694 r
  U5353/Y (NOR2BX2MTR)                                   0.135      0.829 r
  U13177/Y (CLKNAND2X2MTR)                               0.069      0.898 f
  U5912/Y (NOR2X1MTR)                                    0.069      0.967 r
  U2175/Y (CLKNAND2X2MTR)                                0.065      1.032 f
  U9452/Y (CLKNAND2X4MTR)                                0.058      1.090 r
  U10335/Y (CLKNAND2X2MTR)                               0.043      1.133 f
  U4819/Y (NAND2BX2MTR)                                  0.105      1.239 f
  U1614/Y (OAI21X3MTR)                                   0.110      1.348 r
  U13026/Y (OAI22X2MTR)                                  0.062      1.410 f
  U0_BANK_TOP/vACC_0_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1398/Y (BUFX6MTR)                                     0.082      0.210 r
  U10146/Y (NOR2X6MTR)                                   0.043      0.254 f
  U4170/Y (INVX2MTR)                                     0.045      0.298 r
  U3512/Y (INVX2MTR)                                     0.041      0.340 f
  U3532/Y (AOI22X2MTR)                                   0.089      0.428 r
  U4153/Y (OAI2B11X2MTR)                                 0.123      0.551 f
  U4118/Y (INVX2MTR)                                     0.079      0.630 r
  U7790/Y (NAND2X2MTR)                                   0.075      0.705 f
  U7940/Y (AOI21X1MTR)                                   0.113      0.818 r
  U8166/Y (NAND2X4MTR)                                   0.084      0.902 f
  U7651/Y (NAND2BX4MTR)                                  0.052      0.954 r
  U10060/Y (AND2X2MTR)                                   0.095      1.049 r
  U8098/Y (NAND2BX4MTR)                                  0.069      1.118 r
  U10058/Y (OAI21X4MTR)                                  0.045      1.163 f
  U1587/Y (OAI21X6MTR)                                   0.088      1.251 r
  U2524/Y (MXI2X6MTR)                                    0.072      1.324 f
  U11388/Y (OAI22X2MTR)                                  0.061      1.385 r
  U0_BANK_TOP/vACC_0_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U6007/Y (CLKNAND2X2MTR)                                0.052      0.476 f
  U3389/Y (NAND4X4MTR)                                   0.053      0.529 r
  U4016/Y (NAND2X3MTR)                                   0.046      0.575 f
  U3250/Y (INVX2MTR)                                     0.049      0.624 r
  U3899/Y (NAND2BX2MTR)                                  0.084      0.708 f
  U2171/Y (OAI21X3MTR)                                   0.114      0.822 r
  U3791/Y (AOI21X4MTR)                                   0.085      0.908 f
  U17581/Y (OAI21X2MTR)                                  0.096      1.004 r
  U8735/Y (NAND3BX2MTR)                                  0.090      1.093 r
  U6398/Y (NAND3BX2MTR)                                  0.092      1.186 f
  U7499/Y (NAND3X6MTR)                                   0.075      1.260 r
  U1746/Y (MXI2X6MTR)                                    0.063      1.323 f
  U10197/Y (OAI22X2MTR)                                  0.061      1.384 r
  U0_BANK_TOP/vACC_1_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1398/Y (BUFX6MTR)                                     0.082      0.210 r
  U10146/Y (NOR2X6MTR)                                   0.043      0.254 f
  U4170/Y (INVX2MTR)                                     0.045      0.298 r
  U3512/Y (INVX2MTR)                                     0.041      0.340 f
  U3532/Y (AOI22X2MTR)                                   0.089      0.428 r
  U4153/Y (OAI2B11X2MTR)                                 0.123      0.551 f
  U4118/Y (INVX2MTR)                                     0.079      0.630 r
  U7790/Y (NAND2X2MTR)                                   0.075      0.705 f
  U7940/Y (AOI21X1MTR)                                   0.113      0.818 r
  U8166/Y (NAND2X4MTR)                                   0.084      0.902 f
  U7651/Y (NAND2BX4MTR)                                  0.052      0.954 r
  U10060/Y (AND2X2MTR)                                   0.095      1.049 r
  U8098/Y (NAND2BX4MTR)                                  0.069      1.118 r
  U10058/Y (OAI21X4MTR)                                  0.045      1.163 f
  U1587/Y (OAI21X6MTR)                                   0.088      1.251 r
  U2524/Y (MXI2X6MTR)                                    0.072      1.324 f
  U11387/Y (OAI22X2MTR)                                  0.061      1.385 r
  U0_BANK_TOP/vACC_3_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1795/Y (INVX24MTR)                                    0.061      0.368 r
  U1232/Y (CLKNAND2X16MTR)                               0.056      0.424 f
  U1150/Y (NOR2X6MTR)                                    0.079      0.504 r
  U5685/Y (INVX6MTR)                                     0.037      0.540 f
  U7797/Y (OAI2BB1X2MTR)                                 0.094      0.635 f
  U6966/Y (NAND2X4MTR)                                   0.065      0.700 r
  U7109/Y (XOR2X8MTR)                                    0.092      0.792 r
  U7099/Y (XOR2X8MTR)                                    0.086      0.877 f
  U9649/Y (OAI21X6MTR)                                   0.043      0.920 r
  U2897/Y (OAI2BB1X4MTR)                                 0.066      0.986 f
  U1808/Y (NOR2X8MTR)                                    0.079      1.066 r
  U1817/Y (OAI21X6MTR)                                   0.065      1.131 f
  U13330/Y (AOI21X8MTR)                                  0.083      1.214 r
  U1074/Y (OAI21BX4MTR)                                  0.061      1.275 f
  U1822/Y (XNOR2X2MTR)                                   0.065      1.340 f
  U74/Y (NOR2X1MTR)                                      0.054      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U7360/Y (AOI21X4MTR)                                   0.086      1.029 r
  U340/Y (XNOR2X1MTR)                                    0.086      1.115 r
  U9434/Y (NAND2X3MTR)                                   0.061      1.175 f
  U4371/Y (INVX1MTR)                                     0.041      1.216 r
  U4376/Y (INVX1MTR)                                     0.035      1.251 f
  U10271/Y (CLKNAND2X2MTR)                               0.034      1.286 r
  U4243/Y (INVX2MTR)                                     0.043      1.329 f
  U8609/Y (OAI22X2MTR)                                   0.055      1.384 r
  U0_BANK_TOP/vACC_1_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U196/Y (NOR2X2MTR)                                     0.080      0.448 r
  U9087/Y (OAI2BB1X2MTR)                                 0.117      0.565 r
  U2472/Y (NOR2X3MTR)                                    0.038      0.602 f
  U2019/Y (NAND2X6MTR)                                   0.048      0.651 r
  U656/Y (NAND2X4MTR)                                    0.055      0.706 f
  U795/Y (CLKNAND2X2MTR)                                 0.053      0.758 r
  U665/Y (INVX2MTR)                                      0.030      0.789 f
  U11970/Y (OAI2BB1X4MTR)                                0.079      0.867 f
  U2939/Y (INVX4MTR)                                     0.043      0.911 r
  U9187/Y (NAND2X8MTR)                                   0.053      0.964 f
  U7088/Y (AOI21X1MTR)                                   0.087      1.051 r
  U10361/Y (XNOR2X1MTR)                                  0.085      1.135 r
  U11578/Y (NAND2BX2MTR)                                 0.083      1.219 f
  U7266/Y (CLKNAND2X4MTR)                                0.050      1.269 r
  U7257/Y (OAI21X6MTR)                                   0.057      1.325 f
  U1431/Y (OAI22X2MTR)                                   0.059      1.384 r
  U0_BANK_TOP/vACC_0_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U5600/Y (NAND2BX4MTR)                                  0.053      0.746 r
  U4673/Y (NAND2X5MTR)                                   0.063      0.810 f
  U4342/Y (NOR2X8MTR)                                    0.083      0.893 r
  U2461/Y (NOR2X12MTR)                                   0.039      0.932 f
  U7916/Y (NOR2X1MTR)                                    0.055      0.986 r
  U1452/Y (NAND2X2MTR)                                   0.055      1.041 f
  U9441/Y (NAND3X4MTR)                                   0.041      1.082 r
  U9440/Y (XNOR2X2MTR)                                   0.080      1.162 r
  U10115/Y (OAI2B11X4MTR)                                0.099      1.260 f
  U6884/Y (OAI22X4MTR)                                   0.088      1.348 r
  U12902/Y (OAI22X2MTR)                                  0.064      1.412 f
  U0_BANK_TOP/vACC_2_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U196/Y (NOR2X2MTR)                                     0.080      0.448 r
  U9087/Y (OAI2BB1X2MTR)                                 0.117      0.565 r
  U2472/Y (NOR2X3MTR)                                    0.038      0.602 f
  U2019/Y (NAND2X6MTR)                                   0.048      0.651 r
  U656/Y (NAND2X4MTR)                                    0.055      0.706 f
  U795/Y (CLKNAND2X2MTR)                                 0.053      0.758 r
  U665/Y (INVX2MTR)                                      0.030      0.789 f
  U11970/Y (OAI2BB1X4MTR)                                0.079      0.867 f
  U2939/Y (INVX4MTR)                                     0.043      0.911 r
  U9187/Y (NAND2X8MTR)                                   0.053      0.964 f
  U7088/Y (AOI21X1MTR)                                   0.087      1.051 r
  U10361/Y (XNOR2X1MTR)                                  0.085      1.135 r
  U11578/Y (NAND2BX2MTR)                                 0.083      1.219 f
  U7266/Y (CLKNAND2X4MTR)                                0.050      1.269 r
  U7257/Y (OAI21X6MTR)                                   0.057      1.325 f
  U12934/Y (OAI22X2MTR)                                  0.059      1.384 r
  U0_BANK_TOP/vACC_1_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U11844/Y (OAI21X8MTR)                                  0.088      0.963 r
  U11100/Y (XNOR2X2MTR)                                  0.083      1.046 r
  U13007/Y (AO2B2X4MTR)                                  0.155      1.201 r
  U13011/Y (NOR2X8MTR)                                   0.033      1.234 f
  U9807/Y (MXI2X6MTR)                                    0.062      1.295 r
  U10186/Y (NAND2X2MTR)                                  0.058      1.353 f
  U18874/Y (OAI21X2MTR)                                  0.043      1.397 r
  U0_BANK_TOP/vACC_2_reg_5__0_/D (DFFRHQX8MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__0_/CK (DFFRHQX8MTR)          0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1240/Y (BUFX4MTR)                                     0.088      0.362 f
  U854/Y (OAI2BB1X4MTR)                                  0.080      0.442 f
  U1153/Y (INVX2MTR)                                     0.036      0.478 r
  U9716/Y (NAND3X4MTR)                                   0.056      0.534 f
  U1052/Y (NAND2X6MTR)                                   0.045      0.579 r
  U1019/Y (NAND2X8MTR)                                   0.048      0.626 f
  U796/Y (NOR2X4MTR)                                     0.083      0.709 r
  U2022/Y (NAND2X4MTR)                                   0.051      0.760 f
  U9887/Y (AND2X8MTR)                                    0.076      0.836 f
  U2024/Y (NAND2X8MTR)                                   0.041      0.877 r
  U353/Y (INVX2MTR)                                      0.040      0.917 f
  U16645/Y (NOR2BX4MTR)                                  0.053      0.969 r
  U10370/Y (OAI2BB1X4MTR)                                0.106      1.076 r
  U10054/Y (NAND3X12MTR)                                 0.086      1.162 f
  U5876/Y (NAND2X6MTR)                                   0.048      1.210 r
  U176/Y (CLKNAND2X4MTR)                                 0.041      1.251 f
  U1965/Y (INVX4MTR)                                     0.039      1.290 r
  U110/Y (CLKNAND2X2MTR)                                 0.038      1.328 f
  U988/Y (OAI2BB2X1MTR)                                  0.061      1.389 r
  U0_BANK_TOP/vACC_2_reg_0__18_/D (DFFRHQX2MTR)          0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U7036/Y (INVX24MTR)                                    0.039      0.308 f
  U1231/Y (INVX14MTR)                                    0.039      0.347 r
  U6251/Y (OR2X2MTR)                                     0.074      0.420 r
  U11036/Y (CLKNAND2X2MTR)                               0.058      0.478 f
  U9652/Y (OAI21X6MTR)                                   0.084      0.562 r
  U2463/Y (NAND2X4MTR)                                   0.070      0.632 f
  U8812/Y (NOR2X4MTR)                                    0.066      0.697 r
  U1258/Y (OAI21X2MTR)                                   0.058      0.756 f
  U9713/Y (INVX2MTR)                                     0.041      0.797 r
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.839 f
  U16275/Y (NAND2X4MTR)                                  0.042      0.882 r
  U2133/Y (NAND2X8MTR)                                   0.054      0.935 f
  U5502/Y (AOI2B1X2MTR)                                  0.086      1.021 r
  U272/Y (XNOR2X1MTR)                                    0.099      1.120 r
  U12979/Y (OAI22X4MTR)                                  0.089      1.209 f
  U8408/Y (AOI2BB1X1MTR)                                 0.112      1.322 r
  U8508/Y (OAI22X1MTR)                                   0.084      1.406 f
  U0_BANK_TOP/vACC_2_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U7036/Y (INVX24MTR)                                    0.039      0.308 f
  U1231/Y (INVX14MTR)                                    0.039      0.347 r
  U6251/Y (OR2X2MTR)                                     0.074      0.420 r
  U11036/Y (CLKNAND2X2MTR)                               0.058      0.478 f
  U9652/Y (OAI21X6MTR)                                   0.084      0.562 r
  U2463/Y (NAND2X4MTR)                                   0.070      0.632 f
  U8812/Y (NOR2X4MTR)                                    0.066      0.697 r
  U1258/Y (OAI21X2MTR)                                   0.058      0.756 f
  U9713/Y (INVX2MTR)                                     0.041      0.797 r
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.839 f
  U16275/Y (NAND2X4MTR)                                  0.042      0.882 r
  U2133/Y (NAND2X8MTR)                                   0.054      0.935 f
  U5502/Y (AOI2B1X2MTR)                                  0.086      1.021 r
  U272/Y (XNOR2X1MTR)                                    0.099      1.120 r
  U12979/Y (OAI22X4MTR)                                  0.089      1.209 f
  U8408/Y (AOI2BB1X1MTR)                                 0.112      1.322 r
  U8493/Y (OAI22X1MTR)                                   0.084      1.406 f
  U0_BANK_TOP/vACC_0_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U7036/Y (INVX24MTR)                                    0.039      0.308 f
  U1231/Y (INVX14MTR)                                    0.039      0.347 r
  U6251/Y (OR2X2MTR)                                     0.074      0.420 r
  U11036/Y (CLKNAND2X2MTR)                               0.058      0.478 f
  U9652/Y (OAI21X6MTR)                                   0.084      0.562 r
  U2463/Y (NAND2X4MTR)                                   0.070      0.632 f
  U8812/Y (NOR2X4MTR)                                    0.066      0.697 r
  U1258/Y (OAI21X2MTR)                                   0.058      0.756 f
  U9713/Y (INVX2MTR)                                     0.041      0.797 r
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.839 f
  U16275/Y (NAND2X4MTR)                                  0.042      0.882 r
  U2133/Y (NAND2X8MTR)                                   0.054      0.935 f
  U5502/Y (AOI2B1X2MTR)                                  0.086      1.021 r
  U272/Y (XNOR2X1MTR)                                    0.099      1.120 r
  U12979/Y (OAI22X4MTR)                                  0.089      1.209 f
  U8408/Y (AOI2BB1X1MTR)                                 0.112      1.322 r
  U6304/Y (OAI22X1MTR)                                   0.084      1.406 f
  U0_BANK_TOP/vACC_3_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U7036/Y (INVX24MTR)                                    0.039      0.308 f
  U1231/Y (INVX14MTR)                                    0.039      0.347 r
  U6251/Y (OR2X2MTR)                                     0.074      0.420 r
  U11036/Y (CLKNAND2X2MTR)                               0.058      0.478 f
  U9652/Y (OAI21X6MTR)                                   0.084      0.562 r
  U2463/Y (NAND2X4MTR)                                   0.070      0.632 f
  U8812/Y (NOR2X4MTR)                                    0.066      0.697 r
  U1258/Y (OAI21X2MTR)                                   0.058      0.756 f
  U9713/Y (INVX2MTR)                                     0.041      0.797 r
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.839 f
  U16275/Y (NAND2X4MTR)                                  0.042      0.882 r
  U2133/Y (NAND2X8MTR)                                   0.054      0.935 f
  U5502/Y (AOI2B1X2MTR)                                  0.086      1.021 r
  U272/Y (XNOR2X1MTR)                                    0.099      1.120 r
  U12979/Y (OAI22X4MTR)                                  0.089      1.209 f
  U8408/Y (AOI2BB1X1MTR)                                 0.112      1.322 r
  U6303/Y (OAI22X1MTR)                                   0.084      1.406 f
  U0_BANK_TOP/vACC_1_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U7360/Y (AOI21X4MTR)                                   0.086      1.029 r
  U340/Y (XNOR2X1MTR)                                    0.086      1.115 r
  U9434/Y (NAND2X3MTR)                                   0.061      1.175 f
  U4371/Y (INVX1MTR)                                     0.041      1.216 r
  U4376/Y (INVX1MTR)                                     0.035      1.251 f
  U10271/Y (CLKNAND2X2MTR)                               0.034      1.286 r
  U4243/Y (INVX2MTR)                                     0.043      1.329 f
  U10208/Y (OAI22X2MTR)                                  0.055      1.384 r
  U0_BANK_TOP/vACC_3_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4444/Y (CLKNAND2X2MTR)                                0.061      1.235 r
  U9361/Y (XNOR2X4MTR)                                   0.092      1.327 r
  U17401/Y (OAI22X2MTR)                                  0.068      1.395 f
  U0_BANK_TOP/vACC_1_reg_1__20_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4444/Y (CLKNAND2X2MTR)                                0.061      1.235 r
  U9361/Y (XNOR2X4MTR)                                   0.092      1.327 r
  U10252/Y (OAI22X2MTR)                                  0.068      1.395 f
  U0_BANK_TOP/vACC_2_reg_1__20_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4444/Y (CLKNAND2X2MTR)                                0.061      1.235 r
  U9361/Y (XNOR2X4MTR)                                   0.092      1.327 r
  U11467/Y (OAI22X2MTR)                                  0.068      1.395 f
  U0_BANK_TOP/vACC_0_reg_1__20_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U196/Y (NOR2X2MTR)                                     0.080      0.448 r
  U9087/Y (OAI2BB1X2MTR)                                 0.117      0.565 r
  U2472/Y (NOR2X3MTR)                                    0.038      0.602 f
  U2019/Y (NAND2X6MTR)                                   0.048      0.651 r
  U656/Y (NAND2X4MTR)                                    0.055      0.706 f
  U795/Y (CLKNAND2X2MTR)                                 0.053      0.758 r
  U665/Y (INVX2MTR)                                      0.030      0.789 f
  U11970/Y (OAI2BB1X4MTR)                                0.079      0.867 f
  U2939/Y (INVX4MTR)                                     0.043      0.911 r
  U9187/Y (NAND2X8MTR)                                   0.053      0.964 f
  U7088/Y (AOI21X1MTR)                                   0.087      1.051 r
  U10361/Y (XNOR2X1MTR)                                  0.085      1.135 r
  U11578/Y (NAND2BX2MTR)                                 0.083      1.219 f
  U7266/Y (CLKNAND2X4MTR)                                0.050      1.269 r
  U7257/Y (OAI21X6MTR)                                   0.057      1.325 f
  U12935/Y (OAI22X2MTR)                                  0.059      1.384 r
  U0_BANK_TOP/vACC_3_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1795/Y (INVX24MTR)                                    0.061      0.368 r
  U1962/Y (NAND2X12MTR)                                  0.049      0.417 f
  U864/Y (INVX4MTR)                                      0.045      0.463 r
  U12499/Y (XNOR2X8MTR)                                  0.069      0.532 r
  U11253/Y (XNOR2X8MTR)                                  0.100      0.631 r
  U567/Y (INVX2MTR)                                      0.060      0.691 f
  U1957/Y (OAI21X4MTR)                                   0.080      0.771 r
  U11611/Y (OAI2BB1X4MTR)                                0.074      0.845 f
  U384/Y (OAI21X3MTR)                                    0.085      0.930 r
  U1981/Y (OAI2BB1X4MTR)                                 0.066      0.996 f
  U8885/Y (NOR2X6MTR)                                    0.085      1.081 r
  U1978/Y (OAI21X8MTR)                                   0.074      1.155 f
  U134/Y (AOI21X2MTR)                                    0.084      1.239 r
  U13323/Y (OAI21X1MTR)                                  0.070      1.308 f
  U6828/Y (NOR2BX2MTR)                                   0.094      1.403 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U7776/Y (NOR2X1MTR)                                    0.060      0.188 r
  U8613/Y (NAND2BX2MTR)                                  0.075      0.263 f
  U849/Y (BUFX4MTR)                                      0.117      0.380 f
  U799/Y (INVX2MTR)                                      0.071      0.452 r
  U710/Y (INVX2MTR)                                      0.057      0.508 f
  U7389/Y (NAND2X2MTR)                                   0.065      0.573 r
  U16540/Y (AND2X4MTR)                                   0.113      0.686 r
  U8909/Y (NOR2X2MTR)                                    0.039      0.725 f
  U7687/Y (NOR2BX4MTR)                                   0.061      0.786 r
  U6047/Y (CLKNAND2X2MTR)                                0.065      0.851 f
  U7833/Y (NAND2BX1MTR)                                  0.125      0.976 f
  U8122/Y (INVX2MTR)                                     0.042      1.018 r
  U9480/Y (OAI21X2MTR)                                   0.054      1.072 f
  U7603/Y (OAI2B11X4MTR)                                 0.044      1.116 r
  U10200/Y (NAND3X4MTR)                                  0.065      1.180 f
  U2239/Y (NOR2X4MTR)                                    0.083      1.263 r
  U9339/Y (MXI2X6MTR)                                    0.070      1.333 f
  U1328/Y (NAND2X2MTR)                                   0.044      1.377 r
  U13191/Y (OAI2BB1X2MTR)                                0.042      1.418 f
  U0_BANK_TOP/vACC_0_reg_6__4_/D (DFFRHQX4MTR)           0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U5600/Y (NAND2BX4MTR)                                  0.053      0.746 r
  U4673/Y (NAND2X5MTR)                                   0.063      0.810 f
  U4342/Y (NOR2X8MTR)                                    0.083      0.893 r
  U2461/Y (NOR2X12MTR)                                   0.039      0.932 f
  U7916/Y (NOR2X1MTR)                                    0.055      0.986 r
  U1452/Y (NAND2X2MTR)                                   0.055      1.041 f
  U9441/Y (NAND3X4MTR)                                   0.041      1.082 r
  U9440/Y (XNOR2X2MTR)                                   0.080      1.162 r
  U10115/Y (OAI2B11X4MTR)                                0.099      1.260 f
  U6884/Y (OAI22X4MTR)                                   0.088      1.348 r
  U11422/Y (OAI22X2MTR)                                  0.064      1.412 f
  U0_BANK_TOP/vACC_1_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U5600/Y (NAND2BX4MTR)                                  0.053      0.746 r
  U4673/Y (NAND2X5MTR)                                   0.063      0.810 f
  U4342/Y (NOR2X8MTR)                                    0.083      0.893 r
  U2461/Y (NOR2X12MTR)                                   0.039      0.932 f
  U7916/Y (NOR2X1MTR)                                    0.055      0.986 r
  U1452/Y (NAND2X2MTR)                                   0.055      1.041 f
  U9441/Y (NAND3X4MTR)                                   0.041      1.082 r
  U9440/Y (XNOR2X2MTR)                                   0.080      1.162 r
  U10115/Y (OAI2B11X4MTR)                                0.099      1.260 f
  U6884/Y (OAI22X4MTR)                                   0.088      1.348 r
  U12903/Y (OAI22X2MTR)                                  0.064      1.412 f
  U0_BANK_TOP/vACC_0_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8534/Y (BUFX24MTR)                                    0.077      0.400 f
  U1193/Y (INVX10MTR)                                    0.042      0.442 r
  U4661/Y (AOI21X4MTR)                                   0.048      0.490 f
  U4653/Y (NAND3X3MTR)                                   0.044      0.534 r
  U2003/Y (NAND2BX4MTR)                                  0.051      0.585 f
  U2002/Y (INVX4MTR)                                     0.042      0.627 r
  U690/Y (NAND2X2MTR)                                    0.072      0.699 f
  U13161/Y (OAI21X6MTR)                                  0.089      0.788 r
  U8682/Y (AOI21X6MTR)                                   0.063      0.851 f
  U397/Y (OA21X4MTR)                                     0.153      1.004 f
  U1763/Y (NAND2X6MTR)                                   0.046      1.050 r
  U254/Y (NAND2X2MTR)                                    0.069      1.119 f
  U1548/Y (NAND3X8MTR)                                   0.068      1.187 r
  U119/Y (NAND2X4MTR)                                    0.055      1.242 f
  U12946/Y (AOI22X4MTR)                                  0.083      1.326 r
  U8498/Y (OAI22X1MTR)                                   0.079      1.405 f
  U0_BANK_TOP/vACC_2_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U10202/Y (AOI21X2MTR)                                  0.097      1.039 r
  U225/Y (XOR2X1MTR)                                     0.093      1.132 r
  U5421/Y (NAND2X3MTR)                                   0.063      1.195 f
  U13190/Y (NAND3X4MTR)                                  0.064      1.259 r
  U1828/Y (MXI2X6MTR)                                    0.063      1.322 f
  U11410/Y (OAI2BB2X4MTR)                                0.068      1.390 r
  U0_BANK_TOP/vACC_3_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U11441/Y (CLKNAND2X16MTR)                              0.047      0.260 r
  U4025/Y (INVX20MTR)                                    0.039      0.299 f
  U1848/Y (INVX14MTR)                                    0.041      0.340 r
  U2114/Y (INVX10MTR)                                    0.031      0.371 f
  U15899/Y (INVX6MTR)                                    0.030      0.401 r
  U15913/Y (CLKNAND2X2MTR)                               0.055      0.456 f
  U730/Y (NOR2X4MTR)                                     0.069      0.524 r
  U11725/Y (OAI21X4MTR)                                  0.071      0.595 f
  U899/Y (AOI21X4MTR)                                    0.094      0.689 r
  U12967/Y (XNOR2X2MTR)                                  0.075      0.764 f
  U2379/Y (NAND2X2MTR)                                   0.063      0.827 r
  U13688/Y (NAND2X1MTR)                                  0.065      0.892 f
  U9620/Y (OAI2BB1X4MTR)                                 0.100      0.993 f
  U10546/Y (NAND2X3MTR)                                  0.039      1.031 r
  U12984/Y (CLKNAND2X4MTR)                               0.048      1.079 f
  U7614/Y (AOI21X4MTR)                                   0.084      1.164 r
  U7200/Y (INVX2MTR)                                     0.038      1.202 f
  U9449/Y (NAND2X2MTR)                                   0.041      1.243 r
  U15785/Y (NAND2BX2MTR)                                 0.046      1.289 f
  U2238/Y (NOR3X1MTR)                                    0.094      1.383 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U11844/Y (OAI21X8MTR)                                  0.088      0.963 r
  U11100/Y (XNOR2X2MTR)                                  0.083      1.046 r
  U13007/Y (AO2B2X4MTR)                                  0.155      1.201 r
  U13011/Y (NOR2X8MTR)                                   0.033      1.234 f
  U9807/Y (MXI2X6MTR)                                    0.062      1.295 r
  U9370/Y (NAND2X3MTR)                                   0.050      1.346 f
  U11374/Y (OAI21X2MTR)                                  0.038      1.384 r
  U0_BANK_TOP/vACC_3_reg_5__0_/D (DFFRHQX2MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U9416/Y (NAND2X2MTR)                                   0.045      1.248 r
  U10317/Y (NAND2X2MTR)                                  0.049      1.298 f
  U2445/Y (NAND2X4MTR)                                   0.049      1.347 r
  U13278/Y (OAI22X2MTR)                                  0.049      1.396 f
  U0_BANK_TOP/vACC_2_reg_5__19_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U16174/Y (CLKNAND2X16MTR)                              0.072      0.285 r
  U1194/Y (INVX10MTR)                                    0.045      0.330 f
  U1814/Y (INVX12MTR)                                    0.043      0.374 r
  U1041/Y (AND2X1MTR)                                    0.091      0.464 r
  U6655/Y (AND2X4MTR)                                    0.094      0.559 r
  U5664/Y (INVX2MTR)                                     0.034      0.592 f
  U8996/Y (AOI21X2MTR)                                   0.096      0.688 r
  U11306/Y (CLKNAND2X4MTR)                               0.071      0.759 f
  U11305/Y (XNOR2X8MTR)                                  0.082      0.841 f
  U11340/Y (NOR2X8MTR)                                   0.064      0.905 r
  U10554/Y (NOR2X4MTR)                                   0.037      0.942 f
  U9593/Y (NOR2X3MTR)                                    0.058      1.000 r
  U4873/Y (NAND2X2MTR)                                   0.056      1.056 f
  U16282/Y (NAND3BX4MTR)                                 0.055      1.111 r
  U11668/Y (INVX2MTR)                                    0.043      1.154 f
  U1913/Y (OAI21X3MTR)                                   0.087      1.241 r
  U1912/Y (NAND3BX4MTR)                                  0.083      1.325 f
  U1911/Y (NOR2X4MTR)                                    0.063      1.388 r
  U13223/Y (NOR2X2MTR)                                   0.033      1.421 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.421 f
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.092      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_75_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U3392/Y (BUFX16MTR)                                    0.074      0.463 f
  U8413/Y (INVX8MTR)                                     0.035      0.498 r
  U10878/Y (CLKNAND2X2MTR)                               0.038      0.536 f
  U6052/Y (CLKAND2X2MTR)                                 0.068      0.605 f
  U979/Y (NAND2X2MTR)                                    0.044      0.648 r
  U2405/Y (INVX3MTR)                                     0.034      0.682 f
  U4415/Y (NAND2X4MTR)                                   0.045      0.727 r
  U7278/Y (NOR2X4MTR)                                    0.039      0.766 f
  U9631/Y (NAND3X4MTR)                                   0.059      0.825 r
  U8045/Y (INVX1MTR)                                     0.040      0.865 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.954 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.123 r
  U2735/Y (AOI21X1MTR)                                   0.082      1.205 f
  U17701/Y (AOI211X4MTR)                                 0.131      1.336 r
  U6804/Y (NOR2X1MTR)                                    0.060      1.396 f
  PIM_result_reg_75_/D (DFFRHQX2MTR)                     0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_75_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_459_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U3392/Y (BUFX16MTR)                                    0.074      0.463 f
  U8413/Y (INVX8MTR)                                     0.035      0.498 r
  U10878/Y (CLKNAND2X2MTR)                               0.038      0.536 f
  U6052/Y (CLKAND2X2MTR)                                 0.068      0.605 f
  U979/Y (NAND2X2MTR)                                    0.044      0.648 r
  U2405/Y (INVX3MTR)                                     0.034      0.682 f
  U4415/Y (NAND2X4MTR)                                   0.045      0.727 r
  U7278/Y (NOR2X4MTR)                                    0.039      0.766 f
  U9631/Y (NAND3X4MTR)                                   0.059      0.825 r
  U8045/Y (INVX1MTR)                                     0.040      0.865 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.954 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.123 r
  U2735/Y (AOI21X1MTR)                                   0.082      1.205 f
  U17701/Y (AOI211X4MTR)                                 0.131      1.336 r
  U6803/Y (NOR2X1MTR)                                    0.060      1.396 f
  PIM_result_reg_459_/D (DFFRHQX2MTR)                    0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_459_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_331_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U3392/Y (BUFX16MTR)                                    0.074      0.463 f
  U8413/Y (INVX8MTR)                                     0.035      0.498 r
  U10878/Y (CLKNAND2X2MTR)                               0.038      0.536 f
  U6052/Y (CLKAND2X2MTR)                                 0.068      0.605 f
  U979/Y (NAND2X2MTR)                                    0.044      0.648 r
  U2405/Y (INVX3MTR)                                     0.034      0.682 f
  U4415/Y (NAND2X4MTR)                                   0.045      0.727 r
  U7278/Y (NOR2X4MTR)                                    0.039      0.766 f
  U9631/Y (NAND3X4MTR)                                   0.059      0.825 r
  U8045/Y (INVX1MTR)                                     0.040      0.865 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.954 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.123 r
  U2735/Y (AOI21X1MTR)                                   0.082      1.205 f
  U17701/Y (AOI211X4MTR)                                 0.131      1.336 r
  U6805/Y (NOR2X1MTR)                                    0.060      1.396 f
  PIM_result_reg_331_/D (DFFRHQX2MTR)                    0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_331_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_203_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U3392/Y (BUFX16MTR)                                    0.074      0.463 f
  U8413/Y (INVX8MTR)                                     0.035      0.498 r
  U10878/Y (CLKNAND2X2MTR)                               0.038      0.536 f
  U6052/Y (CLKAND2X2MTR)                                 0.068      0.605 f
  U979/Y (NAND2X2MTR)                                    0.044      0.648 r
  U2405/Y (INVX3MTR)                                     0.034      0.682 f
  U4415/Y (NAND2X4MTR)                                   0.045      0.727 r
  U7278/Y (NOR2X4MTR)                                    0.039      0.766 f
  U9631/Y (NAND3X4MTR)                                   0.059      0.825 r
  U8045/Y (INVX1MTR)                                     0.040      0.865 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.954 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.123 r
  U2735/Y (AOI21X1MTR)                                   0.082      1.205 f
  U17701/Y (AOI211X4MTR)                                 0.131      1.336 r
  U6806/Y (NOR2X1MTR)                                    0.060      1.396 f
  PIM_result_reg_203_/D (DFFRHQX2MTR)                    0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_203_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U1270/Y (INVX6MTR)                                     0.054      0.192 f
  U14405/Y (NAND2X3MTR)                                  0.060      0.251 r
  U10091/Y (OAI22X1MTR)                                  0.089      0.340 f
  U7500/Y (NOR2X2MTR)                                    0.066      0.406 r
  U4683/Y (AND4X2MTR)                                    0.126      0.532 r
  U9120/Y (CLKNAND2X4MTR)                                0.064      0.597 f
  U9046/Y (INVX2MTR)                                     0.053      0.650 r
  U1256/Y (NAND2X4MTR)                                   0.056      0.706 f
  U1448/Y (AOI21X3MTR)                                   0.093      0.799 r
  U5435/Y (OAI21X6MTR)                                   0.062      0.861 f
  U318/Y (BUFX8MTR)                                      0.079      0.940 f
  U5252/Y (INVX8MTR)                                     0.025      0.965 r
  U1493/Y (OAI2B1X4MTR)                                  0.036      1.001 f
  U9514/Y (XNOR2X2MTR)                                   0.071      1.072 f
  U10396/Y (AOI22X2MTR)                                  0.103      1.175 r
  U136/Y (OAI21X3MTR)                                    0.066      1.241 f
  U9336/Y (OAI22X2MTR)                                   0.106      1.347 r
  U1774/Y (OAI22X2MTR)                                   0.064      1.411 f
  U0_BANK_TOP/vACC_3_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U9416/Y (NAND2X2MTR)                                   0.045      1.248 r
  U10317/Y (NAND2X2MTR)                                  0.049      1.298 f
  U2445/Y (NAND2X4MTR)                                   0.049      1.347 r
  U13277/Y (OAI22X2MTR)                                  0.049      1.396 f
  U0_BANK_TOP/vACC_3_reg_5__19_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_26_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U10285/Y (XNOR2X1MTR)                                  0.167      1.325 r
  U15234/Y (NOR2X1MTR)                                   0.067      1.392 f
  PIM_result_reg_26_/D (DFFRHQX2MTR)                     0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_26_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_154_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U10285/Y (XNOR2X1MTR)                                  0.167      1.325 r
  U15233/Y (NOR2X1MTR)                                   0.067      1.392 f
  PIM_result_reg_154_/D (DFFRHQX2MTR)                    0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_154_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_282_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U10285/Y (XNOR2X1MTR)                                  0.167      1.325 r
  U15232/Y (NOR2X1MTR)                                   0.067      1.392 f
  PIM_result_reg_282_/D (DFFRHQX2MTR)                    0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_282_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_410_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U10285/Y (XNOR2X1MTR)                                  0.167      1.325 r
  U15231/Y (NOR2X1MTR)                                   0.067      1.392 f
  PIM_result_reg_410_/D (DFFRHQX2MTR)                    0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_410_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U991/Y (OAI2B2X4MTR)                                   0.065      0.407 f
  U12024/Y (NAND3BX4MTR)                                 0.110      0.518 f
  U9809/Y (AND2X8MTR)                                    0.087      0.605 f
  U5510/Y (INVX3MTR)                                     0.030      0.635 r
  U5430/Y (CLKNAND2X4MTR)                                0.053      0.688 f
  U5565/Y (OAI21X3MTR)                                   0.104      0.792 r
  U6625/Y (NAND2X1MTR)                                   0.068      0.859 f
  U7890/Y (NOR2BX1MTR)                                   0.109      0.968 f
  U6456/Y (OAI2B1X2MTR)                                  0.036      1.004 r
  U4270/Y (AOI21X1MTR)                                   0.055      1.060 f
  U1422/Y (XNOR2X2MTR)                                   0.088      1.147 f
  U194/Y (NAND2X2MTR)                                    0.049      1.197 r
  U1300/Y (NAND3X4MTR)                                   0.076      1.273 f
  U8629/Y (INVX2MTR)                                     0.063      1.335 r
  U2652/Y (OAI22X1MTR)                                   0.067      1.402 f
  U0_BANK_TOP/vACC_0_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.111      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U9156/Y (NAND2X8MTR)                                   0.050      0.993 r
  U8802/Y (XNOR2X2MTR)                                   0.071      1.064 r
  U8801/Y (NAND2X2MTR)                                   0.057      1.121 f
  U8655/Y (OAI21X2MTR)                                   0.052      1.173 r
  U10312/Y (NOR2X4MTR)                                   0.048      1.222 f
  U1408/Y (MXI2X4MTR)                                    0.078      1.299 r
  U10264/Y (NAND2X2MTR)                                  0.056      1.356 f
  U11375/Y (OAI2BB1X2MTR)                                0.042      1.398 r
  U0_BANK_TOP/vACC_1_reg_2__0_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6385/Y (BUFX10MTR)                                    0.105      0.363 f
  U6027/Y (INVX5MTR)                                     0.053      0.416 r
  U4036/Y (OAI2BB1X2MTR)                                 0.097      0.514 r
  U7805/Y (OAI21X2MTR)                                   0.072      0.586 f
  U7084/Y (NAND2X4MTR)                                   0.062      0.648 r
  U4290/Y (NAND2BX4MTR)                                  0.062      0.709 f
  U6936/Y (OAI21X6MTR)                                   0.079      0.789 r
  U1400/Y (NAND2X4MTR)                                   0.049      0.837 f
  U2934/Y (NAND2X4MTR)                                   0.041      0.878 r
  U8130/Y (NAND2X6MTR)                                   0.047      0.924 f
  U5932/Y (NAND2X6MTR)                                   0.045      0.969 r
  U304/Y (INVX4MTR)                                      0.028      0.998 f
  U1417/Y (OAI21BX2MTR)                                  0.072      1.070 r
  U1416/Y (XNOR2X2MTR)                                   0.089      1.159 r
  U6618/Y (NAND2X3MTR)                                   0.058      1.217 f
  U1351/Y (CLKNAND2X4MTR)                                0.048      1.265 r
  U9056/Y (OAI22X4MTR)                                   0.058      1.322 f
  U11092/Y (OAI2BB2X1MTR)                                0.068      1.390 r
  U0_BANK_TOP/vACC_1_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1795/Y (INVX24MTR)                                    0.061      0.368 r
  U1232/Y (CLKNAND2X16MTR)                               0.056      0.424 f
  U1150/Y (NOR2X6MTR)                                    0.079      0.504 r
  U5685/Y (INVX6MTR)                                     0.037      0.540 f
  U7797/Y (OAI2BB1X2MTR)                                 0.094      0.635 f
  U6966/Y (NAND2X4MTR)                                   0.065      0.700 r
  U7109/Y (XOR2X8MTR)                                    0.092      0.792 r
  U7099/Y (XOR2X8MTR)                                    0.086      0.877 f
  U9649/Y (OAI21X6MTR)                                   0.043      0.920 r
  U2897/Y (OAI2BB1X4MTR)                                 0.066      0.986 f
  U1808/Y (NOR2X8MTR)                                    0.079      1.066 r
  U1817/Y (OAI21X6MTR)                                   0.065      1.131 f
  U13330/Y (AOI21X8MTR)                                  0.083      1.214 r
  U16261/Y (OAI2B1X4MTR)                                 0.059      1.274 f
  U13080/Y (XNOR2X2MTR)                                  0.065      1.339 f
  U2187/Y (NOR2X2MTR)                                    0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U9913/Y (NOR2X4MTR)                                    0.035      0.378 f
  U13270/Y (CLKNAND2X4MTR)                               0.032      0.409 r
  U9852/Y (NAND3X4MTR)                                   0.065      0.474 f
  U9851/Y (NOR2X4MTR)                                    0.063      0.537 r
  U2189/Y (NAND3X6MTR)                                   0.075      0.613 f
  U4824/Y (NAND2BX8MTR)                                  0.098      0.711 f
  U9462/Y (OAI2BB1X4MTR)                                 0.081      0.792 f
  U15951/Y (OAI2BB1X4MTR)                                0.086      0.878 f
  U8795/Y (NAND2X6MTR)                                   0.048      0.926 r
  U9012/Y (NAND2X8MTR)                                   0.055      0.980 f
  U4876/Y (NAND2X3MTR)                                   0.045      1.025 r
  U6832/Y (NAND3BX4MTR)                                  0.055      1.080 f
  U1430/Y (XNOR2X2MTR)                                   0.078      1.158 f
  U4837/Y (NAND2X3MTR)                                   0.049      1.207 r
  U7199/Y (INVX1MTR)                                     0.050      1.258 f
  U2656/Y (NOR2X4MTR)                                    0.080      1.338 r
  U17440/Y (OAI22X2MTR)                                  0.056      1.394 f
  U0_BANK_TOP/vACC_0_reg_3__13_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7938/Y (NOR2BX4MTR)                                   0.034      0.376 f
  U5971/Y (INVX3MTR)                                     0.030      0.406 r
  U1984/Y (CLKNAND2X4MTR)                                0.038      0.445 f
  U4412/Y (NOR2X4MTR)                                    0.049      0.494 r
  U3573/Y (CLKNAND2X4MTR)                                0.051      0.545 f
  U4265/Y (NAND2X4MTR)                                   0.042      0.587 r
  U4832/Y (NAND2X6MTR)                                   0.052      0.640 f
  U9442/Y (INVX4MTR)                                     0.045      0.685 r
  U4804/Y (NAND2X8MTR)                                   0.046      0.732 f
  U5606/Y (AOI21X4MTR)                                   0.082      0.814 r
  U11875/Y (OA21X8MTR)                                   0.112      0.925 r
  U4298/Y (NAND2X12MTR)                                  0.053      0.978 f
  U6330/Y (INVX10MTR)                                    0.043      1.021 r
  U11700/Y (XNOR2X2MTR)                                  0.065      1.086 r
  U11650/Y (NAND2X2MTR)                                  0.070      1.156 f
  U2691/Y (NAND3X4MTR)                                   0.066      1.222 r
  U2683/Y (MXI2X4MTR)                                    0.070      1.292 f
  U9333/Y (OAI22X2MTR)                                   0.069      1.361 r
  U0_BANK_TOP/vACC_0_reg_1__0_/D (DFFRHQX1MTR)           0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_433_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.300 f
  U8516/Y (INVX12MTR)                                    0.047      0.347 r
  U2158/Y (BUFX4MTR)                                     0.085      0.432 r
  U11047/Y (INVX4MTR)                                    0.047      0.479 f
  U16515/Y (NAND2X2MTR)                                  0.052      0.531 r
  U3321/Y (INVX1MTR)                                     0.040      0.571 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.625 r
  U3116/Y (NAND2X2MTR)                                   0.081      0.706 f
  U3028/Y (INVX2MTR)                                     0.087      0.794 r
  U4383/Y (OAI22X1MTR)                                   0.102      0.895 f
  U2904/Y (AOI21X1MTR)                                   0.077      0.972 r
  U5384/Y (OAI21X2MTR)                                   0.056      1.028 f
  U11766/Y (AOI21X1MTR)                                  0.065      1.094 r
  U2775/Y (OAI21X2MTR)                                   0.054      1.147 f
  U6833/Y (OAI21BX2MTR)                                  0.103      1.250 f
  U3699/Y (NOR2X2MTR)                                    0.094      1.344 r
  U3693/Y (NOR2X1MTR)                                    0.054      1.398 f
  PIM_result_reg_433_/D (DFFRHQX2MTR)                    0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_433_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_305_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.300 f
  U8516/Y (INVX12MTR)                                    0.047      0.347 r
  U2158/Y (BUFX4MTR)                                     0.085      0.432 r
  U11047/Y (INVX4MTR)                                    0.047      0.479 f
  U16515/Y (NAND2X2MTR)                                  0.052      0.531 r
  U3321/Y (INVX1MTR)                                     0.040      0.571 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.625 r
  U3116/Y (NAND2X2MTR)                                   0.081      0.706 f
  U3028/Y (INVX2MTR)                                     0.087      0.794 r
  U4383/Y (OAI22X1MTR)                                   0.102      0.895 f
  U2904/Y (AOI21X1MTR)                                   0.077      0.972 r
  U5384/Y (OAI21X2MTR)                                   0.056      1.028 f
  U11766/Y (AOI21X1MTR)                                  0.065      1.094 r
  U2775/Y (OAI21X2MTR)                                   0.054      1.147 f
  U6833/Y (OAI21BX2MTR)                                  0.103      1.250 f
  U3699/Y (NOR2X2MTR)                                    0.094      1.344 r
  U3688/Y (NOR2X1MTR)                                    0.054      1.398 f
  PIM_result_reg_305_/D (DFFRHQX2MTR)                    0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_305_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_49_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.300 f
  U8516/Y (INVX12MTR)                                    0.047      0.347 r
  U2158/Y (BUFX4MTR)                                     0.085      0.432 r
  U11047/Y (INVX4MTR)                                    0.047      0.479 f
  U16515/Y (NAND2X2MTR)                                  0.052      0.531 r
  U3321/Y (INVX1MTR)                                     0.040      0.571 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.625 r
  U3116/Y (NAND2X2MTR)                                   0.081      0.706 f
  U3028/Y (INVX2MTR)                                     0.087      0.794 r
  U4383/Y (OAI22X1MTR)                                   0.102      0.895 f
  U2904/Y (AOI21X1MTR)                                   0.077      0.972 r
  U5384/Y (OAI21X2MTR)                                   0.056      1.028 f
  U11766/Y (AOI21X1MTR)                                  0.065      1.094 r
  U2775/Y (OAI21X2MTR)                                   0.054      1.147 f
  U6833/Y (OAI21BX2MTR)                                  0.103      1.250 f
  U3699/Y (NOR2X2MTR)                                    0.094      1.344 r
  U4250/Y (NOR2X1MTR)                                    0.054      1.398 f
  PIM_result_reg_49_/D (DFFRHQX2MTR)                     0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_49_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_177_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.300 f
  U8516/Y (INVX12MTR)                                    0.047      0.347 r
  U2158/Y (BUFX4MTR)                                     0.085      0.432 r
  U11047/Y (INVX4MTR)                                    0.047      0.479 f
  U16515/Y (NAND2X2MTR)                                  0.052      0.531 r
  U3321/Y (INVX1MTR)                                     0.040      0.571 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.625 r
  U3116/Y (NAND2X2MTR)                                   0.081      0.706 f
  U3028/Y (INVX2MTR)                                     0.087      0.794 r
  U4383/Y (OAI22X1MTR)                                   0.102      0.895 f
  U2904/Y (AOI21X1MTR)                                   0.077      0.972 r
  U5384/Y (OAI21X2MTR)                                   0.056      1.028 f
  U11766/Y (AOI21X1MTR)                                  0.065      1.094 r
  U2775/Y (OAI21X2MTR)                                   0.054      1.147 f
  U6833/Y (OAI21BX2MTR)                                  0.103      1.250 f
  U3699/Y (NOR2X2MTR)                                    0.094      1.344 r
  U3692/Y (NOR2X1MTR)                                    0.054      1.398 f
  PIM_result_reg_177_/D (DFFRHQX2MTR)                    0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_177_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U9156/Y (NAND2X8MTR)                                   0.050      0.993 r
  U8802/Y (XNOR2X2MTR)                                   0.071      1.064 r
  U8801/Y (NAND2X2MTR)                                   0.057      1.121 f
  U8655/Y (OAI21X2MTR)                                   0.052      1.173 r
  U10312/Y (NOR2X4MTR)                                   0.048      1.222 f
  U1408/Y (MXI2X4MTR)                                    0.078      1.299 r
  U16220/Y (NAND2X2MTR)                                  0.056      1.356 f
  U13203/Y (OAI2BB1X2MTR)                                0.042      1.398 r
  U0_BANK_TOP/vACC_2_reg_2__0_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U9303/Y (INVX8MTR)                                     0.028      0.397 f
  U885/Y (NAND2BX2MTR)                                   0.095      0.492 f
  U1281/Y (CLKNAND2X4MTR)                                0.047      0.539 r
  U2431/Y (NAND2X4MTR)                                   0.043      0.582 f
  U1049/Y (NAND2X6MTR)                                   0.058      0.640 r
  U7767/Y (INVX6MTR)                                     0.033      0.673 f
  U1676/Y (NAND2X8MTR)                                   0.035      0.708 r
  U6502/Y (INVX4MTR)                                     0.028      0.736 f
  U2208/Y (NOR2X4MTR)                                    0.046      0.782 r
  U2207/Y (NAND2X4MTR)                                   0.050      0.832 f
  U4816/Y (NAND2X6MTR)                                   0.043      0.875 r
  U2869/Y (NAND2X8MTR)                                   0.057      0.932 f
  U9933/Y (NAND2X8MTR)                                   0.048      0.981 r
  U8063/Y (AND2X8MTR)                                    0.084      1.065 r
  U2219/Y (NOR2X4MTR)                                    0.028      1.093 f
  U1725/Y (OAI22X4MTR)                                   0.075      1.168 r
  U2237/Y (MXI2X2MTR)                                    0.087      1.256 f
  U11978/Y (OAI2BB1X4MTR)                                0.059      1.315 r
  U12895/Y (CLKNAND2X2MTR)                               0.045      1.360 f
  U11350/Y (OAI2BB1X2MTR)                                0.038      1.398 r
  U0_BANK_TOP/vACC_0_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U16174/Y (CLKNAND2X16MTR)                              0.072      0.285 r
  U1612/Y (INVX16MTR)                                    0.047      0.332 f
  U1750/Y (INVX18MTR)                                    0.049      0.381 r
  U7681/Y (BUFX4MTR)                                     0.088      0.470 r
  U10035/Y (NAND2X2MTR)                                  0.060      0.530 f
  U7878/Y (NOR2X3MTR)                                    0.072      0.601 r
  U15041/Y (NOR2X1MTR)                                   0.061      0.662 f
  U9755/Y (OAI2BB1X2MTR)                                 0.092      0.754 f
  U10616/Y (INVX2MTR)                                    0.038      0.792 r
  U2357/Y (XNOR2X2MTR)                                   0.071      0.863 r
  U1843/Y (NAND2X4MTR)                                   0.055      0.918 f
  U7246/Y (INVX2MTR)                                     0.050      0.968 r
  U1130/Y (NAND2X2MTR)                                   0.049      1.016 f
  U2780/Y (NAND2X1MTR)                                   0.042      1.058 r
  U11693/Y (XNOR2X2MTR)                                  0.106      1.164 r
  U11637/Y (AND3X4MTR)                                   0.112      1.276 r
  U8695/Y (NAND3X4MTR)                                   0.055      1.332 f
  U4257/Y (NOR2X1MTR)                                    0.059      1.391 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U1270/Y (INVX6MTR)                                     0.054      0.192 f
  U14405/Y (NAND2X3MTR)                                  0.060      0.251 r
  U10091/Y (OAI22X1MTR)                                  0.089      0.340 f
  U7500/Y (NOR2X2MTR)                                    0.066      0.406 r
  U4683/Y (AND4X2MTR)                                    0.126      0.532 r
  U9120/Y (CLKNAND2X4MTR)                                0.064      0.597 f
  U9046/Y (INVX2MTR)                                     0.053      0.650 r
  U1256/Y (NAND2X4MTR)                                   0.056      0.706 f
  U1448/Y (AOI21X3MTR)                                   0.093      0.799 r
  U5435/Y (OAI21X6MTR)                                   0.062      0.861 f
  U318/Y (BUFX8MTR)                                      0.079      0.940 f
  U5252/Y (INVX8MTR)                                     0.025      0.965 r
  U1493/Y (OAI2B1X4MTR)                                  0.036      1.001 f
  U9514/Y (XNOR2X2MTR)                                   0.071      1.072 f
  U10396/Y (AOI22X2MTR)                                  0.103      1.175 r
  U136/Y (OAI21X3MTR)                                    0.066      1.241 f
  U9336/Y (OAI22X2MTR)                                   0.106      1.347 r
  U16107/Y (OAI22X2MTR)                                  0.064      1.411 f
  U0_BANK_TOP/vACC_0_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U9303/Y (INVX8MTR)                                     0.028      0.397 f
  U885/Y (NAND2BX2MTR)                                   0.095      0.492 f
  U1281/Y (CLKNAND2X4MTR)                                0.047      0.539 r
  U2431/Y (NAND2X4MTR)                                   0.043      0.582 f
  U1049/Y (NAND2X6MTR)                                   0.058      0.640 r
  U7767/Y (INVX6MTR)                                     0.033      0.673 f
  U1676/Y (NAND2X8MTR)                                   0.035      0.708 r
  U6502/Y (INVX4MTR)                                     0.028      0.736 f
  U2208/Y (NOR2X4MTR)                                    0.046      0.782 r
  U2207/Y (NAND2X4MTR)                                   0.050      0.832 f
  U4816/Y (NAND2X6MTR)                                   0.043      0.875 r
  U2869/Y (NAND2X8MTR)                                   0.057      0.932 f
  U9933/Y (NAND2X8MTR)                                   0.048      0.981 r
  U8063/Y (AND2X8MTR)                                    0.084      1.065 r
  U2219/Y (NOR2X4MTR)                                    0.028      1.093 f
  U1725/Y (OAI22X4MTR)                                   0.075      1.168 r
  U2237/Y (MXI2X2MTR)                                    0.087      1.256 f
  U11978/Y (OAI2BB1X4MTR)                                0.059      1.315 r
  U4269/Y (CLKNAND2X2MTR)                                0.045      1.360 f
  U1986/Y (OAI2BB1X2MTR)                                 0.038      1.398 r
  U0_BANK_TOP/vACC_2_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U4996/Y (CLKNAND2X4MTR)                                0.054      0.704 f
  U659/Y (OAI21X4MTR)                                    0.101      0.805 r
  U8992/Y (AOI21X8MTR)                                   0.067      0.872 f
  U408/Y (AOI2BB1X2MTR)                                  0.115      0.987 f
  U2295/Y (OAI21X3MTR)                                   0.037      1.024 r
  U1675/Y (XNOR2X2MTR)                                   0.089      1.113 r
  U10481/Y (NAND2X4MTR)                                  0.062      1.175 f
  U5466/Y (OAI21X6MTR)                                   0.042      1.217 r
  U15983/Y (AOI2BB1X8MTR)                                0.100      1.317 r
  U5750/Y (CLKNAND2X2MTR)                                0.045      1.361 f
  U5749/Y (OAI2BB1X1MTR)                                 0.036      1.398 r
  U0_BANK_TOP/vACC_2_reg_3__4_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U15989/Y (CLKNAND2X16MTR)                              0.066      0.306 f
  U1579/Y (INVX10MTR)                                    0.057      0.363 r
  U696/Y (NAND2X6MTR)                                    0.054      0.417 f
  U4090/Y (INVX4MTR)                                     0.044      0.462 r
  U768/Y (INVX4MTR)                                      0.037      0.498 f
  U507/Y (NOR2X5MTR)                                     0.069      0.568 r
  U13492/S (ADDFHX4MTR)                                  0.252      0.820 r
  U2400/Y (XNOR2X8MTR)                                   0.095      0.915 r
  U12602/Y (XNOR2X8MTR)                                  0.099      1.014 r
  U1802/Y (NAND2X4MTR)                                   0.061      1.074 f
  U11981/Y (OAI21X6MTR)                                  0.093      1.168 r
  U8954/Y (AOI21X8MTR)                                   0.038      1.206 f
  U11659/Y (OAI21X2MTR)                                  0.083      1.289 r
  U12222/Y (XNOR2X2MTR)                                  0.050      1.339 f
  U12220/Y (NOR2X2MTR)                                   0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U10235/Y (NOR2X2MTR)                                   0.043      0.385 f
  U2201/Y (NOR2X3MTR)                                    0.064      0.449 r
  U1486/Y (NAND3X4MTR)                                   0.068      0.517 f
  U2559/Y (CLKNAND2X4MTR)                                0.051      0.568 r
  U950/Y (NAND2X4MTR)                                    0.057      0.624 f
  U5476/Y (NOR2X6MTR)                                    0.075      0.700 r
  U5643/Y (OAI21X6MTR)                                   0.073      0.772 f
  U9129/Y (AOI21X8MTR)                                   0.081      0.854 r
  U1423/Y (OAI21X6MTR)                                   0.068      0.922 f
  U221/Y (XNOR2X1MTR)                                    0.113      1.035 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.153 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.211 f
  U7187/Y (MXI2X2MTR)                                    0.105      1.316 r
  U8455/Y (OAI22X1MTR)                                   0.088      1.404 f
  U0_BANK_TOP/vACC_1_reg_4__0_/D (DFFRHQX4MTR)           0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U992/Y (AOI21X2MTR)                                    0.083      1.074 r
  U2764/Y (XNOR2X2MTR)                                   0.092      1.166 r
  U1304/Y (OAI22X4MTR)                                   0.084      1.249 f
  U1985/Y (OAI21X6MTR)                                   0.091      1.340 r
  U17266/Y (OAI22X2MTR)                                  0.057      1.397 f
  U0_BANK_TOP/vACC_2_reg_7__2_/D (DFFRHQX2MTR)           0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__2_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U1207/Y (INVX4MTR)                                     0.039      0.408 r
  U92/Y (INVX4MTR)                                       0.030      0.438 f
  U1042/Y (OAI2B2X4MTR)                                  0.064      0.502 r
  U6282/Y (INVX2MTR)                                     0.061      0.562 f
  U781/Y (AOI21X6MTR)                                    0.089      0.652 r
  U1581/Y (CLKNAND2X4MTR)                                0.060      0.712 f
  U5555/Y (OAI2B1X4MTR)                                  0.112      0.824 f
  U10218/Y (OAI2BB1X2MTR)                                0.095      0.920 f
  U1582/Y (AOI21X4MTR)                                   0.077      0.996 r
  U2778/Y (INVX2MTR)                                     0.036      1.032 f
  U8675/Y (OAI2BB1X2MTR)                                 0.092      1.124 f
  U1651/Y (OAI211X4MTR)                                  0.056      1.181 r
  U5413/Y (NAND3X3MTR)                                   0.096      1.276 f
  U17783/Y (OAI2B2X2MTR)                                 0.121      1.398 f
  U0_BANK_TOP/vACC_1_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_326_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.076      0.947 r
  U6847/Y (CLKNAND2X4MTR)                                0.077      1.024 f
  U2833/Y (INVX2MTR)                                     0.062      1.086 r
  U11694/Y (CLKNAND2X2MTR)                               0.046      1.132 f
  U9445/Y (NAND4BX2MTR)                                  0.052      1.183 r
  U11608/Y (NOR2X2MTR)                                   0.034      1.217 f
  U5340/Y (AND3X2MTR)                                    0.118      1.336 f
  U15622/Y (NOR2X1MTR)                                   0.055      1.391 r
  PIM_result_reg_326_/D (DFFRHQX2MTR)                    0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_326_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_70_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.076      0.947 r
  U6847/Y (CLKNAND2X4MTR)                                0.077      1.024 f
  U2833/Y (INVX2MTR)                                     0.062      1.086 r
  U11694/Y (CLKNAND2X2MTR)                               0.046      1.132 f
  U9445/Y (NAND4BX2MTR)                                  0.052      1.183 r
  U11608/Y (NOR2X2MTR)                                   0.034      1.217 f
  U5340/Y (AND3X2MTR)                                    0.118      1.336 f
  U15691/Y (NOR2X1MTR)                                   0.055      1.391 r
  PIM_result_reg_70_/D (DFFRHQX2MTR)                     0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_70_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_198_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.076      0.947 r
  U6847/Y (CLKNAND2X4MTR)                                0.077      1.024 f
  U2833/Y (INVX2MTR)                                     0.062      1.086 r
  U11694/Y (CLKNAND2X2MTR)                               0.046      1.132 f
  U9445/Y (NAND4BX2MTR)                                  0.052      1.183 r
  U11608/Y (NOR2X2MTR)                                   0.034      1.217 f
  U5340/Y (AND3X2MTR)                                    0.118      1.336 f
  U15657/Y (NOR2X1MTR)                                   0.055      1.391 r
  PIM_result_reg_198_/D (DFFRHQX2MTR)                    0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_198_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_454_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.076      0.947 r
  U6847/Y (CLKNAND2X4MTR)                                0.077      1.024 f
  U2833/Y (INVX2MTR)                                     0.062      1.086 r
  U11694/Y (CLKNAND2X2MTR)                               0.046      1.132 f
  U9445/Y (NAND4BX2MTR)                                  0.052      1.183 r
  U11608/Y (NOR2X2MTR)                                   0.034      1.217 f
  U5340/Y (AND3X2MTR)                                    0.118      1.336 f
  U15587/Y (NOR2X1MTR)                                   0.055      1.391 r
  PIM_result_reg_454_/D (DFFRHQX2MTR)                    0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_454_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U5600/Y (NAND2BX4MTR)                                  0.053      0.746 r
  U4673/Y (NAND2X5MTR)                                   0.063      0.810 f
  U4342/Y (NOR2X8MTR)                                    0.083      0.893 r
  U2461/Y (NOR2X12MTR)                                   0.039      0.932 f
  U7916/Y (NOR2X1MTR)                                    0.055      0.986 r
  U1452/Y (NAND2X2MTR)                                   0.055      1.041 f
  U9441/Y (NAND3X4MTR)                                   0.041      1.082 r
  U9440/Y (XNOR2X2MTR)                                   0.080      1.162 r
  U10115/Y (OAI2B11X4MTR)                                0.099      1.260 f
  U4806/Y (INVX2MTR)                                     0.063      1.323 r
  U13206/Y (OAI22X1MTR)                                  0.068      1.391 f
  U0_BANK_TOP/vACC_3_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U7503/Y (NAND2X4MTR)                                   0.036      0.425 r
  U5331/Y (CLKNAND2X4MTR)                                0.047      0.473 f
  U5322/Y (OAI21X4MTR)                                   0.093      0.565 r
  U13162/Y (CLKNAND2X2MTR)                               0.068      0.633 f
  U8327/Y (INVX2MTR)                                     0.060      0.693 r
  U6973/Y (OAI21X2MTR)                                   0.076      0.769 f
  U4537/Y (AOI21X2MTR)                                   0.118      0.887 r
  U2935/Y (INVX3MTR)                                     0.049      0.935 f
  U2863/Y (INVX2MTR)                                     0.050      0.985 r
  U2926/Y (NOR2X3MTR)                                    0.031      1.015 f
  U7608/Y (NAND3BX2MTR)                                  0.109      1.124 f
  U7602/Y (OAI2B11X2MTR)                                 0.063      1.186 r
  U9920/Y (NAND2X3MTR)                                   0.060      1.246 f
  U9056/Y (OAI22X4MTR)                                   0.077      1.323 r
  U11097/Y (OAI22X1MTR)                                  0.082      1.405 f
  U0_BANK_TOP/vACC_0_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7938/Y (NOR2BX4MTR)                                   0.034      0.376 f
  U5971/Y (INVX3MTR)                                     0.030      0.406 r
  U1984/Y (CLKNAND2X4MTR)                                0.038      0.445 f
  U4412/Y (NOR2X4MTR)                                    0.049      0.494 r
  U3573/Y (CLKNAND2X4MTR)                                0.051      0.545 f
  U4265/Y (NAND2X4MTR)                                   0.042      0.587 r
  U4832/Y (NAND2X6MTR)                                   0.052      0.640 f
  U9442/Y (INVX4MTR)                                     0.045      0.685 r
  U4804/Y (NAND2X8MTR)                                   0.046      0.732 f
  U5606/Y (AOI21X4MTR)                                   0.082      0.814 r
  U11875/Y (OA21X8MTR)                                   0.112      0.925 r
  U4298/Y (NAND2X12MTR)                                  0.053      0.978 f
  U1370/Y (NAND2X2MTR)                                   0.045      1.023 r
  U2263/Y (CLKNAND2X4MTR)                                0.045      1.068 f
  U16105/Y (NAND3BX4MTR)                                 0.040      1.108 r
  U9547/Y (OAI2B1X2MTR)                                  0.053      1.161 f
  U2615/Y (AOI21X4MTR)                                   0.085      1.246 r
  U8628/Y (MXI2X6MTR)                                    0.073      1.319 f
  U8010/Y (NAND2X2MTR)                                   0.054      1.373 r
  U10246/Y (OAI2BB1X2MTR)                                0.044      1.417 f
  U0_BANK_TOP/vACC_3_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.417 f
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.096      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U9156/Y (NAND2X8MTR)                                   0.050      0.993 r
  U8802/Y (XNOR2X2MTR)                                   0.071      1.064 r
  U8801/Y (NAND2X2MTR)                                   0.057      1.121 f
  U8655/Y (OAI21X2MTR)                                   0.052      1.173 r
  U10312/Y (NOR2X4MTR)                                   0.048      1.222 f
  U1408/Y (MXI2X4MTR)                                    0.078      1.299 r
  U19225/Y (NAND2X2MTR)                                  0.056      1.356 f
  U13201/Y (OAI2BB1X2MTR)                                0.042      1.398 r
  U0_BANK_TOP/vACC_3_reg_2__0_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U15989/Y (CLKNAND2X16MTR)                              0.066      0.306 f
  U1579/Y (INVX10MTR)                                    0.057      0.363 r
  U696/Y (NAND2X6MTR)                                    0.054      0.417 f
  U4090/Y (INVX4MTR)                                     0.044      0.462 r
  U768/Y (INVX4MTR)                                      0.037      0.498 f
  U507/Y (NOR2X5MTR)                                     0.069      0.568 r
  U13492/S (ADDFHX4MTR)                                  0.252      0.820 r
  U2400/Y (XNOR2X8MTR)                                   0.095      0.915 r
  U12602/Y (XNOR2X8MTR)                                  0.099      1.014 r
  U1802/Y (NAND2X4MTR)                                   0.061      1.074 f
  U11981/Y (OAI21X6MTR)                                  0.093      1.168 r
  U8954/Y (AOI21X8MTR)                                   0.038      1.206 f
  U12376/Y (OAI21X2MTR)                                  0.083      1.289 r
  U13211/Y (XNOR2X2MTR)                                  0.050      1.339 f
  U13210/Y (NOR2X2MTR)                                   0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U7919/Y (INVX14MTR)                                    0.038      0.366 f
  U7524/Y (INVX4MTR)                                     0.050      0.417 r
  U11165/Y (NAND2X2MTR)                                  0.053      0.470 f
  U16078/Y (NAND4X4MTR)                                  0.048      0.518 r
  U10967/Y (INVX3MTR)                                    0.035      0.554 f
  U10890/Y (NOR2X6MTR)                                   0.057      0.611 r
  U9856/Y (INVX2MTR)                                     0.034      0.645 f
  U7750/Y (CLKNAND2X2MTR)                                0.053      0.698 r
  U7311/Y (NAND2X2MTR)                                   0.065      0.763 f
  U5442/Y (NOR2X2MTR)                                    0.084      0.846 r
  U7965/Y (INVX1MTR)                                     0.050      0.896 f
  U10521/Y (NOR2X2MTR)                                   0.067      0.963 r
  U2884/Y (NOR2X3MTR)                                    0.043      1.006 f
  U6774/Y (OAI21X6MTR)                                   0.036      1.042 r
  U1782/Y (NAND2X4MTR)                                   0.068      1.109 f
  U13335/Y (NOR2X12MTR)                                  0.075      1.184 r
  U2071/Y (NOR2X4MTR)                                    0.036      1.220 f
  U2501/Y (NOR2X4MTR)                                    0.051      1.271 r
  U10333/Y (OAI2BB1X4MTR)                                0.053      1.324 f
  U10351/Y (OAI22X2MTR)                                  0.057      1.381 r
  U0_BANK_TOP/vACC_2_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U10235/Y (NOR2X2MTR)                                   0.077      0.456 r
  U2201/Y (NOR2X3MTR)                                    0.043      0.499 f
  U1486/Y (NAND3X4MTR)                                   0.042      0.542 r
  U7802/Y (AND2X8MTR)                                    0.092      0.633 r
  U9855/Y (INVX2MTR)                                     0.027      0.661 f
  U9795/Y (NAND2BX4MTR)                                  0.082      0.743 f
  U7827/Y (INVX1MTR)                                     0.036      0.779 r
  U5462/Y (OAI21X1MTR)                                   0.088      0.867 f
  U16062/Y (NAND2X1MTR)                                  0.063      0.930 r
  U16053/Y (NAND2X2MTR)                                  0.045      0.975 f
  U13000/Y (AOI2B1X2MTR)                                 0.080      1.055 r
  U11675/Y (OAI2BB1X4MTR)                                0.062      1.117 f
  U233/Y (NAND3X6MTR)                                    0.062      1.179 r
  U10082/Y (NAND2X6MTR)                                  0.054      1.233 f
  U9955/Y (XNOR2X8MTR)                                   0.079      1.312 f
  U91/Y (OAI22X2MTR)                                     0.071      1.383 r
  U0_BANK_TOP/vACC_3_reg_4__17_/D (DFFRHQX2MTR)          0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U9156/Y (NAND2X8MTR)                                   0.050      0.993 r
  U8802/Y (XNOR2X2MTR)                                   0.071      1.064 r
  U8801/Y (NAND2X2MTR)                                   0.057      1.121 f
  U8655/Y (OAI21X2MTR)                                   0.052      1.173 r
  U10312/Y (NOR2X4MTR)                                   0.048      1.222 f
  U1408/Y (MXI2X4MTR)                                    0.078      1.299 r
  U19226/Y (NAND2X2MTR)                                  0.056      1.356 f
  U13202/Y (OAI2BB1X2MTR)                                0.042      1.398 r
  U0_BANK_TOP/vACC_0_reg_2__0_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 r
  U871/Y (NAND2BX2MTR)                                   0.107      0.238 r
  U7163/Y (INVX4MTR)                                     0.052      0.290 f
  U10142/Y (AOI22X2MTR)                                  0.092      0.381 r
  U11110/Y (CLKNAND2X2MTR)                               0.053      0.435 f
  U1882/Y (NOR2X2MTR)                                    0.071      0.506 r
  U1880/Y (NAND3X4MTR)                                   0.086      0.592 f
  U6163/Y (INVX2MTR)                                     0.077      0.669 r
  U6552/Y (NAND2X3MTR)                                   0.070      0.739 f
  U404/Y (OAI21X6MTR)                                    0.096      0.835 r
  U13532/Y (AOI21X6MTR)                                  0.065      0.900 f
  U1617/Y (OAI21X3MTR)                                   0.051      0.951 r
  U5892/Y (NAND2X2MTR)                                   0.055      1.006 f
  U6262/Y (CLKNAND2X2MTR)                                0.044      1.050 r
  U5256/Y (XNOR2X2MTR)                                   0.076      1.125 r
  U8672/Y (NAND2X3MTR)                                   0.059      1.185 f
  U9378/Y (NAND3X4MTR)                                   0.066      1.251 r
  U19204/Y (OAI2B2X2MTR)                                 0.109      1.360 r
  U0_BANK_TOP/vACC_3_reg_2__9_/D (DFFRHQX1MTR)           0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.153      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U7548/Y (INVX1MTR)                                     0.079      0.337 r
  U10384/Y (OAI2BB1X2MTR)                                0.106      0.444 r
  U12090/Y (NAND3BX4MTR)                                 0.074      0.518 r
  U8359/Y (NAND2X2MTR)                                   0.051      0.569 f
  U2298/Y (INVX2MTR)                                     0.054      0.623 r
  U7357/Y (NAND2BX2MTR)                                  0.081      0.704 f
  U9762/Y (NAND2X2MTR)                                   0.071      0.775 r
  U17308/Y (INVX1MTR)                                    0.054      0.829 f
  U10588/Y (CLKNAND2X2MTR)                               0.046      0.875 r
  U9637/Y (INVX1MTR)                                     0.039      0.915 f
  U2866/Y (AND2X2MTR)                                    0.084      0.999 f
  U5344/Y (AOI21X3MTR)                                   0.078      1.077 r
  U2590/Y (XNOR2X2MTR)                                   0.084      1.161 r
  U1772/Y (NAND2X3MTR)                                   0.058      1.219 f
  U9312/Y (NAND3X4MTR)                                   0.053      1.272 r
  U10102/Y (OAI21X6MTR)                                  0.055      1.327 f
  U12926/Y (OAI22X2MTR)                                  0.057      1.385 r
  U0_BANK_TOP/vACC_3_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U7548/Y (INVX1MTR)                                     0.079      0.337 r
  U10384/Y (OAI2BB1X2MTR)                                0.106      0.444 r
  U12090/Y (NAND3BX4MTR)                                 0.074      0.518 r
  U8359/Y (NAND2X2MTR)                                   0.051      0.569 f
  U2298/Y (INVX2MTR)                                     0.054      0.623 r
  U7357/Y (NAND2BX2MTR)                                  0.081      0.704 f
  U9762/Y (NAND2X2MTR)                                   0.071      0.775 r
  U17308/Y (INVX1MTR)                                    0.054      0.829 f
  U10588/Y (CLKNAND2X2MTR)                               0.046      0.875 r
  U9637/Y (INVX1MTR)                                     0.039      0.915 f
  U2866/Y (AND2X2MTR)                                    0.084      0.999 f
  U5344/Y (AOI21X3MTR)                                   0.078      1.077 r
  U2590/Y (XNOR2X2MTR)                                   0.084      1.161 r
  U1772/Y (NAND2X3MTR)                                   0.058      1.219 f
  U9312/Y (NAND3X4MTR)                                   0.053      1.272 r
  U10102/Y (OAI21X6MTR)                                  0.055      1.327 f
  U12927/Y (OAI22X2MTR)                                  0.057      1.385 r
  U0_BANK_TOP/vACC_0_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_101_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U2151/Y (INVX8MTR)                                     0.035      0.233 r
  U11225/Y (NAND2X5MTR)                                  0.042      0.276 f
  U12732/Y (NAND2X8MTR)                                  0.050      0.326 r
  U6248/Y (BUFX16MTR)                                    0.074      0.400 r
  U4091/Y (INVX4MTR)                                     0.042      0.442 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.488 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.620 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.746 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.828 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.896 r
  U9071/Y (INVX2MTR)                                     0.040      0.936 f
  U8149/Y (NOR2X4MTR)                                    0.054      0.991 r
  U2861/Y (NAND3X2MTR)                                   0.080      1.071 f
  U2810/Y (INVX2MTR)                                     0.068      1.139 r
  U2782/Y (NAND2X2MTR)                                   0.048      1.187 f
  U5866/Y (MXI2X2MTR)                                    0.073      1.260 r
  U13115/Y (NOR4X2MTR)                                   0.069      1.329 f
  U15396/Y (NOR2X1MTR)                                   0.064      1.393 r
  PIM_result_reg_101_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_101_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_229_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U2151/Y (INVX8MTR)                                     0.035      0.233 r
  U11225/Y (NAND2X5MTR)                                  0.042      0.276 f
  U12732/Y (NAND2X8MTR)                                  0.050      0.326 r
  U6248/Y (BUFX16MTR)                                    0.074      0.400 r
  U4091/Y (INVX4MTR)                                     0.042      0.442 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.488 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.620 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.746 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.828 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.896 r
  U9071/Y (INVX2MTR)                                     0.040      0.936 f
  U8149/Y (NOR2X4MTR)                                    0.054      0.991 r
  U2861/Y (NAND3X2MTR)                                   0.080      1.071 f
  U2810/Y (INVX2MTR)                                     0.068      1.139 r
  U2782/Y (NAND2X2MTR)                                   0.048      1.187 f
  U5866/Y (MXI2X2MTR)                                    0.073      1.260 r
  U13115/Y (NOR4X2MTR)                                   0.069      1.329 f
  U15395/Y (NOR2X1MTR)                                   0.064      1.393 r
  PIM_result_reg_229_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_229_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_357_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U2151/Y (INVX8MTR)                                     0.035      0.233 r
  U11225/Y (NAND2X5MTR)                                  0.042      0.276 f
  U12732/Y (NAND2X8MTR)                                  0.050      0.326 r
  U6248/Y (BUFX16MTR)                                    0.074      0.400 r
  U4091/Y (INVX4MTR)                                     0.042      0.442 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.488 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.620 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.746 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.828 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.896 r
  U9071/Y (INVX2MTR)                                     0.040      0.936 f
  U8149/Y (NOR2X4MTR)                                    0.054      0.991 r
  U2861/Y (NAND3X2MTR)                                   0.080      1.071 f
  U2810/Y (INVX2MTR)                                     0.068      1.139 r
  U2782/Y (NAND2X2MTR)                                   0.048      1.187 f
  U5866/Y (MXI2X2MTR)                                    0.073      1.260 r
  U13115/Y (NOR4X2MTR)                                   0.069      1.329 f
  U15394/Y (NOR2X1MTR)                                   0.064      1.393 r
  PIM_result_reg_357_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_357_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_485_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U2151/Y (INVX8MTR)                                     0.035      0.233 r
  U11225/Y (NAND2X5MTR)                                  0.042      0.276 f
  U12732/Y (NAND2X8MTR)                                  0.050      0.326 r
  U6248/Y (BUFX16MTR)                                    0.074      0.400 r
  U4091/Y (INVX4MTR)                                     0.042      0.442 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.488 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.620 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.746 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.828 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.896 r
  U9071/Y (INVX2MTR)                                     0.040      0.936 f
  U8149/Y (NOR2X4MTR)                                    0.054      0.991 r
  U2861/Y (NAND3X2MTR)                                   0.080      1.071 f
  U2810/Y (INVX2MTR)                                     0.068      1.139 r
  U2782/Y (NAND2X2MTR)                                   0.048      1.187 f
  U5866/Y (MXI2X2MTR)                                    0.073      1.260 r
  U13115/Y (NOR4X2MTR)                                   0.069      1.329 f
  U15393/Y (NOR2X1MTR)                                   0.064      1.393 r
  PIM_result_reg_485_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_485_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U7004/Y (BUFX10MTR)                                    0.111      0.381 f
  U7325/Y (INVX8MTR)                                     0.050      0.431 r
  U16723/Y (NAND2X4MTR)                                  0.040      0.471 f
  U6767/Y (AND2X8MTR)                                    0.068      0.539 f
  U1027/Y (NAND2X4MTR)                                   0.038      0.577 r
  U8346/Y (NAND2X4MTR)                                   0.041      0.619 f
  U5360/Y (CLKNAND2X2MTR)                                0.076      0.694 r
  U5353/Y (NOR2BX2MTR)                                   0.135      0.829 r
  U13177/Y (CLKNAND2X2MTR)                               0.069      0.898 f
  U5912/Y (NOR2X1MTR)                                    0.069      0.967 r
  U2175/Y (CLKNAND2X2MTR)                                0.065      1.032 f
  U9452/Y (CLKNAND2X4MTR)                                0.058      1.090 r
  U10335/Y (CLKNAND2X2MTR)                               0.043      1.133 f
  U4819/Y (NAND2BX2MTR)                                  0.105      1.239 f
  U1614/Y (OAI21X3MTR)                                   0.110      1.348 r
  U9295/Y (OAI22X2MTR)                                   0.062      1.410 f
  U0_BANK_TOP/vACC_3_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_158_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U4821/Y (OAI2B1X4MTR)                                  0.063      1.221 f
  U7065/Y (CLKNAND2X4MTR)                                0.040      1.261 r
  U138/Y (NAND3X4MTR)                                    0.065      1.326 f
  U9294/Y (INVX2MTR)                                     0.051      1.377 r
  U16161/Y (NOR2X1MTR)                                   0.038      1.415 f
  PIM_result_reg_158_/D (DFFRHQX4MTR)                    0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_158_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_414_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U4821/Y (OAI2B1X4MTR)                                  0.063      1.221 f
  U7065/Y (CLKNAND2X4MTR)                                0.040      1.261 r
  U138/Y (NAND3X4MTR)                                    0.065      1.326 f
  U9294/Y (INVX2MTR)                                     0.051      1.377 r
  U16162/Y (NOR2X1MTR)                                   0.038      1.415 f
  PIM_result_reg_414_/D (DFFRHQX4MTR)                    0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_414_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_286_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U4821/Y (OAI2B1X4MTR)                                  0.063      1.221 f
  U7065/Y (CLKNAND2X4MTR)                                0.040      1.261 r
  U138/Y (NAND3X4MTR)                                    0.065      1.326 f
  U9294/Y (INVX2MTR)                                     0.051      1.377 r
  U16160/Y (NOR2X1MTR)                                   0.038      1.415 f
  PIM_result_reg_286_/D (DFFRHQX4MTR)                    0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_286_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U2612/Y (INVX12MTR)                                    0.033      0.154 f
  U12417/Y (CLKNAND2X16MTR)                              0.047      0.201 r
  U16174/Y (CLKNAND2X16MTR)                              0.079      0.281 f
  U1615/Y (INVX14MTR)                                    0.077      0.357 r
  U1658/Y (INVX4MTR)                                     0.033      0.390 f
  U1048/Y (CLKNAND2X4MTR)                                0.030      0.420 r
  U8719/Y (NAND2BX4MTR)                                  0.075      0.495 r
  U1007/Y (INVX2MTR)                                     0.035      0.530 f
  U1904/Y (NOR2X4MTR)                                    0.063      0.593 r
  U11437/Y (AOI21X8MTR)                                  0.058      0.651 f
  U783/Y (OAI2B1X2MTR)                                   0.083      0.734 r
  U2456/Y (XNOR2X2MTR)                                   0.094      0.828 r
  U1803/Y (NAND2X4MTR)                                   0.055      0.883 f
  U13075/Y (CLKNAND2X2MTR)                               0.060      0.943 r
  U8135/Y (INVX3MTR)                                     0.037      0.980 f
  U342/Y (OAI21X3MTR)                                    0.093      1.073 r
  U2373/Y (AOI21X6MTR)                                   0.045      1.118 f
  U2734/Y (CLKNAND2X4MTR)                                0.035      1.153 r
  U9426/Y (NAND2X3MTR)                                   0.049      1.202 f
  U8028/Y (INVX2MTR)                                     0.054      1.256 r
  U10302/Y (NAND3X4MTR)                                  0.061      1.317 f
  U2643/Y (NOR2X3MTR)                                    0.068      1.385 r
  U16176/Y (NOR2X2MTR)                                   0.035      1.420 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.093      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U6871/Y (OAI21X2MTR)                                   0.080      0.957 f
  U8839/Y (AOI21X2MTR)                                   0.089      1.046 r
  U231/Y (XNOR2X1MTR)                                    0.092      1.138 r
  U6177/Y (NAND2X3MTR)                                   0.071      1.209 f
  U5957/Y (NAND3X4MTR)                                   0.060      1.269 r
  U11500/Y (OAI22X4MTR)                                  0.056      1.325 f
  U13286/Y (OAI22X2MTR)                                  0.059      1.384 r
  U0_BANK_TOP/vACC_2_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U7919/Y (INVX14MTR)                                    0.038      0.366 f
  U7524/Y (INVX4MTR)                                     0.050      0.417 r
  U11165/Y (NAND2X2MTR)                                  0.053      0.470 f
  U16078/Y (NAND4X4MTR)                                  0.048      0.518 r
  U10967/Y (INVX3MTR)                                    0.035      0.554 f
  U10890/Y (NOR2X6MTR)                                   0.057      0.611 r
  U9856/Y (INVX2MTR)                                     0.034      0.645 f
  U7750/Y (CLKNAND2X2MTR)                                0.053      0.698 r
  U7311/Y (NAND2X2MTR)                                   0.065      0.763 f
  U5442/Y (NOR2X2MTR)                                    0.084      0.846 r
  U7965/Y (INVX1MTR)                                     0.050      0.896 f
  U10521/Y (NOR2X2MTR)                                   0.067      0.963 r
  U2884/Y (NOR2X3MTR)                                    0.043      1.006 f
  U6774/Y (OAI21X6MTR)                                   0.036      1.042 r
  U1782/Y (NAND2X4MTR)                                   0.068      1.109 f
  U13335/Y (NOR2X12MTR)                                  0.075      1.184 r
  U10011/Y (INVX12MTR)                                   0.044      1.228 f
  U2095/Y (CLKNAND2X8MTR)                                0.034      1.261 r
  U2094/Y (OAI211X8MTR)                                  0.058      1.319 f
  U11348/Y (OAI22X1MTR)                                  0.062      1.381 r
  U0_BANK_TOP/vACC_1_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8938/Y (INVX24MTR)                                    0.040      0.363 r
  U8491/Y (INVX20MTR)                                    0.029      0.392 f
  U7107/Y (INVX10MTR)                                    0.029      0.422 r
  U7485/Y (CLKNAND2X2MTR)                                0.047      0.469 f
  U10064/Y (OR2X4MTR)                                    0.087      0.556 f
  U7810/Y (NAND3X4MTR)                                   0.041      0.597 r
  U694/Y (INVX4MTR)                                      0.043      0.640 f
  U968/Y (CLKNAND2X4MTR)                                 0.043      0.683 r
  U909/Y (NAND2X4MTR)                                    0.059      0.742 f
  U505/Y (OAI21X3MTR)                                    0.117      0.859 r
  U9630/Y (AOI21X8MTR)                                   0.047      0.906 f
  U9636/Y (OAI21X6MTR)                                   0.043      0.949 r
  U11789/Y (AOI2B1X2MTR)                                 0.065      1.014 f
  U9504/Y (XNOR2X1MTR)                                   0.079      1.093 f
  U10392/Y (NAND2BX2MTR)                                 0.064      1.156 r
  U5976/Y (NAND2X1MTR)                                   0.084      1.240 f
  U12813/Y (NOR2BX4MTR)                                  0.089      1.330 r
  U12812/Y (OAI22X1MTR)                                  0.072      1.402 f
  U0_BANK_TOP/vACC_2_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.111      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U16012/Y (NAND2X2MTR)                                  0.038      0.409 r
  U1669/Y (OAI2B11X4MTR)                                 0.061      0.470 f
  U1668/Y (OAI2B1X4MTR)                                  0.076      0.546 r
  U668/Y (CLKNAND2X4MTR)                                 0.064      0.610 f
  U8980/Y (INVX4MTR)                                     0.052      0.662 r
  U770/Y (NAND2X4MTR)                                    0.052      0.714 f
  U7145/Y (CLKNAND2X2MTR)                                0.055      0.769 r
  U10664/Y (NAND2BX4MTR)                                 0.065      0.834 f
  U1591/Y (NOR2X8MTR)                                    0.076      0.909 r
  U7195/Y (NAND2X8MTR)                                   0.056      0.965 f
  U1593/Y (AOI21X4MTR)                                   0.075      1.040 r
  U2589/Y (XNOR2X2MTR)                                   0.085      1.125 r
  U1646/Y (OAI22X4MTR)                                   0.072      1.197 f
  U1645/Y (NOR2X6MTR)                                    0.070      1.267 r
  U11476/Y (BUFX4MTR)                                    0.085      1.352 r
  U15889/Y (OAI22X2MTR)                                  0.043      1.395 f
  U0_BANK_TOP/vACC_0_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U6007/Y (CLKNAND2X2MTR)                                0.052      0.476 f
  U3389/Y (NAND4X4MTR)                                   0.053      0.529 r
  U4016/Y (NAND2X3MTR)                                   0.046      0.575 f
  U3250/Y (INVX2MTR)                                     0.049      0.624 r
  U3899/Y (NAND2BX2MTR)                                  0.084      0.708 f
  U2171/Y (OAI21X3MTR)                                   0.114      0.822 r
  U3791/Y (AOI21X4MTR)                                   0.085      0.908 f
  U17581/Y (OAI21X2MTR)                                  0.096      1.004 r
  U8735/Y (NAND3BX2MTR)                                  0.090      1.093 r
  U6398/Y (NAND3BX2MTR)                                  0.092      1.186 f
  U7499/Y (NAND3X6MTR)                                   0.075      1.260 r
  U1746/Y (MXI2X6MTR)                                    0.063      1.323 f
  U11346/Y (OAI22X2MTR)                                  0.061      1.384 r
  U0_BANK_TOP/vACC_0_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U7036/Y (INVX24MTR)                                    0.039      0.308 f
  U1231/Y (INVX14MTR)                                    0.039      0.347 r
  U6251/Y (OR2X2MTR)                                     0.074      0.420 r
  U11036/Y (CLKNAND2X2MTR)                               0.058      0.478 f
  U9652/Y (OAI21X6MTR)                                   0.084      0.562 r
  U2463/Y (NAND2X4MTR)                                   0.070      0.632 f
  U8812/Y (NOR2X4MTR)                                    0.066      0.697 r
  U1258/Y (OAI21X2MTR)                                   0.058      0.756 f
  U9713/Y (INVX2MTR)                                     0.041      0.797 r
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.839 f
  U16275/Y (NAND2X4MTR)                                  0.042      0.882 r
  U2133/Y (NAND2X8MTR)                                   0.054      0.935 f
  U5491/Y (AOI21X2MTR)                                   0.087      1.022 r
  U1379/Y (XNOR2X2MTR)                                   0.093      1.115 r
  U16652/Y (OAI22X4MTR)                                  0.083      1.198 f
  U12873/Y (NOR3X4MTR)                                   0.095      1.293 r
  U9619/Y (NOR2X4MTR)                                    0.046      1.339 f
  U6142/Y (CLKNAND2X2MTR)                                0.037      1.377 r
  U16085/Y (OAI2BB1X2MTR)                                0.041      1.418 f
  U0_BANK_TOP/vACC_0_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9283/Y (INVX6MTR)                                     0.047      0.163 r
  U2153/Y (INVX6MTR)                                     0.040      0.203 f
  U8732/Y (NOR2X6MTR)                                    0.082      0.285 r
  U15186/Y (INVX2MTR)                                    0.045      0.330 f
  U2568/Y (INVX2MTR)                                     0.045      0.375 r
  U15111/Y (AOI22X1MTR)                                  0.081      0.457 f
  U1426/Y (NAND3X4MTR)                                   0.086      0.543 r
  U3331/Y (INVX1MTR)                                     0.058      0.601 f
  U2128/Y (CLKNAND2X4MTR)                                0.059      0.660 r
  U7722/Y (NAND2X2MTR)                                   0.055      0.714 f
  U7688/Y (INVX2MTR)                                     0.054      0.769 r
  U6448/Y (NAND2X2MTR)                                   0.068      0.836 f
  U1500/Y (INVX3MTR)                                     0.047      0.883 r
  U395/Y (NAND2X2MTR)                                    0.054      0.938 f
  U5386/Y (NOR2X3MTR)                                    0.055      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.059      1.051 f
  U2758/Y (CLKNAND2X4MTR)                                0.048      1.100 r
  U1548/Y (NAND3X8MTR)                                   0.093      1.193 f
  U1761/Y (INVX4MTR)                                     0.052      1.245 r
  U130/Y (NAND2X2MTR)                                    0.051      1.296 f
  U109/Y (CLKNAND2X4MTR)                                 0.050      1.347 r
  U11357/Y (OAI22X2MTR)                                  0.047      1.394 f
  U0_BANK_TOP/vACC_0_reg_3__16_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1240/Y (BUFX4MTR)                                     0.092      0.415 r
  U12700/Y (CLKNAND2X4MTR)                               0.044      0.459 f
  U13155/Y (NAND4X4MTR)                                  0.049      0.509 r
  U9587/Y (AND2X4MTR)                                    0.106      0.615 r
  U578/Y (AND2X4MTR)                                     0.121      0.736 r
  U501/Y (AOI21X8MTR)                                    0.054      0.790 f
  U4972/Y (OAI21X6MTR)                                   0.086      0.876 r
  U6458/Y (OAI2B1X4MTR)                                  0.128      1.004 r
  U1592/Y (AOI21X2MTR)                                   0.040      1.045 f
  U11602/Y (XNOR2X2MTR)                                  0.073      1.118 f
  U16232/Y (NAND2X2MTR)                                  0.049      1.167 r
  U1879/Y (NAND3X4MTR)                                   0.075      1.242 f
  U1878/Y (MXI2X6MTR)                                    0.083      1.326 r
  U15882/Y (OAI22X1MTR)                                  0.078      1.404 f
  U0_BANK_TOP/vACC_3_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U6007/Y (CLKNAND2X2MTR)                                0.052      0.476 f
  U3389/Y (NAND4X4MTR)                                   0.053      0.529 r
  U4016/Y (NAND2X3MTR)                                   0.046      0.575 f
  U3250/Y (INVX2MTR)                                     0.049      0.624 r
  U3899/Y (NAND2BX2MTR)                                  0.084      0.708 f
  U2171/Y (OAI21X3MTR)                                   0.114      0.822 r
  U3791/Y (AOI21X4MTR)                                   0.085      0.908 f
  U17581/Y (OAI21X2MTR)                                  0.096      1.004 r
  U8735/Y (NAND3BX2MTR)                                  0.090      1.093 r
  U6398/Y (NAND3BX2MTR)                                  0.092      1.186 f
  U7499/Y (NAND3X6MTR)                                   0.075      1.260 r
  U1746/Y (MXI2X6MTR)                                    0.063      1.323 f
  U11358/Y (OAI22X2MTR)                                  0.061      1.384 r
  U0_BANK_TOP/vACC_3_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8534/Y (BUFX24MTR)                                    0.077      0.400 f
  U1193/Y (INVX10MTR)                                    0.042      0.442 r
  U4661/Y (AOI21X4MTR)                                   0.048      0.490 f
  U4653/Y (NAND3X3MTR)                                   0.044      0.534 r
  U2003/Y (NAND2BX4MTR)                                  0.051      0.585 f
  U2002/Y (INVX4MTR)                                     0.042      0.627 r
  U690/Y (NAND2X2MTR)                                    0.072      0.699 f
  U13161/Y (OAI21X6MTR)                                  0.089      0.788 r
  U8682/Y (AOI21X6MTR)                                   0.063      0.851 f
  U397/Y (OA21X4MTR)                                     0.153      1.004 f
  U1763/Y (NAND2X6MTR)                                   0.046      1.050 r
  U254/Y (NAND2X2MTR)                                    0.069      1.119 f
  U1548/Y (NAND3X8MTR)                                   0.068      1.187 r
  U6109/Y (CLKNAND2X4MTR)                                0.046      1.233 f
  U4811/Y (CLKNAND2X4MTR)                                0.038      1.271 r
  U7183/Y (INVX4MTR)                                     0.038      1.308 f
  U9310/Y (OAI22X2MTR)                                   0.052      1.361 r
  U0_BANK_TOP/vACC_1_reg_3__21_/D (DFFRHQX1MTR)          0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8534/Y (BUFX24MTR)                                    0.077      0.400 f
  U1193/Y (INVX10MTR)                                    0.042      0.442 r
  U4661/Y (AOI21X4MTR)                                   0.048      0.490 f
  U4653/Y (NAND3X3MTR)                                   0.044      0.534 r
  U2003/Y (NAND2BX4MTR)                                  0.051      0.585 f
  U2002/Y (INVX4MTR)                                     0.042      0.627 r
  U690/Y (NAND2X2MTR)                                    0.072      0.699 f
  U13161/Y (OAI21X6MTR)                                  0.089      0.788 r
  U8682/Y (AOI21X6MTR)                                   0.063      0.851 f
  U397/Y (OA21X4MTR)                                     0.153      1.004 f
  U1763/Y (NAND2X6MTR)                                   0.046      1.050 r
  U254/Y (NAND2X2MTR)                                    0.069      1.119 f
  U1548/Y (NAND3X8MTR)                                   0.068      1.187 r
  U6109/Y (CLKNAND2X4MTR)                                0.046      1.233 f
  U4811/Y (CLKNAND2X4MTR)                                0.038      1.271 r
  U7183/Y (INVX4MTR)                                     0.038      1.308 f
  U8002/Y (OAI22X2MTR)                                   0.052      1.361 r
  U0_BANK_TOP/vACC_3_reg_3__21_/D (DFFRHQX1MTR)          0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U10015/Y (INVX8MTR)                                    0.032      0.373 f
  U8826/Y (OAI2BB1X2MTR)                                 0.088      0.461 f
  U5675/Y (OAI21X4MTR)                                   0.076      0.537 r
  U1009/Y (NAND2X4MTR)                                   0.073      0.611 f
  U1382/Y (INVX3MTR)                                     0.053      0.664 r
  U8229/Y (INVX2MTR)                                     0.037      0.700 f
  U6563/Y (OAI21X4MTR)                                   0.082      0.782 r
  U11970/Y (OAI2BB1X4MTR)                                0.104      0.887 r
  U2939/Y (INVX4MTR)                                     0.035      0.922 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.964 r
  U15958/Y (OAI2BB1X4MTR)                                0.088      1.052 r
  U2485/Y (XNOR2X2MTR)                                   0.065      1.117 r
  U164/Y (NAND2X2MTR)                                    0.069      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.058      1.244 r
  U1968/Y (MXI2X6MTR)                                    0.077      1.321 f
  U11351/Y (OAI22X2MTR)                                  0.063      1.384 r
  U0_BANK_TOP/vACC_2_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U6007/Y (CLKNAND2X2MTR)                                0.052      0.476 f
  U3389/Y (NAND4X4MTR)                                   0.053      0.529 r
  U4016/Y (NAND2X3MTR)                                   0.046      0.575 f
  U3250/Y (INVX2MTR)                                     0.049      0.624 r
  U3899/Y (NAND2BX2MTR)                                  0.084      0.708 f
  U2171/Y (OAI21X3MTR)                                   0.114      0.822 r
  U3791/Y (AOI21X4MTR)                                   0.085      0.908 f
  U17581/Y (OAI21X2MTR)                                  0.096      1.004 r
  U8735/Y (NAND3BX2MTR)                                  0.090      1.093 r
  U6398/Y (NAND3BX2MTR)                                  0.092      1.186 f
  U7499/Y (NAND3X6MTR)                                   0.075      1.260 r
  U1746/Y (MXI2X6MTR)                                    0.063      1.323 f
  U9317/Y (OAI22X2MTR)                                   0.061      1.384 r
  U0_BANK_TOP/vACC_2_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U10131/Y (BUFX8MTR)                                    0.078      0.204 r
  U9255/Y (NOR2X2MTR)                                    0.037      0.241 f
  U12810/Y (INVX4MTR)                                    0.034      0.275 r
  U1241/Y (INVX2MTR)                                     0.036      0.311 f
  U921/Y (NAND2X1MTR)                                    0.036      0.348 r
  U16051/Y (OAI21X2MTR)                                  0.054      0.402 f
  U817/Y (NOR3BX4MTR)                                    0.102      0.504 r
  U7857/Y (NAND2X4MTR)                                   0.098      0.602 f
  U3959/Y (NOR2X4MTR)                                    0.103      0.705 r
  U2118/Y (OAI21X3MTR)                                   0.089      0.794 f
  U10104/Y (AOI21X4MTR)                                  0.106      0.900 r
  U2856/Y (NAND2X6MTR)                                   0.069      0.969 f
  U7112/Y (NAND2X4MTR)                                   0.048      1.017 r
  U1354/Y (NAND2X8MTR)                                   0.051      1.068 f
  U1462/Y (CLKNAND2X12MTR)                               0.045      1.113 r
  U144/Y (BUFX8MTR)                                      0.085      1.197 r
  U5362/Y (CLKNAND2X2MTR)                                0.096      1.294 f
  U4280/Y (OAI22X1MTR)                                   0.090      1.384 r
  U0_BANK_TOP/vACC_1_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U10131/Y (BUFX8MTR)                                    0.078      0.204 r
  U9255/Y (NOR2X2MTR)                                    0.037      0.241 f
  U12810/Y (INVX4MTR)                                    0.034      0.275 r
  U1241/Y (INVX2MTR)                                     0.036      0.311 f
  U921/Y (NAND2X1MTR)                                    0.036      0.348 r
  U16051/Y (OAI21X2MTR)                                  0.054      0.402 f
  U817/Y (NOR3BX4MTR)                                    0.102      0.504 r
  U7857/Y (NAND2X4MTR)                                   0.098      0.602 f
  U3959/Y (NOR2X4MTR)                                    0.103      0.705 r
  U2118/Y (OAI21X3MTR)                                   0.089      0.794 f
  U10104/Y (AOI21X4MTR)                                  0.106      0.900 r
  U2856/Y (NAND2X6MTR)                                   0.069      0.969 f
  U7112/Y (NAND2X4MTR)                                   0.048      1.017 r
  U1354/Y (NAND2X8MTR)                                   0.051      1.068 f
  U1462/Y (CLKNAND2X12MTR)                               0.045      1.113 r
  U144/Y (BUFX8MTR)                                      0.085      1.197 r
  U5362/Y (CLKNAND2X2MTR)                                0.096      1.294 f
  U6083/Y (OAI22X1MTR)                                   0.090      1.384 r
  U0_BANK_TOP/vACC_1_reg_6__13_/D (DFFRHQX2MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U15989/Y (CLKNAND2X16MTR)                              0.066      0.306 f
  U1584/Y (INVX14MTR)                                    0.063      0.369 r
  U4680/Y (NAND2X8MTR)                                   0.063      0.432 f
  U12598/Y (NOR2X12MTR)                                  0.074      0.506 r
  U13009/Y (XOR2X8MTR)                                   0.085      0.590 r
  U13006/Y (XOR2X8MTR)                                   0.086      0.677 r
  U1105/Y (OAI21X2MTR)                                   0.072      0.749 f
  U1086/Y (OAI2BB1X4MTR)                                 0.060      0.809 r
  U11594/Y (XNOR2X4MTR)                                  0.091      0.899 r
  U11591/Y (XNOR2X8MTR)                                  0.111      1.010 r
  U258/Y (NOR2X6MTR)                                     0.049      1.059 f
  U1883/Y (OAI21X8MTR)                                   0.087      1.147 r
  U7421/Y (INVX2MTR)                                     0.046      1.192 f
  U12636/Y (OAI21X2MTR)                                  0.086      1.278 r
  U97/Y (XOR2X1MTR)                                      0.054      1.332 f
  U10306/Y (NOR2X2MTR)                                   0.061      1.393 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U2612/Y (INVX12MTR)                                    0.033      0.154 f
  U12417/Y (CLKNAND2X16MTR)                              0.047      0.201 r
  U16174/Y (CLKNAND2X16MTR)                              0.079      0.281 f
  U1611/Y (INVX14MTR)                                    0.072      0.352 r
  U1173/Y (INVX8MTR)                                     0.033      0.385 f
  U6259/Y (NAND2X6MTR)                                   0.041      0.426 r
  U6238/Y (INVX2MTR)                                     0.038      0.463 f
  U671/Y (NAND2X4MTR)                                    0.048      0.511 r
  U12643/Y (OAI2BB1X4MTR)                                0.100      0.611 r
  U3508/Y (NAND2X6MTR)                                   0.050      0.661 f
  U1666/Y (XNOR2X8MTR)                                   0.078      0.739 f
  U1664/Y (XNOR2X8MTR)                                   0.089      0.828 f
  U5433/Y (XOR2X8MTR)                                    0.088      0.916 f
  U16007/Y (XNOR2X8MTR)                                  0.087      1.003 f
  U287/Y (NOR2X8MTR)                                     0.074      1.077 r
  U1799/Y (OAI21X6MTR)                                   0.060      1.137 f
  U10400/Y (AOI21X8MTR)                                  0.080      1.217 r
  U115/Y (OAI21X4MTR)                                    0.057      1.274 f
  U2517/Y (XNOR2X2MTR)                                   0.064      1.339 f
  U2516/Y (NOR2X2MTR)                                    0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U2073/Y (NOR2X8MTR)                                    0.054      0.747 r
  U6532/Y (INVX4MTR)                                     0.036      0.784 f
  U7249/Y (CLKNAND2X4MTR)                                0.038      0.822 r
  U2985/Y (NOR2X6MTR)                                    0.033      0.855 f
  U9964/Y (NOR2X8MTR)                                    0.056      0.911 r
  U1459/Y (CLKNAND2X12MTR)                               0.059      0.970 f
  U4297/Y (CLKNAND2X4MTR)                                0.039      1.010 r
  U12731/Y (NAND2X4MTR)                                  0.034      1.044 f
  U2714/Y (MXI2X2MTR)                                    0.060      1.104 r
  U16394/Y (AOI2BB2X4MTR)                                0.115      1.219 r
  U1994/Y (OAI2BB1X4MTR)                                 0.064      1.283 f
  U6455/Y (INVX2MTR)                                     0.056      1.339 r
  U6495/Y (OAI22X1MTR)                                   0.065      1.404 f
  U0_BANK_TOP/vACC_2_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8534/Y (BUFX24MTR)                                    0.077      0.400 f
  U1193/Y (INVX10MTR)                                    0.042      0.442 r
  U4661/Y (AOI21X4MTR)                                   0.048      0.490 f
  U4653/Y (NAND3X3MTR)                                   0.044      0.534 r
  U2003/Y (NAND2BX4MTR)                                  0.051      0.585 f
  U2002/Y (INVX4MTR)                                     0.042      0.627 r
  U690/Y (NAND2X2MTR)                                    0.072      0.699 f
  U13161/Y (OAI21X6MTR)                                  0.089      0.788 r
  U8682/Y (AOI21X6MTR)                                   0.063      0.851 f
  U397/Y (OA21X4MTR)                                     0.153      1.004 f
  U1763/Y (NAND2X6MTR)                                   0.046      1.050 r
  U254/Y (NAND2X2MTR)                                    0.069      1.119 f
  U1548/Y (NAND3X8MTR)                                   0.068      1.187 r
  U6109/Y (CLKNAND2X4MTR)                                0.046      1.233 f
  U4811/Y (CLKNAND2X4MTR)                                0.038      1.271 r
  U7183/Y (INVX4MTR)                                     0.038      1.308 f
  U8604/Y (OAI22X2MTR)                                   0.052      1.361 r
  U0_BANK_TOP/vACC_0_reg_3__21_/D (DFFRHQX1MTR)          0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9283/Y (INVX6MTR)                                     0.047      0.163 r
  U2153/Y (INVX6MTR)                                     0.040      0.203 f
  U8732/Y (NOR2X6MTR)                                    0.082      0.285 r
  U15186/Y (INVX2MTR)                                    0.045      0.330 f
  U2568/Y (INVX2MTR)                                     0.045      0.375 r
  U15111/Y (AOI22X1MTR)                                  0.081      0.457 f
  U1426/Y (NAND3X4MTR)                                   0.086      0.543 r
  U3331/Y (INVX1MTR)                                     0.058      0.601 f
  U2128/Y (CLKNAND2X4MTR)                                0.059      0.660 r
  U7722/Y (NAND2X2MTR)                                   0.055      0.714 f
  U7688/Y (INVX2MTR)                                     0.054      0.769 r
  U6448/Y (NAND2X2MTR)                                   0.068      0.836 f
  U1500/Y (INVX3MTR)                                     0.047      0.883 r
  U395/Y (NAND2X2MTR)                                    0.054      0.938 f
  U5386/Y (NOR2X3MTR)                                    0.055      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.059      1.051 f
  U2758/Y (CLKNAND2X4MTR)                                0.048      1.100 r
  U1548/Y (NAND3X8MTR)                                   0.093      1.193 f
  U1761/Y (INVX4MTR)                                     0.052      1.245 r
  U130/Y (NAND2X2MTR)                                    0.051      1.296 f
  U109/Y (CLKNAND2X4MTR)                                 0.050      1.347 r
  U12948/Y (OAI22X2MTR)                                  0.047      1.394 f
  U0_BANK_TOP/vACC_3_reg_3__16_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1231/Y (INVX14MTR)                                    0.033      0.402 f
  U6251/Y (OR2X2MTR)                                     0.090      0.492 f
  U11036/Y (CLKNAND2X2MTR)                               0.051      0.542 r
  U9652/Y (OAI21X6MTR)                                   0.055      0.597 f
  U2463/Y (NAND2X4MTR)                                   0.055      0.653 r
  U8812/Y (NOR2X4MTR)                                    0.033      0.686 f
  U8925/Y (NOR2X2MTR)                                    0.077      0.763 r
  U10012/Y (NAND2X4MTR)                                  0.056      0.818 f
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.861 r
  U16275/Y (NAND2X4MTR)                                  0.046      0.906 f
  U2133/Y (NAND2X8MTR)                                   0.050      0.956 r
  U2130/Y (INVX2MTR)                                     0.042      0.998 f
  U8829/Y (OAI2B1X2MTR)                                  0.078      1.076 r
  U8043/Y (XNOR2X2MTR)                                   0.092      1.168 r
  U6690/Y (CLKNAND2X4MTR)                                0.057      1.225 f
  U2204/Y (NAND2X4MTR)                                   0.054      1.279 r
  U2202/Y (OAI21X6MTR)                                   0.050      1.329 f
  U6948/Y (OAI22X1MTR)                                   0.056      1.386 r
  U0_BANK_TOP/vACC_2_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U1488/Y (CLKNAND2X12MTR)                               0.054      0.267 r
  U798/Y (INVX4MTR)                                      0.044      0.311 f
  U16042/Y (INVX4MTR)                                    0.053      0.364 r
  U16079/Y (NAND2BX2MTR)                                 0.070      0.433 f
  U5180/Y (NOR2X2MTR)                                    0.099      0.532 r
  U9061/Y (NOR2X3MTR)                                    0.048      0.580 f
  U11598/Y (AOI21X6MTR)                                  0.101      0.681 r
  U10720/Y (OAI21X6MTR)                                  0.057      0.738 f
  U3451/Y (XNOR2X2MTR)                                   0.070      0.808 r
  U11581/Y (NAND2X4MTR)                                  0.064      0.873 f
  U10577/Y (INVX3MTR)                                    0.054      0.927 r
  U7247/Y (NAND2X4MTR)                                   0.050      0.977 f
  U2809/Y (AOI2BB1X4MTR)                                 0.108      1.085 f
  U11746/Y (OAI2B1X4MTR)                                 0.039      1.125 r
  U1842/Y (MXI2X2MTR)                                    0.108      1.233 r
  U8036/Y (NAND3X2MTR)                                   0.088      1.321 f
  U6822/Y (NOR2X1MTR)                                    0.076      1.397 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U9469/Y (AOI21X4MTR)                                   0.052      1.044 f
  U2383/Y (XNOR2X2MTR)                                   0.073      1.117 f
  U1449/Y (CLKNAND2X2MTR)                                0.046      1.163 r
  U9343/Y (NAND3X4MTR)                                   0.076      1.239 f
  U1601/Y (OAI21X4MTR)                                   0.107      1.347 r
  U11349/Y (OAI22X2MTR)                                  0.061      1.407 f
  U0_BANK_TOP/vACC_0_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1231/Y (INVX14MTR)                                    0.033      0.402 f
  U6251/Y (OR2X2MTR)                                     0.090      0.492 f
  U11036/Y (CLKNAND2X2MTR)                               0.051      0.542 r
  U9652/Y (OAI21X6MTR)                                   0.055      0.597 f
  U2463/Y (NAND2X4MTR)                                   0.055      0.653 r
  U8812/Y (NOR2X4MTR)                                    0.033      0.686 f
  U8925/Y (NOR2X2MTR)                                    0.077      0.763 r
  U10012/Y (NAND2X4MTR)                                  0.056      0.818 f
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.861 r
  U16275/Y (NAND2X4MTR)                                  0.046      0.906 f
  U2133/Y (NAND2X8MTR)                                   0.050      0.956 r
  U2130/Y (INVX2MTR)                                     0.042      0.998 f
  U8829/Y (OAI2B1X2MTR)                                  0.078      1.076 r
  U8043/Y (XNOR2X2MTR)                                   0.092      1.168 r
  U6690/Y (CLKNAND2X4MTR)                                0.057      1.225 f
  U2204/Y (NAND2X4MTR)                                   0.054      1.279 r
  U2202/Y (OAI21X6MTR)                                   0.050      1.329 f
  U6942/Y (OAI22X1MTR)                                   0.056      1.386 r
  U0_BANK_TOP/vACC_0_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7938/Y (NOR2BX4MTR)                                   0.034      0.376 f
  U5971/Y (INVX3MTR)                                     0.030      0.406 r
  U1984/Y (CLKNAND2X4MTR)                                0.038      0.445 f
  U4412/Y (NOR2X4MTR)                                    0.049      0.494 r
  U3573/Y (CLKNAND2X4MTR)                                0.051      0.545 f
  U4265/Y (NAND2X4MTR)                                   0.042      0.587 r
  U4832/Y (NAND2X6MTR)                                   0.052      0.640 f
  U9442/Y (INVX4MTR)                                     0.045      0.685 r
  U4804/Y (NAND2X8MTR)                                   0.046      0.732 f
  U5606/Y (AOI21X4MTR)                                   0.082      0.814 r
  U11875/Y (OA21X8MTR)                                   0.112      0.925 r
  U4298/Y (NAND2X12MTR)                                  0.053      0.978 f
  U1371/Y (NAND2X2MTR)                                   0.039      1.017 r
  U10402/Y (NAND2X2MTR)                                  0.046      1.063 f
  U12976/Y (XNOR2X2MTR)                                  0.073      1.136 f
  U12979/Y (OAI22X4MTR)                                  0.071      1.207 r
  U7292/Y (NAND2X3MTR)                                   0.057      1.264 f
  U10291/Y (NAND3X4MTR)                                  0.052      1.316 r
  U11418/Y (NAND2X2MTR)                                  0.044      1.360 f
  U13157/Y (OAI2BB1X2MTR)                                0.038      1.397 r
  U0_BANK_TOP/vACC_1_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1231/Y (INVX14MTR)                                    0.033      0.402 f
  U6251/Y (OR2X2MTR)                                     0.090      0.492 f
  U11036/Y (CLKNAND2X2MTR)                               0.051      0.542 r
  U9652/Y (OAI21X6MTR)                                   0.055      0.597 f
  U2463/Y (NAND2X4MTR)                                   0.055      0.653 r
  U8812/Y (NOR2X4MTR)                                    0.033      0.686 f
  U8925/Y (NOR2X2MTR)                                    0.077      0.763 r
  U10012/Y (NAND2X4MTR)                                  0.056      0.818 f
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.861 r
  U16275/Y (NAND2X4MTR)                                  0.046      0.906 f
  U2133/Y (NAND2X8MTR)                                   0.050      0.956 r
  U2130/Y (INVX2MTR)                                     0.042      0.998 f
  U8829/Y (OAI2B1X2MTR)                                  0.078      1.076 r
  U8043/Y (XNOR2X2MTR)                                   0.092      1.168 r
  U6690/Y (CLKNAND2X4MTR)                                0.057      1.225 f
  U2204/Y (NAND2X4MTR)                                   0.054      1.279 r
  U2202/Y (OAI21X6MTR)                                   0.050      1.329 f
  U6939/Y (OAI22X1MTR)                                   0.056      1.386 r
  U0_BANK_TOP/vACC_1_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_235_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U769/Y (BUFX14MTR)                                     0.072      0.462 f
  U643/Y (INVX2MTR)                                      0.060      0.522 r
  U10877/Y (CLKNAND2X2MTR)                               0.053      0.575 f
  U3944/Y (NAND4X2MTR)                                   0.057      0.631 r
  U8276/Y (NOR2X1MTR)                                    0.065      0.696 f
  U7297/Y (NAND3X4MTR)                                   0.058      0.754 r
  U9072/Y (NOR2X8MTR)                                    0.031      0.785 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.849 r
  U2334/Y (AND2X2MTR)                                    0.128      0.977 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.062 f
  U960/Y (NOR3X4MTR)                                     0.127      1.189 r
  U2737/Y (NOR2X1MTR)                                    0.065      1.254 f
  U4833/Y (NOR2BX2MTR)                                   0.106      1.360 r
  U15455/Y (NOR2X1MTR)                                   0.053      1.413 f
  PIM_result_reg_235_/D (DFFRHQX4MTR)                    0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_235_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_107_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U769/Y (BUFX14MTR)                                     0.072      0.462 f
  U643/Y (INVX2MTR)                                      0.060      0.522 r
  U10877/Y (CLKNAND2X2MTR)                               0.053      0.575 f
  U3944/Y (NAND4X2MTR)                                   0.057      0.631 r
  U8276/Y (NOR2X1MTR)                                    0.065      0.696 f
  U7297/Y (NAND3X4MTR)                                   0.058      0.754 r
  U9072/Y (NOR2X8MTR)                                    0.031      0.785 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.849 r
  U2334/Y (AND2X2MTR)                                    0.128      0.977 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.062 f
  U960/Y (NOR3X4MTR)                                     0.127      1.189 r
  U2737/Y (NOR2X1MTR)                                    0.065      1.254 f
  U4833/Y (NOR2BX2MTR)                                   0.106      1.360 r
  U15454/Y (NOR2X1MTR)                                   0.053      1.413 f
  PIM_result_reg_107_/D (DFFRHQX4MTR)                    0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_107_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_363_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U769/Y (BUFX14MTR)                                     0.072      0.462 f
  U643/Y (INVX2MTR)                                      0.060      0.522 r
  U10877/Y (CLKNAND2X2MTR)                               0.053      0.575 f
  U3944/Y (NAND4X2MTR)                                   0.057      0.631 r
  U8276/Y (NOR2X1MTR)                                    0.065      0.696 f
  U7297/Y (NAND3X4MTR)                                   0.058      0.754 r
  U9072/Y (NOR2X8MTR)                                    0.031      0.785 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.849 r
  U2334/Y (AND2X2MTR)                                    0.128      0.977 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.062 f
  U960/Y (NOR3X4MTR)                                     0.127      1.189 r
  U2737/Y (NOR2X1MTR)                                    0.065      1.254 f
  U4833/Y (NOR2BX2MTR)                                   0.106      1.360 r
  U15453/Y (NOR2X1MTR)                                   0.053      1.413 f
  PIM_result_reg_363_/D (DFFRHQX4MTR)                    0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_363_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_491_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U769/Y (BUFX14MTR)                                     0.072      0.462 f
  U643/Y (INVX2MTR)                                      0.060      0.522 r
  U10877/Y (CLKNAND2X2MTR)                               0.053      0.575 f
  U3944/Y (NAND4X2MTR)                                   0.057      0.631 r
  U8276/Y (NOR2X1MTR)                                    0.065      0.696 f
  U7297/Y (NAND3X4MTR)                                   0.058      0.754 r
  U9072/Y (NOR2X8MTR)                                    0.031      0.785 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.849 r
  U2334/Y (AND2X2MTR)                                    0.128      0.977 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.062 f
  U960/Y (NOR3X4MTR)                                     0.127      1.189 r
  U2737/Y (NOR2X1MTR)                                    0.065      1.254 f
  U4833/Y (NOR2BX2MTR)                                   0.106      1.360 r
  U15452/Y (NOR2X1MTR)                                   0.053      1.413 f
  PIM_result_reg_491_/D (DFFRHQX4MTR)                    0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_491_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7938/Y (NOR2BX4MTR)                                   0.034      0.376 f
  U5971/Y (INVX3MTR)                                     0.030      0.406 r
  U1984/Y (CLKNAND2X4MTR)                                0.038      0.445 f
  U4412/Y (NOR2X4MTR)                                    0.049      0.494 r
  U3573/Y (CLKNAND2X4MTR)                                0.051      0.545 f
  U4265/Y (NAND2X4MTR)                                   0.042      0.587 r
  U4832/Y (NAND2X6MTR)                                   0.052      0.640 f
  U9442/Y (INVX4MTR)                                     0.045      0.685 r
  U4804/Y (NAND2X8MTR)                                   0.046      0.732 f
  U5606/Y (AOI21X4MTR)                                   0.082      0.814 r
  U11875/Y (OA21X8MTR)                                   0.112      0.925 r
  U4298/Y (NAND2X12MTR)                                  0.053      0.978 f
  U1371/Y (NAND2X2MTR)                                   0.039      1.017 r
  U10402/Y (NAND2X2MTR)                                  0.046      1.063 f
  U12976/Y (XNOR2X2MTR)                                  0.073      1.136 f
  U12979/Y (OAI22X4MTR)                                  0.071      1.207 r
  U7292/Y (NAND2X3MTR)                                   0.057      1.264 f
  U10291/Y (NAND3X4MTR)                                  0.052      1.316 r
  U11429/Y (NAND2X2MTR)                                  0.044      1.360 f
  U13031/Y (OAI2BB1X2MTR)                                0.038      1.397 r
  U0_BANK_TOP/vACC_0_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7938/Y (NOR2BX4MTR)                                   0.034      0.376 f
  U5971/Y (INVX3MTR)                                     0.030      0.406 r
  U1984/Y (CLKNAND2X4MTR)                                0.038      0.445 f
  U4412/Y (NOR2X4MTR)                                    0.049      0.494 r
  U3573/Y (CLKNAND2X4MTR)                                0.051      0.545 f
  U4265/Y (NAND2X4MTR)                                   0.042      0.587 r
  U4832/Y (NAND2X6MTR)                                   0.052      0.640 f
  U9442/Y (INVX4MTR)                                     0.045      0.685 r
  U4804/Y (NAND2X8MTR)                                   0.046      0.732 f
  U5606/Y (AOI21X4MTR)                                   0.082      0.814 r
  U11875/Y (OA21X8MTR)                                   0.112      0.925 r
  U4298/Y (NAND2X12MTR)                                  0.053      0.978 f
  U1370/Y (NAND2X2MTR)                                   0.045      1.023 r
  U2263/Y (CLKNAND2X4MTR)                                0.045      1.068 f
  U16105/Y (NAND3BX4MTR)                                 0.040      1.108 r
  U9547/Y (OAI2B1X2MTR)                                  0.053      1.161 f
  U2615/Y (AOI21X4MTR)                                   0.085      1.246 r
  U8628/Y (MXI2X6MTR)                                    0.073      1.319 f
  U10383/Y (NAND2X2MTR)                                  0.054      1.373 r
  U10486/Y (OAI2BB1X2MTR)                                0.044      1.417 f
  U0_BANK_TOP/vACC_2_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.417 f
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U1488/Y (CLKNAND2X12MTR)                               0.054      0.267 r
  U798/Y (INVX4MTR)                                      0.044      0.311 f
  U16042/Y (INVX4MTR)                                    0.053      0.364 r
  U16079/Y (NAND2BX2MTR)                                 0.070      0.433 f
  U5180/Y (NOR2X2MTR)                                    0.099      0.532 r
  U9061/Y (NOR2X3MTR)                                    0.048      0.580 f
  U11598/Y (AOI21X6MTR)                                  0.101      0.681 r
  U10720/Y (OAI21X6MTR)                                  0.057      0.738 f
  U3451/Y (XNOR2X2MTR)                                   0.070      0.808 r
  U11581/Y (NAND2X4MTR)                                  0.064      0.873 f
  U10577/Y (INVX3MTR)                                    0.054      0.927 r
  U7247/Y (NAND2X4MTR)                                   0.050      0.977 f
  U2809/Y (AOI2BB1X4MTR)                                 0.108      1.085 f
  U11746/Y (OAI2B1X4MTR)                                 0.039      1.125 r
  U1842/Y (MXI2X2MTR)                                    0.108      1.233 r
  U1841/Y (INVX4MTR)                                     0.041      1.274 f
  U1840/Y (NAND2BX4MTR)                                  0.039      1.313 r
  U10320/Y (NOR2X2MTR)                                   0.031      1.344 f
  U1805/Y (NOR2X2MTR)                                    0.049      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U11155/Y (NAND2X2MTR)                                  0.044      0.405 r
  U8945/Y (OAI2BB1X4MTR)                                 0.046      0.451 f
  U9369/Y (NAND2BX4MTR)                                  0.044      0.496 r
  U9366/Y (OAI211X8MTR)                                  0.067      0.563 f
  U3625/Y (INVX2MTR)                                     0.052      0.615 r
  U8961/Y (NAND2X2MTR)                                   0.061      0.677 f
  U3089/Y (INVX4MTR)                                     0.078      0.755 r
  U7875/Y (NAND2X1MTR)                                   0.067      0.822 f
  U2979/Y (AOI21X1MTR)                                   0.071      0.893 r
  U11864/Y (OAI21X2MTR)                                  0.065      0.957 f
  U2884/Y (NOR2X3MTR)                                    0.084      1.041 r
  U6774/Y (OAI21X6MTR)                                   0.053      1.094 f
  U1782/Y (NAND2X4MTR)                                   0.056      1.150 r
  U13335/Y (NOR2X12MTR)                                  0.039      1.189 f
  U4815/Y (OAI21X3MTR)                                   0.074      1.264 r
  U4807/Y (INVX3MTR)                                     0.051      1.314 f
  U16136/Y (NOR2X1MTR)                                   0.054      1.369 r
  U0_BANK_TOP/detect_pos_edge_reg_7_/D (DFFRHQX1MTR)     0.000      1.369 r
  data arrival time                                                 1.369

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_7_/CK (DFFRHQX1MTR)    0.000      1.515 r
  library setup time                                    -0.143      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.369
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U11844/Y (OAI21X8MTR)                                  0.073      0.950 f
  U1576/Y (AOI21X2MTR)                                   0.088      1.038 r
  U6408/Y (XNOR2X2MTR)                                   0.117      1.156 r
  U1636/Y (OAI211X8MTR)                                  0.113      1.269 f
  U1633/Y (MXI2X8MTR)                                    0.082      1.351 r
  U10277/Y (OAI22X2MTR)                                  0.057      1.408 f
  U0_BANK_TOP/vACC_1_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U9448/Y (OAI21X8MTR)                                   0.087      0.962 r
  U10172/Y (AOI21X8MTR)                                  0.065      1.026 f
  U284/Y (NOR2X6MTR)                                     0.059      1.086 r
  U5372/Y (INVX6MTR)                                     0.055      1.141 f
  U10225/Y (INVX8MTR)                                    0.070      1.211 r
  U9438/Y (NOR2X1MTR)                                    0.051      1.262 f
  U11605/Y (AOI21X2MTR)                                  0.086      1.348 r
  U13034/Y (CLKNAND2X2MTR)                               0.053      1.400 f
  U0_BANK_TOP/vACC_3_reg_5__6_/D (DFFRHQX2MTR)           0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_366_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U2151/Y (INVX8MTR)                                     0.035      0.233 r
  U11225/Y (NAND2X5MTR)                                  0.042      0.276 f
  U12732/Y (NAND2X8MTR)                                  0.050      0.326 r
  U6248/Y (BUFX16MTR)                                    0.074      0.400 r
  U4091/Y (INVX4MTR)                                     0.042      0.442 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.488 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.620 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.746 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.828 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.896 r
  U10600/Y (AND3X4MTR)                                   0.114      1.010 r
  U11816/Y (NAND2X4MTR)                                  0.049      1.059 f
  U10549/Y (INVX2MTR)                                    0.036      1.095 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.140 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.185 r
  U960/Y (NOR3X4MTR)                                     0.033      1.219 f
  U112/Y (AOI2BB1X4MTR)                                  0.119      1.337 f
  U2726/Y (NOR2X2MTR)                                    0.056      1.393 r
  PIM_result_reg_366_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_366_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_494_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U2151/Y (INVX8MTR)                                     0.035      0.233 r
  U11225/Y (NAND2X5MTR)                                  0.042      0.276 f
  U12732/Y (NAND2X8MTR)                                  0.050      0.326 r
  U6248/Y (BUFX16MTR)                                    0.074      0.400 r
  U4091/Y (INVX4MTR)                                     0.042      0.442 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.488 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.620 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.746 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.828 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.896 r
  U10600/Y (AND3X4MTR)                                   0.114      1.010 r
  U11816/Y (NAND2X4MTR)                                  0.049      1.059 f
  U10549/Y (INVX2MTR)                                    0.036      1.095 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.140 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.185 r
  U960/Y (NOR3X4MTR)                                     0.033      1.219 f
  U112/Y (AOI2BB1X4MTR)                                  0.119      1.337 f
  U2720/Y (NOR2X2MTR)                                    0.056      1.393 r
  PIM_result_reg_494_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_494_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U2073/Y (NOR2X8MTR)                                    0.054      0.747 r
  U6532/Y (INVX4MTR)                                     0.036      0.784 f
  U7249/Y (CLKNAND2X4MTR)                                0.038      0.822 r
  U2985/Y (NOR2X6MTR)                                    0.033      0.855 f
  U9964/Y (NOR2X8MTR)                                    0.056      0.911 r
  U1459/Y (CLKNAND2X12MTR)                               0.059      0.970 f
  U4297/Y (CLKNAND2X4MTR)                                0.039      1.010 r
  U12731/Y (NAND2X4MTR)                                  0.034      1.044 f
  U2714/Y (MXI2X2MTR)                                    0.060      1.104 r
  U16394/Y (AOI2BB2X4MTR)                                0.115      1.219 r
  U1994/Y (OAI2BB1X4MTR)                                 0.064      1.283 f
  U6455/Y (INVX2MTR)                                     0.056      1.339 r
  U6480/Y (OAI22X1MTR)                                   0.065      1.404 f
  U0_BANK_TOP/vACC_1_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U2073/Y (NOR2X8MTR)                                    0.054      0.747 r
  U6532/Y (INVX4MTR)                                     0.036      0.784 f
  U7249/Y (CLKNAND2X4MTR)                                0.038      0.822 r
  U2985/Y (NOR2X6MTR)                                    0.033      0.855 f
  U9964/Y (NOR2X8MTR)                                    0.056      0.911 r
  U1459/Y (CLKNAND2X12MTR)                               0.059      0.970 f
  U4297/Y (CLKNAND2X4MTR)                                0.039      1.010 r
  U12731/Y (NAND2X4MTR)                                  0.034      1.044 f
  U2714/Y (MXI2X2MTR)                                    0.060      1.104 r
  U16394/Y (AOI2BB2X4MTR)                                0.115      1.219 r
  U1994/Y (OAI2BB1X4MTR)                                 0.064      1.283 f
  U6455/Y (INVX2MTR)                                     0.056      1.339 r
  U6490/Y (OAI22X1MTR)                                   0.065      1.404 f
  U0_BANK_TOP/vACC_0_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U1573/Y (CLKNAND2X2MTR)                                0.051      1.254 r
  U13182/Y (CLKNAND2X4MTR)                               0.048      1.303 f
  U9350/Y (INVX4MTR)                                     0.045      1.347 r
  U17113/Y (OAI22X2MTR)                                  0.044      1.391 f
  U0_BANK_TOP/vACC_0_reg_5__21_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6385/Y (BUFX10MTR)                                    0.105      0.363 f
  U6027/Y (INVX5MTR)                                     0.053      0.416 r
  U4036/Y (OAI2BB1X2MTR)                                 0.097      0.514 r
  U7805/Y (OAI21X2MTR)                                   0.072      0.586 f
  U7084/Y (NAND2X4MTR)                                   0.062      0.648 r
  U4290/Y (NAND2BX4MTR)                                  0.062      0.709 f
  U4533/Y (OA21X2MTR)                                    0.180      0.889 f
  U14809/Y (OAI21X1MTR)                                  0.083      0.972 r
  U16468/Y (XNOR2X1MTR)                                  0.082      1.054 r
  U244/Y (OAI2BB1X2MTR)                                  0.113      1.167 r
  U142/Y (INVX2MTR)                                      0.039      1.206 f
  U7174/Y (OAI22X4MTR)                                   0.084      1.289 r
  U1861/Y (NAND2X2MTR)                                   0.057      1.346 f
  U11360/Y (OAI21X2MTR)                                  0.040      1.386 r
  U0_BANK_TOP/vACC_0_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U7036/Y (INVX24MTR)                                    0.039      0.308 f
  U1231/Y (INVX14MTR)                                    0.039      0.347 r
  U6251/Y (OR2X2MTR)                                     0.074      0.420 r
  U11036/Y (CLKNAND2X2MTR)                               0.058      0.478 f
  U9652/Y (OAI21X6MTR)                                   0.084      0.562 r
  U2463/Y (NAND2X4MTR)                                   0.070      0.632 f
  U8812/Y (NOR2X4MTR)                                    0.066      0.697 r
  U1258/Y (OAI21X2MTR)                                   0.058      0.756 f
  U9713/Y (INVX2MTR)                                     0.041      0.797 r
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.839 f
  U16275/Y (NAND2X4MTR)                                  0.042      0.882 r
  U2133/Y (NAND2X8MTR)                                   0.054      0.935 f
  U1765/Y (AOI21X4MTR)                                   0.084      1.019 r
  U1522/Y (XNOR2X2MTR)                                   0.087      1.106 r
  U1523/Y (OAI22X4MTR)                                   0.080      1.186 f
  U10282/Y (NOR2X4MTR)                                   0.084      1.271 r
  U1739/Y (OAI22X8MTR)                                   0.062      1.333 f
  U9305/Y (CLKNAND2X2MTR)                                0.041      1.374 r
  U13027/Y (OAI2BB1X2MTR)                                0.043      1.417 f
  U0_BANK_TOP/vACC_1_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.417 f
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6385/Y (BUFX10MTR)                                    0.105      0.363 f
  U7968/Y (INVX14MTR)                                    0.036      0.400 r
  U10123/Y (NAND2X4MTR)                                  0.030      0.430 f
  U2552/Y (INVX2MTR)                                     0.029      0.459 r
  U4918/Y (AOI2B1X2MTR)                                  0.024      0.483 f
  U1635/Y (NAND2X2MTR)                                   0.048      0.531 r
  U1363/Y (CLKNAND2X2MTR)                                0.049      0.581 f
  U5373/Y (INVX3MTR)                                     0.057      0.638 r
  U612/Y (NOR2X2MTR)                                     0.051      0.688 f
  U2978/Y (NOR2X1MTR)                                    0.111      0.800 r
  U2376/Y (NAND2X2MTR)                                   0.092      0.891 f
  U4892/Y (NOR2X1MTR)                                    0.083      0.974 r
  U2172/Y (CLKNAND2X2MTR)                                0.053      1.027 f
  U11011/Y (CLKNAND2X2MTR)                               0.040      1.067 r
  U1936/Y (XNOR2X2MTR)                                   0.073      1.140 r
  U2082/Y (NAND2X4MTR)                                   0.066      1.206 f
  U1649/Y (NAND3X4MTR)                                   0.057      1.262 r
  U2487/Y (MXI2X6MTR)                                    0.062      1.324 f
  U11356/Y (OAI2BB2X4MTR)                                0.067      1.391 r
  U0_BANK_TOP/vACC_1_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U9913/Y (NOR2X4MTR)                                    0.035      0.378 f
  U13270/Y (CLKNAND2X4MTR)                               0.032      0.409 r
  U9852/Y (NAND3X4MTR)                                   0.065      0.474 f
  U9851/Y (NOR2X4MTR)                                    0.063      0.537 r
  U2189/Y (NAND3X6MTR)                                   0.075      0.613 f
  U4824/Y (NAND2BX8MTR)                                  0.098      0.711 f
  U9462/Y (OAI2BB1X4MTR)                                 0.081      0.792 f
  U15951/Y (OAI2BB1X4MTR)                                0.086      0.878 f
  U8795/Y (NAND2X6MTR)                                   0.048      0.926 r
  U9012/Y (NAND2X8MTR)                                   0.055      0.980 f
  U4272/Y (NOR2X4MTR)                                    0.052      1.032 r
  U9433/Y (NAND2BX2MTR)                                  0.048      1.080 f
  U2671/Y (OAI21X2MTR)                                   0.041      1.121 r
  U13193/Y (CLKOR2X4MTR)                                 0.087      1.208 r
  U8012/Y (NOR2X4MTR)                                    0.031      1.239 f
  U1433/Y (MXI2X6MTR)                                    0.065      1.304 r
  U6760/Y (CLKNAND2X2MTR)                                0.053      1.356 f
  U1285/Y (OAI2BB1X2MTR)                                 0.041      1.397 r
  U0_BANK_TOP/vACC_3_reg_3__2_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6385/Y (BUFX10MTR)                                    0.105      0.363 f
  U6027/Y (INVX5MTR)                                     0.053      0.416 r
  U4036/Y (OAI2BB1X2MTR)                                 0.097      0.514 r
  U7805/Y (OAI21X2MTR)                                   0.072      0.586 f
  U7084/Y (NAND2X4MTR)                                   0.062      0.648 r
  U4290/Y (NAND2BX4MTR)                                  0.062      0.709 f
  U6936/Y (OAI21X6MTR)                                   0.079      0.789 r
  U1400/Y (NAND2X4MTR)                                   0.049      0.837 f
  U2934/Y (NAND2X4MTR)                                   0.041      0.878 r
  U8130/Y (NAND2X6MTR)                                   0.047      0.924 f
  U2856/Y (NAND2X6MTR)                                   0.047      0.972 r
  U8086/Y (CLKNAND2X2MTR)                                0.056      1.027 f
  U8071/Y (NAND2X4MTR)                                   0.047      1.074 r
  U2745/Y (NAND2BX4MTR)                                  0.072      1.146 r
  U10024/Y (NAND3X4MTR)                                  0.076      1.222 f
  U10023/Y (NAND2X3MTR)                                  0.054      1.277 r
  U1345/Y (NAND2X4MTR)                                   0.045      1.322 f
  U6523/Y (NAND2X2MTR)                                   0.037      1.359 r
  U7509/Y (OAI2BB1X1MTR)                                 0.053      1.412 f
  U0_BANK_TOP/vACC_0_reg_6__2_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1252/Y (INVX8MTR)                                     0.032      0.400 f
  U1167/Y (INVX6MTR)                                     0.040      0.441 r
  U4137/Y (CLKNAND2X2MTR)                                0.044      0.485 f
  U8371/Y (NAND2X2MTR)                                   0.045      0.530 r
  U4624/Y (OAI21X4MTR)                                   0.058      0.589 f
  U1935/Y (NAND2X5MTR)                                   0.060      0.648 r
  U504/Y (NAND2X6MTR)                                    0.061      0.709 f
  U435/Y (OAI21X4MTR)                                    0.093      0.803 r
  U2932/Y (INVX2MTR)                                     0.047      0.850 f
  U9872/Y (OAI2BB1X4MTR)                                 0.039      0.889 r
  U8950/Y (NAND2X4MTR)                                   0.042      0.931 f
  U2911/Y (NAND2X6MTR)                                   0.044      0.975 r
  U2176/Y (AOI21X2MTR)                                   0.055      1.030 f
  U1989/Y (XNOR2X2MTR)                                   0.082      1.112 f
  U182/Y (CLKNAND2X4MTR)                                 0.047      1.159 r
  U2243/Y (NAND3X6MTR)                                   0.082      1.240 f
  U2668/Y (MXI2X6MTR)                                    0.083      1.323 r
  U5040/Y (OAI22X1MTR)                                   0.076      1.400 f
  U0_BANK_TOP/vACC_0_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_29_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U4821/Y (OAI2B1X4MTR)                                  0.063      1.221 f
  U3696/Y (AOI22X2MTR)                                   0.133      1.353 r
  U11386/Y (NOR2X1MTR)                                   0.058      1.411 f
  PIM_result_reg_29_/D (DFFRHQX4MTR)                     0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_29_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_157_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U4821/Y (OAI2B1X4MTR)                                  0.063      1.221 f
  U3696/Y (AOI22X2MTR)                                   0.133      1.353 r
  U2654/Y (NOR2X1MTR)                                    0.058      1.411 f
  PIM_result_reg_157_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_157_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_285_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U4821/Y (OAI2B1X4MTR)                                  0.063      1.221 f
  U3696/Y (AOI22X2MTR)                                   0.133      1.353 r
  U11383/Y (NOR2X1MTR)                                   0.058      1.411 f
  PIM_result_reg_285_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_285_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_413_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U4821/Y (OAI2B1X4MTR)                                  0.063      1.221 f
  U3696/Y (AOI22X2MTR)                                   0.133      1.353 r
  U4244/Y (NOR2X1MTR)                                    0.058      1.411 f
  PIM_result_reg_413_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_413_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U9913/Y (NOR2X4MTR)                                    0.035      0.378 f
  U13270/Y (CLKNAND2X4MTR)                               0.032      0.409 r
  U9852/Y (NAND3X4MTR)                                   0.065      0.474 f
  U9851/Y (NOR2X4MTR)                                    0.063      0.537 r
  U2189/Y (NAND3X6MTR)                                   0.075      0.613 f
  U4824/Y (NAND2BX8MTR)                                  0.098      0.711 f
  U9462/Y (OAI2BB1X4MTR)                                 0.081      0.792 f
  U15951/Y (OAI2BB1X4MTR)                                0.086      0.878 f
  U8795/Y (NAND2X6MTR)                                   0.048      0.926 r
  U9012/Y (NAND2X8MTR)                                   0.055      0.980 f
  U4272/Y (NOR2X4MTR)                                    0.052      1.032 r
  U9433/Y (NAND2BX2MTR)                                  0.048      1.080 f
  U2671/Y (OAI21X2MTR)                                   0.041      1.121 r
  U13193/Y (CLKOR2X4MTR)                                 0.087      1.208 r
  U8012/Y (NOR2X4MTR)                                    0.031      1.239 f
  U1433/Y (MXI2X6MTR)                                    0.065      1.304 r
  U1444/Y (CLKNAND2X2MTR)                                0.053      1.356 f
  U9052/Y (OAI2BB1X2MTR)                                 0.041      1.397 r
  U0_BANK_TOP/vACC_1_reg_3__2_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_442_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U655/Y (INVX4MTR)                                      0.042      0.471 f
  U16539/Y (CLKNAND2X2MTR)                               0.040      0.511 r
  U4549/Y (AND2X4MTR)                                    0.099      0.610 r
  U10748/Y (NAND3X4MTR)                                  0.094      0.704 f
  U9759/Y (NOR2X4MTR)                                    0.106      0.811 r
  U420/Y (NAND2X2MTR)                                    0.104      0.914 f
  U446/Y (NOR2X6MTR)                                     0.099      1.013 r
  U4859/Y (NAND2X2MTR)                                   0.061      1.075 f
  U4850/Y (NAND3BX4MTR)                                  0.053      1.128 r
  U2750/Y (NOR2X4MTR)                                    0.039      1.167 f
  U11592/Y (NAND2X2MTR)                                  0.044      1.211 r
  U11557/Y (MXI2X2MTR)                                   0.074      1.284 f
  U15365/Y (NOR2X1MTR)                                   0.060      1.344 r
  PIM_result_reg_442_/D (DFFRQX2MTR)                     0.000      1.344 r
  data arrival time                                                 1.344

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_442_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.344
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_314_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U655/Y (INVX4MTR)                                      0.042      0.471 f
  U16539/Y (CLKNAND2X2MTR)                               0.040      0.511 r
  U4549/Y (AND2X4MTR)                                    0.099      0.610 r
  U10748/Y (NAND3X4MTR)                                  0.094      0.704 f
  U9759/Y (NOR2X4MTR)                                    0.106      0.811 r
  U420/Y (NAND2X2MTR)                                    0.104      0.914 f
  U446/Y (NOR2X6MTR)                                     0.099      1.013 r
  U4859/Y (NAND2X2MTR)                                   0.061      1.075 f
  U4850/Y (NAND3BX4MTR)                                  0.053      1.128 r
  U2750/Y (NOR2X4MTR)                                    0.039      1.167 f
  U11592/Y (NAND2X2MTR)                                  0.044      1.211 r
  U11557/Y (MXI2X2MTR)                                   0.074      1.284 f
  U15366/Y (NOR2X1MTR)                                   0.060      1.344 r
  PIM_result_reg_314_/D (DFFRQX2MTR)                     0.000      1.344 r
  data arrival time                                                 1.344

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_314_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.344
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_186_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U655/Y (INVX4MTR)                                      0.042      0.471 f
  U16539/Y (CLKNAND2X2MTR)                               0.040      0.511 r
  U4549/Y (AND2X4MTR)                                    0.099      0.610 r
  U10748/Y (NAND3X4MTR)                                  0.094      0.704 f
  U9759/Y (NOR2X4MTR)                                    0.106      0.811 r
  U420/Y (NAND2X2MTR)                                    0.104      0.914 f
  U446/Y (NOR2X6MTR)                                     0.099      1.013 r
  U4859/Y (NAND2X2MTR)                                   0.061      1.075 f
  U4850/Y (NAND3BX4MTR)                                  0.053      1.128 r
  U2750/Y (NOR2X4MTR)                                    0.039      1.167 f
  U11592/Y (NAND2X2MTR)                                  0.044      1.211 r
  U11557/Y (MXI2X2MTR)                                   0.074      1.284 f
  U15367/Y (NOR2X1MTR)                                   0.060      1.344 r
  PIM_result_reg_186_/D (DFFRQX2MTR)                     0.000      1.344 r
  data arrival time                                                 1.344

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_186_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.344
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_58_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U655/Y (INVX4MTR)                                      0.042      0.471 f
  U16539/Y (CLKNAND2X2MTR)                               0.040      0.511 r
  U4549/Y (AND2X4MTR)                                    0.099      0.610 r
  U10748/Y (NAND3X4MTR)                                  0.094      0.704 f
  U9759/Y (NOR2X4MTR)                                    0.106      0.811 r
  U420/Y (NAND2X2MTR)                                    0.104      0.914 f
  U446/Y (NOR2X6MTR)                                     0.099      1.013 r
  U4859/Y (NAND2X2MTR)                                   0.061      1.075 f
  U4850/Y (NAND3BX4MTR)                                  0.053      1.128 r
  U2750/Y (NOR2X4MTR)                                    0.039      1.167 f
  U11592/Y (NAND2X2MTR)                                  0.044      1.211 r
  U11557/Y (MXI2X2MTR)                                   0.074      1.284 f
  U15368/Y (NOR2X1MTR)                                   0.060      1.344 r
  PIM_result_reg_58_/D (DFFRQX2MTR)                      0.000      1.344 r
  data arrival time                                                 1.344

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_58_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.344
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5874/Y (INVX3MTR)                                     0.032      1.208 f
  U8806/Y (NOR2X4MTR)                                    0.061      1.269 r
  U1539/Y (INVX3MTR)                                     0.036      1.305 f
  U10511/Y (NAND2X4MTR)                                  0.040      1.345 r
  U5834/Y (OAI2BB2X2MTR)                                 0.052      1.397 f
  U0_BANK_TOP/vACC_3_reg_0__16_/D (DFFRHQX2MTR)          0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U7776/Y (NOR2X1MTR)                                    0.060      0.188 r
  U8613/Y (NAND2BX2MTR)                                  0.075      0.263 f
  U849/Y (BUFX4MTR)                                      0.117      0.380 f
  U799/Y (INVX2MTR)                                      0.071      0.452 r
  U710/Y (INVX2MTR)                                      0.057      0.508 f
  U7389/Y (NAND2X2MTR)                                   0.065      0.573 r
  U16540/Y (AND2X4MTR)                                   0.113      0.686 r
  U8909/Y (NOR2X2MTR)                                    0.039      0.725 f
  U7687/Y (NOR2BX4MTR)                                   0.061      0.786 r
  U6049/Y (CLKNAND2X2MTR)                                0.050      0.836 f
  U8153/Y (INVX2MTR)                                     0.045      0.880 r
  U17576/Y (OAI21X1MTR)                                  0.062      0.942 f
  U1417/Y (OAI21BX2MTR)                                  0.117      1.060 f
  U1416/Y (XNOR2X2MTR)                                   0.078      1.137 f
  U6618/Y (NAND2X3MTR)                                   0.044      1.181 r
  U1351/Y (CLKNAND2X4MTR)                                0.050      1.231 f
  U98/Y (NOR2X3MTR)                                      0.082      1.313 r
  U4476/Y (OAI22X1MTR)                                   0.075      1.388 f
  U0_BANK_TOP/vACC_3_reg_6__13_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_498_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1690/Y (INVX2MTR)                                     0.033      0.454 f
  U12612/Y (CLKNAND2X2MTR)                               0.040      0.494 r
  U15915/Y (NAND4X4MTR)                                  0.125      0.619 f
  U3175/Y (INVX2MTR)                                     0.089      0.708 r
  U3123/Y (NAND2X2MTR)                                   0.065      0.774 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.847 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.941 f
  U5415/Y (NOR2X2MTR)                                    0.099      1.040 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.105 f
  U2824/Y (INVX2MTR)                                     0.057      1.162 r
  U17633/Y (NAND2X2MTR)                                  0.045      1.207 f
  U17634/Y (OAI211X2MTR)                                 0.048      1.255 r
  U5859/Y (AOI211X2MTR)                                  0.065      1.320 f
  U8468/Y (NOR2X1MTR)                                    0.068      1.388 r
  PIM_result_reg_498_/D (DFFRHQX2MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_498_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_114_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1690/Y (INVX2MTR)                                     0.033      0.454 f
  U12612/Y (CLKNAND2X2MTR)                               0.040      0.494 r
  U15915/Y (NAND4X4MTR)                                  0.125      0.619 f
  U3175/Y (INVX2MTR)                                     0.089      0.708 r
  U3123/Y (NAND2X2MTR)                                   0.065      0.774 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.847 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.941 f
  U5415/Y (NOR2X2MTR)                                    0.099      1.040 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.105 f
  U2824/Y (INVX2MTR)                                     0.057      1.162 r
  U17633/Y (NAND2X2MTR)                                  0.045      1.207 f
  U17634/Y (OAI211X2MTR)                                 0.048      1.255 r
  U5859/Y (AOI211X2MTR)                                  0.065      1.320 f
  U6373/Y (NOR2X1MTR)                                    0.068      1.388 r
  PIM_result_reg_114_/D (DFFRHQX2MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_114_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_242_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1690/Y (INVX2MTR)                                     0.033      0.454 f
  U12612/Y (CLKNAND2X2MTR)                               0.040      0.494 r
  U15915/Y (NAND4X4MTR)                                  0.125      0.619 f
  U3175/Y (INVX2MTR)                                     0.089      0.708 r
  U3123/Y (NAND2X2MTR)                                   0.065      0.774 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.847 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.941 f
  U5415/Y (NOR2X2MTR)                                    0.099      1.040 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.105 f
  U2824/Y (INVX2MTR)                                     0.057      1.162 r
  U17633/Y (NAND2X2MTR)                                  0.045      1.207 f
  U17634/Y (OAI211X2MTR)                                 0.048      1.255 r
  U5859/Y (AOI211X2MTR)                                  0.065      1.320 f
  U6377/Y (NOR2X1MTR)                                    0.068      1.388 r
  PIM_result_reg_242_/D (DFFRHQX2MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_242_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_370_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1690/Y (INVX2MTR)                                     0.033      0.454 f
  U12612/Y (CLKNAND2X2MTR)                               0.040      0.494 r
  U15915/Y (NAND4X4MTR)                                  0.125      0.619 f
  U3175/Y (INVX2MTR)                                     0.089      0.708 r
  U3123/Y (NAND2X2MTR)                                   0.065      0.774 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.847 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.941 f
  U5415/Y (NOR2X2MTR)                                    0.099      1.040 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.105 f
  U2824/Y (INVX2MTR)                                     0.057      1.162 r
  U17633/Y (NAND2X2MTR)                                  0.045      1.207 f
  U17634/Y (OAI211X2MTR)                                 0.048      1.255 r
  U5859/Y (AOI211X2MTR)                                  0.065      1.320 f
  U6381/Y (NOR2X1MTR)                                    0.068      1.388 r
  PIM_result_reg_370_/D (DFFRHQX2MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_370_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U6871/Y (OAI21X2MTR)                                   0.080      0.957 f
  U8839/Y (AOI21X2MTR)                                   0.089      1.046 r
  U231/Y (XNOR2X1MTR)                                    0.092      1.138 r
  U6177/Y (NAND2X3MTR)                                   0.071      1.209 f
  U5957/Y (NAND3X4MTR)                                   0.060      1.269 r
  U11500/Y (OAI22X4MTR)                                  0.056      1.325 f
  U13285/Y (OAI22X2MTR)                                  0.059      1.384 r
  U0_BANK_TOP/vACC_0_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_27_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U2253/Y (BUFX10MTR)                                    0.075      0.428 r
  U2251/Y (INVX8MTR)                                     0.032      0.460 f
  U10854/Y (CLKNAND2X2MTR)                               0.030      0.489 r
  U7379/Y (AND2X4MTR)                                    0.088      0.578 r
  U7748/Y (CLKNAND2X4MTR)                                0.038      0.616 f
  U3106/Y (INVX2MTR)                                     0.054      0.671 r
  U8871/Y (AND2X4MTR)                                    0.103      0.774 r
  U8178/Y (NAND2X2MTR)                                   0.045      0.819 f
  U4911/Y (INVX3MTR)                                     0.042      0.861 r
  U10737/Y (NAND3X4MTR)                                  0.073      0.934 f
  U10493/Y (OR3X4MTR)                                    0.113      1.047 f
  U9522/Y (NAND2BX4MTR)                                  0.088      1.135 f
  U2751/Y (NAND3X4MTR)                                   0.057      1.192 r
  U2740/Y (NOR2BX1MTR)                                   0.098      1.289 r
  U10242/Y (NOR2X2MTR)                                   0.049      1.339 f
  U11397/Y (NOR2X1MTR)                                   0.054      1.393 r
  PIM_result_reg_27_/D (DFFRHQX4MTR)                     0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_27_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_155_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U2253/Y (BUFX10MTR)                                    0.075      0.428 r
  U2251/Y (INVX8MTR)                                     0.032      0.460 f
  U10854/Y (CLKNAND2X2MTR)                               0.030      0.489 r
  U7379/Y (AND2X4MTR)                                    0.088      0.578 r
  U7748/Y (CLKNAND2X4MTR)                                0.038      0.616 f
  U3106/Y (INVX2MTR)                                     0.054      0.671 r
  U8871/Y (AND2X4MTR)                                    0.103      0.774 r
  U8178/Y (NAND2X2MTR)                                   0.045      0.819 f
  U4911/Y (INVX3MTR)                                     0.042      0.861 r
  U10737/Y (NAND3X4MTR)                                  0.073      0.934 f
  U10493/Y (OR3X4MTR)                                    0.113      1.047 f
  U9522/Y (NAND2BX4MTR)                                  0.088      1.135 f
  U2751/Y (NAND3X4MTR)                                   0.057      1.192 r
  U2740/Y (NOR2BX1MTR)                                   0.098      1.289 r
  U10242/Y (NOR2X2MTR)                                   0.049      1.339 f
  U11402/Y (NOR2X1MTR)                                   0.054      1.393 r
  PIM_result_reg_155_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_155_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_283_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U2253/Y (BUFX10MTR)                                    0.075      0.428 r
  U2251/Y (INVX8MTR)                                     0.032      0.460 f
  U10854/Y (CLKNAND2X2MTR)                               0.030      0.489 r
  U7379/Y (AND2X4MTR)                                    0.088      0.578 r
  U7748/Y (CLKNAND2X4MTR)                                0.038      0.616 f
  U3106/Y (INVX2MTR)                                     0.054      0.671 r
  U8871/Y (AND2X4MTR)                                    0.103      0.774 r
  U8178/Y (NAND2X2MTR)                                   0.045      0.819 f
  U4911/Y (INVX3MTR)                                     0.042      0.861 r
  U10737/Y (NAND3X4MTR)                                  0.073      0.934 f
  U10493/Y (OR3X4MTR)                                    0.113      1.047 f
  U9522/Y (NAND2BX4MTR)                                  0.088      1.135 f
  U2751/Y (NAND3X4MTR)                                   0.057      1.192 r
  U2740/Y (NOR2BX1MTR)                                   0.098      1.289 r
  U10242/Y (NOR2X2MTR)                                   0.049      1.339 f
  U11404/Y (NOR2X1MTR)                                   0.054      1.393 r
  PIM_result_reg_283_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_283_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_411_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U2253/Y (BUFX10MTR)                                    0.075      0.428 r
  U2251/Y (INVX8MTR)                                     0.032      0.460 f
  U10854/Y (CLKNAND2X2MTR)                               0.030      0.489 r
  U7379/Y (AND2X4MTR)                                    0.088      0.578 r
  U7748/Y (CLKNAND2X4MTR)                                0.038      0.616 f
  U3106/Y (INVX2MTR)                                     0.054      0.671 r
  U8871/Y (AND2X4MTR)                                    0.103      0.774 r
  U8178/Y (NAND2X2MTR)                                   0.045      0.819 f
  U4911/Y (INVX3MTR)                                     0.042      0.861 r
  U10737/Y (NAND3X4MTR)                                  0.073      0.934 f
  U10493/Y (OR3X4MTR)                                    0.113      1.047 f
  U9522/Y (NAND2BX4MTR)                                  0.088      1.135 f
  U2751/Y (NAND3X4MTR)                                   0.057      1.192 r
  U2740/Y (NOR2BX1MTR)                                   0.098      1.289 r
  U10242/Y (NOR2X2MTR)                                   0.049      1.339 f
  U11399/Y (NOR2X1MTR)                                   0.054      1.393 r
  PIM_result_reg_411_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_411_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U10015/Y (INVX8MTR)                                    0.032      0.373 f
  U8826/Y (OAI2BB1X2MTR)                                 0.088      0.461 f
  U5675/Y (OAI21X4MTR)                                   0.076      0.537 r
  U1009/Y (NAND2X4MTR)                                   0.073      0.611 f
  U1382/Y (INVX3MTR)                                     0.053      0.664 r
  U8229/Y (INVX2MTR)                                     0.037      0.700 f
  U6563/Y (OAI21X4MTR)                                   0.082      0.782 r
  U11970/Y (OAI2BB1X4MTR)                                0.104      0.887 r
  U2939/Y (INVX4MTR)                                     0.035      0.922 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.964 r
  U15958/Y (OAI2BB1X4MTR)                                0.088      1.052 r
  U2485/Y (XNOR2X2MTR)                                   0.065      1.117 r
  U164/Y (NAND2X2MTR)                                    0.069      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.058      1.244 r
  U1968/Y (MXI2X6MTR)                                    0.077      1.321 f
  U15438/Y (OAI22X2MTR)                                  0.063      1.384 r
  U0_BANK_TOP/vACC_1_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U11155/Y (NAND2X2MTR)                                  0.044      0.405 r
  U8945/Y (OAI2BB1X4MTR)                                 0.046      0.451 f
  U9369/Y (NAND2BX4MTR)                                  0.044      0.496 r
  U9366/Y (OAI211X8MTR)                                  0.067      0.563 f
  U3625/Y (INVX2MTR)                                     0.052      0.615 r
  U8961/Y (NAND2X2MTR)                                   0.061      0.677 f
  U3089/Y (INVX4MTR)                                     0.078      0.755 r
  U7875/Y (NAND2X1MTR)                                   0.067      0.822 f
  U2979/Y (AOI21X1MTR)                                   0.071      0.893 r
  U11864/Y (OAI21X2MTR)                                  0.065      0.957 f
  U2884/Y (NOR2X3MTR)                                    0.084      1.041 r
  U6774/Y (OAI21X6MTR)                                   0.053      1.094 f
  U1782/Y (NAND2X4MTR)                                   0.056      1.150 r
  U13335/Y (NOR2X12MTR)                                  0.039      1.189 f
  U10011/Y (INVX12MTR)                                   0.040      1.230 r
  U2478/Y (NAND2X4MTR)                                   0.043      1.272 f
  U13331/Y (AOI21X6MTR)                                  0.083      1.355 r
  U17253/Y (OAI22X2MTR)                                  0.055      1.410 f
  U0_BANK_TOP/vACC_2_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U10015/Y (INVX8MTR)                                    0.032      0.373 f
  U8826/Y (OAI2BB1X2MTR)                                 0.088      0.461 f
  U5675/Y (OAI21X4MTR)                                   0.076      0.537 r
  U1009/Y (NAND2X4MTR)                                   0.073      0.611 f
  U1382/Y (INVX3MTR)                                     0.053      0.664 r
  U8229/Y (INVX2MTR)                                     0.037      0.700 f
  U6563/Y (OAI21X4MTR)                                   0.082      0.782 r
  U11970/Y (OAI2BB1X4MTR)                                0.104      0.887 r
  U2939/Y (INVX4MTR)                                     0.035      0.922 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.964 r
  U15958/Y (OAI2BB1X4MTR)                                0.088      1.052 r
  U2485/Y (XNOR2X2MTR)                                   0.065      1.117 r
  U164/Y (NAND2X2MTR)                                    0.069      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.058      1.244 r
  U1968/Y (MXI2X6MTR)                                    0.077      1.321 f
  U17640/Y (OAI22X2MTR)                                  0.063      1.384 r
  U0_BANK_TOP/vACC_3_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U9913/Y (NOR2X4MTR)                                    0.035      0.378 f
  U13270/Y (CLKNAND2X4MTR)                               0.032      0.409 r
  U9852/Y (NAND3X4MTR)                                   0.065      0.474 f
  U9851/Y (NOR2X4MTR)                                    0.063      0.537 r
  U2189/Y (NAND3X6MTR)                                   0.075      0.613 f
  U4824/Y (NAND2BX8MTR)                                  0.098      0.711 f
  U9462/Y (OAI2BB1X4MTR)                                 0.081      0.792 f
  U15951/Y (OAI2BB1X4MTR)                                0.086      0.878 f
  U8795/Y (NAND2X6MTR)                                   0.048      0.926 r
  U9012/Y (NAND2X8MTR)                                   0.055      0.980 f
  U4272/Y (NOR2X4MTR)                                    0.052      1.032 r
  U9433/Y (NAND2BX2MTR)                                  0.048      1.080 f
  U2671/Y (OAI21X2MTR)                                   0.041      1.121 r
  U13193/Y (CLKOR2X4MTR)                                 0.087      1.208 r
  U8012/Y (NOR2X4MTR)                                    0.031      1.239 f
  U1433/Y (MXI2X6MTR)                                    0.065      1.304 r
  U2183/Y (CLKNAND2X2MTR)                                0.053      1.356 f
  U9047/Y (OAI2BB1X2MTR)                                 0.041      1.397 r
  U0_BANK_TOP/vACC_0_reg_3__2_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U10015/Y (INVX8MTR)                                    0.032      0.373 f
  U8826/Y (OAI2BB1X2MTR)                                 0.088      0.461 f
  U5675/Y (OAI21X4MTR)                                   0.076      0.537 r
  U1009/Y (NAND2X4MTR)                                   0.073      0.611 f
  U1382/Y (INVX3MTR)                                     0.053      0.664 r
  U8229/Y (INVX2MTR)                                     0.037      0.700 f
  U6563/Y (OAI21X4MTR)                                   0.082      0.782 r
  U11970/Y (OAI2BB1X4MTR)                                0.104      0.887 r
  U2939/Y (INVX4MTR)                                     0.035      0.922 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.964 r
  U15958/Y (OAI2BB1X4MTR)                                0.088      1.052 r
  U2485/Y (XNOR2X2MTR)                                   0.065      1.117 r
  U164/Y (NAND2X2MTR)                                    0.069      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.058      1.244 r
  U1968/Y (MXI2X6MTR)                                    0.077      1.321 f
  U17642/Y (OAI22X2MTR)                                  0.063      1.384 r
  U0_BANK_TOP/vACC_0_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5876/Y (NAND2X6MTR)                                   0.044      1.221 f
  U7180/Y (XNOR2X2MTR)                                   0.089      1.310 r
  U12785/Y (OAI22X1MTR)                                  0.092      1.402 f
  U0_BANK_TOP/vACC_2_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5876/Y (NAND2X6MTR)                                   0.044      1.221 f
  U7180/Y (XNOR2X2MTR)                                   0.089      1.310 r
  U12783/Y (OAI22X1MTR)                                  0.092      1.402 f
  U0_BANK_TOP/vACC_3_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5876/Y (NAND2X6MTR)                                   0.044      1.221 f
  U7180/Y (XNOR2X2MTR)                                   0.089      1.310 r
  U12780/Y (OAI22X1MTR)                                  0.092      1.402 f
  U0_BANK_TOP/vACC_0_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5876/Y (NAND2X6MTR)                                   0.044      1.221 f
  U7180/Y (XNOR2X2MTR)                                   0.089      1.310 r
  U12786/Y (OAI22X1MTR)                                  0.092      1.402 f
  U0_BANK_TOP/vACC_1_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7938/Y (NOR2BX4MTR)                                   0.034      0.376 f
  U5971/Y (INVX3MTR)                                     0.030      0.406 r
  U1984/Y (CLKNAND2X4MTR)                                0.038      0.445 f
  U4412/Y (NOR2X4MTR)                                    0.049      0.494 r
  U3573/Y (CLKNAND2X4MTR)                                0.051      0.545 f
  U4265/Y (NAND2X4MTR)                                   0.042      0.587 r
  U4832/Y (NAND2X6MTR)                                   0.052      0.640 f
  U9442/Y (INVX4MTR)                                     0.045      0.685 r
  U4804/Y (NAND2X8MTR)                                   0.046      0.732 f
  U5606/Y (AOI21X4MTR)                                   0.082      0.814 r
  U11875/Y (OA21X8MTR)                                   0.112      0.925 r
  U4298/Y (NAND2X12MTR)                                  0.053      0.978 f
  U1370/Y (NAND2X2MTR)                                   0.045      1.023 r
  U2263/Y (CLKNAND2X4MTR)                                0.045      1.068 f
  U16105/Y (NAND3BX4MTR)                                 0.040      1.108 r
  U9547/Y (OAI2B1X2MTR)                                  0.053      1.161 f
  U2615/Y (AOI21X4MTR)                                   0.085      1.246 r
  U8628/Y (MXI2X6MTR)                                    0.073      1.319 f
  U9325/Y (NAND2X2MTR)                                   0.054      1.373 r
  U13148/Y (OAI2BB1X2MTR)                                0.044      1.417 f
  U0_BANK_TOP/vACC_1_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.417 f
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U1488/Y (CLKNAND2X12MTR)                               0.054      0.267 r
  U4748/Y (INVX8MTR)                                     0.039      0.305 f
  U7110/Y (INVX4MTR)                                     0.041      0.346 r
  U13637/Y (NAND2X2MTR)                                  0.057      0.403 f
  U1098/Y (NOR2X3MTR)                                    0.085      0.487 r
  U987/Y (OAI21X4MTR)                                    0.070      0.557 f
  U986/Y (AOI21X4MTR)                                    0.099      0.656 r
  U13081/Y (XOR2X2MTR)                                   0.107      0.763 r
  U3437/Y (NAND2BX2MTR)                                  0.079      0.842 f
  U9501/Y (INVX3MTR)                                     0.057      0.899 r
  U17099/Y (NAND2X3MTR)                                  0.051      0.950 f
  U5914/Y (OAI2BB1X4MTR)                                 0.050      1.000 r
  U15868/Y (INVX2MTR)                                    0.033      1.033 f
  U17104/Y (MXI2X2MTR)                                   0.073      1.106 f
  U1443/Y (NAND3BX2MTR)                                  0.126      1.232 f
  U1100/Y (NAND3BX4MTR)                                  0.110      1.342 f
  U11513/Y (NAND2X2MTR)                                  0.042      1.384 r
  U11442/Y (INVX2MTR)                                    0.029      1.413 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U9448/Y (OAI21X8MTR)                                   0.072      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.092      1.041 r
  U284/Y (NOR2X6MTR)                                     0.037      1.078 f
  U5372/Y (INVX6MTR)                                     0.059      1.137 r
  U10225/Y (INVX8MTR)                                    0.061      1.199 f
  U11106/Y (NOR2X3MTR)                                   0.086      1.284 r
  U16096/Y (AOI21X8MTR)                                  0.041      1.326 f
  U13289/Y (OAI22X2MTR)                                  0.057      1.383 r
  U0_BANK_TOP/vACC_2_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_110_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U2151/Y (INVX8MTR)                                     0.035      0.233 r
  U11225/Y (NAND2X5MTR)                                  0.042      0.276 f
  U12732/Y (NAND2X8MTR)                                  0.050      0.326 r
  U6248/Y (BUFX16MTR)                                    0.074      0.400 r
  U4091/Y (INVX4MTR)                                     0.042      0.442 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.488 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.620 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.746 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.828 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.896 r
  U10600/Y (AND3X4MTR)                                   0.114      1.010 r
  U11816/Y (NAND2X4MTR)                                  0.049      1.059 f
  U10549/Y (INVX2MTR)                                    0.036      1.095 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.140 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.185 r
  U960/Y (NOR3X4MTR)                                     0.033      1.219 f
  U112/Y (AOI2BB1X4MTR)                                  0.119      1.337 f
  U2719/Y (NOR2X1MTR)                                    0.056      1.393 r
  PIM_result_reg_110_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_110_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_238_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U2151/Y (INVX8MTR)                                     0.035      0.233 r
  U11225/Y (NAND2X5MTR)                                  0.042      0.276 f
  U12732/Y (NAND2X8MTR)                                  0.050      0.326 r
  U6248/Y (BUFX16MTR)                                    0.074      0.400 r
  U4091/Y (INVX4MTR)                                     0.042      0.442 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.488 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.620 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.746 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.828 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.896 r
  U10600/Y (AND3X4MTR)                                   0.114      1.010 r
  U11816/Y (NAND2X4MTR)                                  0.049      1.059 f
  U10549/Y (INVX2MTR)                                    0.036      1.095 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.140 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.185 r
  U960/Y (NOR3X4MTR)                                     0.033      1.219 f
  U112/Y (AOI2BB1X4MTR)                                  0.119      1.337 f
  U7188/Y (NOR2X1MTR)                                    0.056      1.393 r
  PIM_result_reg_238_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_238_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U1866/Y (CLKNAND2X4MTR)                                0.041      1.032 r
  U10311/Y (NAND2X2MTR)                                  0.047      1.079 f
  U10310/Y (AOI22X4MTR)                                  0.068      1.146 r
  U6457/Y (OAI2B1X4MTR)                                  0.059      1.205 f
  U8615/Y (NOR2X1MTR)                                    0.061      1.267 r
  U4615/Y (INVX2MTR)                                     0.041      1.308 f
  U4616/Y (INVX4MTR)                                     0.037      1.345 r
  U6588/Y (OAI22X1MTR)                                   0.058      1.403 f
  U0_BANK_TOP/vACC_1_reg_7__12_/D (DFFRHQX4MTR)          0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7035/Y (INVX6MTR)                                     0.049      0.372 r
  U1259/Y (INVX4MTR)                                     0.034      0.406 f
  U1214/Y (INVX4MTR)                                     0.030      0.437 r
  U10991/Y (NAND2X1MTR)                                  0.052      0.488 f
  U9491/Y (OAI2B1X4MTR)                                  0.109      0.597 f
  U9487/Y (OAI2BB1X4MTR)                                 0.057      0.654 r
  U5063/Y (NOR2X2MTR)                                    0.047      0.702 f
  U6753/Y (NOR2X3MTR)                                    0.058      0.760 r
  U5956/Y (NAND2X4MTR)                                   0.063      0.823 f
  U1423/Y (OAI21X6MTR)                                   0.106      0.929 r
  U221/Y (XNOR2X1MTR)                                    0.127      1.056 r
  U8040/Y (AOI22X2MTR)                                   0.088      1.144 f
  U1248/Y (OAI21X4MTR)                                   0.054      1.198 r
  U7187/Y (MXI2X2MTR)                                    0.090      1.288 f
  U11483/Y (OAI22X2MTR)                                  0.071      1.360 r
  U0_BANK_TOP/vACC_2_reg_4__0_/D (DFFRHQX1MTR)           0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U8095/Y (NAND2X2MTR)                                   0.039      1.030 r
  U238/Y (NAND2X2MTR)                                    0.061      1.091 f
  U16543/Y (XNOR2X8MTR)                                  0.087      1.179 f
  U1319/Y (OAI22X8MTR)                                   0.073      1.251 r
  U15937/Y (OAI21X6MTR)                                  0.068      1.319 f
  U2525/Y (OAI2BB2X2MTR)                                 0.069      1.388 r
  U0_BANK_TOP/vACC_2_reg_7__1_/D (DFFRHQX4MTR)           0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.180      0.180 f
  U4122/Y (NAND2X2MTR)                                   0.071      0.251 r
  U1205/Y (INVX2MTR)                                     0.046      0.297 f
  U4726/Y (AOI22X2MTR)                                   0.092      0.389 r
  U4700/Y (AND2X2MTR)                                    0.118      0.507 r
  U14410/Y (NAND3X4MTR)                                  0.088      0.595 f
  U12432/Y (INVX2MTR)                                    0.051      0.646 r
  U8985/Y (AND2X4MTR)                                    0.116      0.762 r
  U5992/Y (NOR2X6MTR)                                    0.040      0.803 f
  U11167/Y (AOI21X8MTR)                                  0.093      0.896 r
  U5878/Y (NAND2X4MTR)                                   0.072      0.968 f
  U13296/Y (OAI2BB1X2MTR)                                0.099      1.066 f
  U263/Y (NOR2X3MTR)                                     0.059      1.125 r
  U1937/Y (OAI21X4MTR)                                   0.047      1.172 f
  U2155/Y (NOR2X4MTR)                                    0.070      1.242 r
  U10044/Y (BUFX4MTR)                                    0.087      1.328 r
  U13358/Y (OAI22X1MTR)                                  0.060      1.388 f
  U0_BANK_TOP/vACC_0_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U11155/Y (NAND2X2MTR)                                  0.044      0.405 r
  U8945/Y (OAI2BB1X4MTR)                                 0.046      0.451 f
  U9369/Y (NAND2BX4MTR)                                  0.044      0.496 r
  U9366/Y (OAI211X8MTR)                                  0.067      0.563 f
  U3625/Y (INVX2MTR)                                     0.052      0.615 r
  U8961/Y (NAND2X2MTR)                                   0.061      0.677 f
  U3089/Y (INVX4MTR)                                     0.078      0.755 r
  U7875/Y (NAND2X1MTR)                                   0.067      0.822 f
  U2979/Y (AOI21X1MTR)                                   0.071      0.893 r
  U11864/Y (OAI21X2MTR)                                  0.065      0.957 f
  U2884/Y (NOR2X3MTR)                                    0.084      1.041 r
  U6774/Y (OAI21X6MTR)                                   0.053      1.094 f
  U1782/Y (NAND2X4MTR)                                   0.056      1.150 r
  U13335/Y (NOR2X12MTR)                                  0.039      1.189 f
  U10011/Y (INVX12MTR)                                   0.040      1.230 r
  U2478/Y (NAND2X4MTR)                                   0.043      1.272 f
  U13331/Y (AOI21X6MTR)                                  0.083      1.355 r
  U17251/Y (OAI22X2MTR)                                  0.055      1.410 f
  U0_BANK_TOP/vACC_0_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_190_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U655/Y (INVX4MTR)                                      0.042      0.471 f
  U16539/Y (CLKNAND2X2MTR)                               0.040      0.511 r
  U4549/Y (AND2X4MTR)                                    0.099      0.610 r
  U10748/Y (NAND3X4MTR)                                  0.094      0.704 f
  U9759/Y (NOR2X4MTR)                                    0.106      0.811 r
  U420/Y (NAND2X2MTR)                                    0.104      0.914 f
  U446/Y (NOR2X6MTR)                                     0.099      1.013 r
  U13326/Y (NAND2X3MTR)                                  0.059      1.072 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.128 r
  U16270/Y (NOR2BX4MTR)                                  0.087      1.216 r
  U16262/Y (NOR3X4MTR)                                   0.033      1.249 f
  U4810/Y (NOR2X3MTR)                                    0.055      1.304 r
  U4805/Y (NOR2X3MTR)                                    0.036      1.340 f
  U11379/Y (NOR2X1MTR)                                   0.053      1.393 r
  PIM_result_reg_190_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_190_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_62_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U655/Y (INVX4MTR)                                      0.042      0.471 f
  U16539/Y (CLKNAND2X2MTR)                               0.040      0.511 r
  U4549/Y (AND2X4MTR)                                    0.099      0.610 r
  U10748/Y (NAND3X4MTR)                                  0.094      0.704 f
  U9759/Y (NOR2X4MTR)                                    0.106      0.811 r
  U420/Y (NAND2X2MTR)                                    0.104      0.914 f
  U446/Y (NOR2X6MTR)                                     0.099      1.013 r
  U13326/Y (NAND2X3MTR)                                  0.059      1.072 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.128 r
  U16270/Y (NOR2BX4MTR)                                  0.087      1.216 r
  U16262/Y (NOR3X4MTR)                                   0.033      1.249 f
  U4810/Y (NOR2X3MTR)                                    0.055      1.304 r
  U4805/Y (NOR2X3MTR)                                    0.036      1.340 f
  U4241/Y (NOR2X1MTR)                                    0.053      1.393 r
  PIM_result_reg_62_/D (DFFRHQX4MTR)                     0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_62_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_318_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U655/Y (INVX4MTR)                                      0.042      0.471 f
  U16539/Y (CLKNAND2X2MTR)                               0.040      0.511 r
  U4549/Y (AND2X4MTR)                                    0.099      0.610 r
  U10748/Y (NAND3X4MTR)                                  0.094      0.704 f
  U9759/Y (NOR2X4MTR)                                    0.106      0.811 r
  U420/Y (NAND2X2MTR)                                    0.104      0.914 f
  U446/Y (NOR2X6MTR)                                     0.099      1.013 r
  U13326/Y (NAND2X3MTR)                                  0.059      1.072 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.128 r
  U16270/Y (NOR2BX4MTR)                                  0.087      1.216 r
  U16262/Y (NOR3X4MTR)                                   0.033      1.249 f
  U4810/Y (NOR2X3MTR)                                    0.055      1.304 r
  U4805/Y (NOR2X3MTR)                                    0.036      1.340 f
  U11428/Y (NOR2X1MTR)                                   0.053      1.393 r
  PIM_result_reg_318_/D (DFFRHQX4MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_318_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7322/Y (INVX5MTR)                                     0.046      0.390 f
  U9191/Y (NAND2X2MTR)                                   0.045      0.435 r
  U2599/Y (NAND3X4MTR)                                   0.079      0.514 f
  U8405/Y (NAND2X6MTR)                                   0.050      0.564 r
  U7795/Y (INVX2MTR)                                     0.044      0.607 f
  U5061/Y (NAND2X4MTR)                                   0.051      0.658 r
  U7960/Y (CLKNAND2X2MTR)                                0.074      0.732 f
  U2044/Y (NOR2X4MTR)                                    0.098      0.830 r
  U14501/Y (NAND2X1MTR)                                  0.085      0.915 f
  U13656/Y (INVX1MTR)                                    0.047      0.962 r
  U8062/Y (NAND2X1MTR)                                   0.060      1.022 f
  U13654/Y (CLKNAND2X2MTR)                               0.040      1.062 r
  U2240/Y (AOI2BB1X2MTR)                                 0.112      1.174 r
  U8362/Y (INVX1MTR)                                     0.066      1.241 f
  U2676/Y (NOR2X4MTR)                                    0.078      1.319 r
  U6500/Y (OAI22X1MTR)                                   0.071      1.390 f
  U0_BANK_TOP/vACC_1_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8534/Y (BUFX24MTR)                                    0.077      0.400 f
  U1193/Y (INVX10MTR)                                    0.042      0.442 r
  U4661/Y (AOI21X4MTR)                                   0.048      0.490 f
  U4653/Y (NAND3X3MTR)                                   0.044      0.534 r
  U2003/Y (NAND2BX4MTR)                                  0.051      0.585 f
  U2002/Y (INVX4MTR)                                     0.042      0.627 r
  U690/Y (NAND2X2MTR)                                    0.072      0.699 f
  U13161/Y (OAI21X6MTR)                                  0.089      0.788 r
  U8682/Y (AOI21X6MTR)                                   0.063      0.851 f
  U397/Y (OA21X4MTR)                                     0.153      1.004 f
  U1763/Y (NAND2X6MTR)                                   0.046      1.050 r
  U254/Y (NAND2X2MTR)                                    0.069      1.119 f
  U1548/Y (NAND3X8MTR)                                   0.068      1.187 r
  U10298/Y (NAND2X8MTR)                                  0.043      1.230 f
  U10276/Y (CLKNAND2X2MTR)                               0.042      1.272 r
  U2624/Y (NAND2X4MTR)                                   0.049      1.321 f
  U17620/Y (OAI22X2MTR)                                  0.057      1.379 r
  U0_BANK_TOP/vACC_3_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9283/Y (INVX6MTR)                                     0.047      0.163 r
  U2153/Y (INVX6MTR)                                     0.040      0.203 f
  U8732/Y (NOR2X6MTR)                                    0.082      0.285 r
  U15186/Y (INVX2MTR)                                    0.045      0.330 f
  U2568/Y (INVX2MTR)                                     0.045      0.375 r
  U15111/Y (AOI22X1MTR)                                  0.081      0.457 f
  U1426/Y (NAND3X4MTR)                                   0.086      0.543 r
  U3331/Y (INVX1MTR)                                     0.058      0.601 f
  U2128/Y (CLKNAND2X4MTR)                                0.059      0.660 r
  U7722/Y (NAND2X2MTR)                                   0.055      0.714 f
  U7688/Y (INVX2MTR)                                     0.054      0.769 r
  U6448/Y (NAND2X2MTR)                                   0.068      0.836 f
  U1500/Y (INVX3MTR)                                     0.047      0.883 r
  U395/Y (NAND2X2MTR)                                    0.054      0.938 f
  U5386/Y (NOR2X3MTR)                                    0.055      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.059      1.051 f
  U2758/Y (CLKNAND2X4MTR)                                0.048      1.100 r
  U1548/Y (NAND3X8MTR)                                   0.093      1.193 f
  U1761/Y (INVX4MTR)                                     0.052      1.245 r
  U130/Y (NAND2X2MTR)                                    0.051      1.296 f
  U109/Y (CLKNAND2X4MTR)                                 0.050      1.347 r
  U12950/Y (OAI22X2MTR)                                  0.047      1.394 f
  U0_BANK_TOP/vACC_1_reg_3__16_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U7036/Y (INVX24MTR)                                    0.039      0.308 f
  U1231/Y (INVX14MTR)                                    0.039      0.347 r
  U6251/Y (OR2X2MTR)                                     0.074      0.420 r
  U11036/Y (CLKNAND2X2MTR)                               0.058      0.478 f
  U9652/Y (OAI21X6MTR)                                   0.084      0.562 r
  U2463/Y (NAND2X4MTR)                                   0.070      0.632 f
  U8812/Y (NOR2X4MTR)                                    0.066      0.697 r
  U1258/Y (OAI21X2MTR)                                   0.058      0.756 f
  U9713/Y (INVX2MTR)                                     0.041      0.797 r
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.839 f
  U16275/Y (NAND2X4MTR)                                  0.042      0.882 r
  U2133/Y (NAND2X8MTR)                                   0.054      0.935 f
  U1765/Y (AOI21X4MTR)                                   0.084      1.019 r
  U1522/Y (XNOR2X2MTR)                                   0.087      1.106 r
  U1523/Y (OAI22X4MTR)                                   0.080      1.186 f
  U10282/Y (NOR2X4MTR)                                   0.084      1.271 r
  U15935/Y (BUFX6MTR)                                    0.084      1.354 r
  U10210/Y (OAI22X2MTR)                                  0.041      1.396 f
  U0_BANK_TOP/vACC_3_reg_1__11_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U1866/Y (CLKNAND2X4MTR)                                0.041      1.032 r
  U10311/Y (NAND2X2MTR)                                  0.047      1.079 f
  U10310/Y (AOI22X4MTR)                                  0.068      1.146 r
  U6457/Y (OAI2B1X4MTR)                                  0.059      1.205 f
  U8615/Y (NOR2X1MTR)                                    0.061      1.267 r
  U4615/Y (INVX2MTR)                                     0.041      1.308 f
  U4616/Y (INVX4MTR)                                     0.037      1.345 r
  U6587/Y (OAI22X1MTR)                                   0.058      1.403 f
  U0_BANK_TOP/vACC_2_reg_7__12_/D (DFFRHQX4MTR)          0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9283/Y (INVX6MTR)                                     0.047      0.163 r
  U2153/Y (INVX6MTR)                                     0.040      0.203 f
  U8732/Y (NOR2X6MTR)                                    0.082      0.285 r
  U15186/Y (INVX2MTR)                                    0.045      0.330 f
  U2568/Y (INVX2MTR)                                     0.045      0.375 r
  U15111/Y (AOI22X1MTR)                                  0.081      0.457 f
  U1426/Y (NAND3X4MTR)                                   0.086      0.543 r
  U3331/Y (INVX1MTR)                                     0.058      0.601 f
  U2128/Y (CLKNAND2X4MTR)                                0.059      0.660 r
  U7722/Y (NAND2X2MTR)                                   0.055      0.714 f
  U7688/Y (INVX2MTR)                                     0.054      0.769 r
  U6448/Y (NAND2X2MTR)                                   0.068      0.836 f
  U1500/Y (INVX3MTR)                                     0.047      0.883 r
  U395/Y (NAND2X2MTR)                                    0.054      0.938 f
  U5386/Y (NOR2X3MTR)                                    0.055      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.059      1.051 f
  U2758/Y (CLKNAND2X4MTR)                                0.048      1.100 r
  U1548/Y (NAND3X8MTR)                                   0.093      1.193 f
  U1761/Y (INVX4MTR)                                     0.052      1.245 r
  U130/Y (NAND2X2MTR)                                    0.051      1.296 f
  U109/Y (CLKNAND2X4MTR)                                 0.050      1.347 r
  U12949/Y (OAI22X2MTR)                                  0.047      1.394 f
  U0_BANK_TOP/vACC_2_reg_3__16_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U10235/Y (NOR2X2MTR)                                   0.077      0.456 r
  U2201/Y (NOR2X3MTR)                                    0.043      0.499 f
  U1486/Y (NAND3X4MTR)                                   0.042      0.542 r
  U7802/Y (AND2X8MTR)                                    0.092      0.633 r
  U9855/Y (INVX2MTR)                                     0.027      0.661 f
  U9795/Y (NAND2BX4MTR)                                  0.082      0.743 f
  U7827/Y (INVX1MTR)                                     0.036      0.779 r
  U5462/Y (OAI21X1MTR)                                   0.088      0.867 f
  U16062/Y (NAND2X1MTR)                                  0.063      0.930 r
  U16053/Y (NAND2X2MTR)                                  0.045      0.975 f
  U13000/Y (AOI2B1X2MTR)                                 0.080      1.055 r
  U11675/Y (OAI2BB1X4MTR)                                0.062      1.117 f
  U233/Y (NAND3X6MTR)                                    0.062      1.179 r
  U10082/Y (NAND2X6MTR)                                  0.054      1.233 f
  U9955/Y (XNOR2X8MTR)                                   0.079      1.312 f
  U15852/Y (OAI22X2MTR)                                  0.070      1.382 r
  U0_BANK_TOP/vACC_0_reg_4__17_/D (DFFRHQX4MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__17_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4331/Y (NAND2X3MTR)                                   0.060      1.234 r
  U4814/Y (NAND2X2MTR)                                   0.071      1.305 f
  U11416/Y (OAI22X2MTR)                                  0.076      1.382 r
  U0_BANK_TOP/vACC_2_reg_1__18_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_446_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U655/Y (INVX4MTR)                                      0.042      0.471 f
  U16539/Y (CLKNAND2X2MTR)                               0.040      0.511 r
  U4549/Y (AND2X4MTR)                                    0.099      0.610 r
  U10748/Y (NAND3X4MTR)                                  0.094      0.704 f
  U9759/Y (NOR2X4MTR)                                    0.106      0.811 r
  U420/Y (NAND2X2MTR)                                    0.104      0.914 f
  U446/Y (NOR2X6MTR)                                     0.099      1.013 r
  U13326/Y (NAND2X3MTR)                                  0.059      1.072 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.128 r
  U6831/Y (INVX4MTR)                                     0.041      1.169 f
  U5856/Y (OAI21X2MTR)                                   0.100      1.269 r
  U4818/Y (OAI2BB2X1MTR)                                 0.118      1.387 r
  PIM_result_reg_446_/D (DFFRHQX2MTR)                    0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_446_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5869/Y (CLKNAND2X8MTR)                                0.057      1.233 f
  U9326/Y (INVX2MTR)                                     0.056      1.289 r
  U2631/Y (NOR2X4MTR)                                    0.039      1.328 f
  U13003/Y (OAI22X2MTR)                                  0.054      1.382 r
  U0_BANK_TOP/vACC_1_reg_0__8_/D (DFFRHQX2MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6385/Y (BUFX10MTR)                                    0.105      0.363 f
  U6027/Y (INVX5MTR)                                     0.053      0.416 r
  U4036/Y (OAI2BB1X2MTR)                                 0.097      0.514 r
  U7805/Y (OAI21X2MTR)                                   0.072      0.586 f
  U7084/Y (NAND2X4MTR)                                   0.062      0.648 r
  U4290/Y (NAND2BX4MTR)                                  0.062      0.709 f
  U4533/Y (OA21X2MTR)                                    0.180      0.889 f
  U14809/Y (OAI21X1MTR)                                  0.083      0.972 r
  U16468/Y (XNOR2X1MTR)                                  0.082      1.054 r
  U244/Y (OAI2BB1X2MTR)                                  0.113      1.167 r
  U142/Y (INVX2MTR)                                      0.039      1.206 f
  U7174/Y (OAI22X4MTR)                                   0.084      1.289 r
  U1559/Y (OAI2BB1X2MTR)                                 0.114      1.404 r
  U0_BANK_TOP/vACC_2_reg_6__3_/D (DFFRHQX8MTR)           0.000      1.404 r
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__3_/CK (DFFRHQX8MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U11441/Y (CLKNAND2X16MTR)                              0.047      0.260 r
  U4025/Y (INVX20MTR)                                    0.039      0.299 f
  U1848/Y (INVX14MTR)                                    0.041      0.340 r
  U2114/Y (INVX10MTR)                                    0.031      0.371 f
  U15899/Y (INVX6MTR)                                    0.030      0.401 r
  U15913/Y (CLKNAND2X2MTR)                               0.055      0.456 f
  U730/Y (NOR2X4MTR)                                     0.069      0.524 r
  U11725/Y (OAI21X4MTR)                                  0.071      0.595 f
  U899/Y (AOI21X4MTR)                                    0.094      0.689 r
  U12967/Y (XNOR2X2MTR)                                  0.110      0.799 r
  U2379/Y (NAND2X2MTR)                                   0.086      0.885 f
  U8201/Y (INVX2MTR)                                     0.065      0.950 r
  U17071/Y (CLKNAND2X4MTR)                               0.049      0.999 f
  U9620/Y (OAI2BB1X4MTR)                                 0.045      1.044 r
  U10546/Y (NAND2X3MTR)                                  0.042      1.086 f
  U12984/Y (CLKNAND2X4MTR)                               0.041      1.127 r
  U7614/Y (AOI21X4MTR)                                   0.055      1.182 f
  U8061/Y (NAND2X2MTR)                                   0.055      1.237 r
  U8653/Y (NAND3X2MTR)                                   0.070      1.307 f
  U103/Y (NOR2X2MTR)                                     0.077      1.384 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX2MTR)
                                                         0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U7004/Y (BUFX10MTR)                                    0.111      0.381 f
  U7325/Y (INVX8MTR)                                     0.050      0.431 r
  U16723/Y (NAND2X4MTR)                                  0.040      0.471 f
  U6767/Y (AND2X8MTR)                                    0.068      0.539 f
  U1027/Y (NAND2X4MTR)                                   0.038      0.577 r
  U8346/Y (NAND2X4MTR)                                   0.041      0.619 f
  U5360/Y (CLKNAND2X2MTR)                                0.076      0.694 r
  U5353/Y (NOR2BX2MTR)                                   0.135      0.829 r
  U13177/Y (CLKNAND2X2MTR)                               0.069      0.898 f
  U5912/Y (NOR2X1MTR)                                    0.069      0.967 r
  U2175/Y (CLKNAND2X2MTR)                                0.065      1.032 f
  U9452/Y (CLKNAND2X4MTR)                                0.058      1.090 r
  U2728/Y (AND2X2MTR)                                    0.105      1.195 r
  U6667/Y (NAND3X3MTR)                                   0.070      1.264 f
  U10259/Y (NAND3X4MTR)                                  0.057      1.321 r
  U6913/Y (OAI22X1MTR)                                   0.065      1.386 f
  U0_BANK_TOP/vACC_1_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7322/Y (INVX5MTR)                                     0.046      0.390 f
  U9191/Y (NAND2X2MTR)                                   0.045      0.435 r
  U2599/Y (NAND3X4MTR)                                   0.079      0.514 f
  U8405/Y (NAND2X6MTR)                                   0.050      0.564 r
  U7795/Y (INVX2MTR)                                     0.044      0.607 f
  U5061/Y (NAND2X4MTR)                                   0.051      0.658 r
  U7960/Y (CLKNAND2X2MTR)                                0.074      0.732 f
  U2044/Y (NOR2X4MTR)                                    0.098      0.830 r
  U14501/Y (NAND2X1MTR)                                  0.085      0.915 f
  U13656/Y (INVX1MTR)                                    0.047      0.962 r
  U8062/Y (NAND2X1MTR)                                   0.060      1.022 f
  U13654/Y (CLKNAND2X2MTR)                               0.040      1.062 r
  U2240/Y (AOI2BB1X2MTR)                                 0.112      1.174 r
  U8362/Y (INVX1MTR)                                     0.066      1.241 f
  U2676/Y (NOR2X4MTR)                                    0.078      1.319 r
  U6506/Y (OAI22X1MTR)                                   0.071      1.390 f
  U0_BANK_TOP/vACC_2_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_100_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U698/Y (BUFX8MTR)                                      0.084      0.458 f
  U9961/Y (INVX6MTR)                                     0.038      0.496 r
  U6176/Y (NAND2X2MTR)                                   0.049      0.545 f
  U3951/Y (NAND4X4MTR)                                   0.076      0.621 r
  U3921/Y (INVX2MTR)                                     0.062      0.683 f
  U10682/Y (CLKNAND2X2MTR)                               0.062      0.745 r
  U16936/Y (INVX2MTR)                                    0.061      0.806 f
  U14693/Y (AOI22X1MTR)                                  0.065      0.871 r
  U8824/Y (OAI211X1MTR)                                  0.115      0.986 f
  U14691/Y (AOI21X1MTR)                                  0.079      1.065 r
  U8328/Y (OAI211X1MTR)                                  0.141      1.206 f
  U13060/Y (NOR3X4MTR)                                   0.149      1.355 r
  U15271/Y (NOR2X1MTR)                                   0.056      1.411 f
  PIM_result_reg_100_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_100_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_228_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U698/Y (BUFX8MTR)                                      0.084      0.458 f
  U9961/Y (INVX6MTR)                                     0.038      0.496 r
  U6176/Y (NAND2X2MTR)                                   0.049      0.545 f
  U3951/Y (NAND4X4MTR)                                   0.076      0.621 r
  U3921/Y (INVX2MTR)                                     0.062      0.683 f
  U10682/Y (CLKNAND2X2MTR)                               0.062      0.745 r
  U16936/Y (INVX2MTR)                                    0.061      0.806 f
  U14693/Y (AOI22X1MTR)                                  0.065      0.871 r
  U8824/Y (OAI211X1MTR)                                  0.115      0.986 f
  U14691/Y (AOI21X1MTR)                                  0.079      1.065 r
  U8328/Y (OAI211X1MTR)                                  0.141      1.206 f
  U13060/Y (NOR3X4MTR)                                   0.149      1.355 r
  U15270/Y (NOR2X1MTR)                                   0.056      1.411 f
  PIM_result_reg_228_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_228_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_356_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U698/Y (BUFX8MTR)                                      0.084      0.458 f
  U9961/Y (INVX6MTR)                                     0.038      0.496 r
  U6176/Y (NAND2X2MTR)                                   0.049      0.545 f
  U3951/Y (NAND4X4MTR)                                   0.076      0.621 r
  U3921/Y (INVX2MTR)                                     0.062      0.683 f
  U10682/Y (CLKNAND2X2MTR)                               0.062      0.745 r
  U16936/Y (INVX2MTR)                                    0.061      0.806 f
  U14693/Y (AOI22X1MTR)                                  0.065      0.871 r
  U8824/Y (OAI211X1MTR)                                  0.115      0.986 f
  U14691/Y (AOI21X1MTR)                                  0.079      1.065 r
  U8328/Y (OAI211X1MTR)                                  0.141      1.206 f
  U13060/Y (NOR3X4MTR)                                   0.149      1.355 r
  U15269/Y (NOR2X1MTR)                                   0.056      1.411 f
  PIM_result_reg_356_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_356_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_484_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U698/Y (BUFX8MTR)                                      0.084      0.458 f
  U9961/Y (INVX6MTR)                                     0.038      0.496 r
  U6176/Y (NAND2X2MTR)                                   0.049      0.545 f
  U3951/Y (NAND4X4MTR)                                   0.076      0.621 r
  U3921/Y (INVX2MTR)                                     0.062      0.683 f
  U10682/Y (CLKNAND2X2MTR)                               0.062      0.745 r
  U16936/Y (INVX2MTR)                                    0.061      0.806 f
  U14693/Y (AOI22X1MTR)                                  0.065      0.871 r
  U8824/Y (OAI211X1MTR)                                  0.115      0.986 f
  U14691/Y (AOI21X1MTR)                                  0.079      1.065 r
  U8328/Y (OAI211X1MTR)                                  0.141      1.206 f
  U13060/Y (NOR3X4MTR)                                   0.149      1.355 r
  U15268/Y (NOR2X1MTR)                                   0.056      1.411 f
  PIM_result_reg_484_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_484_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_68_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.076      0.947 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.012 f
  U4866/Y (INVX2MTR)                                     0.059      1.070 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.137 f
  U11639/Y (OAI211X2MTR)                                 0.109      1.246 r
  U8645/Y (NOR3X4MTR)                                    0.049      1.296 f
  U15692/Y (NOR2X1MTR)                                   0.050      1.346 r
  PIM_result_reg_68_/D (DFFRQX2MTR)                      0.000      1.346 r
  data arrival time                                                 1.346

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_68_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.346
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_196_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.076      0.947 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.012 f
  U4866/Y (INVX2MTR)                                     0.059      1.070 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.137 f
  U11639/Y (OAI211X2MTR)                                 0.109      1.246 r
  U8645/Y (NOR3X4MTR)                                    0.049      1.296 f
  U15658/Y (NOR2X1MTR)                                   0.050      1.346 r
  PIM_result_reg_196_/D (DFFRQX2MTR)                     0.000      1.346 r
  data arrival time                                                 1.346

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_196_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.346
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_324_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.076      0.947 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.012 f
  U4866/Y (INVX2MTR)                                     0.059      1.070 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.137 f
  U11639/Y (OAI211X2MTR)                                 0.109      1.246 r
  U8645/Y (NOR3X4MTR)                                    0.049      1.296 f
  U15623/Y (NOR2X1MTR)                                   0.050      1.346 r
  PIM_result_reg_324_/D (DFFRQX2MTR)                     0.000      1.346 r
  data arrival time                                                 1.346

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_324_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.346
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_452_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.076      0.947 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.012 f
  U4866/Y (INVX2MTR)                                     0.059      1.070 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.137 f
  U11639/Y (OAI211X2MTR)                                 0.109      1.246 r
  U8645/Y (NOR3X4MTR)                                    0.049      1.296 f
  U15588/Y (NOR2X1MTR)                                   0.050      1.346 r
  PIM_result_reg_452_/D (DFFRQX2MTR)                     0.000      1.346 r
  data arrival time                                                 1.346

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_452_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.346
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5874/Y (INVX3MTR)                                     0.032      1.208 f
  U8806/Y (NOR2X4MTR)                                    0.061      1.269 r
  U1539/Y (INVX3MTR)                                     0.036      1.305 f
  U10511/Y (NAND2X4MTR)                                  0.040      1.345 r
  U19442/Y (OAI22X2MTR)                                  0.047      1.392 f
  U0_BANK_TOP/vACC_0_reg_0__16_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_210_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U8160/Y (NOR2X8MTR)                                    0.073      0.963 r
  U16171/Y (CLKNAND2X4MTR)                               0.051      1.014 f
  U17396/Y (INVX4MTR)                                    0.045      1.059 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.134 f
  U3726/Y (INVX1MTR)                                     0.060      1.194 r
  U13565/Y (OAI2BB1X2MTR)                                0.098      1.292 r
  U2699/Y (NOR2X2MTR)                                    0.044      1.336 f
  U15652/Y (NOR2X1MTR)                                   0.054      1.390 r
  PIM_result_reg_210_/D (DFFRHQX2MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_210_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_82_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U8160/Y (NOR2X8MTR)                                    0.073      0.963 r
  U16171/Y (CLKNAND2X4MTR)                               0.051      1.014 f
  U17396/Y (INVX4MTR)                                    0.045      1.059 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.134 f
  U3726/Y (INVX1MTR)                                     0.060      1.194 r
  U13565/Y (OAI2BB1X2MTR)                                0.098      1.292 r
  U2699/Y (NOR2X2MTR)                                    0.044      1.336 f
  U11575/Y (NOR2X1MTR)                                   0.054      1.390 r
  PIM_result_reg_82_/D (DFFRHQX2MTR)                     0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_82_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_338_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U8160/Y (NOR2X8MTR)                                    0.073      0.963 r
  U16171/Y (CLKNAND2X4MTR)                               0.051      1.014 f
  U17396/Y (INVX4MTR)                                    0.045      1.059 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.134 f
  U3726/Y (INVX1MTR)                                     0.060      1.194 r
  U13565/Y (OAI2BB1X2MTR)                                0.098      1.292 r
  U2699/Y (NOR2X2MTR)                                    0.044      1.336 f
  U15618/Y (NOR2X1MTR)                                   0.054      1.390 r
  PIM_result_reg_338_/D (DFFRHQX2MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_338_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4331/Y (NAND2X3MTR)                                   0.060      1.234 r
  U4814/Y (NAND2X2MTR)                                   0.071      1.305 f
  U11413/Y (OAI22X1MTR)                                  0.076      1.382 r
  U0_BANK_TOP/vACC_3_reg_1__18_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5869/Y (CLKNAND2X8MTR)                                0.057      1.233 f
  U9326/Y (INVX2MTR)                                     0.056      1.289 r
  U2631/Y (NOR2X4MTR)                                    0.039      1.328 f
  U13092/Y (OAI22X2MTR)                                  0.054      1.382 r
  U0_BANK_TOP/vACC_3_reg_0__8_/D (DFFRHQX2MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 r
  U871/Y (NAND2BX2MTR)                                   0.107      0.238 r
  U7163/Y (INVX4MTR)                                     0.052      0.290 f
  U10142/Y (AOI22X2MTR)                                  0.092      0.381 r
  U11110/Y (CLKNAND2X2MTR)                               0.053      0.435 f
  U1882/Y (NOR2X2MTR)                                    0.071      0.506 r
  U1880/Y (NAND3X4MTR)                                   0.086      0.592 f
  U6163/Y (INVX2MTR)                                     0.077      0.669 r
  U6552/Y (NAND2X3MTR)                                   0.070      0.739 f
  U404/Y (OAI21X6MTR)                                    0.096      0.835 r
  U13532/Y (AOI21X6MTR)                                  0.065      0.900 f
  U1617/Y (OAI21X3MTR)                                   0.051      0.951 r
  U5892/Y (NAND2X2MTR)                                   0.055      1.006 f
  U6262/Y (CLKNAND2X2MTR)                                0.044      1.050 r
  U5256/Y (XNOR2X2MTR)                                   0.076      1.125 r
  U8672/Y (NAND2X3MTR)                                   0.059      1.185 f
  U9378/Y (NAND3X4MTR)                                   0.066      1.251 r
  U19205/Y (OAI2B2X2MTR)                                 0.109      1.360 r
  U0_BANK_TOP/vACC_0_reg_2__9_/D (DFFRHQX1MTR)           0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U7004/Y (BUFX10MTR)                                    0.111      0.381 f
  U7325/Y (INVX8MTR)                                     0.050      0.431 r
  U16723/Y (NAND2X4MTR)                                  0.040      0.471 f
  U6767/Y (AND2X8MTR)                                    0.068      0.539 f
  U1027/Y (NAND2X4MTR)                                   0.038      0.577 r
  U8346/Y (NAND2X4MTR)                                   0.041      0.619 f
  U5360/Y (CLKNAND2X2MTR)                                0.076      0.694 r
  U5353/Y (NOR2BX2MTR)                                   0.135      0.829 r
  U13177/Y (CLKNAND2X2MTR)                               0.069      0.898 f
  U5912/Y (NOR2X1MTR)                                    0.069      0.967 r
  U2175/Y (CLKNAND2X2MTR)                                0.065      1.032 f
  U9452/Y (CLKNAND2X4MTR)                                0.058      1.090 r
  U10335/Y (CLKNAND2X2MTR)                               0.043      1.133 f
  U4819/Y (NAND2BX2MTR)                                  0.105      1.239 f
  U1614/Y (OAI21X3MTR)                                   0.110      1.348 r
  U9291/Y (OAI22X2MTR)                                   0.062      1.410 f
  U0_BANK_TOP/vACC_1_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U4835/Y (INVX16MTR)                                    0.030      0.399 f
  U1260/Y (INVX8MTR)                                     0.028      0.427 r
  U10014/Y (CLKNAND2X4MTR)                               0.038      0.465 f
  U3765/Y (AOI21X4MTR)                                   0.074      0.539 r
  U1121/Y (NOR2X2MTR)                                    0.047      0.586 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.637 r
  U1018/Y (INVX4MTR)                                     0.034      0.671 f
  U8915/Y (NAND2X6MTR)                                   0.034      0.704 r
  U903/Y (INVX4MTR)                                      0.028      0.733 f
  U16153/Y (NOR2X4MTR)                                   0.053      0.786 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U7660/Y (NAND2X4MTR)                                   0.062      0.904 r
  U6650/Y (NAND2X8MTR)                                   0.054      0.957 f
  U7624/Y (INVX4MTR)                                     0.035      0.993 r
  U9521/Y (AND3X4MTR)                                    0.086      1.079 r
  U10138/Y (NOR2X4MTR)                                   0.031      1.110 f
  U10137/Y (OAI2B1X4MTR)                                 0.028      1.138 r
  U1530/Y (CLKNAND2X4MTR)                                0.046      1.184 f
  U5341/Y (NOR2X4MTR)                                    0.068      1.253 r
  U6713/Y (BUFX3MTR)                                     0.092      1.345 r
  U4939/Y (OAI2BB2X1MTR)                                 0.063      1.408 f
  U0_BANK_TOP/vACC_2_reg_6__9_/D (DFFRHQX4MTR)           0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U7919/Y (INVX14MTR)                                    0.038      0.366 f
  U7524/Y (INVX4MTR)                                     0.050      0.417 r
  U11165/Y (NAND2X2MTR)                                  0.053      0.470 f
  U16078/Y (NAND4X4MTR)                                  0.048      0.518 r
  U10967/Y (INVX3MTR)                                    0.035      0.554 f
  U10890/Y (NOR2X6MTR)                                   0.057      0.611 r
  U9856/Y (INVX2MTR)                                     0.034      0.645 f
  U7750/Y (CLKNAND2X2MTR)                                0.053      0.698 r
  U7311/Y (NAND2X2MTR)                                   0.065      0.763 f
  U5442/Y (NOR2X2MTR)                                    0.084      0.846 r
  U7965/Y (INVX1MTR)                                     0.050      0.896 f
  U10521/Y (NOR2X2MTR)                                   0.067      0.963 r
  U2884/Y (NOR2X3MTR)                                    0.043      1.006 f
  U6774/Y (OAI21X6MTR)                                   0.036      1.042 r
  U1782/Y (NAND2X4MTR)                                   0.068      1.109 f
  U13335/Y (NOR2X12MTR)                                  0.075      1.184 r
  U10011/Y (INVX12MTR)                                   0.044      1.228 f
  U2095/Y (CLKNAND2X8MTR)                                0.034      1.261 r
  U2094/Y (OAI211X8MTR)                                  0.058      1.319 f
  U11055/Y (OAI22X1MTR)                                  0.063      1.382 r
  U0_BANK_TOP/vACC_0_reg_7__16_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U10131/Y (BUFX8MTR)                                    0.078      0.204 r
  U9255/Y (NOR2X2MTR)                                    0.037      0.241 f
  U12810/Y (INVX4MTR)                                    0.034      0.275 r
  U1241/Y (INVX2MTR)                                     0.036      0.311 f
  U921/Y (NAND2X1MTR)                                    0.036      0.348 r
  U16051/Y (OAI21X2MTR)                                  0.054      0.402 f
  U817/Y (NOR3BX4MTR)                                    0.102      0.504 r
  U7857/Y (NAND2X4MTR)                                   0.098      0.602 f
  U3959/Y (NOR2X4MTR)                                    0.103      0.705 r
  U2118/Y (OAI21X3MTR)                                   0.089      0.794 f
  U10104/Y (AOI21X4MTR)                                  0.106      0.900 r
  U2856/Y (NAND2X6MTR)                                   0.069      0.969 f
  U7112/Y (NAND2X4MTR)                                   0.048      1.017 r
  U1354/Y (NAND2X8MTR)                                   0.051      1.068 f
  U1462/Y (CLKNAND2X12MTR)                               0.045      1.113 r
  U144/Y (BUFX8MTR)                                      0.085      1.197 r
  U13879/Y (CLKNAND2X4MTR)                               0.063      1.261 f
  U1477/Y (OAI22X1MTR)                                   0.069      1.330 r
  U0_BANK_TOP/vACC_2_reg_6__10_/D (DFFRQX4MTR)           0.000      1.330 r
  data arrival time                                                 1.330

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__10_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.330
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 r
  U871/Y (NAND2BX2MTR)                                   0.107      0.238 r
  U7163/Y (INVX4MTR)                                     0.052      0.290 f
  U10142/Y (AOI22X2MTR)                                  0.092      0.381 r
  U11110/Y (CLKNAND2X2MTR)                               0.053      0.435 f
  U1882/Y (NOR2X2MTR)                                    0.071      0.506 r
  U1880/Y (NAND3X4MTR)                                   0.086      0.592 f
  U6163/Y (INVX2MTR)                                     0.077      0.669 r
  U6552/Y (NAND2X3MTR)                                   0.070      0.739 f
  U404/Y (OAI21X6MTR)                                    0.096      0.835 r
  U13532/Y (AOI21X6MTR)                                  0.065      0.900 f
  U1617/Y (OAI21X3MTR)                                   0.051      0.951 r
  U5892/Y (NAND2X2MTR)                                   0.055      1.006 f
  U6262/Y (CLKNAND2X2MTR)                                0.044      1.050 r
  U5256/Y (XNOR2X2MTR)                                   0.076      1.125 r
  U8672/Y (NAND2X3MTR)                                   0.059      1.185 f
  U9378/Y (NAND3X4MTR)                                   0.066      1.251 r
  U19203/Y (OAI2B2X2MTR)                                 0.109      1.360 r
  U0_BANK_TOP/vACC_1_reg_2__9_/D (DFFRHQX1MTR)           0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U1866/Y (CLKNAND2X4MTR)                                0.041      1.032 r
  U10311/Y (NAND2X2MTR)                                  0.047      1.079 f
  U10310/Y (AOI22X4MTR)                                  0.068      1.146 r
  U6457/Y (OAI2B1X4MTR)                                  0.059      1.205 f
  U8615/Y (NOR2X1MTR)                                    0.061      1.267 r
  U4615/Y (INVX2MTR)                                     0.041      1.308 f
  U4616/Y (INVX4MTR)                                     0.037      1.345 r
  U6597/Y (OAI22X1MTR)                                   0.058      1.403 f
  U0_BANK_TOP/vACC_3_reg_7__12_/D (DFFRHQX4MTR)          0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U1866/Y (CLKNAND2X4MTR)                                0.041      1.032 r
  U10311/Y (NAND2X2MTR)                                  0.047      1.079 f
  U10310/Y (AOI22X4MTR)                                  0.068      1.146 r
  U6457/Y (OAI2B1X4MTR)                                  0.059      1.205 f
  U8615/Y (NOR2X1MTR)                                    0.061      1.267 r
  U4615/Y (INVX2MTR)                                     0.041      1.308 f
  U4616/Y (INVX4MTR)                                     0.037      1.345 r
  U6577/Y (OAI22X1MTR)                                   0.058      1.403 f
  U0_BANK_TOP/vACC_0_reg_7__12_/D (DFFRHQX4MTR)          0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U7919/Y (INVX14MTR)                                    0.038      0.366 f
  U7524/Y (INVX4MTR)                                     0.050      0.417 r
  U11165/Y (NAND2X2MTR)                                  0.053      0.470 f
  U16078/Y (NAND4X4MTR)                                  0.048      0.518 r
  U10967/Y (INVX3MTR)                                    0.035      0.554 f
  U10890/Y (NOR2X6MTR)                                   0.057      0.611 r
  U9856/Y (INVX2MTR)                                     0.034      0.645 f
  U7750/Y (CLKNAND2X2MTR)                                0.053      0.698 r
  U7311/Y (NAND2X2MTR)                                   0.065      0.763 f
  U5442/Y (NOR2X2MTR)                                    0.084      0.846 r
  U7965/Y (INVX1MTR)                                     0.050      0.896 f
  U10521/Y (NOR2X2MTR)                                   0.067      0.963 r
  U2884/Y (NOR2X3MTR)                                    0.043      1.006 f
  U6774/Y (OAI21X6MTR)                                   0.036      1.042 r
  U1782/Y (NAND2X4MTR)                                   0.068      1.109 f
  U13335/Y (NOR2X12MTR)                                  0.075      1.184 r
  U10011/Y (INVX12MTR)                                   0.044      1.228 f
  U2095/Y (CLKNAND2X8MTR)                                0.034      1.261 r
  U2094/Y (OAI211X8MTR)                                  0.058      1.319 f
  U6353/Y (OAI22X1MTR)                                   0.063      1.382 r
  U0_BANK_TOP/vACC_2_reg_7__16_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_152_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U8442/Y (INVX6MTR)                                     0.031      0.458 f
  U10919/Y (CLKNAND2X2MTR)                               0.030      0.488 r
  U9019/Y (OAI211X2MTR)                                  0.080      0.568 f
  U10808/Y (AOI21X4MTR)                                  0.106      0.674 r
  U9811/Y (INVX4MTR)                                     0.058      0.732 f
  U417/Y (NOR2X2MTR)                                     0.095      0.827 r
  U8230/Y (CLKNAND2X2MTR)                                0.079      0.906 f
  U9581/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8730/Y (AOI21X1MTR)                                   0.116      1.112 f
  U15164/Y (AND4X2MTR)                                   0.178      1.290 f
  U15668/Y (NOR2X1MTR)                                   0.051      1.341 r
  PIM_result_reg_152_/D (DFFRQX1MTR)                     0.000      1.341 r
  data arrival time                                                 1.341

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_152_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.170      1.345
  data required time                                                1.345
  --------------------------------------------------------------------------
  data required time                                                1.345
  data arrival time                                                -1.341
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U7919/Y (INVX14MTR)                                    0.038      0.366 f
  U7524/Y (INVX4MTR)                                     0.050      0.417 r
  U11165/Y (NAND2X2MTR)                                  0.053      0.470 f
  U16078/Y (NAND4X4MTR)                                  0.048      0.518 r
  U10967/Y (INVX3MTR)                                    0.035      0.554 f
  U10890/Y (NOR2X6MTR)                                   0.057      0.611 r
  U9856/Y (INVX2MTR)                                     0.034      0.645 f
  U7750/Y (CLKNAND2X2MTR)                                0.053      0.698 r
  U7311/Y (NAND2X2MTR)                                   0.065      0.763 f
  U5442/Y (NOR2X2MTR)                                    0.084      0.846 r
  U7965/Y (INVX1MTR)                                     0.050      0.896 f
  U10521/Y (NOR2X2MTR)                                   0.067      0.963 r
  U2884/Y (NOR2X3MTR)                                    0.043      1.006 f
  U6774/Y (OAI21X6MTR)                                   0.036      1.042 r
  U1782/Y (NAND2X4MTR)                                   0.068      1.109 f
  U13335/Y (NOR2X12MTR)                                  0.075      1.184 r
  U10011/Y (INVX12MTR)                                   0.044      1.228 f
  U2095/Y (CLKNAND2X8MTR)                                0.034      1.261 r
  U2094/Y (OAI211X8MTR)                                  0.058      1.319 f
  U11062/Y (OAI22X1MTR)                                  0.063      1.382 r
  U0_BANK_TOP/vACC_3_reg_7__16_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_466_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U8160/Y (NOR2X8MTR)                                    0.073      0.963 r
  U16171/Y (CLKNAND2X4MTR)                               0.051      1.014 f
  U17396/Y (INVX4MTR)                                    0.045      1.059 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.134 f
  U3726/Y (INVX1MTR)                                     0.060      1.194 r
  U13565/Y (OAI2BB1X2MTR)                                0.098      1.292 r
  U2699/Y (NOR2X2MTR)                                    0.044      1.336 f
  U15582/Y (NOR2X1MTR)                                   0.054      1.390 r
  PIM_result_reg_466_/D (DFFRHQX2MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_466_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U10027/Y (INVX4MTR)                                    0.028      0.504 f
  U16888/Y (INVX4MTR)                                    0.031      0.535 r
  U9180/Y (NAND2X2MTR)                                   0.037      0.571 f
  U1413/Y (NAND3X2MTR)                                   0.050      0.622 r
  U633/Y (NAND2X4MTR)                                    0.089      0.711 f
  U3935/Y (NOR2X4MTR)                                    0.080      0.791 r
  U6010/Y (OAI2B11X1MTR)                                 0.107      0.898 f
  U5980/Y (AOI21X1MTR)                                   0.079      0.977 r
  U8083/Y (OAI2B1X1MTR)                                  0.075      1.053 f
  U1483/Y (INVX1MTR)                                     0.053      1.106 r
  U220/Y (CLKNAND2X4MTR)                                 0.054      1.160 f
  U4260/Y (NAND3X2MTR)                                   0.061      1.221 r
  U10275/Y (OAI2B1X4MTR)                                 0.067      1.288 f
  U13264/Y (NOR2X1MTR)                                   0.052      1.340 r
  U0_BANK_TOP/detect_pos_edge_reg_2_/D (DFFRQX4MTR)      0.000      1.340 r
  data arrival time                                                 1.340

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_2_/CK (DFFRQX4MTR)     0.000      1.515 r
  library setup time                                    -0.171      1.344
  data required time                                                1.344
  --------------------------------------------------------------------------
  data required time                                                1.344
  data arrival time                                                -1.340
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_252_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16980/Y (NAND2X2MTR)                                  0.042      0.511 r
  U15961/Y (NAND4X4MTR)                                  0.088      0.599 f
  U16982/Y (INVX2MTR)                                    0.083      0.682 r
  U17209/Y (AND2X4MTR)                                   0.112      0.794 r
  U4396/Y (AND2X2MTR)                                    0.098      0.892 r
  U2331/Y (NAND2X2MTR)                                   0.087      0.979 f
  U17726/Y (NAND3X2MTR)                                  0.062      1.042 r
  U10983/Y (OAI21BX4MTR)                                 0.078      1.120 r
  U10980/Y (NOR2X3MTR)                                   0.038      1.158 f
  U2721/Y (INVX2MTR)                                     0.044      1.202 r
  U8692/Y (OAI2BB1X2MTR)                                 0.095      1.297 r
  U4249/Y (NOR2X2MTR)                                    0.042      1.339 f
  U6354/Y (NOR2X1MTR)                                    0.054      1.392 r
  PIM_result_reg_252_/D (DFFRHQX4MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_252_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_124_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16980/Y (NAND2X2MTR)                                  0.042      0.511 r
  U15961/Y (NAND4X4MTR)                                  0.088      0.599 f
  U16982/Y (INVX2MTR)                                    0.083      0.682 r
  U17209/Y (AND2X4MTR)                                   0.112      0.794 r
  U4396/Y (AND2X2MTR)                                    0.098      0.892 r
  U2331/Y (NAND2X2MTR)                                   0.087      0.979 f
  U17726/Y (NAND3X2MTR)                                  0.062      1.042 r
  U10983/Y (OAI21BX4MTR)                                 0.078      1.120 r
  U10980/Y (NOR2X3MTR)                                   0.038      1.158 f
  U2721/Y (INVX2MTR)                                     0.044      1.202 r
  U8692/Y (OAI2BB1X2MTR)                                 0.095      1.297 r
  U4249/Y (NOR2X2MTR)                                    0.042      1.339 f
  U15459/Y (NOR2X1MTR)                                   0.054      1.392 r
  PIM_result_reg_124_/D (DFFRHQX4MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_124_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U1342/Y (NAND2X4MTR)                                   0.045      1.054 r
  U6261/Y (NAND3X4MTR)                                   0.046      1.100 f
  U1344/Y (OAI211X2MTR)                                  0.051      1.151 r
  U1350/Y (NAND3X4MTR)                                   0.106      1.257 f
  U16096/Y (AOI21X8MTR)                                  0.099      1.356 r
  U13024/Y (OAI22X2MTR)                                  0.053      1.409 f
  U0_BANK_TOP/vACC_0_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_419_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.300 f
  U13544/Y (INVX4MTR)                                    0.061      0.361 r
  U6244/Y (INVX2MTR)                                     0.071      0.432 f
  U17036/Y (NAND2X2MTR)                                  0.060      0.492 r
  U10814/Y (NAND4X4MTR)                                  0.117      0.609 f
  U12115/Y (NAND2BX4MTR)                                 0.116      0.724 f
  U9727/Y (NOR2X4MTR)                                    0.063      0.788 r
  U11128/Y (AND2X8MTR)                                   0.096      0.883 r
  U410/Y (NAND2X4MTR)                                    0.051      0.934 f
  U3788/Y (INVX4MTR)                                     0.044      0.978 r
  U2845/Y (NAND2X4MTR)                                   0.047      1.025 f
  U3735/Y (OAI21X2MTR)                                   0.055      1.079 r
  U4282/Y (NAND2X2MTR)                                   0.078      1.158 f
  U3706/Y (OAI211X2MTR)                                  0.100      1.258 r
  U108/Y (AOI211X2MTR)                                   0.065      1.323 f
  U6363/Y (NOR2X1MTR)                                    0.067      1.390 r
  PIM_result_reg_419_/D (DFFRHQX4MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_419_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_291_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.300 f
  U13544/Y (INVX4MTR)                                    0.061      0.361 r
  U6244/Y (INVX2MTR)                                     0.071      0.432 f
  U17036/Y (NAND2X2MTR)                                  0.060      0.492 r
  U10814/Y (NAND4X4MTR)                                  0.117      0.609 f
  U12115/Y (NAND2BX4MTR)                                 0.116      0.724 f
  U9727/Y (NOR2X4MTR)                                    0.063      0.788 r
  U11128/Y (AND2X8MTR)                                   0.096      0.883 r
  U410/Y (NAND2X4MTR)                                    0.051      0.934 f
  U3788/Y (INVX4MTR)                                     0.044      0.978 r
  U2845/Y (NAND2X4MTR)                                   0.047      1.025 f
  U3735/Y (OAI21X2MTR)                                   0.055      1.079 r
  U4282/Y (NAND2X2MTR)                                   0.078      1.158 f
  U3706/Y (OAI211X2MTR)                                  0.100      1.258 r
  U108/Y (AOI211X2MTR)                                   0.065      1.323 f
  U4820/Y (NOR2X1MTR)                                    0.067      1.390 r
  PIM_result_reg_291_/D (DFFRHQX4MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_291_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_163_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.300 f
  U13544/Y (INVX4MTR)                                    0.061      0.361 r
  U6244/Y (INVX2MTR)                                     0.071      0.432 f
  U17036/Y (NAND2X2MTR)                                  0.060      0.492 r
  U10814/Y (NAND4X4MTR)                                  0.117      0.609 f
  U12115/Y (NAND2BX4MTR)                                 0.116      0.724 f
  U9727/Y (NOR2X4MTR)                                    0.063      0.788 r
  U11128/Y (AND2X8MTR)                                   0.096      0.883 r
  U410/Y (NAND2X4MTR)                                    0.051      0.934 f
  U3788/Y (INVX4MTR)                                     0.044      0.978 r
  U2845/Y (NAND2X4MTR)                                   0.047      1.025 f
  U3735/Y (OAI21X2MTR)                                   0.055      1.079 r
  U4282/Y (NAND2X2MTR)                                   0.078      1.158 f
  U3706/Y (OAI211X2MTR)                                  0.100      1.258 r
  U108/Y (AOI211X2MTR)                                   0.065      1.323 f
  U11565/Y (NOR2X1MTR)                                   0.067      1.390 r
  PIM_result_reg_163_/D (DFFRHQX4MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_163_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_35_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.300 f
  U13544/Y (INVX4MTR)                                    0.061      0.361 r
  U6244/Y (INVX2MTR)                                     0.071      0.432 f
  U17036/Y (NAND2X2MTR)                                  0.060      0.492 r
  U10814/Y (NAND4X4MTR)                                  0.117      0.609 f
  U12115/Y (NAND2BX4MTR)                                 0.116      0.724 f
  U9727/Y (NOR2X4MTR)                                    0.063      0.788 r
  U11128/Y (AND2X8MTR)                                   0.096      0.883 r
  U410/Y (NAND2X4MTR)                                    0.051      0.934 f
  U3788/Y (INVX4MTR)                                     0.044      0.978 r
  U2845/Y (NAND2X4MTR)                                   0.047      1.025 f
  U3735/Y (OAI21X2MTR)                                   0.055      1.079 r
  U4282/Y (NAND2X2MTR)                                   0.078      1.158 f
  U3706/Y (OAI211X2MTR)                                  0.100      1.258 r
  U108/Y (AOI211X2MTR)                                   0.065      1.323 f
  U2701/Y (NOR2X1MTR)                                    0.067      1.390 r
  PIM_result_reg_35_/D (DFFRHQX4MTR)                     0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_35_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U10235/Y (NOR2X2MTR)                                   0.077      0.456 r
  U2201/Y (NOR2X3MTR)                                    0.043      0.499 f
  U1486/Y (NAND3X4MTR)                                   0.042      0.542 r
  U7802/Y (AND2X8MTR)                                    0.092      0.633 r
  U9855/Y (INVX2MTR)                                     0.027      0.661 f
  U9795/Y (NAND2BX4MTR)                                  0.082      0.743 f
  U7827/Y (INVX1MTR)                                     0.036      0.779 r
  U5462/Y (OAI21X1MTR)                                   0.088      0.867 f
  U16062/Y (NAND2X1MTR)                                  0.063      0.930 r
  U16053/Y (NAND2X2MTR)                                  0.045      0.975 f
  U13000/Y (AOI2B1X2MTR)                                 0.080      1.055 r
  U11675/Y (OAI2BB1X4MTR)                                0.062      1.117 f
  U233/Y (NAND3X6MTR)                                    0.062      1.179 r
  U10260/Y (NAND2X2MTR)                                  0.057      1.236 f
  U1315/Y (CLKNAND2X4MTR)                                0.041      1.277 r
  U8618/Y (INVX4MTR)                                     0.040      1.318 f
  U71/Y (NOR4X2MTR)                                      0.065      1.383 r
  U0_BANK_TOP/detect_pos_edge_reg_4_/D (DFFRHQX4MTR)     0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_4_/CK (DFFRHQX4MTR)    0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4331/Y (NAND2X3MTR)                                   0.060      1.234 r
  U4814/Y (NAND2X2MTR)                                   0.071      1.305 f
  U11415/Y (OAI22X2MTR)                                  0.076      1.382 r
  U0_BANK_TOP/vACC_0_reg_1__18_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_499_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1690/Y (INVX2MTR)                                     0.033      0.454 f
  U12612/Y (CLKNAND2X2MTR)                               0.040      0.494 r
  U15915/Y (NAND4X4MTR)                                  0.125      0.619 f
  U3175/Y (INVX2MTR)                                     0.089      0.708 r
  U3123/Y (NAND2X2MTR)                                   0.065      0.774 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.847 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.941 f
  U5415/Y (NOR2X2MTR)                                    0.099      1.040 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.105 f
  U2824/Y (INVX2MTR)                                     0.057      1.162 r
  U9531/Y (CLKNAND2X2MTR)                                0.043      1.205 f
  U11698/Y (AND4X2MTR)                                   0.127      1.333 f
  U15238/Y (NOR2X1MTR)                                   0.057      1.389 r
  PIM_result_reg_499_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_499_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_371_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1690/Y (INVX2MTR)                                     0.033      0.454 f
  U12612/Y (CLKNAND2X2MTR)                               0.040      0.494 r
  U15915/Y (NAND4X4MTR)                                  0.125      0.619 f
  U3175/Y (INVX2MTR)                                     0.089      0.708 r
  U3123/Y (NAND2X2MTR)                                   0.065      0.774 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.847 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.941 f
  U5415/Y (NOR2X2MTR)                                    0.099      1.040 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.105 f
  U2824/Y (INVX2MTR)                                     0.057      1.162 r
  U9531/Y (CLKNAND2X2MTR)                                0.043      1.205 f
  U11698/Y (AND4X2MTR)                                   0.127      1.333 f
  U15239/Y (NOR2X1MTR)                                   0.057      1.389 r
  PIM_result_reg_371_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_371_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_243_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1690/Y (INVX2MTR)                                     0.033      0.454 f
  U12612/Y (CLKNAND2X2MTR)                               0.040      0.494 r
  U15915/Y (NAND4X4MTR)                                  0.125      0.619 f
  U3175/Y (INVX2MTR)                                     0.089      0.708 r
  U3123/Y (NAND2X2MTR)                                   0.065      0.774 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.847 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.941 f
  U5415/Y (NOR2X2MTR)                                    0.099      1.040 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.105 f
  U2824/Y (INVX2MTR)                                     0.057      1.162 r
  U9531/Y (CLKNAND2X2MTR)                                0.043      1.205 f
  U11698/Y (AND4X2MTR)                                   0.127      1.333 f
  U15240/Y (NOR2X1MTR)                                   0.057      1.389 r
  PIM_result_reg_243_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_243_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_115_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1690/Y (INVX2MTR)                                     0.033      0.454 f
  U12612/Y (CLKNAND2X2MTR)                               0.040      0.494 r
  U15915/Y (NAND4X4MTR)                                  0.125      0.619 f
  U3175/Y (INVX2MTR)                                     0.089      0.708 r
  U3123/Y (NAND2X2MTR)                                   0.065      0.774 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.847 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.941 f
  U5415/Y (NOR2X2MTR)                                    0.099      1.040 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.105 f
  U2824/Y (INVX2MTR)                                     0.057      1.162 r
  U9531/Y (CLKNAND2X2MTR)                                0.043      1.205 f
  U11698/Y (AND4X2MTR)                                   0.127      1.333 f
  U15241/Y (NOR2X1MTR)                                   0.057      1.389 r
  PIM_result_reg_115_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_115_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U13310/Y (OAI2BB1X4MTR)                                0.082      0.558 r
  U1011/Y (AOI21X4MTR)                                   0.056      0.613 f
  U2425/Y (CLKNAND2X4MTR)                                0.044      0.657 r
  U3230/Y (NAND2X4MTR)                                   0.047      0.705 f
  U2380/Y (OAI21X6MTR)                                   0.083      0.788 r
  U4447/Y (NAND2X4MTR)                                   0.050      0.839 f
  U10212/Y (NAND2X6MTR)                                  0.053      0.892 r
  U2037/Y (NAND2X8MTR)                                   0.046      0.938 f
  U6670/Y (CLKNAND2X8MTR)                                0.047      0.986 r
  U8092/Y (OAI2BB1X2MTR)                                 0.102      1.088 r
  U1407/Y (XNOR2X2MTR)                                   0.076      1.164 r
  U180/Y (NAND2X4MTR)                                    0.062      1.226 f
  U10313/Y (NAND3X2MTR)                                  0.061      1.287 r
  U7214/Y (INVX3MTR)                                     0.040      1.327 f
  U7211/Y (OAI22X2MTR)                                   0.053      1.380 r
  U0_BANK_TOP/vACC_1_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U7036/Y (INVX24MTR)                                    0.039      0.308 f
  U1231/Y (INVX14MTR)                                    0.039      0.347 r
  U6251/Y (OR2X2MTR)                                     0.074      0.420 r
  U11036/Y (CLKNAND2X2MTR)                               0.058      0.478 f
  U9652/Y (OAI21X6MTR)                                   0.084      0.562 r
  U2463/Y (NAND2X4MTR)                                   0.070      0.632 f
  U8812/Y (NOR2X4MTR)                                    0.066      0.697 r
  U1258/Y (OAI21X2MTR)                                   0.058      0.756 f
  U9713/Y (INVX2MTR)                                     0.041      0.797 r
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.839 f
  U16275/Y (NAND2X4MTR)                                  0.042      0.882 r
  U2133/Y (NAND2X8MTR)                                   0.054      0.935 f
  U1765/Y (AOI21X4MTR)                                   0.084      1.019 r
  U1522/Y (XNOR2X2MTR)                                   0.087      1.106 r
  U1523/Y (OAI22X4MTR)                                   0.080      1.186 f
  U10282/Y (NOR2X4MTR)                                   0.084      1.271 r
  U15935/Y (BUFX6MTR)                                    0.084      1.354 r
  U10209/Y (OAI22X2MTR)                                  0.041      1.396 f
  U0_BANK_TOP/vACC_0_reg_1__11_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_380_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16980/Y (NAND2X2MTR)                                  0.042      0.511 r
  U15961/Y (NAND4X4MTR)                                  0.088      0.599 f
  U16982/Y (INVX2MTR)                                    0.083      0.682 r
  U17209/Y (AND2X4MTR)                                   0.112      0.794 r
  U4396/Y (AND2X2MTR)                                    0.098      0.892 r
  U2331/Y (NAND2X2MTR)                                   0.087      0.979 f
  U17726/Y (NAND3X2MTR)                                  0.062      1.042 r
  U10983/Y (OAI21BX4MTR)                                 0.078      1.120 r
  U10980/Y (NOR2X3MTR)                                   0.038      1.158 f
  U2721/Y (INVX2MTR)                                     0.044      1.202 r
  U8692/Y (OAI2BB1X2MTR)                                 0.095      1.297 r
  U4249/Y (NOR2X2MTR)                                    0.042      1.339 f
  U6355/Y (NOR2X1MTR)                                    0.054      1.392 r
  PIM_result_reg_380_/D (DFFRHQX4MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_380_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_508_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16980/Y (NAND2X2MTR)                                  0.042      0.511 r
  U15961/Y (NAND4X4MTR)                                  0.088      0.599 f
  U16982/Y (INVX2MTR)                                    0.083      0.682 r
  U17209/Y (AND2X4MTR)                                   0.112      0.794 r
  U4396/Y (AND2X2MTR)                                    0.098      0.892 r
  U2331/Y (NAND2X2MTR)                                   0.087      0.979 f
  U17726/Y (NAND3X2MTR)                                  0.062      1.042 r
  U10983/Y (OAI21BX4MTR)                                 0.078      1.120 r
  U10980/Y (NOR2X3MTR)                                   0.038      1.158 f
  U2721/Y (INVX2MTR)                                     0.044      1.202 r
  U8692/Y (OAI2BB1X2MTR)                                 0.095      1.297 r
  U4249/Y (NOR2X2MTR)                                    0.042      1.339 f
  U15458/Y (NOR2X1MTR)                                   0.054      1.392 r
  PIM_result_reg_508_/D (DFFRHQX4MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_508_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U5863/Y (BUFX8MTR)                                     0.075      1.084 f
  U6036/Y (CLKNAND2X2MTR)                                0.029      1.113 r
  U6387/Y (OAI211X2MTR)                                  0.082      1.195 f
  U7298/Y (CLKNAND2X2MTR)                                0.064      1.260 r
  U1825/Y (OAI22X4MTR)                                   0.059      1.319 f
  U12992/Y (OAI22X2MTR)                                  0.064      1.383 r
  U0_BANK_TOP/vACC_1_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U5863/Y (BUFX8MTR)                                     0.075      1.084 f
  U6036/Y (CLKNAND2X2MTR)                                0.029      1.113 r
  U6387/Y (OAI211X2MTR)                                  0.082      1.195 f
  U7298/Y (CLKNAND2X2MTR)                                0.064      1.260 r
  U1825/Y (OAI22X4MTR)                                   0.059      1.319 f
  U17429/Y (OAI22X2MTR)                                  0.064      1.383 r
  U0_BANK_TOP/vACC_0_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U10131/Y (BUFX8MTR)                                    0.078      0.204 r
  U9255/Y (NOR2X2MTR)                                    0.037      0.241 f
  U12810/Y (INVX4MTR)                                    0.034      0.275 r
  U1241/Y (INVX2MTR)                                     0.036      0.311 f
  U921/Y (NAND2X1MTR)                                    0.036      0.348 r
  U16051/Y (OAI21X2MTR)                                  0.054      0.402 f
  U817/Y (NOR3BX4MTR)                                    0.102      0.504 r
  U7857/Y (NAND2X4MTR)                                   0.098      0.602 f
  U3959/Y (NOR2X4MTR)                                    0.103      0.705 r
  U2118/Y (OAI21X3MTR)                                   0.089      0.794 f
  U10104/Y (AOI21X4MTR)                                  0.106      0.900 r
  U2856/Y (NAND2X6MTR)                                   0.069      0.969 f
  U7112/Y (NAND2X4MTR)                                   0.048      1.017 r
  U1354/Y (NAND2X8MTR)                                   0.051      1.068 f
  U1462/Y (CLKNAND2X12MTR)                               0.045      1.113 r
  U144/Y (BUFX8MTR)                                      0.085      1.197 r
  U5362/Y (CLKNAND2X2MTR)                                0.096      1.294 f
  U17388/Y (OAI22X2MTR)                                  0.089      1.383 r
  U0_BANK_TOP/vACC_1_reg_6__11_/D (DFFRHQX4MTR)          0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U13100/Y (NAND2X12MTR)                                 0.061      1.105 r
  U8038/Y (INVX10MTR)                                    0.047      1.151 f
  U163/Y (NOR2BX4MTR)                                    0.070      1.222 r
  U9785/Y (NOR2X1MTR)                                    0.043      1.264 f
  U10474/Y (OAI2B1X1MTR)                                 0.128      1.393 f
  U0_BANK_TOP/vACC_2_reg_1__2_/D (DFFRHQX2MTR)           0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__2_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U10027/Y (INVX4MTR)                                    0.028      0.504 f
  U16888/Y (INVX4MTR)                                    0.031      0.535 r
  U9180/Y (NAND2X2MTR)                                   0.037      0.571 f
  U1413/Y (NAND3X2MTR)                                   0.050      0.622 r
  U633/Y (NAND2X4MTR)                                    0.089      0.711 f
  U3935/Y (NOR2X4MTR)                                    0.080      0.791 r
  U6010/Y (OAI2B11X1MTR)                                 0.107      0.898 f
  U5980/Y (AOI21X1MTR)                                   0.079      0.977 r
  U8083/Y (OAI2B1X1MTR)                                  0.075      1.053 f
  U1483/Y (INVX1MTR)                                     0.053      1.106 r
  U220/Y (CLKNAND2X4MTR)                                 0.054      1.160 f
  U4260/Y (NAND3X2MTR)                                   0.061      1.221 r
  U4252/Y (NAND2X1MTR)                                   0.064      1.285 f
  U10238/Y (OAI211X1MTR)                                 0.045      1.330 r
  U0_BANK_TOP/vACC_3_reg_2__21_/D (DFFRQX4MTR)           0.000      1.330 r
  data arrival time                                                 1.330

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__21_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.330
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U7004/Y (BUFX10MTR)                                    0.111      0.381 f
  U7325/Y (INVX8MTR)                                     0.050      0.431 r
  U16723/Y (NAND2X4MTR)                                  0.040      0.471 f
  U6767/Y (AND2X8MTR)                                    0.068      0.539 f
  U1027/Y (NAND2X4MTR)                                   0.038      0.577 r
  U8346/Y (NAND2X4MTR)                                   0.041      0.619 f
  U5360/Y (CLKNAND2X2MTR)                                0.076      0.694 r
  U5353/Y (NOR2BX2MTR)                                   0.135      0.829 r
  U13177/Y (CLKNAND2X2MTR)                               0.069      0.898 f
  U5912/Y (NOR2X1MTR)                                    0.069      0.967 r
  U2175/Y (CLKNAND2X2MTR)                                0.065      1.032 f
  U9452/Y (CLKNAND2X4MTR)                                0.058      1.090 r
  U10335/Y (CLKNAND2X2MTR)                               0.043      1.133 f
  U4819/Y (NAND2BX2MTR)                                  0.105      1.239 f
  U1614/Y (OAI21X3MTR)                                   0.110      1.348 r
  U9298/Y (OAI22X2MTR)                                   0.062      1.410 f
  U0_BANK_TOP/vACC_2_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U5863/Y (BUFX8MTR)                                     0.075      1.084 f
  U6036/Y (CLKNAND2X2MTR)                                0.029      1.113 r
  U6387/Y (OAI211X2MTR)                                  0.082      1.195 f
  U7298/Y (CLKNAND2X2MTR)                                0.064      1.260 r
  U1825/Y (OAI22X4MTR)                                   0.059      1.319 f
  U1824/Y (OAI22X2MTR)                                   0.064      1.383 r
  U0_BANK_TOP/vACC_3_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 r
  U12892/Y (INVX2MTR)                                    0.043      0.204 f
  U10156/Y (NOR2X4MTR)                                   0.085      0.290 r
  U1118/Y (BUFX2MTR)                                     0.110      0.400 r
  U7862/Y (AOI21X1MTR)                                   0.077      0.477 f
  U6237/Y (NAND2X2MTR)                                   0.075      0.552 r
  U3382/Y (INVX1MTR)                                     0.048      0.600 f
  U9006/Y (NAND2X2MTR)                                   0.053      0.653 r
  U8259/Y (INVX2MTR)                                     0.050      0.703 f
  U13431/Y (AOI21X4MTR)                                  0.090      0.792 r
  U1554/Y (OAI21X6MTR)                                   0.063      0.855 f
  U3804/Y (INVX4MTR)                                     0.037      0.892 r
  U1335/Y (NOR2X2MTR)                                    0.026      0.918 f
  U8752/Y (NOR2X2MTR)                                    0.066      0.984 r
  U2794/Y (NOR2X2MTR)                                    0.037      1.021 f
  U8075/Y (AOI21X1MTR)                                   0.058      1.079 r
  U9079/Y (OAI2BB1X2MTR)                                 0.052      1.131 f
  U4515/Y (AOI21X2MTR)                                   0.074      1.205 r
  U4507/Y (AND2X2MTR)                                    0.129      1.334 r
  U2632/Y (OAI22X1MTR)                                   0.069      1.403 f
  U0_BANK_TOP/vACC_3_reg_1__14_/D (DFFRHQX4MTR)          0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U7004/Y (BUFX10MTR)                                    0.111      0.381 f
  U7325/Y (INVX8MTR)                                     0.050      0.431 r
  U16723/Y (NAND2X4MTR)                                  0.040      0.471 f
  U6767/Y (AND2X8MTR)                                    0.068      0.539 f
  U1027/Y (NAND2X4MTR)                                   0.038      0.577 r
  U8346/Y (NAND2X4MTR)                                   0.041      0.619 f
  U5360/Y (CLKNAND2X2MTR)                                0.076      0.694 r
  U5353/Y (NOR2BX2MTR)                                   0.135      0.829 r
  U13177/Y (CLKNAND2X2MTR)                               0.069      0.898 f
  U5912/Y (NOR2X1MTR)                                    0.069      0.967 r
  U2175/Y (CLKNAND2X2MTR)                                0.065      1.032 f
  U9452/Y (CLKNAND2X4MTR)                                0.058      1.090 r
  U2728/Y (AND2X2MTR)                                    0.105      1.195 r
  U6667/Y (NAND3X3MTR)                                   0.070      1.264 f
  U10259/Y (NAND3X4MTR)                                  0.057      1.321 r
  U6920/Y (OAI22X1MTR)                                   0.065      1.386 f
  U0_BANK_TOP/vACC_3_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8534/Y (BUFX24MTR)                                    0.077      0.400 f
  U1193/Y (INVX10MTR)                                    0.042      0.442 r
  U4661/Y (AOI21X4MTR)                                   0.048      0.490 f
  U4653/Y (NAND3X3MTR)                                   0.044      0.534 r
  U2003/Y (NAND2BX4MTR)                                  0.051      0.585 f
  U2002/Y (INVX4MTR)                                     0.042      0.627 r
  U690/Y (NAND2X2MTR)                                    0.072      0.699 f
  U13161/Y (OAI21X6MTR)                                  0.089      0.788 r
  U8682/Y (AOI21X6MTR)                                   0.063      0.851 f
  U397/Y (OA21X4MTR)                                     0.153      1.004 f
  U1763/Y (NAND2X6MTR)                                   0.046      1.050 r
  U254/Y (NAND2X2MTR)                                    0.069      1.119 f
  U1548/Y (NAND3X8MTR)                                   0.068      1.187 r
  U1761/Y (INVX4MTR)                                     0.036      1.223 f
  U9338/Y (CLKNAND2X4MTR)                                0.031      1.253 r
  U12965/Y (NAND3BX4MTR)                                 0.067      1.321 f
  U8499/Y (OAI22X1MTR)                                   0.063      1.384 r
  U0_BANK_TOP/vACC_2_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U11441/Y (CLKNAND2X16MTR)                              0.047      0.260 r
  U4025/Y (INVX20MTR)                                    0.039      0.299 f
  U1848/Y (INVX14MTR)                                    0.041      0.340 r
  U2114/Y (INVX10MTR)                                    0.031      0.371 f
  U15899/Y (INVX6MTR)                                    0.030      0.401 r
  U15907/Y (NAND2X1MTR)                                  0.069      0.470 f
  U9119/Y (NOR2X2MTR)                                    0.105      0.575 r
  U5694/Y (NOR2X2MTR)                                    0.055      0.630 f
  U4571/Y (NAND2X3MTR)                                   0.043      0.673 r
  U12339/Y (OAI2BB2X4MTR)                                0.058      0.731 f
  U12210/Y (NOR2X2MTR)                                   0.065      0.796 r
  U1095/Y (XNOR2X2MTR)                                   0.057      0.853 f
  U10656/Y (NOR2X4MTR)                                   0.071      0.923 r
  U12999/Y (NAND2BX4MTR)                                 0.090      1.014 r
  U1096/Y (NAND2X2MTR)                                   0.062      1.076 f
  U3714/Y (AOI2BB1X2MTR)                                 0.127      1.202 f
  U3707/Y (NOR2X4MTR)                                    0.064      1.266 r
  U4267/Y (NAND3BX4MTR)                                  0.067      1.333 f
  U5339/Y (NOR2X1MTR)                                    0.058      1.391 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U11441/Y (CLKNAND2X16MTR)                              0.047      0.260 r
  U4025/Y (INVX20MTR)                                    0.039      0.299 f
  U1848/Y (INVX14MTR)                                    0.041      0.340 r
  U2114/Y (INVX10MTR)                                    0.031      0.371 f
  U15899/Y (INVX6MTR)                                    0.030      0.401 r
  U15907/Y (NAND2X1MTR)                                  0.069      0.470 f
  U9119/Y (NOR2X2MTR)                                    0.105      0.575 r
  U5694/Y (NOR2X2MTR)                                    0.055      0.630 f
  U4571/Y (NAND2X3MTR)                                   0.043      0.673 r
  U12339/Y (OAI2BB2X4MTR)                                0.058      0.731 f
  U12210/Y (NOR2X2MTR)                                   0.065      0.796 r
  U1095/Y (XNOR2X2MTR)                                   0.057      0.853 f
  U10656/Y (NOR2X4MTR)                                   0.071      0.923 r
  U12999/Y (NAND2BX4MTR)                                 0.090      1.014 r
  U1096/Y (NAND2X2MTR)                                   0.062      1.076 f
  U3714/Y (AOI2BB1X2MTR)                                 0.127      1.202 f
  U3707/Y (NOR2X4MTR)                                    0.064      1.266 r
  U4267/Y (NAND3BX4MTR)                                  0.067      1.333 f
  U4261/Y (NOR2X1MTR)                                    0.058      1.391 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U7004/Y (BUFX10MTR)                                    0.111      0.381 f
  U7325/Y (INVX8MTR)                                     0.050      0.431 r
  U16723/Y (NAND2X4MTR)                                  0.040      0.471 f
  U6767/Y (AND2X8MTR)                                    0.068      0.539 f
  U1027/Y (NAND2X4MTR)                                   0.038      0.577 r
  U8346/Y (NAND2X4MTR)                                   0.041      0.619 f
  U5360/Y (CLKNAND2X2MTR)                                0.076      0.694 r
  U5353/Y (NOR2BX2MTR)                                   0.135      0.829 r
  U13177/Y (CLKNAND2X2MTR)                               0.069      0.898 f
  U5912/Y (NOR2X1MTR)                                    0.069      0.967 r
  U2175/Y (CLKNAND2X2MTR)                                0.065      1.032 f
  U9452/Y (CLKNAND2X4MTR)                                0.058      1.090 r
  U2728/Y (AND2X2MTR)                                    0.105      1.195 r
  U6667/Y (NAND3X3MTR)                                   0.070      1.264 f
  U10259/Y (NAND3X4MTR)                                  0.057      1.321 r
  U7402/Y (OAI22X1MTR)                                   0.065      1.386 f
  U0_BANK_TOP/vACC_0_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_420_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.970 f
  U212/Y (NOR2X2MTR)                                     0.134      1.104 r
  U2844/Y (INVX3MTR)                                     0.058      1.162 f
  U10453/Y (MXI2X2MTR)                                   0.086      1.248 r
  U16248/Y (AOI211X4MTR)                                 0.056      1.304 f
  U7587/Y (NOR2X1MTR)                                    0.062      1.366 r
  PIM_result_reg_420_/D (DFFRHQX1MTR)                    0.000      1.366 r
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_420_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_292_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.970 f
  U212/Y (NOR2X2MTR)                                     0.134      1.104 r
  U2844/Y (INVX3MTR)                                     0.058      1.162 f
  U10453/Y (MXI2X2MTR)                                   0.086      1.248 r
  U16248/Y (AOI211X4MTR)                                 0.056      1.304 f
  U7590/Y (NOR2X1MTR)                                    0.062      1.366 r
  PIM_result_reg_292_/D (DFFRHQX1MTR)                    0.000      1.366 r
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_292_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_164_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.970 f
  U212/Y (NOR2X2MTR)                                     0.134      1.104 r
  U2844/Y (INVX3MTR)                                     0.058      1.162 f
  U10453/Y (MXI2X2MTR)                                   0.086      1.248 r
  U16248/Y (AOI211X4MTR)                                 0.056      1.304 f
  U7589/Y (NOR2X1MTR)                                    0.062      1.366 r
  PIM_result_reg_164_/D (DFFRHQX1MTR)                    0.000      1.366 r
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_164_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_36_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.970 f
  U212/Y (NOR2X2MTR)                                     0.134      1.104 r
  U2844/Y (INVX3MTR)                                     0.058      1.162 f
  U10453/Y (MXI2X2MTR)                                   0.086      1.248 r
  U16248/Y (AOI211X4MTR)                                 0.056      1.304 f
  U7588/Y (NOR2X1MTR)                                    0.062      1.366 r
  PIM_result_reg_36_/D (DFFRHQX1MTR)                     0.000      1.366 r
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_36_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8534/Y (BUFX24MTR)                                    0.077      0.400 f
  U1193/Y (INVX10MTR)                                    0.042      0.442 r
  U4661/Y (AOI21X4MTR)                                   0.048      0.490 f
  U4653/Y (NAND3X3MTR)                                   0.044      0.534 r
  U2003/Y (NAND2BX4MTR)                                  0.051      0.585 f
  U2002/Y (INVX4MTR)                                     0.042      0.627 r
  U690/Y (NAND2X2MTR)                                    0.072      0.699 f
  U13161/Y (OAI21X6MTR)                                  0.089      0.788 r
  U8682/Y (AOI21X6MTR)                                   0.063      0.851 f
  U397/Y (OA21X4MTR)                                     0.153      1.004 f
  U1763/Y (NAND2X6MTR)                                   0.046      1.050 r
  U254/Y (NAND2X2MTR)                                    0.069      1.119 f
  U1548/Y (NAND3X8MTR)                                   0.068      1.187 r
  U119/Y (NAND2X4MTR)                                    0.055      1.242 f
  U12946/Y (AOI22X4MTR)                                  0.083      1.326 r
  U2649/Y (OAI2BB2X1MTR)                                 0.081      1.406 f
  U0_BANK_TOP/vACC_1_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U11153/Y (NAND2X4MTR)                                  0.039      0.463 f
  U12686/Y (OAI2B1X4MTR)                                 0.030      0.492 r
  U2540/Y (NAND2BX4MTR)                                  0.081      0.573 r
  U8410/Y (NAND2X4MTR)                                   0.040      0.613 f
  U1514/Y (CLKNAND2X4MTR)                                0.042      0.655 r
  U1525/Y (INVX4MTR)                                     0.039      0.694 f
  U2073/Y (NOR2X8MTR)                                    0.054      0.747 r
  U6532/Y (INVX4MTR)                                     0.036      0.784 f
  U7249/Y (CLKNAND2X4MTR)                                0.038      0.822 r
  U2985/Y (NOR2X6MTR)                                    0.033      0.855 f
  U9964/Y (NOR2X8MTR)                                    0.056      0.911 r
  U1459/Y (CLKNAND2X12MTR)                               0.059      0.970 f
  U4297/Y (CLKNAND2X4MTR)                                0.039      1.010 r
  U12731/Y (NAND2X4MTR)                                  0.034      1.044 f
  U2714/Y (MXI2X2MTR)                                    0.060      1.104 r
  U16394/Y (AOI2BB2X4MTR)                                0.115      1.219 r
  U1994/Y (OAI2BB1X4MTR)                                 0.064      1.283 f
  U6455/Y (INVX2MTR)                                     0.056      1.339 r
  U6491/Y (OAI22X1MTR)                                   0.065      1.404 f
  U0_BANK_TOP/vACC_3_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.137      0.137 f
  U9300/Y (NAND2X12MTR)                                  0.043      0.180 r
  U8986/Y (NOR2X12MTR)                                   0.031      0.211 f
  U7031/Y (INVX16MTR)                                    0.057      0.268 r
  U7036/Y (INVX24MTR)                                    0.039      0.308 f
  U1231/Y (INVX14MTR)                                    0.039      0.347 r
  U6251/Y (OR2X2MTR)                                     0.074      0.420 r
  U11036/Y (CLKNAND2X2MTR)                               0.058      0.478 f
  U9652/Y (OAI21X6MTR)                                   0.084      0.562 r
  U2463/Y (NAND2X4MTR)                                   0.070      0.632 f
  U8812/Y (NOR2X4MTR)                                    0.066      0.697 r
  U1258/Y (OAI21X2MTR)                                   0.058      0.756 f
  U9713/Y (INVX2MTR)                                     0.041      0.797 r
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.839 f
  U16275/Y (NAND2X4MTR)                                  0.042      0.882 r
  U2133/Y (NAND2X8MTR)                                   0.054      0.935 f
  U1765/Y (AOI21X4MTR)                                   0.084      1.019 r
  U1522/Y (XNOR2X2MTR)                                   0.087      1.106 r
  U1523/Y (OAI22X4MTR)                                   0.080      1.186 f
  U10282/Y (NOR2X4MTR)                                   0.084      1.271 r
  U15935/Y (BUFX6MTR)                                    0.084      1.354 r
  U9308/Y (OAI22X2MTR)                                   0.041      1.396 f
  U0_BANK_TOP/vACC_1_reg_1__11_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U6007/Y (CLKNAND2X2MTR)                                0.052      0.476 f
  U3389/Y (NAND4X4MTR)                                   0.053      0.529 r
  U4016/Y (NAND2X3MTR)                                   0.046      0.575 f
  U3250/Y (INVX2MTR)                                     0.049      0.624 r
  U5474/Y (NAND2X2MTR)                                   0.071      0.695 f
  U3373/Y (OAI21X4MTR)                                   0.104      0.799 r
  U319/Y (AOI21X4MTR)                                    0.076      0.876 f
  U2898/Y (INVX2MTR)                                     0.061      0.937 r
  U9548/Y (OR2X2MTR)                                     0.079      1.016 r
  U10407/Y (NOR2X1MTR)                                   0.031      1.047 f
  U9898/Y (NAND3BX2MTR)                                  0.134      1.181 f
  U13173/Y (NAND4X6MTR)                                  0.072      1.254 r
  U5819/Y (MXI2X6MTR)                                    0.069      1.323 f
  U6865/Y (OAI2BB2X4MTR)                                 0.067      1.390 r
  U0_BANK_TOP/vACC_1_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U992/Y (AOI21X2MTR)                                    0.083      1.074 r
  U2764/Y (XNOR2X2MTR)                                   0.092      1.166 r
  U1304/Y (OAI22X4MTR)                                   0.084      1.249 f
  U1327/Y (AOI21X4MTR)                                   0.097      1.346 r
  U16142/Y (OAI22X2MTR)                                  0.059      1.405 f
  U0_BANK_TOP/vACC_3_reg_7__10_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_30_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U2253/Y (BUFX10MTR)                                    0.075      0.428 r
  U2251/Y (INVX8MTR)                                     0.032      0.460 f
  U10854/Y (CLKNAND2X2MTR)                               0.030      0.489 r
  U7379/Y (AND2X4MTR)                                    0.088      0.578 r
  U7748/Y (CLKNAND2X4MTR)                                0.038      0.616 f
  U3106/Y (INVX2MTR)                                     0.054      0.671 r
  U8871/Y (AND2X4MTR)                                    0.103      0.774 r
  U8178/Y (NAND2X2MTR)                                   0.045      0.819 f
  U4911/Y (INVX3MTR)                                     0.042      0.861 r
  U10737/Y (NAND3X4MTR)                                  0.073      0.934 f
  U10493/Y (OR3X4MTR)                                    0.113      1.047 f
  U5881/Y (NOR2X2MTR)                                    0.070      1.117 r
  U10323/Y (NOR2X4MTR)                                   0.051      1.169 f
  U4821/Y (OAI2B1X4MTR)                                  0.041      1.210 r
  U7065/Y (CLKNAND2X4MTR)                                0.051      1.260 f
  U138/Y (NAND3X4MTR)                                    0.044      1.304 r
  U3669/Y (AND2X2MTR)                                    0.092      1.396 r
  PIM_result_reg_30_/D (DFFRHQX4MTR)                     0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_30_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U10830/Y (NOR2X1MTR)                                   0.061      0.222 f
  U2085/Y (INVX2MTR)                                     0.047      0.269 r
  U2230/Y (INVX2MTR)                                     0.027      0.295 f
  U10988/Y (AND2X1MTR)                                   0.093      0.389 f
  U8497/Y (AOI21X3MTR)                                   0.070      0.459 r
  U9559/Y (NAND3X4MTR)                                   0.073      0.531 f
  U4620/Y (CLKNAND2X4MTR)                                0.046      0.578 r
  U7851/Y (INVX2MTR)                                     0.040      0.618 f
  U8330/Y (NAND2X2MTR)                                   0.052      0.670 r
  U9813/Y (NAND2X2MTR)                                   0.056      0.726 f
  U8227/Y (INVX2MTR)                                     0.051      0.777 r
  U2129/Y (CLKNAND2X2MTR)                                0.078      0.855 f
  U6441/Y (INVX2MTR)                                     0.054      0.909 r
  U3785/Y (AND2X1MTR)                                    0.083      0.992 r
  U6834/Y (OAI2BB1X2MTR)                                 0.102      1.094 r
  U1313/Y (NAND3X4MTR)                                   0.091      1.185 f
  U8633/Y (CLKNAND2X4MTR)                                0.057      1.242 r
  U9354/Y (XNOR2X8MTR)                                   0.077      1.319 r
  U1455/Y (OAI22X1MTR)                                   0.083      1.401 f
  U0_BANK_TOP/vACC_3_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U7360/Y (AOI21X4MTR)                                   0.086      1.029 r
  U340/Y (XNOR2X1MTR)                                    0.086      1.115 r
  U9434/Y (NAND2X3MTR)                                   0.061      1.175 f
  U4371/Y (INVX1MTR)                                     0.041      1.216 r
  U4376/Y (INVX1MTR)                                     0.035      1.251 f
  U10271/Y (CLKNAND2X2MTR)                               0.034      1.286 r
  U4243/Y (INVX2MTR)                                     0.043      1.329 f
  U8492/Y (OAI22X1MTR)                                   0.054      1.383 r
  U0_BANK_TOP/vACC_2_reg_0__15_/D (DFFRHQX4MTR)          0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1795/Y (INVX24MTR)                                    0.061      0.368 r
  U1232/Y (CLKNAND2X16MTR)                               0.056      0.424 f
  U1150/Y (NOR2X6MTR)                                    0.079      0.504 r
  U5685/Y (INVX6MTR)                                     0.037      0.540 f
  U7797/Y (OAI2BB1X2MTR)                                 0.094      0.635 f
  U6966/Y (NAND2X4MTR)                                   0.065      0.700 r
  U7109/Y (XOR2X8MTR)                                    0.092      0.792 r
  U7099/Y (XOR2X8MTR)                                    0.086      0.877 f
  U9649/Y (OAI21X6MTR)                                   0.043      0.920 r
  U2897/Y (OAI2BB1X4MTR)                                 0.066      0.986 f
  U1808/Y (NOR2X8MTR)                                    0.079      1.066 r
  U1817/Y (OAI21X6MTR)                                   0.065      1.131 f
  U13330/Y (AOI21X8MTR)                                  0.083      1.214 r
  U11224/Y (NOR2X1MTR)                                   0.049      1.263 f
  U8540/Y (AOI2B1X1MTR)                                  0.132      1.395 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX8MTR)
                                                         0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9283/Y (INVX6MTR)                                     0.047      0.163 r
  U2153/Y (INVX6MTR)                                     0.040      0.203 f
  U8732/Y (NOR2X6MTR)                                    0.082      0.285 r
  U15186/Y (INVX2MTR)                                    0.045      0.330 f
  U2568/Y (INVX2MTR)                                     0.045      0.375 r
  U15111/Y (AOI22X1MTR)                                  0.081      0.457 f
  U1426/Y (NAND3X4MTR)                                   0.086      0.543 r
  U3331/Y (INVX1MTR)                                     0.058      0.601 f
  U2128/Y (CLKNAND2X4MTR)                                0.059      0.660 r
  U7722/Y (NAND2X2MTR)                                   0.055      0.714 f
  U7688/Y (INVX2MTR)                                     0.054      0.769 r
  U6448/Y (NAND2X2MTR)                                   0.068      0.836 f
  U1500/Y (INVX3MTR)                                     0.047      0.883 r
  U395/Y (NAND2X2MTR)                                    0.054      0.938 f
  U5386/Y (NOR2X3MTR)                                    0.055      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.059      1.051 f
  U2758/Y (CLKNAND2X4MTR)                                0.048      1.100 r
  U1548/Y (NAND3X8MTR)                                   0.093      1.193 f
  U10298/Y (NAND2X8MTR)                                  0.050      1.243 r
  U10276/Y (CLKNAND2X2MTR)                               0.053      1.296 f
  U2624/Y (NAND2X4MTR)                                   0.050      1.346 r
  U17597/Y (OAI22X2MTR)                                  0.046      1.392 f
  U0_BANK_TOP/vACC_0_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U1717/Y (INVX12MTR)                                    0.034      0.376 f
  U7920/Y (NAND2X2MTR)                                   0.038      0.414 r
  U1040/Y (NOR2X1MTR)                                    0.052      0.466 f
  U5467/Y (NOR2X4MTR)                                    0.076      0.542 r
  U872/Y (NAND3X6MTR)                                    0.084      0.626 f
  U3972/Y (NOR2X4MTR)                                    0.098      0.725 r
  U5486/Y (OAI21X6MTR)                                   0.078      0.803 f
  U9844/Y (AOI21X8MTR)                                   0.092      0.894 r
  U8814/Y (NAND2X8MTR)                                   0.070      0.965 f
  U1569/Y (NAND2X6MTR)                                   0.043      1.008 r
  U2743/Y (NAND2X8MTR)                                   0.060      1.068 f
  U7598/Y (CLKNAND2X8MTR)                                0.051      1.119 r
  U4260/Y (NAND3X2MTR)                                   0.092      1.212 f
  U10275/Y (OAI2B1X4MTR)                                 0.110      1.321 r
  U8619/Y (OAI22X2MTR)                                   0.062      1.383 f
  U0_BANK_TOP/vACC_0_reg_2__21_/D (DFFRHQX1MTR)          0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U9448/Y (OAI21X8MTR)                                   0.072      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.092      1.041 r
  U284/Y (NOR2X6MTR)                                     0.037      1.078 f
  U5372/Y (INVX6MTR)                                     0.059      1.137 r
  U10225/Y (INVX8MTR)                                    0.061      1.199 f
  U11106/Y (NOR2X3MTR)                                   0.086      1.284 r
  U16096/Y (AOI21X8MTR)                                  0.041      1.326 f
  U8612/Y (OAI2BB2X4MTR)                                 0.062      1.387 r
  U0_BANK_TOP/vACC_1_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U1569/Y (NAND2X6MTR)                                   0.044      1.037 f
  U2743/Y (NAND2X8MTR)                                   0.055      1.091 r
  U7598/Y (CLKNAND2X8MTR)                                0.055      1.147 f
  U9374/Y (INVX4MTR)                                     0.039      1.186 r
  U2248/Y (CLKNAND2X4MTR)                                0.048      1.234 f
  U9611/Y (XNOR2X8MTR)                                   0.081      1.315 f
  U17128/Y (OAI22X2MTR)                                  0.062      1.377 r
  U0_BANK_TOP/vACC_3_reg_2__18_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_241_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U16970/Y (NAND2X2MTR)                                  0.046      0.498 r
  U10966/Y (NAND4X6MTR)                                  0.135      0.633 f
  U8706/Y (INVX4MTR)                                     0.060      0.693 r
  U10711/Y (NAND2X4MTR)                                  0.055      0.748 f
  U3062/Y (NOR2X6MTR)                                    0.080      0.828 r
  U4367/Y (NAND3X2MTR)                                   0.098      0.925 f
  U270/Y (INVX2MTR)                                      0.101      1.026 r
  U10536/Y (AOI211X1MTR)                                 0.096      1.123 f
  U8365/Y (OAI211X1MTR)                                  0.058      1.181 r
  U6389/Y (AOI211X1MTR)                                  0.080      1.261 f
  U6825/Y (NOR2X1MTR)                                    0.073      1.333 r
  PIM_result_reg_241_/D (DFFRQX1MTR)                     0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_241_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U16012/Y (NAND2X2MTR)                                  0.038      0.409 r
  U1669/Y (OAI2B11X4MTR)                                 0.061      0.470 f
  U1668/Y (OAI2B1X4MTR)                                  0.076      0.546 r
  U668/Y (CLKNAND2X4MTR)                                 0.064      0.610 f
  U8980/Y (INVX4MTR)                                     0.052      0.662 r
  U770/Y (NAND2X4MTR)                                    0.052      0.714 f
  U7145/Y (CLKNAND2X2MTR)                                0.055      0.769 r
  U10664/Y (NAND2BX4MTR)                                 0.065      0.834 f
  U1591/Y (NOR2X8MTR)                                    0.076      0.909 r
  U7195/Y (NAND2X8MTR)                                   0.056      0.965 f
  U1593/Y (AOI21X4MTR)                                   0.075      1.040 r
  U2589/Y (XNOR2X2MTR)                                   0.085      1.125 r
  U1646/Y (OAI22X4MTR)                                   0.072      1.197 f
  U1645/Y (NOR2X6MTR)                                    0.070      1.267 r
  U11476/Y (BUFX4MTR)                                    0.085      1.352 r
  U17159/Y (OAI22X2MTR)                                  0.043      1.395 f
  U0_BANK_TOP/vACC_1_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U16012/Y (NAND2X2MTR)                                  0.038      0.409 r
  U1669/Y (OAI2B11X4MTR)                                 0.061      0.470 f
  U1668/Y (OAI2B1X4MTR)                                  0.076      0.546 r
  U668/Y (CLKNAND2X4MTR)                                 0.064      0.610 f
  U8980/Y (INVX4MTR)                                     0.052      0.662 r
  U770/Y (NAND2X4MTR)                                    0.052      0.714 f
  U7145/Y (CLKNAND2X2MTR)                                0.055      0.769 r
  U10664/Y (NAND2BX4MTR)                                 0.065      0.834 f
  U1591/Y (NOR2X8MTR)                                    0.076      0.909 r
  U7195/Y (NAND2X8MTR)                                   0.056      0.965 f
  U1593/Y (AOI21X4MTR)                                   0.075      1.040 r
  U2589/Y (XNOR2X2MTR)                                   0.085      1.125 r
  U1646/Y (OAI22X4MTR)                                   0.072      1.197 f
  U1645/Y (NOR2X6MTR)                                    0.070      1.267 r
  U11476/Y (BUFX4MTR)                                    0.085      1.352 r
  U17155/Y (OAI22X2MTR)                                  0.043      1.395 f
  U0_BANK_TOP/vACC_2_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U16012/Y (NAND2X2MTR)                                  0.038      0.409 r
  U1669/Y (OAI2B11X4MTR)                                 0.061      0.470 f
  U1668/Y (OAI2B1X4MTR)                                  0.076      0.546 r
  U668/Y (CLKNAND2X4MTR)                                 0.064      0.610 f
  U8980/Y (INVX4MTR)                                     0.052      0.662 r
  U770/Y (NAND2X4MTR)                                    0.052      0.714 f
  U7145/Y (CLKNAND2X2MTR)                                0.055      0.769 r
  U10664/Y (NAND2BX4MTR)                                 0.065      0.834 f
  U1591/Y (NOR2X8MTR)                                    0.076      0.909 r
  U7195/Y (NAND2X8MTR)                                   0.056      0.965 f
  U1593/Y (AOI21X4MTR)                                   0.075      1.040 r
  U2589/Y (XNOR2X2MTR)                                   0.085      1.125 r
  U1646/Y (OAI22X4MTR)                                   0.072      1.197 f
  U1645/Y (NOR2X6MTR)                                    0.070      1.267 r
  U11476/Y (BUFX4MTR)                                    0.085      1.352 r
  U17158/Y (OAI22X2MTR)                                  0.043      1.395 f
  U0_BANK_TOP/vACC_3_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U2612/Y (INVX12MTR)                                    0.033      0.154 f
  U12417/Y (CLKNAND2X16MTR)                              0.047      0.201 r
  U16174/Y (CLKNAND2X16MTR)                              0.079      0.281 f
  U1612/Y (INVX16MTR)                                    0.064      0.344 r
  U1750/Y (INVX18MTR)                                    0.044      0.389 f
  U9182/Y (NAND2X4MTR)                                   0.049      0.438 r
  U11089/Y (INVX4MTR)                                    0.032      0.469 f
  U4030/S (ADDHX4MTR)                                    0.084      0.554 f
  U6514/Y (NAND2BX2MTR)                                  0.126      0.680 f
  U13352/Y (OAI2BB1X1MTR)                                0.113      0.792 f
  U10649/Y (OAI21X2MTR)                                  0.078      0.871 r
  U6896/Y (NAND2X2MTR)                                   0.107      0.977 f
  U1804/Y (NOR2X6MTR)                                    0.097      1.075 r
  U2075/Y (NOR2X6MTR)                                    0.044      1.119 f
  U13308/Y (AOI21X8MTR)                                  0.095      1.214 r
  U13560/Y (OAI21X1MTR)                                  0.076      1.290 f
  U10523/Y (NOR2BX1MTR)                                  0.105      1.395 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U16430/Y (CLKNAND2X16MTR)                              0.062      0.302 f
  U10570/Y (BUFX20MTR)                                   0.085      0.387 f
  U3907/Y (INVX24MTR)                                    0.039      0.426 r
  U11719/Y (NAND2X12MTR)                                 0.039      0.465 f
  U759/Y (NOR2X8MTR)                                     0.065      0.530 r
  U11249/Y (XOR2X8MTR)                                   0.080      0.610 r
  U11246/Y (XOR2X8MTR)                                   0.088      0.699 r
  U15963/Y (OAI21X4MTR)                                  0.056      0.754 f
  U16185/Y (OAI2BB1X4MTR)                                0.050      0.805 r
  U334/Y (XNOR2X2MTR)                                    0.080      0.884 r
  U945/Y (XNOR2X4MTR)                                    0.121      1.005 r
  U1184/Y (NOR2X4MTR)                                    0.059      1.064 f
  U1640/Y (OAI21X8MTR)                                   0.095      1.159 r
  U10530/Y (INVX2MTR)                                    0.052      1.211 f
  U11141/Y (XOR2X2MTR)                                   0.074      1.285 r
  U17745/Y (NOR2BX2MTR)                                  0.104      1.388 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1240/Y (BUFX4MTR)                                     0.092      0.415 r
  U12700/Y (CLKNAND2X4MTR)                               0.044      0.459 f
  U13155/Y (NAND4X4MTR)                                  0.049      0.509 r
  U9506/Y (NAND2X2MTR)                                   0.054      0.563 f
  U1620/Y (OAI2BB1X4MTR)                                 0.049      0.612 r
  U6125/Y (CLKNAND2X2MTR)                                0.062      0.673 f
  U11828/Y (OAI21X4MTR)                                  0.088      0.762 r
  U7130/Y (CLKNAND2X4MTR)                                0.051      0.813 f
  U6316/Y (CLKNAND2X4MTR)                                0.050      0.863 r
  U589/Y (NAND2X6MTR)                                    0.049      0.912 f
  U8762/Y (NAND2X8MTR)                                   0.052      0.965 r
  U7217/Y (NAND2X2MTR)                                   0.052      1.017 f
  U8082/Y (CLKNAND2X2MTR)                                0.039      1.056 r
  U1938/Y (NAND2X2MTR)                                   0.046      1.102 f
  U1937/Y (OAI21X4MTR)                                   0.077      1.180 r
  U2155/Y (NOR2X4MTR)                                    0.044      1.224 f
  U13158/Y (MXI2X6MTR)                                   0.067      1.291 r
  U11474/Y (NAND2X2MTR)                                  0.057      1.349 f
  U16231/Y (OAI2B1X2MTR)                                 0.039      1.388 r
  U0_BANK_TOP/vACC_3_reg_0__1_/D (DFFRHQX4MTR)           0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U1569/Y (NAND2X6MTR)                                   0.044      1.037 f
  U2743/Y (NAND2X8MTR)                                   0.055      1.091 r
  U7598/Y (CLKNAND2X8MTR)                                0.055      1.147 f
  U9374/Y (INVX4MTR)                                     0.039      1.186 r
  U2248/Y (CLKNAND2X4MTR)                                0.048      1.234 f
  U9611/Y (XNOR2X8MTR)                                   0.081      1.315 f
  U17130/Y (OAI22X2MTR)                                  0.062      1.377 r
  U0_BANK_TOP/vACC_0_reg_2__18_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1868/Y (INVX8MTR)                                     0.049      0.356 r
  U12717/Y (INVX16MTR)                                   0.038      0.394 f
  U1520/Y (INVX14MTR)                                    0.038      0.431 r
  U12591/Y (CLKNAND2X16MTR)                              0.047      0.479 f
  U13307/Y (NOR2X4MTR)                                   0.090      0.568 r
  U1586/Y (NAND2X3MTR)                                   0.049      0.617 f
  U1585/Y (CLKNAND2X2MTR)                                0.052      0.669 r
  U2407/Y (XNOR2X2MTR)                                   0.128      0.798 r
  U11175/Y (XNOR2X8MTR)                                  0.123      0.920 r
  U6440/Y (OAI21X3MTR)                                   0.068      0.989 f
  U275/Y (CLKNAND2X4MTR)                                 0.056      1.045 r
  U1908/Y (NAND2X6MTR)                                   0.056      1.101 f
  U13183/Y (OAI21X6MTR)                                  0.094      1.195 r
  U16606/Y (AOI21X2MTR)                                  0.062      1.257 f
  U15543/Y (OAI21X2MTR)                                  0.039      1.296 r
  U8533/Y (NOR2BX1MTR)                                   0.092      1.388 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_429_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U9925/Y (INVX6MTR)                                     0.034      0.459 f
  U17032/Y (NAND2X2MTR)                                  0.041      0.500 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.629 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.724 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.787 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.861 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.941 f
  U4905/Y (NOR2X2MTR)                                    0.104      1.044 r
  U5880/Y (NAND2BX2MTR)                                  0.095      1.140 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.054      1.246 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.320 f
  U11553/Y (NOR2X1MTR)                                   0.067      1.387 r
  PIM_result_reg_429_/D (DFFRHQX2MTR)                    0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_429_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_45_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U9925/Y (INVX6MTR)                                     0.034      0.459 f
  U17032/Y (NAND2X2MTR)                                  0.041      0.500 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.629 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.724 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.787 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.861 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.941 f
  U4905/Y (NOR2X2MTR)                                    0.104      1.044 r
  U5880/Y (NAND2BX2MTR)                                  0.095      1.140 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.054      1.246 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.320 f
  U15364/Y (NOR2X1MTR)                                   0.067      1.387 r
  PIM_result_reg_45_/D (DFFRHQX2MTR)                     0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_45_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_173_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U9925/Y (INVX6MTR)                                     0.034      0.459 f
  U17032/Y (NAND2X2MTR)                                  0.041      0.500 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.629 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.724 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.787 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.861 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.941 f
  U4905/Y (NOR2X2MTR)                                    0.104      1.044 r
  U5880/Y (NAND2BX2MTR)                                  0.095      1.140 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.054      1.246 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.320 f
  U15363/Y (NOR2X1MTR)                                   0.067      1.387 r
  PIM_result_reg_173_/D (DFFRHQX2MTR)                    0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_173_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_301_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U9925/Y (INVX6MTR)                                     0.034      0.459 f
  U17032/Y (NAND2X2MTR)                                  0.041      0.500 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.629 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.724 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.787 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.861 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.941 f
  U4905/Y (NOR2X2MTR)                                    0.104      1.044 r
  U5880/Y (NAND2BX2MTR)                                  0.095      1.140 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.054      1.246 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.320 f
  U15355/Y (NOR2X1MTR)                                   0.067      1.387 r
  PIM_result_reg_301_/D (DFFRHQX2MTR)                    0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_301_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U5863/Y (BUFX8MTR)                                     0.075      1.084 f
  U5159/Y (INVX1MTR)                                     0.028      1.112 r
  U4497/Y (CLKNAND2X2MTR)                                0.040      1.152 f
  U8639/Y (NAND2X2MTR)                                   0.045      1.197 r
  U5975/Y (CLKNAND2X2MTR)                                0.056      1.253 f
  U10098/Y (OAI22X4MTR)                                  0.090      1.343 r
  U11425/Y (OAI22X2MTR)                                  0.064      1.407 f
  U0_BANK_TOP/vACC_1_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1793/Y (INVX14MTR)                                    0.066      0.373 r
  U11819/Y (NAND2X12MTR)                                 0.051      0.424 f
  U1106/Y (INVX8MTR)                                     0.041      0.465 r
  U671/Y (NAND2X4MTR)                                    0.059      0.524 f
  U6576/Y (XNOR2X8MTR)                                   0.079      0.603 r
  U1812/Y (XNOR2X8MTR)                                   0.100      0.703 r
  U7718/Y (XNOR2X8MTR)                                   0.097      0.801 r
  U16141/Y (XNOR2X8MTR)                                  0.106      0.907 r
  U11183/Y (XOR2X8MTR)                                   0.117      1.024 r
  U11777/Y (NOR2X8MTR)                                   0.045      1.069 f
  U236/Y (BUFX6MTR)                                      0.073      1.142 f
  U4879/Y (INVX1MTR)                                     0.027      1.169 r
  U16591/Y (NAND2X1MTR)                                  0.057      1.226 f
  U15537/Y (XNOR2X1MTR)                                  0.080      1.306 f
  U11585/Y (NOR2X1MTR)                                   0.060      1.366 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.366 r
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.141      0.141 r
  U1302/Y (INVX10MTR)                                    0.045      0.186 f
  U5295/Y (INVX12MTR)                                    0.033      0.219 r
  U9237/Y (NOR2BX4MTR)                                   0.038      0.257 f
  U7953/Y (INVX6MTR)                                     0.044      0.301 r
  U11154/Y (OAI22X2MTR)                                  0.046      0.347 f
  U13398/Y (NAND2BX4MTR)                                 0.085      0.432 f
  U7835/Y (NOR2X2MTR)                                    0.053      0.485 r
  U955/Y (CLKNAND2X2MTR)                                 0.052      0.537 f
  U954/Y (INVX3MTR)                                      0.060      0.598 r
  U6957/Y (NAND2BX4MTR)                                  0.051      0.649 f
  U16149/Y (NOR2X4MTR)                                   0.082      0.731 r
  U6936/Y (OAI21X6MTR)                                   0.057      0.788 f
  U1400/Y (NAND2X4MTR)                                   0.040      0.828 r
  U2934/Y (NAND2X4MTR)                                   0.043      0.871 f
  U8130/Y (NAND2X6MTR)                                   0.042      0.914 r
  U5932/Y (NAND2X6MTR)                                   0.048      0.962 f
  U5928/Y (AOI21X4MTR)                                   0.081      1.042 r
  U2375/Y (XNOR2X2MTR)                                   0.078      1.121 r
  U249/Y (NOR2X2MTR)                                     0.054      1.175 f
  U9340/Y (NOR2X4MTR)                                    0.077      1.252 r
  U4313/Y (BUFX2MTR)                                     0.104      1.356 r
  U17315/Y (OAI22X2MTR)                                  0.051      1.406 f
  U0_BANK_TOP/vACC_0_reg_6__11_/D (DFFRHQX4MTR)          0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_123_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U3392/Y (BUFX16MTR)                                    0.074      0.427 r
  U1012/Y (INVX4MTR)                                     0.042      0.469 f
  U7702/Y (BUFX2MTR)                                     0.100      0.569 f
  U12391/Y (CLKNAND2X2MTR)                               0.039      0.608 r
  U394/Y (NAND4X2MTR)                                    0.184      0.793 f
  U12204/Y (INVX2MTR)                                    0.092      0.885 r
  U281/Y (NOR2X2MTR)                                     0.058      0.943 f
  U3786/Y (NAND2X2MTR)                                   0.041      0.984 r
  U5899/Y (NAND2X2MTR)                                   0.059      1.043 f
  U17723/Y (NOR3X4MTR)                                   0.133      1.176 r
  U6400/Y (AOI21X1MTR)                                   0.070      1.245 f
  U4248/Y (NOR2X2MTR)                                    0.113      1.358 r
  U13112/Y (NOR2X1MTR)                                   0.053      1.411 f
  PIM_result_reg_123_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_123_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_251_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U3392/Y (BUFX16MTR)                                    0.074      0.427 r
  U1012/Y (INVX4MTR)                                     0.042      0.469 f
  U7702/Y (BUFX2MTR)                                     0.100      0.569 f
  U12391/Y (CLKNAND2X2MTR)                               0.039      0.608 r
  U394/Y (NAND4X2MTR)                                    0.184      0.793 f
  U12204/Y (INVX2MTR)                                    0.092      0.885 r
  U281/Y (NOR2X2MTR)                                     0.058      0.943 f
  U3786/Y (NAND2X2MTR)                                   0.041      0.984 r
  U5899/Y (NAND2X2MTR)                                   0.059      1.043 f
  U17723/Y (NOR3X4MTR)                                   0.133      1.176 r
  U6400/Y (AOI21X1MTR)                                   0.070      1.245 f
  U4248/Y (NOR2X2MTR)                                    0.113      1.358 r
  U13113/Y (NOR2X1MTR)                                   0.053      1.411 f
  PIM_result_reg_251_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_251_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_379_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U3392/Y (BUFX16MTR)                                    0.074      0.427 r
  U1012/Y (INVX4MTR)                                     0.042      0.469 f
  U7702/Y (BUFX2MTR)                                     0.100      0.569 f
  U12391/Y (CLKNAND2X2MTR)                               0.039      0.608 r
  U394/Y (NAND4X2MTR)                                    0.184      0.793 f
  U12204/Y (INVX2MTR)                                    0.092      0.885 r
  U281/Y (NOR2X2MTR)                                     0.058      0.943 f
  U3786/Y (NAND2X2MTR)                                   0.041      0.984 r
  U5899/Y (NAND2X2MTR)                                   0.059      1.043 f
  U17723/Y (NOR3X4MTR)                                   0.133      1.176 r
  U6400/Y (AOI21X1MTR)                                   0.070      1.245 f
  U4248/Y (NOR2X2MTR)                                    0.113      1.358 r
  U13110/Y (NOR2X1MTR)                                   0.053      1.411 f
  PIM_result_reg_379_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_379_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_507_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U3392/Y (BUFX16MTR)                                    0.074      0.427 r
  U1012/Y (INVX4MTR)                                     0.042      0.469 f
  U7702/Y (BUFX2MTR)                                     0.100      0.569 f
  U12391/Y (CLKNAND2X2MTR)                               0.039      0.608 r
  U394/Y (NAND4X2MTR)                                    0.184      0.793 f
  U12204/Y (INVX2MTR)                                    0.092      0.885 r
  U281/Y (NOR2X2MTR)                                     0.058      0.943 f
  U3786/Y (NAND2X2MTR)                                   0.041      0.984 r
  U5899/Y (NAND2X2MTR)                                   0.059      1.043 f
  U17723/Y (NOR3X4MTR)                                   0.133      1.176 r
  U6400/Y (AOI21X1MTR)                                   0.070      1.245 f
  U4248/Y (NOR2X2MTR)                                    0.113      1.358 r
  U13111/Y (NOR2X1MTR)                                   0.053      1.411 f
  PIM_result_reg_507_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_507_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U355/Y (NOR2X6MTR)                                     0.085      0.928 r
  U7244/Y (INVX2MTR)                                     0.048      0.976 f
  U8112/Y (NOR2X4MTR)                                    0.097      1.073 r
  U308/Y (NOR2X2MTR)                                     0.053      1.126 f
  U9474/Y (NAND3X4MTR)                                   0.055      1.181 r
  U8772/Y (NAND2BX4MTR)                                  0.075      1.256 r
  U2696/Y (AOI22X2MTR)                                   0.064      1.319 f
  U15249/Y (NOR2X1MTR)                                   0.069      1.389 r
  PIM_result_reg_13_/D (DFFRHQX4MTR)                     0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_13_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_141_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U355/Y (NOR2X6MTR)                                     0.085      0.928 r
  U7244/Y (INVX2MTR)                                     0.048      0.976 f
  U8112/Y (NOR2X4MTR)                                    0.097      1.073 r
  U308/Y (NOR2X2MTR)                                     0.053      1.126 f
  U9474/Y (NAND3X4MTR)                                   0.055      1.181 r
  U8772/Y (NAND2BX4MTR)                                  0.075      1.256 r
  U2696/Y (AOI22X2MTR)                                   0.064      1.319 f
  U15248/Y (NOR2X1MTR)                                   0.069      1.389 r
  PIM_result_reg_141_/D (DFFRHQX4MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_141_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_269_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U355/Y (NOR2X6MTR)                                     0.085      0.928 r
  U7244/Y (INVX2MTR)                                     0.048      0.976 f
  U8112/Y (NOR2X4MTR)                                    0.097      1.073 r
  U308/Y (NOR2X2MTR)                                     0.053      1.126 f
  U9474/Y (NAND3X4MTR)                                   0.055      1.181 r
  U8772/Y (NAND2BX4MTR)                                  0.075      1.256 r
  U2696/Y (AOI22X2MTR)                                   0.064      1.319 f
  U11528/Y (NOR2X1MTR)                                   0.069      1.389 r
  PIM_result_reg_269_/D (DFFRHQX4MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_269_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_397_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U355/Y (NOR2X6MTR)                                     0.085      0.928 r
  U7244/Y (INVX2MTR)                                     0.048      0.976 f
  U8112/Y (NOR2X4MTR)                                    0.097      1.073 r
  U308/Y (NOR2X2MTR)                                     0.053      1.126 f
  U9474/Y (NAND3X4MTR)                                   0.055      1.181 r
  U8772/Y (NAND2BX4MTR)                                  0.075      1.256 r
  U2696/Y (AOI22X2MTR)                                   0.064      1.319 f
  U3694/Y (NOR2X1MTR)                                    0.069      1.389 r
  PIM_result_reg_397_/D (DFFRHQX4MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_397_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8938/Y (INVX24MTR)                                    0.040      0.363 r
  U8491/Y (INVX20MTR)                                    0.029      0.392 f
  U7107/Y (INVX10MTR)                                    0.029      0.422 r
  U7485/Y (CLKNAND2X2MTR)                                0.047      0.469 f
  U10064/Y (OR2X4MTR)                                    0.087      0.556 f
  U7810/Y (NAND3X4MTR)                                   0.041      0.597 r
  U694/Y (INVX4MTR)                                      0.043      0.640 f
  U968/Y (CLKNAND2X4MTR)                                 0.043      0.683 r
  U909/Y (NAND2X4MTR)                                    0.059      0.742 f
  U505/Y (OAI21X3MTR)                                    0.117      0.859 r
  U9630/Y (AOI21X8MTR)                                   0.047      0.906 f
  U9636/Y (OAI21X6MTR)                                   0.043      0.949 r
  U11789/Y (AOI2B1X2MTR)                                 0.065      1.014 f
  U9504/Y (XNOR2X1MTR)                                   0.079      1.093 f
  U10392/Y (NAND2BX2MTR)                                 0.064      1.156 r
  U5976/Y (NAND2X1MTR)                                   0.084      1.240 f
  U12813/Y (NOR2BX4MTR)                                  0.089      1.330 r
  U2667/Y (OAI22X1MTR)                                   0.072      1.402 f
  U0_BANK_TOP/vACC_1_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_365_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U769/Y (BUFX14MTR)                                     0.072      0.462 f
  U643/Y (INVX2MTR)                                      0.060      0.522 r
  U10877/Y (CLKNAND2X2MTR)                               0.053      0.575 f
  U3944/Y (NAND4X2MTR)                                   0.057      0.631 r
  U8276/Y (NOR2X1MTR)                                    0.065      0.696 f
  U7297/Y (NAND3X4MTR)                                   0.058      0.754 r
  U9072/Y (NOR2X8MTR)                                    0.031      0.785 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.849 r
  U2334/Y (AND2X2MTR)                                    0.128      0.977 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.062 f
  U960/Y (NOR3X4MTR)                                     0.127      1.189 r
  U3709/Y (INVX2MTR)                                     0.054      1.243 f
  U4268/Y (AOI2B1X2MTR)                                  0.113      1.355 r
  U6369/Y (NOR2X1MTR)                                    0.055      1.410 f
  PIM_result_reg_365_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_365_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_493_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U769/Y (BUFX14MTR)                                     0.072      0.462 f
  U643/Y (INVX2MTR)                                      0.060      0.522 r
  U10877/Y (CLKNAND2X2MTR)                               0.053      0.575 f
  U3944/Y (NAND4X2MTR)                                   0.057      0.631 r
  U8276/Y (NOR2X1MTR)                                    0.065      0.696 f
  U7297/Y (NAND3X4MTR)                                   0.058      0.754 r
  U9072/Y (NOR2X8MTR)                                    0.031      0.785 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.849 r
  U2334/Y (AND2X2MTR)                                    0.128      0.977 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.062 f
  U960/Y (NOR3X4MTR)                                     0.127      1.189 r
  U3709/Y (INVX2MTR)                                     0.054      1.243 f
  U4268/Y (AOI2B1X2MTR)                                  0.113      1.355 r
  U11482/Y (NOR2X1MTR)                                   0.055      1.410 f
  PIM_result_reg_493_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_493_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_109_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U769/Y (BUFX14MTR)                                     0.072      0.462 f
  U643/Y (INVX2MTR)                                      0.060      0.522 r
  U10877/Y (CLKNAND2X2MTR)                               0.053      0.575 f
  U3944/Y (NAND4X2MTR)                                   0.057      0.631 r
  U8276/Y (NOR2X1MTR)                                    0.065      0.696 f
  U7297/Y (NAND3X4MTR)                                   0.058      0.754 r
  U9072/Y (NOR2X8MTR)                                    0.031      0.785 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.849 r
  U2334/Y (AND2X2MTR)                                    0.128      0.977 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.062 f
  U960/Y (NOR3X4MTR)                                     0.127      1.189 r
  U3709/Y (INVX2MTR)                                     0.054      1.243 f
  U4268/Y (AOI2B1X2MTR)                                  0.113      1.355 r
  U6370/Y (NOR2X1MTR)                                    0.055      1.410 f
  PIM_result_reg_109_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_109_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_237_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U769/Y (BUFX14MTR)                                     0.072      0.462 f
  U643/Y (INVX2MTR)                                      0.060      0.522 r
  U10877/Y (CLKNAND2X2MTR)                               0.053      0.575 f
  U3944/Y (NAND4X2MTR)                                   0.057      0.631 r
  U8276/Y (NOR2X1MTR)                                    0.065      0.696 f
  U7297/Y (NAND3X4MTR)                                   0.058      0.754 r
  U9072/Y (NOR2X8MTR)                                    0.031      0.785 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.849 r
  U2334/Y (AND2X2MTR)                                    0.128      0.977 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.062 f
  U960/Y (NOR3X4MTR)                                     0.127      1.189 r
  U3709/Y (INVX2MTR)                                     0.054      1.243 f
  U4268/Y (AOI2B1X2MTR)                                  0.113      1.355 r
  U6361/Y (NOR2X1MTR)                                    0.055      1.410 f
  PIM_result_reg_237_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_237_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U6007/Y (CLKNAND2X2MTR)                                0.040      0.422 r
  U3389/Y (NAND4X4MTR)                                   0.081      0.504 f
  U8376/Y (NAND2X2MTR)                                   0.062      0.565 r
  U6249/Y (CLKNAND2X4MTR)                                0.075      0.640 f
  U2595/Y (NOR2X4MTR)                                    0.074      0.714 r
  U1643/Y (OAI21X4MTR)                                   0.062      0.776 f
  U1631/Y (AOI21X3MTR)                                   0.099      0.875 r
  U1617/Y (OAI21X3MTR)                                   0.073      0.948 f
  U9552/Y (AOI21X2MTR)                                   0.089      1.037 r
  U9217/Y (XNOR2X2MTR)                                   0.083      1.120 r
  U9216/Y (NAND2X2MTR)                                   0.069      1.189 f
  U9343/Y (NAND3X4MTR)                                   0.069      1.258 r
  U8389/Y (NAND2X1MTR)                                   0.065      1.323 f
  U11344/Y (OAI2BB1X2MTR)                                0.046      1.369 r
  U0_BANK_TOP/vACC_1_reg_2__11_/D (DFFRHQX1MTR)          0.000      1.369 r
  data arrival time                                                 1.369

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.141      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.369
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U992/Y (AOI21X2MTR)                                    0.083      1.074 r
  U2764/Y (XNOR2X2MTR)                                   0.092      1.166 r
  U1304/Y (OAI22X4MTR)                                   0.084      1.249 f
  U1327/Y (AOI21X4MTR)                                   0.097      1.346 r
  U13089/Y (OAI22X2MTR)                                  0.059      1.405 f
  U0_BANK_TOP/vACC_1_reg_7__10_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U10235/Y (NOR2X2MTR)                                   0.077      0.456 r
  U2201/Y (NOR2X3MTR)                                    0.043      0.499 f
  U1486/Y (NAND3X4MTR)                                   0.042      0.542 r
  U7802/Y (AND2X8MTR)                                    0.092      0.633 r
  U9855/Y (INVX2MTR)                                     0.027      0.661 f
  U9795/Y (NAND2BX4MTR)                                  0.082      0.743 f
  U7827/Y (INVX1MTR)                                     0.036      0.779 r
  U5462/Y (OAI21X1MTR)                                   0.088      0.867 f
  U16062/Y (NAND2X1MTR)                                  0.063      0.930 r
  U16053/Y (NAND2X2MTR)                                  0.045      0.975 f
  U13000/Y (AOI2B1X2MTR)                                 0.080      1.055 r
  U11675/Y (OAI2BB1X4MTR)                                0.062      1.117 f
  U233/Y (NAND3X6MTR)                                    0.062      1.179 r
  U10082/Y (NAND2X6MTR)                                  0.054      1.233 f
  U9955/Y (XNOR2X8MTR)                                   0.079      1.312 f
  U15853/Y (OAI22X2MTR)                                  0.070      1.382 r
  U0_BANK_TOP/vACC_2_reg_4__17_/D (DFFRHQX4MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__17_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX2MTR)
                                                         0.171      0.171 r
  U9260/Y (CLKNAND2X4MTR)                                0.074      0.246 f
  U7151/Y (OA22X2MTR)                                    0.164      0.410 f
  U5771/Y (AND3X2MTR)                                    0.110      0.520 f
  U9096/Y (NAND3X4MTR)                                   0.058      0.578 r
  U4611/Y (INVX2MTR)                                     0.053      0.631 f
  U2576/Y (NOR2X4MTR)                                    0.095      0.726 r
  U5007/Y (OAI21X6MTR)                                   0.074      0.800 f
  U9471/Y (AOI21X8MTR)                                   0.079      0.879 r
  U6857/Y (OAI21X6MTR)                                   0.070      0.949 f
  U5934/Y (AOI21X2MTR)                                   0.088      1.037 r
  U2429/Y (XNOR2X2MTR)                                   0.092      1.130 r
  U2428/Y (NAND2X4MTR)                                   0.067      1.197 f
  U1636/Y (OAI211X8MTR)                                  0.055      1.251 r
  U1633/Y (MXI2X8MTR)                                    0.070      1.322 f
  U17748/Y (OAI22X2MTR)                                  0.060      1.382 r
  U0_BANK_TOP/vACC_0_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U1380/Y (CLKNAND2X4MTR)                                0.053      1.227 r
  U6359/Y (NAND2X2MTR)                                   0.064      1.291 f
  U5837/Y (OAI2BB2X1MTR)                                 0.072      1.363 r
  U0_BANK_TOP/vACC_2_reg_1__16_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.147      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5874/Y (INVX3MTR)                                     0.032      1.208 f
  U8806/Y (NOR2X4MTR)                                    0.061      1.269 r
  U1539/Y (INVX3MTR)                                     0.036      1.305 f
  U10511/Y (NAND2X4MTR)                                  0.040      1.345 r
  U19435/Y (OAI22X2MTR)                                  0.047      1.392 f
  U0_BANK_TOP/vACC_2_reg_0__16_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U13310/Y (OAI2BB1X4MTR)                                0.082      0.558 r
  U1011/Y (AOI21X4MTR)                                   0.056      0.613 f
  U2425/Y (CLKNAND2X4MTR)                                0.044      0.657 r
  U3230/Y (NAND2X4MTR)                                   0.047      0.705 f
  U2380/Y (OAI21X6MTR)                                   0.083      0.788 r
  U4447/Y (NAND2X4MTR)                                   0.050      0.839 f
  U10212/Y (NAND2X6MTR)                                  0.053      0.892 r
  U2037/Y (NAND2X8MTR)                                   0.046      0.938 f
  U6670/Y (CLKNAND2X8MTR)                                0.047      0.986 r
  U8092/Y (OAI2BB1X2MTR)                                 0.102      1.088 r
  U1407/Y (XNOR2X2MTR)                                   0.076      1.164 r
  U180/Y (NAND2X4MTR)                                    0.062      1.226 f
  U10313/Y (NAND3X2MTR)                                  0.061      1.287 r
  U7214/Y (INVX3MTR)                                     0.040      1.327 f
  U9329/Y (OAI22X2MTR)                                   0.053      1.380 r
  U0_BANK_TOP/vACC_2_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U16174/Y (CLKNAND2X16MTR)                              0.072      0.285 r
  U1612/Y (INVX16MTR)                                    0.047      0.332 f
  U1750/Y (INVX18MTR)                                    0.049      0.381 r
  U7681/Y (BUFX4MTR)                                     0.088      0.470 r
  U10035/Y (NAND2X2MTR)                                  0.060      0.530 f
  U7878/Y (NOR2X3MTR)                                    0.072      0.601 r
  U15041/Y (NOR2X1MTR)                                   0.061      0.662 f
  U9755/Y (OAI2BB1X2MTR)                                 0.092      0.754 f
  U10616/Y (INVX2MTR)                                    0.038      0.792 r
  U2357/Y (XNOR2X2MTR)                                   0.071      0.863 r
  U1843/Y (NAND2X4MTR)                                   0.055      0.918 f
  U7246/Y (INVX2MTR)                                     0.050      0.968 r
  U1130/Y (NAND2X2MTR)                                   0.049      1.016 f
  U2780/Y (NAND2X1MTR)                                   0.042      1.058 r
  U11693/Y (XNOR2X2MTR)                                  0.106      1.164 r
  U11637/Y (AND3X4MTR)                                   0.112      1.276 r
  U8695/Y (NAND3X4MTR)                                   0.055      1.332 f
  U1134/Y (NOR2X4MTR)                                    0.059      1.390 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U10235/Y (NOR2X2MTR)                                   0.077      0.456 r
  U2201/Y (NOR2X3MTR)                                    0.043      0.499 f
  U1486/Y (NAND3X4MTR)                                   0.042      0.542 r
  U7802/Y (AND2X8MTR)                                    0.092      0.633 r
  U9855/Y (INVX2MTR)                                     0.027      0.661 f
  U9795/Y (NAND2BX4MTR)                                  0.082      0.743 f
  U7827/Y (INVX1MTR)                                     0.036      0.779 r
  U5462/Y (OAI21X1MTR)                                   0.088      0.867 f
  U16062/Y (NAND2X1MTR)                                  0.063      0.930 r
  U16053/Y (NAND2X2MTR)                                  0.045      0.975 f
  U13000/Y (AOI2B1X2MTR)                                 0.080      1.055 r
  U11675/Y (OAI2BB1X4MTR)                                0.062      1.117 f
  U233/Y (NAND3X6MTR)                                    0.062      1.179 r
  U10082/Y (NAND2X6MTR)                                  0.054      1.233 f
  U9955/Y (XNOR2X8MTR)                                   0.079      1.312 f
  U15854/Y (OAI22X2MTR)                                  0.070      1.382 r
  U0_BANK_TOP/vACC_1_reg_4__17_/D (DFFRHQX4MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__17_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.180      0.180 f
  U4122/Y (NAND2X2MTR)                                   0.071      0.251 r
  U1205/Y (INVX2MTR)                                     0.046      0.297 f
  U4726/Y (AOI22X2MTR)                                   0.092      0.389 r
  U4700/Y (AND2X2MTR)                                    0.118      0.507 r
  U14410/Y (NAND3X4MTR)                                  0.088      0.595 f
  U12432/Y (INVX2MTR)                                    0.051      0.646 r
  U8985/Y (AND2X4MTR)                                    0.116      0.762 r
  U5992/Y (NOR2X6MTR)                                    0.040      0.803 f
  U11167/Y (AOI21X8MTR)                                  0.093      0.896 r
  U5878/Y (NAND2X4MTR)                                   0.072      0.968 f
  U13296/Y (OAI2BB1X2MTR)                                0.099      1.066 f
  U263/Y (NOR2X3MTR)                                     0.059      1.125 r
  U1937/Y (OAI21X4MTR)                                   0.047      1.172 f
  U2155/Y (NOR2X4MTR)                                    0.070      1.242 r
  U10044/Y (BUFX4MTR)                                    0.087      1.328 r
  U8478/Y (OAI22X1MTR)                                   0.060      1.388 f
  U0_BANK_TOP/vACC_3_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4437/Y (CLKNAND2X8MTR)                                0.059      1.233 r
  U5334/Y (CLKNAND2X4MTR)                                0.071      1.304 f
  U9097/Y (OAI22X2MTR)                                   0.076      1.379 r
  U0_BANK_TOP/vACC_0_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U10830/Y (NOR2X1MTR)                                   0.061      0.222 f
  U2085/Y (INVX2MTR)                                     0.047      0.269 r
  U2230/Y (INVX2MTR)                                     0.027      0.295 f
  U10988/Y (AND2X1MTR)                                   0.093      0.389 f
  U8497/Y (AOI21X3MTR)                                   0.070      0.459 r
  U9559/Y (NAND3X4MTR)                                   0.073      0.531 f
  U4620/Y (CLKNAND2X4MTR)                                0.046      0.578 r
  U7851/Y (INVX2MTR)                                     0.040      0.618 f
  U8330/Y (NAND2X2MTR)                                   0.052      0.670 r
  U9813/Y (NAND2X2MTR)                                   0.056      0.726 f
  U8227/Y (INVX2MTR)                                     0.051      0.777 r
  U2129/Y (CLKNAND2X2MTR)                                0.078      0.855 f
  U6441/Y (INVX2MTR)                                     0.054      0.909 r
  U3785/Y (AND2X1MTR)                                    0.083      0.992 r
  U6834/Y (OAI2BB1X2MTR)                                 0.102      1.094 r
  U1313/Y (NAND3X4MTR)                                   0.091      1.185 f
  U8633/Y (CLKNAND2X4MTR)                                0.057      1.242 r
  U9354/Y (XNOR2X8MTR)                                   0.077      1.319 r
  U1451/Y (OAI22X1MTR)                                   0.083      1.401 f
  U0_BANK_TOP/vACC_2_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_267_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U8779/Y (NOR2X4MTR)                                    0.102      0.944 r
  U8758/Y (CLKNAND2X4MTR)                                0.059      1.003 f
  U4287/Y (NOR2X3MTR)                                    0.062      1.066 r
  U996/Y (NAND2X2MTR)                                    0.067      1.133 f
  U995/Y (NAND3X4MTR)                                    0.060      1.193 r
  U9412/Y (INVX2MTR)                                     0.032      1.225 f
  U7596/Y (NOR2X2MTR)                                    0.062      1.287 r
  U6807/Y (NOR2X2MTR)                                    0.049      1.336 f
  U10247/Y (NOR2X1MTR)                                   0.053      1.388 r
  PIM_result_reg_267_/D (DFFRHQX2MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_267_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U8779/Y (NOR2X4MTR)                                    0.102      0.944 r
  U8758/Y (CLKNAND2X4MTR)                                0.059      1.003 f
  U4287/Y (NOR2X3MTR)                                    0.062      1.066 r
  U996/Y (NAND2X2MTR)                                    0.067      1.133 f
  U995/Y (NAND3X4MTR)                                    0.060      1.193 r
  U9412/Y (INVX2MTR)                                     0.032      1.225 f
  U7596/Y (NOR2X2MTR)                                    0.062      1.287 r
  U6807/Y (NOR2X2MTR)                                    0.049      1.336 f
  U11456/Y (NOR2X1MTR)                                   0.053      1.388 r
  PIM_result_reg_11_/D (DFFRHQX2MTR)                     0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_11_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_139_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U8779/Y (NOR2X4MTR)                                    0.102      0.944 r
  U8758/Y (CLKNAND2X4MTR)                                0.059      1.003 f
  U4287/Y (NOR2X3MTR)                                    0.062      1.066 r
  U996/Y (NAND2X2MTR)                                    0.067      1.133 f
  U995/Y (NAND3X4MTR)                                    0.060      1.193 r
  U9412/Y (INVX2MTR)                                     0.032      1.225 f
  U7596/Y (NOR2X2MTR)                                    0.062      1.287 r
  U6807/Y (NOR2X2MTR)                                    0.049      1.336 f
  U11455/Y (NOR2X1MTR)                                   0.053      1.388 r
  PIM_result_reg_139_/D (DFFRHQX2MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_139_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4331/Y (NAND2X3MTR)                                   0.060      1.234 r
  U4814/Y (NAND2X2MTR)                                   0.071      1.305 f
  U4378/Y (OAI22X1MTR)                                   0.076      1.382 r
  U0_BANK_TOP/vACC_1_reg_1__18_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5869/Y (CLKNAND2X8MTR)                                0.057      1.233 f
  U9326/Y (INVX2MTR)                                     0.056      1.289 r
  U2631/Y (NOR2X4MTR)                                    0.039      1.328 f
  U12990/Y (OAI22X2MTR)                                  0.053      1.381 r
  U0_BANK_TOP/vACC_2_reg_0__8_/D (DFFRHQX4MTR)           0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U10830/Y (NOR2X1MTR)                                   0.061      0.222 f
  U2085/Y (INVX2MTR)                                     0.047      0.269 r
  U2230/Y (INVX2MTR)                                     0.027      0.295 f
  U10988/Y (AND2X1MTR)                                   0.093      0.389 f
  U8497/Y (AOI21X3MTR)                                   0.070      0.459 r
  U9559/Y (NAND3X4MTR)                                   0.073      0.531 f
  U4620/Y (CLKNAND2X4MTR)                                0.046      0.578 r
  U7851/Y (INVX2MTR)                                     0.040      0.618 f
  U8330/Y (NAND2X2MTR)                                   0.052      0.670 r
  U9813/Y (NAND2X2MTR)                                   0.056      0.726 f
  U8227/Y (INVX2MTR)                                     0.051      0.777 r
  U2129/Y (CLKNAND2X2MTR)                                0.078      0.855 f
  U6441/Y (INVX2MTR)                                     0.054      0.909 r
  U3785/Y (AND2X1MTR)                                    0.083      0.992 r
  U6834/Y (OAI2BB1X2MTR)                                 0.102      1.094 r
  U1313/Y (NAND3X4MTR)                                   0.091      1.185 f
  U3701/Y (NAND2X4MTR)                                   0.063      1.247 r
  U6909/Y (OAI2BB1X2MTR)                                 0.068      1.315 f
  U15488/Y (OAI22X1MTR)                                  0.063      1.379 r
  U0_BANK_TOP/vACC_2_reg_6__18_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5874/Y (INVX3MTR)                                     0.032      1.208 f
  U8806/Y (NOR2X4MTR)                                    0.061      1.269 r
  U1539/Y (INVX3MTR)                                     0.036      1.305 f
  U10511/Y (NAND2X4MTR)                                  0.040      1.345 r
  U19437/Y (OAI22X2MTR)                                  0.047      1.392 f
  U0_BANK_TOP/vACC_1_reg_0__16_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U7548/Y (INVX1MTR)                                     0.079      0.337 r
  U10384/Y (OAI2BB1X2MTR)                                0.106      0.444 r
  U12090/Y (NAND3BX4MTR)                                 0.074      0.518 r
  U8359/Y (NAND2X2MTR)                                   0.051      0.569 f
  U2298/Y (INVX2MTR)                                     0.054      0.623 r
  U7357/Y (NAND2BX2MTR)                                  0.081      0.704 f
  U9762/Y (NAND2X2MTR)                                   0.071      0.775 r
  U17308/Y (INVX1MTR)                                    0.054      0.829 f
  U10588/Y (CLKNAND2X2MTR)                               0.046      0.875 r
  U9637/Y (INVX1MTR)                                     0.039      0.915 f
  U2866/Y (AND2X2MTR)                                    0.084      0.999 f
  U5344/Y (AOI21X3MTR)                                   0.078      1.077 r
  U2590/Y (XNOR2X2MTR)                                   0.084      1.161 r
  U1772/Y (NAND2X3MTR)                                   0.058      1.219 f
  U9312/Y (NAND3X4MTR)                                   0.053      1.272 r
  U7415/Y (INVX2MTR)                                     0.050      1.322 f
  U6357/Y (OAI22X2MTR)                                   0.057      1.379 r
  U0_BANK_TOP/vACC_3_reg_7__15_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_53_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.046      0.555 r
  U16040/Y (CLKNAND2X2MTR)                               0.055      0.610 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.660 r
  U12172/Y (INVX2MTR)                                    0.065      0.725 f
  U10698/Y (AND2X4MTR)                                   0.087      0.812 f
  U8186/Y (CLKNAND2X4MTR)                                0.043      0.855 r
  U7658/Y (NOR2X4MTR)                                    0.031      0.887 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.947 r
  U5897/Y (INVX2MTR)                                     0.052      0.999 f
  U14755/Y (OAI21X1MTR)                                  0.071      1.070 r
  U11683/Y (OAI211X2MTR)                                 0.083      1.153 f
  U105/Y (AOI211X2MTR)                                   0.168      1.321 r
  U15430/Y (NOR2X1MTR)                                   0.067      1.388 f
  PIM_result_reg_53_/D (DFFRHQX2MTR)                     0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_53_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_181_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.046      0.555 r
  U16040/Y (CLKNAND2X2MTR)                               0.055      0.610 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.660 r
  U12172/Y (INVX2MTR)                                    0.065      0.725 f
  U10698/Y (AND2X4MTR)                                   0.087      0.812 f
  U8186/Y (CLKNAND2X4MTR)                                0.043      0.855 r
  U7658/Y (NOR2X4MTR)                                    0.031      0.887 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.947 r
  U5897/Y (INVX2MTR)                                     0.052      0.999 f
  U14755/Y (OAI21X1MTR)                                  0.071      1.070 r
  U11683/Y (OAI211X2MTR)                                 0.083      1.153 f
  U105/Y (AOI211X2MTR)                                   0.168      1.321 r
  U15429/Y (NOR2X1MTR)                                   0.067      1.388 f
  PIM_result_reg_181_/D (DFFRHQX2MTR)                    0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_181_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_309_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.046      0.555 r
  U16040/Y (CLKNAND2X2MTR)                               0.055      0.610 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.660 r
  U12172/Y (INVX2MTR)                                    0.065      0.725 f
  U10698/Y (AND2X4MTR)                                   0.087      0.812 f
  U8186/Y (CLKNAND2X4MTR)                                0.043      0.855 r
  U7658/Y (NOR2X4MTR)                                    0.031      0.887 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.947 r
  U5897/Y (INVX2MTR)                                     0.052      0.999 f
  U14755/Y (OAI21X1MTR)                                  0.071      1.070 r
  U11683/Y (OAI211X2MTR)                                 0.083      1.153 f
  U105/Y (AOI211X2MTR)                                   0.168      1.321 r
  U15428/Y (NOR2X1MTR)                                   0.067      1.388 f
  PIM_result_reg_309_/D (DFFRHQX2MTR)                    0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_309_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_437_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.046      0.555 r
  U16040/Y (CLKNAND2X2MTR)                               0.055      0.610 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.660 r
  U12172/Y (INVX2MTR)                                    0.065      0.725 f
  U10698/Y (AND2X4MTR)                                   0.087      0.812 f
  U8186/Y (CLKNAND2X4MTR)                                0.043      0.855 r
  U7658/Y (NOR2X4MTR)                                    0.031      0.887 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.947 r
  U5897/Y (INVX2MTR)                                     0.052      0.999 f
  U14755/Y (OAI21X1MTR)                                  0.071      1.070 r
  U11683/Y (OAI211X2MTR)                                 0.083      1.153 f
  U105/Y (AOI211X2MTR)                                   0.168      1.321 r
  U15427/Y (NOR2X1MTR)                                   0.067      1.388 f
  PIM_result_reg_437_/D (DFFRHQX2MTR)                    0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_437_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_395_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U8779/Y (NOR2X4MTR)                                    0.102      0.944 r
  U8758/Y (CLKNAND2X4MTR)                                0.059      1.003 f
  U4287/Y (NOR2X3MTR)                                    0.062      1.066 r
  U996/Y (NAND2X2MTR)                                    0.067      1.133 f
  U995/Y (NAND3X4MTR)                                    0.060      1.193 r
  U9412/Y (INVX2MTR)                                     0.032      1.225 f
  U7596/Y (NOR2X2MTR)                                    0.062      1.287 r
  U3691/Y (OAI2BB1X1MTR)                                 0.104      1.391 r
  PIM_result_reg_395_/D (DFFRHQX2MTR)                    0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_395_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 r
  U12892/Y (INVX2MTR)                                    0.043      0.204 f
  U10156/Y (NOR2X4MTR)                                   0.085      0.290 r
  U1118/Y (BUFX2MTR)                                     0.110      0.400 r
  U7862/Y (AOI21X1MTR)                                   0.077      0.477 f
  U6237/Y (NAND2X2MTR)                                   0.075      0.552 r
  U3382/Y (INVX1MTR)                                     0.048      0.600 f
  U9006/Y (NAND2X2MTR)                                   0.053      0.653 r
  U8259/Y (INVX2MTR)                                     0.050      0.703 f
  U13431/Y (AOI21X4MTR)                                  0.090      0.792 r
  U1554/Y (OAI21X6MTR)                                   0.063      0.855 f
  U3804/Y (INVX4MTR)                                     0.037      0.892 r
  U1335/Y (NOR2X2MTR)                                    0.026      0.918 f
  U8752/Y (NOR2X2MTR)                                    0.066      0.984 r
  U2794/Y (NOR2X2MTR)                                    0.037      1.021 f
  U8075/Y (AOI21X1MTR)                                   0.058      1.079 r
  U9079/Y (OAI2BB1X2MTR)                                 0.052      1.131 f
  U4515/Y (AOI21X2MTR)                                   0.074      1.205 r
  U4505/Y (NAND3X2MTR)                                   0.084      1.288 f
  U11454/Y (OAI2B1X4MTR)                                 0.060      1.349 r
  U10000/Y (OAI22X2MTR)                                  0.059      1.408 f
  U0_BANK_TOP/vACC_3_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8938/Y (INVX24MTR)                                    0.040      0.363 r
  U8491/Y (INVX20MTR)                                    0.029      0.392 f
  U7107/Y (INVX10MTR)                                    0.029      0.422 r
  U7485/Y (CLKNAND2X2MTR)                                0.047      0.469 f
  U10064/Y (OR2X4MTR)                                    0.087      0.556 f
  U7810/Y (NAND3X4MTR)                                   0.041      0.597 r
  U694/Y (INVX4MTR)                                      0.043      0.640 f
  U968/Y (CLKNAND2X4MTR)                                 0.043      0.683 r
  U909/Y (NAND2X4MTR)                                    0.059      0.742 f
  U505/Y (OAI21X3MTR)                                    0.117      0.859 r
  U9630/Y (AOI21X8MTR)                                   0.047      0.906 f
  U9636/Y (OAI21X6MTR)                                   0.043      0.949 r
  U11789/Y (AOI2B1X2MTR)                                 0.065      1.014 f
  U9504/Y (XNOR2X1MTR)                                   0.079      1.093 f
  U10392/Y (NAND2BX2MTR)                                 0.064      1.156 r
  U5976/Y (NAND2X1MTR)                                   0.084      1.240 f
  U12813/Y (NOR2BX4MTR)                                  0.089      1.330 r
  U3672/Y (OAI22X1MTR)                                   0.072      1.402 f
  U0_BANK_TOP/vACC_3_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1252/Y (INVX8MTR)                                     0.032      0.400 f
  U1167/Y (INVX6MTR)                                     0.040      0.441 r
  U10017/Y (NAND2X2MTR)                                  0.042      0.483 f
  U1032/Y (OAI211X2MTR)                                  0.057      0.541 r
  U10249/Y (NAND2X4MTR)                                  0.071      0.611 f
  U1780/Y (NAND2X8MTR)                                   0.064      0.676 r
  U7309/Y (NAND2X8MTR)                                   0.047      0.723 f
  U9703/Y (NAND2X2MTR)                                   0.041      0.764 r
  U8173/Y (NAND2X2MTR)                                   0.039      0.803 f
  U10543/Y (INVX2MTR)                                    0.040      0.843 r
  U1639/Y (AND2X8MTR)                                    0.096      0.939 r
  U1638/Y (NAND2X8MTR)                                   0.051      0.990 f
  U1402/Y (AOI21X4MTR)                                   0.073      1.063 r
  U1603/Y (XNOR2X2MTR)                                   0.084      1.147 r
  U8657/Y (NAND2X4MTR)                                   0.061      1.208 f
  U2243/Y (NAND3X6MTR)                                   0.055      1.264 r
  U2668/Y (MXI2X6MTR)                                    0.058      1.322 f
  U6423/Y (OAI22X1MTR)                                   0.060      1.382 r
  U0_BANK_TOP/vACC_2_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U7919/Y (INVX14MTR)                                    0.038      0.366 f
  U7524/Y (INVX4MTR)                                     0.050      0.417 r
  U11165/Y (NAND2X2MTR)                                  0.053      0.470 f
  U16078/Y (NAND4X4MTR)                                  0.048      0.518 r
  U10967/Y (INVX3MTR)                                    0.035      0.554 f
  U10890/Y (NOR2X6MTR)                                   0.057      0.611 r
  U9856/Y (INVX2MTR)                                     0.034      0.645 f
  U7750/Y (CLKNAND2X2MTR)                                0.053      0.698 r
  U7311/Y (NAND2X2MTR)                                   0.065      0.763 f
  U5442/Y (NOR2X2MTR)                                    0.084      0.846 r
  U7965/Y (INVX1MTR)                                     0.050      0.896 f
  U10521/Y (NOR2X2MTR)                                   0.067      0.963 r
  U2884/Y (NOR2X3MTR)                                    0.043      1.006 f
  U6774/Y (OAI21X6MTR)                                   0.036      1.042 r
  U1782/Y (NAND2X4MTR)                                   0.068      1.109 f
  U13335/Y (NOR2X12MTR)                                  0.075      1.184 r
  U2071/Y (NOR2X4MTR)                                    0.036      1.220 f
  U2501/Y (NOR2X4MTR)                                    0.051      1.271 r
  U10333/Y (OAI2BB1X4MTR)                                0.053      1.324 f
  U16126/Y (OAI22X1MTR)                                  0.057      1.381 r
  U0_BANK_TOP/vACC_0_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U11844/Y (OAI21X8MTR)                                  0.073      0.950 f
  U1576/Y (AOI21X2MTR)                                   0.088      1.038 r
  U6408/Y (XNOR2X2MTR)                                   0.117      1.156 r
  U1636/Y (OAI211X8MTR)                                  0.113      1.269 f
  U18861/Y (OAI2B2X2MTR)                                 0.119      1.388 f
  U0_BANK_TOP/vACC_0_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U7919/Y (INVX14MTR)                                    0.038      0.366 f
  U7524/Y (INVX4MTR)                                     0.050      0.417 r
  U11165/Y (NAND2X2MTR)                                  0.053      0.470 f
  U16078/Y (NAND4X4MTR)                                  0.048      0.518 r
  U10967/Y (INVX3MTR)                                    0.035      0.554 f
  U10890/Y (NOR2X6MTR)                                   0.057      0.611 r
  U9856/Y (INVX2MTR)                                     0.034      0.645 f
  U7750/Y (CLKNAND2X2MTR)                                0.053      0.698 r
  U7311/Y (NAND2X2MTR)                                   0.065      0.763 f
  U5442/Y (NOR2X2MTR)                                    0.084      0.846 r
  U7965/Y (INVX1MTR)                                     0.050      0.896 f
  U10521/Y (NOR2X2MTR)                                   0.067      0.963 r
  U2884/Y (NOR2X3MTR)                                    0.043      1.006 f
  U6774/Y (OAI21X6MTR)                                   0.036      1.042 r
  U1782/Y (NAND2X4MTR)                                   0.068      1.109 f
  U13335/Y (NOR2X12MTR)                                  0.075      1.184 r
  U2071/Y (NOR2X4MTR)                                    0.036      1.220 f
  U2501/Y (NOR2X4MTR)                                    0.051      1.271 r
  U10333/Y (OAI2BB1X4MTR)                                0.053      1.324 f
  U15377/Y (OAI22X1MTR)                                  0.057      1.381 r
  U0_BANK_TOP/vACC_3_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U7919/Y (INVX14MTR)                                    0.038      0.366 f
  U7524/Y (INVX4MTR)                                     0.050      0.417 r
  U11165/Y (NAND2X2MTR)                                  0.053      0.470 f
  U16078/Y (NAND4X4MTR)                                  0.048      0.518 r
  U10967/Y (INVX3MTR)                                    0.035      0.554 f
  U10890/Y (NOR2X6MTR)                                   0.057      0.611 r
  U9856/Y (INVX2MTR)                                     0.034      0.645 f
  U7750/Y (CLKNAND2X2MTR)                                0.053      0.698 r
  U7311/Y (NAND2X2MTR)                                   0.065      0.763 f
  U5442/Y (NOR2X2MTR)                                    0.084      0.846 r
  U7965/Y (INVX1MTR)                                     0.050      0.896 f
  U10521/Y (NOR2X2MTR)                                   0.067      0.963 r
  U2884/Y (NOR2X3MTR)                                    0.043      1.006 f
  U6774/Y (OAI21X6MTR)                                   0.036      1.042 r
  U1782/Y (NAND2X4MTR)                                   0.068      1.109 f
  U13335/Y (NOR2X12MTR)                                  0.075      1.184 r
  U2071/Y (NOR2X4MTR)                                    0.036      1.220 f
  U2501/Y (NOR2X4MTR)                                    0.051      1.271 r
  U10333/Y (OAI2BB1X4MTR)                                0.053      1.324 f
  U16128/Y (OAI22X1MTR)                                  0.057      1.381 r
  U0_BANK_TOP/vACC_1_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 r
  U12892/Y (INVX2MTR)                                    0.043      0.204 f
  U10156/Y (NOR2X4MTR)                                   0.085      0.290 r
  U1118/Y (BUFX2MTR)                                     0.110      0.400 r
  U7862/Y (AOI21X1MTR)                                   0.077      0.477 f
  U6237/Y (NAND2X2MTR)                                   0.075      0.552 r
  U3382/Y (INVX1MTR)                                     0.048      0.600 f
  U9006/Y (NAND2X2MTR)                                   0.053      0.653 r
  U8259/Y (INVX2MTR)                                     0.050      0.703 f
  U13431/Y (AOI21X4MTR)                                  0.090      0.792 r
  U1554/Y (OAI21X6MTR)                                   0.063      0.855 f
  U3804/Y (INVX4MTR)                                     0.037      0.892 r
  U1335/Y (NOR2X2MTR)                                    0.026      0.918 f
  U8752/Y (NOR2X2MTR)                                    0.066      0.984 r
  U2794/Y (NOR2X2MTR)                                    0.037      1.021 f
  U8075/Y (AOI21X1MTR)                                   0.058      1.079 r
  U9079/Y (OAI2BB1X2MTR)                                 0.052      1.131 f
  U4515/Y (AOI21X2MTR)                                   0.074      1.205 r
  U4505/Y (NAND3X2MTR)                                   0.084      1.288 f
  U11454/Y (OAI2B1X4MTR)                                 0.060      1.349 r
  U9993/Y (OAI22X2MTR)                                   0.059      1.408 f
  U0_BANK_TOP/vACC_2_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U7776/Y (NOR2X1MTR)                                    0.060      0.188 r
  U8613/Y (NAND2BX2MTR)                                  0.075      0.263 f
  U849/Y (BUFX4MTR)                                      0.117      0.380 f
  U799/Y (INVX2MTR)                                      0.071      0.452 r
  U710/Y (INVX2MTR)                                      0.057      0.508 f
  U7389/Y (NAND2X2MTR)                                   0.065      0.573 r
  U16540/Y (AND2X4MTR)                                   0.113      0.686 r
  U8909/Y (NOR2X2MTR)                                    0.039      0.725 f
  U7687/Y (NOR2BX4MTR)                                   0.061      0.786 r
  U6047/Y (CLKNAND2X2MTR)                                0.065      0.851 f
  U7833/Y (NAND2BX1MTR)                                  0.125      0.976 f
  U8122/Y (INVX2MTR)                                     0.042      1.018 r
  U9480/Y (OAI21X2MTR)                                   0.054      1.072 f
  U7603/Y (OAI2B11X4MTR)                                 0.044      1.116 r
  U10200/Y (NAND3X4MTR)                                  0.065      1.180 f
  U2239/Y (NOR2X4MTR)                                    0.083      1.263 r
  U7583/Y (BUFX6MTR)                                     0.084      1.347 r
  U17419/Y (OAI22X2MTR)                                  0.043      1.390 f
  U0_BANK_TOP/vACC_0_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U10830/Y (NOR2X1MTR)                                   0.061      0.222 f
  U2085/Y (INVX2MTR)                                     0.047      0.269 r
  U2230/Y (INVX2MTR)                                     0.027      0.295 f
  U10988/Y (AND2X1MTR)                                   0.093      0.389 f
  U8497/Y (AOI21X3MTR)                                   0.070      0.459 r
  U9559/Y (NAND3X4MTR)                                   0.073      0.531 f
  U4620/Y (CLKNAND2X4MTR)                                0.046      0.578 r
  U7851/Y (INVX2MTR)                                     0.040      0.618 f
  U8330/Y (NAND2X2MTR)                                   0.052      0.670 r
  U9813/Y (NAND2X2MTR)                                   0.056      0.726 f
  U8227/Y (INVX2MTR)                                     0.051      0.777 r
  U2129/Y (CLKNAND2X2MTR)                                0.078      0.855 f
  U6441/Y (INVX2MTR)                                     0.054      0.909 r
  U3785/Y (AND2X1MTR)                                    0.083      0.992 r
  U6834/Y (OAI2BB1X2MTR)                                 0.102      1.094 r
  U1313/Y (NAND3X4MTR)                                   0.091      1.185 f
  U8633/Y (CLKNAND2X4MTR)                                0.057      1.242 r
  U9354/Y (XNOR2X8MTR)                                   0.077      1.319 r
  U1453/Y (OAI22X1MTR)                                   0.083      1.401 f
  U0_BANK_TOP/vACC_0_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_108_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U769/Y (BUFX14MTR)                                     0.072      0.462 f
  U643/Y (INVX2MTR)                                      0.060      0.522 r
  U10877/Y (CLKNAND2X2MTR)                               0.053      0.575 f
  U3944/Y (NAND4X2MTR)                                   0.057      0.631 r
  U8276/Y (NOR2X1MTR)                                    0.065      0.696 f
  U7297/Y (NAND3X4MTR)                                   0.058      0.754 r
  U9072/Y (NOR2X8MTR)                                    0.031      0.785 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.849 r
  U2334/Y (AND2X2MTR)                                    0.128      0.977 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.062 f
  U960/Y (NOR3X4MTR)                                     0.127      1.189 r
  U3709/Y (INVX2MTR)                                     0.054      1.243 f
  U4266/Y (AOI21X2MTR)                                   0.112      1.355 r
  U7586/Y (NOR2X1MTR)                                    0.055      1.410 f
  PIM_result_reg_108_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_108_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_236_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U769/Y (BUFX14MTR)                                     0.072      0.462 f
  U643/Y (INVX2MTR)                                      0.060      0.522 r
  U10877/Y (CLKNAND2X2MTR)                               0.053      0.575 f
  U3944/Y (NAND4X2MTR)                                   0.057      0.631 r
  U8276/Y (NOR2X1MTR)                                    0.065      0.696 f
  U7297/Y (NAND3X4MTR)                                   0.058      0.754 r
  U9072/Y (NOR2X8MTR)                                    0.031      0.785 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.849 r
  U2334/Y (AND2X2MTR)                                    0.128      0.977 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.062 f
  U960/Y (NOR3X4MTR)                                     0.127      1.189 r
  U3709/Y (INVX2MTR)                                     0.054      1.243 f
  U4266/Y (AOI21X2MTR)                                   0.112      1.355 r
  U6818/Y (NOR2X1MTR)                                    0.055      1.410 f
  PIM_result_reg_236_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_236_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_364_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U769/Y (BUFX14MTR)                                     0.072      0.462 f
  U643/Y (INVX2MTR)                                      0.060      0.522 r
  U10877/Y (CLKNAND2X2MTR)                               0.053      0.575 f
  U3944/Y (NAND4X2MTR)                                   0.057      0.631 r
  U8276/Y (NOR2X1MTR)                                    0.065      0.696 f
  U7297/Y (NAND3X4MTR)                                   0.058      0.754 r
  U9072/Y (NOR2X8MTR)                                    0.031      0.785 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.849 r
  U2334/Y (AND2X2MTR)                                    0.128      0.977 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.062 f
  U960/Y (NOR3X4MTR)                                     0.127      1.189 r
  U3709/Y (INVX2MTR)                                     0.054      1.243 f
  U4266/Y (AOI21X2MTR)                                   0.112      1.355 r
  U6819/Y (NOR2X1MTR)                                    0.055      1.410 f
  PIM_result_reg_364_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_364_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_492_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U769/Y (BUFX14MTR)                                     0.072      0.462 f
  U643/Y (INVX2MTR)                                      0.060      0.522 r
  U10877/Y (CLKNAND2X2MTR)                               0.053      0.575 f
  U3944/Y (NAND4X2MTR)                                   0.057      0.631 r
  U8276/Y (NOR2X1MTR)                                    0.065      0.696 f
  U7297/Y (NAND3X4MTR)                                   0.058      0.754 r
  U9072/Y (NOR2X8MTR)                                    0.031      0.785 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.849 r
  U2334/Y (AND2X2MTR)                                    0.128      0.977 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.062 f
  U960/Y (NOR3X4MTR)                                     0.127      1.189 r
  U3709/Y (INVX2MTR)                                     0.054      1.243 f
  U4266/Y (AOI21X2MTR)                                   0.112      1.355 r
  U6814/Y (NOR2X1MTR)                                    0.055      1.410 f
  PIM_result_reg_492_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_492_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 r
  U12892/Y (INVX2MTR)                                    0.043      0.204 f
  U10156/Y (NOR2X4MTR)                                   0.085      0.290 r
  U1118/Y (BUFX2MTR)                                     0.110      0.400 r
  U7862/Y (AOI21X1MTR)                                   0.077      0.477 f
  U6237/Y (NAND2X2MTR)                                   0.075      0.552 r
  U3382/Y (INVX1MTR)                                     0.048      0.600 f
  U9006/Y (NAND2X2MTR)                                   0.053      0.653 r
  U8259/Y (INVX2MTR)                                     0.050      0.703 f
  U13431/Y (AOI21X4MTR)                                  0.090      0.792 r
  U1554/Y (OAI21X6MTR)                                   0.063      0.855 f
  U3804/Y (INVX4MTR)                                     0.037      0.892 r
  U1335/Y (NOR2X2MTR)                                    0.026      0.918 f
  U8752/Y (NOR2X2MTR)                                    0.066      0.984 r
  U2794/Y (NOR2X2MTR)                                    0.037      1.021 f
  U8075/Y (AOI21X1MTR)                                   0.058      1.079 r
  U9079/Y (OAI2BB1X2MTR)                                 0.052      1.131 f
  U4515/Y (AOI21X2MTR)                                   0.074      1.205 r
  U4505/Y (NAND3X2MTR)                                   0.084      1.288 f
  U11454/Y (OAI2B1X4MTR)                                 0.060      1.349 r
  U11381/Y (OAI22X2MTR)                                  0.059      1.408 f
  U0_BANK_TOP/vACC_0_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U7020/Y (INVX12MTR)                                    0.030      0.367 f
  U7544/Y (AOI22X1MTR)                                   0.079      0.446 r
  U9087/Y (OAI2BB1X2MTR)                                 0.060      0.505 f
  U2472/Y (NOR2X3MTR)                                    0.069      0.574 r
  U2019/Y (NAND2X6MTR)                                   0.063      0.637 f
  U2017/Y (NOR2X6MTR)                                    0.083      0.720 r
  U660/Y (OAI21X4MTR)                                    0.077      0.797 f
  U8992/Y (AOI21X8MTR)                                   0.073      0.870 r
  U1481/Y (OAI21X6MTR)                                   0.068      0.938 f
  U1699/Y (NAND2X4MTR)                                   0.048      0.986 r
  U1763/Y (NAND2X6MTR)                                   0.053      1.039 f
  U2134/Y (CLKNAND2X8MTR)                                0.040      1.079 r
  U6735/Y (INVX6MTR)                                     0.049      1.128 f
  U13561/Y (INVX6MTR)                                    0.058      1.186 r
  U11282/Y (NAND2X3MTR)                                  0.075      1.260 f
  U4885/Y (OAI22X1MTR)                                   0.074      1.334 r
  U0_BANK_TOP/vACC_3_reg_3__9_/D (DFFRQX2MTR)            0.000      1.334 r
  data arrival time                                                 1.334

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__9_/CK (DFFRQX2MTR)           0.000      1.515 r
  library setup time                                    -0.175      1.340
  data required time                                                1.340
  --------------------------------------------------------------------------
  data required time                                                1.340
  data arrival time                                                -1.334
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U1030/Y (INVX4MTR)                                     0.035      0.685 f
  U902/Y (NAND2X2MTR)                                    0.048      0.733 r
  U8194/Y (NAND3X4MTR)                                   0.058      0.791 f
  U10628/Y (NOR2BX4MTR)                                  0.077      0.868 r
  U8795/Y (NAND2X6MTR)                                   0.067      0.935 f
  U9012/Y (NAND2X8MTR)                                   0.053      0.988 r
  U8042/Y (XNOR2X1MTR)                                   0.076      1.064 r
  U11641/Y (OAI2BB2X2MTR)                                0.071      1.136 f
  U10346/Y (AOI2BB1X2MTR)                                0.086      1.222 r
  U13166/Y (NAND2BX2MTR)                                 0.068      1.289 f
  U3685/Y (OAI2BB1X4MTR)                                 0.053      1.343 r
  U1460/Y (OAI2BB2X2MTR)                                 0.052      1.395 f
  U0_BANK_TOP/vACC_1_reg_3__0_/D (DFFRHQX2MTR)           0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U13310/Y (OAI2BB1X4MTR)                                0.082      0.558 r
  U1011/Y (AOI21X4MTR)                                   0.056      0.613 f
  U2425/Y (CLKNAND2X4MTR)                                0.044      0.657 r
  U3230/Y (NAND2X4MTR)                                   0.047      0.705 f
  U2380/Y (OAI21X6MTR)                                   0.083      0.788 r
  U4447/Y (NAND2X4MTR)                                   0.050      0.839 f
  U10212/Y (NAND2X6MTR)                                  0.053      0.892 r
  U2037/Y (NAND2X8MTR)                                   0.046      0.938 f
  U6670/Y (CLKNAND2X8MTR)                                0.047      0.986 r
  U8092/Y (OAI2BB1X2MTR)                                 0.102      1.088 r
  U1407/Y (XNOR2X2MTR)                                   0.076      1.164 r
  U180/Y (NAND2X4MTR)                                    0.062      1.226 f
  U10313/Y (NAND3X2MTR)                                  0.061      1.287 r
  U7214/Y (INVX3MTR)                                     0.040      1.327 f
  U9328/Y (OAI22X2MTR)                                   0.053      1.380 r
  U0_BANK_TOP/vACC_0_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U13310/Y (OAI2BB1X4MTR)                                0.082      0.558 r
  U1011/Y (AOI21X4MTR)                                   0.056      0.613 f
  U2425/Y (CLKNAND2X4MTR)                                0.044      0.657 r
  U3230/Y (NAND2X4MTR)                                   0.047      0.705 f
  U2380/Y (OAI21X6MTR)                                   0.083      0.788 r
  U4447/Y (NAND2X4MTR)                                   0.050      0.839 f
  U10212/Y (NAND2X6MTR)                                  0.053      0.892 r
  U2037/Y (NAND2X8MTR)                                   0.046      0.938 f
  U6670/Y (CLKNAND2X8MTR)                                0.047      0.986 r
  U8092/Y (OAI2BB1X2MTR)                                 0.102      1.088 r
  U1407/Y (XNOR2X2MTR)                                   0.076      1.164 r
  U180/Y (NAND2X4MTR)                                    0.062      1.226 f
  U10313/Y (NAND3X2MTR)                                  0.061      1.287 r
  U7214/Y (INVX3MTR)                                     0.040      1.327 f
  U17366/Y (OAI22X2MTR)                                  0.053      1.380 r
  U0_BANK_TOP/vACC_3_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_43_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U9925/Y (INVX6MTR)                                     0.034      0.459 f
  U17032/Y (NAND2X2MTR)                                  0.041      0.500 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.629 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.724 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.787 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.861 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.941 f
  U4905/Y (NOR2X2MTR)                                    0.104      1.044 r
  U5880/Y (NAND2BX2MTR)                                  0.095      1.140 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.054      1.246 r
  U2408/Y (AOI21X2MTR)                                   0.077      1.323 f
  U15346/Y (NOR2X1MTR)                                   0.063      1.387 r
  PIM_result_reg_43_/D (DFFRHQX2MTR)                     0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_43_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_171_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U9925/Y (INVX6MTR)                                     0.034      0.459 f
  U17032/Y (NAND2X2MTR)                                  0.041      0.500 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.629 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.724 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.787 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.861 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.941 f
  U4905/Y (NOR2X2MTR)                                    0.104      1.044 r
  U5880/Y (NAND2BX2MTR)                                  0.095      1.140 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.054      1.246 r
  U2408/Y (AOI21X2MTR)                                   0.077      1.323 f
  U15345/Y (NOR2X1MTR)                                   0.063      1.387 r
  PIM_result_reg_171_/D (DFFRHQX2MTR)                    0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_171_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_299_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U9925/Y (INVX6MTR)                                     0.034      0.459 f
  U17032/Y (NAND2X2MTR)                                  0.041      0.500 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.629 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.724 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.787 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.861 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.941 f
  U4905/Y (NOR2X2MTR)                                    0.104      1.044 r
  U5880/Y (NAND2BX2MTR)                                  0.095      1.140 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.054      1.246 r
  U2408/Y (AOI21X2MTR)                                   0.077      1.323 f
  U15344/Y (NOR2X1MTR)                                   0.063      1.387 r
  PIM_result_reg_299_/D (DFFRHQX2MTR)                    0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_299_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_427_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U9925/Y (INVX6MTR)                                     0.034      0.459 f
  U17032/Y (NAND2X2MTR)                                  0.041      0.500 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.629 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.724 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.787 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.861 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.941 f
  U4905/Y (NOR2X2MTR)                                    0.104      1.044 r
  U5880/Y (NAND2BX2MTR)                                  0.095      1.140 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.054      1.246 r
  U2408/Y (AOI21X2MTR)                                   0.077      1.323 f
  U11534/Y (NOR2X1MTR)                                   0.063      1.387 r
  PIM_result_reg_427_/D (DFFRHQX2MTR)                    0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_427_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U1573/Y (CLKNAND2X2MTR)                                0.051      1.254 r
  U13182/Y (CLKNAND2X4MTR)                               0.048      1.303 f
  U9350/Y (INVX4MTR)                                     0.045      1.347 r
  U17134/Y (OAI22X2MTR)                                  0.044      1.391 f
  U0_BANK_TOP/vACC_1_reg_5__21_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_67_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.076      0.947 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.012 f
  U4866/Y (INVX2MTR)                                     0.059      1.070 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.137 f
  U11620/Y (OAI211X2MTR)                                 0.096      1.233 r
  U10344/Y (NOR2X2MTR)                                   0.059      1.293 f
  U15693/Y (NOR2X1MTR)                                   0.051      1.344 r
  PIM_result_reg_67_/D (DFFRQX2MTR)                      0.000      1.344 r
  data arrival time                                                 1.344

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_67_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.344
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_195_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.076      0.947 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.012 f
  U4866/Y (INVX2MTR)                                     0.059      1.070 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.137 f
  U11620/Y (OAI211X2MTR)                                 0.096      1.233 r
  U10344/Y (NOR2X2MTR)                                   0.059      1.293 f
  U15659/Y (NOR2X1MTR)                                   0.051      1.344 r
  PIM_result_reg_195_/D (DFFRQX2MTR)                     0.000      1.344 r
  data arrival time                                                 1.344

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_195_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.344
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_451_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.076      0.947 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.012 f
  U4866/Y (INVX2MTR)                                     0.059      1.070 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.137 f
  U11620/Y (OAI211X2MTR)                                 0.096      1.233 r
  U10344/Y (NOR2X2MTR)                                   0.059      1.293 f
  U15589/Y (NOR2X1MTR)                                   0.051      1.344 r
  PIM_result_reg_451_/D (DFFRQX2MTR)                     0.000      1.344 r
  data arrival time                                                 1.344

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_451_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.344
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_323_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4415/Y (NAND2X4MTR)                                   0.055      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.085      0.818 r
  U3803/Y (NAND2X4MTR)                                   0.053      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.076      0.947 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.012 f
  U4866/Y (INVX2MTR)                                     0.059      1.070 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.137 f
  U11620/Y (OAI211X2MTR)                                 0.096      1.233 r
  U10344/Y (NOR2X2MTR)                                   0.059      1.293 f
  U15624/Y (NOR2X1MTR)                                   0.051      1.344 r
  PIM_result_reg_323_/D (DFFRQX2MTR)                     0.000      1.344 r
  data arrival time                                                 1.344

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_323_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.344
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1231/Y (INVX14MTR)                                    0.033      0.402 f
  U9348/Y (OAI2B2X8MTR)                                  0.050      0.452 r
  U12116/Y (AOI21X4MTR)                                  0.041      0.493 f
  U12823/Y (OAI2BB1X4MTR)                                0.045      0.537 r
  U1245/Y (NAND2X4MTR)                                   0.039      0.577 f
  U3223/Y (INVX2MTR)                                     0.053      0.630 r
  U16378/Y (NAND2X2MTR)                                  0.063      0.693 f
  U1945/Y (OA21X4MTR)                                    0.151      0.844 f
  U1944/Y (NOR2BX8MTR)                                   0.077      0.921 f
  U12917/Y (OAI21X4MTR)                                  0.078      1.000 r
  U305/Y (INVX4MTR)                                      0.045      1.044 f
  U9461/Y (NAND2X8MTR)                                   0.050      1.095 r
  U1786/Y (CLKNAND2X4MTR)                                0.080      1.175 f
  U15125/Y (NAND2X1MTR)                                  0.058      1.233 r
  U15495/Y (OAI22X2MTR)                                  0.052      1.285 f
  U6617/Y (OAI21BX1MTR)                                  0.121      1.406 f
  U0_BANK_TOP/vACC_2_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_254_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16980/Y (NAND2X2MTR)                                  0.042      0.511 r
  U15961/Y (NAND4X4MTR)                                  0.088      0.599 f
  U16982/Y (INVX2MTR)                                    0.083      0.682 r
  U17209/Y (AND2X4MTR)                                   0.112      0.794 r
  U4396/Y (AND2X2MTR)                                    0.098      0.892 r
  U2331/Y (NAND2X2MTR)                                   0.087      0.979 f
  U17726/Y (NAND3X2MTR)                                  0.062      1.042 r
  U10983/Y (OAI21BX4MTR)                                 0.078      1.120 r
  U10980/Y (NOR2X3MTR)                                   0.038      1.158 f
  U10349/Y (NAND2X2MTR)                                  0.039      1.196 r
  U3698/Y (AND2X2MTR)                                    0.106      1.303 r
  U4254/Y (NOR2X4MTR)                                    0.038      1.340 f
  U11435/Y (NOR2X1MTR)                                   0.050      1.391 r
  PIM_result_reg_254_/D (DFFRHQX4MTR)                    0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_254_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U10235/Y (NOR2X2MTR)                                   0.043      0.385 f
  U2201/Y (NOR2X3MTR)                                    0.064      0.449 r
  U1486/Y (NAND3X4MTR)                                   0.068      0.517 f
  U2559/Y (CLKNAND2X4MTR)                                0.051      0.568 r
  U950/Y (NAND2X4MTR)                                    0.057      0.624 f
  U5476/Y (NOR2X6MTR)                                    0.075      0.700 r
  U5643/Y (OAI21X6MTR)                                   0.073      0.772 f
  U9129/Y (AOI21X8MTR)                                   0.081      0.854 r
  U1423/Y (OAI21X6MTR)                                   0.068      0.922 f
  U221/Y (XNOR2X1MTR)                                    0.113      1.035 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.153 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.211 f
  U7187/Y (MXI2X2MTR)                                    0.105      1.316 r
  U4817/Y (OAI2BB2X1MTR)                                 0.089      1.405 f
  U0_BANK_TOP/vACC_3_reg_4__0_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U5863/Y (BUFX8MTR)                                     0.075      1.084 f
  U5163/Y (AOI21X1MTR)                                   0.065      1.149 r
  U8639/Y (NAND2X2MTR)                                   0.058      1.208 f
  U5975/Y (CLKNAND2X2MTR)                                0.049      1.257 r
  U10098/Y (OAI22X4MTR)                                  0.062      1.319 f
  U11372/Y (OAI22X2MTR)                                  0.061      1.380 r
  U0_BANK_TOP/vACC_3_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U1339/Y (INVX2MTR)                                     0.050      1.254 r
  U2616/Y (AOI21X4MTR)                                   0.060      1.314 f
  U11444/Y (OAI22X2MTR)                                  0.062      1.376 r
  U0_BANK_TOP/vACC_3_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX2MTR)
                                                         0.171      0.171 r
  U9260/Y (CLKNAND2X4MTR)                                0.074      0.246 f
  U7151/Y (OA22X2MTR)                                    0.164      0.410 f
  U5771/Y (AND3X2MTR)                                    0.110      0.520 f
  U9096/Y (NAND3X4MTR)                                   0.058      0.578 r
  U4611/Y (INVX2MTR)                                     0.053      0.631 f
  U2576/Y (NOR2X4MTR)                                    0.095      0.726 r
  U5007/Y (OAI21X6MTR)                                   0.074      0.800 f
  U9471/Y (AOI21X8MTR)                                   0.079      0.879 r
  U6857/Y (OAI21X6MTR)                                   0.070      0.949 f
  U4763/Y (AOI21X2MTR)                                   0.096      1.045 r
  U1349/Y (XNOR2X2MTR)                                   0.082      1.127 r
  U184/Y (CLKNAND2X2MTR)                                 0.070      1.197 f
  U1350/Y (NAND3X4MTR)                                   0.072      1.269 r
  U11530/Y (OAI2B2X2MTR)                                 0.110      1.379 r
  U0_BANK_TOP/vACC_1_reg_5__10_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U7020/Y (INVX12MTR)                                    0.030      0.367 f
  U7544/Y (AOI22X1MTR)                                   0.079      0.446 r
  U9087/Y (OAI2BB1X2MTR)                                 0.060      0.505 f
  U2472/Y (NOR2X3MTR)                                    0.069      0.574 r
  U2019/Y (NAND2X6MTR)                                   0.063      0.637 f
  U2017/Y (NOR2X6MTR)                                    0.083      0.720 r
  U660/Y (OAI21X4MTR)                                    0.077      0.797 f
  U8992/Y (AOI21X8MTR)                                   0.073      0.870 r
  U1481/Y (OAI21X6MTR)                                   0.068      0.938 f
  U1699/Y (NAND2X4MTR)                                   0.048      0.986 r
  U1763/Y (NAND2X6MTR)                                   0.053      1.039 f
  U2134/Y (CLKNAND2X8MTR)                                0.040      1.079 r
  U6735/Y (INVX6MTR)                                     0.049      1.128 f
  U13561/Y (INVX6MTR)                                    0.058      1.186 r
  U11282/Y (NAND2X3MTR)                                  0.075      1.260 f
  U4809/Y (OAI22X1MTR)                                   0.074      1.334 r
  U0_BANK_TOP/vACC_3_reg_3__10_/D (DFFRQX2MTR)           0.000      1.334 r
  data arrival time                                                 1.334

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__10_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.175      1.340
  data required time                                                1.340
  --------------------------------------------------------------------------
  data required time                                                1.340
  data arrival time                                                -1.334
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U6508/Y (CLKNAND2X2MTR)                                0.038      1.029 r
  U8693/Y (CLKNAND2X2MTR)                                0.044      1.073 f
  U4839/Y (XNOR2X2MTR)                                   0.074      1.147 f
  U8662/Y (OAI22X4MTR)                                   0.082      1.230 r
  U9377/Y (NOR2X4MTR)                                    0.050      1.279 f
  U17192/Y (OAI22X2MTR)                                  0.053      1.332 r
  U0_BANK_TOP/vACC_0_reg_7__11_/D (DFFRQX2MTR)           0.000      1.332 r
  data arrival time                                                 1.332

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__11_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.332
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U4835/Y (INVX16MTR)                                    0.030      0.399 f
  U1260/Y (INVX8MTR)                                     0.028      0.427 r
  U10014/Y (CLKNAND2X4MTR)                               0.038      0.465 f
  U3765/Y (AOI21X4MTR)                                   0.074      0.539 r
  U1121/Y (NOR2X2MTR)                                    0.047      0.586 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.637 r
  U1018/Y (INVX4MTR)                                     0.034      0.671 f
  U8915/Y (NAND2X6MTR)                                   0.034      0.704 r
  U903/Y (INVX4MTR)                                      0.028      0.733 f
  U16153/Y (NOR2X4MTR)                                   0.053      0.786 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U7660/Y (NAND2X4MTR)                                   0.062      0.904 r
  U6650/Y (NAND2X8MTR)                                   0.054      0.957 f
  U7631/Y (NAND2X12MTR)                                  0.047      1.004 r
  U7618/Y (MXI2X6MTR)                                    0.064      1.068 r
  U8721/Y (NAND2X4MTR)                                   0.047      1.115 f
  U2560/Y (OAI22X4MTR)                                   0.061      1.176 r
  U9340/Y (NOR2X4MTR)                                    0.045      1.221 f
  U4313/Y (BUFX2MTR)                                     0.100      1.321 f
  U17310/Y (OAI22X2MTR)                                  0.057      1.378 r
  U0_BANK_TOP/vACC_2_reg_6__11_/D (DFFRHQX4MTR)          0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_50_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.300 f
  U8516/Y (INVX12MTR)                                    0.047      0.347 r
  U2158/Y (BUFX4MTR)                                     0.085      0.432 r
  U11047/Y (INVX4MTR)                                    0.047      0.479 f
  U16515/Y (NAND2X2MTR)                                  0.052      0.531 r
  U3321/Y (INVX1MTR)                                     0.040      0.571 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.625 r
  U3116/Y (NAND2X2MTR)                                   0.081      0.706 f
  U3028/Y (INVX2MTR)                                     0.087      0.794 r
  U13799/Y (OAI22X1MTR)                                  0.088      0.882 f
  U6421/Y (AOI211X1MTR)                                  0.115      0.996 r
  U8367/Y (OAI211X1MTR)                                  0.117      1.113 f
  U8446/Y (AOI211X1MTR)                                  0.200      1.313 r
  U11544/Y (NOR2X1MTR)                                   0.062      1.375 f
  PIM_result_reg_50_/D (DFFRQX2MTR)                      0.000      1.375 f
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_50_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_178_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.300 f
  U8516/Y (INVX12MTR)                                    0.047      0.347 r
  U2158/Y (BUFX4MTR)                                     0.085      0.432 r
  U11047/Y (INVX4MTR)                                    0.047      0.479 f
  U16515/Y (NAND2X2MTR)                                  0.052      0.531 r
  U3321/Y (INVX1MTR)                                     0.040      0.571 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.625 r
  U3116/Y (NAND2X2MTR)                                   0.081      0.706 f
  U3028/Y (INVX2MTR)                                     0.087      0.794 r
  U13799/Y (OAI22X1MTR)                                  0.088      0.882 f
  U6421/Y (AOI211X1MTR)                                  0.115      0.996 r
  U8367/Y (OAI211X1MTR)                                  0.117      1.113 f
  U8446/Y (AOI211X1MTR)                                  0.200      1.313 r
  U11555/Y (NOR2X1MTR)                                   0.062      1.375 f
  PIM_result_reg_178_/D (DFFRQX2MTR)                     0.000      1.375 f
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_178_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_306_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.300 f
  U8516/Y (INVX12MTR)                                    0.047      0.347 r
  U2158/Y (BUFX4MTR)                                     0.085      0.432 r
  U11047/Y (INVX4MTR)                                    0.047      0.479 f
  U16515/Y (NAND2X2MTR)                                  0.052      0.531 r
  U3321/Y (INVX1MTR)                                     0.040      0.571 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.625 r
  U3116/Y (NAND2X2MTR)                                   0.081      0.706 f
  U3028/Y (INVX2MTR)                                     0.087      0.794 r
  U13799/Y (OAI22X1MTR)                                  0.088      0.882 f
  U6421/Y (AOI211X1MTR)                                  0.115      0.996 r
  U8367/Y (OAI211X1MTR)                                  0.117      1.113 f
  U8446/Y (AOI211X1MTR)                                  0.200      1.313 r
  U11560/Y (NOR2X1MTR)                                   0.062      1.375 f
  PIM_result_reg_306_/D (DFFRQX2MTR)                     0.000      1.375 f
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_306_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_434_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.300 f
  U8516/Y (INVX12MTR)                                    0.047      0.347 r
  U2158/Y (BUFX4MTR)                                     0.085      0.432 r
  U11047/Y (INVX4MTR)                                    0.047      0.479 f
  U16515/Y (NAND2X2MTR)                                  0.052      0.531 r
  U3321/Y (INVX1MTR)                                     0.040      0.571 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.625 r
  U3116/Y (NAND2X2MTR)                                   0.081      0.706 f
  U3028/Y (INVX2MTR)                                     0.087      0.794 r
  U13799/Y (OAI22X1MTR)                                  0.088      0.882 f
  U6421/Y (AOI211X1MTR)                                  0.115      0.996 r
  U8367/Y (OAI211X1MTR)                                  0.117      1.113 f
  U8446/Y (AOI211X1MTR)                                  0.200      1.313 r
  U11562/Y (NOR2X1MTR)                                   0.062      1.375 f
  PIM_result_reg_434_/D (DFFRQX2MTR)                     0.000      1.375 f
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_434_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U7004/Y (BUFX10MTR)                                    0.111      0.381 f
  U7325/Y (INVX8MTR)                                     0.050      0.431 r
  U16723/Y (NAND2X4MTR)                                  0.040      0.471 f
  U6767/Y (AND2X8MTR)                                    0.068      0.539 f
  U1027/Y (NAND2X4MTR)                                   0.038      0.577 r
  U8346/Y (NAND2X4MTR)                                   0.041      0.619 f
  U5360/Y (CLKNAND2X2MTR)                                0.076      0.694 r
  U5353/Y (NOR2BX2MTR)                                   0.135      0.829 r
  U13177/Y (CLKNAND2X2MTR)                               0.069      0.898 f
  U5912/Y (NOR2X1MTR)                                    0.069      0.967 r
  U2175/Y (CLKNAND2X2MTR)                                0.065      1.032 f
  U9452/Y (CLKNAND2X4MTR)                                0.058      1.090 r
  U2728/Y (AND2X2MTR)                                    0.105      1.195 r
  U6667/Y (NAND3X3MTR)                                   0.070      1.264 f
  U10259/Y (NAND3X4MTR)                                  0.057      1.321 r
  U6914/Y (OAI22X1MTR)                                   0.065      1.386 f
  U0_BANK_TOP/vACC_2_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U16430/Y (CLKNAND2X16MTR)                              0.062      0.302 f
  U10570/Y (BUFX20MTR)                                   0.085      0.387 f
  U9376/Y (NOR2X12MTR)                                   0.052      0.438 r
  U1509/Y (INVX4MTR)                                     0.042      0.480 f
  U583/Y (NOR2X8MTR)                                     0.061      0.541 r
  U7241/Y (XOR2X8MTR)                                    0.087      0.628 r
  U7236/Y (XOR2X8MTR)                                    0.088      0.716 r
  U415/Y (OAI21X4MTR)                                    0.056      0.772 f
  U1104/Y (OAI2BB1X4MTR)                                 0.058      0.830 r
  U10411/Y (XNOR2X8MTR)                                  0.078      0.908 r
  U16228/Y (XNOR2X8MTR)                                  0.104      1.012 r
  U237/Y (NOR2X8MTR)                                     0.044      1.057 f
  U10459/Y (OAI21X8MTR)                                  0.090      1.147 r
  U9391/Y (AOI21X8MTR)                                   0.071      1.218 f
  U15952/Y (XNOR2X1MTR)                                  0.107      1.324 f
  U15549/Y (NOR2X1MTR)                                   0.062      1.387 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U1569/Y (NAND2X6MTR)                                   0.044      1.037 f
  U2743/Y (NAND2X8MTR)                                   0.055      1.091 r
  U16329/Y (NAND3BX4MTR)                                 0.066      1.158 f
  U7578/Y (OAI2BB1X2MTR)                                 0.111      1.269 f
  U2642/Y (OAI22X1MTR)                                   0.058      1.327 r
  U0_BANK_TOP/vACC_0_reg_2__17_/D (DFFRQX4MTR)           0.000      1.327 r
  data arrival time                                                 1.327

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__17_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.327
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U2612/Y (INVX12MTR)                                    0.033      0.154 f
  U12417/Y (CLKNAND2X16MTR)                              0.047      0.201 r
  U11441/Y (CLKNAND2X16MTR)                              0.049      0.250 f
  U4025/Y (INVX20MTR)                                    0.052      0.302 r
  U1848/Y (INVX14MTR)                                    0.038      0.340 f
  U2114/Y (INVX10MTR)                                    0.037      0.377 r
  U3497/Y (NOR2X2MTR)                                    0.034      0.411 f
  U4127/Y (INVX2MTR)                                     0.033      0.444 r
  U16622/Y (NAND2X2MTR)                                  0.053      0.497 f
  U13515/Y (OAI21X2MTR)                                  0.101      0.598 r
  U3947/Y (OAI21BX4MTR)                                  0.092      0.690 r
  U13291/Y (AOI21X2MTR)                                  0.064      0.754 f
  U2361/Y (XNOR2X2MTR)                                   0.082      0.836 f
  U3051/Y (NOR2X4MTR)                                    0.088      0.923 r
  U7666/Y (NAND2X2MTR)                                   0.083      1.007 f
  U11852/Y (CLKNAND2X2MTR)                               0.056      1.062 r
  U17023/Y (MXI2X2MTR)                                   0.062      1.124 f
  U9562/Y (NAND2BX2MTR)                                  0.108      1.232 f
  U16484/Y (NAND3BX4MTR)                                 0.101      1.334 f
  U2717/Y (INVX2MTR)                                     0.043      1.376 r
  U9368/Y (NOR2X2MTR)                                    0.029      1.406 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U5863/Y (BUFX8MTR)                                     0.075      1.084 f
  U5159/Y (INVX1MTR)                                     0.028      1.112 r
  U4497/Y (CLKNAND2X2MTR)                                0.040      1.152 f
  U8639/Y (NAND2X2MTR)                                   0.045      1.197 r
  U5975/Y (CLKNAND2X2MTR)                                0.056      1.253 f
  U10098/Y (OAI22X4MTR)                                  0.090      1.343 r
  U13008/Y (OAI22X2MTR)                                  0.064      1.407 f
  U0_BANK_TOP/vACC_0_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U5863/Y (BUFX8MTR)                                     0.075      1.084 f
  U5159/Y (INVX1MTR)                                     0.028      1.112 r
  U4497/Y (CLKNAND2X2MTR)                                0.040      1.152 f
  U8639/Y (NAND2X2MTR)                                   0.045      1.197 r
  U5975/Y (CLKNAND2X2MTR)                                0.056      1.253 f
  U10098/Y (OAI22X4MTR)                                  0.090      1.343 r
  U13021/Y (OAI22X2MTR)                                  0.064      1.407 f
  U0_BANK_TOP/vACC_2_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U9913/Y (NOR2X4MTR)                                    0.035      0.378 f
  U13270/Y (CLKNAND2X4MTR)                               0.032      0.409 r
  U9852/Y (NAND3X4MTR)                                   0.065      0.474 f
  U9851/Y (NOR2X4MTR)                                    0.063      0.537 r
  U2189/Y (NAND3X6MTR)                                   0.075      0.613 f
  U4824/Y (NAND2BX8MTR)                                  0.098      0.711 f
  U9462/Y (OAI2BB1X4MTR)                                 0.081      0.792 f
  U15951/Y (OAI2BB1X4MTR)                                0.086      0.878 f
  U8795/Y (NAND2X6MTR)                                   0.048      0.926 r
  U9012/Y (NAND2X8MTR)                                   0.055      0.980 f
  U4876/Y (NAND2X3MTR)                                   0.045      1.025 r
  U6832/Y (NAND3BX4MTR)                                  0.055      1.080 f
  U1430/Y (XNOR2X2MTR)                                   0.078      1.158 f
  U4837/Y (NAND2X3MTR)                                   0.049      1.207 r
  U7199/Y (INVX1MTR)                                     0.050      1.258 f
  U2656/Y (NOR2X4MTR)                                    0.080      1.338 r
  U17418/Y (OAI22X2MTR)                                  0.056      1.394 f
  U0_BANK_TOP/vACC_3_reg_3__13_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1252/Y (INVX8MTR)                                     0.032      0.400 f
  U1167/Y (INVX6MTR)                                     0.040      0.441 r
  U10017/Y (NAND2X2MTR)                                  0.042      0.483 f
  U1032/Y (OAI211X2MTR)                                  0.057      0.541 r
  U10249/Y (NAND2X4MTR)                                  0.071      0.611 f
  U1780/Y (NAND2X8MTR)                                   0.064      0.676 r
  U7309/Y (NAND2X8MTR)                                   0.047      0.723 f
  U9703/Y (NAND2X2MTR)                                   0.041      0.764 r
  U8173/Y (NAND2X2MTR)                                   0.039      0.803 f
  U10543/Y (INVX2MTR)                                    0.040      0.843 r
  U1639/Y (AND2X8MTR)                                    0.096      0.939 r
  U1638/Y (NAND2X8MTR)                                   0.051      0.990 f
  U1402/Y (AOI21X4MTR)                                   0.073      1.063 r
  U1603/Y (XNOR2X2MTR)                                   0.084      1.147 r
  U8657/Y (NAND2X4MTR)                                   0.061      1.208 f
  U2243/Y (NAND3X6MTR)                                   0.055      1.264 r
  U2668/Y (MXI2X6MTR)                                    0.058      1.322 f
  U5039/Y (OAI22X1MTR)                                   0.060      1.382 r
  U0_BANK_TOP/vACC_1_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1240/Y (BUFX4MTR)                                     0.088      0.362 f
  U854/Y (OAI2BB1X4MTR)                                  0.080      0.442 f
  U1153/Y (INVX2MTR)                                     0.036      0.478 r
  U9716/Y (NAND3X4MTR)                                   0.056      0.534 f
  U1052/Y (NAND2X6MTR)                                   0.045      0.579 r
  U1019/Y (NAND2X8MTR)                                   0.048      0.626 f
  U796/Y (NOR2X4MTR)                                     0.083      0.709 r
  U2022/Y (NAND2X4MTR)                                   0.051      0.760 f
  U9887/Y (AND2X8MTR)                                    0.076      0.836 f
  U2024/Y (NAND2X8MTR)                                   0.041      0.877 r
  U353/Y (INVX2MTR)                                      0.040      0.917 f
  U16645/Y (NOR2BX4MTR)                                  0.053      0.969 r
  U10370/Y (OAI2BB1X4MTR)                                0.106      1.076 r
  U10054/Y (NAND3X12MTR)                                 0.086      1.162 f
  U5851/Y (CLKNAND2X4MTR)                                0.041      1.203 r
  U8617/Y (NAND2X2MTR)                                   0.050      1.253 f
  U2614/Y (INVX2MTR)                                     0.057      1.310 r
  U8512/Y (OAI22X1MTR)                                   0.067      1.376 f
  U0_BANK_TOP/vACC_2_reg_0__21_/D (DFFRHQX1MTR)          0.000      1.376 f
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5871/Y (CLKNAND2X4MTR)                                0.041      1.218 f
  U10230/Y (XNOR2X2MTR)                                  0.096      1.314 r
  U15451/Y (OAI22X2MTR)                                  0.074      1.388 f
  U0_BANK_TOP/vACC_3_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5871/Y (CLKNAND2X4MTR)                                0.041      1.218 f
  U10230/Y (XNOR2X2MTR)                                  0.096      1.314 r
  U15411/Y (OAI22X2MTR)                                  0.074      1.388 f
  U0_BANK_TOP/vACC_2_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5871/Y (CLKNAND2X4MTR)                                0.041      1.218 f
  U10230/Y (XNOR2X2MTR)                                  0.096      1.314 r
  U8605/Y (OAI22X2MTR)                                   0.074      1.388 f
  U0_BANK_TOP/vACC_0_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5871/Y (CLKNAND2X4MTR)                                0.041      1.218 f
  U10230/Y (XNOR2X2MTR)                                  0.096      1.314 r
  U5323/Y (OAI22X2MTR)                                   0.074      1.388 f
  U0_BANK_TOP/vACC_1_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9283/Y (INVX6MTR)                                     0.047      0.163 r
  U2153/Y (INVX6MTR)                                     0.040      0.203 f
  U8732/Y (NOR2X6MTR)                                    0.082      0.285 r
  U15186/Y (INVX2MTR)                                    0.045      0.330 f
  U2568/Y (INVX2MTR)                                     0.045      0.375 r
  U15111/Y (AOI22X1MTR)                                  0.081      0.457 f
  U1426/Y (NAND3X4MTR)                                   0.086      0.543 r
  U3331/Y (INVX1MTR)                                     0.058      0.601 f
  U2128/Y (CLKNAND2X4MTR)                                0.059      0.660 r
  U7722/Y (NAND2X2MTR)                                   0.055      0.714 f
  U7688/Y (INVX2MTR)                                     0.054      0.769 r
  U6448/Y (NAND2X2MTR)                                   0.068      0.836 f
  U1500/Y (INVX3MTR)                                     0.047      0.883 r
  U395/Y (NAND2X2MTR)                                    0.054      0.938 f
  U5386/Y (NOR2X3MTR)                                    0.055      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.059      1.051 f
  U2758/Y (CLKNAND2X4MTR)                                0.048      1.100 r
  U1548/Y (NAND3X8MTR)                                   0.093      1.193 f
  U10298/Y (NAND2X8MTR)                                  0.050      1.243 r
  U10276/Y (CLKNAND2X2MTR)                               0.053      1.296 f
  U2624/Y (NAND2X4MTR)                                   0.050      1.346 r
  U16100/Y (OAI22X2MTR)                                  0.046      1.392 f
  U0_BANK_TOP/vACC_1_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_510_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16980/Y (NAND2X2MTR)                                  0.042      0.511 r
  U15961/Y (NAND4X4MTR)                                  0.088      0.599 f
  U16982/Y (INVX2MTR)                                    0.083      0.682 r
  U17209/Y (AND2X4MTR)                                   0.112      0.794 r
  U4396/Y (AND2X2MTR)                                    0.098      0.892 r
  U2331/Y (NAND2X2MTR)                                   0.087      0.979 f
  U17726/Y (NAND3X2MTR)                                  0.062      1.042 r
  U10983/Y (OAI21BX4MTR)                                 0.078      1.120 r
  U10980/Y (NOR2X3MTR)                                   0.038      1.158 f
  U10349/Y (NAND2X2MTR)                                  0.039      1.196 r
  U3698/Y (AND2X2MTR)                                    0.106      1.303 r
  U4254/Y (NOR2X4MTR)                                    0.038      1.340 f
  U11434/Y (NOR2X1MTR)                                   0.050      1.391 r
  PIM_result_reg_510_/D (DFFRHQX4MTR)                    0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_510_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1252/Y (INVX8MTR)                                     0.032      0.400 f
  U1167/Y (INVX6MTR)                                     0.040      0.441 r
  U10017/Y (NAND2X2MTR)                                  0.042      0.483 f
  U1032/Y (OAI211X2MTR)                                  0.057      0.541 r
  U10249/Y (NAND2X4MTR)                                  0.071      0.611 f
  U1780/Y (NAND2X8MTR)                                   0.064      0.676 r
  U7309/Y (NAND2X8MTR)                                   0.047      0.723 f
  U9703/Y (NAND2X2MTR)                                   0.041      0.764 r
  U8173/Y (NAND2X2MTR)                                   0.039      0.803 f
  U10543/Y (INVX2MTR)                                    0.040      0.843 r
  U1639/Y (AND2X8MTR)                                    0.096      0.939 r
  U1638/Y (NAND2X8MTR)                                   0.051      0.990 f
  U1402/Y (AOI21X4MTR)                                   0.073      1.063 r
  U1603/Y (XNOR2X2MTR)                                   0.084      1.147 r
  U8657/Y (NAND2X4MTR)                                   0.061      1.208 f
  U2243/Y (NAND3X6MTR)                                   0.055      1.264 r
  U2668/Y (MXI2X6MTR)                                    0.058      1.322 f
  U5025/Y (OAI22X1MTR)                                   0.060      1.382 r
  U0_BANK_TOP/vACC_3_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 r
  U12892/Y (INVX2MTR)                                    0.043      0.204 f
  U10156/Y (NOR2X4MTR)                                   0.085      0.290 r
  U1118/Y (BUFX2MTR)                                     0.110      0.400 r
  U7862/Y (AOI21X1MTR)                                   0.077      0.477 f
  U6237/Y (NAND2X2MTR)                                   0.075      0.552 r
  U3382/Y (INVX1MTR)                                     0.048      0.600 f
  U9006/Y (NAND2X2MTR)                                   0.053      0.653 r
  U8259/Y (INVX2MTR)                                     0.050      0.703 f
  U13431/Y (AOI21X4MTR)                                  0.090      0.792 r
  U1554/Y (OAI21X6MTR)                                   0.063      0.855 f
  U3804/Y (INVX4MTR)                                     0.037      0.892 r
  U1335/Y (NOR2X2MTR)                                    0.026      0.918 f
  U8752/Y (NOR2X2MTR)                                    0.066      0.984 r
  U2794/Y (NOR2X2MTR)                                    0.037      1.021 f
  U8075/Y (AOI21X1MTR)                                   0.058      1.079 r
  U9079/Y (OAI2BB1X2MTR)                                 0.052      1.131 f
  U4515/Y (AOI21X2MTR)                                   0.074      1.205 r
  U4507/Y (AND2X2MTR)                                    0.129      1.334 r
  U2637/Y (OAI22X1MTR)                                   0.069      1.403 f
  U0_BANK_TOP/vACC_2_reg_1__14_/D (DFFRHQX4MTR)          0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_382_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16980/Y (NAND2X2MTR)                                  0.042      0.511 r
  U15961/Y (NAND4X4MTR)                                  0.088      0.599 f
  U16982/Y (INVX2MTR)                                    0.083      0.682 r
  U17209/Y (AND2X4MTR)                                   0.112      0.794 r
  U4396/Y (AND2X2MTR)                                    0.098      0.892 r
  U2331/Y (NAND2X2MTR)                                   0.087      0.979 f
  U17726/Y (NAND3X2MTR)                                  0.062      1.042 r
  U10983/Y (OAI21BX4MTR)                                 0.078      1.120 r
  U10980/Y (NOR2X3MTR)                                   0.038      1.158 f
  U10349/Y (NAND2X2MTR)                                  0.039      1.196 r
  U3698/Y (AND2X2MTR)                                    0.106      1.303 r
  U4254/Y (NOR2X4MTR)                                    0.038      1.340 f
  U11466/Y (NOR2X1MTR)                                   0.050      1.391 r
  PIM_result_reg_382_/D (DFFRHQX4MTR)                    0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_382_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_126_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16980/Y (NAND2X2MTR)                                  0.042      0.511 r
  U15961/Y (NAND4X4MTR)                                  0.088      0.599 f
  U16982/Y (INVX2MTR)                                    0.083      0.682 r
  U17209/Y (AND2X4MTR)                                   0.112      0.794 r
  U4396/Y (AND2X2MTR)                                    0.098      0.892 r
  U2331/Y (NAND2X2MTR)                                   0.087      0.979 f
  U17726/Y (NAND3X2MTR)                                  0.062      1.042 r
  U10983/Y (OAI21BX4MTR)                                 0.078      1.120 r
  U10980/Y (NOR2X3MTR)                                   0.038      1.158 f
  U10349/Y (NAND2X2MTR)                                  0.039      1.196 r
  U3698/Y (AND2X2MTR)                                    0.106      1.303 r
  U4254/Y (NOR2X4MTR)                                    0.038      1.340 f
  U11433/Y (NOR2X1MTR)                                   0.050      1.391 r
  PIM_result_reg_126_/D (DFFRHQX4MTR)                    0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_126_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U1569/Y (NAND2X6MTR)                                   0.044      1.037 f
  U2743/Y (NAND2X8MTR)                                   0.055      1.091 r
  U16329/Y (NAND3BX4MTR)                                 0.066      1.158 f
  U7578/Y (OAI2BB1X2MTR)                                 0.111      1.269 f
  U2636/Y (OAI22X1MTR)                                   0.058      1.327 r
  U0_BANK_TOP/vACC_3_reg_2__17_/D (DFFRQX4MTR)           0.000      1.327 r
  data arrival time                                                 1.327

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__17_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.327
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_78_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U2151/Y (INVX8MTR)                                     0.035      0.233 r
  U11225/Y (NAND2X5MTR)                                  0.042      0.276 f
  U12732/Y (NAND2X8MTR)                                  0.050      0.326 r
  U1157/Y (BUFX6MTR)                                     0.073      0.399 r
  U3463/Y (INVX4MTR)                                     0.040      0.439 f
  U3789/Y (CLKNAND2X2MTR)                                0.045      0.484 r
  U16943/Y (NAND4X4MTR)                                  0.127      0.612 f
  U15955/Y (NOR2BX4MTR)                                  0.124      0.735 f
  U6892/Y (NOR2X3MTR)                                    0.086      0.821 r
  U5398/Y (NAND3X4MTR)                                   0.073      0.894 f
  U2817/Y (NOR2X2MTR)                                    0.078      0.973 r
  U11171/Y (NAND3BX4MTR)                                 0.072      1.045 f
  U2744/Y (NOR2X4MTR)                                    0.092      1.136 r
  U9017/Y (OAI2BB1X4MTR)                                 0.057      1.194 f
  U8020/Y (NAND2X2MTR)                                   0.038      1.231 r
  U8630/Y (INVX2MTR)                                     0.033      1.264 f
  U2664/Y (NOR2X2MTR)                                    0.093      1.357 r
  U2633/Y (NOR2X1MTR)                                    0.053      1.410 f
  PIM_result_reg_78_/D (DFFRHQX4MTR)                     0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_78_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_206_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U2151/Y (INVX8MTR)                                     0.035      0.233 r
  U11225/Y (NAND2X5MTR)                                  0.042      0.276 f
  U12732/Y (NAND2X8MTR)                                  0.050      0.326 r
  U1157/Y (BUFX6MTR)                                     0.073      0.399 r
  U3463/Y (INVX4MTR)                                     0.040      0.439 f
  U3789/Y (CLKNAND2X2MTR)                                0.045      0.484 r
  U16943/Y (NAND4X4MTR)                                  0.127      0.612 f
  U15955/Y (NOR2BX4MTR)                                  0.124      0.735 f
  U6892/Y (NOR2X3MTR)                                    0.086      0.821 r
  U5398/Y (NAND3X4MTR)                                   0.073      0.894 f
  U2817/Y (NOR2X2MTR)                                    0.078      0.973 r
  U11171/Y (NAND3BX4MTR)                                 0.072      1.045 f
  U2744/Y (NOR2X4MTR)                                    0.092      1.136 r
  U9017/Y (OAI2BB1X4MTR)                                 0.057      1.194 f
  U8020/Y (NAND2X2MTR)                                   0.038      1.231 r
  U8630/Y (INVX2MTR)                                     0.033      1.264 f
  U2664/Y (NOR2X2MTR)                                    0.093      1.357 r
  U15460/Y (NOR2X1MTR)                                   0.053      1.410 f
  PIM_result_reg_206_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_206_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_334_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U2151/Y (INVX8MTR)                                     0.035      0.233 r
  U11225/Y (NAND2X5MTR)                                  0.042      0.276 f
  U12732/Y (NAND2X8MTR)                                  0.050      0.326 r
  U1157/Y (BUFX6MTR)                                     0.073      0.399 r
  U3463/Y (INVX4MTR)                                     0.040      0.439 f
  U3789/Y (CLKNAND2X2MTR)                                0.045      0.484 r
  U16943/Y (NAND4X4MTR)                                  0.127      0.612 f
  U15955/Y (NOR2BX4MTR)                                  0.124      0.735 f
  U6892/Y (NOR2X3MTR)                                    0.086      0.821 r
  U5398/Y (NAND3X4MTR)                                   0.073      0.894 f
  U2817/Y (NOR2X2MTR)                                    0.078      0.973 r
  U11171/Y (NAND3BX4MTR)                                 0.072      1.045 f
  U2744/Y (NOR2X4MTR)                                    0.092      1.136 r
  U9017/Y (OAI2BB1X4MTR)                                 0.057      1.194 f
  U8020/Y (NAND2X2MTR)                                   0.038      1.231 r
  U8630/Y (INVX2MTR)                                     0.033      1.264 f
  U2664/Y (NOR2X2MTR)                                    0.093      1.357 r
  U3670/Y (NOR2X1MTR)                                    0.053      1.410 f
  PIM_result_reg_334_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_334_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_462_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U2151/Y (INVX8MTR)                                     0.035      0.233 r
  U11225/Y (NAND2X5MTR)                                  0.042      0.276 f
  U12732/Y (NAND2X8MTR)                                  0.050      0.326 r
  U1157/Y (BUFX6MTR)                                     0.073      0.399 r
  U3463/Y (INVX4MTR)                                     0.040      0.439 f
  U3789/Y (CLKNAND2X2MTR)                                0.045      0.484 r
  U16943/Y (NAND4X4MTR)                                  0.127      0.612 f
  U15955/Y (NOR2BX4MTR)                                  0.124      0.735 f
  U6892/Y (NOR2X3MTR)                                    0.086      0.821 r
  U5398/Y (NAND3X4MTR)                                   0.073      0.894 f
  U2817/Y (NOR2X2MTR)                                    0.078      0.973 r
  U11171/Y (NAND3BX4MTR)                                 0.072      1.045 f
  U2744/Y (NOR2X4MTR)                                    0.092      1.136 r
  U9017/Y (OAI2BB1X4MTR)                                 0.057      1.194 f
  U8020/Y (NAND2X2MTR)                                   0.038      1.231 r
  U8630/Y (INVX2MTR)                                     0.033      1.264 f
  U2664/Y (NOR2X2MTR)                                    0.093      1.357 r
  U15426/Y (NOR2X1MTR)                                   0.053      1.410 f
  PIM_result_reg_462_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_462_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U1717/Y (INVX12MTR)                                    0.034      0.376 f
  U7920/Y (NAND2X2MTR)                                   0.038      0.414 r
  U1040/Y (NOR2X1MTR)                                    0.052      0.466 f
  U5467/Y (NOR2X4MTR)                                    0.076      0.542 r
  U872/Y (NAND3X6MTR)                                    0.084      0.626 f
  U3972/Y (NOR2X4MTR)                                    0.098      0.725 r
  U5486/Y (OAI21X6MTR)                                   0.078      0.803 f
  U9844/Y (AOI21X8MTR)                                   0.092      0.894 r
  U8814/Y (NAND2X8MTR)                                   0.070      0.965 f
  U1569/Y (NAND2X6MTR)                                   0.043      1.008 r
  U2743/Y (NAND2X8MTR)                                   0.060      1.068 f
  U7598/Y (CLKNAND2X8MTR)                                0.051      1.119 r
  U4260/Y (NAND3X2MTR)                                   0.092      1.212 f
  U10275/Y (OAI2B1X4MTR)                                 0.110      1.321 r
  U8610/Y (OAI22X2MTR)                                   0.062      1.383 f
  U0_BANK_TOP/vACC_1_reg_2__21_/D (DFFRHQX1MTR)          0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5869/Y (CLKNAND2X8MTR)                                0.057      1.233 f
  U9326/Y (INVX2MTR)                                     0.056      1.289 r
  U2631/Y (NOR2X4MTR)                                    0.039      1.328 f
  U12989/Y (OAI22X2MTR)                                  0.053      1.381 r
  U0_BANK_TOP/vACC_0_reg_0__8_/D (DFFRHQX4MTR)           0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U9913/Y (NOR2X4MTR)                                    0.035      0.378 f
  U13270/Y (CLKNAND2X4MTR)                               0.032      0.409 r
  U9852/Y (NAND3X4MTR)                                   0.065      0.474 f
  U9851/Y (NOR2X4MTR)                                    0.063      0.537 r
  U2189/Y (NAND3X6MTR)                                   0.075      0.613 f
  U4824/Y (NAND2BX8MTR)                                  0.098      0.711 f
  U9462/Y (OAI2BB1X4MTR)                                 0.081      0.792 f
  U15951/Y (OAI2BB1X4MTR)                                0.086      0.878 f
  U8795/Y (NAND2X6MTR)                                   0.048      0.926 r
  U9012/Y (NAND2X8MTR)                                   0.055      0.980 f
  U4876/Y (NAND2X3MTR)                                   0.045      1.025 r
  U6832/Y (NAND3BX4MTR)                                  0.055      1.080 f
  U1430/Y (XNOR2X2MTR)                                   0.078      1.158 f
  U4837/Y (NAND2X3MTR)                                   0.049      1.207 r
  U7199/Y (INVX1MTR)                                     0.050      1.258 f
  U2656/Y (NOR2X4MTR)                                    0.080      1.338 r
  U17501/Y (OAI22X2MTR)                                  0.056      1.394 f
  U0_BANK_TOP/vACC_1_reg_3__13_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U9469/Y (AOI21X4MTR)                                   0.052      1.044 f
  U2383/Y (XNOR2X2MTR)                                   0.073      1.117 f
  U1449/Y (CLKNAND2X2MTR)                                0.046      1.163 r
  U9343/Y (NAND3X4MTR)                                   0.076      1.239 f
  U1601/Y (OAI21X4MTR)                                   0.107      1.347 r
  U13240/Y (OAI22X2MTR)                                  0.061      1.407 f
  U0_BANK_TOP/vACC_3_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U10027/Y (INVX4MTR)                                    0.028      0.504 f
  U11071/Y (OAI22X1MTR)                                  0.054      0.558 r
  U12543/Y (AOI2BB1X4MTR)                                0.128      0.686 r
  U9896/Y (INVX4MTR)                                     0.041      0.726 f
  U3934/Y (NOR2X4MTR)                                    0.087      0.813 r
  U16191/Y (OAI211X2MTR)                                 0.084      0.897 f
  U3861/Y (AOI21X1MTR)                                   0.072      0.969 r
  U8782/Y (CLKAND2X2MTR)                                 0.115      1.084 r
  U9475/Y (CLKNAND2X4MTR)                                0.056      1.140 f
  U8847/Y (NAND3X8MTR)                                   0.046      1.185 r
  U1573/Y (CLKNAND2X2MTR)                                0.055      1.240 f
  U13182/Y (CLKNAND2X4MTR)                               0.045      1.286 r
  U9350/Y (INVX4MTR)                                     0.040      1.326 f
  U17109/Y (OAI22X2MTR)                                  0.053      1.379 r
  U0_BANK_TOP/vACC_2_reg_5__21_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_44_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U703/Y (INVX4MTR)                                      0.045      0.508 r
  U2212/Y (INVX2MTR)                                     0.030      0.538 f
  U2213/Y (INVX2MTR)                                     0.060      0.598 r
  U4009/Y (NAND2X1MTR)                                   0.071      0.669 f
  U2116/Y (NAND4X2MTR)                                   0.075      0.744 r
  U2117/Y (INVX2MTR)                                     0.041      0.785 f
  U8876/Y (NOR2BX1MTR)                                   0.096      0.880 f
  U2996/Y (CLKNAND2X2MTR)                                0.044      0.924 r
  U282/Y (NOR2X4MTR)                                     0.032      0.956 f
  U5896/Y (NAND2X2MTR)                                   0.060      1.016 r
  U5879/Y (NAND2BX1MTR)                                  0.076      1.092 f
  U8056/Y (NAND3BX2MTR)                                  0.122      1.214 f
  U7190/Y (AOI21X2MTR)                                   0.123      1.338 r
  U7591/Y (NOR2X1MTR)                                    0.056      1.393 f
  PIM_result_reg_44_/D (DFFRHQX2MTR)                     0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_44_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_172_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U703/Y (INVX4MTR)                                      0.045      0.508 r
  U2212/Y (INVX2MTR)                                     0.030      0.538 f
  U2213/Y (INVX2MTR)                                     0.060      0.598 r
  U4009/Y (NAND2X1MTR)                                   0.071      0.669 f
  U2116/Y (NAND4X2MTR)                                   0.075      0.744 r
  U2117/Y (INVX2MTR)                                     0.041      0.785 f
  U8876/Y (NOR2BX1MTR)                                   0.096      0.880 f
  U2996/Y (CLKNAND2X2MTR)                                0.044      0.924 r
  U282/Y (NOR2X4MTR)                                     0.032      0.956 f
  U5896/Y (NAND2X2MTR)                                   0.060      1.016 r
  U5879/Y (NAND2BX1MTR)                                  0.076      1.092 f
  U8056/Y (NAND3BX2MTR)                                  0.122      1.214 f
  U7190/Y (AOI21X2MTR)                                   0.123      1.338 r
  U7592/Y (NOR2X1MTR)                                    0.056      1.393 f
  PIM_result_reg_172_/D (DFFRHQX2MTR)                    0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_172_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_300_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U703/Y (INVX4MTR)                                      0.045      0.508 r
  U2212/Y (INVX2MTR)                                     0.030      0.538 f
  U2213/Y (INVX2MTR)                                     0.060      0.598 r
  U4009/Y (NAND2X1MTR)                                   0.071      0.669 f
  U2116/Y (NAND4X2MTR)                                   0.075      0.744 r
  U2117/Y (INVX2MTR)                                     0.041      0.785 f
  U8876/Y (NOR2BX1MTR)                                   0.096      0.880 f
  U2996/Y (CLKNAND2X2MTR)                                0.044      0.924 r
  U282/Y (NOR2X4MTR)                                     0.032      0.956 f
  U5896/Y (NAND2X2MTR)                                   0.060      1.016 r
  U5879/Y (NAND2BX1MTR)                                  0.076      1.092 f
  U8056/Y (NAND3BX2MTR)                                  0.122      1.214 f
  U7190/Y (AOI21X2MTR)                                   0.123      1.338 r
  U7593/Y (NOR2X1MTR)                                    0.056      1.393 f
  PIM_result_reg_300_/D (DFFRHQX2MTR)                    0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_300_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_428_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U703/Y (INVX4MTR)                                      0.045      0.508 r
  U2212/Y (INVX2MTR)                                     0.030      0.538 f
  U2213/Y (INVX2MTR)                                     0.060      0.598 r
  U4009/Y (NAND2X1MTR)                                   0.071      0.669 f
  U2116/Y (NAND4X2MTR)                                   0.075      0.744 r
  U2117/Y (INVX2MTR)                                     0.041      0.785 f
  U8876/Y (NOR2BX1MTR)                                   0.096      0.880 f
  U2996/Y (CLKNAND2X2MTR)                                0.044      0.924 r
  U282/Y (NOR2X4MTR)                                     0.032      0.956 f
  U5896/Y (NAND2X2MTR)                                   0.060      1.016 r
  U5879/Y (NAND2BX1MTR)                                  0.076      1.092 f
  U8056/Y (NAND3BX2MTR)                                  0.122      1.214 f
  U7190/Y (AOI21X2MTR)                                   0.123      1.338 r
  U7594/Y (NOR2X1MTR)                                    0.056      1.393 f
  PIM_result_reg_428_/D (DFFRHQX2MTR)                    0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_428_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1240/Y (BUFX4MTR)                                     0.088      0.362 f
  U854/Y (OAI2BB1X4MTR)                                  0.080      0.442 f
  U1153/Y (INVX2MTR)                                     0.036      0.478 r
  U9716/Y (NAND3X4MTR)                                   0.056      0.534 f
  U1052/Y (NAND2X6MTR)                                   0.045      0.579 r
  U1019/Y (NAND2X8MTR)                                   0.048      0.626 f
  U796/Y (NOR2X4MTR)                                     0.083      0.709 r
  U2022/Y (NAND2X4MTR)                                   0.051      0.760 f
  U9887/Y (AND2X8MTR)                                    0.076      0.836 f
  U2024/Y (NAND2X8MTR)                                   0.041      0.877 r
  U353/Y (INVX2MTR)                                      0.040      0.917 f
  U16645/Y (NOR2BX4MTR)                                  0.053      0.969 r
  U10370/Y (OAI2BB1X4MTR)                                0.106      1.076 r
  U10054/Y (NAND3X12MTR)                                 0.086      1.162 f
  U5876/Y (NAND2X6MTR)                                   0.048      1.210 r
  U176/Y (CLKNAND2X4MTR)                                 0.041      1.251 f
  U1965/Y (INVX4MTR)                                     0.039      1.290 r
  U11354/Y (NAND2X2MTR)                                  0.037      1.327 f
  U15931/Y (OAI2BB2X1MTR)                                0.061      1.387 r
  U0_BANK_TOP/vACC_1_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4437/Y (CLKNAND2X8MTR)                                0.059      1.233 r
  U5334/Y (CLKNAND2X4MTR)                                0.071      1.304 f
  U12726/Y (OAI22X2MTR)                                  0.076      1.379 r
  U0_BANK_TOP/vACC_0_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U7776/Y (NOR2X1MTR)                                    0.060      0.188 r
  U8613/Y (NAND2BX2MTR)                                  0.075      0.263 f
  U849/Y (BUFX4MTR)                                      0.117      0.380 f
  U799/Y (INVX2MTR)                                      0.071      0.452 r
  U710/Y (INVX2MTR)                                      0.057      0.508 f
  U7389/Y (NAND2X2MTR)                                   0.065      0.573 r
  U16540/Y (AND2X4MTR)                                   0.113      0.686 r
  U8909/Y (NOR2X2MTR)                                    0.039      0.725 f
  U7687/Y (NOR2BX4MTR)                                   0.061      0.786 r
  U6049/Y (CLKNAND2X2MTR)                                0.050      0.836 f
  U8153/Y (INVX2MTR)                                     0.045      0.880 r
  U17576/Y (OAI21X1MTR)                                  0.062      0.942 f
  U1417/Y (OAI21BX2MTR)                                  0.117      1.060 f
  U1416/Y (XNOR2X2MTR)                                   0.078      1.137 f
  U6618/Y (NAND2X3MTR)                                   0.044      1.181 r
  U1351/Y (CLKNAND2X4MTR)                                0.050      1.231 f
  U98/Y (NOR2X3MTR)                                      0.082      1.313 r
  U6093/Y (OAI22X1MTR)                                   0.075      1.388 f
  U0_BANK_TOP/vACC_2_reg_6__13_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U10027/Y (INVX4MTR)                                    0.028      0.504 f
  U11071/Y (OAI22X1MTR)                                  0.054      0.558 r
  U12543/Y (AOI2BB1X4MTR)                                0.128      0.686 r
  U9896/Y (INVX4MTR)                                     0.041      0.726 f
  U3934/Y (NOR2X4MTR)                                    0.087      0.813 r
  U16191/Y (OAI211X2MTR)                                 0.084      0.897 f
  U3861/Y (AOI21X1MTR)                                   0.072      0.969 r
  U8782/Y (CLKAND2X2MTR)                                 0.115      1.084 r
  U9475/Y (CLKNAND2X4MTR)                                0.056      1.140 f
  U8847/Y (NAND3X8MTR)                                   0.046      1.185 r
  U1573/Y (CLKNAND2X2MTR)                                0.055      1.240 f
  U13182/Y (CLKNAND2X4MTR)                               0.045      1.286 r
  U11457/Y (NAND2X2MTR)                                  0.050      1.336 f
  U9334/Y (INVX2MTR)                                     0.035      1.370 r
  U0_BANK_TOP/detect_pos_edge_reg_5_/D (DFFRHQX1MTR)     0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_5_/CK (DFFRHQX1MTR)    0.000      1.515 r
  library setup time                                    -0.138      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9283/Y (INVX6MTR)                                     0.047      0.163 r
  U2153/Y (INVX6MTR)                                     0.040      0.203 f
  U8732/Y (NOR2X6MTR)                                    0.082      0.285 r
  U15186/Y (INVX2MTR)                                    0.045      0.330 f
  U2568/Y (INVX2MTR)                                     0.045      0.375 r
  U15111/Y (AOI22X1MTR)                                  0.081      0.457 f
  U1426/Y (NAND3X4MTR)                                   0.086      0.543 r
  U3331/Y (INVX1MTR)                                     0.058      0.601 f
  U2128/Y (CLKNAND2X4MTR)                                0.059      0.660 r
  U7722/Y (NAND2X2MTR)                                   0.055      0.714 f
  U7688/Y (INVX2MTR)                                     0.054      0.769 r
  U6448/Y (NAND2X2MTR)                                   0.068      0.836 f
  U1500/Y (INVX3MTR)                                     0.047      0.883 r
  U395/Y (NAND2X2MTR)                                    0.054      0.938 f
  U5386/Y (NOR2X3MTR)                                    0.055      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.059      1.051 f
  U2758/Y (CLKNAND2X4MTR)                                0.048      1.100 r
  U1548/Y (NAND3X8MTR)                                   0.093      1.193 f
  U10298/Y (NAND2X8MTR)                                  0.050      1.243 r
  U10276/Y (CLKNAND2X2MTR)                               0.053      1.296 f
  U2624/Y (NAND2X4MTR)                                   0.050      1.346 r
  U16148/Y (OAI22X2MTR)                                  0.046      1.392 f
  U0_BANK_TOP/vACC_2_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U1717/Y (INVX12MTR)                                    0.034      0.376 f
  U7920/Y (NAND2X2MTR)                                   0.038      0.414 r
  U1040/Y (NOR2X1MTR)                                    0.052      0.466 f
  U5467/Y (NOR2X4MTR)                                    0.076      0.542 r
  U872/Y (NAND3X6MTR)                                    0.084      0.626 f
  U3972/Y (NOR2X4MTR)                                    0.098      0.725 r
  U5486/Y (OAI21X6MTR)                                   0.078      0.803 f
  U9844/Y (AOI21X8MTR)                                   0.092      0.894 r
  U8814/Y (NAND2X8MTR)                                   0.070      0.965 f
  U1569/Y (NAND2X6MTR)                                   0.043      1.008 r
  U2743/Y (NAND2X8MTR)                                   0.060      1.068 f
  U7598/Y (CLKNAND2X8MTR)                                0.051      1.119 r
  U4260/Y (NAND3X2MTR)                                   0.092      1.212 f
  U10275/Y (OAI2B1X4MTR)                                 0.110      1.321 r
  U11460/Y (OAI22X2MTR)                                  0.062      1.383 f
  U0_BANK_TOP/vACC_2_reg_2__21_/D (DFFRHQX1MTR)          0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U1569/Y (NAND2X6MTR)                                   0.044      1.037 f
  U2743/Y (NAND2X8MTR)                                   0.055      1.091 r
  U16329/Y (NAND3BX4MTR)                                 0.066      1.158 f
  U7578/Y (OAI2BB1X2MTR)                                 0.111      1.269 f
  U2641/Y (OAI22X1MTR)                                   0.058      1.327 r
  U0_BANK_TOP/vACC_1_reg_2__17_/D (DFFRQX4MTR)           0.000      1.327 r
  data arrival time                                                 1.327

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__17_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.327
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U9448/Y (OAI21X8MTR)                                   0.087      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.212 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.281 f
  U18866/Y (OAI2B2X2MTR)                                 0.112      1.392 f
  U0_BANK_TOP/vACC_3_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1240/Y (BUFX4MTR)                                     0.088      0.362 f
  U854/Y (OAI2BB1X4MTR)                                  0.080      0.442 f
  U1153/Y (INVX2MTR)                                     0.036      0.478 r
  U9716/Y (NAND3X4MTR)                                   0.056      0.534 f
  U1052/Y (NAND2X6MTR)                                   0.045      0.579 r
  U1019/Y (NAND2X8MTR)                                   0.048      0.626 f
  U796/Y (NOR2X4MTR)                                     0.083      0.709 r
  U2022/Y (NAND2X4MTR)                                   0.051      0.760 f
  U9887/Y (AND2X8MTR)                                    0.076      0.836 f
  U2024/Y (NAND2X8MTR)                                   0.041      0.877 r
  U353/Y (INVX2MTR)                                      0.040      0.917 f
  U16645/Y (NOR2BX4MTR)                                  0.053      0.969 r
  U10370/Y (OAI2BB1X4MTR)                                0.106      1.076 r
  U10054/Y (NAND3X12MTR)                                 0.086      1.162 f
  U5851/Y (CLKNAND2X4MTR)                                0.041      1.203 r
  U8617/Y (NAND2X2MTR)                                   0.050      1.253 f
  U2614/Y (INVX2MTR)                                     0.057      1.310 r
  U2627/Y (OAI22X1MTR)                                   0.067      1.376 f
  U0_BANK_TOP/vACC_3_reg_0__21_/D (DFFRHQX1MTR)          0.000      1.376 f
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U9448/Y (OAI21X8MTR)                                   0.087      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.212 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.281 f
  U18867/Y (OAI2B2X2MTR)                                 0.112      1.392 f
  U0_BANK_TOP/vACC_0_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1868/Y (INVX8MTR)                                     0.049      0.356 r
  U12717/Y (INVX16MTR)                                   0.038      0.394 f
  U12678/Y (OR2X12MTR)                                   0.097      0.490 f
  U7067/Y (NOR2X6MTR)                                    0.057      0.548 r
  U14505/Y (OAI21X3MTR)                                  0.054      0.602 f
  U1789/Y (OAI2BB1X4MTR)                                 0.058      0.660 r
  U16452/Y (XNOR2X8MTR)                                  0.094      0.754 r
  U16449/Y (XNOR2X8MTR)                                  0.097      0.851 r
  U11192/Y (XOR2X8MTR)                                   0.091      0.942 r
  U11188/Y (XOR2X8MTR)                                   0.104      1.046 r
  U2511/Y (NAND2X4MTR)                                   0.075      1.121 f
  U10565/Y (CLKNAND2X4MTR)                               0.054      1.175 r
  U122/Y (NOR2BX4MTR)                                    0.077      1.252 r
  U11149/Y (OAI21X1MTR)                                  0.069      1.321 f
  U13178/Y (AND3X4MTR)                                   0.095      1.417 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.417 f
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.092      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_28_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U9357/Y (OAI21BX2MTR)                                  0.067      1.225 f
  U9332/Y (AOI21X2MTR)                                   0.103      1.328 r
  U11365/Y (NOR2X1MTR)                                   0.056      1.384 f
  PIM_result_reg_28_/D (DFFRHQX1MTR)                     0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_28_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_412_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U9357/Y (OAI21BX2MTR)                                  0.067      1.225 f
  U9332/Y (AOI21X2MTR)                                   0.103      1.328 r
  U11380/Y (NOR2X1MTR)                                   0.056      1.384 f
  PIM_result_reg_412_/D (DFFRHQX1MTR)                    0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_412_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_284_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U9357/Y (OAI21BX2MTR)                                  0.067      1.225 f
  U9332/Y (AOI21X2MTR)                                   0.103      1.328 r
  U11395/Y (NOR2X1MTR)                                   0.056      1.384 f
  PIM_result_reg_284_/D (DFFRHQX1MTR)                    0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_284_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_156_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U7396/Y (NAND2X2MTR)                                   0.039      0.538 f
  U7761/Y (CLKNAND2X2MTR)                                0.037      0.575 r
  U7749/Y (INVX2MTR)                                     0.025      0.600 f
  U3887/Y (AND2X4MTR)                                    0.085      0.685 f
  U7700/Y (INVX6MTR)                                     0.045      0.730 r
  U564/Y (NOR2X1MTR)                                     0.039      0.769 f
  U8823/Y (CLKNAND2X2MTR)                                0.041      0.811 r
  U7641/Y (INVX2MTR)                                     0.037      0.848 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.889 r
  U380/Y (INVX4MTR)                                      0.037      0.927 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.979 r
  U373/Y (NAND3X2MTR)                                    0.077      1.056 f
  U10323/Y (NOR2X4MTR)                                   0.102      1.158 r
  U9357/Y (OAI21BX2MTR)                                  0.067      1.225 f
  U9332/Y (AOI21X2MTR)                                   0.103      1.328 r
  U11426/Y (NOR2X1MTR)                                   0.056      1.384 f
  PIM_result_reg_156_/D (DFFRHQX1MTR)                    0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_156_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U6871/Y (OAI21X2MTR)                                   0.096      0.970 r
  U8839/Y (AOI21X2MTR)                                   0.069      1.039 f
  U231/Y (XNOR2X1MTR)                                    0.088      1.127 f
  U6177/Y (NAND2X3MTR)                                   0.059      1.186 r
  U6173/Y (NAND3X2MTR)                                   0.089      1.274 f
  U3689/Y (INVX1MTR)                                     0.049      1.323 r
  U8486/Y (OAI22X1MTR)                                   0.062      1.385 f
  U0_BANK_TOP/vACC_1_reg_5__14_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U7548/Y (INVX1MTR)                                     0.079      0.337 r
  U10384/Y (OAI2BB1X2MTR)                                0.106      0.444 r
  U12090/Y (NAND3BX4MTR)                                 0.074      0.518 r
  U8359/Y (NAND2X2MTR)                                   0.051      0.569 f
  U2298/Y (INVX2MTR)                                     0.054      0.623 r
  U7357/Y (NAND2BX2MTR)                                  0.081      0.704 f
  U9762/Y (NAND2X2MTR)                                   0.071      0.775 r
  U17308/Y (INVX1MTR)                                    0.054      0.829 f
  U10588/Y (CLKNAND2X2MTR)                               0.046      0.875 r
  U9637/Y (INVX1MTR)                                     0.039      0.915 f
  U2866/Y (AND2X2MTR)                                    0.084      0.999 f
  U5344/Y (AOI21X3MTR)                                   0.078      1.077 r
  U2590/Y (XNOR2X2MTR)                                   0.084      1.161 r
  U1772/Y (NAND2X3MTR)                                   0.058      1.219 f
  U9312/Y (NAND3X4MTR)                                   0.053      1.272 r
  U7415/Y (INVX2MTR)                                     0.050      1.322 f
  U17309/Y (OAI22X2MTR)                                  0.057      1.379 r
  U0_BANK_TOP/vACC_2_reg_7__15_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX2MTR)
                                                         0.171      0.171 r
  U9260/Y (CLKNAND2X4MTR)                                0.074      0.246 f
  U7151/Y (OA22X2MTR)                                    0.164      0.410 f
  U5771/Y (AND3X2MTR)                                    0.110      0.520 f
  U9096/Y (NAND3X4MTR)                                   0.058      0.578 r
  U4611/Y (INVX2MTR)                                     0.053      0.631 f
  U2576/Y (NOR2X4MTR)                                    0.095      0.726 r
  U5007/Y (OAI21X6MTR)                                   0.074      0.800 f
  U9471/Y (AOI21X8MTR)                                   0.079      0.879 r
  U6857/Y (OAI21X6MTR)                                   0.070      0.949 f
  U4763/Y (AOI21X2MTR)                                   0.096      1.045 r
  U1349/Y (XNOR2X2MTR)                                   0.082      1.127 r
  U184/Y (CLKNAND2X2MTR)                                 0.070      1.197 f
  U1350/Y (NAND3X4MTR)                                   0.072      1.269 r
  U18868/Y (OAI2B2X2MTR)                                 0.110      1.379 r
  U0_BANK_TOP/vACC_2_reg_5__10_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U9448/Y (OAI21X8MTR)                                   0.087      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.212 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.281 f
  U18865/Y (OAI2B2X2MTR)                                 0.112      1.392 f
  U0_BANK_TOP/vACC_1_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U16430/Y (CLKNAND2X16MTR)                              0.062      0.302 f
  U10570/Y (BUFX20MTR)                                   0.085      0.387 f
  U9376/Y (NOR2X12MTR)                                   0.052      0.438 r
  U1509/Y (INVX4MTR)                                     0.042      0.480 f
  U583/Y (NOR2X8MTR)                                     0.061      0.541 r
  U7241/Y (XOR2X8MTR)                                    0.087      0.628 r
  U7236/Y (XOR2X8MTR)                                    0.088      0.716 r
  U415/Y (OAI21X4MTR)                                    0.056      0.772 f
  U1104/Y (OAI2BB1X4MTR)                                 0.058      0.830 r
  U10411/Y (XNOR2X8MTR)                                  0.078      0.908 r
  U16228/Y (XNOR2X8MTR)                                  0.104      1.012 r
  U237/Y (NOR2X8MTR)                                     0.044      1.057 f
  U10459/Y (OAI21X8MTR)                                  0.090      1.147 r
  U16151/Y (INVX2MTR)                                    0.038      1.185 f
  U5355/Y (XOR2X1MTR)                                    0.096      1.281 f
  U2709/Y (NOR2BX1MTR)                                   0.102      1.384 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U991/Y (OAI2B2X4MTR)                                   0.065      0.407 f
  U12024/Y (NAND3BX4MTR)                                 0.110      0.518 f
  U9809/Y (AND2X8MTR)                                    0.087      0.605 f
  U5510/Y (INVX3MTR)                                     0.030      0.635 r
  U5430/Y (CLKNAND2X4MTR)                                0.053      0.688 f
  U5565/Y (OAI21X3MTR)                                   0.104      0.792 r
  U6625/Y (NAND2X1MTR)                                   0.068      0.859 f
  U7890/Y (NOR2BX1MTR)                                   0.109      0.968 f
  U6456/Y (OAI2B1X2MTR)                                  0.036      1.004 r
  U4270/Y (AOI21X1MTR)                                   0.055      1.060 f
  U1422/Y (XNOR2X2MTR)                                   0.088      1.147 f
  U194/Y (NAND2X2MTR)                                    0.049      1.197 r
  U1300/Y (NAND3X4MTR)                                   0.076      1.273 f
  U8629/Y (INVX2MTR)                                     0.063      1.335 r
  U2659/Y (OAI22X1MTR)                                   0.067      1.402 f
  U0_BANK_TOP/vACC_2_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U10027/Y (INVX4MTR)                                    0.028      0.504 f
  U7703/Y (INVX3MTR)                                     0.023      0.527 r
  U2081/Y (INVX1MTR)                                     0.053      0.580 f
  U7696/Y (INVX1MTR)                                     0.070      0.650 r
  U8050/Y (NAND2X1MTR)                                   0.067      0.717 f
  U12402/Y (NAND4X2MTR)                                  0.056      0.773 r
  U12240/Y (OAI2B2X2MTR)                                 0.109      0.882 r
  U16895/Y (CLKNAND2X2MTR)                               0.072      0.954 f
  U9725/Y (NOR2X2MTR)                                    0.115      1.069 r
  U8840/Y (NOR2BX4MTR)                                   0.107      1.176 r
  U8633/Y (CLKNAND2X4MTR)                                0.057      1.232 f
  U9354/Y (XNOR2X8MTR)                                   0.081      1.313 f
  U1308/Y (OAI2BB2X4MTR)                                 0.072      1.385 r
  U0_BANK_TOP/vACC_1_reg_6__20_/D (DFFRHQX2MTR)          0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1240/Y (BUFX4MTR)                                     0.088      0.362 f
  U854/Y (OAI2BB1X4MTR)                                  0.080      0.442 f
  U1153/Y (INVX2MTR)                                     0.036      0.478 r
  U9716/Y (NAND3X4MTR)                                   0.056      0.534 f
  U1052/Y (NAND2X6MTR)                                   0.045      0.579 r
  U1019/Y (NAND2X8MTR)                                   0.048      0.626 f
  U796/Y (NOR2X4MTR)                                     0.083      0.709 r
  U2022/Y (NAND2X4MTR)                                   0.051      0.760 f
  U9887/Y (AND2X8MTR)                                    0.076      0.836 f
  U2024/Y (NAND2X8MTR)                                   0.041      0.877 r
  U353/Y (INVX2MTR)                                      0.040      0.917 f
  U16645/Y (NOR2BX4MTR)                                  0.053      0.969 r
  U10370/Y (OAI2BB1X4MTR)                                0.106      1.076 r
  U10054/Y (NAND3X12MTR)                                 0.086      1.162 f
  U5851/Y (CLKNAND2X4MTR)                                0.041      1.203 r
  U8617/Y (NAND2X2MTR)                                   0.050      1.253 f
  U2614/Y (INVX2MTR)                                     0.057      1.310 r
  U2629/Y (OAI22X1MTR)                                   0.067      1.376 f
  U0_BANK_TOP/vACC_0_reg_0__21_/D (DFFRHQX1MTR)          0.000      1.376 f
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U1573/Y (CLKNAND2X2MTR)                                0.051      1.254 r
  U13182/Y (CLKNAND2X4MTR)                               0.048      1.303 f
  U9350/Y (INVX4MTR)                                     0.045      1.347 r
  U17108/Y (OAI22X2MTR)                                  0.044      1.391 f
  U0_BANK_TOP/vACC_3_reg_5__21_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U991/Y (OAI2B2X4MTR)                                   0.065      0.407 f
  U12024/Y (NAND3BX4MTR)                                 0.110      0.518 f
  U9809/Y (AND2X8MTR)                                    0.087      0.605 f
  U5510/Y (INVX3MTR)                                     0.030      0.635 r
  U5430/Y (CLKNAND2X4MTR)                                0.053      0.688 f
  U5565/Y (OAI21X3MTR)                                   0.104      0.792 r
  U6625/Y (NAND2X1MTR)                                   0.068      0.859 f
  U7890/Y (NOR2BX1MTR)                                   0.109      0.968 f
  U6456/Y (OAI2B1X2MTR)                                  0.036      1.004 r
  U4270/Y (AOI21X1MTR)                                   0.055      1.060 f
  U1422/Y (XNOR2X2MTR)                                   0.088      1.147 f
  U194/Y (NAND2X2MTR)                                    0.049      1.197 r
  U1300/Y (NAND3X4MTR)                                   0.076      1.273 f
  U8629/Y (INVX2MTR)                                     0.063      1.335 r
  U2663/Y (OAI22X1MTR)                                   0.067      1.402 f
  U0_BANK_TOP/vACC_1_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U9469/Y (AOI21X4MTR)                                   0.052      1.044 f
  U2383/Y (XNOR2X2MTR)                                   0.073      1.117 f
  U1449/Y (CLKNAND2X2MTR)                                0.046      1.163 r
  U9343/Y (NAND3X4MTR)                                   0.076      1.239 f
  U1601/Y (OAI21X4MTR)                                   0.107      1.347 r
  U10195/Y (OAI22X2MTR)                                  0.061      1.407 f
  U0_BANK_TOP/vACC_1_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U11844/Y (OAI21X8MTR)                                  0.073      0.950 f
  U1576/Y (AOI21X2MTR)                                   0.088      1.038 r
  U6408/Y (XNOR2X2MTR)                                   0.117      1.156 r
  U1636/Y (OAI211X8MTR)                                  0.113      1.269 f
  U18856/Y (OAI2B2X2MTR)                                 0.119      1.388 f
  U0_BANK_TOP/vACC_2_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4437/Y (CLKNAND2X8MTR)                                0.059      1.233 r
  U5330/Y (CLKNAND2X4MTR)                                0.071      1.304 f
  U17550/Y (OAI22X2MTR)                                  0.075      1.379 r
  U0_BANK_TOP/vACC_1_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7322/Y (INVX5MTR)                                     0.046      0.390 f
  U1162/Y (CLKNAND2X2MTR)                                0.036      0.426 r
  U8415/Y (NAND4X2MTR)                                   0.080      0.506 f
  U10263/Y (OAI2BB1X4MTR)                                0.124      0.629 f
  U6827/Y (CLKNAND2X4MTR)                                0.058      0.688 r
  U6951/Y (INVX4MTR)                                     0.036      0.724 f
  U1133/Y (NOR2X4MTR)                                    0.059      0.783 r
  U10480/Y (NAND2X4MTR)                                  0.056      0.839 f
  U2033/Y (NAND2X8MTR)                                   0.043      0.882 r
  U12899/Y (XNOR2X1MTR)                                  0.110      0.992 r
  U9583/Y (CLKNAND2X2MTR)                                0.059      1.051 f
  U10427/Y (OAI2BB1X2MTR)                                0.054      1.105 r
  U9731/Y (AOI21X4MTR)                                   0.038      1.143 f
  U9730/Y (NAND3BX2MTR)                                  0.129      1.272 f
  U1368/Y (NOR2BX4MTR)                                   0.083      1.355 f
  U67/Y (OAI21X2MTR)                                     0.029      1.384 r
  U0_BANK_TOP/vACC_3_reg_6__4_/D (DFFRHQX2MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__4_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1240/Y (BUFX4MTR)                                     0.088      0.362 f
  U854/Y (OAI2BB1X4MTR)                                  0.080      0.442 f
  U1153/Y (INVX2MTR)                                     0.036      0.478 r
  U9716/Y (NAND3X4MTR)                                   0.056      0.534 f
  U1052/Y (NAND2X6MTR)                                   0.045      0.579 r
  U1019/Y (NAND2X8MTR)                                   0.048      0.626 f
  U796/Y (NOR2X4MTR)                                     0.083      0.709 r
  U2022/Y (NAND2X4MTR)                                   0.051      0.760 f
  U9887/Y (AND2X8MTR)                                    0.076      0.836 f
  U2024/Y (NAND2X8MTR)                                   0.041      0.877 r
  U353/Y (INVX2MTR)                                      0.040      0.917 f
  U16645/Y (NOR2BX4MTR)                                  0.053      0.969 r
  U10370/Y (OAI2BB1X4MTR)                                0.106      1.076 r
  U10054/Y (NAND3X12MTR)                                 0.086      1.162 f
  U5851/Y (CLKNAND2X4MTR)                                0.041      1.203 r
  U8617/Y (NAND2X2MTR)                                   0.050      1.253 f
  U2614/Y (INVX2MTR)                                     0.057      1.310 r
  U2628/Y (OAI22X1MTR)                                   0.067      1.376 f
  U0_BANK_TOP/vACC_1_reg_0__21_/D (DFFRHQX1MTR)          0.000      1.376 f
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7035/Y (INVX6MTR)                                     0.049      0.372 r
  U1259/Y (INVX4MTR)                                     0.034      0.406 f
  U1214/Y (INVX4MTR)                                     0.030      0.437 r
  U10991/Y (NAND2X1MTR)                                  0.052      0.488 f
  U9491/Y (OAI2B1X4MTR)                                  0.109      0.597 f
  U9487/Y (OAI2BB1X4MTR)                                 0.057      0.654 r
  U1683/Y (NAND2X2MTR)                                   0.070      0.724 f
  U5643/Y (OAI21X6MTR)                                   0.090      0.814 r
  U9129/Y (AOI21X8MTR)                                   0.064      0.878 f
  U1331/Y (OAI21X6MTR)                                   0.047      0.925 r
  U8787/Y (AOI21X2MTR)                                   0.066      0.991 f
  U9577/Y (XNOR2X1MTR)                                   0.089      1.080 f
  U9401/Y (OAI22X4MTR)                                   0.121      1.201 r
  U9919/Y (NOR2X4MTR)                                    0.043      1.245 f
  U8716/Y (NOR2X4MTR)                                    0.063      1.307 r
  U1321/Y (NAND2X2MTR)                                   0.048      1.355 f
  U9658/Y (OAI2BB1X2MTR)                                 0.039      1.394 r
  U0_BANK_TOP/vACC_1_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4437/Y (CLKNAND2X8MTR)                                0.059      1.233 r
  U5330/Y (CLKNAND2X4MTR)                                0.071      1.304 f
  U17351/Y (OAI22X2MTR)                                  0.075      1.379 r
  U0_BANK_TOP/vACC_1_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7035/Y (INVX6MTR)                                     0.049      0.372 r
  U1259/Y (INVX4MTR)                                     0.034      0.406 f
  U1214/Y (INVX4MTR)                                     0.030      0.437 r
  U10991/Y (NAND2X1MTR)                                  0.052      0.488 f
  U9491/Y (OAI2B1X4MTR)                                  0.109      0.597 f
  U9487/Y (OAI2BB1X4MTR)                                 0.057      0.654 r
  U1683/Y (NAND2X2MTR)                                   0.070      0.724 f
  U5643/Y (OAI21X6MTR)                                   0.090      0.814 r
  U9129/Y (AOI21X8MTR)                                   0.064      0.878 f
  U1331/Y (OAI21X6MTR)                                   0.047      0.925 r
  U8787/Y (AOI21X2MTR)                                   0.066      0.991 f
  U9577/Y (XNOR2X1MTR)                                   0.089      1.080 f
  U9401/Y (OAI22X4MTR)                                   0.121      1.201 r
  U10888/Y (NAND2X1MTR)                                  0.085      1.286 f
  U11407/Y (OAI211X2MTR)                                 0.093      1.379 r
  U0_BANK_TOP/vACC_0_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7938/Y (NOR2BX4MTR)                                   0.034      0.376 f
  U5971/Y (INVX3MTR)                                     0.030      0.406 r
  U1984/Y (CLKNAND2X4MTR)                                0.038      0.445 f
  U4412/Y (NOR2X4MTR)                                    0.049      0.494 r
  U3573/Y (CLKNAND2X4MTR)                                0.051      0.545 f
  U4265/Y (NAND2X4MTR)                                   0.042      0.587 r
  U4832/Y (NAND2X6MTR)                                   0.052      0.640 f
  U9442/Y (INVX4MTR)                                     0.045      0.685 r
  U4804/Y (NAND2X8MTR)                                   0.046      0.732 f
  U5606/Y (AOI21X4MTR)                                   0.082      0.814 r
  U11875/Y (OA21X8MTR)                                   0.112      0.925 r
  U4298/Y (NAND2X12MTR)                                  0.053      0.978 f
  U1370/Y (NAND2X2MTR)                                   0.045      1.023 r
  U2263/Y (CLKNAND2X4MTR)                                0.045      1.068 f
  U16105/Y (NAND3BX4MTR)                                 0.040      1.108 r
  U9547/Y (OAI2B1X2MTR)                                  0.053      1.161 f
  U2615/Y (AOI21X4MTR)                                   0.085      1.246 r
  U8628/Y (MXI2X6MTR)                                    0.073      1.319 f
  U9327/Y (NAND2X2MTR)                                   0.054      1.373 r
  U11371/Y (CLKNAND2X2MTR)                               0.041      1.414 f
  U0_BANK_TOP/vACC_0_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.414 f
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U12618/Y (INVX4MTR)                                    0.037      0.411 r
  U2218/Y (INVX4MTR)                                     0.037      0.448 f
  U8607/Y (BUFX2MTR)                                     0.104      0.552 f
  U9104/Y (NOR2BX1MTR)                                   0.073      0.625 r
  U9787/Y (NOR2X2MTR)                                    0.036      0.661 f
  U5973/Y (OAI2B1X2MTR)                                  0.052      0.713 r
  U6472/Y (INVX2MTR)                                     0.088      0.801 f
  U8013/Y (AND2X1MTR)                                    0.115      0.916 f
  U9578/Y (AND2X2MTR)                                    0.096      1.012 f
  U2798/Y (NAND2X1MTR)                                   0.036      1.048 r
  U16090/Y (OAI211X2MTR)                                 0.074      1.122 f
  U10812/Y (NAND2BX1MTR)                                 0.132      1.254 f
  U4823/Y (NOR2X2MTR)                                    0.100      1.354 r
  U11452/Y (NOR2X1MTR)                                   0.054      1.409 f
  PIM_result_reg_5_/D (DFFRHQX4MTR)                      0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_5_/CK (DFFRHQX4MTR)                     0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_133_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U12618/Y (INVX4MTR)                                    0.037      0.411 r
  U2218/Y (INVX4MTR)                                     0.037      0.448 f
  U8607/Y (BUFX2MTR)                                     0.104      0.552 f
  U9104/Y (NOR2BX1MTR)                                   0.073      0.625 r
  U9787/Y (NOR2X2MTR)                                    0.036      0.661 f
  U5973/Y (OAI2B1X2MTR)                                  0.052      0.713 r
  U6472/Y (INVX2MTR)                                     0.088      0.801 f
  U8013/Y (AND2X1MTR)                                    0.115      0.916 f
  U9578/Y (AND2X2MTR)                                    0.096      1.012 f
  U2798/Y (NAND2X1MTR)                                   0.036      1.048 r
  U16090/Y (OAI211X2MTR)                                 0.074      1.122 f
  U10812/Y (NAND2BX1MTR)                                 0.132      1.254 f
  U4823/Y (NOR2X2MTR)                                    0.100      1.354 r
  U11465/Y (NOR2X1MTR)                                   0.054      1.409 f
  PIM_result_reg_133_/D (DFFRHQX4MTR)                    0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_133_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_261_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U12618/Y (INVX4MTR)                                    0.037      0.411 r
  U2218/Y (INVX4MTR)                                     0.037      0.448 f
  U8607/Y (BUFX2MTR)                                     0.104      0.552 f
  U9104/Y (NOR2BX1MTR)                                   0.073      0.625 r
  U9787/Y (NOR2X2MTR)                                    0.036      0.661 f
  U5973/Y (OAI2B1X2MTR)                                  0.052      0.713 r
  U6472/Y (INVX2MTR)                                     0.088      0.801 f
  U8013/Y (AND2X1MTR)                                    0.115      0.916 f
  U9578/Y (AND2X2MTR)                                    0.096      1.012 f
  U2798/Y (NAND2X1MTR)                                   0.036      1.048 r
  U16090/Y (OAI211X2MTR)                                 0.074      1.122 f
  U10812/Y (NAND2BX1MTR)                                 0.132      1.254 f
  U4823/Y (NOR2X2MTR)                                    0.100      1.354 r
  U11446/Y (NOR2X1MTR)                                   0.054      1.409 f
  PIM_result_reg_261_/D (DFFRHQX4MTR)                    0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_261_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_389_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U12618/Y (INVX4MTR)                                    0.037      0.411 r
  U2218/Y (INVX4MTR)                                     0.037      0.448 f
  U8607/Y (BUFX2MTR)                                     0.104      0.552 f
  U9104/Y (NOR2BX1MTR)                                   0.073      0.625 r
  U9787/Y (NOR2X2MTR)                                    0.036      0.661 f
  U5973/Y (OAI2B1X2MTR)                                  0.052      0.713 r
  U6472/Y (INVX2MTR)                                     0.088      0.801 f
  U8013/Y (AND2X1MTR)                                    0.115      0.916 f
  U9578/Y (AND2X2MTR)                                    0.096      1.012 f
  U2798/Y (NAND2X1MTR)                                   0.036      1.048 r
  U16090/Y (OAI211X2MTR)                                 0.074      1.122 f
  U10812/Y (NAND2BX1MTR)                                 0.132      1.254 f
  U4823/Y (NOR2X2MTR)                                    0.100      1.354 r
  U11453/Y (NOR2X1MTR)                                   0.054      1.409 f
  PIM_result_reg_389_/D (DFFRHQX4MTR)                    0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_389_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_145_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U779/Y (INVX12MTR)                                     0.026      0.456 f
  U9924/Y (CLKNAND2X2MTR)                                0.027      0.483 r
  U3287/Y (AND2X4MTR)                                    0.091      0.574 r
  U3887/Y (AND2X4MTR)                                    0.110      0.684 r
  U8873/Y (NAND2X2MTR)                                   0.059      0.743 f
  U9653/Y (NOR2X4MTR)                                    0.075      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.076      0.893 f
  U8789/Y (NOR2X4MTR)                                    0.081      0.974 r
  U5895/Y (NAND2X2MTR)                                   0.082      1.057 f
  U5369/Y (INVX3MTR)                                     0.065      1.121 r
  U8295/Y (NAND2X1MTR)                                   0.063      1.184 f
  U8024/Y (NAND4BBX2MTR)                                 0.059      1.243 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.294 f
  U11450/Y (NOR2X1MTR)                                   0.049      1.343 r
  PIM_result_reg_145_/D (DFFRQX2MTR)                     0.000      1.343 r
  data arrival time                                                 1.343

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_145_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.343
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_273_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U779/Y (INVX12MTR)                                     0.026      0.456 f
  U9924/Y (CLKNAND2X2MTR)                                0.027      0.483 r
  U3287/Y (AND2X4MTR)                                    0.091      0.574 r
  U3887/Y (AND2X4MTR)                                    0.110      0.684 r
  U8873/Y (NAND2X2MTR)                                   0.059      0.743 f
  U9653/Y (NOR2X4MTR)                                    0.075      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.076      0.893 f
  U8789/Y (NOR2X4MTR)                                    0.081      0.974 r
  U5895/Y (NAND2X2MTR)                                   0.082      1.057 f
  U5369/Y (INVX3MTR)                                     0.065      1.121 r
  U8295/Y (NAND2X1MTR)                                   0.063      1.184 f
  U8024/Y (NAND4BBX2MTR)                                 0.059      1.243 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.294 f
  U15635/Y (NOR2X1MTR)                                   0.049      1.343 r
  PIM_result_reg_273_/D (DFFRQX2MTR)                     0.000      1.343 r
  data arrival time                                                 1.343

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_273_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.343
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_401_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U779/Y (INVX12MTR)                                     0.026      0.456 f
  U9924/Y (CLKNAND2X2MTR)                                0.027      0.483 r
  U3287/Y (AND2X4MTR)                                    0.091      0.574 r
  U3887/Y (AND2X4MTR)                                    0.110      0.684 r
  U8873/Y (NAND2X2MTR)                                   0.059      0.743 f
  U9653/Y (NOR2X4MTR)                                    0.075      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.076      0.893 f
  U8789/Y (NOR2X4MTR)                                    0.081      0.974 r
  U5895/Y (NAND2X2MTR)                                   0.082      1.057 f
  U5369/Y (INVX3MTR)                                     0.065      1.121 r
  U8295/Y (NAND2X1MTR)                                   0.063      1.184 f
  U8024/Y (NAND4BBX2MTR)                                 0.059      1.243 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.294 f
  U11448/Y (NOR2X1MTR)                                   0.049      1.343 r
  PIM_result_reg_401_/D (DFFRQX2MTR)                     0.000      1.343 r
  data arrival time                                                 1.343

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_401_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.343
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U779/Y (INVX12MTR)                                     0.026      0.456 f
  U9924/Y (CLKNAND2X2MTR)                                0.027      0.483 r
  U3287/Y (AND2X4MTR)                                    0.091      0.574 r
  U3887/Y (AND2X4MTR)                                    0.110      0.684 r
  U8873/Y (NAND2X2MTR)                                   0.059      0.743 f
  U9653/Y (NOR2X4MTR)                                    0.075      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.076      0.893 f
  U8789/Y (NOR2X4MTR)                                    0.081      0.974 r
  U5895/Y (NAND2X2MTR)                                   0.082      1.057 f
  U5369/Y (INVX3MTR)                                     0.065      1.121 r
  U8295/Y (NAND2X1MTR)                                   0.063      1.184 f
  U8024/Y (NAND4BBX2MTR)                                 0.059      1.243 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.294 f
  U10265/Y (NOR2X1MTR)                                   0.049      1.343 r
  PIM_result_reg_17_/D (DFFRQX2MTR)                      0.000      1.343 r
  data arrival time                                                 1.343

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_17_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.343
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U269/Y (XNOR2X2MTR)                                    0.076      1.084 f
  U252/Y (AND2X4MTR)                                     0.088      1.172 f
  U13011/Y (NOR2X8MTR)                                   0.066      1.238 r
  U1457/Y (CLKNAND2X4MTR)                                0.045      1.283 f
  U13294/Y (INVX2MTR)                                    0.049      1.332 r
  U17154/Y (OAI22X2MTR)                                  0.047      1.378 f
  U0_BANK_TOP/vACC_3_reg_5__8_/D (DFFRHQX1MTR)           0.000      1.378 f
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__8_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U196/Y (NOR2X2MTR)                                     0.080      0.448 r
  U9087/Y (OAI2BB1X2MTR)                                 0.117      0.565 r
  U2472/Y (NOR2X3MTR)                                    0.038      0.602 f
  U2019/Y (NAND2X6MTR)                                   0.048      0.651 r
  U656/Y (NAND2X4MTR)                                    0.055      0.706 f
  U795/Y (CLKNAND2X2MTR)                                 0.053      0.758 r
  U665/Y (INVX2MTR)                                      0.030      0.789 f
  U11970/Y (OAI2BB1X4MTR)                                0.079      0.867 f
  U2939/Y (INVX4MTR)                                     0.043      0.911 r
  U9187/Y (NAND2X8MTR)                                   0.053      0.964 f
  U7093/Y (CLKNAND2X2MTR)                                0.039      1.002 r
  U5045/Y (NAND2BX2MTR)                                  0.047      1.049 f
  U11960/Y (XNOR2X2MTR)                                  0.089      1.138 r
  U5466/Y (OAI21X6MTR)                                   0.073      1.211 f
  U13041/Y (AOI2BB1X1MTR)                                0.106      1.316 r
  U3675/Y (OAI22X1MTR)                                   0.084      1.401 f
  U0_BANK_TOP/vACC_1_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U196/Y (NOR2X2MTR)                                     0.080      0.448 r
  U9087/Y (OAI2BB1X2MTR)                                 0.117      0.565 r
  U2472/Y (NOR2X3MTR)                                    0.038      0.602 f
  U2019/Y (NAND2X6MTR)                                   0.048      0.651 r
  U656/Y (NAND2X4MTR)                                    0.055      0.706 f
  U795/Y (CLKNAND2X2MTR)                                 0.053      0.758 r
  U665/Y (INVX2MTR)                                      0.030      0.789 f
  U11970/Y (OAI2BB1X4MTR)                                0.079      0.867 f
  U2939/Y (INVX4MTR)                                     0.043      0.911 r
  U9187/Y (NAND2X8MTR)                                   0.053      0.964 f
  U7093/Y (CLKNAND2X2MTR)                                0.039      1.002 r
  U5045/Y (NAND2BX2MTR)                                  0.047      1.049 f
  U11960/Y (XNOR2X2MTR)                                  0.089      1.138 r
  U5466/Y (OAI21X6MTR)                                   0.073      1.211 f
  U13041/Y (AOI2BB1X1MTR)                                0.106      1.316 r
  U3683/Y (OAI22X1MTR)                                   0.084      1.401 f
  U0_BANK_TOP/vACC_3_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U196/Y (NOR2X2MTR)                                     0.080      0.448 r
  U9087/Y (OAI2BB1X2MTR)                                 0.117      0.565 r
  U2472/Y (NOR2X3MTR)                                    0.038      0.602 f
  U2019/Y (NAND2X6MTR)                                   0.048      0.651 r
  U656/Y (NAND2X4MTR)                                    0.055      0.706 f
  U795/Y (CLKNAND2X2MTR)                                 0.053      0.758 r
  U665/Y (INVX2MTR)                                      0.030      0.789 f
  U11970/Y (OAI2BB1X4MTR)                                0.079      0.867 f
  U2939/Y (INVX4MTR)                                     0.043      0.911 r
  U9187/Y (NAND2X8MTR)                                   0.053      0.964 f
  U7093/Y (CLKNAND2X2MTR)                                0.039      1.002 r
  U5045/Y (NAND2BX2MTR)                                  0.047      1.049 f
  U11960/Y (XNOR2X2MTR)                                  0.089      1.138 r
  U5466/Y (OAI21X6MTR)                                   0.073      1.211 f
  U13041/Y (AOI2BB1X1MTR)                                0.106      1.316 r
  U3671/Y (OAI22X1MTR)                                   0.084      1.401 f
  U0_BANK_TOP/vACC_0_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U6380/Y (INVX12MTR)                                    0.070      0.328 r
  U1268/Y (INVX12MTR)                                    0.040      0.368 f
  U196/Y (NOR2X2MTR)                                     0.080      0.448 r
  U9087/Y (OAI2BB1X2MTR)                                 0.117      0.565 r
  U2472/Y (NOR2X3MTR)                                    0.038      0.602 f
  U2019/Y (NAND2X6MTR)                                   0.048      0.651 r
  U656/Y (NAND2X4MTR)                                    0.055      0.706 f
  U795/Y (CLKNAND2X2MTR)                                 0.053      0.758 r
  U665/Y (INVX2MTR)                                      0.030      0.789 f
  U11970/Y (OAI2BB1X4MTR)                                0.079      0.867 f
  U2939/Y (INVX4MTR)                                     0.043      0.911 r
  U9187/Y (NAND2X8MTR)                                   0.053      0.964 f
  U7093/Y (CLKNAND2X2MTR)                                0.039      1.002 r
  U5045/Y (NAND2BX2MTR)                                  0.047      1.049 f
  U11960/Y (XNOR2X2MTR)                                  0.089      1.138 r
  U5466/Y (OAI21X6MTR)                                   0.073      1.211 f
  U13041/Y (AOI2BB1X1MTR)                                0.106      1.316 r
  U2648/Y (OAI22X1MTR)                                   0.084      1.401 f
  U0_BANK_TOP/vACC_2_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1240/Y (BUFX4MTR)                                     0.088      0.362 f
  U854/Y (OAI2BB1X4MTR)                                  0.080      0.442 f
  U1153/Y (INVX2MTR)                                     0.036      0.478 r
  U9716/Y (NAND3X4MTR)                                   0.056      0.534 f
  U1052/Y (NAND2X6MTR)                                   0.045      0.579 r
  U1019/Y (NAND2X8MTR)                                   0.048      0.626 f
  U796/Y (NOR2X4MTR)                                     0.083      0.709 r
  U2022/Y (NAND2X4MTR)                                   0.051      0.760 f
  U9887/Y (AND2X8MTR)                                    0.076      0.836 f
  U2024/Y (NAND2X8MTR)                                   0.041      0.877 r
  U353/Y (INVX2MTR)                                      0.040      0.917 f
  U16645/Y (NOR2BX4MTR)                                  0.053      0.969 r
  U10370/Y (OAI2BB1X4MTR)                                0.106      1.076 r
  U10054/Y (NAND3X12MTR)                                 0.086      1.162 f
  U5876/Y (NAND2X6MTR)                                   0.048      1.210 r
  U176/Y (CLKNAND2X4MTR)                                 0.041      1.251 f
  U1965/Y (INVX4MTR)                                     0.039      1.290 r
  U19438/Y (NAND2X2MTR)                                  0.037      1.326 f
  U10192/Y (OAI22X1MTR)                                  0.053      1.380 r
  U0_BANK_TOP/vACC_0_reg_0__18_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9283/Y (INVX6MTR)                                     0.047      0.163 r
  U2153/Y (INVX6MTR)                                     0.040      0.203 f
  U8732/Y (NOR2X6MTR)                                    0.082      0.285 r
  U15186/Y (INVX2MTR)                                    0.045      0.330 f
  U2568/Y (INVX2MTR)                                     0.045      0.375 r
  U15111/Y (AOI22X1MTR)                                  0.081      0.457 f
  U1426/Y (NAND3X4MTR)                                   0.086      0.543 r
  U3331/Y (INVX1MTR)                                     0.058      0.601 f
  U2128/Y (CLKNAND2X4MTR)                                0.059      0.660 r
  U7722/Y (NAND2X2MTR)                                   0.055      0.714 f
  U7688/Y (INVX2MTR)                                     0.054      0.769 r
  U6448/Y (NAND2X2MTR)                                   0.068      0.836 f
  U1500/Y (INVX3MTR)                                     0.047      0.883 r
  U395/Y (NAND2X2MTR)                                    0.054      0.938 f
  U5386/Y (NOR2X3MTR)                                    0.055      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.059      1.051 f
  U2758/Y (CLKNAND2X4MTR)                                0.048      1.100 r
  U1548/Y (NAND3X8MTR)                                   0.093      1.193 f
  U11493/Y (NAND2X2MTR)                                  0.055      1.248 r
  U11473/Y (OAI2BB1X2MTR)                                0.065      1.313 f
  U16059/Y (OAI22X1MTR)                                  0.064      1.377 r
  U0_BANK_TOP/vACC_0_reg_3__17_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U9469/Y (AOI21X4MTR)                                   0.052      1.044 f
  U2383/Y (XNOR2X2MTR)                                   0.073      1.117 f
  U1449/Y (CLKNAND2X2MTR)                                0.046      1.163 r
  U9343/Y (NAND3X4MTR)                                   0.076      1.239 f
  U1600/Y (OAI2B2X1MTR)                                  0.146      1.385 f
  U0_BANK_TOP/vACC_0_reg_2__11_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U7548/Y (INVX1MTR)                                     0.079      0.337 r
  U10384/Y (OAI2BB1X2MTR)                                0.106      0.444 r
  U12090/Y (NAND3BX4MTR)                                 0.074      0.518 r
  U8359/Y (NAND2X2MTR)                                   0.051      0.569 f
  U2298/Y (INVX2MTR)                                     0.054      0.623 r
  U7357/Y (NAND2BX2MTR)                                  0.081      0.704 f
  U9762/Y (NAND2X2MTR)                                   0.071      0.775 r
  U17308/Y (INVX1MTR)                                    0.054      0.829 f
  U10588/Y (CLKNAND2X2MTR)                               0.046      0.875 r
  U9637/Y (INVX1MTR)                                     0.039      0.915 f
  U2866/Y (AND2X2MTR)                                    0.084      0.999 f
  U5344/Y (AOI21X3MTR)                                   0.078      1.077 r
  U2590/Y (XNOR2X2MTR)                                   0.084      1.161 r
  U1772/Y (NAND2X3MTR)                                   0.058      1.219 f
  U9312/Y (NAND3X4MTR)                                   0.053      1.272 r
  U7415/Y (INVX2MTR)                                     0.050      1.322 f
  U17511/Y (OAI22X2MTR)                                  0.057      1.379 r
  U0_BANK_TOP/vACC_1_reg_7__15_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U7020/Y (INVX12MTR)                                    0.030      0.367 f
  U7544/Y (AOI22X1MTR)                                   0.079      0.446 r
  U9087/Y (OAI2BB1X2MTR)                                 0.060      0.505 f
  U2472/Y (NOR2X3MTR)                                    0.069      0.574 r
  U2019/Y (NAND2X6MTR)                                   0.063      0.637 f
  U2017/Y (NOR2X6MTR)                                    0.083      0.720 r
  U660/Y (OAI21X4MTR)                                    0.077      0.797 f
  U8992/Y (AOI21X8MTR)                                   0.073      0.870 r
  U1481/Y (OAI21X6MTR)                                   0.068      0.938 f
  U1699/Y (NAND2X4MTR)                                   0.048      0.986 r
  U1763/Y (NAND2X6MTR)                                   0.053      1.039 f
  U2134/Y (CLKNAND2X8MTR)                                0.040      1.079 r
  U6735/Y (INVX6MTR)                                     0.049      1.128 f
  U13561/Y (INVX6MTR)                                    0.058      1.186 r
  U11147/Y (CLKNAND2X4MTR)                               0.068      1.254 f
  U17486/Y (OAI22X2MTR)                                  0.071      1.325 r
  U0_BANK_TOP/vACC_2_reg_3__11_/D (DFFRQX4MTR)           0.000      1.325 r
  data arrival time                                                 1.325

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__11_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.325
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U1717/Y (INVX12MTR)                                    0.034      0.376 f
  U7920/Y (NAND2X2MTR)                                   0.038      0.414 r
  U1040/Y (NOR2X1MTR)                                    0.052      0.466 f
  U5467/Y (NOR2X4MTR)                                    0.076      0.542 r
  U872/Y (NAND3X6MTR)                                    0.084      0.626 f
  U3972/Y (NOR2X4MTR)                                    0.098      0.725 r
  U5486/Y (OAI21X6MTR)                                   0.078      0.803 f
  U9844/Y (AOI21X8MTR)                                   0.092      0.894 r
  U8814/Y (NAND2X8MTR)                                   0.070      0.965 f
  U1569/Y (NAND2X6MTR)                                   0.043      1.008 r
  U2743/Y (NAND2X8MTR)                                   0.060      1.068 f
  U7598/Y (CLKNAND2X8MTR)                                0.051      1.119 r
  U165/Y (NAND2X4MTR)                                    0.047      1.166 f
  U7185/Y (NOR2X1MTR)                                    0.075      1.241 r
  U1671/Y (AOI2B1X4MTR)                                  0.072      1.313 f
  U11385/Y (OAI22X2MTR)                                  0.063      1.376 r
  U0_BANK_TOP/vACC_3_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX2MTR)
                                                         0.171      0.171 r
  U9260/Y (CLKNAND2X4MTR)                                0.074      0.246 f
  U7151/Y (OA22X2MTR)                                    0.164      0.410 f
  U5771/Y (AND3X2MTR)                                    0.110      0.520 f
  U9096/Y (NAND3X4MTR)                                   0.058      0.578 r
  U4611/Y (INVX2MTR)                                     0.053      0.631 f
  U2576/Y (NOR2X4MTR)                                    0.095      0.726 r
  U5007/Y (OAI21X6MTR)                                   0.074      0.800 f
  U9471/Y (AOI21X8MTR)                                   0.079      0.879 r
  U6857/Y (OAI21X6MTR)                                   0.070      0.949 f
  U4763/Y (AOI21X2MTR)                                   0.096      1.045 r
  U1349/Y (XNOR2X2MTR)                                   0.082      1.127 r
  U184/Y (CLKNAND2X2MTR)                                 0.070      1.197 f
  U1350/Y (NAND3X4MTR)                                   0.072      1.269 r
  U18871/Y (OAI2B2X2MTR)                                 0.110      1.379 r
  U0_BANK_TOP/vACC_0_reg_5__10_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX2MTR)
                                                         0.171      0.171 r
  U9260/Y (CLKNAND2X4MTR)                                0.074      0.246 f
  U7151/Y (OA22X2MTR)                                    0.164      0.410 f
  U5771/Y (AND3X2MTR)                                    0.110      0.520 f
  U9096/Y (NAND3X4MTR)                                   0.058      0.578 r
  U4611/Y (INVX2MTR)                                     0.053      0.631 f
  U2576/Y (NOR2X4MTR)                                    0.095      0.726 r
  U5007/Y (OAI21X6MTR)                                   0.074      0.800 f
  U9471/Y (AOI21X8MTR)                                   0.079      0.879 r
  U6857/Y (OAI21X6MTR)                                   0.070      0.949 f
  U4763/Y (AOI21X2MTR)                                   0.096      1.045 r
  U1349/Y (XNOR2X2MTR)                                   0.082      1.127 r
  U184/Y (CLKNAND2X2MTR)                                 0.070      1.197 f
  U1350/Y (NAND3X4MTR)                                   0.072      1.269 r
  U18869/Y (OAI2B2X2MTR)                                 0.110      1.379 r
  U0_BANK_TOP/vACC_3_reg_5__10_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U1569/Y (NAND2X6MTR)                                   0.044      1.037 f
  U2743/Y (NAND2X8MTR)                                   0.055      1.091 r
  U16329/Y (NAND3BX4MTR)                                 0.066      1.158 f
  U7578/Y (OAI2BB1X2MTR)                                 0.111      1.269 f
  U2640/Y (OAI22X1MTR)                                   0.058      1.327 r
  U0_BANK_TOP/vACC_2_reg_2__17_/D (DFFRQX4MTR)           0.000      1.327 r
  data arrival time                                                 1.327

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__17_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.327
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_509_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U3392/Y (BUFX16MTR)                                    0.074      0.427 r
  U1012/Y (INVX4MTR)                                     0.042      0.469 f
  U7702/Y (BUFX2MTR)                                     0.100      0.569 f
  U12391/Y (CLKNAND2X2MTR)                               0.039      0.608 r
  U394/Y (NAND4X2MTR)                                    0.184      0.793 f
  U12204/Y (INVX2MTR)                                    0.092      0.885 r
  U281/Y (NOR2X2MTR)                                     0.058      0.943 f
  U3786/Y (NAND2X2MTR)                                   0.041      0.984 r
  U5899/Y (NAND2X2MTR)                                   0.059      1.043 f
  U17723/Y (NOR3X4MTR)                                   0.133      1.176 r
  U4277/Y (INVX2MTR)                                     0.050      1.225 f
  U17727/Y (AOI22X2MTR)                                  0.107      1.333 r
  U11501/Y (NOR2X1MTR)                                   0.058      1.391 f
  PIM_result_reg_509_/D (DFFRHQX2MTR)                    0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_509_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_381_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U3392/Y (BUFX16MTR)                                    0.074      0.427 r
  U1012/Y (INVX4MTR)                                     0.042      0.469 f
  U7702/Y (BUFX2MTR)                                     0.100      0.569 f
  U12391/Y (CLKNAND2X2MTR)                               0.039      0.608 r
  U394/Y (NAND4X2MTR)                                    0.184      0.793 f
  U12204/Y (INVX2MTR)                                    0.092      0.885 r
  U281/Y (NOR2X2MTR)                                     0.058      0.943 f
  U3786/Y (NAND2X2MTR)                                   0.041      0.984 r
  U5899/Y (NAND2X2MTR)                                   0.059      1.043 f
  U17723/Y (NOR3X4MTR)                                   0.133      1.176 r
  U4277/Y (INVX2MTR)                                     0.050      1.225 f
  U17727/Y (AOI22X2MTR)                                  0.107      1.333 r
  U11529/Y (NOR2X1MTR)                                   0.058      1.391 f
  PIM_result_reg_381_/D (DFFRHQX2MTR)                    0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_381_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_253_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U3392/Y (BUFX16MTR)                                    0.074      0.427 r
  U1012/Y (INVX4MTR)                                     0.042      0.469 f
  U7702/Y (BUFX2MTR)                                     0.100      0.569 f
  U12391/Y (CLKNAND2X2MTR)                               0.039      0.608 r
  U394/Y (NAND4X2MTR)                                    0.184      0.793 f
  U12204/Y (INVX2MTR)                                    0.092      0.885 r
  U281/Y (NOR2X2MTR)                                     0.058      0.943 f
  U3786/Y (NAND2X2MTR)                                   0.041      0.984 r
  U5899/Y (NAND2X2MTR)                                   0.059      1.043 f
  U17723/Y (NOR3X4MTR)                                   0.133      1.176 r
  U4277/Y (INVX2MTR)                                     0.050      1.225 f
  U17727/Y (AOI22X2MTR)                                  0.107      1.333 r
  U11519/Y (NOR2X1MTR)                                   0.058      1.391 f
  PIM_result_reg_253_/D (DFFRHQX2MTR)                    0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_253_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_125_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U3392/Y (BUFX16MTR)                                    0.074      0.427 r
  U1012/Y (INVX4MTR)                                     0.042      0.469 f
  U7702/Y (BUFX2MTR)                                     0.100      0.569 f
  U12391/Y (CLKNAND2X2MTR)                               0.039      0.608 r
  U394/Y (NAND4X2MTR)                                    0.184      0.793 f
  U12204/Y (INVX2MTR)                                    0.092      0.885 r
  U281/Y (NOR2X2MTR)                                     0.058      0.943 f
  U3786/Y (NAND2X2MTR)                                   0.041      0.984 r
  U5899/Y (NAND2X2MTR)                                   0.059      1.043 f
  U17723/Y (NOR3X4MTR)                                   0.133      1.176 r
  U4277/Y (INVX2MTR)                                     0.050      1.225 f
  U17727/Y (AOI22X2MTR)                                  0.107      1.333 r
  U11477/Y (NOR2X1MTR)                                   0.058      1.391 f
  PIM_result_reg_125_/D (DFFRHQX2MTR)                    0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_125_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U16430/Y (CLKNAND2X16MTR)                              0.062      0.302 f
  U10570/Y (BUFX20MTR)                                   0.085      0.387 f
  U3907/Y (INVX24MTR)                                    0.039      0.426 r
  U11719/Y (NAND2X12MTR)                                 0.039      0.465 f
  U759/Y (NOR2X8MTR)                                     0.065      0.530 r
  U11249/Y (XOR2X8MTR)                                   0.080      0.610 r
  U11246/Y (XOR2X8MTR)                                   0.088      0.699 r
  U15963/Y (OAI21X4MTR)                                  0.056      0.754 f
  U16185/Y (OAI2BB1X4MTR)                                0.050      0.805 r
  U334/Y (XNOR2X2MTR)                                    0.080      0.884 r
  U945/Y (XNOR2X4MTR)                                    0.121      1.005 r
  U1184/Y (NOR2X4MTR)                                    0.059      1.064 f
  U1640/Y (OAI21X8MTR)                                   0.095      1.159 r
  U12910/Y (AOI21X2MTR)                                  0.069      1.228 f
  U11138/Y (OAI21X1MTR)                                  0.071      1.299 r
  U13570/Y (NOR2BX1MTR)                                  0.090      1.389 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_87_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U16328/Y (NAND2X2MTR)                                  0.036      0.492 r
  U16330/Y (NAND4X4MTR)                                  0.126      0.618 f
  U1544/Y (INVX4MTR)                                     0.077      0.695 r
  U10702/Y (NAND2X2MTR)                                  0.057      0.752 f
  U10674/Y (NOR4X2MTR)                                   0.106      0.859 r
  U9679/Y (NAND3X2MTR)                                   0.096      0.955 f
  U2943/Y (INVX2MTR)                                     0.051      1.006 r
  U17680/Y (NAND2X2MTR)                                  0.058      1.063 f
  U17681/Y (INVX2MTR)                                    0.047      1.110 r
  U11724/Y (AOI31X1MTR)                                  0.037      1.147 f
  U11645/Y (AND4X2MTR)                                   0.144      1.292 f
  U15685/Y (NOR2X1MTR)                                   0.051      1.342 r
  PIM_result_reg_87_/D (DFFRQX2MTR)                      0.000      1.342 r
  data arrival time                                                 1.342

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_87_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.342
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_215_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U16328/Y (NAND2X2MTR)                                  0.036      0.492 r
  U16330/Y (NAND4X4MTR)                                  0.126      0.618 f
  U1544/Y (INVX4MTR)                                     0.077      0.695 r
  U10702/Y (NAND2X2MTR)                                  0.057      0.752 f
  U10674/Y (NOR4X2MTR)                                   0.106      0.859 r
  U9679/Y (NAND3X2MTR)                                   0.096      0.955 f
  U2943/Y (INVX2MTR)                                     0.051      1.006 r
  U17680/Y (NAND2X2MTR)                                  0.058      1.063 f
  U17681/Y (INVX2MTR)                                    0.047      1.110 r
  U11724/Y (AOI31X1MTR)                                  0.037      1.147 f
  U11645/Y (AND4X2MTR)                                   0.144      1.292 f
  U15650/Y (NOR2X1MTR)                                   0.051      1.342 r
  PIM_result_reg_215_/D (DFFRQX2MTR)                     0.000      1.342 r
  data arrival time                                                 1.342

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_215_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.342
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_343_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U16328/Y (NAND2X2MTR)                                  0.036      0.492 r
  U16330/Y (NAND4X4MTR)                                  0.126      0.618 f
  U1544/Y (INVX4MTR)                                     0.077      0.695 r
  U10702/Y (NAND2X2MTR)                                  0.057      0.752 f
  U10674/Y (NOR4X2MTR)                                   0.106      0.859 r
  U9679/Y (NAND3X2MTR)                                   0.096      0.955 f
  U2943/Y (INVX2MTR)                                     0.051      1.006 r
  U17680/Y (NAND2X2MTR)                                  0.058      1.063 f
  U17681/Y (INVX2MTR)                                    0.047      1.110 r
  U11724/Y (AOI31X1MTR)                                  0.037      1.147 f
  U11645/Y (AND4X2MTR)                                   0.144      1.292 f
  U15616/Y (NOR2X1MTR)                                   0.051      1.342 r
  PIM_result_reg_343_/D (DFFRQX2MTR)                     0.000      1.342 r
  data arrival time                                                 1.342

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_343_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.342
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_471_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U16328/Y (NAND2X2MTR)                                  0.036      0.492 r
  U16330/Y (NAND4X4MTR)                                  0.126      0.618 f
  U1544/Y (INVX4MTR)                                     0.077      0.695 r
  U10702/Y (NAND2X2MTR)                                  0.057      0.752 f
  U10674/Y (NOR4X2MTR)                                   0.106      0.859 r
  U9679/Y (NAND3X2MTR)                                   0.096      0.955 f
  U2943/Y (INVX2MTR)                                     0.051      1.006 r
  U17680/Y (NAND2X2MTR)                                  0.058      1.063 f
  U17681/Y (INVX2MTR)                                    0.047      1.110 r
  U11724/Y (AOI31X1MTR)                                  0.037      1.147 f
  U11645/Y (AND4X2MTR)                                   0.144      1.292 f
  U15580/Y (NOR2X1MTR)                                   0.051      1.342 r
  PIM_result_reg_471_/D (DFFRQX2MTR)                     0.000      1.342 r
  data arrival time                                                 1.342

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_471_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.342
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U10830/Y (NOR2X1MTR)                                   0.061      0.222 f
  U2085/Y (INVX2MTR)                                     0.047      0.269 r
  U2230/Y (INVX2MTR)                                     0.027      0.295 f
  U10988/Y (AND2X1MTR)                                   0.093      0.389 f
  U8497/Y (AOI21X3MTR)                                   0.070      0.459 r
  U9559/Y (NAND3X4MTR)                                   0.073      0.531 f
  U4620/Y (CLKNAND2X4MTR)                                0.046      0.578 r
  U7851/Y (INVX2MTR)                                     0.040      0.618 f
  U8330/Y (NAND2X2MTR)                                   0.052      0.670 r
  U9813/Y (NAND2X2MTR)                                   0.056      0.726 f
  U8227/Y (INVX2MTR)                                     0.051      0.777 r
  U2129/Y (CLKNAND2X2MTR)                                0.078      0.855 f
  U6441/Y (INVX2MTR)                                     0.054      0.909 r
  U3785/Y (AND2X1MTR)                                    0.083      0.992 r
  U6834/Y (OAI2BB1X2MTR)                                 0.102      1.094 r
  U1313/Y (NAND3X4MTR)                                   0.091      1.185 f
  U9261/Y (OAI2B1X2MTR)                                  0.126      1.311 r
  U2635/Y (OAI22X1MTR)                                   0.087      1.398 f
  U0_BANK_TOP/vACC_1_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX2MTR)
                                                         0.129      0.129 f
  U8602/Y (NOR2X4MTR)                                    0.054      0.183 r
  U10395/Y (NAND2X4MTR)                                  0.042      0.225 f
  U10147/Y (INVX4MTR)                                    0.045      0.269 r
  U6750/Y (INVX6MTR)                                     0.059      0.328 f
  U2566/Y (INVX6MTR)                                     0.038      0.367 r
  U10744/Y (NOR2X3MTR)                                   0.026      0.393 f
  U1309/Y (CLKNAND2X4MTR)                                0.025      0.418 r
  U1169/Y (OAI2BB1X2MTR)                                 0.048      0.466 f
  U5776/Y (AOI21X4MTR)                                   0.074      0.540 r
  U3579/Y (NAND2X6MTR)                                   0.063      0.603 f
  U1017/Y (INVX4MTR)                                     0.046      0.649 r
  U9763/Y (NAND2X8MTR)                                   0.042      0.691 f
  U10110/Y (NAND2X4MTR)                                  0.039      0.730 r
  U6905/Y (NAND2X4MTR)                                   0.043      0.773 f
  U2207/Y (NAND2X4MTR)                                   0.048      0.821 r
  U4386/Y (CLKNAND2X2MTR)                                0.063      0.884 f
  U10504/Y (AOI21X1MTR)                                  0.092      0.975 r
  U17741/Y (XNOR2X1MTR)                                  0.080      1.056 r
  U8289/Y (AOI22X1MTR)                                   0.110      1.166 f
  U11665/Y (OAI2B11X2MTR)                                0.078      1.244 r
  U9874/Y (OAI21X6MTR)                                   0.072      1.316 f
  U13053/Y (OAI22X2MTR)                                  0.063      1.379 r
  U0_BANK_TOP/vACC_3_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U779/Y (INVX12MTR)                                     0.026      0.456 f
  U9924/Y (CLKNAND2X2MTR)                                0.027      0.483 r
  U3287/Y (AND2X4MTR)                                    0.091      0.574 r
  U3887/Y (AND2X4MTR)                                    0.110      0.684 r
  U8873/Y (NAND2X2MTR)                                   0.059      0.743 f
  U9653/Y (NOR2X4MTR)                                    0.075      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.076      0.893 f
  U8789/Y (NOR2X4MTR)                                    0.081      0.974 r
  U5895/Y (NAND2X2MTR)                                   0.082      1.057 f
  U5369/Y (INVX3MTR)                                     0.065      1.121 r
  U11613/Y (NAND2X2MTR)                                  0.044      1.165 f
  U7197/Y (OAI21X1MTR)                                   0.035      1.200 r
  U11491/Y (NAND3BX2MTR)                                 0.084      1.283 r
  U2692/Y (NOR2BX2MTR)                                   0.049      1.332 f
  U11394/Y (NOR2X1MTR)                                   0.054      1.386 r
  PIM_result_reg_21_/D (DFFRHQX2MTR)                     0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_21_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_277_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U779/Y (INVX12MTR)                                     0.026      0.456 f
  U9924/Y (CLKNAND2X2MTR)                                0.027      0.483 r
  U3287/Y (AND2X4MTR)                                    0.091      0.574 r
  U3887/Y (AND2X4MTR)                                    0.110      0.684 r
  U8873/Y (NAND2X2MTR)                                   0.059      0.743 f
  U9653/Y (NOR2X4MTR)                                    0.075      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.076      0.893 f
  U8789/Y (NOR2X4MTR)                                    0.081      0.974 r
  U5895/Y (NAND2X2MTR)                                   0.082      1.057 f
  U5369/Y (INVX3MTR)                                     0.065      1.121 r
  U11613/Y (NAND2X2MTR)                                  0.044      1.165 f
  U7197/Y (OAI21X1MTR)                                   0.035      1.200 r
  U11491/Y (NAND3BX2MTR)                                 0.084      1.283 r
  U2692/Y (NOR2BX2MTR)                                   0.049      1.332 f
  U11400/Y (NOR2X1MTR)                                   0.054      1.386 r
  PIM_result_reg_277_/D (DFFRHQX2MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_277_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_405_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U779/Y (INVX12MTR)                                     0.026      0.456 f
  U9924/Y (CLKNAND2X2MTR)                                0.027      0.483 r
  U3287/Y (AND2X4MTR)                                    0.091      0.574 r
  U3887/Y (AND2X4MTR)                                    0.110      0.684 r
  U8873/Y (NAND2X2MTR)                                   0.059      0.743 f
  U9653/Y (NOR2X4MTR)                                    0.075      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.076      0.893 f
  U8789/Y (NOR2X4MTR)                                    0.081      0.974 r
  U5895/Y (NAND2X2MTR)                                   0.082      1.057 f
  U5369/Y (INVX3MTR)                                     0.065      1.121 r
  U11613/Y (NAND2X2MTR)                                  0.044      1.165 f
  U7197/Y (OAI21X1MTR)                                   0.035      1.200 r
  U11491/Y (NAND3BX2MTR)                                 0.084      1.283 r
  U2692/Y (NOR2BX2MTR)                                   0.049      1.332 f
  U11403/Y (NOR2X1MTR)                                   0.054      1.386 r
  PIM_result_reg_405_/D (DFFRHQX2MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_405_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U7776/Y (NOR2X1MTR)                                    0.060      0.188 r
  U8613/Y (NAND2BX2MTR)                                  0.075      0.263 f
  U849/Y (BUFX4MTR)                                      0.117      0.380 f
  U799/Y (INVX2MTR)                                      0.071      0.452 r
  U710/Y (INVX2MTR)                                      0.057      0.508 f
  U7389/Y (NAND2X2MTR)                                   0.065      0.573 r
  U16540/Y (AND2X4MTR)                                   0.113      0.686 r
  U8909/Y (NOR2X2MTR)                                    0.039      0.725 f
  U7687/Y (NOR2BX4MTR)                                   0.061      0.786 r
  U6047/Y (CLKNAND2X2MTR)                                0.065      0.851 f
  U7833/Y (NAND2BX1MTR)                                  0.125      0.976 f
  U8122/Y (INVX2MTR)                                     0.042      1.018 r
  U9480/Y (OAI21X2MTR)                                   0.054      1.072 f
  U7603/Y (OAI2B11X4MTR)                                 0.044      1.116 r
  U10200/Y (NAND3X4MTR)                                  0.065      1.180 f
  U2239/Y (NOR2X4MTR)                                    0.083      1.263 r
  U7583/Y (BUFX6MTR)                                     0.084      1.347 r
  U17404/Y (OAI22X2MTR)                                  0.043      1.390 f
  U0_BANK_TOP/vACC_3_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U1077/Y (OAI2B1X2MTR)                                  0.065      0.516 r
  U12523/Y (OAI21X2MTR)                                  0.076      0.591 f
  U1411/Y (CLKNAND2X4MTR)                                0.053      0.644 r
  U3720/Y (INVX4MTR)                                     0.041      0.685 f
  U7758/Y (NAND2X4MTR)                                   0.040      0.725 r
  U2138/Y (NAND2X3MTR)                                   0.077      0.802 f
  U6468/Y (NOR2X6MTR)                                    0.082      0.884 r
  U5751/Y (CLKNAND2X8MTR)                                0.063      0.948 f
  U8622/Y (NAND2X8MTR)                                   0.056      1.003 r
  U8095/Y (NAND2X2MTR)                                   0.044      1.047 f
  U238/Y (NAND2X2MTR)                                    0.054      1.102 r
  U16543/Y (XNOR2X8MTR)                                  0.082      1.184 r
  U1319/Y (OAI22X8MTR)                                   0.068      1.251 f
  U8022/Y (AOI21X4MTR)                                   0.092      1.343 r
  U17230/Y (OAI22X2MTR)                                  0.059      1.402 f
  U0_BANK_TOP/vACC_3_reg_7__9_/D (DFFRHQX4MTR)           0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_90_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U16337/Y (NOR2X4MTR)                                   0.117      1.007 r
  U7235/Y (NOR2X2MTR)                                    0.057      1.064 f
  U11772/Y (OAI211X4MTR)                                 0.053      1.118 r
  U11735/Y (NOR2X6MTR)                                   0.056      1.173 f
  U2763/Y (INVX2MTR)                                     0.039      1.213 r
  U13098/Y (MXI2X2MTR)                                   0.067      1.279 f
  U15247/Y (NOR2X1MTR)                                   0.061      1.340 r
  PIM_result_reg_90_/D (DFFRQX2MTR)                      0.000      1.340 r
  data arrival time                                                 1.340

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_90_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.340
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_218_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U16337/Y (NOR2X4MTR)                                   0.117      1.007 r
  U7235/Y (NOR2X2MTR)                                    0.057      1.064 f
  U11772/Y (OAI211X4MTR)                                 0.053      1.118 r
  U11735/Y (NOR2X6MTR)                                   0.056      1.173 f
  U2763/Y (INVX2MTR)                                     0.039      1.213 r
  U13098/Y (MXI2X2MTR)                                   0.067      1.279 f
  U15246/Y (NOR2X1MTR)                                   0.061      1.340 r
  PIM_result_reg_218_/D (DFFRQX2MTR)                     0.000      1.340 r
  data arrival time                                                 1.340

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_218_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.340
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_346_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U16337/Y (NOR2X4MTR)                                   0.117      1.007 r
  U7235/Y (NOR2X2MTR)                                    0.057      1.064 f
  U11772/Y (OAI211X4MTR)                                 0.053      1.118 r
  U11735/Y (NOR2X6MTR)                                   0.056      1.173 f
  U2763/Y (INVX2MTR)                                     0.039      1.213 r
  U13098/Y (MXI2X2MTR)                                   0.067      1.279 f
  U15245/Y (NOR2X1MTR)                                   0.061      1.340 r
  PIM_result_reg_346_/D (DFFRQX2MTR)                     0.000      1.340 r
  data arrival time                                                 1.340

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_346_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.340
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_474_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U16337/Y (NOR2X4MTR)                                   0.117      1.007 r
  U7235/Y (NOR2X2MTR)                                    0.057      1.064 f
  U11772/Y (OAI211X4MTR)                                 0.053      1.118 r
  U11735/Y (NOR2X6MTR)                                   0.056      1.173 f
  U2763/Y (INVX2MTR)                                     0.039      1.213 r
  U13098/Y (MXI2X2MTR)                                   0.067      1.279 f
  U15244/Y (NOR2X1MTR)                                   0.061      1.340 r
  PIM_result_reg_474_/D (DFFRQX2MTR)                     0.000      1.340 r
  data arrival time                                                 1.340

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_474_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.340
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_46_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U9925/Y (INVX6MTR)                                     0.034      0.459 f
  U17032/Y (NAND2X2MTR)                                  0.041      0.500 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.629 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.724 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.787 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.861 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.941 f
  U4905/Y (NOR2X2MTR)                                    0.104      1.044 r
  U5880/Y (NAND2BX2MTR)                                  0.095      1.140 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.054      1.246 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.321 f
  U15457/Y (NOR2X1MTR)                                   0.064      1.385 r
  PIM_result_reg_46_/D (DFFRHQX2MTR)                     0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_46_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_174_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U9925/Y (INVX6MTR)                                     0.034      0.459 f
  U17032/Y (NAND2X2MTR)                                  0.041      0.500 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.629 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.724 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.787 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.861 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.941 f
  U4905/Y (NOR2X2MTR)                                    0.104      1.044 r
  U5880/Y (NAND2BX2MTR)                                  0.095      1.140 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.054      1.246 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.321 f
  U11538/Y (NOR2X1MTR)                                   0.064      1.385 r
  PIM_result_reg_174_/D (DFFRHQX2MTR)                    0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_174_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_302_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U9925/Y (INVX6MTR)                                     0.034      0.459 f
  U17032/Y (NAND2X2MTR)                                  0.041      0.500 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.629 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.724 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.787 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.861 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.941 f
  U4905/Y (NOR2X2MTR)                                    0.104      1.044 r
  U5880/Y (NAND2BX2MTR)                                  0.095      1.140 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.054      1.246 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.321 f
  U15456/Y (NOR2X1MTR)                                   0.064      1.385 r
  PIM_result_reg_302_/D (DFFRHQX2MTR)                    0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_302_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_430_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U9925/Y (INVX6MTR)                                     0.034      0.459 f
  U17032/Y (NAND2X2MTR)                                  0.041      0.500 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.629 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.724 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.787 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.861 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.941 f
  U4905/Y (NOR2X2MTR)                                    0.104      1.044 r
  U5880/Y (NAND2BX2MTR)                                  0.095      1.140 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.054      1.246 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.321 f
  U15435/Y (NOR2X1MTR)                                   0.064      1.385 r
  PIM_result_reg_430_/D (DFFRHQX2MTR)                    0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_430_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_149_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U779/Y (INVX12MTR)                                     0.026      0.456 f
  U9924/Y (CLKNAND2X2MTR)                                0.027      0.483 r
  U3287/Y (AND2X4MTR)                                    0.091      0.574 r
  U3887/Y (AND2X4MTR)                                    0.110      0.684 r
  U8873/Y (NAND2X2MTR)                                   0.059      0.743 f
  U9653/Y (NOR2X4MTR)                                    0.075      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.076      0.893 f
  U8789/Y (NOR2X4MTR)                                    0.081      0.974 r
  U5895/Y (NAND2X2MTR)                                   0.082      1.057 f
  U5369/Y (INVX3MTR)                                     0.065      1.121 r
  U11613/Y (NAND2X2MTR)                                  0.044      1.165 f
  U7197/Y (OAI21X1MTR)                                   0.035      1.200 r
  U11491/Y (NAND3BX2MTR)                                 0.084      1.283 r
  U2692/Y (NOR2BX2MTR)                                   0.049      1.332 f
  U11398/Y (NOR2X1MTR)                                   0.054      1.386 r
  PIM_result_reg_149_/D (DFFRHQX2MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_149_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U1569/Y (NAND2X6MTR)                                   0.044      1.037 f
  U2743/Y (NAND2X8MTR)                                   0.055      1.091 r
  U7598/Y (CLKNAND2X8MTR)                                0.055      1.147 f
  U9374/Y (INVX4MTR)                                     0.039      1.186 r
  U2248/Y (CLKNAND2X4MTR)                                0.048      1.234 f
  U9611/Y (XNOR2X8MTR)                                   0.081      1.315 f
  U17153/Y (OAI22X2MTR)                                  0.062      1.377 r
  U0_BANK_TOP/vACC_1_reg_2__18_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U1030/Y (INVX4MTR)                                     0.035      0.685 f
  U902/Y (NAND2X2MTR)                                    0.048      0.733 r
  U8194/Y (NAND3X4MTR)                                   0.058      0.791 f
  U10628/Y (NOR2BX4MTR)                                  0.077      0.868 r
  U8795/Y (NAND2X6MTR)                                   0.067      0.935 f
  U9012/Y (NAND2X8MTR)                                   0.053      0.988 r
  U8042/Y (XNOR2X1MTR)                                   0.076      1.064 r
  U11641/Y (OAI2BB2X2MTR)                                0.071      1.136 f
  U10346/Y (AOI2BB1X2MTR)                                0.086      1.222 r
  U13166/Y (NAND2BX2MTR)                                 0.068      1.289 f
  U3685/Y (OAI2BB1X4MTR)                                 0.053      1.343 r
  U17298/Y (OAI22X2MTR)                                  0.047      1.390 f
  U0_BANK_TOP/vACC_0_reg_3__0_/D (DFFRHQX2MTR)           0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U1569/Y (NAND2X6MTR)                                   0.044      1.037 f
  U2743/Y (NAND2X8MTR)                                   0.055      1.091 r
  U7598/Y (CLKNAND2X8MTR)                                0.055      1.147 f
  U9374/Y (INVX4MTR)                                     0.039      1.186 r
  U2248/Y (CLKNAND2X4MTR)                                0.048      1.234 f
  U9611/Y (XNOR2X8MTR)                                   0.081      1.315 f
  U17137/Y (OAI22X2MTR)                                  0.062      1.377 r
  U0_BANK_TOP/vACC_2_reg_2__18_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U2214/Y (INVX12MTR)                                    0.033      0.159 f
  U2215/Y (INVX8MTR)                                     0.032      0.191 r
  U13045/Y (NAND2BX8MTR)                                 0.068      0.260 r
  U15991/Y (OAI22X1MTR)                                  0.077      0.337 f
  U7766/Y (AOI2BB1X1MTR)                                 0.076      0.413 r
  U16028/Y (NAND3X2MTR)                                  0.082      0.495 f
  U9966/Y (NAND2BX8MTR)                                  0.106      0.602 f
  U9058/Y (INVX2MTR)                                     0.046      0.648 r
  U9832/Y (NAND2X4MTR)                                   0.060      0.708 f
  U548/Y (INVX4MTR)                                      0.045      0.753 r
  U10669/Y (AOI21X6MTR)                                  0.033      0.786 f
  U5168/Y (OAI21X8MTR)                                   0.082      0.868 r
  U514/Y (NAND2X6MTR)                                    0.060      0.928 f
  U4298/Y (NAND2X12MTR)                                  0.048      0.976 r
  U6330/Y (INVX10MTR)                                    0.033      1.009 f
  U11700/Y (XNOR2X2MTR)                                  0.061      1.070 f
  U11650/Y (NAND2X2MTR)                                  0.055      1.125 r
  U2691/Y (NAND3X4MTR)                                   0.086      1.211 f
  U2683/Y (MXI2X4MTR)                                    0.090      1.301 r
  U8453/Y (OAI22X1MTR)                                   0.083      1.384 f
  U0_BANK_TOP/vACC_1_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U1030/Y (INVX4MTR)                                     0.035      0.685 f
  U902/Y (NAND2X2MTR)                                    0.048      0.733 r
  U8194/Y (NAND3X4MTR)                                   0.058      0.791 f
  U10628/Y (NOR2BX4MTR)                                  0.077      0.868 r
  U8795/Y (NAND2X6MTR)                                   0.067      0.935 f
  U9012/Y (NAND2X8MTR)                                   0.053      0.988 r
  U8042/Y (XNOR2X1MTR)                                   0.076      1.064 r
  U11641/Y (OAI2BB2X2MTR)                                0.071      1.136 f
  U10346/Y (AOI2BB1X2MTR)                                0.086      1.222 r
  U13166/Y (NAND2BX2MTR)                                 0.068      1.289 f
  U3685/Y (OAI2BB1X4MTR)                                 0.053      1.343 r
  U17299/Y (OAI22X2MTR)                                  0.047      1.390 f
  U0_BANK_TOP/vACC_3_reg_3__0_/D (DFFRHQX2MTR)           0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U4835/Y (INVX16MTR)                                    0.030      0.399 f
  U1200/Y (INVX6MTR)                                     0.036      0.434 r
  U816/Y (CLKNAND2X2MTR)                                 0.053      0.488 f
  U2599/Y (NAND3X4MTR)                                   0.061      0.549 r
  U8405/Y (NAND2X6MTR)                                   0.043      0.592 f
  U7795/Y (INVX2MTR)                                     0.051      0.643 r
  U2096/Y (NAND2X3MTR)                                   0.055      0.698 f
  U1482/Y (OAI21X3MTR)                                   0.090      0.788 r
  U6917/Y (NAND2X2MTR)                                   0.067      0.855 f
  U5625/Y (NAND2BX2MTR)                                  0.048      0.904 r
  U5411/Y (INVX2MTR)                                     0.040      0.943 f
  U2813/Y (OAI21X2MTR)                                   0.071      1.015 r
  U1334/Y (AOI21X2MTR)                                   0.043      1.058 f
  U1484/Y (XNOR2X2MTR)                                   0.074      1.132 f
  U195/Y (CLKNAND2X2MTR)                                 0.048      1.180 r
  U10357/Y (NAND3X4MTR)                                  0.077      1.257 f
  U5185/Y (OAI2B2X1MTR)                                  0.143      1.401 f
  U0_BANK_TOP/vACC_1_reg_1__15_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX2MTR)
                                                         0.129      0.129 f
  U8602/Y (NOR2X4MTR)                                    0.054      0.183 r
  U10395/Y (NAND2X4MTR)                                  0.042      0.225 f
  U10147/Y (INVX4MTR)                                    0.045      0.269 r
  U6750/Y (INVX6MTR)                                     0.059      0.328 f
  U2566/Y (INVX6MTR)                                     0.038      0.367 r
  U10744/Y (NOR2X3MTR)                                   0.026      0.393 f
  U1309/Y (CLKNAND2X4MTR)                                0.025      0.418 r
  U1169/Y (OAI2BB1X2MTR)                                 0.048      0.466 f
  U5776/Y (AOI21X4MTR)                                   0.074      0.540 r
  U3579/Y (NAND2X6MTR)                                   0.063      0.603 f
  U1017/Y (INVX4MTR)                                     0.046      0.649 r
  U9763/Y (NAND2X8MTR)                                   0.042      0.691 f
  U10110/Y (NAND2X4MTR)                                  0.039      0.730 r
  U6905/Y (NAND2X4MTR)                                   0.043      0.773 f
  U2207/Y (NAND2X4MTR)                                   0.048      0.821 r
  U4386/Y (CLKNAND2X2MTR)                                0.063      0.884 f
  U10504/Y (AOI21X1MTR)                                  0.092      0.975 r
  U17741/Y (XNOR2X1MTR)                                  0.080      1.056 r
  U8289/Y (AOI22X1MTR)                                   0.110      1.166 f
  U11665/Y (OAI2B11X2MTR)                                0.078      1.244 r
  U9874/Y (OAI21X6MTR)                                   0.072      1.316 f
  U13052/Y (OAI22X2MTR)                                  0.063      1.379 r
  U0_BANK_TOP/vACC_2_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U16174/Y (CLKNAND2X16MTR)                              0.072      0.285 r
  U1194/Y (INVX10MTR)                                    0.045      0.330 f
  U1814/Y (INVX12MTR)                                    0.043      0.374 r
  U1041/Y (AND2X1MTR)                                    0.091      0.464 r
  U6655/Y (AND2X4MTR)                                    0.094      0.559 r
  U5664/Y (INVX2MTR)                                     0.034      0.592 f
  U8996/Y (AOI21X2MTR)                                   0.096      0.688 r
  U11306/Y (CLKNAND2X4MTR)                               0.071      0.759 f
  U11305/Y (XNOR2X8MTR)                                  0.082      0.841 f
  U11340/Y (NOR2X8MTR)                                   0.064      0.905 r
  U10554/Y (NOR2X4MTR)                                   0.037      0.942 f
  U9593/Y (NOR2X3MTR)                                    0.058      1.000 r
  U4873/Y (NAND2X2MTR)                                   0.056      1.056 f
  U16282/Y (NAND3BX4MTR)                                 0.055      1.111 r
  U11668/Y (INVX2MTR)                                    0.043      1.154 f
  U1913/Y (OAI21X3MTR)                                   0.087      1.241 r
  U1912/Y (NAND3BX4MTR)                                  0.083      1.325 f
  U15547/Y (NOR2X1MTR)                                   0.060      1.385 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U1030/Y (INVX4MTR)                                     0.035      0.685 f
  U902/Y (NAND2X2MTR)                                    0.048      0.733 r
  U8194/Y (NAND3X4MTR)                                   0.058      0.791 f
  U10628/Y (NOR2BX4MTR)                                  0.077      0.868 r
  U8795/Y (NAND2X6MTR)                                   0.067      0.935 f
  U9012/Y (NAND2X8MTR)                                   0.053      0.988 r
  U8042/Y (XNOR2X1MTR)                                   0.076      1.064 r
  U11641/Y (OAI2BB2X2MTR)                                0.071      1.136 f
  U10346/Y (AOI2BB1X2MTR)                                0.086      1.222 r
  U13166/Y (NAND2BX2MTR)                                 0.068      1.289 f
  U3685/Y (OAI2BB1X4MTR)                                 0.053      1.343 r
  U15884/Y (OAI22X2MTR)                                  0.047      1.390 f
  U0_BANK_TOP/vACC_2_reg_3__0_/D (DFFRHQX2MTR)           0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_59_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U655/Y (INVX4MTR)                                      0.042      0.471 f
  U16539/Y (CLKNAND2X2MTR)                               0.040      0.511 r
  U4549/Y (AND2X4MTR)                                    0.099      0.610 r
  U10748/Y (NAND3X4MTR)                                  0.094      0.704 f
  U9759/Y (NOR2X4MTR)                                    0.106      0.811 r
  U420/Y (NAND2X2MTR)                                    0.104      0.914 f
  U446/Y (NOR2X6MTR)                                     0.099      1.013 r
  U13326/Y (NAND2X3MTR)                                  0.059      1.072 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.128 r
  U6831/Y (INVX4MTR)                                     0.041      1.169 f
  U8348/Y (MXI2X1MTR)                                    0.074      1.243 r
  U17549/Y (AOI21X2MTR)                                  0.056      1.299 f
  U11502/Y (NOR2X1MTR)                                   0.063      1.363 r
  PIM_result_reg_59_/D (DFFRHQX1MTR)                     0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_59_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_187_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U655/Y (INVX4MTR)                                      0.042      0.471 f
  U16539/Y (CLKNAND2X2MTR)                               0.040      0.511 r
  U4549/Y (AND2X4MTR)                                    0.099      0.610 r
  U10748/Y (NAND3X4MTR)                                  0.094      0.704 f
  U9759/Y (NOR2X4MTR)                                    0.106      0.811 r
  U420/Y (NAND2X2MTR)                                    0.104      0.914 f
  U446/Y (NOR2X6MTR)                                     0.099      1.013 r
  U13326/Y (NAND2X3MTR)                                  0.059      1.072 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.128 r
  U6831/Y (INVX4MTR)                                     0.041      1.169 f
  U8348/Y (MXI2X1MTR)                                    0.074      1.243 r
  U17549/Y (AOI21X2MTR)                                  0.056      1.299 f
  U11526/Y (NOR2X1MTR)                                   0.063      1.363 r
  PIM_result_reg_187_/D (DFFRHQX1MTR)                    0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_187_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_315_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U655/Y (INVX4MTR)                                      0.042      0.471 f
  U16539/Y (CLKNAND2X2MTR)                               0.040      0.511 r
  U4549/Y (AND2X4MTR)                                    0.099      0.610 r
  U10748/Y (NAND3X4MTR)                                  0.094      0.704 f
  U9759/Y (NOR2X4MTR)                                    0.106      0.811 r
  U420/Y (NAND2X2MTR)                                    0.104      0.914 f
  U446/Y (NOR2X6MTR)                                     0.099      1.013 r
  U13326/Y (NAND2X3MTR)                                  0.059      1.072 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.128 r
  U6831/Y (INVX4MTR)                                     0.041      1.169 f
  U8348/Y (MXI2X1MTR)                                    0.074      1.243 r
  U17549/Y (AOI21X2MTR)                                  0.056      1.299 f
  U11523/Y (NOR2X1MTR)                                   0.063      1.363 r
  PIM_result_reg_315_/D (DFFRHQX1MTR)                    0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_315_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_443_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U655/Y (INVX4MTR)                                      0.042      0.471 f
  U16539/Y (CLKNAND2X2MTR)                               0.040      0.511 r
  U4549/Y (AND2X4MTR)                                    0.099      0.610 r
  U10748/Y (NAND3X4MTR)                                  0.094      0.704 f
  U9759/Y (NOR2X4MTR)                                    0.106      0.811 r
  U420/Y (NAND2X2MTR)                                    0.104      0.914 f
  U446/Y (NOR2X6MTR)                                     0.099      1.013 r
  U13326/Y (NAND2X3MTR)                                  0.059      1.072 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.128 r
  U6831/Y (INVX4MTR)                                     0.041      1.169 f
  U8348/Y (MXI2X1MTR)                                    0.074      1.243 r
  U17549/Y (AOI21X2MTR)                                  0.056      1.299 f
  U11524/Y (NOR2X1MTR)                                   0.063      1.363 r
  PIM_result_reg_443_/D (DFFRHQX1MTR)                    0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_443_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U10131/Y (BUFX8MTR)                                    0.078      0.204 r
  U9255/Y (NOR2X2MTR)                                    0.037      0.241 f
  U12810/Y (INVX4MTR)                                    0.034      0.275 r
  U1241/Y (INVX2MTR)                                     0.036      0.311 f
  U921/Y (NAND2X1MTR)                                    0.036      0.348 r
  U16051/Y (OAI21X2MTR)                                  0.054      0.402 f
  U817/Y (NOR3BX4MTR)                                    0.102      0.504 r
  U7857/Y (NAND2X4MTR)                                   0.098      0.602 f
  U3959/Y (NOR2X4MTR)                                    0.103      0.705 r
  U2118/Y (OAI21X3MTR)                                   0.089      0.794 f
  U10104/Y (AOI21X4MTR)                                  0.106      0.900 r
  U2856/Y (NAND2X6MTR)                                   0.069      0.969 f
  U7112/Y (NAND2X4MTR)                                   0.048      1.017 r
  U1354/Y (NAND2X8MTR)                                   0.051      1.068 f
  U1462/Y (CLKNAND2X12MTR)                               0.045      1.113 r
  U144/Y (BUFX8MTR)                                      0.085      1.197 r
  U1353/Y (NAND2X2MTR)                                   0.093      1.291 f
  U17144/Y (OAI22X2MTR)                                  0.087      1.378 r
  U0_BANK_TOP/vACC_0_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U8095/Y (NAND2X2MTR)                                   0.039      1.030 r
  U238/Y (NAND2X2MTR)                                    0.061      1.091 f
  U16543/Y (XNOR2X8MTR)                                  0.087      1.179 f
  U1319/Y (OAI22X8MTR)                                   0.073      1.251 r
  U8022/Y (AOI21X4MTR)                                   0.052      1.303 f
  U1386/Y (OAI2BB2X2MTR)                                 0.080      1.383 r
  U0_BANK_TOP/vACC_0_reg_7__9_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U4835/Y (INVX16MTR)                                    0.030      0.399 f
  U1200/Y (INVX6MTR)                                     0.036      0.434 r
  U816/Y (CLKNAND2X2MTR)                                 0.053      0.488 f
  U2599/Y (NAND3X4MTR)                                   0.061      0.549 r
  U8405/Y (NAND2X6MTR)                                   0.043      0.592 f
  U7795/Y (INVX2MTR)                                     0.051      0.643 r
  U2096/Y (NAND2X3MTR)                                   0.055      0.698 f
  U1482/Y (OAI21X3MTR)                                   0.090      0.788 r
  U6917/Y (NAND2X2MTR)                                   0.067      0.855 f
  U5625/Y (NAND2BX2MTR)                                  0.048      0.904 r
  U5411/Y (INVX2MTR)                                     0.040      0.943 f
  U2813/Y (OAI21X2MTR)                                   0.071      1.015 r
  U1334/Y (AOI21X2MTR)                                   0.043      1.058 f
  U1484/Y (XNOR2X2MTR)                                   0.074      1.132 f
  U195/Y (CLKNAND2X2MTR)                                 0.048      1.180 r
  U10357/Y (NAND3X4MTR)                                  0.077      1.257 f
  U5179/Y (OAI2B2X1MTR)                                  0.143      1.401 f
  U0_BANK_TOP/vACC_2_reg_1__15_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_93_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U16337/Y (NOR2X4MTR)                                   0.117      1.007 r
  U7235/Y (NOR2X2MTR)                                    0.057      1.064 f
  U11772/Y (OAI211X4MTR)                                 0.053      1.118 r
  U11735/Y (NOR2X6MTR)                                   0.056      1.173 f
  U2498/Y (OAI21X3MTR)                                   0.048      1.222 r
  U2497/Y (AOI22X2MTR)                                   0.095      1.317 f
  U8528/Y (NOR2X1MTR)                                    0.069      1.386 r
  PIM_result_reg_93_/D (DFFRHQX4MTR)                     0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_93_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_221_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U16337/Y (NOR2X4MTR)                                   0.117      1.007 r
  U7235/Y (NOR2X2MTR)                                    0.057      1.064 f
  U11772/Y (OAI211X4MTR)                                 0.053      1.118 r
  U11735/Y (NOR2X6MTR)                                   0.056      1.173 f
  U2498/Y (OAI21X3MTR)                                   0.048      1.222 r
  U2497/Y (AOI22X2MTR)                                   0.095      1.317 f
  U15408/Y (NOR2X1MTR)                                   0.069      1.386 r
  PIM_result_reg_221_/D (DFFRHQX4MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_221_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_349_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U16337/Y (NOR2X4MTR)                                   0.117      1.007 r
  U7235/Y (NOR2X2MTR)                                    0.057      1.064 f
  U11772/Y (OAI211X4MTR)                                 0.053      1.118 r
  U11735/Y (NOR2X6MTR)                                   0.056      1.173 f
  U2498/Y (OAI21X3MTR)                                   0.048      1.222 r
  U2497/Y (AOI22X2MTR)                                   0.095      1.317 f
  U15407/Y (NOR2X1MTR)                                   0.069      1.386 r
  PIM_result_reg_349_/D (DFFRHQX4MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_349_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_477_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U16337/Y (NOR2X4MTR)                                   0.117      1.007 r
  U7235/Y (NOR2X2MTR)                                    0.057      1.064 f
  U11772/Y (OAI211X4MTR)                                 0.053      1.118 r
  U11735/Y (NOR2X6MTR)                                   0.056      1.173 f
  U2498/Y (OAI21X3MTR)                                   0.048      1.222 r
  U2497/Y (AOI22X2MTR)                                   0.095      1.317 f
  U3704/Y (NOR2X1MTR)                                    0.069      1.386 r
  PIM_result_reg_477_/D (DFFRHQX4MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_477_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_22_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U779/Y (INVX12MTR)                                     0.026      0.456 f
  U9924/Y (CLKNAND2X2MTR)                                0.027      0.483 r
  U3287/Y (AND2X4MTR)                                    0.091      0.574 r
  U3887/Y (AND2X4MTR)                                    0.110      0.684 r
  U8873/Y (NAND2X2MTR)                                   0.059      0.743 f
  U9653/Y (NOR2X4MTR)                                    0.075      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.076      0.893 f
  U8789/Y (NOR2X4MTR)                                    0.081      0.974 r
  U5895/Y (NAND2X2MTR)                                   0.082      1.057 f
  U5369/Y (INVX3MTR)                                     0.065      1.121 r
  U13721/Y (AOI21X1MTR)                                  0.042      1.163 f
  U4829/Y (OAI21X1MTR)                                   0.090      1.253 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.308 f
  U11364/Y (NOR2X1MTR)                                   0.055      1.364 r
  PIM_result_reg_22_/D (DFFRHQX1MTR)                     0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_22_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_278_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U779/Y (INVX12MTR)                                     0.026      0.456 f
  U9924/Y (CLKNAND2X2MTR)                                0.027      0.483 r
  U3287/Y (AND2X4MTR)                                    0.091      0.574 r
  U3887/Y (AND2X4MTR)                                    0.110      0.684 r
  U8873/Y (NAND2X2MTR)                                   0.059      0.743 f
  U9653/Y (NOR2X4MTR)                                    0.075      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.076      0.893 f
  U8789/Y (NOR2X4MTR)                                    0.081      0.974 r
  U5895/Y (NAND2X2MTR)                                   0.082      1.057 f
  U5369/Y (INVX3MTR)                                     0.065      1.121 r
  U13721/Y (AOI21X1MTR)                                  0.042      1.163 f
  U4829/Y (OAI21X1MTR)                                   0.090      1.253 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.308 f
  U11389/Y (NOR2X1MTR)                                   0.055      1.364 r
  PIM_result_reg_278_/D (DFFRHQX1MTR)                    0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_278_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U2069/Y (INVX8MTR)                                     0.031      0.372 f
  U9922/Y (INVX4MTR)                                     0.030      0.402 r
  U5766/Y (NOR2X2MTR)                                    0.025      0.426 f
  U5214/Y (NAND3BX4MTR)                                  0.088      0.515 f
  U5690/Y (OAI21BX4MTR)                                  0.097      0.612 r
  U2102/Y (CLKNAND2X2MTR)                                0.151      0.763 f
  U1545/Y (INVX3MTR)                                     0.102      0.864 r
  U14851/Y (NAND3X2MTR)                                  0.080      0.945 f
  U11951/Y (AOI2BB1X2MTR)                                0.073      1.018 r
  U9481/Y (NAND3X2MTR)                                   0.084      1.102 f
  U1313/Y (NAND3X4MTR)                                   0.074      1.175 r
  U3701/Y (NAND2X4MTR)                                   0.057      1.232 f
  U4251/Y (XOR2X8MTR)                                    0.082      1.314 f
  U2061/Y (OAI22X2MTR)                                   0.062      1.376 r
  U0_BANK_TOP/vACC_0_reg_6__19_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U7020/Y (INVX12MTR)                                    0.030      0.367 f
  U7544/Y (AOI22X1MTR)                                   0.079      0.446 r
  U9087/Y (OAI2BB1X2MTR)                                 0.060      0.505 f
  U2472/Y (NOR2X3MTR)                                    0.069      0.574 r
  U2019/Y (NAND2X6MTR)                                   0.063      0.637 f
  U2017/Y (NOR2X6MTR)                                    0.083      0.720 r
  U660/Y (OAI21X4MTR)                                    0.077      0.797 f
  U8992/Y (AOI21X8MTR)                                   0.073      0.870 r
  U1481/Y (OAI21X6MTR)                                   0.068      0.938 f
  U1699/Y (NAND2X4MTR)                                   0.048      0.986 r
  U1763/Y (NAND2X6MTR)                                   0.053      1.039 f
  U2134/Y (CLKNAND2X8MTR)                                0.040      1.079 r
  U6735/Y (INVX6MTR)                                     0.049      1.128 f
  U2136/Y (INVX6MTR)                                     0.064      1.192 r
  U13522/Y (NAND2X4MTR)                                  0.066      1.258 f
  U8487/Y (OAI22X1MTR)                                   0.068      1.327 r
  U0_BANK_TOP/vACC_0_reg_3__11_/D (DFFRQX4MTR)           0.000      1.327 r
  data arrival time                                                 1.327

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__11_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.180      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.327
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_406_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U779/Y (INVX12MTR)                                     0.026      0.456 f
  U9924/Y (CLKNAND2X2MTR)                                0.027      0.483 r
  U3287/Y (AND2X4MTR)                                    0.091      0.574 r
  U3887/Y (AND2X4MTR)                                    0.110      0.684 r
  U8873/Y (NAND2X2MTR)                                   0.059      0.743 f
  U9653/Y (NOR2X4MTR)                                    0.075      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.076      0.893 f
  U8789/Y (NOR2X4MTR)                                    0.081      0.974 r
  U5895/Y (NAND2X2MTR)                                   0.082      1.057 f
  U5369/Y (INVX3MTR)                                     0.065      1.121 r
  U13721/Y (AOI21X1MTR)                                  0.042      1.163 f
  U4829/Y (OAI21X1MTR)                                   0.090      1.253 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.308 f
  U11401/Y (NOR2X1MTR)                                   0.055      1.364 r
  PIM_result_reg_406_/D (DFFRHQX1MTR)                    0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_406_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_150_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U779/Y (INVX12MTR)                                     0.026      0.456 f
  U9924/Y (CLKNAND2X2MTR)                                0.027      0.483 r
  U3287/Y (AND2X4MTR)                                    0.091      0.574 r
  U3887/Y (AND2X4MTR)                                    0.110      0.684 r
  U8873/Y (NAND2X2MTR)                                   0.059      0.743 f
  U9653/Y (NOR2X4MTR)                                    0.075      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.076      0.893 f
  U8789/Y (NOR2X4MTR)                                    0.081      0.974 r
  U5895/Y (NAND2X2MTR)                                   0.082      1.057 f
  U5369/Y (INVX3MTR)                                     0.065      1.121 r
  U13721/Y (AOI21X1MTR)                                  0.042      1.163 f
  U4829/Y (OAI21X1MTR)                                   0.090      1.253 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.308 f
  U11408/Y (NOR2X1MTR)                                   0.055      1.364 r
  PIM_result_reg_150_/D (DFFRHQX1MTR)                    0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_150_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5851/Y (CLKNAND2X4MTR)                                0.039      1.216 f
  U8617/Y (NAND2X2MTR)                                   0.043      1.258 r
  U5835/Y (AND2X1MTR)                                    0.083      1.341 r
  U0_BANK_TOP/detect_pos_edge_reg_0_/D (DFFRQX4MTR)      0.000      1.341 r
  data arrival time                                                 1.341

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_0_/CK (DFFRQX4MTR)     0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.341
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U11441/Y (CLKNAND2X16MTR)                              0.047      0.260 r
  U4025/Y (INVX20MTR)                                    0.039      0.299 f
  U1848/Y (INVX14MTR)                                    0.041      0.340 r
  U2114/Y (INVX10MTR)                                    0.031      0.371 f
  U15899/Y (INVX6MTR)                                    0.030      0.401 r
  U15913/Y (CLKNAND2X2MTR)                               0.055      0.456 f
  U730/Y (NOR2X4MTR)                                     0.069      0.524 r
  U11725/Y (OAI21X4MTR)                                  0.071      0.595 f
  U899/Y (AOI21X4MTR)                                    0.094      0.689 r
  U10750/Y (OAI21X2MTR)                                  0.065      0.754 f
  U10710/Y (INVX2MTR)                                    0.041      0.795 r
  U10675/Y (XNOR2X2MTR)                                  0.072      0.867 r
  U9684/Y (NAND2X4MTR)                                   0.063      0.930 f
  U8138/Y (XNOR2X2MTR)                                   0.087      1.017 f
  U7640/Y (INVX2MTR)                                     0.044      1.061 r
  U15910/Y (MXI2X2MTR)                                   0.059      1.119 f
  U11744/Y (NAND2BX2MTR)                                 0.109      1.228 f
  U13199/Y (NAND3BX4MTR)                                 0.096      1.324 f
  U2694/Y (NOR2X1MTR)                                    0.069      1.393 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U9448/Y (OAI21X8MTR)                                   0.087      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.212 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.281 f
  U18864/Y (OAI2B2X2MTR)                                 0.112      1.392 f
  U0_BANK_TOP/vACC_2_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U10830/Y (NOR2X1MTR)                                   0.061      0.222 f
  U2085/Y (INVX2MTR)                                     0.047      0.269 r
  U2230/Y (INVX2MTR)                                     0.027      0.295 f
  U10988/Y (AND2X1MTR)                                   0.093      0.389 f
  U8497/Y (AOI21X3MTR)                                   0.070      0.459 r
  U9559/Y (NAND3X4MTR)                                   0.073      0.531 f
  U4620/Y (CLKNAND2X4MTR)                                0.046      0.578 r
  U7851/Y (INVX2MTR)                                     0.040      0.618 f
  U8330/Y (NAND2X2MTR)                                   0.052      0.670 r
  U9813/Y (NAND2X2MTR)                                   0.056      0.726 f
  U8227/Y (INVX2MTR)                                     0.051      0.777 r
  U2129/Y (CLKNAND2X2MTR)                                0.078      0.855 f
  U6441/Y (INVX2MTR)                                     0.054      0.909 r
  U3785/Y (AND2X1MTR)                                    0.083      0.992 r
  U6834/Y (OAI2BB1X2MTR)                                 0.102      1.094 r
  U1313/Y (NAND3X4MTR)                                   0.091      1.185 f
  U3701/Y (NAND2X4MTR)                                   0.063      1.247 r
  U6909/Y (OAI2BB1X2MTR)                                 0.068      1.315 f
  U5839/Y (OAI22X1MTR)                                   0.063      1.379 r
  U0_BANK_TOP/vACC_0_reg_6__18_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1240/Y (BUFX4MTR)                                     0.088      0.362 f
  U854/Y (OAI2BB1X4MTR)                                  0.080      0.442 f
  U1153/Y (INVX2MTR)                                     0.036      0.478 r
  U9716/Y (NAND3X4MTR)                                   0.056      0.534 f
  U1052/Y (NAND2X6MTR)                                   0.045      0.579 r
  U1019/Y (NAND2X8MTR)                                   0.048      0.626 f
  U796/Y (NOR2X4MTR)                                     0.083      0.709 r
  U2022/Y (NAND2X4MTR)                                   0.051      0.760 f
  U9887/Y (AND2X8MTR)                                    0.076      0.836 f
  U2024/Y (NAND2X8MTR)                                   0.041      0.877 r
  U353/Y (INVX2MTR)                                      0.040      0.917 f
  U16645/Y (NOR2BX4MTR)                                  0.053      0.969 r
  U10370/Y (OAI2BB1X4MTR)                                0.106      1.076 r
  U10054/Y (NAND3X12MTR)                                 0.086      1.162 f
  U5876/Y (NAND2X6MTR)                                   0.048      1.210 r
  U176/Y (CLKNAND2X4MTR)                                 0.041      1.251 f
  U1965/Y (INVX4MTR)                                     0.039      1.290 r
  U11361/Y (NAND2X2MTR)                                  0.037      1.326 f
  U13300/Y (OAI22X1MTR)                                  0.052      1.379 r
  U0_BANK_TOP/vACC_3_reg_0__18_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U10830/Y (NOR2X1MTR)                                   0.061      0.222 f
  U2085/Y (INVX2MTR)                                     0.047      0.269 r
  U2230/Y (INVX2MTR)                                     0.027      0.295 f
  U10988/Y (AND2X1MTR)                                   0.093      0.389 f
  U8497/Y (AOI21X3MTR)                                   0.070      0.459 r
  U9559/Y (NAND3X4MTR)                                   0.073      0.531 f
  U4620/Y (CLKNAND2X4MTR)                                0.046      0.578 r
  U7851/Y (INVX2MTR)                                     0.040      0.618 f
  U8330/Y (NAND2X2MTR)                                   0.052      0.670 r
  U9813/Y (NAND2X2MTR)                                   0.056      0.726 f
  U8227/Y (INVX2MTR)                                     0.051      0.777 r
  U2129/Y (CLKNAND2X2MTR)                                0.078      0.855 f
  U6441/Y (INVX2MTR)                                     0.054      0.909 r
  U3785/Y (AND2X1MTR)                                    0.083      0.992 r
  U6834/Y (OAI2BB1X2MTR)                                 0.102      1.094 r
  U1313/Y (NAND3X4MTR)                                   0.091      1.185 f
  U3701/Y (NAND2X4MTR)                                   0.063      1.247 r
  U6909/Y (OAI2BB1X2MTR)                                 0.068      1.315 f
  U5840/Y (OAI22X1MTR)                                   0.063      1.379 r
  U0_BANK_TOP/vACC_3_reg_6__18_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U10830/Y (NOR2X1MTR)                                   0.061      0.222 f
  U2085/Y (INVX2MTR)                                     0.047      0.269 r
  U2230/Y (INVX2MTR)                                     0.027      0.295 f
  U10988/Y (AND2X1MTR)                                   0.093      0.389 f
  U8497/Y (AOI21X3MTR)                                   0.070      0.459 r
  U9559/Y (NAND3X4MTR)                                   0.073      0.531 f
  U4620/Y (CLKNAND2X4MTR)                                0.046      0.578 r
  U7851/Y (INVX2MTR)                                     0.040      0.618 f
  U8330/Y (NAND2X2MTR)                                   0.052      0.670 r
  U9813/Y (NAND2X2MTR)                                   0.056      0.726 f
  U8227/Y (INVX2MTR)                                     0.051      0.777 r
  U2129/Y (CLKNAND2X2MTR)                                0.078      0.855 f
  U6441/Y (INVX2MTR)                                     0.054      0.909 r
  U3785/Y (AND2X1MTR)                                    0.083      0.992 r
  U6834/Y (OAI2BB1X2MTR)                                 0.102      1.094 r
  U1313/Y (NAND3X4MTR)                                   0.091      1.185 f
  U3701/Y (NAND2X4MTR)                                   0.063      1.247 r
  U6909/Y (OAI2BB1X2MTR)                                 0.068      1.315 f
  U5838/Y (OAI22X1MTR)                                   0.063      1.379 r
  U0_BANK_TOP/vACC_1_reg_6__18_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 r
  U871/Y (NAND2BX2MTR)                                   0.107      0.238 r
  U7163/Y (INVX4MTR)                                     0.052      0.290 f
  U10142/Y (AOI22X2MTR)                                  0.092      0.381 r
  U11110/Y (CLKNAND2X2MTR)                               0.053      0.435 f
  U1882/Y (NOR2X2MTR)                                    0.071      0.506 r
  U1880/Y (NAND3X4MTR)                                   0.086      0.592 f
  U6163/Y (INVX2MTR)                                     0.077      0.669 r
  U6552/Y (NAND2X3MTR)                                   0.070      0.739 f
  U404/Y (OAI21X6MTR)                                    0.096      0.835 r
  U13532/Y (AOI21X6MTR)                                  0.065      0.900 f
  U1617/Y (OAI21X3MTR)                                   0.051      0.951 r
  U5892/Y (NAND2X2MTR)                                   0.055      1.006 f
  U6262/Y (CLKNAND2X2MTR)                                0.044      1.050 r
  U5256/Y (XNOR2X2MTR)                                   0.076      1.125 r
  U8672/Y (NAND2X3MTR)                                   0.059      1.185 f
  U9378/Y (NAND3X4MTR)                                   0.066      1.251 r
  U6813/Y (MXI2X6MTR)                                    0.065      1.316 f
  U11458/Y (OAI22X2MTR)                                  0.061      1.377 r
  U0_BANK_TOP/vACC_3_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX2MTR)
                                                         0.129      0.129 f
  U8602/Y (NOR2X4MTR)                                    0.054      0.183 r
  U10395/Y (NAND2X4MTR)                                  0.042      0.225 f
  U10147/Y (INVX4MTR)                                    0.045      0.269 r
  U6750/Y (INVX6MTR)                                     0.059      0.328 f
  U2566/Y (INVX6MTR)                                     0.038      0.367 r
  U10744/Y (NOR2X3MTR)                                   0.026      0.393 f
  U1309/Y (CLKNAND2X4MTR)                                0.025      0.418 r
  U1169/Y (OAI2BB1X2MTR)                                 0.048      0.466 f
  U5776/Y (AOI21X4MTR)                                   0.074      0.540 r
  U3579/Y (NAND2X6MTR)                                   0.063      0.603 f
  U1017/Y (INVX4MTR)                                     0.046      0.649 r
  U9763/Y (NAND2X8MTR)                                   0.042      0.691 f
  U10110/Y (NAND2X4MTR)                                  0.039      0.730 r
  U6905/Y (NAND2X4MTR)                                   0.043      0.773 f
  U2207/Y (NAND2X4MTR)                                   0.048      0.821 r
  U4386/Y (CLKNAND2X2MTR)                                0.063      0.884 f
  U10504/Y (AOI21X1MTR)                                  0.092      0.975 r
  U17741/Y (XNOR2X1MTR)                                  0.080      1.056 r
  U8289/Y (AOI22X1MTR)                                   0.110      1.166 f
  U11665/Y (OAI2B11X2MTR)                                0.078      1.244 r
  U9874/Y (OAI21X6MTR)                                   0.072      1.316 f
  U13055/Y (OAI22X2MTR)                                  0.063      1.379 r
  U0_BANK_TOP/vACC_1_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U10235/Y (NOR2X2MTR)                                   0.077      0.456 r
  U2201/Y (NOR2X3MTR)                                    0.043      0.499 f
  U1486/Y (NAND3X4MTR)                                   0.042      0.542 r
  U7802/Y (AND2X8MTR)                                    0.092      0.633 r
  U9855/Y (INVX2MTR)                                     0.027      0.661 f
  U9795/Y (NAND2BX4MTR)                                  0.082      0.743 f
  U7827/Y (INVX1MTR)                                     0.036      0.779 r
  U5462/Y (OAI21X1MTR)                                   0.088      0.867 f
  U16062/Y (NAND2X1MTR)                                  0.063      0.930 r
  U16053/Y (NAND2X2MTR)                                  0.045      0.975 f
  U13000/Y (AOI2B1X2MTR)                                 0.080      1.055 r
  U11675/Y (OAI2BB1X4MTR)                                0.062      1.117 f
  U233/Y (NAND3X6MTR)                                    0.062      1.179 r
  U9962/Y (NAND2X8MTR)                                   0.048      1.227 f
  U1284/Y (XNOR2X8MTR)                                   0.079      1.306 f
  U8479/Y (OAI2BB2X1MTR)                                 0.077      1.384 r
  U0_BANK_TOP/vACC_2_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX2MTR)
                                                         0.129      0.129 f
  U8602/Y (NOR2X4MTR)                                    0.054      0.183 r
  U10395/Y (NAND2X4MTR)                                  0.042      0.225 f
  U10147/Y (INVX4MTR)                                    0.045      0.269 r
  U6750/Y (INVX6MTR)                                     0.059      0.328 f
  U2566/Y (INVX6MTR)                                     0.038      0.367 r
  U10744/Y (NOR2X3MTR)                                   0.026      0.393 f
  U1309/Y (CLKNAND2X4MTR)                                0.025      0.418 r
  U1169/Y (OAI2BB1X2MTR)                                 0.048      0.466 f
  U5776/Y (AOI21X4MTR)                                   0.074      0.540 r
  U3579/Y (NAND2X6MTR)                                   0.063      0.603 f
  U1017/Y (INVX4MTR)                                     0.046      0.649 r
  U9763/Y (NAND2X8MTR)                                   0.042      0.691 f
  U10110/Y (NAND2X4MTR)                                  0.039      0.730 r
  U6905/Y (NAND2X4MTR)                                   0.043      0.773 f
  U2207/Y (NAND2X4MTR)                                   0.048      0.821 r
  U4386/Y (CLKNAND2X2MTR)                                0.063      0.884 f
  U10504/Y (AOI21X1MTR)                                  0.092      0.975 r
  U17741/Y (XNOR2X1MTR)                                  0.080      1.056 r
  U8289/Y (AOI22X1MTR)                                   0.110      1.166 f
  U11665/Y (OAI2B11X2MTR)                                0.078      1.244 r
  U9874/Y (OAI21X6MTR)                                   0.072      1.316 f
  U13054/Y (OAI22X2MTR)                                  0.063      1.379 r
  U0_BANK_TOP/vACC_0_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U5375/Y (NAND2X3MTR)                                   0.048      0.990 r
  U11705/Y (NAND2BX2MTR)                                 0.046      1.036 f
  U9435/Y (AOI22X2MTR)                                   0.068      1.104 r
  U13304/Y (OAI21X2MTR)                                  0.069      1.173 f
  U16377/Y (AOI2B1X4MTR)                                 0.079      1.251 r
  U5260/Y (BUFX2MTR)                                     0.106      1.357 r
  U10214/Y (OAI22X2MTR)                                  0.051      1.408 f
  U0_BANK_TOP/vACC_2_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U2612/Y (INVX12MTR)                                    0.033      0.154 f
  U12417/Y (CLKNAND2X16MTR)                              0.047      0.201 r
  U16174/Y (CLKNAND2X16MTR)                              0.079      0.281 f
  U1615/Y (INVX14MTR)                                    0.077      0.357 r
  U1658/Y (INVX4MTR)                                     0.033      0.390 f
  U1048/Y (CLKNAND2X4MTR)                                0.030      0.420 r
  U8719/Y (NAND2BX4MTR)                                  0.075      0.495 r
  U1007/Y (INVX2MTR)                                     0.035      0.530 f
  U1904/Y (NOR2X4MTR)                                    0.063      0.593 r
  U11437/Y (AOI21X8MTR)                                  0.058      0.651 f
  U741/Y (OAI21X3MTR)                                    0.074      0.725 r
  U10645/Y (XNOR2X2MTR)                                  0.091      0.816 r
  U3128/Y (NOR2X4MTR)                                    0.056      0.872 f
  U8813/Y (NAND2BX4MTR)                                  0.095      0.967 f
  U482/Y (NAND2X2MTR)                                    0.038      1.005 r
  U405/Y (INVX2MTR)                                      0.041      1.046 f
  U2373/Y (AOI21X6MTR)                                   0.076      1.122 r
  U10419/Y (XNOR2X4MTR)                                  0.098      1.220 r
  U15871/Y (CLKNAND2X2MTR)                               0.058      1.278 f
  U12911/Y (NOR3BX1MTR)                                  0.099      1.377 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U5375/Y (NAND2X3MTR)                                   0.048      0.990 r
  U11705/Y (NAND2BX2MTR)                                 0.046      1.036 f
  U9435/Y (AOI22X2MTR)                                   0.068      1.104 r
  U13304/Y (OAI21X2MTR)                                  0.069      1.173 f
  U16377/Y (AOI2B1X4MTR)                                 0.079      1.251 r
  U5260/Y (BUFX2MTR)                                     0.106      1.357 r
  U11370/Y (OAI22X2MTR)                                  0.051      1.408 f
  U0_BANK_TOP/vACC_1_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U5375/Y (NAND2X3MTR)                                   0.048      0.990 r
  U11705/Y (NAND2BX2MTR)                                 0.046      1.036 f
  U9435/Y (AOI22X2MTR)                                   0.068      1.104 r
  U13304/Y (OAI21X2MTR)                                  0.069      1.173 f
  U16377/Y (AOI2B1X4MTR)                                 0.079      1.251 r
  U5260/Y (BUFX2MTR)                                     0.106      1.357 r
  U10206/Y (OAI22X2MTR)                                  0.051      1.408 f
  U0_BANK_TOP/vACC_0_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U11320/Y (INVX12MTR)                                   0.037      0.162 f
  U10160/Y (NAND2X2MTR)                                  0.039      0.201 r
  U11303/Y (BUFX4MTR)                                    0.086      0.287 r
  U4171/Y (OAI22X1MTR)                                   0.068      0.354 f
  U1071/Y (OR2X2MTR)                                     0.128      0.482 f
  U1709/Y (NOR2X4MTR)                                    0.062      0.544 r
  U3334/Y (NAND2X4MTR)                                   0.071      0.615 f
  U3880/Y (NOR2X2MTR)                                    0.105      0.720 r
  U3044/Y (NOR2X4MTR)                                    0.042      0.763 f
  U8834/Y (AND2X4MTR)                                    0.080      0.842 f
  U589/Y (NAND2X6MTR)                                    0.044      0.886 r
  U8762/Y (NAND2X8MTR)                                   0.056      0.943 f
  U5375/Y (NAND2X3MTR)                                   0.048      0.990 r
  U11705/Y (NAND2BX2MTR)                                 0.046      1.036 f
  U9435/Y (AOI22X2MTR)                                   0.068      1.104 r
  U13304/Y (OAI21X2MTR)                                  0.069      1.173 f
  U16377/Y (AOI2B1X4MTR)                                 0.079      1.251 r
  U5260/Y (BUFX2MTR)                                     0.106      1.357 r
  U17171/Y (OAI22X2MTR)                                  0.051      1.408 f
  U0_BANK_TOP/vACC_3_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U1295/Y (INVX8MTR)                                     0.058      0.320 r
  U1292/Y (INVX10MTR)                                    0.039      0.359 f
  U7472/Y (INVX4MTR)                                     0.048      0.407 r
  U8496/Y (CLKNAND2X2MTR)                                0.058      0.464 f
  U9559/Y (NAND3X4MTR)                                   0.059      0.523 r
  U4620/Y (CLKNAND2X4MTR)                                0.043      0.566 f
  U7851/Y (INVX2MTR)                                     0.050      0.616 r
  U9013/Y (NAND2X2MTR)                                   0.077      0.693 f
  U664/Y (OAI21X4MTR)                                    0.088      0.781 r
  U619/Y (CLKNAND2X2MTR)                                 0.065      0.846 f
  U6047/Y (CLKNAND2X2MTR)                                0.056      0.902 r
  U7650/Y (NOR2BX4MTR)                                   0.089      0.991 r
  U8131/Y (NOR2X4MTR)                                    0.038      1.029 f
  U1354/Y (NAND2X8MTR)                                   0.046      1.076 r
  U1462/Y (CLKNAND2X12MTR)                               0.048      1.123 f
  U4666/Y (INVX6MTR)                                     0.062      1.185 r
  U143/Y (INVX4MTR)                                      0.047      1.232 f
  U12905/Y (NAND3BX2MTR)                                 0.046      1.278 r
  U12677/Y (OAI211X1MTR)                                 0.098      1.376 f
  U0_BANK_TOP/vACC_1_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.376 f
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U2612/Y (INVX12MTR)                                    0.033      0.154 f
  U12417/Y (CLKNAND2X16MTR)                              0.047      0.201 r
  U16174/Y (CLKNAND2X16MTR)                              0.079      0.281 f
  U1612/Y (INVX16MTR)                                    0.064      0.344 r
  U1750/Y (INVX18MTR)                                    0.044      0.389 f
  U7123/Y (NAND2X4MTR)                                   0.042      0.431 r
  U8966/Y (NOR2X4MTR)                                    0.031      0.461 f
  U821/Y (OAI21X3MTR)                                    0.101      0.562 r
  U16637/Y (OAI2BB1X4MTR)                                0.109      0.672 r
  U6946/Y (XNOR2X2MTR)                                   0.075      0.746 r
  U6930/Y (NAND2X4MTR)                                   0.066      0.813 f
  U6446/Y (NAND2X4MTR)                                   0.048      0.861 r
  U1147/Y (INVX2MTR)                                     0.041      0.901 f
  U2578/Y (OAI21X4MTR)                                   0.097      0.998 r
  U17178/Y (AOI21X2MTR)                                  0.070      1.069 f
  U17179/Y (XOR2X2MTR)                                   0.092      1.161 f
  U13344/Y (NAND2BX2MTR)                                 0.113      1.274 f
  U16246/Y (NOR4X2MTR)                                   0.082      1.356 r
  U7420/Y (NOR2X1MTR)                                    0.052      1.408 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U13310/Y (OAI2BB1X4MTR)                                0.082      0.558 r
  U1011/Y (AOI21X4MTR)                                   0.056      0.613 f
  U2425/Y (CLKNAND2X4MTR)                                0.044      0.657 r
  U3230/Y (NAND2X4MTR)                                   0.047      0.705 f
  U2380/Y (OAI21X6MTR)                                   0.083      0.788 r
  U4447/Y (NAND2X4MTR)                                   0.050      0.839 f
  U10212/Y (NAND2X6MTR)                                  0.053      0.892 r
  U2037/Y (NAND2X8MTR)                                   0.046      0.938 f
  U6670/Y (CLKNAND2X8MTR)                                0.047      0.986 r
  U9528/Y (XNOR2X1MTR)                                   0.076      1.062 r
  U8677/Y (OAI22X2MTR)                                   0.094      1.156 f
  U8654/Y (AOI2BB1X4MTR)                                 0.073      1.229 r
  U8017/Y (INVX2MTR)                                     0.038      1.267 f
  U16095/Y (NOR2X4MTR)                                   0.065      1.333 r
  U17289/Y (OAI22X2MTR)                                  0.056      1.388 f
  U0_BANK_TOP/vACC_1_reg_7__8_/D (DFFRHQX2MTR)           0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_102_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U3392/Y (BUFX16MTR)                                    0.074      0.463 f
  U1012/Y (INVX4MTR)                                     0.048      0.511 r
  U7702/Y (BUFX2MTR)                                     0.095      0.606 r
  U10874/Y (CLKNAND2X2MTR)                               0.059      0.665 f
  U9838/Y (NAND4X4MTR)                                   0.076      0.741 r
  U8275/Y (NOR2X2MTR)                                    0.046      0.787 f
  U10600/Y (AND3X4MTR)                                   0.110      0.897 f
  U10572/Y (INVX2MTR)                                    0.041      0.938 r
  U16965/Y (NOR2X4MTR)                                   0.034      0.972 f
  U8093/Y (AOI22X2MTR)                                   0.094      1.066 r
  U11644/Y (OAI211X2MTR)                                 0.084      1.150 f
  U4838/Y (AOI211X2MTR)                                  0.167      1.318 r
  U5343/Y (NOR2X1MTR)                                    0.067      1.385 f
  PIM_result_reg_102_/D (DFFRHQX2MTR)                    0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_102_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_230_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U3392/Y (BUFX16MTR)                                    0.074      0.463 f
  U1012/Y (INVX4MTR)                                     0.048      0.511 r
  U7702/Y (BUFX2MTR)                                     0.095      0.606 r
  U10874/Y (CLKNAND2X2MTR)                               0.059      0.665 f
  U9838/Y (NAND4X4MTR)                                   0.076      0.741 r
  U8275/Y (NOR2X2MTR)                                    0.046      0.787 f
  U10600/Y (AND3X4MTR)                                   0.110      0.897 f
  U10572/Y (INVX2MTR)                                    0.041      0.938 r
  U16965/Y (NOR2X4MTR)                                   0.034      0.972 f
  U8093/Y (AOI22X2MTR)                                   0.094      1.066 r
  U11644/Y (OAI211X2MTR)                                 0.084      1.150 f
  U4838/Y (AOI211X2MTR)                                  0.167      1.318 r
  U5342/Y (NOR2X1MTR)                                    0.067      1.385 f
  PIM_result_reg_230_/D (DFFRHQX2MTR)                    0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_230_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_358_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U3392/Y (BUFX16MTR)                                    0.074      0.463 f
  U1012/Y (INVX4MTR)                                     0.048      0.511 r
  U7702/Y (BUFX2MTR)                                     0.095      0.606 r
  U10874/Y (CLKNAND2X2MTR)                               0.059      0.665 f
  U9838/Y (NAND4X4MTR)                                   0.076      0.741 r
  U8275/Y (NOR2X2MTR)                                    0.046      0.787 f
  U10600/Y (AND3X4MTR)                                   0.110      0.897 f
  U10572/Y (INVX2MTR)                                    0.041      0.938 r
  U16965/Y (NOR2X4MTR)                                   0.034      0.972 f
  U8093/Y (AOI22X2MTR)                                   0.094      1.066 r
  U11644/Y (OAI211X2MTR)                                 0.084      1.150 f
  U4838/Y (AOI211X2MTR)                                  0.167      1.318 r
  U15283/Y (NOR2X1MTR)                                   0.067      1.385 f
  PIM_result_reg_358_/D (DFFRHQX2MTR)                    0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_358_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_486_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U3392/Y (BUFX16MTR)                                    0.074      0.463 f
  U1012/Y (INVX4MTR)                                     0.048      0.511 r
  U7702/Y (BUFX2MTR)                                     0.095      0.606 r
  U10874/Y (CLKNAND2X2MTR)                               0.059      0.665 f
  U9838/Y (NAND4X4MTR)                                   0.076      0.741 r
  U8275/Y (NOR2X2MTR)                                    0.046      0.787 f
  U10600/Y (AND3X4MTR)                                   0.110      0.897 f
  U10572/Y (INVX2MTR)                                    0.041      0.938 r
  U16965/Y (NOR2X4MTR)                                   0.034      0.972 f
  U8093/Y (AOI22X2MTR)                                   0.094      1.066 r
  U11644/Y (OAI211X2MTR)                                 0.084      1.150 f
  U4838/Y (AOI211X2MTR)                                  0.167      1.318 r
  U15282/Y (NOR2X1MTR)                                   0.067      1.385 f
  PIM_result_reg_486_/D (DFFRHQX2MTR)                    0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_486_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U2612/Y (INVX12MTR)                                    0.033      0.154 f
  U12417/Y (CLKNAND2X16MTR)                              0.047      0.201 r
  U16174/Y (CLKNAND2X16MTR)                              0.079      0.281 f
  U1612/Y (INVX16MTR)                                    0.064      0.344 r
  U1750/Y (INVX18MTR)                                    0.044      0.389 f
  U9182/Y (NAND2X4MTR)                                   0.049      0.438 r
  U11089/Y (INVX4MTR)                                    0.032      0.469 f
  U4030/S (ADDHX4MTR)                                    0.084      0.554 f
  U6514/Y (NAND2BX2MTR)                                  0.126      0.680 f
  U13352/Y (OAI2BB1X1MTR)                                0.113      0.792 f
  U10649/Y (OAI21X2MTR)                                  0.078      0.871 r
  U6896/Y (NAND2X2MTR)                                   0.107      0.977 f
  U1804/Y (NOR2X6MTR)                                    0.097      1.075 r
  U2075/Y (NOR2X6MTR)                                    0.044      1.119 f
  U13308/Y (AOI21X8MTR)                                  0.095      1.214 r
  U1942/Y (XOR2X2MTR)                                    0.087      1.301 r
  U1933/Y (NOR2BX4MTR)                                   0.096      1.398 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX8MTR)
                                                         0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U2069/Y (INVX8MTR)                                     0.031      0.372 f
  U9922/Y (INVX4MTR)                                     0.030      0.402 r
  U5766/Y (NOR2X2MTR)                                    0.025      0.426 f
  U5214/Y (NAND3BX4MTR)                                  0.088      0.515 f
  U5690/Y (OAI21BX4MTR)                                  0.097      0.612 r
  U2102/Y (CLKNAND2X2MTR)                                0.151      0.763 f
  U1545/Y (INVX3MTR)                                     0.102      0.864 r
  U14851/Y (NAND3X2MTR)                                  0.080      0.945 f
  U11951/Y (AOI2BB1X2MTR)                                0.073      1.018 r
  U9481/Y (NAND3X2MTR)                                   0.084      1.102 f
  U1313/Y (NAND3X4MTR)                                   0.074      1.175 r
  U3701/Y (NAND2X4MTR)                                   0.057      1.232 f
  U4251/Y (XOR2X8MTR)                                    0.082      1.314 f
  U1306/Y (OAI22X2MTR)                                   0.062      1.376 r
  U0_BANK_TOP/vACC_3_reg_6__19_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U2612/Y (INVX12MTR)                                    0.033      0.154 f
  U12417/Y (CLKNAND2X16MTR)                              0.047      0.201 r
  U16174/Y (CLKNAND2X16MTR)                              0.079      0.281 f
  U1611/Y (INVX14MTR)                                    0.072      0.352 r
  U1173/Y (INVX8MTR)                                     0.033      0.385 f
  U6259/Y (NAND2X6MTR)                                   0.041      0.426 r
  U6238/Y (INVX2MTR)                                     0.038      0.463 f
  U671/Y (NAND2X4MTR)                                    0.048      0.511 r
  U12643/Y (OAI2BB1X4MTR)                                0.100      0.611 r
  U3508/Y (NAND2X6MTR)                                   0.050      0.661 f
  U1666/Y (XNOR2X8MTR)                                   0.078      0.739 f
  U1664/Y (XNOR2X8MTR)                                   0.089      0.828 f
  U5433/Y (XOR2X8MTR)                                    0.088      0.916 f
  U16007/Y (XNOR2X8MTR)                                  0.087      1.003 f
  U287/Y (NOR2X8MTR)                                     0.074      1.077 r
  U1799/Y (OAI21X6MTR)                                   0.060      1.137 f
  U10400/Y (AOI21X8MTR)                                  0.080      1.217 r
  U1831/Y (XNOR2X1MTR)                                   0.122      1.339 r
  U13248/Y (NOR2X1MTR)                                   0.053      1.392 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U12734/Y (NAND2X12MTR)                                 0.063      0.969 f
  U2607/Y (AOI21X8MTR)                                   0.070      1.039 r
  U2617/Y (XNOR2X8MTR)                                   0.079      1.118 r
  U1648/Y (OAI21X6MTR)                                   0.071      1.189 f
  U1642/Y (AOI2B1X8MTR)                                  0.070      1.259 r
  U15978/Y (BUFX4MTR)                                    0.086      1.346 r
  U17301/Y (OAI22X2MTR)                                  0.043      1.389 f
  U0_BANK_TOP/vACC_1_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U11844/Y (OAI21X8MTR)                                  0.088      0.963 r
  U11100/Y (XNOR2X2MTR)                                  0.083      1.046 r
  U13007/Y (AO2B2X4MTR)                                  0.155      1.201 r
  U13011/Y (NOR2X8MTR)                                   0.033      1.234 f
  U9807/Y (MXI2X6MTR)                                    0.062      1.295 r
  U1465/Y (CLKNAND2X2MTR)                                0.055      1.351 f
  U13170/Y (OAI2BB1X1MTR)                                0.040      1.391 r
  U0_BANK_TOP/vACC_1_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_396_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U8779/Y (NOR2X4MTR)                                    0.102      0.944 r
  U8758/Y (CLKNAND2X4MTR)                                0.059      1.003 f
  U4287/Y (NOR2X3MTR)                                    0.062      1.066 r
  U996/Y (NAND2X2MTR)                                    0.067      1.133 f
  U995/Y (NAND3X4MTR)                                    0.060      1.193 r
  U2707/Y (AND2X2MTR)                                    0.110      1.302 r
  U101/Y (NOR2X4MTR)                                     0.038      1.340 f
  U2686/Y (NOR2X1MTR)                                    0.048      1.388 r
  PIM_result_reg_396_/D (DFFRHQX4MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_396_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_24_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U8442/Y (INVX6MTR)                                     0.031      0.458 f
  U10919/Y (CLKNAND2X2MTR)                               0.030      0.488 r
  U9019/Y (OAI211X2MTR)                                  0.080      0.568 f
  U10808/Y (AOI21X4MTR)                                  0.106      0.674 r
  U9811/Y (INVX4MTR)                                     0.058      0.732 f
  U417/Y (NOR2X2MTR)                                     0.095      0.827 r
  U8230/Y (CLKNAND2X2MTR)                                0.079      0.906 f
  U9581/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8730/Y (AOI21X1MTR)                                   0.116      1.112 f
  U15164/Y (AND4X2MTR)                                   0.178      1.290 f
  U15701/Y (NOR2X1MTR)                                   0.051      1.341 r
  PIM_result_reg_24_/D (DFFRQX2MTR)                      0.000      1.341 r
  data arrival time                                                 1.341

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_24_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.341
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_280_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U8442/Y (INVX6MTR)                                     0.031      0.458 f
  U10919/Y (CLKNAND2X2MTR)                               0.030      0.488 r
  U9019/Y (OAI211X2MTR)                                  0.080      0.568 f
  U10808/Y (AOI21X4MTR)                                  0.106      0.674 r
  U9811/Y (INVX4MTR)                                     0.058      0.732 f
  U417/Y (NOR2X2MTR)                                     0.095      0.827 r
  U8230/Y (CLKNAND2X2MTR)                                0.079      0.906 f
  U9581/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8730/Y (AOI21X1MTR)                                   0.116      1.112 f
  U15164/Y (AND4X2MTR)                                   0.178      1.290 f
  U15631/Y (NOR2X1MTR)                                   0.051      1.341 r
  PIM_result_reg_280_/D (DFFRQX2MTR)                     0.000      1.341 r
  data arrival time                                                 1.341

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_280_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.341
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_408_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U8442/Y (INVX6MTR)                                     0.031      0.458 f
  U10919/Y (CLKNAND2X2MTR)                               0.030      0.488 r
  U9019/Y (OAI211X2MTR)                                  0.080      0.568 f
  U10808/Y (AOI21X4MTR)                                  0.106      0.674 r
  U9811/Y (INVX4MTR)                                     0.058      0.732 f
  U417/Y (NOR2X2MTR)                                     0.095      0.827 r
  U8230/Y (CLKNAND2X2MTR)                                0.079      0.906 f
  U9581/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8730/Y (AOI21X1MTR)                                   0.116      1.112 f
  U15164/Y (AND4X2MTR)                                   0.178      1.290 f
  U15598/Y (NOR2X1MTR)                                   0.051      1.341 r
  PIM_result_reg_408_/D (DFFRQX2MTR)                     0.000      1.341 r
  data arrival time                                                 1.341

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_408_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.341
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U1221/Y (CLKNAND2X4MTR)                                0.040      0.464 f
  U16097/Y (OAI2BB1X4MTR)                                0.040      0.504 r
  U10257/Y (INVX4MTR)                                    0.026      0.529 f
  U2499/Y (NAND3X4MTR)                                   0.031      0.561 r
  U1317/Y (NAND2X4MTR)                                   0.049      0.610 f
  U4608/Y (CLKNAND2X4MTR)                                0.047      0.657 r
  U5156/Y (NAND2X4MTR)                                   0.043      0.699 f
  U5145/Y (INVX5MTR)                                     0.048      0.748 r
  U7061/Y (OAI21X3MTR)                                   0.063      0.811 f
  U7057/Y (AOI21X8MTR)                                   0.066      0.877 r
  U1338/Y (OAI21X6MTR)                                   0.064      0.940 f
  U1966/Y (INVX6MTR)                                     0.056      0.997 r
  U1720/Y (INVX8MTR)                                     0.035      1.032 f
  U314/Y (AOI21X4MTR)                                    0.064      1.096 r
  U8025/Y (XNOR2X2MTR)                                   0.087      1.183 r
  U8018/Y (NOR2X2MTR)                                    0.062      1.246 f
  U1333/Y (NOR2X4MTR)                                    0.085      1.331 r
  U13266/Y (OAI22X2MTR)                                  0.056      1.387 f
  U0_BANK_TOP/vACC_0_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U13310/Y (OAI2BB1X4MTR)                                0.082      0.558 r
  U1011/Y (AOI21X4MTR)                                   0.056      0.613 f
  U2425/Y (CLKNAND2X4MTR)                                0.044      0.657 r
  U3230/Y (NAND2X4MTR)                                   0.047      0.705 f
  U2380/Y (OAI21X6MTR)                                   0.083      0.788 r
  U4447/Y (NAND2X4MTR)                                   0.050      0.839 f
  U10212/Y (NAND2X6MTR)                                  0.053      0.892 r
  U2037/Y (NAND2X8MTR)                                   0.046      0.938 f
  U6670/Y (CLKNAND2X8MTR)                                0.047      0.986 r
  U9528/Y (XNOR2X1MTR)                                   0.076      1.062 r
  U8677/Y (OAI22X2MTR)                                   0.094      1.156 f
  U8654/Y (AOI2BB1X4MTR)                                 0.073      1.229 r
  U8017/Y (INVX2MTR)                                     0.038      1.267 f
  U16095/Y (NOR2X4MTR)                                   0.065      1.333 r
  U17229/Y (OAI22X2MTR)                                  0.056      1.388 f
  U0_BANK_TOP/vACC_0_reg_7__8_/D (DFFRHQX2MTR)           0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U8779/Y (NOR2X4MTR)                                    0.102      0.944 r
  U8758/Y (CLKNAND2X4MTR)                                0.059      1.003 f
  U4287/Y (NOR2X3MTR)                                    0.062      1.066 r
  U996/Y (NAND2X2MTR)                                    0.067      1.133 f
  U995/Y (NAND3X4MTR)                                    0.060      1.193 r
  U2707/Y (AND2X2MTR)                                    0.110      1.302 r
  U101/Y (NOR2X4MTR)                                     0.038      1.340 f
  U11438/Y (NOR2X1MTR)                                   0.048      1.388 r
  PIM_result_reg_12_/D (DFFRHQX4MTR)                     0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_12_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_140_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U8779/Y (NOR2X4MTR)                                    0.102      0.944 r
  U8758/Y (CLKNAND2X4MTR)                                0.059      1.003 f
  U4287/Y (NOR2X3MTR)                                    0.062      1.066 r
  U996/Y (NAND2X2MTR)                                    0.067      1.133 f
  U995/Y (NAND3X4MTR)                                    0.060      1.193 r
  U2707/Y (AND2X2MTR)                                    0.110      1.302 r
  U101/Y (NOR2X4MTR)                                     0.038      1.340 f
  U11440/Y (NOR2X1MTR)                                   0.048      1.388 r
  PIM_result_reg_140_/D (DFFRHQX4MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_140_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_268_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U8779/Y (NOR2X4MTR)                                    0.102      0.944 r
  U8758/Y (CLKNAND2X4MTR)                                0.059      1.003 f
  U4287/Y (NOR2X3MTR)                                    0.062      1.066 r
  U996/Y (NAND2X2MTR)                                    0.067      1.133 f
  U995/Y (NAND3X4MTR)                                    0.060      1.193 r
  U2707/Y (AND2X2MTR)                                    0.110      1.302 r
  U101/Y (NOR2X4MTR)                                     0.038      1.340 f
  U10284/Y (NOR2X1MTR)                                   0.048      1.388 r
  PIM_result_reg_268_/D (DFFRHQX4MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_268_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_92_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U10965/Y (CLKNAND2X2MTR)                               0.025      0.482 r
  U4013/Y (AND2X2MTR)                                    0.100      0.582 r
  U12206/Y (OAI211X4MTR)                                 0.086      0.667 f
  U4514/Y (NOR2X2MTR)                                    0.084      0.751 r
  U16155/Y (NAND2X2MTR)                                  0.065      0.816 f
  U13205/Y (NOR2X2MTR)                                   0.076      0.892 r
  U1521/Y (NAND3X4MTR)                                   0.076      0.968 f
  U2958/Y (INVX2MTR)                                     0.066      1.034 r
  U7644/Y (NAND2BX2MTR)                                  0.068      1.102 f
  U1512/Y (CLKNAND2X4MTR)                                0.050      1.152 r
  U9541/Y (NOR3X4MTR)                                    0.038      1.190 f
  U10993/Y (OAI21X6MTR)                                  0.070      1.260 r
  U17708/Y (AOI211X4MTR)                                 0.066      1.326 f
  U5850/Y (NOR2X1MTR)                                    0.061      1.387 r
  PIM_result_reg_92_/D (DFFRHQX4MTR)                     0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_92_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_220_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U10965/Y (CLKNAND2X2MTR)                               0.025      0.482 r
  U4013/Y (AND2X2MTR)                                    0.100      0.582 r
  U12206/Y (OAI211X4MTR)                                 0.086      0.667 f
  U4514/Y (NOR2X2MTR)                                    0.084      0.751 r
  U16155/Y (NAND2X2MTR)                                  0.065      0.816 f
  U13205/Y (NOR2X2MTR)                                   0.076      0.892 r
  U1521/Y (NAND3X4MTR)                                   0.076      0.968 f
  U2958/Y (INVX2MTR)                                     0.066      1.034 r
  U7644/Y (NAND2BX2MTR)                                  0.068      1.102 f
  U1512/Y (CLKNAND2X4MTR)                                0.050      1.152 r
  U9541/Y (NOR3X4MTR)                                    0.038      1.190 f
  U10993/Y (OAI21X6MTR)                                  0.070      1.260 r
  U17708/Y (AOI211X4MTR)                                 0.066      1.326 f
  U5849/Y (NOR2X1MTR)                                    0.061      1.387 r
  PIM_result_reg_220_/D (DFFRHQX4MTR)                    0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_220_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_348_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U10965/Y (CLKNAND2X2MTR)                               0.025      0.482 r
  U4013/Y (AND2X2MTR)                                    0.100      0.582 r
  U12206/Y (OAI211X4MTR)                                 0.086      0.667 f
  U4514/Y (NOR2X2MTR)                                    0.084      0.751 r
  U16155/Y (NAND2X2MTR)                                  0.065      0.816 f
  U13205/Y (NOR2X2MTR)                                   0.076      0.892 r
  U1521/Y (NAND3X4MTR)                                   0.076      0.968 f
  U2958/Y (INVX2MTR)                                     0.066      1.034 r
  U7644/Y (NAND2BX2MTR)                                  0.068      1.102 f
  U1512/Y (CLKNAND2X4MTR)                                0.050      1.152 r
  U9541/Y (NOR3X4MTR)                                    0.038      1.190 f
  U10993/Y (OAI21X6MTR)                                  0.070      1.260 r
  U17708/Y (AOI211X4MTR)                                 0.066      1.326 f
  U5854/Y (NOR2X1MTR)                                    0.061      1.387 r
  PIM_result_reg_348_/D (DFFRHQX4MTR)                    0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_348_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_476_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U10965/Y (CLKNAND2X2MTR)                               0.025      0.482 r
  U4013/Y (AND2X2MTR)                                    0.100      0.582 r
  U12206/Y (OAI211X4MTR)                                 0.086      0.667 f
  U4514/Y (NOR2X2MTR)                                    0.084      0.751 r
  U16155/Y (NAND2X2MTR)                                  0.065      0.816 f
  U13205/Y (NOR2X2MTR)                                   0.076      0.892 r
  U1521/Y (NAND3X4MTR)                                   0.076      0.968 f
  U2958/Y (INVX2MTR)                                     0.066      1.034 r
  U7644/Y (NAND2BX2MTR)                                  0.068      1.102 f
  U1512/Y (CLKNAND2X4MTR)                                0.050      1.152 r
  U9541/Y (NOR3X4MTR)                                    0.038      1.190 f
  U10993/Y (OAI21X6MTR)                                  0.070      1.260 r
  U17708/Y (AOI211X4MTR)                                 0.066      1.326 f
  U5855/Y (NOR2X1MTR)                                    0.061      1.387 r
  PIM_result_reg_476_/D (DFFRHQX4MTR)                    0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_476_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U11844/Y (OAI21X8MTR)                                  0.088      0.963 r
  U11100/Y (XNOR2X2MTR)                                  0.083      1.046 r
  U13007/Y (AO2B2X4MTR)                                  0.155      1.201 r
  U13011/Y (NOR2X8MTR)                                   0.033      1.234 f
  U9807/Y (MXI2X6MTR)                                    0.062      1.295 r
  U1467/Y (CLKNAND2X2MTR)                                0.055      1.351 f
  U13032/Y (OAI2BB1X1MTR)                                0.040      1.391 r
  U0_BANK_TOP/vACC_0_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U4835/Y (INVX16MTR)                                    0.030      0.399 f
  U1260/Y (INVX8MTR)                                     0.028      0.427 r
  U10014/Y (CLKNAND2X4MTR)                               0.038      0.465 f
  U3765/Y (AOI21X4MTR)                                   0.074      0.539 r
  U1121/Y (NOR2X2MTR)                                    0.047      0.586 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.637 r
  U1018/Y (INVX4MTR)                                     0.034      0.671 f
  U8915/Y (NAND2X6MTR)                                   0.034      0.704 r
  U903/Y (INVX4MTR)                                      0.028      0.733 f
  U16153/Y (NOR2X4MTR)                                   0.053      0.786 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U7660/Y (NAND2X4MTR)                                   0.062      0.904 r
  U6650/Y (NAND2X8MTR)                                   0.054      0.957 f
  U7631/Y (NAND2X12MTR)                                  0.047      1.004 r
  U7618/Y (MXI2X6MTR)                                    0.064      1.068 r
  U8721/Y (NAND2X4MTR)                                   0.047      1.115 f
  U2560/Y (OAI22X4MTR)                                   0.061      1.176 r
  U9340/Y (NOR2X4MTR)                                    0.045      1.221 f
  U4313/Y (BUFX2MTR)                                     0.100      1.321 f
  U17284/Y (OAI22X2MTR)                                  0.057      1.378 r
  U0_BANK_TOP/vACC_3_reg_6__11_/D (DFFRHQX4MTR)          0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1231/Y (INVX14MTR)                                    0.033      0.402 f
  U6251/Y (OR2X2MTR)                                     0.090      0.492 f
  U11036/Y (CLKNAND2X2MTR)                               0.051      0.542 r
  U9652/Y (OAI21X6MTR)                                   0.055      0.597 f
  U2463/Y (NAND2X4MTR)                                   0.055      0.653 r
  U8812/Y (NOR2X4MTR)                                    0.033      0.686 f
  U8925/Y (NOR2X2MTR)                                    0.077      0.763 r
  U10012/Y (NAND2X4MTR)                                  0.056      0.818 f
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.861 r
  U16275/Y (NAND2X4MTR)                                  0.046      0.906 f
  U2133/Y (NAND2X8MTR)                                   0.050      0.956 r
  U5494/Y (NAND2X4MTR)                                   0.047      1.003 f
  U2732/Y (NAND2X6MTR)                                   0.055      1.058 r
  U13100/Y (NAND2X12MTR)                                 0.059      1.118 f
  U8038/Y (INVX10MTR)                                    0.064      1.181 r
  U4827/Y (INVX6MTR)                                     0.046      1.227 f
  U1739/Y (OAI22X8MTR)                                   0.069      1.296 r
  U1594/Y (CLKNAND2X2MTR)                                0.057      1.353 f
  U1738/Y (NAND2X2MTR)                                   0.039      1.392 r
  U0_BANK_TOP/vACC_3_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U12734/Y (NAND2X12MTR)                                 0.063      0.969 f
  U2607/Y (AOI21X8MTR)                                   0.070      1.039 r
  U2617/Y (XNOR2X8MTR)                                   0.079      1.118 r
  U1648/Y (OAI21X6MTR)                                   0.071      1.189 f
  U1642/Y (AOI2B1X8MTR)                                  0.070      1.259 r
  U15978/Y (BUFX4MTR)                                    0.086      1.346 r
  U17207/Y (OAI22X2MTR)                                  0.043      1.389 f
  U0_BANK_TOP/vACC_2_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U11155/Y (NAND2X2MTR)                                  0.044      0.405 r
  U8945/Y (OAI2BB1X4MTR)                                 0.046      0.451 f
  U9369/Y (NAND2BX4MTR)                                  0.044      0.496 r
  U9366/Y (OAI211X8MTR)                                  0.067      0.563 f
  U3625/Y (INVX2MTR)                                     0.052      0.615 r
  U8961/Y (NAND2X2MTR)                                   0.061      0.677 f
  U3089/Y (INVX4MTR)                                     0.078      0.755 r
  U7875/Y (NAND2X1MTR)                                   0.067      0.822 f
  U2979/Y (AOI21X1MTR)                                   0.071      0.893 r
  U11864/Y (OAI21X2MTR)                                  0.065      0.957 f
  U2884/Y (NOR2X3MTR)                                    0.084      1.041 r
  U6774/Y (OAI21X6MTR)                                   0.053      1.094 f
  U1782/Y (NAND2X4MTR)                                   0.056      1.150 r
  U13335/Y (NOR2X12MTR)                                  0.039      1.189 f
  U10011/Y (INVX12MTR)                                   0.040      1.230 r
  U6802/Y (INVX4MTR)                                     0.025      1.255 f
  U11414/Y (OAI22X4MTR)                                  0.068      1.322 r
  U17112/Y (OAI22X2MTR)                                  0.064      1.387 f
  U0_BANK_TOP/vACC_3_reg_7__19_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_293_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2927/Y (NAND3X3MTR)                                   0.104      1.000 f
  U8791/Y (NOR2X1MTR)                                    0.075      1.075 r
  U11763/Y (AOI21X1MTR)                                  0.048      1.124 f
  U13469/Y (NAND3BX2MTR)                                 0.060      1.183 r
  U13037/Y (AOI211X2MTR)                                 0.036      1.220 f
  U17339/Y (OAI211X2MTR)                                 0.062      1.282 r
  U4262/Y (NOR2X3MTR)                                    0.051      1.333 f
  U9384/Y (NOR2X1MTR)                                    0.054      1.388 r
  PIM_result_reg_293_/D (DFFRHQX4MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_293_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_37_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2927/Y (NAND3X3MTR)                                   0.104      1.000 f
  U8791/Y (NOR2X1MTR)                                    0.075      1.075 r
  U11763/Y (AOI21X1MTR)                                  0.048      1.124 f
  U13469/Y (NAND3BX2MTR)                                 0.060      1.183 r
  U13037/Y (AOI211X2MTR)                                 0.036      1.220 f
  U17339/Y (OAI211X2MTR)                                 0.062      1.282 r
  U4262/Y (NOR2X3MTR)                                    0.051      1.333 f
  U11516/Y (NOR2X1MTR)                                   0.054      1.388 r
  PIM_result_reg_37_/D (DFFRHQX4MTR)                     0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_37_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_165_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2927/Y (NAND3X3MTR)                                   0.104      1.000 f
  U8791/Y (NOR2X1MTR)                                    0.075      1.075 r
  U11763/Y (AOI21X1MTR)                                  0.048      1.124 f
  U13469/Y (NAND3BX2MTR)                                 0.060      1.183 r
  U13037/Y (AOI211X2MTR)                                 0.036      1.220 f
  U17339/Y (OAI211X2MTR)                                 0.062      1.282 r
  U4262/Y (NOR2X3MTR)                                    0.051      1.333 f
  U11517/Y (NOR2X1MTR)                                   0.054      1.388 r
  PIM_result_reg_165_/D (DFFRHQX4MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_165_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_421_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2927/Y (NAND3X3MTR)                                   0.104      1.000 f
  U8791/Y (NOR2X1MTR)                                    0.075      1.075 r
  U11763/Y (AOI21X1MTR)                                  0.048      1.124 f
  U13469/Y (NAND3BX2MTR)                                 0.060      1.183 r
  U13037/Y (AOI211X2MTR)                                 0.036      1.220 f
  U17339/Y (OAI211X2MTR)                                 0.062      1.282 r
  U4262/Y (NOR2X3MTR)                                    0.051      1.333 f
  U11515/Y (NOR2X1MTR)                                   0.054      1.388 r
  PIM_result_reg_421_/D (DFFRHQX4MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_421_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_388_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U12618/Y (INVX4MTR)                                    0.037      0.411 r
  U2218/Y (INVX4MTR)                                     0.037      0.448 f
  U8607/Y (BUFX2MTR)                                     0.104      0.552 f
  U9104/Y (NOR2BX1MTR)                                   0.073      0.625 r
  U9787/Y (NOR2X2MTR)                                    0.036      0.661 f
  U5973/Y (OAI2B1X2MTR)                                  0.052      0.713 r
  U6472/Y (INVX2MTR)                                     0.088      0.801 f
  U8013/Y (AND2X1MTR)                                    0.115      0.916 f
  U9578/Y (AND2X2MTR)                                    0.096      1.012 f
  U4855/Y (AOI22X1MTR)                                   0.061      1.073 r
  U11703/Y (OAI211X2MTR)                                 0.079      1.152 f
  U3702/Y (AOI211X2MTR)                                  0.165      1.318 r
  U4253/Y (NOR2X1MTR)                                    0.067      1.385 f
  PIM_result_reg_388_/D (DFFRHQX2MTR)                    0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_388_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_260_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U12618/Y (INVX4MTR)                                    0.037      0.411 r
  U2218/Y (INVX4MTR)                                     0.037      0.448 f
  U8607/Y (BUFX2MTR)                                     0.104      0.552 f
  U9104/Y (NOR2BX1MTR)                                   0.073      0.625 r
  U9787/Y (NOR2X2MTR)                                    0.036      0.661 f
  U5973/Y (OAI2B1X2MTR)                                  0.052      0.713 r
  U6472/Y (INVX2MTR)                                     0.088      0.801 f
  U8013/Y (AND2X1MTR)                                    0.115      0.916 f
  U9578/Y (AND2X2MTR)                                    0.096      1.012 f
  U4855/Y (AOI22X1MTR)                                   0.061      1.073 r
  U11703/Y (OAI211X2MTR)                                 0.079      1.152 f
  U3702/Y (AOI211X2MTR)                                  0.165      1.318 r
  U5335/Y (NOR2X1MTR)                                    0.067      1.385 f
  PIM_result_reg_260_/D (DFFRHQX2MTR)                    0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_260_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_132_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U12618/Y (INVX4MTR)                                    0.037      0.411 r
  U2218/Y (INVX4MTR)                                     0.037      0.448 f
  U8607/Y (BUFX2MTR)                                     0.104      0.552 f
  U9104/Y (NOR2BX1MTR)                                   0.073      0.625 r
  U9787/Y (NOR2X2MTR)                                    0.036      0.661 f
  U5973/Y (OAI2B1X2MTR)                                  0.052      0.713 r
  U6472/Y (INVX2MTR)                                     0.088      0.801 f
  U8013/Y (AND2X1MTR)                                    0.115      0.916 f
  U9578/Y (AND2X2MTR)                                    0.096      1.012 f
  U4855/Y (AOI22X1MTR)                                   0.061      1.073 r
  U11703/Y (OAI211X2MTR)                                 0.079      1.152 f
  U3702/Y (AOI211X2MTR)                                  0.165      1.318 r
  U6810/Y (NOR2X1MTR)                                    0.067      1.385 f
  PIM_result_reg_132_/D (DFFRHQX2MTR)                    0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_132_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U12618/Y (INVX4MTR)                                    0.037      0.411 r
  U2218/Y (INVX4MTR)                                     0.037      0.448 f
  U8607/Y (BUFX2MTR)                                     0.104      0.552 f
  U9104/Y (NOR2BX1MTR)                                   0.073      0.625 r
  U9787/Y (NOR2X2MTR)                                    0.036      0.661 f
  U5973/Y (OAI2B1X2MTR)                                  0.052      0.713 r
  U6472/Y (INVX2MTR)                                     0.088      0.801 f
  U8013/Y (AND2X1MTR)                                    0.115      0.916 f
  U9578/Y (AND2X2MTR)                                    0.096      1.012 f
  U4855/Y (AOI22X1MTR)                                   0.061      1.073 r
  U11703/Y (OAI211X2MTR)                                 0.079      1.152 f
  U3702/Y (AOI211X2MTR)                                  0.165      1.318 r
  U4256/Y (NOR2X1MTR)                                    0.067      1.385 f
  PIM_result_reg_4_/D (DFFRHQX2MTR)                      0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_4_/CK (DFFRHQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U1221/Y (CLKNAND2X4MTR)                                0.040      0.464 f
  U16097/Y (OAI2BB1X4MTR)                                0.040      0.504 r
  U10257/Y (INVX4MTR)                                    0.026      0.529 f
  U2499/Y (NAND3X4MTR)                                   0.031      0.561 r
  U1317/Y (NAND2X4MTR)                                   0.049      0.610 f
  U4608/Y (CLKNAND2X4MTR)                                0.047      0.657 r
  U5156/Y (NAND2X4MTR)                                   0.043      0.699 f
  U5145/Y (INVX5MTR)                                     0.048      0.748 r
  U7061/Y (OAI21X3MTR)                                   0.063      0.811 f
  U7057/Y (AOI21X8MTR)                                   0.066      0.877 r
  U1338/Y (OAI21X6MTR)                                   0.064      0.940 f
  U1966/Y (INVX6MTR)                                     0.056      0.997 r
  U1720/Y (INVX8MTR)                                     0.035      1.032 f
  U314/Y (AOI21X4MTR)                                    0.064      1.096 r
  U8025/Y (XNOR2X2MTR)                                   0.087      1.183 r
  U8018/Y (NOR2X2MTR)                                    0.062      1.246 f
  U1333/Y (NOR2X4MTR)                                    0.085      1.331 r
  U17503/Y (OAI22X2MTR)                                  0.056      1.387 f
  U0_BANK_TOP/vACC_3_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U10830/Y (NOR2X1MTR)                                   0.061      0.222 f
  U2085/Y (INVX2MTR)                                     0.047      0.269 r
  U2230/Y (INVX2MTR)                                     0.027      0.295 f
  U10988/Y (AND2X1MTR)                                   0.093      0.389 f
  U8497/Y (AOI21X3MTR)                                   0.070      0.459 r
  U9559/Y (NAND3X4MTR)                                   0.073      0.531 f
  U4620/Y (CLKNAND2X4MTR)                                0.046      0.578 r
  U7851/Y (INVX2MTR)                                     0.040      0.618 f
  U8330/Y (NAND2X2MTR)                                   0.052      0.670 r
  U9813/Y (NAND2X2MTR)                                   0.056      0.726 f
  U8227/Y (INVX2MTR)                                     0.051      0.777 r
  U2129/Y (CLKNAND2X2MTR)                                0.078      0.855 f
  U6441/Y (INVX2MTR)                                     0.054      0.909 r
  U3785/Y (AND2X1MTR)                                    0.083      0.992 r
  U6834/Y (OAI2BB1X2MTR)                                 0.102      1.094 r
  U1313/Y (NAND3X4MTR)                                   0.091      1.185 f
  U9261/Y (OAI2B1X2MTR)                                  0.126      1.311 r
  U2638/Y (OAI22X1MTR)                                   0.087      1.398 f
  U0_BANK_TOP/vACC_0_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U10830/Y (NOR2X1MTR)                                   0.061      0.222 f
  U2085/Y (INVX2MTR)                                     0.047      0.269 r
  U2230/Y (INVX2MTR)                                     0.027      0.295 f
  U10988/Y (AND2X1MTR)                                   0.093      0.389 f
  U8497/Y (AOI21X3MTR)                                   0.070      0.459 r
  U9559/Y (NAND3X4MTR)                                   0.073      0.531 f
  U4620/Y (CLKNAND2X4MTR)                                0.046      0.578 r
  U7851/Y (INVX2MTR)                                     0.040      0.618 f
  U8330/Y (NAND2X2MTR)                                   0.052      0.670 r
  U9813/Y (NAND2X2MTR)                                   0.056      0.726 f
  U8227/Y (INVX2MTR)                                     0.051      0.777 r
  U2129/Y (CLKNAND2X2MTR)                                0.078      0.855 f
  U6441/Y (INVX2MTR)                                     0.054      0.909 r
  U3785/Y (AND2X1MTR)                                    0.083      0.992 r
  U6834/Y (OAI2BB1X2MTR)                                 0.102      1.094 r
  U1313/Y (NAND3X4MTR)                                   0.091      1.185 f
  U9261/Y (OAI2B1X2MTR)                                  0.126      1.311 r
  U2645/Y (OAI22X1MTR)                                   0.087      1.398 f
  U0_BANK_TOP/vACC_3_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U992/Y (AOI21X2MTR)                                    0.083      1.074 r
  U2764/Y (XNOR2X2MTR)                                   0.092      1.166 r
  U1304/Y (OAI22X4MTR)                                   0.084      1.249 f
  U1327/Y (AOI21X4MTR)                                   0.097      1.346 r
  U17221/Y (OAI22X2MTR)                                  0.059      1.405 f
  U0_BANK_TOP/vACC_2_reg_7__10_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U2069/Y (INVX8MTR)                                     0.031      0.372 f
  U9922/Y (INVX4MTR)                                     0.030      0.402 r
  U5766/Y (NOR2X2MTR)                                    0.025      0.426 f
  U5214/Y (NAND3BX4MTR)                                  0.088      0.515 f
  U5690/Y (OAI21BX4MTR)                                  0.097      0.612 r
  U2102/Y (CLKNAND2X2MTR)                                0.151      0.763 f
  U1545/Y (INVX3MTR)                                     0.102      0.864 r
  U14851/Y (NAND3X2MTR)                                  0.080      0.945 f
  U11951/Y (AOI2BB1X2MTR)                                0.073      1.018 r
  U9481/Y (NAND3X2MTR)                                   0.084      1.102 f
  U1313/Y (NAND3X4MTR)                                   0.074      1.175 r
  U3701/Y (NAND2X4MTR)                                   0.057      1.232 f
  U4251/Y (XOR2X8MTR)                                    0.082      1.314 f
  U15401/Y (OAI22X2MTR)                                  0.062      1.376 r
  U0_BANK_TOP/vACC_1_reg_6__19_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_33_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.970 f
  U212/Y (NOR2X2MTR)                                     0.134      1.104 r
  U4883/Y (CLKNAND2X2MTR)                                0.069      1.173 f
  U10360/Y (OAI211X2MTR)                                 0.052      1.226 r
  U11593/Y (NOR2X2MTR)                                   0.063      1.289 f
  U15699/Y (NOR2X1MTR)                                   0.051      1.340 r
  PIM_result_reg_33_/D (DFFRQX2MTR)                      0.000      1.340 r
  data arrival time                                                 1.340

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_33_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.340
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_161_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.970 f
  U212/Y (NOR2X2MTR)                                     0.134      1.104 r
  U4883/Y (CLKNAND2X2MTR)                                0.069      1.173 f
  U10360/Y (OAI211X2MTR)                                 0.052      1.226 r
  U11593/Y (NOR2X2MTR)                                   0.063      1.289 f
  U15666/Y (NOR2X1MTR)                                   0.051      1.340 r
  PIM_result_reg_161_/D (DFFRQX2MTR)                     0.000      1.340 r
  data arrival time                                                 1.340

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_161_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.340
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_289_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.970 f
  U212/Y (NOR2X2MTR)                                     0.134      1.104 r
  U4883/Y (CLKNAND2X2MTR)                                0.069      1.173 f
  U10360/Y (OAI211X2MTR)                                 0.052      1.226 r
  U11593/Y (NOR2X2MTR)                                   0.063      1.289 f
  U15629/Y (NOR2X1MTR)                                   0.051      1.340 r
  PIM_result_reg_289_/D (DFFRQX2MTR)                     0.000      1.340 r
  data arrival time                                                 1.340

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_289_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.340
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_417_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U7494/Y (BUFX10MTR)                                    0.072      0.427 r
  U16214/Y (INVX4MTR)                                    0.039      0.466 f
  U10912/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3260/Y (AND2X4MTR)                                    0.093      0.593 r
  U8955/Y (NAND3X4MTR)                                   0.060      0.653 f
  U444/Y (INVX2MTR)                                      0.071      0.724 r
  U3035/Y (NAND2X2MTR)                                   0.068      0.791 f
  U5447/Y (NOR2X4MTR)                                    0.105      0.896 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.970 f
  U212/Y (NOR2X2MTR)                                     0.134      1.104 r
  U4883/Y (CLKNAND2X2MTR)                                0.069      1.173 f
  U10360/Y (OAI211X2MTR)                                 0.052      1.226 r
  U11593/Y (NOR2X2MTR)                                   0.063      1.289 f
  U15596/Y (NOR2X1MTR)                                   0.051      1.340 r
  PIM_result_reg_417_/D (DFFRQX2MTR)                     0.000      1.340 r
  data arrival time                                                 1.340

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_417_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.340
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U1339/Y (INVX2MTR)                                     0.050      1.254 r
  U2616/Y (AOI21X4MTR)                                   0.060      1.314 f
  U17248/Y (OAI22X2MTR)                                  0.062      1.376 r
  U0_BANK_TOP/vACC_0_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U2069/Y (INVX8MTR)                                     0.031      0.372 f
  U9922/Y (INVX4MTR)                                     0.030      0.402 r
  U5766/Y (NOR2X2MTR)                                    0.025      0.426 f
  U5214/Y (NAND3BX4MTR)                                  0.088      0.515 f
  U5690/Y (OAI21BX4MTR)                                  0.097      0.612 r
  U2102/Y (CLKNAND2X2MTR)                                0.151      0.763 f
  U1545/Y (INVX3MTR)                                     0.102      0.864 r
  U14851/Y (NAND3X2MTR)                                  0.080      0.945 f
  U11951/Y (AOI2BB1X2MTR)                                0.073      1.018 r
  U9481/Y (NAND3X2MTR)                                   0.084      1.102 f
  U1313/Y (NAND3X4MTR)                                   0.074      1.175 r
  U3701/Y (NAND2X4MTR)                                   0.057      1.232 f
  U4251/Y (XOR2X8MTR)                                    0.082      1.314 f
  U17544/Y (OAI22X2MTR)                                  0.062      1.376 r
  U0_BANK_TOP/vACC_2_reg_6__19_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U1339/Y (INVX2MTR)                                     0.050      1.254 r
  U2616/Y (AOI21X4MTR)                                   0.060      1.314 f
  U15904/Y (OAI22X2MTR)                                  0.062      1.376 r
  U0_BANK_TOP/vACC_2_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U16430/Y (CLKNAND2X16MTR)                              0.062      0.302 f
  U10570/Y (BUFX20MTR)                                   0.085      0.387 f
  U3907/Y (INVX24MTR)                                    0.039      0.426 r
  U11719/Y (NAND2X12MTR)                                 0.039      0.465 f
  U759/Y (NOR2X8MTR)                                     0.065      0.530 r
  U11249/Y (XOR2X8MTR)                                   0.080      0.610 r
  U11246/Y (XOR2X8MTR)                                   0.088      0.699 r
  U15963/Y (OAI21X4MTR)                                  0.056      0.754 f
  U16185/Y (OAI2BB1X4MTR)                                0.050      0.805 r
  U334/Y (XNOR2X2MTR)                                    0.080      0.884 r
  U945/Y (XNOR2X4MTR)                                    0.121      1.005 r
  U1184/Y (NOR2X4MTR)                                    0.059      1.064 f
  U1640/Y (OAI21X8MTR)                                   0.095      1.159 r
  U12910/Y (AOI21X2MTR)                                  0.069      1.228 f
  U12705/Y (XNOR2X2MTR)                                  0.098      1.326 f
  U12703/Y (NOR2X2MTR)                                   0.058      1.384 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9283/Y (INVX6MTR)                                     0.047      0.163 r
  U2153/Y (INVX6MTR)                                     0.040      0.203 f
  U8732/Y (NOR2X6MTR)                                    0.082      0.285 r
  U15186/Y (INVX2MTR)                                    0.045      0.330 f
  U2568/Y (INVX2MTR)                                     0.045      0.375 r
  U15111/Y (AOI22X1MTR)                                  0.081      0.457 f
  U1426/Y (NAND3X4MTR)                                   0.086      0.543 r
  U3331/Y (INVX1MTR)                                     0.058      0.601 f
  U2128/Y (CLKNAND2X4MTR)                                0.059      0.660 r
  U7722/Y (NAND2X2MTR)                                   0.055      0.714 f
  U7688/Y (INVX2MTR)                                     0.054      0.769 r
  U6448/Y (NAND2X2MTR)                                   0.068      0.836 f
  U1500/Y (INVX3MTR)                                     0.047      0.883 r
  U395/Y (NAND2X2MTR)                                    0.054      0.938 f
  U5386/Y (NOR2X3MTR)                                    0.055      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.059      1.051 f
  U2758/Y (CLKNAND2X4MTR)                                0.048      1.100 r
  U1548/Y (NAND3X8MTR)                                   0.093      1.193 f
  U11493/Y (NAND2X2MTR)                                  0.055      1.248 r
  U11473/Y (OAI2BB1X2MTR)                                0.065      1.313 f
  U16060/Y (OAI22X1MTR)                                  0.064      1.377 r
  U0_BANK_TOP/vACC_3_reg_3__17_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_117_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U662/Y (BUFX5MTR)                                      0.081      0.580 r
  U12381/Y (CLKNAND2X2MTR)                               0.055      0.635 f
  U9007/Y (NAND4X4MTR)                                   0.064      0.699 r
  U10764/Y (OR2X2MTR)                                    0.095      0.795 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.831 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.872 r
  U2950/Y (INVX2MTR)                                     0.043      0.914 f
  U2900/Y (NAND3X4MTR)                                   0.047      0.961 r
  U9557/Y (INVX1MTR)                                     0.054      1.015 f
  U4302/Y (AOI22X2MTR)                                   0.069      1.083 r
  U16177/Y (NAND3BX2MTR)                                 0.086      1.169 f
  U4274/Y (AOI211X2MTR)                                  0.165      1.334 r
  U17683/Y (NOR2X1MTR)                                   0.066      1.400 f
  PIM_result_reg_117_/D (DFFRHQX4MTR)                    0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_117_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_245_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U662/Y (BUFX5MTR)                                      0.081      0.580 r
  U12381/Y (CLKNAND2X2MTR)                               0.055      0.635 f
  U9007/Y (NAND4X4MTR)                                   0.064      0.699 r
  U10764/Y (OR2X2MTR)                                    0.095      0.795 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.831 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.872 r
  U2950/Y (INVX2MTR)                                     0.043      0.914 f
  U2900/Y (NAND3X4MTR)                                   0.047      0.961 r
  U9557/Y (INVX1MTR)                                     0.054      1.015 f
  U4302/Y (AOI22X2MTR)                                   0.069      1.083 r
  U16177/Y (NAND3BX2MTR)                                 0.086      1.169 f
  U4274/Y (AOI211X2MTR)                                  0.165      1.334 r
  U17684/Y (NOR2X1MTR)                                   0.066      1.400 f
  PIM_result_reg_245_/D (DFFRHQX4MTR)                    0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_245_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_373_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U662/Y (BUFX5MTR)                                      0.081      0.580 r
  U12381/Y (CLKNAND2X2MTR)                               0.055      0.635 f
  U9007/Y (NAND4X4MTR)                                   0.064      0.699 r
  U10764/Y (OR2X2MTR)                                    0.095      0.795 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.831 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.872 r
  U2950/Y (INVX2MTR)                                     0.043      0.914 f
  U2900/Y (NAND3X4MTR)                                   0.047      0.961 r
  U9557/Y (INVX1MTR)                                     0.054      1.015 f
  U4302/Y (AOI22X2MTR)                                   0.069      1.083 r
  U16177/Y (NAND3BX2MTR)                                 0.086      1.169 f
  U4274/Y (AOI211X2MTR)                                  0.165      1.334 r
  U15273/Y (NOR2X1MTR)                                   0.066      1.400 f
  PIM_result_reg_373_/D (DFFRHQX4MTR)                    0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_373_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_501_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U3587/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.348 r
  U11077/Y (INVX8MTR)                                    0.041      0.389 f
  U2253/Y (BUFX10MTR)                                    0.074      0.463 f
  U2251/Y (INVX8MTR)                                     0.036      0.499 r
  U662/Y (BUFX5MTR)                                      0.081      0.580 r
  U12381/Y (CLKNAND2X2MTR)                               0.055      0.635 f
  U9007/Y (NAND4X4MTR)                                   0.064      0.699 r
  U10764/Y (OR2X2MTR)                                    0.095      0.795 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.831 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.872 r
  U2950/Y (INVX2MTR)                                     0.043      0.914 f
  U2900/Y (NAND3X4MTR)                                   0.047      0.961 r
  U9557/Y (INVX1MTR)                                     0.054      1.015 f
  U4302/Y (AOI22X2MTR)                                   0.069      1.083 r
  U16177/Y (NAND3BX2MTR)                                 0.086      1.169 f
  U4274/Y (AOI211X2MTR)                                  0.165      1.334 r
  U15272/Y (NOR2X1MTR)                                   0.066      1.400 f
  PIM_result_reg_501_/D (DFFRHQX4MTR)                    0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_501_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 r
  U871/Y (NAND2BX2MTR)                                   0.107      0.238 r
  U7163/Y (INVX4MTR)                                     0.052      0.290 f
  U10142/Y (AOI22X2MTR)                                  0.092      0.381 r
  U11110/Y (CLKNAND2X2MTR)                               0.053      0.435 f
  U1882/Y (NOR2X2MTR)                                    0.071      0.506 r
  U1880/Y (NAND3X4MTR)                                   0.086      0.592 f
  U6163/Y (INVX2MTR)                                     0.077      0.669 r
  U6552/Y (NAND2X3MTR)                                   0.070      0.739 f
  U404/Y (OAI21X6MTR)                                    0.096      0.835 r
  U13532/Y (AOI21X6MTR)                                  0.065      0.900 f
  U1617/Y (OAI21X3MTR)                                   0.051      0.951 r
  U5892/Y (NAND2X2MTR)                                   0.055      1.006 f
  U6262/Y (CLKNAND2X2MTR)                                0.044      1.050 r
  U5256/Y (XNOR2X2MTR)                                   0.076      1.125 r
  U8672/Y (NAND2X3MTR)                                   0.059      1.185 f
  U9378/Y (NAND3X4MTR)                                   0.066      1.251 r
  U6813/Y (MXI2X6MTR)                                    0.065      1.316 f
  U11462/Y (OAI22X2MTR)                                  0.061      1.377 r
  U0_BANK_TOP/vACC_2_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9283/Y (INVX6MTR)                                     0.047      0.163 r
  U2153/Y (INVX6MTR)                                     0.040      0.203 f
  U8732/Y (NOR2X6MTR)                                    0.082      0.285 r
  U15186/Y (INVX2MTR)                                    0.045      0.330 f
  U2568/Y (INVX2MTR)                                     0.045      0.375 r
  U15111/Y (AOI22X1MTR)                                  0.081      0.457 f
  U1426/Y (NAND3X4MTR)                                   0.086      0.543 r
  U3331/Y (INVX1MTR)                                     0.058      0.601 f
  U2128/Y (CLKNAND2X4MTR)                                0.059      0.660 r
  U7722/Y (NAND2X2MTR)                                   0.055      0.714 f
  U7688/Y (INVX2MTR)                                     0.054      0.769 r
  U6448/Y (NAND2X2MTR)                                   0.068      0.836 f
  U1500/Y (INVX3MTR)                                     0.047      0.883 r
  U395/Y (NAND2X2MTR)                                    0.054      0.938 f
  U5386/Y (NOR2X3MTR)                                    0.055      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.059      1.051 f
  U2758/Y (CLKNAND2X4MTR)                                0.048      1.100 r
  U1548/Y (NAND3X8MTR)                                   0.093      1.193 f
  U11493/Y (NAND2X2MTR)                                  0.055      1.248 r
  U11473/Y (OAI2BB1X2MTR)                                0.065      1.313 f
  U5328/Y (OAI22X1MTR)                                   0.064      1.377 r
  U0_BANK_TOP/vACC_1_reg_3__17_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U1339/Y (INVX2MTR)                                     0.050      1.254 r
  U2616/Y (AOI21X4MTR)                                   0.060      1.314 f
  U15534/Y (OAI22X2MTR)                                  0.062      1.376 r
  U0_BANK_TOP/vACC_1_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9283/Y (INVX6MTR)                                     0.047      0.163 r
  U2153/Y (INVX6MTR)                                     0.040      0.203 f
  U8732/Y (NOR2X6MTR)                                    0.082      0.285 r
  U15186/Y (INVX2MTR)                                    0.045      0.330 f
  U2568/Y (INVX2MTR)                                     0.045      0.375 r
  U15111/Y (AOI22X1MTR)                                  0.081      0.457 f
  U1426/Y (NAND3X4MTR)                                   0.086      0.543 r
  U3331/Y (INVX1MTR)                                     0.058      0.601 f
  U2128/Y (CLKNAND2X4MTR)                                0.059      0.660 r
  U7722/Y (NAND2X2MTR)                                   0.055      0.714 f
  U7688/Y (INVX2MTR)                                     0.054      0.769 r
  U6448/Y (NAND2X2MTR)                                   0.068      0.836 f
  U1500/Y (INVX3MTR)                                     0.047      0.883 r
  U395/Y (NAND2X2MTR)                                    0.054      0.938 f
  U5386/Y (NOR2X3MTR)                                    0.055      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.059      1.051 f
  U2758/Y (CLKNAND2X4MTR)                                0.048      1.100 r
  U1548/Y (NAND3X8MTR)                                   0.093      1.193 f
  U11493/Y (NAND2X2MTR)                                  0.055      1.248 r
  U11473/Y (OAI2BB1X2MTR)                                0.065      1.313 f
  U5326/Y (OAI22X1MTR)                                   0.064      1.377 r
  U0_BANK_TOP/vACC_2_reg_3__17_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_205_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U2221/Y (INVX4MTR)                                     0.047      0.477 f
  U16948/Y (CLKNAND2X2MTR)                               0.044      0.521 r
  U16290/Y (NAND4X4MTR)                                  0.094      0.615 f
  U3161/Y (INVX2MTR)                                     0.076      0.691 r
  U3118/Y (NAND2X2MTR)                                   0.071      0.762 f
  U458/Y (NOR2X4MTR)                                     0.077      0.839 r
  U9631/Y (NAND3X4MTR)                                   0.079      0.918 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.997 r
  U3764/Y (CLKNAND2X4MTR)                                0.062      1.059 f
  U2796/Y (NOR2X4MTR)                                    0.066      1.125 r
  U2771/Y (NOR3X4MTR)                                    0.050      1.176 f
  U2746/Y (NOR2X1MTR)                                    0.072      1.247 r
  U4258/Y (AOI2B1X2MTR)                                  0.050      1.298 f
  U15372/Y (NOR2X1MTR)                                   0.063      1.361 r
  PIM_result_reg_205_/D (DFFRHQX1MTR)                    0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_205_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_77_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U2221/Y (INVX4MTR)                                     0.047      0.477 f
  U16948/Y (CLKNAND2X2MTR)                               0.044      0.521 r
  U16290/Y (NAND4X4MTR)                                  0.094      0.615 f
  U3161/Y (INVX2MTR)                                     0.076      0.691 r
  U3118/Y (NAND2X2MTR)                                   0.071      0.762 f
  U458/Y (NOR2X4MTR)                                     0.077      0.839 r
  U9631/Y (NAND3X4MTR)                                   0.079      0.918 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.997 r
  U3764/Y (CLKNAND2X4MTR)                                0.062      1.059 f
  U2796/Y (NOR2X4MTR)                                    0.066      1.125 r
  U2771/Y (NOR3X4MTR)                                    0.050      1.176 f
  U2746/Y (NOR2X1MTR)                                    0.072      1.247 r
  U4258/Y (AOI2B1X2MTR)                                  0.050      1.298 f
  U15373/Y (NOR2X1MTR)                                   0.063      1.361 r
  PIM_result_reg_77_/D (DFFRHQX1MTR)                     0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_77_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_461_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U2221/Y (INVX4MTR)                                     0.047      0.477 f
  U16948/Y (CLKNAND2X2MTR)                               0.044      0.521 r
  U16290/Y (NAND4X4MTR)                                  0.094      0.615 f
  U3161/Y (INVX2MTR)                                     0.076      0.691 r
  U3118/Y (NAND2X2MTR)                                   0.071      0.762 f
  U458/Y (NOR2X4MTR)                                     0.077      0.839 r
  U9631/Y (NAND3X4MTR)                                   0.079      0.918 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.997 r
  U3764/Y (CLKNAND2X4MTR)                                0.062      1.059 f
  U2796/Y (NOR2X4MTR)                                    0.066      1.125 r
  U2771/Y (NOR3X4MTR)                                    0.050      1.176 f
  U2746/Y (NOR2X1MTR)                                    0.072      1.247 r
  U4258/Y (AOI2B1X2MTR)                                  0.050      1.298 f
  U15371/Y (NOR2X1MTR)                                   0.063      1.361 r
  PIM_result_reg_461_/D (DFFRHQX1MTR)                    0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_461_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_333_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U2221/Y (INVX4MTR)                                     0.047      0.477 f
  U16948/Y (CLKNAND2X2MTR)                               0.044      0.521 r
  U16290/Y (NAND4X4MTR)                                  0.094      0.615 f
  U3161/Y (INVX2MTR)                                     0.076      0.691 r
  U3118/Y (NAND2X2MTR)                                   0.071      0.762 f
  U458/Y (NOR2X4MTR)                                     0.077      0.839 r
  U9631/Y (NAND3X4MTR)                                   0.079      0.918 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.997 r
  U3764/Y (CLKNAND2X4MTR)                                0.062      1.059 f
  U2796/Y (NOR2X4MTR)                                    0.066      1.125 r
  U2771/Y (NOR3X4MTR)                                    0.050      1.176 f
  U2746/Y (NOR2X1MTR)                                    0.072      1.247 r
  U4258/Y (AOI2B1X2MTR)                                  0.050      1.298 f
  U4812/Y (NOR2X1MTR)                                    0.063      1.361 r
  PIM_result_reg_333_/D (DFFRHQX1MTR)                    0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_333_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U992/Y (AOI21X2MTR)                                    0.083      1.074 r
  U2764/Y (XNOR2X2MTR)                                   0.092      1.166 r
  U1304/Y (OAI22X4MTR)                                   0.084      1.249 f
  U1327/Y (AOI21X4MTR)                                   0.097      1.346 r
  U17220/Y (OAI22X2MTR)                                  0.059      1.405 f
  U0_BANK_TOP/vACC_0_reg_7__10_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_342_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U16336/Y (NOR2X4MTR)                                   0.116      1.007 r
  U2859/Y (INVX1MTR)                                     0.068      1.074 f
  U7628/Y (OAI21X1MTR)                                   0.043      1.117 r
  U5379/Y (AOI211X1MTR)                                  0.092      1.209 f
  U17694/Y (OAI211X2MTR)                                 0.059      1.268 r
  U10339/Y (NOR2X2MTR)                                   0.059      1.327 f
  U11577/Y (NOR2X1MTR)                                   0.057      1.384 r
  PIM_result_reg_342_/D (DFFRHQX2MTR)                    0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_342_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_86_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U16336/Y (NOR2X4MTR)                                   0.116      1.007 r
  U2859/Y (INVX1MTR)                                     0.068      1.074 f
  U7628/Y (OAI21X1MTR)                                   0.043      1.117 r
  U5379/Y (AOI211X1MTR)                                  0.092      1.209 f
  U17694/Y (OAI211X2MTR)                                 0.059      1.268 r
  U10339/Y (NOR2X2MTR)                                   0.059      1.327 f
  U11568/Y (NOR2X1MTR)                                   0.057      1.384 r
  PIM_result_reg_86_/D (DFFRHQX2MTR)                     0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_86_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_214_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U16336/Y (NOR2X4MTR)                                   0.116      1.007 r
  U2859/Y (INVX1MTR)                                     0.068      1.074 f
  U7628/Y (OAI21X1MTR)                                   0.043      1.117 r
  U5379/Y (AOI211X1MTR)                                  0.092      1.209 f
  U17694/Y (OAI211X2MTR)                                 0.059      1.268 r
  U10339/Y (NOR2X2MTR)                                   0.059      1.327 f
  U11566/Y (NOR2X1MTR)                                   0.057      1.384 r
  PIM_result_reg_214_/D (DFFRHQX2MTR)                    0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_214_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_470_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U9108/Y (INVX12MTR)                                    0.027      0.456 f
  U12536/Y (CLKNAND2X2MTR)                               0.027      0.483 r
  U12357/Y (AND2X4MTR)                                   0.093      0.576 r
  U8979/Y (NAND3X4MTR)                                   0.089      0.665 f
  U524/Y (NOR2X2MTR)                                     0.116      0.781 r
  U8185/Y (NAND3X6MTR)                                   0.109      0.890 f
  U16336/Y (NOR2X4MTR)                                   0.116      1.007 r
  U2859/Y (INVX1MTR)                                     0.068      1.074 f
  U7628/Y (OAI21X1MTR)                                   0.043      1.117 r
  U5379/Y (AOI211X1MTR)                                  0.092      1.209 f
  U17694/Y (OAI211X2MTR)                                 0.059      1.268 r
  U10339/Y (NOR2X2MTR)                                   0.059      1.327 f
  U11567/Y (NOR2X1MTR)                                   0.057      1.384 r
  PIM_result_reg_470_/D (DFFRHQX2MTR)                    0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_470_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_113_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U16970/Y (NAND2X2MTR)                                  0.046      0.498 r
  U10966/Y (NAND4X6MTR)                                  0.135      0.633 f
  U8706/Y (INVX4MTR)                                     0.060      0.693 r
  U10711/Y (NAND2X4MTR)                                  0.055      0.748 f
  U3062/Y (NOR2X6MTR)                                    0.080      0.828 r
  U4367/Y (NAND3X2MTR)                                   0.098      0.925 f
  U270/Y (INVX2MTR)                                      0.101      1.026 r
  U10536/Y (AOI211X1MTR)                                 0.096      1.123 f
  U8365/Y (OAI211X1MTR)                                  0.058      1.181 r
  U6389/Y (AOI211X1MTR)                                  0.080      1.261 f
  U6826/Y (NOR2X1MTR)                                    0.073      1.333 r
  PIM_result_reg_113_/D (DFFRQX2MTR)                     0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_113_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.172      1.343
  data required time                                                1.343
  --------------------------------------------------------------------------
  data required time                                                1.343
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_369_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U16970/Y (NAND2X2MTR)                                  0.046      0.498 r
  U10966/Y (NAND4X6MTR)                                  0.135      0.633 f
  U8706/Y (INVX4MTR)                                     0.060      0.693 r
  U10711/Y (NAND2X4MTR)                                  0.055      0.748 f
  U3062/Y (NOR2X6MTR)                                    0.080      0.828 r
  U4367/Y (NAND3X2MTR)                                   0.098      0.925 f
  U270/Y (INVX2MTR)                                      0.101      1.026 r
  U10536/Y (AOI211X1MTR)                                 0.096      1.123 f
  U8365/Y (OAI211X1MTR)                                  0.058      1.181 r
  U6389/Y (AOI211X1MTR)                                  0.080      1.261 f
  U15556/Y (NOR2X1MTR)                                   0.073      1.333 r
  PIM_result_reg_369_/D (DFFRQX2MTR)                     0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_369_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.172      1.343
  data required time                                                1.343
  --------------------------------------------------------------------------
  data required time                                                1.343
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_497_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U16970/Y (NAND2X2MTR)                                  0.046      0.498 r
  U10966/Y (NAND4X6MTR)                                  0.135      0.633 f
  U8706/Y (INVX4MTR)                                     0.060      0.693 r
  U10711/Y (NAND2X4MTR)                                  0.055      0.748 f
  U3062/Y (NOR2X6MTR)                                    0.080      0.828 r
  U4367/Y (NAND3X2MTR)                                   0.098      0.925 f
  U270/Y (INVX2MTR)                                      0.101      1.026 r
  U10536/Y (AOI211X1MTR)                                 0.096      1.123 f
  U8365/Y (OAI211X1MTR)                                  0.058      1.181 r
  U6389/Y (AOI211X1MTR)                                  0.080      1.261 f
  U15551/Y (NOR2X1MTR)                                   0.073      1.333 r
  PIM_result_reg_497_/D (DFFRQX2MTR)                     0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_497_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.172      1.343
  data required time                                                1.343
  --------------------------------------------------------------------------
  data required time                                                1.343
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U11155/Y (NAND2X2MTR)                                  0.044      0.405 r
  U8945/Y (OAI2BB1X4MTR)                                 0.046      0.451 f
  U9369/Y (NAND2BX4MTR)                                  0.044      0.496 r
  U9366/Y (OAI211X8MTR)                                  0.067      0.563 f
  U3625/Y (INVX2MTR)                                     0.052      0.615 r
  U8961/Y (NAND2X2MTR)                                   0.061      0.677 f
  U3089/Y (INVX4MTR)                                     0.078      0.755 r
  U7875/Y (NAND2X1MTR)                                   0.067      0.822 f
  U2979/Y (AOI21X1MTR)                                   0.071      0.893 r
  U11864/Y (OAI21X2MTR)                                  0.065      0.957 f
  U2884/Y (NOR2X3MTR)                                    0.084      1.041 r
  U6774/Y (OAI21X6MTR)                                   0.053      1.094 f
  U1782/Y (NAND2X4MTR)                                   0.056      1.150 r
  U13335/Y (NOR2X12MTR)                                  0.039      1.189 f
  U10011/Y (INVX12MTR)                                   0.040      1.230 r
  U6802/Y (INVX4MTR)                                     0.025      1.255 f
  U11414/Y (OAI22X4MTR)                                  0.068      1.322 r
  U15487/Y (OAI22X2MTR)                                  0.064      1.387 f
  U0_BANK_TOP/vACC_1_reg_7__19_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U7020/Y (INVX12MTR)                                    0.030      0.367 f
  U7544/Y (AOI22X1MTR)                                   0.079      0.446 r
  U9087/Y (OAI2BB1X2MTR)                                 0.060      0.505 f
  U2472/Y (NOR2X3MTR)                                    0.069      0.574 r
  U2019/Y (NAND2X6MTR)                                   0.063      0.637 f
  U2017/Y (NOR2X6MTR)                                    0.083      0.720 r
  U660/Y (OAI21X4MTR)                                    0.077      0.797 f
  U8992/Y (AOI21X8MTR)                                   0.073      0.870 r
  U1481/Y (OAI21X6MTR)                                   0.068      0.938 f
  U1699/Y (NAND2X4MTR)                                   0.048      0.986 r
  U1763/Y (NAND2X6MTR)                                   0.053      1.039 f
  U2134/Y (CLKNAND2X8MTR)                                0.040      1.079 r
  U6735/Y (INVX6MTR)                                     0.049      1.128 f
  U13561/Y (INVX6MTR)                                    0.058      1.186 r
  U11147/Y (CLKNAND2X4MTR)                               0.068      1.254 f
  U4877/Y (OAI22X1MTR)                                   0.070      1.324 r
  U0_BANK_TOP/vACC_2_reg_3__9_/D (DFFRQX4MTR)            0.000      1.324 r
  data arrival time                                                 1.324

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__9_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.324
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U269/Y (XNOR2X2MTR)                                    0.076      1.084 f
  U252/Y (AND2X4MTR)                                     0.088      1.172 f
  U13011/Y (NOR2X8MTR)                                   0.066      1.238 r
  U1457/Y (CLKNAND2X4MTR)                                0.045      1.283 f
  U13294/Y (INVX2MTR)                                    0.049      1.332 r
  U17200/Y (OAI22X2MTR)                                  0.047      1.378 f
  U0_BANK_TOP/vACC_1_reg_5__8_/D (DFFRHQX1MTR)           0.000      1.378 f
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__8_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1211/Y (NAND2X1MTR)                                   0.059      0.427 f
  U1181/Y (NAND2X2MTR)                                   0.059      0.487 r
  U1063/Y (INVX2MTR)                                     0.040      0.527 f
  U1948/Y (NAND2X4MTR)                                   0.040      0.567 r
  U8325/Y (NAND2X8MTR)                                   0.056      0.624 f
  U1949/Y (AND2X8MTR)                                    0.092      0.715 f
  U1950/Y (NOR2X6MTR)                                    0.085      0.801 r
  U3131/Y (NAND2X4MTR)                                   0.061      0.861 f
  U455/Y (INVX4MTR)                                      0.050      0.911 r
  U2823/Y (NOR2BX2MTR)                                   0.092      1.003 r
  U10700/Y (CLKNAND2X2MTR)                               0.047      1.050 f
  U4276/Y (NAND3X2MTR)                                   0.054      1.104 r
  U233/Y (NAND3X6MTR)                                    0.081      1.186 f
  U10260/Y (NAND2X2MTR)                                  0.060      1.246 r
  U1315/Y (CLKNAND2X4MTR)                                0.045      1.291 f
  U8618/Y (INVX4MTR)                                     0.049      1.340 r
  U17428/Y (OAI22X2MTR)                                  0.046      1.386 f
  U0_BANK_TOP/vACC_1_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U7020/Y (INVX12MTR)                                    0.030      0.367 f
  U7544/Y (AOI22X1MTR)                                   0.079      0.446 r
  U9087/Y (OAI2BB1X2MTR)                                 0.060      0.505 f
  U2472/Y (NOR2X3MTR)                                    0.069      0.574 r
  U2019/Y (NAND2X6MTR)                                   0.063      0.637 f
  U2017/Y (NOR2X6MTR)                                    0.083      0.720 r
  U660/Y (OAI21X4MTR)                                    0.077      0.797 f
  U8992/Y (AOI21X8MTR)                                   0.073      0.870 r
  U1481/Y (OAI21X6MTR)                                   0.068      0.938 f
  U301/Y (AOI2B1X4MTR)                                   0.077      1.015 r
  U1747/Y (XNOR2X2MTR)                                   0.084      1.099 r
  U8635/Y (OAI22X4MTR)                                   0.086      1.185 f
  U10281/Y (AOI2B1X2MTR)                                 0.106      1.290 r
  U2665/Y (OAI22X1MTR)                                   0.092      1.382 f
  U0_BANK_TOP/vACC_0_reg_3__10_/D (DFFRQX4MTR)           0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__10_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U6318/Y (OAI2B11X4MTR)                                 0.110      1.313 r
  U17191/Y (OAI22X2MTR)                                  0.064      1.377 f
  U0_BANK_TOP/vACC_0_reg_5__16_/D (DFFRHQX1MTR)          0.000      1.377 f
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U1569/Y (NAND2X6MTR)                                   0.044      1.037 f
  U2743/Y (NAND2X8MTR)                                   0.055      1.091 r
  U7598/Y (CLKNAND2X8MTR)                                0.055      1.147 f
  U165/Y (NAND2X4MTR)                                    0.048      1.195 r
  U7185/Y (NOR2X1MTR)                                    0.051      1.246 f
  U1671/Y (AOI2B1X4MTR)                                  0.100      1.346 r
  U9846/Y (OAI22X2MTR)                                   0.058      1.404 f
  U0_BANK_TOP/vACC_2_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U13310/Y (OAI2BB1X4MTR)                                0.082      0.558 r
  U1011/Y (AOI21X4MTR)                                   0.056      0.613 f
  U2425/Y (CLKNAND2X4MTR)                                0.044      0.657 r
  U3230/Y (NAND2X4MTR)                                   0.047      0.705 f
  U2380/Y (OAI21X6MTR)                                   0.083      0.788 r
  U4447/Y (NAND2X4MTR)                                   0.050      0.839 f
  U10212/Y (NAND2X6MTR)                                  0.053      0.892 r
  U2037/Y (NAND2X8MTR)                                   0.046      0.938 f
  U6670/Y (CLKNAND2X8MTR)                                0.047      0.986 r
  U9528/Y (XNOR2X1MTR)                                   0.076      1.062 r
  U8677/Y (OAI22X2MTR)                                   0.094      1.156 f
  U8654/Y (AOI2BB1X4MTR)                                 0.073      1.229 r
  U8017/Y (INVX2MTR)                                     0.038      1.267 f
  U16095/Y (NOR2X4MTR)                                   0.065      1.333 r
  U17206/Y (OAI22X2MTR)                                  0.056      1.388 f
  U0_BANK_TOP/vACC_2_reg_7__8_/D (DFFRHQX2MTR)           0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U1569/Y (NAND2X6MTR)                                   0.044      1.037 f
  U2743/Y (NAND2X8MTR)                                   0.055      1.091 r
  U7598/Y (CLKNAND2X8MTR)                                0.055      1.147 f
  U165/Y (NAND2X4MTR)                                    0.048      1.195 r
  U7185/Y (NOR2X1MTR)                                    0.051      1.246 f
  U1671/Y (AOI2B1X4MTR)                                  0.100      1.346 r
  U11430/Y (OAI22X2MTR)                                  0.058      1.404 f
  U0_BANK_TOP/vACC_0_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4437/Y (CLKNAND2X8MTR)                                0.059      1.233 r
  U5334/Y (CLKNAND2X4MTR)                                0.071      1.304 f
  U6497/Y (OAI22X1MTR)                                   0.075      1.379 r
  U0_BANK_TOP/vACC_0_reg_1__13_/D (DFFRHQX4MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U16430/Y (CLKNAND2X16MTR)                              0.062      0.302 f
  U10570/Y (BUFX20MTR)                                   0.085      0.387 f
  U3907/Y (INVX24MTR)                                    0.039      0.426 r
  U11497/Y (CLKNAND2X16MTR)                              0.044      0.470 f
  U4063/Y (NOR2X4MTR)                                    0.075      0.545 r
  U11359/Y (BUFX2MTR)                                    0.101      0.646 r
  U9382/Y (OAI2BB1X4MTR)                                 0.106      0.752 r
  U1820/Y (OAI21X6MTR)                                   0.044      0.797 f
  U9386/Y (OAI2BB1X4MTR)                                 0.046      0.843 r
  U10615/Y (XOR2X8MTR)                                   0.072      0.915 r
  U10612/Y (XOR2X8MTR)                                   0.098      1.014 r
  U10803/Y (CLKNAND2X2MTR)                               0.091      1.104 f
  U8322/Y (AND2X1MTR)                                    0.121      1.225 f
  U7601/Y (XNOR2X1MTR)                                   0.100      1.325 f
  U12742/Y (NOR2X1MTR)                                   0.059      1.383 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 r
  U871/Y (NAND2BX2MTR)                                   0.107      0.238 r
  U7163/Y (INVX4MTR)                                     0.052      0.290 f
  U10142/Y (AOI22X2MTR)                                  0.092      0.381 r
  U11110/Y (CLKNAND2X2MTR)                               0.053      0.435 f
  U1882/Y (NOR2X2MTR)                                    0.071      0.506 r
  U1880/Y (NAND3X4MTR)                                   0.086      0.592 f
  U6163/Y (INVX2MTR)                                     0.077      0.669 r
  U6552/Y (NAND2X3MTR)                                   0.070      0.739 f
  U404/Y (OAI21X6MTR)                                    0.096      0.835 r
  U13532/Y (AOI21X6MTR)                                  0.065      0.900 f
  U1617/Y (OAI21X3MTR)                                   0.051      0.951 r
  U5892/Y (NAND2X2MTR)                                   0.055      1.006 f
  U6262/Y (CLKNAND2X2MTR)                                0.044      1.050 r
  U5256/Y (XNOR2X2MTR)                                   0.076      1.125 r
  U8672/Y (NAND2X3MTR)                                   0.059      1.185 f
  U9378/Y (NAND3X4MTR)                                   0.066      1.251 r
  U6813/Y (MXI2X6MTR)                                    0.065      1.316 f
  U13243/Y (OAI22X2MTR)                                  0.061      1.377 r
  U0_BANK_TOP/vACC_0_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U1380/Y (CLKNAND2X4MTR)                                0.053      1.227 r
  U6359/Y (NAND2X2MTR)                                   0.064      1.291 f
  U5329/Y (OAI22X1MTR)                                   0.063      1.354 r
  U0_BANK_TOP/vACC_3_reg_1__16_/D (DFFRHQX1MTR)          0.000      1.354 r
  data arrival time                                                 1.354

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.354
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 r
  U871/Y (NAND2BX2MTR)                                   0.107      0.238 r
  U7163/Y (INVX4MTR)                                     0.052      0.290 f
  U10142/Y (AOI22X2MTR)                                  0.092      0.381 r
  U11110/Y (CLKNAND2X2MTR)                               0.053      0.435 f
  U1882/Y (NOR2X2MTR)                                    0.071      0.506 r
  U1880/Y (NAND3X4MTR)                                   0.086      0.592 f
  U6163/Y (INVX2MTR)                                     0.077      0.669 r
  U6552/Y (NAND2X3MTR)                                   0.070      0.739 f
  U404/Y (OAI21X6MTR)                                    0.096      0.835 r
  U13532/Y (AOI21X6MTR)                                  0.065      0.900 f
  U1617/Y (OAI21X3MTR)                                   0.051      0.951 r
  U5892/Y (NAND2X2MTR)                                   0.055      1.006 f
  U6262/Y (CLKNAND2X2MTR)                                0.044      1.050 r
  U5256/Y (XNOR2X2MTR)                                   0.076      1.125 r
  U8672/Y (NAND2X3MTR)                                   0.059      1.185 f
  U9378/Y (NAND3X4MTR)                                   0.066      1.251 r
  U6813/Y (MXI2X6MTR)                                    0.065      1.316 f
  U10241/Y (OAI22X2MTR)                                  0.061      1.377 r
  U0_BANK_TOP/vACC_1_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4437/Y (CLKNAND2X8MTR)                                0.059      1.233 r
  U5334/Y (CLKNAND2X4MTR)                                0.071      1.304 f
  U3676/Y (OAI22X1MTR)                                   0.075      1.379 r
  U0_BANK_TOP/vACC_0_reg_1__15_/D (DFFRHQX4MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U1569/Y (NAND2X6MTR)                                   0.044      1.037 f
  U2743/Y (NAND2X8MTR)                                   0.055      1.091 r
  U7598/Y (CLKNAND2X8MTR)                                0.055      1.147 f
  U165/Y (NAND2X4MTR)                                    0.048      1.195 r
  U7185/Y (NOR2X1MTR)                                    0.051      1.246 f
  U1671/Y (AOI2B1X4MTR)                                  0.100      1.346 r
  U11420/Y (OAI22X2MTR)                                  0.058      1.404 f
  U0_BANK_TOP/vACC_1_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U847/Y (INVX8MTR)                                      0.025      0.476 r
  U13310/Y (OAI2BB1X4MTR)                                0.082      0.558 r
  U1011/Y (AOI21X4MTR)                                   0.056      0.613 f
  U2425/Y (CLKNAND2X4MTR)                                0.044      0.657 r
  U3230/Y (NAND2X4MTR)                                   0.047      0.705 f
  U2380/Y (OAI21X6MTR)                                   0.083      0.788 r
  U4447/Y (NAND2X4MTR)                                   0.050      0.839 f
  U10212/Y (NAND2X6MTR)                                  0.053      0.892 r
  U2037/Y (NAND2X8MTR)                                   0.046      0.938 f
  U6670/Y (CLKNAND2X8MTR)                                0.047      0.986 r
  U9528/Y (XNOR2X1MTR)                                   0.076      1.062 r
  U8677/Y (OAI22X2MTR)                                   0.094      1.156 f
  U8654/Y (AOI2BB1X4MTR)                                 0.073      1.229 r
  U8017/Y (INVX2MTR)                                     0.038      1.267 f
  U16095/Y (NOR2X4MTR)                                   0.065      1.333 r
  U17205/Y (OAI22X2MTR)                                  0.056      1.388 f
  U0_BANK_TOP/vACC_3_reg_7__8_/D (DFFRHQX2MTR)           0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U11844/Y (OAI21X8MTR)                                  0.088      0.963 r
  U11100/Y (XNOR2X2MTR)                                  0.083      1.046 r
  U13007/Y (AO2B2X4MTR)                                  0.155      1.201 r
  U13011/Y (NOR2X8MTR)                                   0.033      1.234 f
  U1457/Y (CLKNAND2X4MTR)                                0.030      1.264 r
  U13294/Y (INVX2MTR)                                    0.037      1.301 f
  U17145/Y (OAI22X2MTR)                                  0.053      1.353 r
  U0_BANK_TOP/vACC_0_reg_5__8_/D (DFFRHQX1MTR)           0.000      1.353 r
  data arrival time                                                 1.353

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__8_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.353
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U9448/Y (OAI21X8MTR)                                   0.072      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.092      1.041 r
  U284/Y (NOR2X6MTR)                                     0.037      1.078 f
  U5372/Y (INVX6MTR)                                     0.059      1.137 r
  U4847/Y (INVX8MTR)                                     0.038      1.175 f
  U3738/Y (OR2X2MTR)                                     0.126      1.300 f
  U2687/Y (OAI22X2MTR)                                   0.075      1.376 r
  U0_BANK_TOP/vACC_3_reg_5__9_/D (DFFRHQX2MTR)           0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U10131/Y (BUFX8MTR)                                    0.078      0.204 r
  U9255/Y (NOR2X2MTR)                                    0.037      0.241 f
  U12810/Y (INVX4MTR)                                    0.034      0.275 r
  U1241/Y (INVX2MTR)                                     0.036      0.311 f
  U921/Y (NAND2X1MTR)                                    0.036      0.348 r
  U16051/Y (OAI21X2MTR)                                  0.054      0.402 f
  U817/Y (NOR3BX4MTR)                                    0.102      0.504 r
  U7857/Y (NAND2X4MTR)                                   0.098      0.602 f
  U3959/Y (NOR2X4MTR)                                    0.103      0.705 r
  U2118/Y (OAI21X3MTR)                                   0.089      0.794 f
  U10104/Y (AOI21X4MTR)                                  0.106      0.900 r
  U2856/Y (NAND2X6MTR)                                   0.069      0.969 f
  U7112/Y (NAND2X4MTR)                                   0.048      1.017 r
  U1354/Y (NAND2X8MTR)                                   0.051      1.068 f
  U1462/Y (CLKNAND2X12MTR)                               0.045      1.113 r
  U144/Y (BUFX8MTR)                                      0.085      1.197 r
  U1353/Y (NAND2X2MTR)                                   0.093      1.291 f
  U13198/Y (OAI22X1MTR)                                  0.086      1.377 r
  U0_BANK_TOP/vACC_0_reg_6__14_/D (DFFRHQX4MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9283/Y (INVX6MTR)                                     0.047      0.163 r
  U2153/Y (INVX6MTR)                                     0.040      0.203 f
  U8732/Y (NOR2X6MTR)                                    0.082      0.285 r
  U15186/Y (INVX2MTR)                                    0.045      0.330 f
  U2568/Y (INVX2MTR)                                     0.045      0.375 r
  U15111/Y (AOI22X1MTR)                                  0.081      0.457 f
  U1426/Y (NAND3X4MTR)                                   0.086      0.543 r
  U3331/Y (INVX1MTR)                                     0.058      0.601 f
  U2128/Y (CLKNAND2X4MTR)                                0.059      0.660 r
  U7722/Y (NAND2X2MTR)                                   0.055      0.714 f
  U7688/Y (INVX2MTR)                                     0.054      0.769 r
  U6448/Y (NAND2X2MTR)                                   0.068      0.836 f
  U1500/Y (INVX3MTR)                                     0.047      0.883 r
  U395/Y (NAND2X2MTR)                                    0.054      0.938 f
  U5386/Y (NOR2X3MTR)                                    0.055      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.059      1.051 f
  U2758/Y (CLKNAND2X4MTR)                                0.048      1.100 r
  U1548/Y (NAND3X8MTR)                                   0.093      1.193 f
  U119/Y (NAND2X4MTR)                                    0.064      1.257 r
  U12946/Y (AOI22X4MTR)                                  0.052      1.309 f
  U17456/Y (OAI22X2MTR)                                  0.066      1.375 r
  U0_BANK_TOP/vACC_3_reg_3__20_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1240/Y (BUFX4MTR)                                     0.092      0.415 r
  U12700/Y (CLKNAND2X4MTR)                               0.044      0.459 f
  U13155/Y (NAND4X4MTR)                                  0.049      0.509 r
  U9506/Y (NAND2X2MTR)                                   0.054      0.563 f
  U1620/Y (OAI2BB1X4MTR)                                 0.049      0.612 r
  U6125/Y (CLKNAND2X2MTR)                                0.062      0.673 f
  U11828/Y (OAI21X4MTR)                                  0.088      0.762 r
  U7130/Y (CLKNAND2X4MTR)                                0.051      0.813 f
  U6316/Y (CLKNAND2X4MTR)                                0.050      0.863 r
  U589/Y (NAND2X6MTR)                                    0.049      0.912 f
  U8762/Y (NAND2X8MTR)                                   0.052      0.965 r
  U7217/Y (NAND2X2MTR)                                   0.052      1.017 f
  U8082/Y (CLKNAND2X2MTR)                                0.039      1.056 r
  U1938/Y (NAND2X2MTR)                                   0.046      1.102 f
  U1937/Y (OAI21X4MTR)                                   0.077      1.180 r
  U2155/Y (NOR2X4MTR)                                    0.044      1.224 f
  U13158/Y (MXI2X6MTR)                                   0.067      1.291 r
  U13353/Y (NAND2X2MTR)                                  0.056      1.347 f
  U13229/Y (OAI2BB1X2MTR)                                0.042      1.390 r
  U0_BANK_TOP/vACC_2_reg_0__1_/D (DFFRHQX4MTR)           0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U10235/Y (NOR2X2MTR)                                   0.077      0.456 r
  U2201/Y (NOR2X3MTR)                                    0.043      0.499 f
  U1486/Y (NAND3X4MTR)                                   0.042      0.542 r
  U7802/Y (AND2X8MTR)                                    0.092      0.633 r
  U9855/Y (INVX2MTR)                                     0.027      0.661 f
  U9795/Y (NAND2BX4MTR)                                  0.082      0.743 f
  U7827/Y (INVX1MTR)                                     0.036      0.779 r
  U5462/Y (OAI21X1MTR)                                   0.088      0.867 f
  U16062/Y (NAND2X1MTR)                                  0.063      0.930 r
  U16053/Y (NAND2X2MTR)                                  0.045      0.975 f
  U13000/Y (AOI2B1X2MTR)                                 0.080      1.055 r
  U11675/Y (OAI2BB1X4MTR)                                0.062      1.117 f
  U233/Y (NAND3X6MTR)                                    0.062      1.179 r
  U9962/Y (NAND2X8MTR)                                   0.048      1.227 f
  U1284/Y (XNOR2X8MTR)                                   0.079      1.306 f
  U13036/Y (OAI22X2MTR)                                  0.069      1.375 r
  U0_BANK_TOP/vACC_3_reg_4__19_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U10015/Y (INVX8MTR)                                    0.032      0.373 f
  U8826/Y (OAI2BB1X2MTR)                                 0.088      0.461 f
  U5675/Y (OAI21X4MTR)                                   0.076      0.537 r
  U1009/Y (NAND2X4MTR)                                   0.073      0.611 f
  U1382/Y (INVX3MTR)                                     0.053      0.664 r
  U8229/Y (INVX2MTR)                                     0.037      0.700 f
  U6563/Y (OAI21X4MTR)                                   0.082      0.782 r
  U11970/Y (OAI2BB1X4MTR)                                0.104      0.887 r
  U2939/Y (INVX4MTR)                                     0.035      0.922 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.964 r
  U15958/Y (OAI2BB1X4MTR)                                0.088      1.052 r
  U2485/Y (XNOR2X2MTR)                                   0.065      1.117 r
  U164/Y (NAND2X2MTR)                                    0.069      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.058      1.244 r
  U2650/Y (INVX2MTR)                                     0.067      1.311 f
  U17342/Y (OAI22X2MTR)                                  0.063      1.374 r
  U0_BANK_TOP/vACC_3_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9283/Y (INVX6MTR)                                     0.047      0.163 r
  U2153/Y (INVX6MTR)                                     0.040      0.203 f
  U8732/Y (NOR2X6MTR)                                    0.082      0.285 r
  U15186/Y (INVX2MTR)                                    0.045      0.330 f
  U2568/Y (INVX2MTR)                                     0.045      0.375 r
  U15111/Y (AOI22X1MTR)                                  0.081      0.457 f
  U1426/Y (NAND3X4MTR)                                   0.086      0.543 r
  U3331/Y (INVX1MTR)                                     0.058      0.601 f
  U2128/Y (CLKNAND2X4MTR)                                0.059      0.660 r
  U7722/Y (NAND2X2MTR)                                   0.055      0.714 f
  U7688/Y (INVX2MTR)                                     0.054      0.769 r
  U6448/Y (NAND2X2MTR)                                   0.068      0.836 f
  U1500/Y (INVX3MTR)                                     0.047      0.883 r
  U395/Y (NAND2X2MTR)                                    0.054      0.938 f
  U5386/Y (NOR2X3MTR)                                    0.055      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.059      1.051 f
  U2758/Y (CLKNAND2X4MTR)                                0.048      1.100 r
  U1548/Y (NAND3X8MTR)                                   0.093      1.193 f
  U119/Y (NAND2X4MTR)                                    0.064      1.257 r
  U12946/Y (AOI22X4MTR)                                  0.052      1.309 f
  U17457/Y (OAI22X2MTR)                                  0.066      1.375 r
  U0_BANK_TOP/vACC_0_reg_3__20_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U16430/Y (CLKNAND2X16MTR)                              0.062      0.302 f
  U10570/Y (BUFX20MTR)                                   0.085      0.387 f
  U3907/Y (INVX24MTR)                                    0.039      0.426 r
  U5743/Y (NAND2X12MTR)                                  0.049      0.475 f
  U2021/Y (NOR2X12MTR)                                   0.065      0.540 r
  U2562/S (ADDHX4MTR)                                    0.096      0.637 r
  U7760/Y (XNOR2X2MTR)                                   0.093      0.730 r
  U2054/Y (XNOR2X2MTR)                                   0.117      0.846 r
  U6916/Y (NAND2X2MTR)                                   0.099      0.946 f
  U11436/Y (OAI21X6MTR)                                  0.056      1.002 r
  U13167/Y (AOI21X2MTR)                                  0.073      1.075 f
  U2060/Y (OAI21X2MTR)                                   0.090      1.165 r
  U16242/Y (OAI2BB1X2MTR)                                0.114      1.279 r
  U11656/Y (XOR2X1MTR)                                   0.046      1.324 f
  U15379/Y (NOR2X2MTR)                                   0.061      1.385 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U1488/Y (CLKNAND2X12MTR)                               0.054      0.267 r
  U798/Y (INVX4MTR)                                      0.044      0.311 f
  U16042/Y (INVX4MTR)                                    0.053      0.364 r
  U16079/Y (NAND2BX2MTR)                                 0.070      0.433 f
  U5180/Y (NOR2X2MTR)                                    0.099      0.532 r
  U5173/Y (INVX2MTR)                                     0.048      0.581 f
  U15855/Y (OAI2BB1X4MTR)                                0.085      0.666 f
  U12148/Y (XNOR2X2MTR)                                  0.073      0.739 f
  U12049/Y (NAND2BX4MTR)                                 0.055      0.793 r
  U1777/Y (CLKNAND2X4MTR)                                0.055      0.848 f
  U2025/Y (OAI21X3MTR)                                   0.087      0.935 r
  U1776/Y (OAI2BB1X4MTR)                                 0.067      1.002 f
  U6409/Y (OAI2BB1X4MTR)                                 0.095      1.097 f
  U8094/Y (XNOR2X8MTR)                                   0.076      1.173 f
  U2438/Y (NAND3BX2MTR)                                  0.121      1.293 f
  U10320/Y (NOR2X2MTR)                                   0.087      1.380 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1240/Y (BUFX4MTR)                                     0.092      0.415 r
  U12700/Y (CLKNAND2X4MTR)                               0.044      0.459 f
  U13155/Y (NAND4X4MTR)                                  0.049      0.509 r
  U9506/Y (NAND2X2MTR)                                   0.054      0.563 f
  U1620/Y (OAI2BB1X4MTR)                                 0.049      0.612 r
  U6125/Y (CLKNAND2X2MTR)                                0.062      0.673 f
  U11828/Y (OAI21X4MTR)                                  0.088      0.762 r
  U7130/Y (CLKNAND2X4MTR)                                0.051      0.813 f
  U6316/Y (CLKNAND2X4MTR)                                0.050      0.863 r
  U589/Y (NAND2X6MTR)                                    0.049      0.912 f
  U8762/Y (NAND2X8MTR)                                   0.052      0.965 r
  U7217/Y (NAND2X2MTR)                                   0.052      1.017 f
  U8082/Y (CLKNAND2X2MTR)                                0.039      1.056 r
  U1938/Y (NAND2X2MTR)                                   0.046      1.102 f
  U1937/Y (OAI21X4MTR)                                   0.077      1.180 r
  U2155/Y (NOR2X4MTR)                                    0.044      1.224 f
  U13158/Y (MXI2X6MTR)                                   0.067      1.291 r
  U15891/Y (NAND2X2MTR)                                  0.056      1.347 f
  U13228/Y (OAI2BB1X2MTR)                                0.042      1.390 r
  U0_BANK_TOP/vACC_0_reg_0__1_/D (DFFRHQX4MTR)           0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1211/Y (NAND2X1MTR)                                   0.059      0.427 f
  U1181/Y (NAND2X2MTR)                                   0.059      0.487 r
  U1063/Y (INVX2MTR)                                     0.040      0.527 f
  U1948/Y (NAND2X4MTR)                                   0.040      0.567 r
  U8325/Y (NAND2X8MTR)                                   0.056      0.624 f
  U1949/Y (AND2X8MTR)                                    0.092      0.715 f
  U1950/Y (NOR2X6MTR)                                    0.085      0.801 r
  U3131/Y (NAND2X4MTR)                                   0.061      0.861 f
  U455/Y (INVX4MTR)                                      0.050      0.911 r
  U2823/Y (NOR2BX2MTR)                                   0.092      1.003 r
  U10700/Y (CLKNAND2X2MTR)                               0.047      1.050 f
  U4276/Y (NAND3X2MTR)                                   0.054      1.104 r
  U233/Y (NAND3X6MTR)                                    0.081      1.186 f
  U10260/Y (NAND2X2MTR)                                  0.060      1.246 r
  U1315/Y (CLKNAND2X4MTR)                                0.045      1.291 f
  U8618/Y (INVX4MTR)                                     0.049      1.340 r
  U17402/Y (OAI22X2MTR)                                  0.046      1.386 f
  U0_BANK_TOP/vACC_3_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U10015/Y (INVX8MTR)                                    0.032      0.373 f
  U8826/Y (OAI2BB1X2MTR)                                 0.088      0.461 f
  U5675/Y (OAI21X4MTR)                                   0.076      0.537 r
  U1009/Y (NAND2X4MTR)                                   0.073      0.611 f
  U1382/Y (INVX3MTR)                                     0.053      0.664 r
  U8229/Y (INVX2MTR)                                     0.037      0.700 f
  U6563/Y (OAI21X4MTR)                                   0.082      0.782 r
  U11970/Y (OAI2BB1X4MTR)                                0.104      0.887 r
  U2939/Y (INVX4MTR)                                     0.035      0.922 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.964 r
  U15958/Y (OAI2BB1X4MTR)                                0.088      1.052 r
  U2485/Y (XNOR2X2MTR)                                   0.065      1.117 r
  U164/Y (NAND2X2MTR)                                    0.069      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.058      1.244 r
  U2650/Y (INVX2MTR)                                     0.067      1.311 f
  U17341/Y (OAI22X2MTR)                                  0.063      1.374 r
  U0_BANK_TOP/vACC_0_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 f
  U7776/Y (NOR2X1MTR)                                    0.060      0.188 r
  U8613/Y (NAND2BX2MTR)                                  0.075      0.263 f
  U849/Y (BUFX4MTR)                                      0.117      0.380 f
  U799/Y (INVX2MTR)                                      0.071      0.452 r
  U710/Y (INVX2MTR)                                      0.057      0.508 f
  U7389/Y (NAND2X2MTR)                                   0.065      0.573 r
  U16540/Y (AND2X4MTR)                                   0.113      0.686 r
  U8909/Y (NOR2X2MTR)                                    0.039      0.725 f
  U7687/Y (NOR2BX4MTR)                                   0.061      0.786 r
  U6047/Y (CLKNAND2X2MTR)                                0.065      0.851 f
  U7833/Y (NAND2BX1MTR)                                  0.125      0.976 f
  U8122/Y (INVX2MTR)                                     0.042      1.018 r
  U9480/Y (OAI21X2MTR)                                   0.054      1.072 f
  U7603/Y (OAI2B11X4MTR)                                 0.044      1.116 r
  U10200/Y (NAND3X4MTR)                                  0.065      1.180 f
  U2239/Y (NOR2X4MTR)                                    0.083      1.263 r
  U7583/Y (BUFX6MTR)                                     0.084      1.347 r
  U6959/Y (OAI22X2MTR)                                   0.043      1.390 f
  U0_BANK_TOP/vACC_2_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1240/Y (BUFX4MTR)                                     0.092      0.415 r
  U12700/Y (CLKNAND2X4MTR)                               0.044      0.459 f
  U13155/Y (NAND4X4MTR)                                  0.049      0.509 r
  U9506/Y (NAND2X2MTR)                                   0.054      0.563 f
  U1620/Y (OAI2BB1X4MTR)                                 0.049      0.612 r
  U6125/Y (CLKNAND2X2MTR)                                0.062      0.673 f
  U11828/Y (OAI21X4MTR)                                  0.088      0.762 r
  U7130/Y (CLKNAND2X4MTR)                                0.051      0.813 f
  U6316/Y (CLKNAND2X4MTR)                                0.050      0.863 r
  U589/Y (NAND2X6MTR)                                    0.049      0.912 f
  U8762/Y (NAND2X8MTR)                                   0.052      0.965 r
  U7217/Y (NAND2X2MTR)                                   0.052      1.017 f
  U8082/Y (CLKNAND2X2MTR)                                0.039      1.056 r
  U1938/Y (NAND2X2MTR)                                   0.046      1.102 f
  U1937/Y (OAI21X4MTR)                                   0.077      1.180 r
  U2155/Y (NOR2X4MTR)                                    0.044      1.224 f
  U13158/Y (MXI2X6MTR)                                   0.067      1.291 r
  U19433/Y (NAND2X2MTR)                                  0.056      1.347 f
  U16195/Y (OAI2BB1X2MTR)                                0.042      1.390 r
  U0_BANK_TOP/vACC_1_reg_0__1_/D (DFFRHQX4MTR)           0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U11844/Y (OAI21X8MTR)                                  0.073      0.950 f
  U1576/Y (AOI21X2MTR)                                   0.088      1.038 r
  U6408/Y (XNOR2X2MTR)                                   0.117      1.156 r
  U1636/Y (OAI211X8MTR)                                  0.113      1.269 f
  U18859/Y (OAI2B2X2MTR)                                 0.119      1.388 f
  U0_BANK_TOP/vACC_3_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_386_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U355/Y (NOR2X6MTR)                                     0.085      0.928 r
  U7635/Y (AND2X4MTR)                                    0.110      1.038 r
  U2801/Y (NAND2X2MTR)                                   0.064      1.102 f
  U7606/Y (NOR2X4MTR)                                    0.079      1.181 r
  U11588/Y (NAND2BX2MTR)                                 0.055      1.236 f
  U1401/Y (NAND3BX1MTR)                                  0.044      1.279 r
  U2697/Y (NOR2BX2MTR)                                   0.049      1.329 f
  U15219/Y (NOR2X1MTR)                                   0.054      1.383 r
  PIM_result_reg_386_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_386_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U10235/Y (NOR2X2MTR)                                   0.077      0.456 r
  U2201/Y (NOR2X3MTR)                                    0.043      0.499 f
  U1486/Y (NAND3X4MTR)                                   0.042      0.542 r
  U7802/Y (AND2X8MTR)                                    0.092      0.633 r
  U9855/Y (INVX2MTR)                                     0.027      0.661 f
  U9795/Y (NAND2BX4MTR)                                  0.082      0.743 f
  U7827/Y (INVX1MTR)                                     0.036      0.779 r
  U5462/Y (OAI21X1MTR)                                   0.088      0.867 f
  U16062/Y (NAND2X1MTR)                                  0.063      0.930 r
  U16053/Y (NAND2X2MTR)                                  0.045      0.975 f
  U13000/Y (AOI2B1X2MTR)                                 0.080      1.055 r
  U11675/Y (OAI2BB1X4MTR)                                0.062      1.117 f
  U233/Y (NAND3X6MTR)                                    0.062      1.179 r
  U9962/Y (NAND2X8MTR)                                   0.048      1.227 f
  U1284/Y (XNOR2X8MTR)                                   0.079      1.306 f
  U13035/Y (OAI22X2MTR)                                  0.069      1.375 r
  U0_BANK_TOP/vACC_0_reg_4__19_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U1221/Y (CLKNAND2X4MTR)                                0.040      0.464 f
  U16097/Y (OAI2BB1X4MTR)                                0.040      0.504 r
  U10257/Y (INVX4MTR)                                    0.026      0.529 f
  U2499/Y (NAND3X4MTR)                                   0.031      0.561 r
  U1317/Y (NAND2X4MTR)                                   0.049      0.610 f
  U4608/Y (CLKNAND2X4MTR)                                0.047      0.657 r
  U5156/Y (NAND2X4MTR)                                   0.043      0.699 f
  U5145/Y (INVX5MTR)                                     0.048      0.748 r
  U7061/Y (OAI21X3MTR)                                   0.063      0.811 f
  U7057/Y (AOI21X8MTR)                                   0.066      0.877 r
  U1338/Y (OAI21X6MTR)                                   0.064      0.940 f
  U1966/Y (INVX6MTR)                                     0.056      0.997 r
  U1720/Y (INVX8MTR)                                     0.035      1.032 f
  U314/Y (AOI21X4MTR)                                    0.064      1.096 r
  U8025/Y (XNOR2X2MTR)                                   0.087      1.183 r
  U8018/Y (NOR2X2MTR)                                    0.062      1.246 f
  U1333/Y (NOR2X4MTR)                                    0.085      1.331 r
  U17547/Y (OAI22X2MTR)                                  0.056      1.387 f
  U0_BANK_TOP/vACC_1_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U6318/Y (OAI2B11X4MTR)                                 0.110      1.313 r
  U17246/Y (OAI22X2MTR)                                  0.064      1.377 f
  U0_BANK_TOP/vACC_1_reg_5__16_/D (DFFRHQX1MTR)          0.000      1.377 f
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_130_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U355/Y (NOR2X6MTR)                                     0.085      0.928 r
  U7635/Y (AND2X4MTR)                                    0.110      1.038 r
  U2801/Y (NAND2X2MTR)                                   0.064      1.102 f
  U7606/Y (NOR2X4MTR)                                    0.079      1.181 r
  U11588/Y (NAND2BX2MTR)                                 0.055      1.236 f
  U1401/Y (NAND3BX1MTR)                                  0.044      1.279 r
  U2697/Y (NOR2BX2MTR)                                   0.049      1.329 f
  U15221/Y (NOR2X1MTR)                                   0.054      1.383 r
  PIM_result_reg_130_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_130_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_258_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U355/Y (NOR2X6MTR)                                     0.085      0.928 r
  U7635/Y (AND2X4MTR)                                    0.110      1.038 r
  U2801/Y (NAND2X2MTR)                                   0.064      1.102 f
  U7606/Y (NOR2X4MTR)                                    0.079      1.181 r
  U11588/Y (NAND2BX2MTR)                                 0.055      1.236 f
  U1401/Y (NAND3BX1MTR)                                  0.044      1.279 r
  U2697/Y (NOR2BX2MTR)                                   0.049      1.329 f
  U15220/Y (NOR2X1MTR)                                   0.054      1.383 r
  PIM_result_reg_258_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_258_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_66_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4988/Y (NOR2X1MTR)                                    0.057      0.734 f
  U6903/Y (AND2X2MTR)                                    0.115      0.850 f
  U2967/Y (NAND2X1MTR)                                   0.042      0.891 r
  U6864/Y (OAI211X2MTR)                                  0.068      0.959 f
  U4887/Y (AOI211X1MTR)                                  0.096      1.055 r
  U8313/Y (OAI211X1MTR)                                  0.137      1.193 f
  U4836/Y (AOI211X4MTR)                                  0.149      1.341 r
  U15694/Y (NOR2X1MTR)                                   0.060      1.402 f
  PIM_result_reg_66_/D (DFFRHQX4MTR)                     0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_66_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_194_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4988/Y (NOR2X1MTR)                                    0.057      0.734 f
  U6903/Y (AND2X2MTR)                                    0.115      0.850 f
  U2967/Y (NAND2X1MTR)                                   0.042      0.891 r
  U6864/Y (OAI211X2MTR)                                  0.068      0.959 f
  U4887/Y (AOI211X1MTR)                                  0.096      1.055 r
  U8313/Y (OAI211X1MTR)                                  0.137      1.193 f
  U4836/Y (AOI211X4MTR)                                  0.149      1.341 r
  U15660/Y (NOR2X1MTR)                                   0.060      1.402 f
  PIM_result_reg_194_/D (DFFRHQX4MTR)                    0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_194_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_322_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4988/Y (NOR2X1MTR)                                    0.057      0.734 f
  U6903/Y (AND2X2MTR)                                    0.115      0.850 f
  U2967/Y (NAND2X1MTR)                                   0.042      0.891 r
  U6864/Y (OAI211X2MTR)                                  0.068      0.959 f
  U4887/Y (AOI211X1MTR)                                  0.096      1.055 r
  U8313/Y (OAI211X1MTR)                                  0.137      1.193 f
  U4836/Y (AOI211X4MTR)                                  0.149      1.341 r
  U15625/Y (NOR2X1MTR)                                   0.060      1.402 f
  PIM_result_reg_322_/D (DFFRHQX4MTR)                    0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_322_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_450_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U1689/Y (BUFX8MTR)                                     0.067      0.421 r
  U1691/Y (INVX6MTR)                                     0.030      0.452 f
  U9114/Y (CLKNAND2X2MTR)                                0.030      0.481 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.577 r
  U979/Y (NAND2X2MTR)                                    0.055      0.633 f
  U2405/Y (INVX3MTR)                                     0.045      0.678 r
  U4988/Y (NOR2X1MTR)                                    0.057      0.734 f
  U6903/Y (AND2X2MTR)                                    0.115      0.850 f
  U2967/Y (NAND2X1MTR)                                   0.042      0.891 r
  U6864/Y (OAI211X2MTR)                                  0.068      0.959 f
  U4887/Y (AOI211X1MTR)                                  0.096      1.055 r
  U8313/Y (OAI211X1MTR)                                  0.137      1.193 f
  U4836/Y (AOI211X4MTR)                                  0.149      1.341 r
  U15590/Y (NOR2X1MTR)                                   0.060      1.402 f
  PIM_result_reg_450_/D (DFFRHQX4MTR)                    0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_450_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U355/Y (NOR2X6MTR)                                     0.085      0.928 r
  U7635/Y (AND2X4MTR)                                    0.110      1.038 r
  U2801/Y (NAND2X2MTR)                                   0.064      1.102 f
  U7606/Y (NOR2X4MTR)                                    0.079      1.181 r
  U11588/Y (NAND2BX2MTR)                                 0.055      1.236 f
  U1401/Y (NAND3BX1MTR)                                  0.044      1.279 r
  U2697/Y (NOR2BX2MTR)                                   0.049      1.329 f
  U15222/Y (NOR2X1MTR)                                   0.054      1.383 r
  PIM_result_reg_2_/D (DFFRHQX2MTR)                      0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_2_/CK (DFFRHQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_475_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U8477/Y (BUFX24MTR)                                    0.081      0.456 f
  U9108/Y (INVX12MTR)                                    0.031      0.486 r
  U10965/Y (CLKNAND2X2MTR)                               0.034      0.520 f
  U4013/Y (AND2X2MTR)                                    0.092      0.613 f
  U12206/Y (OAI211X4MTR)                                 0.051      0.664 r
  U4514/Y (NOR2X2MTR)                                    0.055      0.718 f
  U16155/Y (NAND2X2MTR)                                  0.049      0.768 r
  U13205/Y (NOR2X2MTR)                                   0.038      0.805 f
  U1521/Y (NAND3X4MTR)                                   0.044      0.850 r
  U2958/Y (INVX2MTR)                                     0.044      0.894 f
  U7642/Y (NAND2X2MTR)                                   0.053      0.947 r
  U1512/Y (CLKNAND2X4MTR)                                0.055      1.002 f
  U9541/Y (NOR3X4MTR)                                    0.124      1.127 r
  U11007/Y (INVX1MTR)                                    0.082      1.209 f
  U13102/Y (AOI21X2MTR)                                  0.124      1.333 r
  U15397/Y (NOR2X1MTR)                                   0.056      1.389 f
  PIM_result_reg_475_/D (DFFRHQX2MTR)                    0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_475_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_347_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U8477/Y (BUFX24MTR)                                    0.081      0.456 f
  U9108/Y (INVX12MTR)                                    0.031      0.486 r
  U10965/Y (CLKNAND2X2MTR)                               0.034      0.520 f
  U4013/Y (AND2X2MTR)                                    0.092      0.613 f
  U12206/Y (OAI211X4MTR)                                 0.051      0.664 r
  U4514/Y (NOR2X2MTR)                                    0.055      0.718 f
  U16155/Y (NAND2X2MTR)                                  0.049      0.768 r
  U13205/Y (NOR2X2MTR)                                   0.038      0.805 f
  U1521/Y (NAND3X4MTR)                                   0.044      0.850 r
  U2958/Y (INVX2MTR)                                     0.044      0.894 f
  U7642/Y (NAND2X2MTR)                                   0.053      0.947 r
  U1512/Y (CLKNAND2X4MTR)                                0.055      1.002 f
  U9541/Y (NOR3X4MTR)                                    0.124      1.127 r
  U11007/Y (INVX1MTR)                                    0.082      1.209 f
  U13102/Y (AOI21X2MTR)                                  0.124      1.333 r
  U15398/Y (NOR2X1MTR)                                   0.056      1.389 f
  PIM_result_reg_347_/D (DFFRHQX2MTR)                    0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_347_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_219_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U8477/Y (BUFX24MTR)                                    0.081      0.456 f
  U9108/Y (INVX12MTR)                                    0.031      0.486 r
  U10965/Y (CLKNAND2X2MTR)                               0.034      0.520 f
  U4013/Y (AND2X2MTR)                                    0.092      0.613 f
  U12206/Y (OAI211X4MTR)                                 0.051      0.664 r
  U4514/Y (NOR2X2MTR)                                    0.055      0.718 f
  U16155/Y (NAND2X2MTR)                                  0.049      0.768 r
  U13205/Y (NOR2X2MTR)                                   0.038      0.805 f
  U1521/Y (NAND3X4MTR)                                   0.044      0.850 r
  U2958/Y (INVX2MTR)                                     0.044      0.894 f
  U7642/Y (NAND2X2MTR)                                   0.053      0.947 r
  U1512/Y (CLKNAND2X4MTR)                                0.055      1.002 f
  U9541/Y (NOR3X4MTR)                                    0.124      1.127 r
  U11007/Y (INVX1MTR)                                    0.082      1.209 f
  U13102/Y (AOI21X2MTR)                                  0.124      1.333 r
  U15399/Y (NOR2X1MTR)                                   0.056      1.389 f
  PIM_result_reg_219_/D (DFFRHQX2MTR)                    0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_219_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_91_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.035      0.148 r
  U1505/Y (NAND3X12MTR)                                  0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.103      0.317 r
  U9198/Y (INVX10MTR)                                    0.057      0.374 f
  U8477/Y (BUFX24MTR)                                    0.081      0.456 f
  U9108/Y (INVX12MTR)                                    0.031      0.486 r
  U10965/Y (CLKNAND2X2MTR)                               0.034      0.520 f
  U4013/Y (AND2X2MTR)                                    0.092      0.613 f
  U12206/Y (OAI211X4MTR)                                 0.051      0.664 r
  U4514/Y (NOR2X2MTR)                                    0.055      0.718 f
  U16155/Y (NAND2X2MTR)                                  0.049      0.768 r
  U13205/Y (NOR2X2MTR)                                   0.038      0.805 f
  U1521/Y (NAND3X4MTR)                                   0.044      0.850 r
  U2958/Y (INVX2MTR)                                     0.044      0.894 f
  U7642/Y (NAND2X2MTR)                                   0.053      0.947 r
  U1512/Y (CLKNAND2X4MTR)                                0.055      1.002 f
  U9541/Y (NOR3X4MTR)                                    0.124      1.127 r
  U11007/Y (INVX1MTR)                                    0.082      1.209 f
  U13102/Y (AOI21X2MTR)                                  0.124      1.333 r
  U15400/Y (NOR2X1MTR)                                   0.056      1.389 f
  PIM_result_reg_91_/D (DFFRHQX2MTR)                     0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_91_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U4835/Y (INVX16MTR)                                    0.030      0.399 f
  U1260/Y (INVX8MTR)                                     0.028      0.427 r
  U10014/Y (CLKNAND2X4MTR)                               0.038      0.465 f
  U3765/Y (AOI21X4MTR)                                   0.074      0.539 r
  U1121/Y (NOR2X2MTR)                                    0.047      0.586 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.637 r
  U1018/Y (INVX4MTR)                                     0.034      0.671 f
  U8915/Y (NAND2X6MTR)                                   0.034      0.704 r
  U903/Y (INVX4MTR)                                      0.028      0.733 f
  U16153/Y (NOR2X4MTR)                                   0.053      0.786 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U7660/Y (NAND2X4MTR)                                   0.062      0.904 r
  U6650/Y (NAND2X8MTR)                                   0.054      0.957 f
  U7624/Y (INVX4MTR)                                     0.035      0.993 r
  U9521/Y (AND3X4MTR)                                    0.086      1.079 r
  U10138/Y (NOR2X4MTR)                                   0.031      1.110 f
  U10137/Y (OAI2B1X4MTR)                                 0.028      1.138 r
  U1530/Y (CLKNAND2X4MTR)                                0.046      1.184 f
  U5341/Y (NOR2X4MTR)                                    0.068      1.253 r
  U6713/Y (BUFX3MTR)                                     0.092      1.345 r
  U17451/Y (OAI22X2MTR)                                  0.044      1.389 f
  U0_BANK_TOP/vACC_3_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U12734/Y (NAND2X12MTR)                                 0.063      0.969 f
  U2607/Y (AOI21X8MTR)                                   0.070      1.039 r
  U2617/Y (XNOR2X8MTR)                                   0.079      1.118 r
  U1648/Y (OAI21X6MTR)                                   0.071      1.189 f
  U1642/Y (AOI2B1X8MTR)                                  0.070      1.259 r
  U15978/Y (BUFX4MTR)                                    0.086      1.346 r
  U17213/Y (OAI22X2MTR)                                  0.043      1.389 f
  U0_BANK_TOP/vACC_0_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9989/Y (NAND3X12MTR)                                  0.097      0.259 f
  U7548/Y (INVX1MTR)                                     0.079      0.337 r
  U10384/Y (OAI2BB1X2MTR)                                0.106      0.444 r
  U12090/Y (NAND3BX4MTR)                                 0.074      0.518 r
  U8359/Y (NAND2X2MTR)                                   0.051      0.569 f
  U2298/Y (INVX2MTR)                                     0.054      0.623 r
  U7357/Y (NAND2BX2MTR)                                  0.081      0.704 f
  U9762/Y (NAND2X2MTR)                                   0.071      0.775 r
  U17308/Y (INVX1MTR)                                    0.054      0.829 f
  U10588/Y (CLKNAND2X2MTR)                               0.046      0.875 r
  U9637/Y (INVX1MTR)                                     0.039      0.915 f
  U2866/Y (AND2X2MTR)                                    0.084      0.999 f
  U5344/Y (AOI21X3MTR)                                   0.078      1.077 r
  U2590/Y (XNOR2X2MTR)                                   0.084      1.161 r
  U1772/Y (NAND2X3MTR)                                   0.058      1.219 f
  U9312/Y (NAND3X4MTR)                                   0.053      1.272 r
  U7415/Y (INVX2MTR)                                     0.050      1.322 f
  U2647/Y (OAI22X1MTR)                                   0.056      1.378 r
  U0_BANK_TOP/vACC_0_reg_7__15_/D (DFFRHQX4MTR)          0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U11844/Y (OAI21X8MTR)                                  0.073      0.950 f
  U1576/Y (AOI21X2MTR)                                   0.088      1.038 r
  U6408/Y (XNOR2X2MTR)                                   0.117      1.156 r
  U1636/Y (OAI211X8MTR)                                  0.113      1.269 f
  U18858/Y (OAI2B2X2MTR)                                 0.119      1.388 f
  U0_BANK_TOP/vACC_1_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U10830/Y (NOR2X1MTR)                                   0.061      0.222 f
  U2085/Y (INVX2MTR)                                     0.047      0.269 r
  U2230/Y (INVX2MTR)                                     0.027      0.295 f
  U10988/Y (AND2X1MTR)                                   0.093      0.389 f
  U8497/Y (AOI21X3MTR)                                   0.070      0.459 r
  U9559/Y (NAND3X4MTR)                                   0.073      0.531 f
  U4620/Y (CLKNAND2X4MTR)                                0.046      0.578 r
  U7851/Y (INVX2MTR)                                     0.040      0.618 f
  U8330/Y (NAND2X2MTR)                                   0.052      0.670 r
  U9813/Y (NAND2X2MTR)                                   0.056      0.726 f
  U8227/Y (INVX2MTR)                                     0.051      0.777 r
  U2129/Y (CLKNAND2X2MTR)                                0.078      0.855 f
  U6441/Y (INVX2MTR)                                     0.054      0.909 r
  U3785/Y (AND2X1MTR)                                    0.083      0.992 r
  U6834/Y (OAI2BB1X2MTR)                                 0.102      1.094 r
  U1313/Y (NAND3X4MTR)                                   0.091      1.185 f
  U9261/Y (OAI2B1X2MTR)                                  0.126      1.311 r
  U2644/Y (OAI22X2MTR)                                   0.067      1.377 f
  U0_BANK_TOP/vACC_2_reg_6__16_/D (DFFRHQX1MTR)          0.000      1.377 f
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U1221/Y (CLKNAND2X4MTR)                                0.040      0.464 f
  U16097/Y (OAI2BB1X4MTR)                                0.040      0.504 r
  U10257/Y (INVX4MTR)                                    0.026      0.529 f
  U2499/Y (NAND3X4MTR)                                   0.031      0.561 r
  U1317/Y (NAND2X4MTR)                                   0.049      0.610 f
  U4608/Y (CLKNAND2X4MTR)                                0.047      0.657 r
  U5156/Y (NAND2X4MTR)                                   0.043      0.699 f
  U5145/Y (INVX5MTR)                                     0.048      0.748 r
  U7061/Y (OAI21X3MTR)                                   0.063      0.811 f
  U7057/Y (AOI21X8MTR)                                   0.066      0.877 r
  U1338/Y (OAI21X6MTR)                                   0.064      0.940 f
  U1966/Y (INVX6MTR)                                     0.056      0.997 r
  U1720/Y (INVX8MTR)                                     0.035      1.032 f
  U314/Y (AOI21X4MTR)                                    0.064      1.096 r
  U8025/Y (XNOR2X2MTR)                                   0.087      1.183 r
  U8018/Y (NOR2X2MTR)                                    0.062      1.246 f
  U1333/Y (NOR2X4MTR)                                    0.085      1.331 r
  U17494/Y (OAI22X2MTR)                                  0.056      1.387 f
  U0_BANK_TOP/vACC_2_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U1380/Y (CLKNAND2X4MTR)                                0.053      1.227 r
  U6359/Y (NAND2X2MTR)                                   0.064      1.291 f
  U4247/Y (OAI22X1MTR)                                   0.063      1.354 r
  U0_BANK_TOP/vACC_0_reg_1__16_/D (DFFRHQX1MTR)          0.000      1.354 r
  data arrival time                                                 1.354

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.354
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U1488/Y (CLKNAND2X12MTR)                               0.054      0.267 r
  U4748/Y (INVX8MTR)                                     0.039      0.305 f
  U3519/Y (INVX4MTR)                                     0.051      0.356 r
  U7100/Y (NAND2X2MTR)                                   0.064      0.420 f
  U3453/Y (NOR2X4MTR)                                    0.077      0.497 r
  U4071/Y (OAI21X3MTR)                                   0.069      0.566 f
  U5662/Y (NAND3X4MTR)                                   0.045      0.611 r
  U1550/Y (NAND2X4MTR)                                   0.055      0.666 f
  U9810/Y (AOI21X4MTR)                                   0.091      0.758 r
  U11368/Y (XNOR2X8MTR)                                  0.091      0.849 r
  U11367/Y (NOR2X8MTR)                                   0.043      0.892 f
  U3819/Y (NOR2X4MTR)                                    0.064      0.956 r
  U9593/Y (NOR2X3MTR)                                    0.042      0.998 f
  U4873/Y (NAND2X2MTR)                                   0.041      1.039 r
  U16282/Y (NAND3BX4MTR)                                 0.070      1.109 f
  U1551/Y (XNOR2X2MTR)                                   0.080      1.189 f
  U2246/Y (CLKNAND2X2MTR)                                0.042      1.231 r
  U989/Y (NAND3X2MTR)                                    0.078      1.309 f
  U15774/Y (AOI21X1MTR)                                  0.080      1.389 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U7461/Y (INVX6MTR)                                     0.045      0.368 f
  U7521/Y (NAND2BX1MTR)                                  0.116      0.484 f
  U10013/Y (NAND2X2MTR)                                  0.052      0.536 r
  U999/Y (OAI21X3MTR)                                    0.053      0.589 f
  U2490/Y (NAND2X4MTR)                                   0.064      0.654 r
  U10141/Y (NAND2X4MTR)                                  0.067      0.721 f
  U3174/Y (INVX2MTR)                                     0.041      0.762 r
  U9309/Y (OAI21X2MTR)                                   0.062      0.824 f
  U464/Y (AOI21X6MTR)                                    0.108      0.932 r
  U13252/Y (NAND2X12MTR)                                 0.077      1.009 f
  U5863/Y (BUFX8MTR)                                     0.075      1.084 f
  U6036/Y (CLKNAND2X2MTR)                                0.029      1.113 r
  U6387/Y (OAI211X2MTR)                                  0.082      1.195 f
  U8033/Y (INVX2MTR)                                     0.057      1.252 r
  U4826/Y (NOR2X3MTR)                                    0.042      1.294 f
  U2673/Y (OAI22X2MTR)                                   0.057      1.351 r
  U0_BANK_TOP/vACC_1_reg_5__9_/D (DFFRHQX1MTR)           0.000      1.351 r
  data arrival time                                                 1.351

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.153      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.351
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U9448/Y (OAI21X8MTR)                                   0.087      0.962 r
  U10172/Y (AOI21X8MTR)                                  0.065      1.026 f
  U5890/Y (INVX4MTR)                                     0.039      1.065 r
  U9508/Y (NAND2X6MTR)                                   0.047      1.112 f
  U200/Y (INVX4MTR)                                      0.040      1.152 r
  U4842/Y (NAND2X2MTR)                                   0.051      1.204 f
  U6375/Y (XNOR2X2MTR)                                   0.096      1.300 f
  U17031/Y (OAI22X2MTR)                                  0.071      1.371 r
  U0_BANK_TOP/vACC_2_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U10015/Y (INVX8MTR)                                    0.032      0.373 f
  U8826/Y (OAI2BB1X2MTR)                                 0.088      0.461 f
  U5675/Y (OAI21X4MTR)                                   0.076      0.537 r
  U1009/Y (NAND2X4MTR)                                   0.073      0.611 f
  U1382/Y (INVX3MTR)                                     0.053      0.664 r
  U8229/Y (INVX2MTR)                                     0.037      0.700 f
  U6563/Y (OAI21X4MTR)                                   0.082      0.782 r
  U11970/Y (OAI2BB1X4MTR)                                0.104      0.887 r
  U2939/Y (INVX4MTR)                                     0.035      0.922 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.964 r
  U15958/Y (OAI2BB1X4MTR)                                0.088      1.052 r
  U2485/Y (XNOR2X2MTR)                                   0.065      1.117 r
  U164/Y (NAND2X2MTR)                                    0.069      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.058      1.244 r
  U2650/Y (INVX2MTR)                                     0.067      1.311 f
  U17368/Y (OAI22X2MTR)                                  0.063      1.374 r
  U0_BANK_TOP/vACC_2_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U1380/Y (CLKNAND2X4MTR)                                0.053      1.227 r
  U6359/Y (NAND2X2MTR)                                   0.064      1.291 f
  U5327/Y (OAI22X1MTR)                                   0.063      1.354 r
  U0_BANK_TOP/vACC_1_reg_1__16_/D (DFFRHQX1MTR)          0.000      1.354 r
  data arrival time                                                 1.354

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.354
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U11155/Y (NAND2X2MTR)                                  0.044      0.405 r
  U8945/Y (OAI2BB1X4MTR)                                 0.046      0.451 f
  U9369/Y (NAND2BX4MTR)                                  0.044      0.496 r
  U9366/Y (OAI211X8MTR)                                  0.067      0.563 f
  U3625/Y (INVX2MTR)                                     0.052      0.615 r
  U8961/Y (NAND2X2MTR)                                   0.061      0.677 f
  U3089/Y (INVX4MTR)                                     0.078      0.755 r
  U7875/Y (NAND2X1MTR)                                   0.067      0.822 f
  U2979/Y (AOI21X1MTR)                                   0.071      0.893 r
  U11864/Y (OAI21X2MTR)                                  0.065      0.957 f
  U2884/Y (NOR2X3MTR)                                    0.084      1.041 r
  U6774/Y (OAI21X6MTR)                                   0.053      1.094 f
  U1782/Y (NAND2X4MTR)                                   0.056      1.150 r
  U13335/Y (NOR2X12MTR)                                  0.039      1.189 f
  U10011/Y (INVX12MTR)                                   0.040      1.230 r
  U6802/Y (INVX4MTR)                                     0.025      1.255 f
  U11414/Y (OAI22X4MTR)                                  0.068      1.322 r
  U17094/Y (OAI22X2MTR)                                  0.064      1.387 f
  U0_BANK_TOP/vACC_0_reg_7__19_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U11155/Y (NAND2X2MTR)                                  0.044      0.405 r
  U8945/Y (OAI2BB1X4MTR)                                 0.046      0.451 f
  U9369/Y (NAND2BX4MTR)                                  0.044      0.496 r
  U9366/Y (OAI211X8MTR)                                  0.067      0.563 f
  U3625/Y (INVX2MTR)                                     0.052      0.615 r
  U8961/Y (NAND2X2MTR)                                   0.061      0.677 f
  U3089/Y (INVX4MTR)                                     0.078      0.755 r
  U7875/Y (NAND2X1MTR)                                   0.067      0.822 f
  U2979/Y (AOI21X1MTR)                                   0.071      0.893 r
  U11864/Y (OAI21X2MTR)                                  0.065      0.957 f
  U2884/Y (NOR2X3MTR)                                    0.084      1.041 r
  U6774/Y (OAI21X6MTR)                                   0.053      1.094 f
  U1782/Y (NAND2X4MTR)                                   0.056      1.150 r
  U13335/Y (NOR2X12MTR)                                  0.039      1.189 f
  U10011/Y (INVX12MTR)                                   0.040      1.230 r
  U6802/Y (INVX4MTR)                                     0.025      1.255 f
  U11414/Y (OAI22X4MTR)                                  0.068      1.322 r
  U17092/Y (OAI22X2MTR)                                  0.064      1.387 f
  U0_BANK_TOP/vACC_2_reg_7__19_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U15919/Y (NAND2X1MTR)                                  0.033      0.404 r
  U4026/Y (NAND4X2MTR)                                   0.107      0.511 f
  U10057/Y (NAND2BX4MTR)                                 0.072      0.583 r
  U4608/Y (CLKNAND2X4MTR)                                0.064      0.647 f
  U5923/Y (INVX3MTR)                                     0.044      0.692 r
  U11830/Y (NAND2X6MTR)                                  0.048      0.740 f
  U10619/Y (CLKNAND2X4MTR)                               0.041      0.781 r
  U6880/Y (NAND2X6MTR)                                   0.047      0.828 f
  U13175/Y (NOR2X12MTR)                                  0.078      0.906 r
  U12734/Y (NAND2X12MTR)                                 0.063      0.969 f
  U2607/Y (AOI21X8MTR)                                   0.070      1.039 r
  U2617/Y (XNOR2X8MTR)                                   0.079      1.118 r
  U1648/Y (OAI21X6MTR)                                   0.071      1.189 f
  U1642/Y (AOI2B1X8MTR)                                  0.070      1.259 r
  U15978/Y (BUFX4MTR)                                    0.086      1.346 r
  U17214/Y (OAI22X2MTR)                                  0.043      1.389 f
  U0_BANK_TOP/vACC_3_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U9448/Y (OAI21X8MTR)                                   0.087      0.962 r
  U10172/Y (AOI21X8MTR)                                  0.065      1.026 f
  U5890/Y (INVX4MTR)                                     0.039      1.065 r
  U9508/Y (NAND2X6MTR)                                   0.047      1.112 f
  U200/Y (INVX4MTR)                                      0.040      1.152 r
  U4842/Y (NAND2X2MTR)                                   0.051      1.204 f
  U6375/Y (XNOR2X2MTR)                                   0.096      1.300 f
  U17029/Y (OAI22X2MTR)                                  0.071      1.371 r
  U0_BANK_TOP/vACC_0_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U8095/Y (NAND2X2MTR)                                   0.039      1.030 r
  U238/Y (NAND2X2MTR)                                    0.061      1.091 f
  U16543/Y (XNOR2X8MTR)                                  0.087      1.179 f
  U1319/Y (OAI22X8MTR)                                   0.073      1.251 r
  U15937/Y (OAI21X6MTR)                                  0.068      1.319 f
  U10273/Y (OAI22X2MTR)                                  0.057      1.376 r
  U0_BANK_TOP/vACC_0_reg_7__1_/D (DFFRHQX4MTR)           0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U8095/Y (NAND2X2MTR)                                   0.039      1.030 r
  U238/Y (NAND2X2MTR)                                    0.061      1.091 f
  U16543/Y (XNOR2X8MTR)                                  0.087      1.179 f
  U1319/Y (OAI22X8MTR)                                   0.073      1.251 r
  U15937/Y (OAI21X6MTR)                                  0.068      1.319 f
  U10270/Y (OAI22X2MTR)                                  0.057      1.376 r
  U0_BANK_TOP/vACC_3_reg_7__1_/D (DFFRHQX4MTR)           0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U8382/Y (INVX4MTR)                                     0.041      0.466 f
  U10856/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3217/Y (OAI2B1X1MTR)                                  0.057      0.557 f
  U13136/Y (NAND3BX2MTR)                                 0.192      0.748 f
  U3292/Y (INVX2MTR)                                     0.097      0.846 r
  U9682/Y (AND3X2MTR)                                    0.122      0.968 r
  U7637/Y (AND2X4MTR)                                    0.112      1.080 r
  U997/Y (AOI21X4MTR)                                    0.037      1.117 f
  U2741/Y (CLKNAND2X2MTR)                                0.045      1.162 r
  U4263/Y (NAND3BX2MTR)                                  0.088      1.250 r
  U15706/Y (AND2X1MTR)                                   0.088      1.338 r
  PIM_result_reg_8_/D (DFFRQX4MTR)                       0.000      1.338 r
  data arrival time                                                 1.338

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_8_/CK (DFFRQX4MTR)                      0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.338
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7014/Y (INVX12MTR)                                    0.040      0.382 f
  U5285/Y (INVX12MTR)                                    0.031      0.413 r
  U847/Y (INVX8MTR)                                      0.022      0.435 f
  U13310/Y (OAI2BB1X4MTR)                                0.072      0.507 f
  U1011/Y (AOI21X4MTR)                                   0.085      0.592 r
  U1982/Y (NAND2X4MTR)                                   0.053      0.645 f
  U2409/Y (INVX5MTR)                                     0.055      0.700 r
  U8196/Y (NAND2X8MTR)                                   0.042      0.742 f
  U9628/Y (AOI21X8MTR)                                   0.076      0.819 r
  U9623/Y (OAI21X8MTR)                                   0.070      0.889 f
  U5751/Y (CLKNAND2X8MTR)                                0.047      0.936 r
  U8622/Y (NAND2X8MTR)                                   0.055      0.991 f
  U8095/Y (NAND2X2MTR)                                   0.039      1.030 r
  U238/Y (NAND2X2MTR)                                    0.061      1.091 f
  U16543/Y (XNOR2X8MTR)                                  0.087      1.179 f
  U1319/Y (OAI22X8MTR)                                   0.073      1.251 r
  U15937/Y (OAI21X6MTR)                                  0.068      1.319 f
  U10287/Y (OAI22X2MTR)                                  0.057      1.376 r
  U0_BANK_TOP/vACC_1_reg_7__1_/D (DFFRHQX4MTR)           0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_136_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U8382/Y (INVX4MTR)                                     0.041      0.466 f
  U10856/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3217/Y (OAI2B1X1MTR)                                  0.057      0.557 f
  U13136/Y (NAND3BX2MTR)                                 0.192      0.748 f
  U3292/Y (INVX2MTR)                                     0.097      0.846 r
  U9682/Y (AND3X2MTR)                                    0.122      0.968 r
  U7637/Y (AND2X4MTR)                                    0.112      1.080 r
  U997/Y (AOI21X4MTR)                                    0.037      1.117 f
  U2741/Y (CLKNAND2X2MTR)                                0.045      1.162 r
  U4263/Y (NAND3BX2MTR)                                  0.088      1.250 r
  U15672/Y (AND2X1MTR)                                   0.088      1.338 r
  PIM_result_reg_136_/D (DFFRQX4MTR)                     0.000      1.338 r
  data arrival time                                                 1.338

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_136_/CK (DFFRQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.338
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_392_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U8382/Y (INVX4MTR)                                     0.041      0.466 f
  U10856/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3217/Y (OAI2B1X1MTR)                                  0.057      0.557 f
  U13136/Y (NAND3BX2MTR)                                 0.192      0.748 f
  U3292/Y (INVX2MTR)                                     0.097      0.846 r
  U9682/Y (AND3X2MTR)                                    0.122      0.968 r
  U7637/Y (AND2X4MTR)                                    0.112      1.080 r
  U997/Y (AOI21X4MTR)                                    0.037      1.117 f
  U2741/Y (CLKNAND2X2MTR)                                0.045      1.162 r
  U4263/Y (NAND3BX2MTR)                                  0.088      1.250 r
  U15603/Y (AND2X1MTR)                                   0.088      1.338 r
  PIM_result_reg_392_/D (DFFRQX4MTR)                     0.000      1.338 r
  data arrival time                                                 1.338

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_392_/CK (DFFRQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.338
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U1717/Y (INVX12MTR)                                    0.034      0.376 f
  U7920/Y (NAND2X2MTR)                                   0.038      0.414 r
  U1040/Y (NOR2X1MTR)                                    0.052      0.466 f
  U5467/Y (NOR2X4MTR)                                    0.076      0.542 r
  U872/Y (NAND3X6MTR)                                    0.084      0.626 f
  U3972/Y (NOR2X4MTR)                                    0.098      0.725 r
  U5486/Y (OAI21X6MTR)                                   0.078      0.803 f
  U9844/Y (AOI21X8MTR)                                   0.092      0.894 r
  U8814/Y (NAND2X8MTR)                                   0.070      0.965 f
  U1569/Y (NAND2X6MTR)                                   0.043      1.008 r
  U2743/Y (NAND2X8MTR)                                   0.060      1.068 f
  U10220/Y (NAND2X12MTR)                                 0.051      1.118 r
  U1404/Y (NAND2X2MTR)                                   0.098      1.216 f
  U2674/Y (NAND2BX2MTR)                                  0.125      1.341 f
  U16204/Y (OAI21X2MTR)                                  0.037      1.378 r
  U0_BANK_TOP/vACC_2_reg_2__9_/D (DFFRHQX2MTR)           0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U8534/Y (BUFX24MTR)                                    0.077      0.400 f
  U1193/Y (INVX10MTR)                                    0.042      0.442 r
  U4661/Y (AOI21X4MTR)                                   0.048      0.490 f
  U4653/Y (NAND3X3MTR)                                   0.044      0.534 r
  U2003/Y (NAND2BX4MTR)                                  0.051      0.585 f
  U2002/Y (INVX4MTR)                                     0.042      0.627 r
  U690/Y (NAND2X2MTR)                                    0.072      0.699 f
  U13161/Y (OAI21X6MTR)                                  0.089      0.788 r
  U8682/Y (AOI21X6MTR)                                   0.063      0.851 f
  U397/Y (OA21X4MTR)                                     0.153      1.004 f
  U1763/Y (NAND2X6MTR)                                   0.046      1.050 r
  U254/Y (NAND2X2MTR)                                    0.069      1.119 f
  U1548/Y (NAND3X8MTR)                                   0.068      1.187 r
  U6109/Y (CLKNAND2X4MTR)                                0.046      1.233 f
  U4811/Y (CLKNAND2X4MTR)                                0.038      1.271 r
  U7183/Y (INVX4MTR)                                     0.038      1.308 f
  U5248/Y (NOR4X2MTR)                                    0.065      1.374 r
  U0_BANK_TOP/detect_pos_edge_reg_3_/D (DFFRHQX2MTR)     0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_3_/CK (DFFRHQX2MTR)    0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U3499/Y (NAND2X4MTR)                                   0.032      0.421 r
  U8483/Y (INVX2MTR)                                     0.029      0.450 f
  U10774/Y (NOR3X4MTR)                                   0.104      0.554 r
  U10180/Y (OAI21X6MTR)                                  0.076      0.630 f
  U6121/Y (NOR2X4MTR)                                    0.069      0.700 r
  U4361/Y (NOR2X3MTR)                                    0.040      0.740 f
  U4349/Y (NOR2BX4MTR)                                   0.068      0.808 r
  U10212/Y (NAND2X6MTR)                                  0.059      0.868 f
  U2037/Y (NAND2X8MTR)                                   0.046      0.913 r
  U6670/Y (CLKNAND2X8MTR)                                0.055      0.968 f
  U10462/Y (AOI21X2MTR)                                  0.088      1.056 r
  U13313/Y (XNOR2X2MTR)                                  0.093      1.149 r
  U8662/Y (OAI22X4MTR)                                   0.090      1.239 f
  U9377/Y (NOR2X4MTR)                                    0.079      1.318 r
  U2680/Y (OAI22X2MTR)                                   0.056      1.374 f
  U0_BANK_TOP/vACC_1_reg_7__11_/D (DFFRHQX1MTR)          0.000      1.374 f
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.180      0.180 f
  U4122/Y (NAND2X2MTR)                                   0.071      0.251 r
  U1205/Y (INVX2MTR)                                     0.046      0.297 f
  U4726/Y (AOI22X2MTR)                                   0.092      0.389 r
  U4700/Y (AND2X2MTR)                                    0.118      0.507 r
  U14410/Y (NAND3X4MTR)                                  0.088      0.595 f
  U12432/Y (INVX2MTR)                                    0.051      0.646 r
  U8985/Y (AND2X4MTR)                                    0.116      0.762 r
  U5992/Y (NOR2X6MTR)                                    0.040      0.803 f
  U11167/Y (AOI21X8MTR)                                  0.093      0.896 r
  U5889/Y (NAND2X3MTR)                                   0.062      0.958 f
  U2228/Y (AOI21X4MTR)                                   0.072      1.029 r
  U2550/Y (XNOR2X2MTR)                                   0.086      1.115 r
  U16046/Y (OAI22X4MTR)                                  0.085      1.200 f
  U13391/Y (NOR2X1MTR)                                   0.117      1.316 r
  U15862/Y (OAI22X2MTR)                                  0.069      1.385 f
  U0_BANK_TOP/vACC_3_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.180      0.180 f
  U4122/Y (NAND2X2MTR)                                   0.071      0.251 r
  U1205/Y (INVX2MTR)                                     0.046      0.297 f
  U4726/Y (AOI22X2MTR)                                   0.092      0.389 r
  U4700/Y (AND2X2MTR)                                    0.118      0.507 r
  U14410/Y (NAND3X4MTR)                                  0.088      0.595 f
  U12432/Y (INVX2MTR)                                    0.051      0.646 r
  U8985/Y (AND2X4MTR)                                    0.116      0.762 r
  U5992/Y (NOR2X6MTR)                                    0.040      0.803 f
  U11167/Y (AOI21X8MTR)                                  0.093      0.896 r
  U5889/Y (NAND2X3MTR)                                   0.062      0.958 f
  U2228/Y (AOI21X4MTR)                                   0.072      1.029 r
  U2550/Y (XNOR2X2MTR)                                   0.086      1.115 r
  U16046/Y (OAI22X4MTR)                                  0.085      1.200 f
  U13391/Y (NOR2X1MTR)                                   0.117      1.316 r
  U4242/Y (OAI22X2MTR)                                   0.069      1.385 f
  U0_BANK_TOP/vACC_1_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U10015/Y (INVX8MTR)                                    0.032      0.373 f
  U8826/Y (OAI2BB1X2MTR)                                 0.088      0.461 f
  U5675/Y (OAI21X4MTR)                                   0.076      0.537 r
  U1009/Y (NAND2X4MTR)                                   0.073      0.611 f
  U1382/Y (INVX3MTR)                                     0.053      0.664 r
  U8229/Y (INVX2MTR)                                     0.037      0.700 f
  U6563/Y (OAI21X4MTR)                                   0.082      0.782 r
  U11970/Y (OAI2BB1X4MTR)                                0.104      0.887 r
  U2939/Y (INVX4MTR)                                     0.035      0.922 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.964 r
  U15958/Y (OAI2BB1X4MTR)                                0.088      1.052 r
  U2485/Y (XNOR2X2MTR)                                   0.065      1.117 r
  U164/Y (NAND2X2MTR)                                    0.069      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.058      1.244 r
  U2650/Y (INVX2MTR)                                     0.067      1.311 f
  U2639/Y (OAI22X2MTR)                                   0.063      1.374 r
  U0_BANK_TOP/vACC_1_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_116_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U2253/Y (BUFX10MTR)                                    0.075      0.428 r
  U2251/Y (INVX8MTR)                                     0.032      0.460 f
  U662/Y (BUFX5MTR)                                      0.081      0.541 f
  U12381/Y (CLKNAND2X2MTR)                               0.043      0.584 r
  U9007/Y (NAND4X4MTR)                                   0.099      0.683 f
  U10764/Y (OR2X2MTR)                                    0.128      0.810 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.879 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.952 f
  U2950/Y (INVX2MTR)                                     0.061      1.013 r
  U14844/Y (AOI31X1MTR)                                  0.100      1.113 f
  U11717/Y (OAI211X2MTR)                                 0.112      1.225 r
  U11638/Y (AOI211X2MTR)                                 0.064      1.289 f
  U15564/Y (NOR2X1MTR)                                   0.069      1.358 r
  PIM_result_reg_116_/D (DFFRHQX1MTR)                    0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_116_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.146      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_244_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U2253/Y (BUFX10MTR)                                    0.075      0.428 r
  U2251/Y (INVX8MTR)                                     0.032      0.460 f
  U662/Y (BUFX5MTR)                                      0.081      0.541 f
  U12381/Y (CLKNAND2X2MTR)                               0.043      0.584 r
  U9007/Y (NAND4X4MTR)                                   0.099      0.683 f
  U10764/Y (OR2X2MTR)                                    0.128      0.810 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.879 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.952 f
  U2950/Y (INVX2MTR)                                     0.061      1.013 r
  U14844/Y (AOI31X1MTR)                                  0.100      1.113 f
  U11717/Y (OAI211X2MTR)                                 0.112      1.225 r
  U11638/Y (AOI211X2MTR)                                 0.064      1.289 f
  U15560/Y (NOR2X1MTR)                                   0.069      1.358 r
  PIM_result_reg_244_/D (DFFRHQX1MTR)                    0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_244_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.146      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_372_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U2253/Y (BUFX10MTR)                                    0.075      0.428 r
  U2251/Y (INVX8MTR)                                     0.032      0.460 f
  U662/Y (BUFX5MTR)                                      0.081      0.541 f
  U12381/Y (CLKNAND2X2MTR)                               0.043      0.584 r
  U9007/Y (NAND4X4MTR)                                   0.099      0.683 f
  U10764/Y (OR2X2MTR)                                    0.128      0.810 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.879 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.952 f
  U2950/Y (INVX2MTR)                                     0.061      1.013 r
  U14844/Y (AOI31X1MTR)                                  0.100      1.113 f
  U11717/Y (OAI211X2MTR)                                 0.112      1.225 r
  U11638/Y (AOI211X2MTR)                                 0.064      1.289 f
  U15555/Y (NOR2X1MTR)                                   0.069      1.358 r
  PIM_result_reg_372_/D (DFFRHQX1MTR)                    0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_372_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.146      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_500_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U2253/Y (BUFX10MTR)                                    0.075      0.428 r
  U2251/Y (INVX8MTR)                                     0.032      0.460 f
  U662/Y (BUFX5MTR)                                      0.081      0.541 f
  U12381/Y (CLKNAND2X2MTR)                               0.043      0.584 r
  U9007/Y (NAND4X4MTR)                                   0.099      0.683 f
  U10764/Y (OR2X2MTR)                                    0.128      0.810 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.879 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.952 f
  U2950/Y (INVX2MTR)                                     0.061      1.013 r
  U14844/Y (AOI31X1MTR)                                  0.100      1.113 f
  U11717/Y (OAI211X2MTR)                                 0.112      1.225 r
  U11638/Y (AOI211X2MTR)                                 0.064      1.289 f
  U15550/Y (NOR2X1MTR)                                   0.069      1.358 r
  PIM_result_reg_500_/D (DFFRHQX1MTR)                    0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_500_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.146      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U6318/Y (OAI2B11X4MTR)                                 0.110      1.313 r
  U17167/Y (OAI22X2MTR)                                  0.064      1.377 f
  U0_BANK_TOP/vACC_2_reg_5__16_/D (DFFRHQX1MTR)          0.000      1.377 f
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1251/Y (INVX4MTR)                                     0.051      0.410 r
  U11148/Y (CLKNAND2X2MTR)                               0.057      0.467 f
  U10886/Y (NAND4X4MTR)                                  0.055      0.523 r
  U11006/Y (NOR2BX4MTR)                                  0.103      0.626 r
  U8381/Y (NAND2X2MTR)                                   0.075      0.701 f
  U13664/Y (INVX1MTR)                                    0.048      0.749 r
  U10726/Y (OAI211X2MTR)                                 0.079      0.828 f
  U10634/Y (AOI21X1MTR)                                  0.074      0.902 r
  U2336/Y (OAI21X2MTR)                                   0.062      0.964 f
  U2308/Y (AOI21X3MTR)                                   0.076      1.039 r
  U10370/Y (OAI2BB1X4MTR)                                0.073      1.113 f
  U10054/Y (NAND3X12MTR)                                 0.064      1.177 r
  U5869/Y (CLKNAND2X8MTR)                                0.057      1.233 f
  U10237/Y (NAND2X4MTR)                                  0.067      1.300 r
  U8506/Y (OAI22X1MTR)                                   0.081      1.382 f
  U0_BANK_TOP/vACC_1_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U7907/Y (NAND2X2MTR)                                   0.050      0.469 f
  U6698/Y (NOR2X2MTR)                                    0.077      0.546 r
  U10111/Y (NOR2X4MTR)                                   0.047      0.594 f
  U7816/Y (NAND3X6MTR)                                   0.056      0.650 r
  U7371/Y (NOR2X6MTR)                                    0.047      0.696 f
  U5055/Y (NOR2X6MTR)                                    0.074      0.770 r
  U4373/Y (NAND3X6MTR)                                   0.077      0.846 f
  U6857/Y (OAI21X6MTR)                                   0.110      0.957 r
  U6861/Y (NAND3BX2MTR)                                  0.097      1.054 f
  U1337/Y (NAND3BX4MTR)                                  0.072      1.126 r
  U8847/Y (NAND3X8MTR)                                   0.077      1.203 f
  U6318/Y (OAI2B11X4MTR)                                 0.110      1.313 r
  U16014/Y (OAI22X2MTR)                                  0.064      1.377 f
  U0_BANK_TOP/vACC_3_reg_5__16_/D (DFFRHQX1MTR)          0.000      1.377 f
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4437/Y (CLKNAND2X8MTR)                                0.059      1.233 r
  U5064/Y (CLKNAND2X4MTR)                                0.068      1.301 f
  U17372/Y (OAI22X2MTR)                                  0.074      1.375 r
  U0_BANK_TOP/vACC_2_reg_1__11_/D (DFFRHQX4MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_83_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.502 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.600 f
  U3166/Y (INVX2MTR)                                     0.080      0.680 r
  U286/Y (BUFX2MTR)                                      0.130      0.810 r
  U14848/Y (OAI22X1MTR)                                  0.098      0.908 f
  U14847/Y (AOI211X1MTR)                                 0.123      1.031 r
  U13099/Y (OAI211X2MTR)                                 0.088      1.119 f
  U11975/Y (AOI211X2MTR)                                 0.186      1.305 r
  U15566/Y (NOR2X1MTR)                                   0.068      1.373 f
  PIM_result_reg_83_/D (DFFRHQX1MTR)                     0.000      1.373 f
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_83_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_211_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.502 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.600 f
  U3166/Y (INVX2MTR)                                     0.080      0.680 r
  U286/Y (BUFX2MTR)                                      0.130      0.810 r
  U14848/Y (OAI22X1MTR)                                  0.098      0.908 f
  U14847/Y (AOI211X1MTR)                                 0.123      1.031 r
  U13099/Y (OAI211X2MTR)                                 0.088      1.119 f
  U11975/Y (AOI211X2MTR)                                 0.186      1.305 r
  U15562/Y (NOR2X1MTR)                                   0.068      1.373 f
  PIM_result_reg_211_/D (DFFRHQX1MTR)                    0.000      1.373 f
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_211_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_339_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.502 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.600 f
  U3166/Y (INVX2MTR)                                     0.080      0.680 r
  U286/Y (BUFX2MTR)                                      0.130      0.810 r
  U14848/Y (OAI22X1MTR)                                  0.098      0.908 f
  U14847/Y (AOI211X1MTR)                                 0.123      1.031 r
  U13099/Y (OAI211X2MTR)                                 0.088      1.119 f
  U11975/Y (AOI211X2MTR)                                 0.186      1.305 r
  U15558/Y (NOR2X1MTR)                                   0.068      1.373 f
  PIM_result_reg_339_/D (DFFRHQX1MTR)                    0.000      1.373 f
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_339_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_467_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U12618/Y (INVX4MTR)                                    0.029      0.384 f
  U2218/Y (INVX4MTR)                                     0.046      0.430 r
  U3884/Y (INVX4MTR)                                     0.039      0.469 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.502 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.600 f
  U3166/Y (INVX2MTR)                                     0.080      0.680 r
  U286/Y (BUFX2MTR)                                      0.130      0.810 r
  U14848/Y (OAI22X1MTR)                                  0.098      0.908 f
  U14847/Y (AOI211X1MTR)                                 0.123      1.031 r
  U13099/Y (OAI211X2MTR)                                 0.088      1.119 f
  U11975/Y (AOI211X2MTR)                                 0.186      1.305 r
  U15553/Y (NOR2X1MTR)                                   0.068      1.373 f
  PIM_result_reg_467_/D (DFFRHQX1MTR)                    0.000      1.373 f
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_467_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U10235/Y (NOR2X2MTR)                                   0.043      0.385 f
  U2201/Y (NOR2X3MTR)                                    0.064      0.449 r
  U1486/Y (NAND3X4MTR)                                   0.068      0.517 f
  U2559/Y (CLKNAND2X4MTR)                                0.051      0.568 r
  U950/Y (NAND2X4MTR)                                    0.057      0.624 f
  U5476/Y (NOR2X6MTR)                                    0.075      0.700 r
  U5643/Y (OAI21X6MTR)                                   0.073      0.772 f
  U9129/Y (AOI21X8MTR)                                   0.081      0.854 r
  U1423/Y (OAI21X6MTR)                                   0.068      0.922 f
  U221/Y (XNOR2X1MTR)                                    0.113      1.035 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.153 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.211 f
  U5338/Y (NOR2X2MTR)                                    0.092      1.303 r
  U3697/Y (OAI22X1MTR)                                   0.077      1.380 f
  U0_BANK_TOP/vACC_2_reg_4__8_/D (DFFRQX4MTR)            0.000      1.380 f
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1231/Y (INVX14MTR)                                    0.033      0.402 f
  U6251/Y (OR2X2MTR)                                     0.090      0.492 f
  U11036/Y (CLKNAND2X2MTR)                               0.051      0.542 r
  U9652/Y (OAI21X6MTR)                                   0.055      0.597 f
  U2463/Y (NAND2X4MTR)                                   0.055      0.653 r
  U8812/Y (NOR2X4MTR)                                    0.033      0.686 f
  U8925/Y (NOR2X2MTR)                                    0.077      0.763 r
  U10012/Y (NAND2X4MTR)                                  0.056      0.818 f
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.861 r
  U16275/Y (NAND2X4MTR)                                  0.046      0.906 f
  U2133/Y (NAND2X8MTR)                                   0.050      0.956 r
  U5494/Y (NAND2X4MTR)                                   0.047      1.003 f
  U2732/Y (NAND2X6MTR)                                   0.055      1.058 r
  U243/Y (NAND2X8MTR)                                    0.044      1.102 f
  U6246/Y (NAND3X8MTR)                                   0.055      1.157 r
  U8440/Y (NAND2X1MTR)                                   0.065      1.222 f
  U10280/Y (NAND2X2MTR)                                  0.054      1.276 r
  U7579/Y (INVX3MTR)                                     0.042      1.318 f
  U9316/Y (OAI22X2MTR)                                   0.054      1.372 r
  U0_BANK_TOP/vACC_3_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U16012/Y (NAND2X2MTR)                                  0.038      0.409 r
  U1669/Y (OAI2B11X4MTR)                                 0.061      0.470 f
  U1668/Y (OAI2B1X4MTR)                                  0.076      0.546 r
  U668/Y (CLKNAND2X4MTR)                                 0.064      0.610 f
  U8980/Y (INVX4MTR)                                     0.052      0.662 r
  U770/Y (NAND2X4MTR)                                    0.052      0.714 f
  U7145/Y (CLKNAND2X2MTR)                                0.055      0.769 r
  U10664/Y (NAND2BX4MTR)                                 0.065      0.834 f
  U1591/Y (NOR2X8MTR)                                    0.076      0.909 r
  U7195/Y (NAND2X8MTR)                                   0.056      0.965 f
  U5883/Y (XNOR2X1MTR)                                   0.078      1.043 f
  U16604/Y (AOI22X2MTR)                                  0.109      1.153 r
  U2704/Y (NAND2X2MTR)                                   0.084      1.237 f
  U2689/Y (AOI21X4MTR)                                   0.106      1.343 r
  U16072/Y (OAI22X2MTR)                                  0.058      1.401 f
  U0_BANK_TOP/vACC_2_reg_0__0_/D (DFFRHQX4MTR)           0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U12675/Y (NAND2X2MTR)                                  0.067      0.486 f
  U2369/Y (OAI211X8MTR)                                  0.056      0.542 r
  U6167/Y (NAND2X4MTR)                                   0.061      0.603 f
  U3297/Y (INVX4MTR)                                     0.047      0.651 r
  U10833/Y (NAND2X2MTR)                                  0.060      0.710 f
  U3082/Y (OAI21X2MTR)                                   0.112      0.822 r
  U7932/Y (AOI21X1MTR)                                   0.093      0.915 f
  U2941/Y (OAI21X2MTR)                                   0.052      0.967 r
  U362/Y (INVX2MTR)                                      0.052      1.019 f
  U4846/Y (NAND2X6MTR)                                   0.051      1.071 r
  U8360/Y (NAND2X1MTR)                                   0.066      1.137 f
  U76/Y (XNOR2X1MTR)                                     0.110      1.247 f
  U15302/Y (OAI22X1MTR)                                  0.074      1.321 r
  U0_BANK_TOP/vACC_2_reg_0__17_/D (DFFRQX4MTR)           0.000      1.321 r
  data arrival time                                                 1.321

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__17_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.321
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U10083/Y (INVX8MTR)                                    0.069      0.339 r
  U11636/Y (BUFX8MTR)                                    0.080      0.419 r
  U12675/Y (NAND2X2MTR)                                  0.067      0.486 f
  U2369/Y (OAI211X8MTR)                                  0.056      0.542 r
  U6167/Y (NAND2X4MTR)                                   0.061      0.603 f
  U3297/Y (INVX4MTR)                                     0.047      0.651 r
  U10833/Y (NAND2X2MTR)                                  0.060      0.710 f
  U3082/Y (OAI21X2MTR)                                   0.112      0.822 r
  U7932/Y (AOI21X1MTR)                                   0.093      0.915 f
  U2941/Y (OAI21X2MTR)                                   0.052      0.967 r
  U362/Y (INVX2MTR)                                      0.052      1.019 f
  U4846/Y (NAND2X6MTR)                                   0.051      1.071 r
  U8360/Y (NAND2X1MTR)                                   0.066      1.137 f
  U76/Y (XNOR2X1MTR)                                     0.110      1.247 f
  U6368/Y (OAI22X1MTR)                                   0.074      1.321 r
  U0_BANK_TOP/vACC_1_reg_0__17_/D (DFFRQX4MTR)           0.000      1.321 r
  data arrival time                                                 1.321

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__17_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.321
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U7020/Y (INVX12MTR)                                    0.030      0.367 f
  U7544/Y (AOI22X1MTR)                                   0.079      0.446 r
  U9087/Y (OAI2BB1X2MTR)                                 0.060      0.505 f
  U2472/Y (NOR2X3MTR)                                    0.069      0.574 r
  U2019/Y (NAND2X6MTR)                                   0.063      0.637 f
  U2017/Y (NOR2X6MTR)                                    0.083      0.720 r
  U660/Y (OAI21X4MTR)                                    0.077      0.797 f
  U8992/Y (AOI21X8MTR)                                   0.073      0.870 r
  U1481/Y (OAI21X6MTR)                                   0.068      0.938 f
  U1699/Y (NAND2X4MTR)                                   0.048      0.986 r
  U1763/Y (NAND2X6MTR)                                   0.053      1.039 f
  U2134/Y (CLKNAND2X8MTR)                                0.040      1.079 r
  U6735/Y (INVX6MTR)                                     0.049      1.128 f
  U13561/Y (INVX6MTR)                                    0.058      1.186 r
  U11147/Y (CLKNAND2X4MTR)                               0.068      1.254 f
  U2666/Y (OAI22X1MTR)                                   0.069      1.323 r
  U0_BANK_TOP/vACC_2_reg_3__10_/D (DFFRQX1MTR)           0.000      1.323 r
  data arrival time                                                 1.323

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__10_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.180      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.323
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1211/Y (NAND2X1MTR)                                   0.059      0.427 f
  U1181/Y (NAND2X2MTR)                                   0.059      0.487 r
  U1063/Y (INVX2MTR)                                     0.040      0.527 f
  U1948/Y (NAND2X4MTR)                                   0.040      0.567 r
  U8325/Y (NAND2X8MTR)                                   0.056      0.624 f
  U1949/Y (AND2X8MTR)                                    0.092      0.715 f
  U1950/Y (NOR2X6MTR)                                    0.085      0.801 r
  U3131/Y (NAND2X4MTR)                                   0.061      0.861 f
  U455/Y (INVX4MTR)                                      0.050      0.911 r
  U2823/Y (NOR2BX2MTR)                                   0.092      1.003 r
  U10700/Y (CLKNAND2X2MTR)                               0.047      1.050 f
  U4276/Y (NAND3X2MTR)                                   0.054      1.104 r
  U233/Y (NAND3X6MTR)                                    0.081      1.186 f
  U10260/Y (NAND2X2MTR)                                  0.060      1.246 r
  U1315/Y (CLKNAND2X4MTR)                                0.045      1.291 f
  U8618/Y (INVX4MTR)                                     0.049      1.340 r
  U17386/Y (OAI22X2MTR)                                  0.046      1.386 f
  U0_BANK_TOP/vACC_0_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U1077/Y (OAI2B1X2MTR)                                  0.065      0.516 r
  U12523/Y (OAI21X2MTR)                                  0.076      0.591 f
  U1411/Y (CLKNAND2X4MTR)                                0.053      0.644 r
  U3720/Y (INVX4MTR)                                     0.041      0.685 f
  U7758/Y (NAND2X4MTR)                                   0.040      0.725 r
  U2138/Y (NAND2X3MTR)                                   0.077      0.802 f
  U6468/Y (NOR2X6MTR)                                    0.082      0.884 r
  U5751/Y (CLKNAND2X8MTR)                                0.063      0.948 f
  U8622/Y (NAND2X8MTR)                                   0.056      1.003 r
  U8095/Y (NAND2X2MTR)                                   0.044      1.047 f
  U238/Y (NAND2X2MTR)                                    0.054      1.102 r
  U16543/Y (XNOR2X8MTR)                                  0.082      1.184 r
  U1319/Y (OAI22X8MTR)                                   0.068      1.251 f
  U8022/Y (AOI21X4MTR)                                   0.092      1.343 r
  U17267/Y (OAI22X2MTR)                                  0.059      1.402 f
  U0_BANK_TOP/vACC_1_reg_7__9_/D (DFFRHQX4MTR)           0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_52_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U700/Y (INVX5MTR)                                      0.036      0.466 f
  U16529/Y (NAND2X2MTR)                                  0.041      0.507 r
  U16531/Y (NAND4X4MTR)                                  0.100      0.607 f
  U3165/Y (NOR2X4MTR)                                    0.087      0.694 r
  U7725/Y (CLKNAND2X4MTR)                                0.060      0.753 f
  U8877/Y (NOR2X4MTR)                                    0.078      0.831 r
  U8186/Y (CLKNAND2X4MTR)                                0.067      0.898 f
  U7658/Y (NOR2X4MTR)                                    0.066      0.965 r
  U2914/Y (NAND2X2MTR)                                   0.090      1.054 f
  U2335/Y (INVX4MTR)                                     0.059      1.113 r
  U9492/Y (INVX2MTR)                                     0.044      1.157 f
  U8103/Y (NOR2X2MTR)                                    0.053      1.210 r
  U9432/Y (NOR4X1MTR)                                    0.080      1.290 f
  U15276/Y (NOR2X1MTR)                                   0.068      1.358 r
  PIM_result_reg_52_/D (DFFRHQX1MTR)                     0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_52_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_180_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U700/Y (INVX5MTR)                                      0.036      0.466 f
  U16529/Y (NAND2X2MTR)                                  0.041      0.507 r
  U16531/Y (NAND4X4MTR)                                  0.100      0.607 f
  U3165/Y (NOR2X4MTR)                                    0.087      0.694 r
  U7725/Y (CLKNAND2X4MTR)                                0.060      0.753 f
  U8877/Y (NOR2X4MTR)                                    0.078      0.831 r
  U8186/Y (CLKNAND2X4MTR)                                0.067      0.898 f
  U7658/Y (NOR2X4MTR)                                    0.066      0.965 r
  U2914/Y (NAND2X2MTR)                                   0.090      1.054 f
  U2335/Y (INVX4MTR)                                     0.059      1.113 r
  U9492/Y (INVX2MTR)                                     0.044      1.157 f
  U8103/Y (NOR2X2MTR)                                    0.053      1.210 r
  U9432/Y (NOR4X1MTR)                                    0.080      1.290 f
  U15663/Y (NOR2X1MTR)                                   0.068      1.358 r
  PIM_result_reg_180_/D (DFFRHQX1MTR)                    0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_180_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_308_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U700/Y (INVX5MTR)                                      0.036      0.466 f
  U16529/Y (NAND2X2MTR)                                  0.041      0.507 r
  U16531/Y (NAND4X4MTR)                                  0.100      0.607 f
  U3165/Y (NOR2X4MTR)                                    0.087      0.694 r
  U7725/Y (CLKNAND2X4MTR)                                0.060      0.753 f
  U8877/Y (NOR2X4MTR)                                    0.078      0.831 r
  U8186/Y (CLKNAND2X4MTR)                                0.067      0.898 f
  U7658/Y (NOR2X4MTR)                                    0.066      0.965 r
  U2914/Y (NAND2X2MTR)                                   0.090      1.054 f
  U2335/Y (INVX4MTR)                                     0.059      1.113 r
  U9492/Y (INVX2MTR)                                     0.044      1.157 f
  U8103/Y (NOR2X2MTR)                                    0.053      1.210 r
  U9432/Y (NOR4X1MTR)                                    0.080      1.290 f
  U15626/Y (NOR2X1MTR)                                   0.068      1.358 r
  PIM_result_reg_308_/D (DFFRHQX1MTR)                    0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_308_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_436_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U700/Y (INVX5MTR)                                      0.036      0.466 f
  U16529/Y (NAND2X2MTR)                                  0.041      0.507 r
  U16531/Y (NAND4X4MTR)                                  0.100      0.607 f
  U3165/Y (NOR2X4MTR)                                    0.087      0.694 r
  U7725/Y (CLKNAND2X4MTR)                                0.060      0.753 f
  U8877/Y (NOR2X4MTR)                                    0.078      0.831 r
  U8186/Y (CLKNAND2X4MTR)                                0.067      0.898 f
  U7658/Y (NOR2X4MTR)                                    0.066      0.965 r
  U2914/Y (NAND2X2MTR)                                   0.090      1.054 f
  U2335/Y (INVX4MTR)                                     0.059      1.113 r
  U9492/Y (INVX2MTR)                                     0.044      1.157 f
  U8103/Y (NOR2X2MTR)                                    0.053      1.210 r
  U9432/Y (NOR4X1MTR)                                    0.080      1.290 f
  U15593/Y (NOR2X1MTR)                                   0.068      1.358 r
  PIM_result_reg_436_/D (DFFRHQX1MTR)                    0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_436_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U6871/Y (OAI21X2MTR)                                   0.080      0.957 f
  U8839/Y (AOI21X2MTR)                                   0.089      1.046 r
  U231/Y (XNOR2X1MTR)                                    0.092      1.138 r
  U6177/Y (NAND2X3MTR)                                   0.071      1.209 f
  U5957/Y (NAND3X4MTR)                                   0.060      1.269 r
  U18876/Y (OAI2B2X2MTR)                                 0.104      1.373 r
  U0_BANK_TOP/vACC_2_reg_5__14_/D (DFFRHQX2MTR)          0.000      1.373 r
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_227_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U2151/Y (INVX8MTR)                                     0.035      0.233 r
  U11225/Y (NAND2X5MTR)                                  0.042      0.276 f
  U12732/Y (NAND2X8MTR)                                  0.050      0.326 r
  U6248/Y (BUFX16MTR)                                    0.074      0.400 r
  U4091/Y (INVX4MTR)                                     0.042      0.442 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.488 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.620 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.746 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.828 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.896 r
  U8265/Y (NAND2X1MTR)                                   0.087      0.983 f
  U4351/Y (INVX1MTR)                                     0.052      1.035 r
  U17055/Y (NAND2X2MTR)                                  0.063      1.099 f
  U13796/Y (OAI22X1MTR)                                  0.079      1.178 r
  U102/Y (NOR4X1MTR)                                     0.090      1.268 f
  U15646/Y (NOR2X1MTR)                                   0.062      1.330 r
  PIM_result_reg_227_/D (DFFRQX1MTR)                     0.000      1.330 r
  data arrival time                                                 1.330

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_227_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.173      1.342
  data required time                                                1.342
  --------------------------------------------------------------------------
  data required time                                                1.342
  data arrival time                                                -1.330
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U7014/Y (INVX12MTR)                                    0.045      0.424 r
  U5285/Y (INVX12MTR)                                    0.026      0.451 f
  U1077/Y (OAI2B1X2MTR)                                  0.065      0.516 r
  U12523/Y (OAI21X2MTR)                                  0.076      0.591 f
  U1411/Y (CLKNAND2X4MTR)                                0.053      0.644 r
  U3720/Y (INVX4MTR)                                     0.041      0.685 f
  U7758/Y (NAND2X4MTR)                                   0.040      0.725 r
  U2138/Y (NAND2X3MTR)                                   0.077      0.802 f
  U6468/Y (NOR2X6MTR)                                    0.082      0.884 r
  U5751/Y (CLKNAND2X8MTR)                                0.063      0.948 f
  U8622/Y (NAND2X8MTR)                                   0.056      1.003 r
  U8095/Y (NAND2X2MTR)                                   0.044      1.047 f
  U238/Y (NAND2X2MTR)                                    0.054      1.102 r
  U16543/Y (XNOR2X8MTR)                                  0.082      1.184 r
  U1319/Y (OAI22X8MTR)                                   0.068      1.251 f
  U8022/Y (AOI21X4MTR)                                   0.092      1.343 r
  U17197/Y (OAI22X2MTR)                                  0.059      1.402 f
  U0_BANK_TOP/vACC_2_reg_7__9_/D (DFFRHQX4MTR)           0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7938/Y (NOR2BX4MTR)                                   0.034      0.376 f
  U5971/Y (INVX3MTR)                                     0.030      0.406 r
  U1984/Y (CLKNAND2X4MTR)                                0.038      0.445 f
  U4412/Y (NOR2X4MTR)                                    0.049      0.494 r
  U3573/Y (CLKNAND2X4MTR)                                0.051      0.545 f
  U4265/Y (NAND2X4MTR)                                   0.042      0.587 r
  U4832/Y (NAND2X6MTR)                                   0.052      0.640 f
  U9442/Y (INVX4MTR)                                     0.045      0.685 r
  U4804/Y (NAND2X8MTR)                                   0.046      0.732 f
  U5606/Y (AOI21X4MTR)                                   0.082      0.814 r
  U11875/Y (OA21X8MTR)                                   0.112      0.925 r
  U4298/Y (NAND2X12MTR)                                  0.053      0.978 f
  U1370/Y (NAND2X2MTR)                                   0.045      1.023 r
  U2263/Y (CLKNAND2X4MTR)                                0.045      1.068 f
  U16105/Y (NAND3BX4MTR)                                 0.040      1.108 r
  U9547/Y (OAI2B1X2MTR)                                  0.053      1.161 f
  U2615/Y (AOI21X4MTR)                                   0.085      1.246 r
  U11133/Y (BUFX4MTR)                                    0.091      1.337 r
  U13324/Y (OAI22X1MTR)                                  0.059      1.396 f
  U0_BANK_TOP/vACC_3_reg_1__9_/D (DFFRHQX4MTR)           0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1211/Y (NAND2X1MTR)                                   0.059      0.427 f
  U1181/Y (NAND2X2MTR)                                   0.059      0.487 r
  U1063/Y (INVX2MTR)                                     0.040      0.527 f
  U1948/Y (NAND2X4MTR)                                   0.040      0.567 r
  U8325/Y (NAND2X8MTR)                                   0.056      0.624 f
  U1949/Y (AND2X8MTR)                                    0.092      0.715 f
  U1950/Y (NOR2X6MTR)                                    0.085      0.801 r
  U3131/Y (NAND2X4MTR)                                   0.061      0.861 f
  U455/Y (INVX4MTR)                                      0.050      0.911 r
  U2823/Y (NOR2BX2MTR)                                   0.092      1.003 r
  U10700/Y (CLKNAND2X2MTR)                               0.047      1.050 f
  U4276/Y (NAND3X2MTR)                                   0.054      1.104 r
  U233/Y (NAND3X6MTR)                                    0.081      1.186 f
  U10260/Y (NAND2X2MTR)                                  0.060      1.246 r
  U1315/Y (CLKNAND2X4MTR)                                0.045      1.291 f
  U8618/Y (INVX4MTR)                                     0.049      1.340 r
  U17389/Y (OAI22X2MTR)                                  0.046      1.386 f
  U0_BANK_TOP/vACC_2_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U16174/Y (CLKNAND2X16MTR)                              0.072      0.285 r
  U1611/Y (INVX14MTR)                                    0.052      0.337 f
  U1173/Y (INVX8MTR)                                     0.035      0.372 r
  U7580/Y (INVX2MTR)                                     0.027      0.399 f
  U7573/Y (INVX1MTR)                                     0.027      0.426 r
  U11179/Y (NAND2X2MTR)                                  0.044      0.470 f
  U11063/Y (NOR2X2MTR)                                   0.083      0.553 r
  U16635/Y (OAI21X2MTR)                                  0.072      0.626 f
  U8307/Y (AOI21X1MTR)                                   0.078      0.704 r
  U7348/Y (OAI21X2MTR)                                   0.059      0.764 f
  U510/Y (XNOR2X1MTR)                                    0.087      0.851 f
  U11737/Y (NOR2X4MTR)                                   0.092      0.943 r
  U10605/Y (NAND2X2MTR)                                  0.073      1.016 f
  U9640/Y (INVX2MTR)                                     0.052      1.068 r
  U9585/Y (OR2X2MTR)                                     0.085      1.153 r
  U9530/Y (NAND2X4MTR)                                   0.047      1.200 f
  U8711/Y (OAI21X3MTR)                                   0.041      1.241 r
  U13521/Y (NAND3X2MTR)                                  0.078      1.319 f
  U13396/Y (INVX1MTR)                                    0.050      1.369 r
  U10305/Y (NOR2X2MTR)                                   0.031      1.401 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U9448/Y (OAI21X8MTR)                                   0.087      0.962 r
  U10172/Y (AOI21X8MTR)                                  0.065      1.026 f
  U5890/Y (INVX4MTR)                                     0.039      1.065 r
  U9508/Y (NAND2X6MTR)                                   0.047      1.112 f
  U200/Y (INVX4MTR)                                      0.040      1.152 r
  U4842/Y (NAND2X2MTR)                                   0.051      1.204 f
  U6375/Y (XNOR2X2MTR)                                   0.105      1.309 r
  U17027/Y (OAI22X2MTR)                                  0.074      1.382 f
  U0_BANK_TOP/vACC_3_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U9448/Y (OAI21X8MTR)                                   0.087      0.962 r
  U10172/Y (AOI21X8MTR)                                  0.065      1.026 f
  U5890/Y (INVX4MTR)                                     0.039      1.065 r
  U9508/Y (NAND2X6MTR)                                   0.047      1.112 f
  U200/Y (INVX4MTR)                                      0.040      1.152 r
  U4842/Y (NAND2X2MTR)                                   0.051      1.204 f
  U6375/Y (XNOR2X2MTR)                                   0.105      1.309 r
  U17056/Y (OAI22X2MTR)                                  0.074      1.382 f
  U0_BANK_TOP/vACC_1_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_264_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U8382/Y (INVX4MTR)                                     0.041      0.466 f
  U10856/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3217/Y (OAI2B1X1MTR)                                  0.057      0.557 f
  U13136/Y (NAND3BX2MTR)                                 0.192      0.748 f
  U3292/Y (INVX2MTR)                                     0.097      0.846 r
  U9682/Y (AND3X2MTR)                                    0.122      0.968 r
  U7637/Y (AND2X4MTR)                                    0.112      1.080 r
  U997/Y (AOI21X4MTR)                                    0.037      1.117 f
  U2741/Y (CLKNAND2X2MTR)                                0.045      1.162 r
  U4263/Y (NAND3BX2MTR)                                  0.088      1.250 r
  U15637/Y (AND2X1MTR)                                   0.088      1.338 r
  PIM_result_reg_264_/D (DFFRQX1MTR)                     0.000      1.338 r
  data arrival time                                                 1.338

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_264_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.338
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U1030/Y (INVX4MTR)                                     0.035      0.685 f
  U902/Y (NAND2X2MTR)                                    0.048      0.733 r
  U8194/Y (NAND3X4MTR)                                   0.058      0.791 f
  U10628/Y (NOR2BX4MTR)                                  0.077      0.868 r
  U8795/Y (NAND2X6MTR)                                   0.067      0.935 f
  U9012/Y (NAND2X8MTR)                                   0.053      0.988 r
  U8042/Y (XNOR2X1MTR)                                   0.076      1.064 r
  U11641/Y (OAI2BB2X2MTR)                                0.071      1.136 f
  U10346/Y (AOI2BB1X2MTR)                                0.086      1.222 r
  U9381/Y (INVX2MTR)                                     0.042      1.264 f
  U11468/Y (NOR2X3MTR)                                   0.078      1.342 r
  U15406/Y (OAI2BB2X2MTR)                                0.063      1.405 f
  U0_BANK_TOP/vACC_1_reg_3__8_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1231/Y (INVX14MTR)                                    0.033      0.402 f
  U6251/Y (OR2X2MTR)                                     0.090      0.492 f
  U11036/Y (CLKNAND2X2MTR)                               0.051      0.542 r
  U9652/Y (OAI21X6MTR)                                   0.055      0.597 f
  U2463/Y (NAND2X4MTR)                                   0.055      0.653 r
  U8812/Y (NOR2X4MTR)                                    0.033      0.686 f
  U8925/Y (NOR2X2MTR)                                    0.077      0.763 r
  U10012/Y (NAND2X4MTR)                                  0.056      0.818 f
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.861 r
  U16275/Y (NAND2X4MTR)                                  0.046      0.906 f
  U2133/Y (NAND2X8MTR)                                   0.050      0.956 r
  U5494/Y (NAND2X4MTR)                                   0.047      1.003 f
  U2732/Y (NAND2X6MTR)                                   0.055      1.058 r
  U243/Y (NAND2X8MTR)                                    0.044      1.102 f
  U6246/Y (NAND3X8MTR)                                   0.055      1.157 r
  U8440/Y (NAND2X1MTR)                                   0.065      1.222 f
  U10280/Y (NAND2X2MTR)                                  0.054      1.276 r
  U7579/Y (INVX3MTR)                                     0.042      1.318 f
  U6801/Y (OAI22X2MTR)                                   0.054      1.372 r
  U0_BANK_TOP/vACC_0_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U9485/Y (INVX20MTR)                                    0.061      0.323 r
  U1265/Y (INVX14MTR)                                    0.036      0.359 f
  U1235/Y (INVX6MTR)                                     0.042      0.401 r
  U1087/Y (AOI22X1MTR)                                   0.060      0.462 f
  U8424/Y (NAND3X2MTR)                                   0.068      0.530 r
  U7840/Y (NAND2X2MTR)                                   0.065      0.595 f
  U10036/Y (CLKNAND2X4MTR)                               0.060      0.655 r
  U9153/Y (NOR2X4MTR)                                    0.045      0.700 f
  U9715/Y (NOR2X8MTR)                                    0.072      0.772 r
  U6453/Y (INVX2MTR)                                     0.041      0.813 f
  U1796/Y (NOR2X4MTR)                                    0.073      0.886 r
  U1674/Y (NAND2X8MTR)                                   0.057      0.943 f
  U8814/Y (NAND2X8MTR)                                   0.049      0.992 r
  U1569/Y (NAND2X6MTR)                                   0.044      1.037 f
  U2743/Y (NAND2X8MTR)                                   0.055      1.091 r
  U10220/Y (NAND2X12MTR)                                 0.052      1.143 f
  U1410/Y (BUFX8MTR)                                     0.096      1.239 f
  U118/Y (NAND2X4MTR)                                    0.041      1.280 r
  U15449/Y (CLKNAND2X2MTR)                               0.039      1.319 f
  U8480/Y (OAI21X1MTR)                                   0.037      1.355 r
  U0_BANK_TOP/vACC_2_reg_2__8_/D (DFFRHQX1MTR)           0.000      1.355 r
  data arrival time                                                 1.355

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__8_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.147      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.355
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U16174/Y (CLKNAND2X16MTR)                              0.072      0.285 r
  U1611/Y (INVX14MTR)                                    0.052      0.337 f
  U994/Y (NOR2X6MTR)                                     0.078      0.415 r
  U12596/Y (NOR2BX8MTR)                                  0.103      0.518 r
  U10957/Y (XOR2X4MTR)                                   0.105      0.623 r
  U6995/Y (XOR2X8MTR)                                    0.104      0.727 r
  U11318/Y (XNOR2X8MTR)                                  0.096      0.823 r
  U1874/Y (XNOR2X8MTR)                                   0.096      0.919 r
  U6878/Y (NAND2BX8MTR)                                  0.090      1.009 r
  U11293/Y (AOI21X8MTR)                                  0.047      1.056 f
  U8656/Y (OAI21X6MTR)                                   0.085      1.141 r
  U16230/Y (OAI2BB1X2MTR)                                0.117      1.258 r
  U1731/Y (CLKNAND2X2MTR)                                0.045      1.303 f
  U70/Y (AOI21X2MTR)                                     0.077      1.380 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U11155/Y (NAND2X2MTR)                                  0.044      0.405 r
  U8945/Y (OAI2BB1X4MTR)                                 0.046      0.451 f
  U9369/Y (NAND2BX4MTR)                                  0.044      0.496 r
  U9366/Y (OAI211X8MTR)                                  0.067      0.563 f
  U3625/Y (INVX2MTR)                                     0.052      0.615 r
  U8961/Y (NAND2X2MTR)                                   0.061      0.677 f
  U3089/Y (INVX4MTR)                                     0.078      0.755 r
  U7875/Y (NAND2X1MTR)                                   0.067      0.822 f
  U2979/Y (AOI21X1MTR)                                   0.071      0.893 r
  U11864/Y (OAI21X2MTR)                                  0.065      0.957 f
  U2884/Y (NOR2X3MTR)                                    0.084      1.041 r
  U6774/Y (OAI21X6MTR)                                   0.053      1.094 f
  U1782/Y (NAND2X4MTR)                                   0.056      1.150 r
  U13335/Y (NOR2X12MTR)                                  0.039      1.189 f
  U10011/Y (INVX12MTR)                                   0.040      1.230 r
  U13863/Y (OAI21BX4MTR)                                 0.056      1.286 f
  U9306/Y (OAI22X2MTR)                                   0.065      1.351 r
  U0_BANK_TOP/vACC_0_reg_7__18_/D (DFFRHQX1MTR)          0.000      1.351 r
  data arrival time                                                 1.351

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__18_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.351
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U7004/Y (BUFX10MTR)                                    0.097      0.344 r
  U7325/Y (INVX8MTR)                                     0.045      0.389 f
  U1365/Y (CLKNAND2X4MTR)                                0.035      0.424 r
  U10368/Y (NAND4BX4MTR)                                 0.111      0.535 f
  U5695/Y (NAND2X4MTR)                                   0.071      0.606 r
  U5105/Y (NAND2X2MTR)                                   0.056      0.662 f
  U4681/Y (NAND2X3MTR)                                   0.061      0.722 r
  U4449/Y (OAI21X6MTR)                                   0.061      0.783 f
  U9646/Y (AOI21X8MTR)                                   0.094      0.877 r
  U6871/Y (OAI21X2MTR)                                   0.080      0.957 f
  U8839/Y (AOI21X2MTR)                                   0.089      1.046 r
  U231/Y (XNOR2X1MTR)                                    0.092      1.138 r
  U6177/Y (NAND2X3MTR)                                   0.071      1.209 f
  U5957/Y (NAND3X4MTR)                                   0.060      1.269 r
  U18878/Y (OAI2B2X2MTR)                                 0.104      1.373 r
  U0_BANK_TOP/vACC_3_reg_5__14_/D (DFFRHQX2MTR)          0.000      1.373 r
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U11155/Y (NAND2X2MTR)                                  0.044      0.405 r
  U8945/Y (OAI2BB1X4MTR)                                 0.046      0.451 f
  U9369/Y (NAND2BX4MTR)                                  0.044      0.496 r
  U9366/Y (OAI211X8MTR)                                  0.067      0.563 f
  U3625/Y (INVX2MTR)                                     0.052      0.615 r
  U8961/Y (NAND2X2MTR)                                   0.061      0.677 f
  U3089/Y (INVX4MTR)                                     0.078      0.755 r
  U7875/Y (NAND2X1MTR)                                   0.067      0.822 f
  U2979/Y (AOI21X1MTR)                                   0.071      0.893 r
  U11864/Y (OAI21X2MTR)                                  0.065      0.957 f
  U2884/Y (NOR2X3MTR)                                    0.084      1.041 r
  U6774/Y (OAI21X6MTR)                                   0.053      1.094 f
  U1782/Y (NAND2X4MTR)                                   0.056      1.150 r
  U13335/Y (NOR2X12MTR)                                  0.039      1.189 f
  U10011/Y (INVX12MTR)                                   0.040      1.230 r
  U13863/Y (OAI21BX4MTR)                                 0.056      1.286 f
  U10207/Y (OAI22X2MTR)                                  0.065      1.351 r
  U0_BANK_TOP/vACC_2_reg_7__18_/D (DFFRHQX1MTR)          0.000      1.351 r
  data arrival time                                                 1.351

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__18_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.351
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U10235/Y (NOR2X2MTR)                                   0.043      0.385 f
  U2201/Y (NOR2X3MTR)                                    0.064      0.449 r
  U1486/Y (NAND3X4MTR)                                   0.068      0.517 f
  U2559/Y (CLKNAND2X4MTR)                                0.051      0.568 r
  U950/Y (NAND2X4MTR)                                    0.057      0.624 f
  U5476/Y (NOR2X6MTR)                                    0.075      0.700 r
  U5643/Y (OAI21X6MTR)                                   0.073      0.772 f
  U9129/Y (AOI21X8MTR)                                   0.081      0.854 r
  U1423/Y (OAI21X6MTR)                                   0.068      0.922 f
  U221/Y (XNOR2X1MTR)                                    0.113      1.035 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.153 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.211 f
  U5338/Y (NOR2X2MTR)                                    0.092      1.303 r
  U3686/Y (OAI22X1MTR)                                   0.077      1.380 f
  U0_BANK_TOP/vACC_3_reg_4__8_/D (DFFRQX4MTR)            0.000      1.380 f
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/vecB_reg_103_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/vecB_reg_103_/CK (DFFRQX2MTR)              0.000 #    0.000 r
  U0_BANK_TOP/vecB_reg_103_/Q (DFFRQX2MTR)               0.242      0.242 f
  U16388/Y (NOR4X1MTR)                                   0.138      0.380 r
  U4637/Y (AOI21X1MTR)                                   0.093      0.473 f
  U2026/Y (AOI2BB1X4MTR)                                 0.141      0.614 f
  U7245/Y (AND2X1MTR)                                    0.103      0.717 f
  U16631/Y (CLKNAND2X2MTR)                               0.039      0.756 r
  U11239/Y (CLKNAND2X2MTR)                               0.040      0.796 f
  U11290/Y (XNOR2X2MTR)                                  0.086      0.882 r
  U7253/Y (NOR2BX8MTR)                                   0.108      0.990 r
  U4362/Y (OR2X4MTR)                                     0.083      1.073 r
  U4318/Y (NOR2BX4MTR)                                   0.075      1.148 r
  U1842/Y (MXI2X2MTR)                                    0.070      1.219 f
  U1841/Y (INVX4MTR)                                     0.046      1.265 r
  U1840/Y (NAND2BX4MTR)                                  0.043      1.308 f
  U6364/Y (NOR2X1MTR)                                    0.051      1.359 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX1MTR)
                                                         0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U2064/Y (INVX10MTR)                                    0.035      0.376 f
  U19473/Y (AOI21X2MTR)                                  0.079      0.455 r
  U7860/Y (NAND3X4MTR)                                   0.070      0.526 f
  U7015/Y (CLKNAND2X4MTR)                                0.056      0.582 r
  U947/Y (NAND2X4MTR)                                    0.057      0.639 f
  U10066/Y (INVX3MTR)                                    0.048      0.687 r
  U758/Y (NOR2X6MTR)                                     0.040      0.726 f
  U10039/Y (NOR2X8MTR)                                   0.072      0.798 r
  U10706/Y (NAND2X4MTR)                                  0.050      0.848 f
  U1338/Y (OAI21X6MTR)                                   0.101      0.949 r
  U5744/Y (AOI21X1MTR)                                   0.101      1.050 f
  U9467/Y (XNOR2X2MTR)                                   0.089      1.138 f
  U209/Y (CLKNAND2X2MTR)                                 0.049      1.187 r
  U9881/Y (NAND3X4MTR)                                   0.075      1.262 f
  U1513/Y (INVX2MTR)                                     0.066      1.328 r
  U4245/Y (OAI22X1MTR)                                   0.068      1.396 f
  U0_BANK_TOP/vACC_0_reg_4__13_/D (DFFRHQX4MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_262_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U355/Y (NOR2X6MTR)                                     0.085      0.928 r
  U8126/Y (CLKNAND2X4MTR)                                0.078      1.006 f
  U2811/Y (INVX2MTR)                                     0.051      1.057 r
  U14776/Y (AOI21X1MTR)                                  0.066      1.123 f
  U11658/Y (NOR2BX2MTR)                                  0.097      1.220 f
  U15118/Y (OAI211X2MTR)                                 0.043      1.263 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.322 f
  U15236/Y (NOR2X1MTR)                                   0.058      1.381 r
  PIM_result_reg_262_/D (DFFRHQX2MTR)                    0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_262_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_134_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U355/Y (NOR2X6MTR)                                     0.085      0.928 r
  U8126/Y (CLKNAND2X4MTR)                                0.078      1.006 f
  U2811/Y (INVX2MTR)                                     0.051      1.057 r
  U14776/Y (AOI21X1MTR)                                  0.066      1.123 f
  U11658/Y (NOR2BX2MTR)                                  0.097      1.220 f
  U15118/Y (OAI211X2MTR)                                 0.043      1.263 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.322 f
  U15237/Y (NOR2X1MTR)                                   0.058      1.381 r
  PIM_result_reg_134_/D (DFFRHQX2MTR)                    0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_134_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U355/Y (NOR2X6MTR)                                     0.085      0.928 r
  U8126/Y (CLKNAND2X4MTR)                                0.078      1.006 f
  U2811/Y (INVX2MTR)                                     0.051      1.057 r
  U14776/Y (AOI21X1MTR)                                  0.066      1.123 f
  U11658/Y (NOR2BX2MTR)                                  0.097      1.220 f
  U15118/Y (OAI211X2MTR)                                 0.043      1.263 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.322 f
  U15448/Y (NOR2X1MTR)                                   0.058      1.381 r
  PIM_result_reg_6_/D (DFFRHQX2MTR)                      0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_6_/CK (DFFRHQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_390_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.119      0.119 r
  U12893/Y (INVX4MTR)                                    0.026      0.144 f
  U1299/Y (NAND2X4MTR)                                   0.040      0.185 r
  U938/Y (INVX4MTR)                                      0.029      0.214 f
  U933/Y (NAND3X4MTR)                                    0.035      0.249 r
  U11136/Y (NAND2X4MTR)                                  0.052      0.301 f
  U11077/Y (INVX8MTR)                                    0.052      0.353 r
  U769/Y (BUFX14MTR)                                     0.072      0.425 r
  U3349/Y (INVX8MTR)                                     0.028      0.453 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.483 r
  U10793/Y (NAND2X2MTR)                                  0.048      0.531 f
  U3157/Y (AOI21X4MTR)                                   0.086      0.617 r
  U1535/Y (NAND2X3MTR)                                   0.068      0.685 f
  U442/Y (NOR2X6MTR)                                     0.078      0.763 r
  U7423/Y (NAND3X6MTR)                                   0.080      0.843 f
  U355/Y (NOR2X6MTR)                                     0.085      0.928 r
  U8126/Y (CLKNAND2X4MTR)                                0.078      1.006 f
  U2811/Y (INVX2MTR)                                     0.051      1.057 r
  U14776/Y (AOI21X1MTR)                                  0.066      1.123 f
  U11658/Y (NOR2BX2MTR)                                  0.097      1.220 f
  U15118/Y (OAI211X2MTR)                                 0.043      1.263 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.322 f
  U15235/Y (NOR2X1MTR)                                   0.058      1.381 r
  PIM_result_reg_390_/D (DFFRHQX2MTR)                    0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_390_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U11155/Y (NAND2X2MTR)                                  0.044      0.405 r
  U8945/Y (OAI2BB1X4MTR)                                 0.046      0.451 f
  U9369/Y (NAND2BX4MTR)                                  0.044      0.496 r
  U9366/Y (OAI211X8MTR)                                  0.067      0.563 f
  U3625/Y (INVX2MTR)                                     0.052      0.615 r
  U8961/Y (NAND2X2MTR)                                   0.061      0.677 f
  U3089/Y (INVX4MTR)                                     0.078      0.755 r
  U7875/Y (NAND2X1MTR)                                   0.067      0.822 f
  U2979/Y (AOI21X1MTR)                                   0.071      0.893 r
  U11864/Y (OAI21X2MTR)                                  0.065      0.957 f
  U2884/Y (NOR2X3MTR)                                    0.084      1.041 r
  U6774/Y (OAI21X6MTR)                                   0.053      1.094 f
  U1782/Y (NAND2X4MTR)                                   0.056      1.150 r
  U13335/Y (NOR2X12MTR)                                  0.039      1.189 f
  U10011/Y (INVX12MTR)                                   0.040      1.230 r
  U13863/Y (OAI21BX4MTR)                                 0.056      1.286 f
  U15900/Y (OAI22X2MTR)                                  0.065      1.351 r
  U0_BANK_TOP/vACC_1_reg_7__18_/D (DFFRHQX1MTR)          0.000      1.351 r
  data arrival time                                                 1.351

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__18_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.351
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U1298/Y (NAND3X12MTR)                                  0.101      0.262 f
  U1295/Y (INVX8MTR)                                     0.058      0.320 r
  U1292/Y (INVX10MTR)                                    0.039      0.359 f
  U7472/Y (INVX4MTR)                                     0.048      0.407 r
  U8496/Y (CLKNAND2X2MTR)                                0.058      0.464 f
  U9559/Y (NAND3X4MTR)                                   0.059      0.523 r
  U4620/Y (CLKNAND2X4MTR)                                0.043      0.566 f
  U7851/Y (INVX2MTR)                                     0.050      0.616 r
  U9013/Y (NAND2X2MTR)                                   0.077      0.693 f
  U664/Y (OAI21X4MTR)                                    0.088      0.781 r
  U619/Y (CLKNAND2X2MTR)                                 0.065      0.846 f
  U6047/Y (CLKNAND2X2MTR)                                0.056      0.902 r
  U7650/Y (NOR2BX4MTR)                                   0.089      0.991 r
  U8131/Y (NOR2X4MTR)                                    0.038      1.029 f
  U1354/Y (NAND2X8MTR)                                   0.046      1.076 r
  U1462/Y (CLKNAND2X12MTR)                               0.048      1.123 f
  U4666/Y (INVX6MTR)                                     0.062      1.185 r
  U2695/Y (AND2X1MTR)                                    0.087      1.273 r
  U1414/Y (AOI21X1MTR)                                   0.064      1.337 f
  U11369/Y (OAI2B1X1MTR)                                 0.043      1.380 r
  U0_BANK_TOP/vACC_3_reg_6__2_/D (DFFRHQX4MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1231/Y (INVX14MTR)                                    0.033      0.402 f
  U6251/Y (OR2X2MTR)                                     0.090      0.492 f
  U11036/Y (CLKNAND2X2MTR)                               0.051      0.542 r
  U9652/Y (OAI21X6MTR)                                   0.055      0.597 f
  U2463/Y (NAND2X4MTR)                                   0.055      0.653 r
  U8812/Y (NOR2X4MTR)                                    0.033      0.686 f
  U8925/Y (NOR2X2MTR)                                    0.077      0.763 r
  U10012/Y (NAND2X4MTR)                                  0.056      0.818 f
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.861 r
  U16275/Y (NAND2X4MTR)                                  0.046      0.906 f
  U2133/Y (NAND2X8MTR)                                   0.050      0.956 r
  U5494/Y (NAND2X4MTR)                                   0.047      1.003 f
  U2732/Y (NAND2X6MTR)                                   0.055      1.058 r
  U243/Y (NAND2X8MTR)                                    0.044      1.102 f
  U6246/Y (NAND3X8MTR)                                   0.055      1.157 r
  U8440/Y (NAND2X1MTR)                                   0.065      1.222 f
  U10280/Y (NAND2X2MTR)                                  0.054      1.276 r
  U7579/Y (INVX3MTR)                                     0.042      1.318 f
  U9314/Y (OAI22X2MTR)                                   0.054      1.372 r
  U0_BANK_TOP/vACC_2_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_182_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U1506/Y (INVX12MTR)                                    0.036      0.148 r
  U7308/Y (CLKNAND2X12MTR)                               0.051      0.199 f
  U7304/Y (CLKNAND2X8MTR)                                0.044      0.243 r
  U13057/Y (OAI22X8MTR)                                  0.056      0.299 f
  U9198/Y (INVX10MTR)                                    0.056      0.355 r
  U8477/Y (BUFX24MTR)                                    0.074      0.429 r
  U700/Y (INVX5MTR)                                      0.036      0.466 f
  U10929/Y (BUFX4MTR)                                    0.086      0.552 f
  U12517/Y (NAND2X2MTR)                                  0.043      0.595 r
  U810/Y (NAND4X4MTR)                                    0.097      0.692 f
  U10684/Y (NOR2X4MTR)                                   0.078      0.770 r
  U16092/Y (NAND3BX4MTR)                                 0.068      0.838 f
  U3068/Y (NAND2BX8MTR)                                  0.101      0.939 f
  U5901/Y (NOR2X2MTR)                                    0.085      1.024 r
  U7221/Y (OAI211X1MTR)                                  0.114      1.138 f
  U17131/Y (OAI211X1MTR)                                 0.070      1.208 r
  U17133/Y (AOI211X2MTR)                                 0.062      1.270 f
  U11550/Y (NOR2X1MTR)                                   0.060      1.330 r
  PIM_result_reg_182_/D (DFFRQX1MTR)                     0.000      1.330 r
  data arrival time                                                 1.330

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_182_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.172      1.343
  data required time                                                1.343
  --------------------------------------------------------------------------
  data required time                                                1.343
  data arrival time                                                -1.330
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U1030/Y (INVX4MTR)                                     0.035      0.685 f
  U902/Y (NAND2X2MTR)                                    0.048      0.733 r
  U8194/Y (NAND3X4MTR)                                   0.058      0.791 f
  U10628/Y (NOR2BX4MTR)                                  0.077      0.868 r
  U8795/Y (NAND2X6MTR)                                   0.067      0.935 f
  U8811/Y (NAND2X8MTR)                                   0.047      0.982 r
  U360/Y (INVX4MTR)                                      0.028      1.010 f
  U9210/Y (NAND2X4MTR)                                   0.032      1.042 r
  U364/Y (NAND2BX2MTR)                                   0.054      1.095 f
  U13194/Y (OAI2B11X4MTR)                                0.044      1.140 r
  U2390/Y (OAI2BB1X4MTR)                                 0.062      1.202 f
  U11104/Y (AOI2BB1X2MTR)                                0.102      1.303 r
  U8475/Y (OAI22X1MTR)                                   0.078      1.382 f
  U0_BANK_TOP/vACC_1_reg_3__11_/D (DFFRQX4MTR)           0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__11_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U16012/Y (NAND2X2MTR)                                  0.038      0.409 r
  U1669/Y (OAI2B11X4MTR)                                 0.061      0.470 f
  U1668/Y (OAI2B1X4MTR)                                  0.076      0.546 r
  U668/Y (CLKNAND2X4MTR)                                 0.064      0.610 f
  U8980/Y (INVX4MTR)                                     0.052      0.662 r
  U770/Y (NAND2X4MTR)                                    0.052      0.714 f
  U7145/Y (CLKNAND2X2MTR)                                0.055      0.769 r
  U10664/Y (NAND2BX4MTR)                                 0.065      0.834 f
  U1591/Y (NOR2X8MTR)                                    0.076      0.909 r
  U7195/Y (NAND2X8MTR)                                   0.056      0.965 f
  U5883/Y (XNOR2X1MTR)                                   0.078      1.043 f
  U16604/Y (AOI22X2MTR)                                  0.109      1.153 r
  U2704/Y (NAND2X2MTR)                                   0.084      1.237 f
  U2689/Y (AOI21X4MTR)                                   0.106      1.343 r
  U16071/Y (OAI22X2MTR)                                  0.058      1.401 f
  U0_BANK_TOP/vACC_3_reg_0__0_/D (DFFRHQX4MTR)           0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U10373/Y (INVX12MTR)                                   0.038      0.194 f
  U4123/Y (INVX16MTR)                                    0.045      0.240 r
  U11391/Y (CLKNAND2X16MTR)                              0.067      0.307 f
  U1793/Y (INVX14MTR)                                    0.066      0.373 r
  U11088/Y (CLKNAND2X16MTR)                              0.059      0.432 f
  U823/Y (NOR2X6MTR)                                     0.086      0.518 r
  U1269/Y (OAI2BB1X4MTR)                                 0.058      0.576 f
  U12513/Y (OAI2BB1X4MTR)                                0.047      0.623 r
  U1794/Y (XOR2X4MTR)                                    0.078      0.701 r
  U5967/Y (XOR2X4MTR)                                    0.112      0.813 r
  U6451/Y (XOR2X2MTR)                                    0.111      0.924 r
  U11849/Y (XOR2X4MTR)                                   0.117      1.041 r
  U7388/Y (NOR2X3MTR)                                    0.049      1.090 f
  U7378/Y (INVX1MTR)                                     0.037      1.127 r
  U7384/Y (INVX1MTR)                                     0.042      1.168 f
  U3744/Y (INVX1MTR)                                     0.036      1.204 r
  U10435/Y (CLKNAND2X2MTR)                               0.042      1.246 f
  U72/Y (XNOR2X1MTR)                                     0.071      1.317 f
  U7192/Y (NOR2X2MTR)                                    0.063      1.380 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U10235/Y (NOR2X2MTR)                                   0.043      0.385 f
  U2201/Y (NOR2X3MTR)                                    0.064      0.449 r
  U1486/Y (NAND3X4MTR)                                   0.068      0.517 f
  U2559/Y (CLKNAND2X4MTR)                                0.051      0.568 r
  U950/Y (NAND2X4MTR)                                    0.057      0.624 f
  U5476/Y (NOR2X6MTR)                                    0.075      0.700 r
  U5643/Y (OAI21X6MTR)                                   0.073      0.772 f
  U9129/Y (AOI21X8MTR)                                   0.081      0.854 r
  U1423/Y (OAI21X6MTR)                                   0.068      0.922 f
  U221/Y (XNOR2X1MTR)                                    0.113      1.035 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.153 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.211 f
  U5338/Y (NOR2X2MTR)                                    0.092      1.303 r
  U3687/Y (OAI22X1MTR)                                   0.077      1.380 f
  U0_BANK_TOP/vACC_0_reg_4__8_/D (DFFRQX4MTR)            0.000      1.380 f
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U10235/Y (NOR2X2MTR)                                   0.043      0.385 f
  U2201/Y (NOR2X3MTR)                                    0.064      0.449 r
  U1486/Y (NAND3X4MTR)                                   0.068      0.517 f
  U2559/Y (CLKNAND2X4MTR)                                0.051      0.568 r
  U950/Y (NAND2X4MTR)                                    0.057      0.624 f
  U5476/Y (NOR2X6MTR)                                    0.075      0.700 r
  U5643/Y (OAI21X6MTR)                                   0.073      0.772 f
  U9129/Y (AOI21X8MTR)                                   0.081      0.854 r
  U1423/Y (OAI21X6MTR)                                   0.068      0.922 f
  U221/Y (XNOR2X1MTR)                                    0.113      1.035 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.153 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.211 f
  U5338/Y (NOR2X2MTR)                                    0.092      1.303 r
  U3695/Y (OAI22X1MTR)                                   0.077      1.380 f
  U0_BANK_TOP/vACC_1_reg_4__8_/D (DFFRQX4MTR)            0.000      1.380 f
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U6994/Y (BUFX8MTR)                                     0.086      0.333 r
  U1752/Y (INVX6MTR)                                     0.042      0.375 f
  U7906/Y (AOI21X4MTR)                                   0.078      0.453 r
  U1999/Y (NAND3X4MTR)                                   0.065      0.518 f
  U7422/Y (NAND2X2MTR)                                   0.055      0.574 r
  U4572/Y (INVX2MTR)                                     0.047      0.621 f
  U8968/Y (NOR2X2MTR)                                    0.094      0.714 r
  U3049/Y (NOR2X2MTR)                                    0.066      0.780 f
  U3823/Y (NAND2X3MTR)                                   0.053      0.833 r
  U6437/Y (AOI2B1X2MTR)                                  0.033      0.867 f
  U414/Y (NOR2X2MTR)                                     0.090      0.956 r
  U2732/Y (NAND2X6MTR)                                   0.088      1.044 f
  U243/Y (NAND2X8MTR)                                    0.046      1.090 r
  U6246/Y (NAND3X8MTR)                                   0.084      1.174 f
  U4437/Y (CLKNAND2X8MTR)                                0.059      1.233 r
  U5336/Y (NAND2X4MTR)                                   0.066      1.299 f
  U2653/Y (OAI22X1MTR)                                   0.073      1.372 r
  U0_BANK_TOP/vACC_3_reg_1__15_/D (DFFRHQX2MTR)          0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U7938/Y (NOR2BX4MTR)                                   0.034      0.376 f
  U5971/Y (INVX3MTR)                                     0.030      0.406 r
  U1984/Y (CLKNAND2X4MTR)                                0.038      0.445 f
  U4412/Y (NOR2X4MTR)                                    0.049      0.494 r
  U3573/Y (CLKNAND2X4MTR)                                0.051      0.545 f
  U4265/Y (NAND2X4MTR)                                   0.042      0.587 r
  U4832/Y (NAND2X6MTR)                                   0.052      0.640 f
  U9442/Y (INVX4MTR)                                     0.045      0.685 r
  U4804/Y (NAND2X8MTR)                                   0.046      0.732 f
  U5606/Y (AOI21X4MTR)                                   0.082      0.814 r
  U11875/Y (OA21X8MTR)                                   0.112      0.925 r
  U4298/Y (NAND2X12MTR)                                  0.053      0.978 f
  U1370/Y (NAND2X2MTR)                                   0.045      1.023 r
  U2263/Y (CLKNAND2X4MTR)                                0.045      1.068 f
  U16105/Y (NAND3BX4MTR)                                 0.040      1.108 r
  U9547/Y (OAI2B1X2MTR)                                  0.053      1.161 f
  U2615/Y (AOI21X4MTR)                                   0.085      1.246 r
  U11133/Y (BUFX4MTR)                                    0.091      1.337 r
  U6002/Y (OAI22X1MTR)                                   0.059      1.396 f
  U0_BANK_TOP/vACC_2_reg_1__9_/D (DFFRHQX4MTR)           0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U16012/Y (NAND2X2MTR)                                  0.038      0.409 r
  U1669/Y (OAI2B11X4MTR)                                 0.061      0.470 f
  U1668/Y (OAI2B1X4MTR)                                  0.076      0.546 r
  U668/Y (CLKNAND2X4MTR)                                 0.064      0.610 f
  U8980/Y (INVX4MTR)                                     0.052      0.662 r
  U770/Y (NAND2X4MTR)                                    0.052      0.714 f
  U7145/Y (CLKNAND2X2MTR)                                0.055      0.769 r
  U10664/Y (NAND2BX4MTR)                                 0.065      0.834 f
  U1591/Y (NOR2X8MTR)                                    0.076      0.909 r
  U7195/Y (NAND2X8MTR)                                   0.056      0.965 f
  U5883/Y (XNOR2X1MTR)                                   0.078      1.043 f
  U16604/Y (AOI22X2MTR)                                  0.109      1.153 r
  U2704/Y (NAND2X2MTR)                                   0.084      1.237 f
  U2689/Y (AOI21X4MTR)                                   0.106      1.343 r
  U16070/Y (OAI22X2MTR)                                  0.058      1.401 f
  U0_BANK_TOP/vACC_0_reg_0__0_/D (DFFRHQX4MTR)           0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U11016/Y (BUFX14MTR)                                   0.089      0.336 r
  U10034/Y (INVX8MTR)                                    0.034      0.371 f
  U16012/Y (NAND2X2MTR)                                  0.038      0.409 r
  U1669/Y (OAI2B11X4MTR)                                 0.061      0.470 f
  U1668/Y (OAI2B1X4MTR)                                  0.076      0.546 r
  U668/Y (CLKNAND2X4MTR)                                 0.064      0.610 f
  U8980/Y (INVX4MTR)                                     0.052      0.662 r
  U770/Y (NAND2X4MTR)                                    0.052      0.714 f
  U7145/Y (CLKNAND2X2MTR)                                0.055      0.769 r
  U10664/Y (NAND2BX4MTR)                                 0.065      0.834 f
  U1591/Y (NOR2X8MTR)                                    0.076      0.909 r
  U7195/Y (NAND2X8MTR)                                   0.056      0.965 f
  U5883/Y (XNOR2X1MTR)                                   0.078      1.043 f
  U16604/Y (AOI22X2MTR)                                  0.109      1.153 r
  U2704/Y (NAND2X2MTR)                                   0.084      1.237 f
  U2689/Y (AOI21X4MTR)                                   0.106      1.343 r
  U16073/Y (OAI22X2MTR)                                  0.058      1.401 f
  U0_BANK_TOP/vACC_1_reg_0__0_/D (DFFRHQX4MTR)           0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U2612/Y (INVX12MTR)                                    0.039      0.151 r
  U12417/Y (CLKNAND2X16MTR)                              0.062      0.213 f
  U1488/Y (CLKNAND2X12MTR)                               0.054      0.267 r
  U4748/Y (INVX8MTR)                                     0.039      0.305 f
  U7110/Y (INVX4MTR)                                     0.041      0.346 r
  U13637/Y (NAND2X2MTR)                                  0.057      0.403 f
  U1098/Y (NOR2X3MTR)                                    0.085      0.487 r
  U987/Y (OAI21X4MTR)                                    0.070      0.557 f
  U986/Y (AOI21X4MTR)                                    0.099      0.656 r
  U13081/Y (XOR2X2MTR)                                   0.107      0.763 r
  U3437/Y (NAND2BX2MTR)                                  0.079      0.842 f
  U9501/Y (INVX3MTR)                                     0.057      0.899 r
  U2502/Y (XNOR2X2MTR)                                   0.081      0.980 r
  U1445/Y (INVX1MTR)                                     0.064      1.044 f
  U17105/Y (MXI2X2MTR)                                   0.093      1.137 r
  U16226/Y (CLKNAND2X2MTR)                               0.064      1.201 f
  U11621/Y (NAND3BX4MTR)                                 0.101      1.302 f
  U94/Y (NOR2X2MTR)                                      0.082      1.383 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX8MTR)
                                                         0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U10083/Y (INVX8MTR)                                    0.047      0.295 f
  U2585/Y (INVX14MTR)                                    0.046      0.341 r
  U2064/Y (INVX10MTR)                                    0.035      0.376 f
  U19473/Y (AOI21X2MTR)                                  0.079      0.455 r
  U7860/Y (NAND3X4MTR)                                   0.070      0.526 f
  U7015/Y (CLKNAND2X4MTR)                                0.056      0.582 r
  U947/Y (NAND2X4MTR)                                    0.057      0.639 f
  U10066/Y (INVX3MTR)                                    0.048      0.687 r
  U758/Y (NOR2X6MTR)                                     0.040      0.726 f
  U10039/Y (NOR2X8MTR)                                   0.072      0.798 r
  U10706/Y (NAND2X4MTR)                                  0.050      0.848 f
  U1338/Y (OAI21X6MTR)                                   0.101      0.949 r
  U5744/Y (AOI21X1MTR)                                   0.101      1.050 f
  U9467/Y (XNOR2X2MTR)                                   0.089      1.138 f
  U209/Y (CLKNAND2X2MTR)                                 0.049      1.187 r
  U9881/Y (NAND3X4MTR)                                   0.075      1.262 f
  U1513/Y (INVX2MTR)                                     0.066      1.328 r
  U4246/Y (OAI22X1MTR)                                   0.068      1.396 f
  U0_BANK_TOP/vACC_3_reg_4__13_/D (DFFRHQX4MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1252/Y (INVX8MTR)                                     0.032      0.400 f
  U1167/Y (INVX6MTR)                                     0.040      0.441 r
  U4137/Y (CLKNAND2X2MTR)                                0.044      0.485 f
  U8371/Y (NAND2X2MTR)                                   0.045      0.530 r
  U4624/Y (OAI21X4MTR)                                   0.058      0.589 f
  U1935/Y (NAND2X5MTR)                                   0.060      0.648 r
  U504/Y (NAND2X6MTR)                                    0.061      0.709 f
  U435/Y (OAI21X4MTR)                                    0.093      0.803 r
  U2932/Y (INVX2MTR)                                     0.047      0.850 f
  U9872/Y (OAI2BB1X4MTR)                                 0.039      0.889 r
  U8950/Y (NAND2X4MTR)                                   0.042      0.931 f
  U2911/Y (NAND2X6MTR)                                   0.044      0.975 r
  U1403/Y (AOI21X2MTR)                                   0.055      1.030 f
  U2368/Y (XNOR2X2MTR)                                   0.079      1.110 f
  U6968/Y (CLKNAND2X4MTR)                                0.046      1.156 r
  U13173/Y (NAND4X6MTR)                                  0.100      1.256 f
  U19201/Y (OAI2B2X2MTR)                                 0.130      1.386 f
  U0_BANK_TOP/vACC_0_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1231/Y (INVX14MTR)                                    0.033      0.402 f
  U6251/Y (OR2X2MTR)                                     0.090      0.492 f
  U11036/Y (CLKNAND2X2MTR)                               0.051      0.542 r
  U9652/Y (OAI21X6MTR)                                   0.055      0.597 f
  U2463/Y (NAND2X4MTR)                                   0.055      0.653 r
  U8812/Y (NOR2X4MTR)                                    0.033      0.686 f
  U8925/Y (NOR2X2MTR)                                    0.077      0.763 r
  U10012/Y (NAND2X4MTR)                                  0.056      0.818 f
  U5084/Y (CLKNAND2X4MTR)                                0.042      0.861 r
  U16275/Y (NAND2X4MTR)                                  0.046      0.906 f
  U2133/Y (NAND2X8MTR)                                   0.050      0.956 r
  U5494/Y (NAND2X4MTR)                                   0.047      1.003 f
  U2732/Y (NAND2X6MTR)                                   0.055      1.058 r
  U243/Y (NAND2X8MTR)                                    0.044      1.102 f
  U6246/Y (NAND3X8MTR)                                   0.055      1.157 r
  U8440/Y (NAND2X1MTR)                                   0.065      1.222 f
  U10280/Y (NAND2X2MTR)                                  0.054      1.276 r
  U7579/Y (INVX3MTR)                                     0.042      1.318 f
  U9318/Y (OAI22X2MTR)                                   0.054      1.372 r
  U0_BANK_TOP/vACC_1_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U1030/Y (INVX4MTR)                                     0.035      0.685 f
  U902/Y (NAND2X2MTR)                                    0.048      0.733 r
  U8194/Y (NAND3X4MTR)                                   0.058      0.791 f
  U10628/Y (NOR2BX4MTR)                                  0.077      0.868 r
  U8795/Y (NAND2X6MTR)                                   0.067      0.935 f
  U9012/Y (NAND2X8MTR)                                   0.053      0.988 r
  U8042/Y (XNOR2X1MTR)                                   0.076      1.064 r
  U11641/Y (OAI2BB2X2MTR)                                0.071      1.136 f
  U10346/Y (AOI2BB1X2MTR)                                0.086      1.222 r
  U9381/Y (INVX2MTR)                                     0.042      1.264 f
  U11468/Y (NOR2X3MTR)                                   0.078      1.342 r
  U17150/Y (OAI22X2MTR)                                  0.058      1.400 f
  U0_BANK_TOP/vACC_0_reg_3__8_/D (DFFRHQX4MTR)           0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U10830/Y (NOR2X1MTR)                                   0.061      0.222 f
  U2085/Y (INVX2MTR)                                     0.047      0.269 r
  U2230/Y (INVX2MTR)                                     0.027      0.295 f
  U10988/Y (AND2X1MTR)                                   0.093      0.389 f
  U8497/Y (AOI21X3MTR)                                   0.070      0.459 r
  U9559/Y (NAND3X4MTR)                                   0.073      0.531 f
  U4620/Y (CLKNAND2X4MTR)                                0.046      0.578 r
  U7851/Y (INVX2MTR)                                     0.040      0.618 f
  U8330/Y (NAND2X2MTR)                                   0.052      0.670 r
  U9813/Y (NAND2X2MTR)                                   0.056      0.726 f
  U8227/Y (INVX2MTR)                                     0.051      0.777 r
  U2129/Y (CLKNAND2X2MTR)                                0.078      0.855 f
  U6441/Y (INVX2MTR)                                     0.054      0.909 r
  U3785/Y (AND2X1MTR)                                    0.083      0.992 r
  U6834/Y (OAI2BB1X2MTR)                                 0.102      1.094 r
  U1313/Y (NAND3X4MTR)                                   0.091      1.185 f
  U10288/Y (NAND2X2MTR)                                  0.060      1.245 r
  U10262/Y (CLKNAND2X4MTR)                               0.050      1.295 f
  U3677/Y (INVX4MTR)                                     0.044      1.339 r
  U17491/Y (OAI22X2MTR)                                  0.044      1.383 f
  U0_BANK_TOP/vACC_1_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U1030/Y (INVX4MTR)                                     0.035      0.685 f
  U902/Y (NAND2X2MTR)                                    0.048      0.733 r
  U8194/Y (NAND3X4MTR)                                   0.058      0.791 f
  U10628/Y (NOR2BX4MTR)                                  0.077      0.868 r
  U8795/Y (NAND2X6MTR)                                   0.067      0.935 f
  U9012/Y (NAND2X8MTR)                                   0.053      0.988 r
  U8042/Y (XNOR2X1MTR)                                   0.076      1.064 r
  U11641/Y (OAI2BB2X2MTR)                                0.071      1.136 f
  U10346/Y (AOI2BB1X2MTR)                                0.086      1.222 r
  U9381/Y (INVX2MTR)                                     0.042      1.264 f
  U11468/Y (NOR2X3MTR)                                   0.078      1.342 r
  U17149/Y (OAI22X2MTR)                                  0.058      1.400 f
  U0_BANK_TOP/vACC_3_reg_3__8_/D (DFFRHQX4MTR)           0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.161      0.161 r
  U9543/Y (INVX12MTR)                                    0.032      0.193 f
  U7009/Y (NAND3X8MTR)                                   0.054      0.247 r
  U4600/Y (BUFX10MTR)                                    0.095      0.342 r
  U10235/Y (NOR2X2MTR)                                   0.043      0.385 f
  U2201/Y (NOR2X3MTR)                                    0.064      0.449 r
  U1486/Y (NAND3X4MTR)                                   0.068      0.517 f
  U2559/Y (CLKNAND2X4MTR)                                0.051      0.568 r
  U950/Y (NAND2X4MTR)                                    0.057      0.624 f
  U5476/Y (NOR2X6MTR)                                    0.075      0.700 r
  U5643/Y (OAI21X6MTR)                                   0.073      0.772 f
  U9129/Y (AOI21X8MTR)                                   0.081      0.854 r
  U1423/Y (OAI21X6MTR)                                   0.068      0.922 f
  U221/Y (XNOR2X1MTR)                                    0.113      1.035 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.153 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.211 f
  U7187/Y (MXI2X2MTR)                                    0.105      1.316 r
  U11512/Y (OAI22X2MTR)                                  0.067      1.383 f
  U0_BANK_TOP/vACC_0_reg_4__0_/D (DFFRHQX2MTR)           0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U1388/Y (INVX12MTR)                                    0.038      0.186 f
  U1298/Y (NAND3X12MTR)                                  0.047      0.232 r
  U9485/Y (INVX20MTR)                                    0.042      0.274 f
  U1290/Y (INVX10MTR)                                    0.043      0.318 r
  U1244/Y (INVX4MTR)                                     0.043      0.360 f
  U11155/Y (NAND2X2MTR)                                  0.044      0.405 r
  U8945/Y (OAI2BB1X4MTR)                                 0.046      0.451 f
  U9369/Y (NAND2BX4MTR)                                  0.044      0.496 r
  U9366/Y (OAI211X8MTR)                                  0.067      0.563 f
  U3625/Y (INVX2MTR)                                     0.052      0.615 r
  U8961/Y (NAND2X2MTR)                                   0.061      0.677 f
  U3089/Y (INVX4MTR)                                     0.078      0.755 r
  U7875/Y (NAND2X1MTR)                                   0.067      0.822 f
  U2979/Y (AOI21X1MTR)                                   0.071      0.893 r
  U11864/Y (OAI21X2MTR)                                  0.065      0.957 f
  U2884/Y (NOR2X3MTR)                                    0.084      1.041 r
  U6774/Y (OAI21X6MTR)                                   0.053      1.094 f
  U1782/Y (NAND2X4MTR)                                   0.056      1.150 r
  U13335/Y (NOR2X12MTR)                                  0.039      1.189 f
  U4815/Y (OAI21X3MTR)                                   0.074      1.264 r
  U4807/Y (INVX3MTR)                                     0.051      1.314 f
  U2634/Y (OAI22X1MTR)                                   0.057      1.371 r
  U0_BANK_TOP/vACC_3_reg_7__21_/D (DFFRHQX2MTR)          0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1252/Y (INVX8MTR)                                     0.032      0.400 f
  U1167/Y (INVX6MTR)                                     0.040      0.441 r
  U4137/Y (CLKNAND2X2MTR)                                0.044      0.485 f
  U8371/Y (NAND2X2MTR)                                   0.045      0.530 r
  U4624/Y (OAI21X4MTR)                                   0.058      0.589 f
  U1935/Y (NAND2X5MTR)                                   0.060      0.648 r
  U504/Y (NAND2X6MTR)                                    0.061      0.709 f
  U435/Y (OAI21X4MTR)                                    0.093      0.803 r
  U2932/Y (INVX2MTR)                                     0.047      0.850 f
  U9872/Y (OAI2BB1X4MTR)                                 0.039      0.889 r
  U8950/Y (NAND2X4MTR)                                   0.042      0.931 f
  U2911/Y (NAND2X6MTR)                                   0.044      0.975 r
  U1403/Y (AOI21X2MTR)                                   0.055      1.030 f
  U2368/Y (XNOR2X2MTR)                                   0.079      1.110 f
  U6968/Y (CLKNAND2X4MTR)                                0.046      1.156 r
  U13173/Y (NAND4X6MTR)                                  0.100      1.256 f
  U19195/Y (OAI2B2X2MTR)                                 0.130      1.386 f
  U0_BANK_TOP/vACC_2_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1252/Y (INVX8MTR)                                     0.032      0.400 f
  U1167/Y (INVX6MTR)                                     0.040      0.441 r
  U4137/Y (CLKNAND2X2MTR)                                0.044      0.485 f
  U8371/Y (NAND2X2MTR)                                   0.045      0.530 r
  U4624/Y (OAI21X4MTR)                                   0.058      0.589 f
  U1935/Y (NAND2X5MTR)                                   0.060      0.648 r
  U504/Y (NAND2X6MTR)                                    0.061      0.709 f
  U435/Y (OAI21X4MTR)                                    0.093      0.803 r
  U2932/Y (INVX2MTR)                                     0.047      0.850 f
  U9872/Y (OAI2BB1X4MTR)                                 0.039      0.889 r
  U8950/Y (NAND2X4MTR)                                   0.042      0.931 f
  U2911/Y (NAND2X6MTR)                                   0.044      0.975 r
  U1403/Y (AOI21X2MTR)                                   0.055      1.030 f
  U2368/Y (XNOR2X2MTR)                                   0.079      1.110 f
  U6968/Y (CLKNAND2X4MTR)                                0.046      1.156 r
  U13173/Y (NAND4X6MTR)                                  0.100      1.256 f
  U19197/Y (OAI2B2X2MTR)                                 0.130      1.386 f
  U0_BANK_TOP/vACC_1_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U4600/Y (BUFX10MTR)                                    0.109      0.379 f
  U991/Y (OAI2B2X4MTR)                                   0.074      0.453 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.550 r
  U2164/Y (NAND2X4MTR)                                   0.042      0.591 f
  U9574/Y (OAI2BB1X4MTR)                                 0.058      0.650 r
  U1030/Y (INVX4MTR)                                     0.035      0.685 f
  U902/Y (NAND2X2MTR)                                    0.048      0.733 r
  U8194/Y (NAND3X4MTR)                                   0.058      0.791 f
  U10628/Y (NOR2BX4MTR)                                  0.077      0.868 r
  U8795/Y (NAND2X6MTR)                                   0.067      0.935 f
  U9012/Y (NAND2X8MTR)                                   0.053      0.988 r
  U8042/Y (XNOR2X1MTR)                                   0.076      1.064 r
  U11641/Y (OAI2BB2X2MTR)                                0.071      1.136 f
  U10346/Y (AOI2BB1X2MTR)                                0.086      1.222 r
  U9381/Y (INVX2MTR)                                     0.042      1.264 f
  U11468/Y (NOR2X3MTR)                                   0.078      1.342 r
  U15296/Y (OAI22X2MTR)                                  0.058      1.400 f
  U0_BANK_TOP/vACC_2_reg_3__8_/D (DFFRHQX4MTR)           0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U9300/Y (NAND2X12MTR)                                  0.050      0.205 f
  U8986/Y (NOR2X12MTR)                                   0.065      0.270 r
  U7031/Y (INVX16MTR)                                    0.053      0.323 f
  U7036/Y (INVX24MTR)                                    0.046      0.369 r
  U1252/Y (INVX8MTR)                                     0.032      0.400 f
  U1167/Y (INVX6MTR)                                     0.040      0.441 r
  U10017/Y (NAND2X2MTR)                                  0.042      0.483 f
  U1032/Y (OAI211X2MTR)                                  0.057      0.541 r
  U10249/Y (NAND2X4MTR)                                  0.071      0.611 f
  U1780/Y (NAND2X8MTR)                                   0.064      0.676 r
  U7309/Y (NAND2X8MTR)                                   0.047      0.723 f
  U9703/Y (NAND2X2MTR)                                   0.041      0.764 r
  U8173/Y (NAND2X2MTR)                                   0.039      0.803 f
  U10543/Y (INVX2MTR)                                    0.040      0.843 r
  U1639/Y (AND2X8MTR)                                    0.096      0.939 r
  U13216/Y (NAND2X4MTR)                                  0.038      0.977 f
  U16360/Y (OAI22X4MTR)                                  0.060      1.037 r
  U4325/Y (CLKNAND2X2MTR)                                0.057      1.095 f
  U8029/Y (OAI211X2MTR)                                  0.055      1.149 r
  U8857/Y (NAND3X4MTR)                                   0.109      1.258 f
  U19216/Y (OAI2B2X2MTR)                                 0.127      1.385 f
  U0_BANK_TOP/vACC_0_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.156      0.156 r
  U7009/Y (NAND3X8MTR)                                   0.115      0.270 f
  U6994/Y (BUFX8MTR)                                     0.102      0.372 f
  U1202/Y (INVX2MTR)                                     0.045      0.418 r
  U10086/Y (OAI2BB1X2MTR)                                0.094      0.512 r
  U10030/Y (INVX2MTR)                                    0.034      0.546 f
  U5981/Y (NAND3X4MTR)                                   0.039      0.586 r
  U1332/Y (NAND2X8MTR)                                   0.046      0.631 f
  U5105/Y (NAND2X2MTR)                                   0.046      0.678 r
  U4681/Y (NAND2X3MTR)                                   0.062      0.739 f
  U4449/Y (OAI21X6MTR)                                   0.086      0.825 r
  U9646/Y (AOI21X8MTR)                                   0.049      0.875 f
  U9448/Y (OAI21X8MTR)                                   0.087      0.962 r
  U10172/Y (AOI21X8MTR)                                  0.065      1.026 f
  U5890/Y (INVX4MTR)                                     0.039      1.065 r
  U9508/Y (NAND2X6MTR)                                   0.047      1.112 f
  U200/Y (INVX4MTR)                                      0.040      1.152 r
  U5350/Y (NAND2X2MTR)                                   0.056      1.208 f
  U9388/Y (CLKNAND2X2MTR)                                0.043      1.251 r
  U6820/Y (NAND2X2MTR)                                   0.058      1.310 f
  U6808/Y (OAI22X1MTR)                                   0.062      1.372 r
  U0_BANK_TOP/vACC_0_reg_5__17_/D (DFFRHQX2MTR)          0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


1
