# Layout-free STA. Run from the repo root via asic/run_sta.sh.
read_liberty asic/pdk/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog asic/build/nand_sol_subsystem_top.nl.v
link_design nand_sol_subsystem_top
read_sdc asic/constraints.sdc

report_clock_properties
report_worst_slack -max
report_worst_slack -min
report_tns

puts "\n## setup clk_axi"
report_checks -path_delay max -path_group clk_axi -group_path_count 3 \
    -format full_clock -digits 3
puts "\n## setup clk_pcie"
report_checks -path_delay max -path_group clk_pcie -group_path_count 3 \
    -format full_clock -digits 3
puts "\n## hold clk_axi"
report_checks -path_delay min -path_group clk_axi -group_path_count 1 \
    -format full_clock -digits 3
puts "\n## hold clk_pcie"
report_checks -path_delay min -path_group clk_pcie -group_path_count 1 \
    -format full_clock -digits 3

check_setup

puts "\n## critical flop arc"
report_dcalc -from u_bridge/u_req/_5106_/CLK -to u_bridge/u_req/_5106_/Q -digits 3
puts "\n## pcie fifo flop arc"
report_dcalc -from u_cpl_egress/_1044_/CLK -to u_cpl_egress/_1044_/Q -digits 3
