--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml sequenceTestSchema.twx sequenceTestSchema.ncd -o
sequenceTestSchema.twr sequenceTestSchema.pcf

Design file:              sequenceTestSchema.ncd
Physical constraint file: sequenceTestSchema.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6478 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.964ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/clock_counter_10 (SLICE_X21Y58.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_2 (FF)
  Destination:          XLXI_1/clock_counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.958ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.004 - 0.010)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_2 to XLXI_1/clock_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.XQ      Tcko                  0.514   XLXI_1/clock_counter<2>
                                                       XLXI_1/clock_counter_2
    SLICE_X19Y61.G4      net (fanout=6)        1.481   XLXI_1/clock_counter<2>
    SLICE_X19Y61.Y       Tilo                  0.612   XLXI_1/present_state_cmp_eq0000
                                                       XLXI_1/present_state_cmp_eq00001_SW0
    SLICE_X17Y63.G1      net (fanout=3)        0.513   N51
    SLICE_X17Y63.Y       Tilo                  0.612   XLXI_1/present_state_FSM_Out2101
                                                       XLXI_1/present_state_cmp_eq000021_SW2
    SLICE_X17Y63.F4      net (fanout=1)        0.020   XLXI_1/present_state_cmp_eq000021_SW2/O
    SLICE_X17Y63.X       Tilo                  0.612   XLXI_1/present_state_FSM_Out2101
                                                       XLXI_1/present_state_FSM_Out2101
    SLICE_X16Y62.F1      net (fanout=1)        0.381   XLXI_1/present_state_FSM_Out2101
    SLICE_X16Y62.X       Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_FSM_Out2116
    SLICE_X20Y62.F3      net (fanout=1)        0.531   XLXI_1/present_state_FSM_Out2116
    SLICE_X20Y62.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X21Y58.SR      net (fanout=8)        0.568   XLXI_1/present_state_cmp_eq0009
    SLICE_X21Y58.CLK     Tsrck                 0.794   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      7.958ns (4.464ns logic, 3.494ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_0 (FF)
  Destination:          XLXI_1/clock_counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.822ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.004 - 0.012)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_0 to XLXI_1/clock_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y53.XQ      Tcko                  0.514   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_0
    SLICE_X20Y58.F1      net (fanout=3)        0.915   XLXI_1/clock_counter<0>
    SLICE_X20Y58.X       Tilo                  0.660   XLXI_1/present_state_cmp_eq0004124
                                                       XLXI_1/present_state_cmp_eq0004124
    SLICE_X20Y59.F4      net (fanout=1)        0.731   XLXI_1/present_state_cmp_eq0004124
    SLICE_X20Y59.X       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125
    SLICE_X21Y63.G2      net (fanout=4)        0.321   XLXI_1/N5
    SLICE_X21Y63.Y       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In144
    SLICE_X21Y63.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In144/O
    SLICE_X21Y63.X       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In173_SW0
    SLICE_X20Y62.G4      net (fanout=1)        0.075   N67
    SLICE_X20Y62.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X20Y62.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X20Y62.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X21Y58.SR      net (fanout=8)        0.568   XLXI_1/present_state_cmp_eq0009
    SLICE_X21Y58.CLK     Tsrck                 0.794   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      7.822ns (5.172ns logic, 2.650ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_4 (FF)
  Destination:          XLXI_1/clock_counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.807ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.004 - 0.010)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_4 to XLXI_1/clock_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y55.XQ      Tcko                  0.514   XLXI_1/clock_counter<4>
                                                       XLXI_1/clock_counter_4
    SLICE_X20Y58.F2      net (fanout=6)        0.900   XLXI_1/clock_counter<4>
    SLICE_X20Y58.X       Tilo                  0.660   XLXI_1/present_state_cmp_eq0004124
                                                       XLXI_1/present_state_cmp_eq0004124
    SLICE_X20Y59.F4      net (fanout=1)        0.731   XLXI_1/present_state_cmp_eq0004124
    SLICE_X20Y59.X       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125
    SLICE_X21Y63.G2      net (fanout=4)        0.321   XLXI_1/N5
    SLICE_X21Y63.Y       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In144
    SLICE_X21Y63.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In144/O
    SLICE_X21Y63.X       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In173_SW0
    SLICE_X20Y62.G4      net (fanout=1)        0.075   N67
    SLICE_X20Y62.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X20Y62.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X20Y62.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X21Y58.SR      net (fanout=8)        0.568   XLXI_1/present_state_cmp_eq0009
    SLICE_X21Y58.CLK     Tsrck                 0.794   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      7.807ns (5.172ns logic, 2.635ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/clock_counter_11 (SLICE_X21Y58.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_2 (FF)
  Destination:          XLXI_1/clock_counter_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.958ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.004 - 0.010)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_2 to XLXI_1/clock_counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.XQ      Tcko                  0.514   XLXI_1/clock_counter<2>
                                                       XLXI_1/clock_counter_2
    SLICE_X19Y61.G4      net (fanout=6)        1.481   XLXI_1/clock_counter<2>
    SLICE_X19Y61.Y       Tilo                  0.612   XLXI_1/present_state_cmp_eq0000
                                                       XLXI_1/present_state_cmp_eq00001_SW0
    SLICE_X17Y63.G1      net (fanout=3)        0.513   N51
    SLICE_X17Y63.Y       Tilo                  0.612   XLXI_1/present_state_FSM_Out2101
                                                       XLXI_1/present_state_cmp_eq000021_SW2
    SLICE_X17Y63.F4      net (fanout=1)        0.020   XLXI_1/present_state_cmp_eq000021_SW2/O
    SLICE_X17Y63.X       Tilo                  0.612   XLXI_1/present_state_FSM_Out2101
                                                       XLXI_1/present_state_FSM_Out2101
    SLICE_X16Y62.F1      net (fanout=1)        0.381   XLXI_1/present_state_FSM_Out2101
    SLICE_X16Y62.X       Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_FSM_Out2116
    SLICE_X20Y62.F3      net (fanout=1)        0.531   XLXI_1/present_state_FSM_Out2116
    SLICE_X20Y62.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X21Y58.SR      net (fanout=8)        0.568   XLXI_1/present_state_cmp_eq0009
    SLICE_X21Y58.CLK     Tsrck                 0.794   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_11
    -------------------------------------------------  ---------------------------
    Total                                      7.958ns (4.464ns logic, 3.494ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_0 (FF)
  Destination:          XLXI_1/clock_counter_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.822ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.004 - 0.012)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_0 to XLXI_1/clock_counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y53.XQ      Tcko                  0.514   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_0
    SLICE_X20Y58.F1      net (fanout=3)        0.915   XLXI_1/clock_counter<0>
    SLICE_X20Y58.X       Tilo                  0.660   XLXI_1/present_state_cmp_eq0004124
                                                       XLXI_1/present_state_cmp_eq0004124
    SLICE_X20Y59.F4      net (fanout=1)        0.731   XLXI_1/present_state_cmp_eq0004124
    SLICE_X20Y59.X       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125
    SLICE_X21Y63.G2      net (fanout=4)        0.321   XLXI_1/N5
    SLICE_X21Y63.Y       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In144
    SLICE_X21Y63.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In144/O
    SLICE_X21Y63.X       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In173_SW0
    SLICE_X20Y62.G4      net (fanout=1)        0.075   N67
    SLICE_X20Y62.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X20Y62.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X20Y62.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X21Y58.SR      net (fanout=8)        0.568   XLXI_1/present_state_cmp_eq0009
    SLICE_X21Y58.CLK     Tsrck                 0.794   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_11
    -------------------------------------------------  ---------------------------
    Total                                      7.822ns (5.172ns logic, 2.650ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_4 (FF)
  Destination:          XLXI_1/clock_counter_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.807ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.004 - 0.010)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_4 to XLXI_1/clock_counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y55.XQ      Tcko                  0.514   XLXI_1/clock_counter<4>
                                                       XLXI_1/clock_counter_4
    SLICE_X20Y58.F2      net (fanout=6)        0.900   XLXI_1/clock_counter<4>
    SLICE_X20Y58.X       Tilo                  0.660   XLXI_1/present_state_cmp_eq0004124
                                                       XLXI_1/present_state_cmp_eq0004124
    SLICE_X20Y59.F4      net (fanout=1)        0.731   XLXI_1/present_state_cmp_eq0004124
    SLICE_X20Y59.X       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125
    SLICE_X21Y63.G2      net (fanout=4)        0.321   XLXI_1/N5
    SLICE_X21Y63.Y       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In144
    SLICE_X21Y63.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In144/O
    SLICE_X21Y63.X       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In173_SW0
    SLICE_X20Y62.G4      net (fanout=1)        0.075   N67
    SLICE_X20Y62.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X20Y62.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X20Y62.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X21Y58.SR      net (fanout=8)        0.568   XLXI_1/present_state_cmp_eq0009
    SLICE_X21Y58.CLK     Tsrck                 0.794   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_11
    -------------------------------------------------  ---------------------------
    Total                                      7.807ns (5.172ns logic, 2.635ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/clock_counter_12 (SLICE_X21Y59.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_2 (FF)
  Destination:          XLXI_1/clock_counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.958ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.004 - 0.010)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_2 to XLXI_1/clock_counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.XQ      Tcko                  0.514   XLXI_1/clock_counter<2>
                                                       XLXI_1/clock_counter_2
    SLICE_X19Y61.G4      net (fanout=6)        1.481   XLXI_1/clock_counter<2>
    SLICE_X19Y61.Y       Tilo                  0.612   XLXI_1/present_state_cmp_eq0000
                                                       XLXI_1/present_state_cmp_eq00001_SW0
    SLICE_X17Y63.G1      net (fanout=3)        0.513   N51
    SLICE_X17Y63.Y       Tilo                  0.612   XLXI_1/present_state_FSM_Out2101
                                                       XLXI_1/present_state_cmp_eq000021_SW2
    SLICE_X17Y63.F4      net (fanout=1)        0.020   XLXI_1/present_state_cmp_eq000021_SW2/O
    SLICE_X17Y63.X       Tilo                  0.612   XLXI_1/present_state_FSM_Out2101
                                                       XLXI_1/present_state_FSM_Out2101
    SLICE_X16Y62.F1      net (fanout=1)        0.381   XLXI_1/present_state_FSM_Out2101
    SLICE_X16Y62.X       Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_FSM_Out2116
    SLICE_X20Y62.F3      net (fanout=1)        0.531   XLXI_1/present_state_FSM_Out2116
    SLICE_X20Y62.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X21Y59.SR      net (fanout=8)        0.568   XLXI_1/present_state_cmp_eq0009
    SLICE_X21Y59.CLK     Tsrck                 0.794   XLXI_1/clock_counter<12>
                                                       XLXI_1/clock_counter_12
    -------------------------------------------------  ---------------------------
    Total                                      7.958ns (4.464ns logic, 3.494ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_0 (FF)
  Destination:          XLXI_1/clock_counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.822ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.004 - 0.012)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_0 to XLXI_1/clock_counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y53.XQ      Tcko                  0.514   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_0
    SLICE_X20Y58.F1      net (fanout=3)        0.915   XLXI_1/clock_counter<0>
    SLICE_X20Y58.X       Tilo                  0.660   XLXI_1/present_state_cmp_eq0004124
                                                       XLXI_1/present_state_cmp_eq0004124
    SLICE_X20Y59.F4      net (fanout=1)        0.731   XLXI_1/present_state_cmp_eq0004124
    SLICE_X20Y59.X       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125
    SLICE_X21Y63.G2      net (fanout=4)        0.321   XLXI_1/N5
    SLICE_X21Y63.Y       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In144
    SLICE_X21Y63.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In144/O
    SLICE_X21Y63.X       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In173_SW0
    SLICE_X20Y62.G4      net (fanout=1)        0.075   N67
    SLICE_X20Y62.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X20Y62.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X20Y62.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X21Y59.SR      net (fanout=8)        0.568   XLXI_1/present_state_cmp_eq0009
    SLICE_X21Y59.CLK     Tsrck                 0.794   XLXI_1/clock_counter<12>
                                                       XLXI_1/clock_counter_12
    -------------------------------------------------  ---------------------------
    Total                                      7.822ns (5.172ns logic, 2.650ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_4 (FF)
  Destination:          XLXI_1/clock_counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.807ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.004 - 0.010)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_4 to XLXI_1/clock_counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y55.XQ      Tcko                  0.514   XLXI_1/clock_counter<4>
                                                       XLXI_1/clock_counter_4
    SLICE_X20Y58.F2      net (fanout=6)        0.900   XLXI_1/clock_counter<4>
    SLICE_X20Y58.X       Tilo                  0.660   XLXI_1/present_state_cmp_eq0004124
                                                       XLXI_1/present_state_cmp_eq0004124
    SLICE_X20Y59.F4      net (fanout=1)        0.731   XLXI_1/present_state_cmp_eq0004124
    SLICE_X20Y59.X       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125
    SLICE_X21Y63.G2      net (fanout=4)        0.321   XLXI_1/N5
    SLICE_X21Y63.Y       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In144
    SLICE_X21Y63.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In144/O
    SLICE_X21Y63.X       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In173_SW0
    SLICE_X20Y62.G4      net (fanout=1)        0.075   N67
    SLICE_X20Y62.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X20Y62.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X20Y62.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X21Y59.SR      net (fanout=8)        0.568   XLXI_1/present_state_cmp_eq0009
    SLICE_X21Y59.CLK     Tsrck                 0.794   XLXI_1/clock_counter<12>
                                                       XLXI_1/clock_counter_12
    -------------------------------------------------  ---------------------------
    Total                                      7.807ns (5.172ns logic, 2.635ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_24/tempData_5 (SLICE_X39Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_24/tempDataBuffor_5 (FF)
  Destination:          XLXI_24/tempData_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.043 - 0.047)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_24/tempDataBuffor_5 to XLXI_24/tempData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y40.XQ      Tcko                  0.411   XLXI_24/tempDataBuffor<5>
                                                       XLXI_24/tempDataBuffor_5
    SLICE_X39Y39.BX      net (fanout=2)        0.354   XLXI_24/tempDataBuffor<5>
    SLICE_X39Y39.CLK     Tckdi       (-Th)    -0.080   XLXI_24/tempData<5>
                                                       XLXI_24/tempData_5
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.491ns logic, 0.354ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_24/present_state_FSM_FFd27 (SLICE_X39Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_24/present_state_FSM_FFd28 (FF)
  Destination:          XLXI_24/present_state_FSM_FFd27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.004 - 0.002)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_24/present_state_FSM_FFd28 to XLXI_24/present_state_FSM_FFd27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y63.YQ      Tcko                  0.454   XLXI_24/present_state_FSM_FFd28
                                                       XLXI_24/present_state_FSM_FFd28
    SLICE_X39Y65.BX      net (fanout=2)        0.335   XLXI_24/present_state_FSM_FFd28
    SLICE_X39Y65.CLK     Tckdi       (-Th)    -0.080   XLXI_24/present_state_FSM_FFd27
                                                       XLXI_24/present_state_FSM_FFd27
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.534ns logic, 0.335ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_24/tempData_4 (SLICE_X39Y39.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_24/tempDataBuffor_4 (FF)
  Destination:          XLXI_24/tempData_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.880ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.043 - 0.047)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_24/tempDataBuffor_4 to XLXI_24/tempData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y40.YQ      Tcko                  0.409   XLXI_24/tempDataBuffor<5>
                                                       XLXI_24/tempDataBuffor_4
    SLICE_X39Y39.BY      net (fanout=2)        0.354   XLXI_24/tempDataBuffor<4>
    SLICE_X39Y39.CLK     Tckdi       (-Th)    -0.117   XLXI_24/tempData<5>
                                                       XLXI_24/tempData_4
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.526ns logic, 0.354ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_24/read_counter<3>/CLK
  Logical resource: XLXI_24/read_counter_3/CK
  Location pin: SLICE_X36Y47.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_24/read_counter<3>/CLK
  Logical resource: XLXI_24/read_counter_3/CK
  Location pin: SLICE_X36Y47.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_2/read_counter<1>/CLK
  Logical resource: XLXI_2/read_counter_1/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    7.964|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6478 paths, 0 nets, and 1781 connections

Design statistics:
   Minimum period:   7.964ns{1}   (Maximum frequency: 125.565MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 29 10:32:18 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 127 MB



