
---------- Begin Simulation Statistics ----------
final_tick                               371439446000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 114432                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717968                       # Number of bytes of host memory used
host_op_rate                                   210756                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   873.88                       # Real time elapsed on the host
host_tick_rate                              425044941                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184176409                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.371439                       # Number of seconds simulated
sim_ticks                                371439446000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955745                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561269                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565945                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562273                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              170                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570552                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2705                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184176409                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.714394                       # CPI: cycles per instruction
system.cpu.discardedOps                          4272                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894154                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086333                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169188                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       154184778                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.269223                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        371439446                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640473     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84338620     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184176409                       # Class of committed instruction
system.cpu.tickCycles                       217254668                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1312138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2628430                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           56                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1316403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          133                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2632934                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            133                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371439446000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                413                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1311810                       # Transaction distribution
system.membus.trans_dist::CleanEvict              322                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315885                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315885                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           413                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3944728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3944728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    672795648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               672795648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316298                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316298    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316298                       # Request fanout histogram
system.membus.respLayer1.occupancy        22794497000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23617390000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371439446000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               625                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2627698                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          355                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             615                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1315906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1315906                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           419                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          206                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3948272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3949465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       198144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673792000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673990144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1312265                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335823360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2628796                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000072                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008479                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2628607     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    189      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2628796                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13162878000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11845015992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3771000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371439446000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  141                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   84                       # number of demand (read+write) hits
system.l2.demand_hits::total                      225                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 141                       # number of overall hits
system.l2.overall_hits::.cpu.data                  84                       # number of overall hits
system.l2.overall_hits::total                     225                       # number of overall hits
system.l2.demand_misses::.cpu.inst                278                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316028                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316306                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               278                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316028                       # number of overall misses
system.l2.overall_misses::total               1316306                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34104000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 164420422000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164454526000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34104000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 164420422000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164454526000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              419                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1316112                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1316531                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             419                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1316112                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1316531                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.663484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999829                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.663484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999829                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 122676.258993                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 124936.872164                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124936.394729                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 122676.258993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 124936.872164                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124936.394729                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1311810                       # number of writebacks
system.l2.writebacks::total                   1311810                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316298                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316298                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28544000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 138099198000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 138127742000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28544000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 138099198000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 138127742000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.663484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999823                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.663484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999823                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 102676.258993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 104937.005517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104936.528051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 102676.258993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 104937.005517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104936.528051                       # average overall mshr miss latency
system.l2.replacements                        1312265                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1315888                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1315888                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1315888                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1315888                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          335                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              335                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          335                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          335                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    21                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315885                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315885                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 164402592000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164402592000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1315906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1315906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124936.899501                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124936.899501                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 138084892000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 138084892000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 104936.899501                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104936.899501                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            141                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                141                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          278                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              278                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34104000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34104000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          419                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            419                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.663484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.663484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 122676.258993                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 122676.258993                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          278                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          278                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28544000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28544000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.663484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.663484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 102676.258993                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 102676.258993                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            63                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                63                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17830000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17830000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.694175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.694175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124685.314685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124685.314685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          135                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          135                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14306000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14306000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.655340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.655340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 105970.370370                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105970.370370                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371439446000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4039.194037                       # Cycle average of tags in use
system.l2.tags.total_refs                     2632870                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316361                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000112                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.179751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.355454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4035.658832                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986131                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43442409                       # Number of tag accesses
system.l2.tags.data_accesses                 43442409                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371439446000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          71168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336901120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336972288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        71168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    335823360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       335823360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1316020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1316298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1311810                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1311810                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            191601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         907014922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             907206522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       191601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           191601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      904113345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            904113345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      904113345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           191601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        907014922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1811319867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5247240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217004750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       263520                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       263520                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7968639                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5002493                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316298                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1311810                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5247240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            328952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            327920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            327808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            327808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            327744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            327976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           327960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           327916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           327852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           327908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328076                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 144100132750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26325960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            242822482750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27368.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46118.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4738286                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4712402                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5247240                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1316086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1316087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1316181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1316187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 257609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 257626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 262397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 262444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 263560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 263568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 263537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 263556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 263568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 263565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 263566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 263527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 263527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 263522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 263522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 263522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 263520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 258784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 258751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1061723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    633.681275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   502.619055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.482488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25977      2.45%      2.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21869      2.06%      4.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       423043     39.84%     44.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9236      0.87%     45.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57312      5.40%     50.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7661      0.72%     51.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        39140      3.69%     55.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8846      0.83%     55.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       468639     44.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1061723                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       263520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.980222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.907288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.239515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        263519    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        263520                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       263520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.912041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.906262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.460180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1127      0.43%      0.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.01%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9472      3.59%      4.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      0.02%      4.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           252741     95.91%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               87      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        263520                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336972288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               335822144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336972288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335823360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       907.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       904.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    907.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    904.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  371439393000                       # Total gap between requests
system.mem_ctrls.avgGap                     141333.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        71168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336901120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    335822144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 191600.544224374054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 907014921.619283199310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 904110071.281982302666                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5247240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     48454000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 242774028750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8812494802750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     43573.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46118.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1679453.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3790019100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2014439130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18794993280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13694231520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29320786560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      83299811970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      72485537280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       223399818840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        601.443442                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 184160671250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12403040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 174875734750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3790697400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2014799655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18798477600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13696262100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29320786560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      83294698500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      72489843360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       223405565175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        601.458912                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 184171523250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12403040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 174864882750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    371439446000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371439446000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31735044                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31735044                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31735044                       # number of overall hits
system.cpu.icache.overall_hits::total        31735044                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          419                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            419                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          419                       # number of overall misses
system.cpu.icache.overall_misses::total           419                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40023000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40023000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40023000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40023000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31735463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31735463                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31735463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31735463                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95520.286396                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95520.286396                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95520.286396                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95520.286396                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          355                       # number of writebacks
system.cpu.icache.writebacks::total               355                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          419                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          419                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          419                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          419                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39185000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39185000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39185000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39185000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93520.286396                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93520.286396                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93520.286396                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93520.286396                       # average overall mshr miss latency
system.cpu.icache.replacements                    355                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31735044                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31735044                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          419                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           419                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40023000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40023000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31735463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31735463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95520.286396                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95520.286396                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          419                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          419                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39185000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39185000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93520.286396                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93520.286396                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371439446000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.998992                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31735463                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               419                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          75740.961814                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.998992                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         507767827                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        507767827                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371439446000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 371439446000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371439446000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     83750798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83750798                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83750846                       # number of overall hits
system.cpu.dcache.overall_hits::total        83750846                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2631271                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2631271                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2631294                       # number of overall misses
system.cpu.dcache.overall_misses::total       2631294                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 351094023000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 351094023000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 351094023000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 351094023000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86382069                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86382069                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382140                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382140                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030461                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 133431.342876                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 133431.342876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 133430.176560                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 133430.176560                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1315888                       # number of writebacks
system.cpu.dcache.writebacks::total           1315888                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315171                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315171                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315171                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315171                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1316100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1316100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1316112                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1316112                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 168369358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 168369358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 168370874000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 168370874000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 127930.520477                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 127930.520477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 127930.505914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 127930.505914                       # average overall mshr miss latency
system.cpu.dcache.replacements                1316048                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20901000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20901000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 98126.760563                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 98126.760563                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18572000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18572000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 95731.958763                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95731.958763                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81707191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81707191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 351073122000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 351073122000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 133434.200994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 133434.200994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1315906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1315906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 168350786000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 168350786000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 127935.267413                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 127935.267413                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.323944                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.323944                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1516000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1516000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.169014                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.169014                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 126333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 126333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371439446000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.997809                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85067026                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1316112                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.635096                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.997809                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1383431440                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1383431440                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371439446000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 371439446000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
