Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 12 17:26:10 2022
| Host         : Fe56 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (22)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.015        0.000                      0                  473        0.140        0.000                      0                  473        4.500        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.015        0.000                      0                  473        0.140        0.000                      0                  473        4.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 manual_test/alu/adder/add0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_test/M_output_s_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 4.381ns (63.314%)  route 2.539ns (36.686%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.641     5.225    manual_test/alu/adder/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  manual_test/alu/adder/add0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.234 r  manual_test/alu/adder/add0/P[1]
                         net (fo=1, routed)           1.142    10.376    manual_test/alu/adder/add0_n_104
    SLICE_X56Y64         LUT5 (Prop_lut5_I1_O)        0.124    10.500 r  manual_test/alu/adder/M_output_s_q[1]_i_5/O
                         net (fo=1, routed)           0.722    11.222    manual_test/alu/adder/M_output_s_q[1]_i_5_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.346 f  manual_test/alu/adder/M_output_s_q[1]_i_2/O
                         net (fo=1, routed)           0.674    12.020    manual_test/alu/adder/M_output_s_q[1]_i_2_n_0
    SLICE_X58Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.144 r  manual_test/alu/adder/M_output_s_q[1]_i_1/O
                         net (fo=1, routed)           0.000    12.144    manual_test/alu_n_32
    SLICE_X58Y64         FDRE                                         r  manual_test/M_output_s_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.503    14.907    manual_test/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  manual_test/M_output_s_q_reg[1]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y64         FDRE (Setup_fdre_C_D)        0.029    15.159    manual_test/M_output_s_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 manual_test/M_input_alufn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_test/M_output_s_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 2.620ns (39.188%)  route 4.066ns (60.812%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.614     5.198    manual_test/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  manual_test/M_input_alufn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  manual_test/M_input_alufn_q_reg[0]/Q
                         net (fo=56, routed)          1.293     6.947    manual_test/alu/adder/M_output_z_q_reg[0]
    SLICE_X57Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.071 r  manual_test/alu/adder/add0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.071    manual_test/alu/adder/add0_carry_i_1_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.472 r  manual_test/alu/adder/add0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    manual_test/alu/adder/add0_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  manual_test/alu/adder/add0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    manual_test/alu/adder/add0_carry__0_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.920 f  manual_test/alu/adder/add0_carry__1/O[1]
                         net (fo=2, routed)           0.545     8.466    manual_test/alu/adder/add0_carry__1_n_6
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.303     8.769 f  manual_test/alu/adder/M_output_z_q_i_5/O
                         net (fo=1, routed)           0.427     9.196    manual_test/alu/adder/M_output_z_q_i_5_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.320 f  manual_test/alu/adder/M_output_z_q_i_4/O
                         net (fo=1, routed)           0.282     9.602    manual_test/alu/adder/M_output_z_q_i_4_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.726 f  manual_test/alu/adder/M_output_z_q_i_2/O
                         net (fo=2, routed)           0.538    10.264    manual_test/alu/adder/M_output_z_q_i_2_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124    10.388 r  manual_test/alu/adder/M_output_s_q[0]_i_5/O
                         net (fo=1, routed)           0.000    10.388    manual_test/alu/adder/M_output_s_q[0]_i_5_n_0
    SLICE_X58Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    10.605 r  manual_test/alu/adder/M_output_s_q_reg[0]_i_2/O
                         net (fo=1, routed)           0.980    11.585    manual_test/alu/adder/M_output_s_q_reg[0]_i_2_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.299    11.884 r  manual_test/alu/adder/M_output_s_q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.884    manual_test/alu_n_33
    SLICE_X54Y65         FDRE                                         r  manual_test/M_output_s_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.436    14.840    manual_test/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  manual_test/M_output_s_q_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X54Y65         FDRE (Setup_fdre_C_D)        0.081    15.144    manual_test/M_output_s_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 manual_test/alu/adder/add0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_test/M_output_s_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 4.381ns (66.156%)  route 2.241ns (33.844%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.641     5.225    manual_test/alu/adder/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  manual_test/alu/adder/add0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.234 r  manual_test/alu/adder/add0/P[2]
                         net (fo=1, routed)           1.136    10.369    manual_test/alu/adder/add0_n_103
    SLICE_X57Y63         LUT5 (Prop_lut5_I3_O)        0.124    10.493 r  manual_test/alu/adder/M_output_s_q[2]_i_5/O
                         net (fo=1, routed)           0.636    11.130    manual_test/alu/adder/M_output_s_q[2]_i_5_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.254 f  manual_test/alu/adder/M_output_s_q[2]_i_2/O
                         net (fo=1, routed)           0.469    11.723    manual_test/alu/adder/M_output_s_q[2]_i_2_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.847 r  manual_test/alu/adder/M_output_s_q[2]_i_1/O
                         net (fo=1, routed)           0.000    11.847    manual_test/alu_n_31
    SLICE_X59Y64         FDRE                                         r  manual_test/M_output_s_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.503    14.907    manual_test/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  manual_test/M_output_s_q_reg[2]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X59Y64         FDRE (Setup_fdre_C_D)        0.029    15.159    manual_test/M_output_s_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 manual_test/alu/adder/add0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_test/M_output_s_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 4.381ns (69.434%)  route 1.929ns (30.566%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.641     5.225    manual_test/alu/adder/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  manual_test/alu/adder/add0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     9.234 r  manual_test/alu/adder/add0/P[4]
                         net (fo=1, routed)           0.985    10.219    manual_test/alu/adder/add0_n_101
    SLICE_X55Y66         LUT5 (Prop_lut5_I4_O)        0.124    10.343 f  manual_test/alu/adder/M_output_s_q[4]_i_4/O
                         net (fo=1, routed)           0.639    10.982    manual_test/alu/adder/M_output_s_q[4]_i_4_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.124    11.106 f  manual_test/alu/adder/M_output_s_q[4]_i_2/O
                         net (fo=1, routed)           0.304    11.410    manual_test/alu/adder/M_output_s_q[4]_i_2_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.534 r  manual_test/alu/adder/M_output_s_q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.534    manual_test/alu_n_29
    SLICE_X55Y64         FDRE                                         r  manual_test/M_output_s_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.437    14.841    manual_test/clk_IBUF_BUFG
    SLICE_X55Y64         FDRE                                         r  manual_test/M_output_s_q_reg[4]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X55Y64         FDRE (Setup_fdre_C_D)        0.029    15.107    manual_test/M_output_s_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -11.534    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 manual_test/M_input_a_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_test/M_output_s_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 1.718ns (26.745%)  route 4.706ns (73.255%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.547     5.131    manual_test/clk_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  manual_test/M_input_a_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  manual_test/M_input_a_q_reg[15]/Q
                         net (fo=26, routed)          1.432     7.081    manual_test/M_input_a_q[15]
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.146     7.227 r  manual_test/M_output_s_q[9]_i_9/O
                         net (fo=2, routed)           0.831     8.058    manual_test/M_output_s_q[9]_i_9_n_0
    SLICE_X63Y65         LUT3 (Prop_lut3_I0_O)        0.356     8.414 r  manual_test/M_output_s_q[7]_i_7/O
                         net (fo=2, routed)           0.835     9.249    manual_test/M_output_s_q[7]_i_7_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I0_O)        0.326     9.575 r  manual_test/M_output_s_q[6]_i_5/O
                         net (fo=1, routed)           0.441    10.016    manual_test/M_output_s_q[6]_i_5_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.140 r  manual_test/M_output_s_q[6]_i_4/O
                         net (fo=1, routed)           0.571    10.710    manual_test/alu/adder/M_output_s_q_reg[6]_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.834 f  manual_test/alu/adder/M_output_s_q[6]_i_3/O
                         net (fo=1, routed)           0.596    11.431    manual_test/alu/adder/M_output_s_q[6]_i_3_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I4_O)        0.124    11.555 r  manual_test/alu/adder/M_output_s_q[6]_i_1/O
                         net (fo=1, routed)           0.000    11.555    manual_test/alu_n_27
    SLICE_X56Y64         FDRE                                         r  manual_test/M_output_s_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.438    14.842    manual_test/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  manual_test/M_output_s_q_reg[6]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X56Y64         FDRE (Setup_fdre_C_D)        0.077    15.155    manual_test/M_output_s_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 manual_test/alu/adder/add0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_test/M_output_s_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 4.381ns (69.512%)  route 1.921ns (30.488%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.641     5.225    manual_test/alu/adder/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  manual_test/alu/adder/add0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.234 r  manual_test/alu/adder/add0/P[3]
                         net (fo=1, routed)           0.751     9.985    manual_test/alu/adder/add0_n_102
    SLICE_X57Y63         LUT5 (Prop_lut5_I1_O)        0.124    10.109 r  manual_test/alu/adder/M_output_s_q[3]_i_5/O
                         net (fo=1, routed)           0.763    10.872    manual_test/alu/adder/M_output_s_q[3]_i_5_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I5_O)        0.124    10.996 f  manual_test/alu/adder/M_output_s_q[3]_i_2/O
                         net (fo=1, routed)           0.407    11.403    manual_test/alu/adder/M_output_s_q[3]_i_2_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.527 r  manual_test/alu/adder/M_output_s_q[3]_i_1/O
                         net (fo=1, routed)           0.000    11.527    manual_test/alu_n_30
    SLICE_X59Y64         FDRE                                         r  manual_test/M_output_s_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.503    14.907    manual_test/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  manual_test/M_output_s_q_reg[3]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X59Y64         FDRE (Setup_fdre_C_D)        0.031    15.161    manual_test/M_output_s_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 manual_test/M_input_a_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_test/M_output_s_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 1.693ns (27.298%)  route 4.509ns (72.701%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.552     5.136    manual_test/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  manual_test/M_input_a_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  manual_test/M_input_a_q_reg[2]/Q
                         net (fo=10, routed)          1.671     7.263    manual_test/M_input_a_q[2]
    SLICE_X60Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  manual_test/M_output_s_q[14]_i_10/O
                         net (fo=1, routed)           0.821     8.208    manual_test/M_output_s_q[14]_i_10_n_0
    SLICE_X60Y68         LUT3 (Prop_lut3_I2_O)        0.150     8.358 r  manual_test/M_output_s_q[14]_i_6/O
                         net (fo=2, routed)           0.582     8.940    manual_test/M_output_s_q[14]_i_6_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I4_O)        0.328     9.268 r  manual_test/M_output_s_q[15]_i_7/O
                         net (fo=1, routed)           0.000     9.268    manual_test/M_output_s_q[15]_i_7_n_0
    SLICE_X59Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.480 r  manual_test/M_output_s_q_reg[15]_i_6/O
                         net (fo=1, routed)           0.765    10.245    manual_test/alu/adder/M_output_s_q_reg[15]_2
    SLICE_X56Y68         LUT6 (Prop_lut6_I5_O)        0.299    10.544 r  manual_test/alu/adder/M_output_s_q[15]_i_4/O
                         net (fo=1, routed)           0.670    11.214    manual_test/alu/adder/M_output_s_q[15]_i_4_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.338 r  manual_test/alu/adder/M_output_s_q[15]_i_1/O
                         net (fo=1, routed)           0.000    11.338    manual_test/alu_n_18
    SLICE_X56Y68         FDRE                                         r  manual_test/M_output_s_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.433    14.837    manual_test/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  manual_test/M_output_s_q_reg[15]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)        0.081    15.141    manual_test/M_output_s_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 manual_test/alu/adder/add0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_test/M_output_s_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 4.257ns (69.838%)  route 1.838ns (30.162%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.641     5.225    manual_test/alu/adder/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  manual_test/alu/adder/add0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.234 r  manual_test/alu/adder/add0/P[11]
                         net (fo=1, routed)           1.168    10.402    manual_test/alu/adder/add0_n_94
    SLICE_X54Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.526 f  manual_test/alu/adder/M_output_s_q[11]_i_3/O
                         net (fo=1, routed)           0.670    11.196    manual_test/alu/adder/M_output_s_q[11]_i_3_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.320 r  manual_test/alu/adder/M_output_s_q[11]_i_1/O
                         net (fo=1, routed)           0.000    11.320    manual_test/alu_n_22
    SLICE_X54Y67         FDRE                                         r  manual_test/M_output_s_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.434    14.838    manual_test/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  manual_test/M_output_s_q_reg[11]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X54Y67         FDRE (Setup_fdre_C_D)        0.081    15.156    manual_test/M_output_s_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 manual_test/M_input_b_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_test/M_output_s_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 1.498ns (24.956%)  route 4.505ns (75.044%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.552     5.136    manual_test/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  manual_test/M_input_b_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  manual_test/M_input_b_q_reg[2]/Q
                         net (fo=57, routed)          1.470     7.124    manual_test/M_input_b_q[2]
    SLICE_X63Y67         LUT5 (Prop_lut5_I1_O)        0.124     7.248 r  manual_test/M_output_s_q[10]_i_9/O
                         net (fo=2, routed)           0.834     8.082    manual_test/M_output_s_q[10]_i_9_n_0
    SLICE_X63Y65         LUT3 (Prop_lut3_I0_O)        0.152     8.234 r  manual_test/M_output_s_q[8]_i_7/O
                         net (fo=2, routed)           0.707     8.941    manual_test/M_output_s_q[8]_i_7_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I0_O)        0.332     9.273 r  manual_test/M_output_s_q[7]_i_5/O
                         net (fo=1, routed)           0.447     9.720    manual_test/M_output_s_q[7]_i_5_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.844 r  manual_test/M_output_s_q[7]_i_4/O
                         net (fo=1, routed)           0.531    10.374    manual_test/alu/adder/M_output_s_q_reg[7]_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.498 f  manual_test/alu/adder/M_output_s_q[7]_i_3/O
                         net (fo=1, routed)           0.517    11.015    manual_test/alu/adder/M_output_s_q[7]_i_3_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124    11.139 r  manual_test/alu/adder/M_output_s_q[7]_i_1/O
                         net (fo=1, routed)           0.000    11.139    manual_test/alu_n_26
    SLICE_X58Y66         FDRE                                         r  manual_test/M_output_s_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.501    14.905    manual_test/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  manual_test/M_output_s_q_reg[7]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X58Y66         FDRE (Setup_fdre_C_D)        0.031    15.159    manual_test/M_output_s_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 button_cond_gen_0[2].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_test/M_input_b_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 1.072ns (20.234%)  route 4.226ns (79.766%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.607     5.191    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.456     5.647 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.823     6.470    button_cond_gen_0[2].button_cond/M_ctr_q_reg[15]
    SLICE_X60Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.594 f  button_cond_gen_0[2].button_cond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.586     7.180    button_cond_gen_0[2].button_cond/M_last_q_i_5__0_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.304 f  button_cond_gen_0[2].button_cond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.415     7.719    button_cond_gen_0[2].button_cond/M_last_q_i_3__0_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.843 r  button_cond_gen_0[2].button_cond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.425     8.269    button_detector_gen_0[2].button_detector/M_button_cond_out[0]
    SLICE_X60Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.393 f  button_detector_gen_0[2].button_detector/M_input_alufn_q[5]_i_4/O
                         net (fo=9, routed)           1.045     9.438    manual_test/alu/adder/add0_0
    SLICE_X58Y67         LUT2 (Prop_lut2_I1_O)        0.120     9.558 r  manual_test/alu/adder/M_input_b_q[15]_i_1/O
                         net (fo=17, routed)          0.931    10.489    manual_test/alu_n_1
    SLICE_X57Y65         FDRE                                         r  manual_test/M_input_b_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.437    14.841    manual_test/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  manual_test/M_input_b_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y65         FDRE (Setup_fdre_C_CE)      -0.408    14.656    manual_test/M_input_b_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  4.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 button_detector_gen_0[0].button_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_test_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.506    button_detector_gen_0[0].button_detector/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  button_detector_gen_0[0].button_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  button_detector_gen_0[0].button_detector/M_last_q_reg/Q
                         net (fo=1, routed)           0.087     1.734    button_cond_gen_0[0].button_cond/M_last_q
    SLICE_X56Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.779 r  button_cond_gen_0[0].button_cond/M_test_q_i_1/O
                         net (fo=1, routed)           0.000     1.779    button_cond_gen_0[0].button_cond_n_1
    SLICE_X56Y63         FDRE                                         r  M_test_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.829     2.019    clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  M_test_q_reg/C
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y63         FDRE (Hold_fdre_C_D)         0.120     1.639    M_test_q_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 manual_test/M_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_test/M_input_alufn_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.020%)  route 0.155ns (44.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.586     1.530    manual_test/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  manual_test/M_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 f  manual_test/M_controller_q_reg[0]/Q
                         net (fo=21, routed)          0.155     1.825    manual_test/Q[0]
    SLICE_X58Y67         LUT2 (Prop_lut2_I1_O)        0.048     1.873 r  manual_test/M_input_alufn_q[5]_i_3/O
                         net (fo=1, routed)           0.000     1.873    manual_test/M_input_alufn_q[5]_i_3_n_0
    SLICE_X58Y67         FDRE                                         r  manual_test/M_input_alufn_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.854     2.043    manual_test/clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  manual_test/M_input_alufn_q_reg[5]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X58Y67         FDRE (Hold_fdre_C_D)         0.107     1.650    manual_test/M_input_alufn_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 manual_test/M_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_test/M_input_alufn_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.586     1.530    manual_test/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  manual_test/M_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 f  manual_test/M_controller_q_reg[0]/Q
                         net (fo=21, routed)          0.155     1.825    manual_test/Q[0]
    SLICE_X58Y67         LUT2 (Prop_lut2_I1_O)        0.045     1.870 r  manual_test/M_input_alufn_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.870    manual_test/M_input_alufn_q[4]_i_1_n_0
    SLICE_X58Y67         FDRE                                         r  manual_test/M_input_alufn_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.854     2.043    manual_test/clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  manual_test/M_input_alufn_q_reg[4]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X58Y67         FDRE (Hold_fdre_C_D)         0.091     1.634    manual_test/M_input_alufn_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.847    reset_cond/M_stage_d[1]
    SLICE_X59Y54         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X59Y54         FDSE (Hold_fdse_C_D)         0.066     1.602    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 manual_test/M_input_alufn_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_test/M_output_v_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.986%)  route 0.179ns (49.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.586     1.530    manual_test/clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  manual_test/M_input_alufn_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  manual_test/M_input_alufn_q_reg[4]/Q
                         net (fo=20, routed)          0.179     1.850    manual_test/alu/adder/M_output_z_q_reg[3]
    SLICE_X59Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  manual_test/alu/adder/M_output_v_q_i_1/O
                         net (fo=1, routed)           0.000     1.895    manual_test/alu_n_35
    SLICE_X59Y66         FDRE                                         r  manual_test/M_output_v_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.855     2.044    manual_test/clk_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  manual_test/M_output_v_q_reg/C
                         clock pessimism             -0.500     1.545    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.091     1.636    manual_test/M_output_v_q_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 button_cond_gen_0[2].button_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[2].button_cond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.582     1.526    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.784    button_cond_gen_0[2].button_cond/M_ctr_q_reg[7]
    SLICE_X61Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.892    button_cond_gen_0[2].button_cond/M_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X61Y71         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.850     2.039    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.105     1.631    button_cond_gen_0[2].button_cond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 button_cond_gen_0[1].button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[1].button_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.580     1.524    button_cond_gen_0[1].button_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.783    button_cond_gen_0[1].button_cond/M_ctr_q_reg[19]
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.891    button_cond_gen_0[1].button_cond/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X65Y74         FDRE                                         r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.847     2.037    button_cond_gen_0[1].button_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.105     1.629    button_cond_gen_0[1].button_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 button_cond_gen_0[2].button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[2].button_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.579     1.523    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.782    button_cond_gen_0[2].button_cond/M_ctr_q_reg[19]
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.890    button_cond_gen_0[2].button_cond/M_ctr_q_reg[16]_i_1__1_n_4
    SLICE_X61Y74         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.845     2.035    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.513     1.523    
    SLICE_X61Y74         FDRE (Hold_fdre_C_D)         0.105     1.628    button_cond_gen_0[2].button_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_cond_gen_0[2].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[2].button_cond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.582     1.526    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.786    button_cond_gen_0[2].button_cond/M_ctr_q_reg[11]
    SLICE_X61Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.894    button_cond_gen_0[2].button_cond/M_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X61Y72         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.849     2.038    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X61Y72         FDRE (Hold_fdre_C_D)         0.105     1.631    button_cond_gen_0[2].button_cond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_cond_gen_0[1].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[1].button_cond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.583     1.527    button_cond_gen_0[1].button_cond/clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.787    button_cond_gen_0[1].button_cond/M_ctr_q_reg[11]
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.895    button_cond_gen_0[1].button_cond/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X65Y72         FDRE                                         r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.850     2.040    button_cond_gen_0[1].button_cond/clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.105     1.632    button_cond_gen_0[1].button_cond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y63   M_test_q_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X59Y54   reset_cond/M_stage_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X59Y54   reset_cond/M_stage_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58   reset_cond/M_stage_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58   reset_cond/M_stage_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y65   seg/ctr/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y67   seg/ctr/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y67   seg/ctr/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y67   seg/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   M_test_q_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y54   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y54   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y65   seg/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y65   seg/ctr/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y65   seg/ctr/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y65   seg/ctr/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   slowclock/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   slowclock/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   slowclock/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   M_test_q_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y54   reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y54   reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   slowclock/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y58   slowclock/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y58   slowclock/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   slowclock/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   slowclock/M_ctr_q_reg[2]/C



