============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 01 2024  05:24:11 pm
  Module:                 uart_can_bridge
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (429 ps) Setup Check with Pin can_rx_inst_bit_count_reg[5]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_bit_count_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_bit_count_reg[5]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1496                  
             Slack:=     429                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_bit_count_reg[0]/clk -       -       R     (arrival)            149    -     0     0       0    (-,-) 
  can_rx_inst_bit_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  g1732/z                          (u)     in_1->z F     unmapped_nand2         6 24.0     0   233     594    (-,-) 
  g1701/z                          (u)     in_1->z F     unmapped_or2           5 20.0     0   224     818    (-,-) 
  g1156/z                          (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1007    (-,-) 
  g1654/z                          (u)     in_0->z F     unmapped_or2           1  4.0     0   122    1129    (-,-) 
  g1655/z                          (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1252    (-,-) 
  g1488/z                          (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1374    (-,-) 
  g1484/z                          (u)     in_0->z R     unmapped_nand2         1  4.0     0   122    1496    (-,-) 
  can_rx_inst_bit_count_reg[5]/d   -       -       R     unmapped_d_flop        1    -     -     0    1496    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (452 ps) Setup Check with Pin can_rx_inst_bit_count_reg[6]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_bit_count_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_bit_count_reg[6]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1472                  
             Slack:=     452                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_bit_count_reg[0]/clk -       -       R     (arrival)            149    -     0     0       0    (-,-) 
  can_rx_inst_bit_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  g1732/z                          (u)     in_1->z F     unmapped_nand2         6 24.0     0   233     594    (-,-) 
  g1701/z                          (u)     in_1->z F     unmapped_or2           5 20.0     0   224     818    (-,-) 
  g1683/z                          (u)     in_1->z F     unmapped_or2           2  8.0     0   166     984    (-,-) 
  g1644/z                          (u)     in_0->z F     unmapped_or2           1  4.0     0   122    1106    (-,-) 
  g1645/z                          (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1228    (-,-) 
  g1492/z                          (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1350    (-,-) 
  g1481/z                          (u)     in_0->z R     unmapped_nand2         1  4.0     0   122    1472    (-,-) 
  can_rx_inst_bit_count_reg[6]/d   -       -       R     unmapped_d_flop        1    -     -     0    1472    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[106]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[106]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk     -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                          (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                          (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                          (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1668/z                          (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1503/z                          (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[106]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[105]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[105]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk     -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                          (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                          (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                          (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1666/z                          (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1506/z                          (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[105]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[104]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[104]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk     -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                          (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                          (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                          (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1664/z                          (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1509/z                          (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[104]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[103]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[103]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk     -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                          (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                          (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                          (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1662/z                          (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1512/z                          (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[103]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[102]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[102]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk     -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                          (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                          (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                          (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1660/z                          (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1515/z                          (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[102]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[101]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[101]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk     -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                          (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                          (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                          (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1658/z                          (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1518/z                          (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[101]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[100]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[100]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk     -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                          (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                          (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                          (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1656/z                          (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1521/z                          (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[100]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[99]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[99]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1640/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1524/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[99]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[98]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[98]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1634/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1527/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[98]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[97]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[97]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1628/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1530/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[97]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[96]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[96]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1622/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1533/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[96]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[95]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[95]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1616/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1536/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[95]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[94]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[94]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1610/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1539/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[94]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[93]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[93]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1604/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1542/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[93]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[92]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[92]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1598/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1545/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[92]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[91]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[91]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1592/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1548/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[91]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[90]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[90]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1586/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1551/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[90]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[89]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[89]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1580/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1554/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[89]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[88]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[88]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1574/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1557/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[88]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[87]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[87]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1568/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1560/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[87]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[86]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[86]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1563/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1562/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[86]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[85]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[85]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1566/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1561/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[85]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[84]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[84]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1569/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1559/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[84]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[83]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[83]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1572/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1558/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[83]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[82]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[82]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1575/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1556/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[82]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[81]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[81]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1578/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1555/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[81]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[80]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[80]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1581/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1553/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[80]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[79]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[79]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1584/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1552/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[79]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[78]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[78]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1587/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1550/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[78]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[77]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[77]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1590/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1549/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[77]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[76]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[76]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1593/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1547/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[76]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[75]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[75]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1596/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1546/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[75]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[74]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[74]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1599/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1544/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[74]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[73]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[73]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1602/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1543/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[73]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[72]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[72]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1605/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1541/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[72]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[71]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[71]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1608/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1540/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[71]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[70]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[70]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1611/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1538/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[70]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[69]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[69]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1614/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1537/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[69]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[68]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[68]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1617/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1535/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[68]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[67]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[67]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1620/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1534/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[67]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[66]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[66]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1623/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1532/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[66]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[65]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[65]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1626/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1531/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[65]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[64]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[64]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1629/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1529/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[64]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[63]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[63]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1632/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1528/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[63]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[62]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[62]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1635/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1526/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[62]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[61]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[61]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1638/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1525/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[61]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (523 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[60]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_shift_reg_reg[60]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk    -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                         (u)     in_1->z F     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                         (u)     in_0->z F     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                         (u)     in_0->z R     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1641/z                         (u)     in_0->z F     unmapped_nand2         1   4.0     0   122    1280    (-,-) 
  g1523/z                         (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_shift_reg_reg[60]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (523 ps) Setup Check with Pin can_rx_inst_bit_count_reg[4]/clk->d
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) can_rx_inst_bit_count_reg[4]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1402                  
             Slack:=     523                  

#------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[1]/clk   -       -       R     (arrival)            149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[1]/q     (u)     clk->q  R     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1731/z                        (u)     in_1->z R     unmapped_or2           3  12.0     0   189     550    (-,-) 
  g1695/z                        (u)     in_0->z R     unmapped_or2           4  16.0     0   211     761    (-,-) 
  g1676/z                        (u)     in_0->z F     unmapped_complex2    101 404.0     0   396    1158    (-,-) 
  g1585/z                        (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1280    (-,-) 
  g1478/z                        (u)     in_0->z R     unmapped_nand2         1   4.0     0   122    1402    (-,-) 
  can_rx_inst_bit_count_reg[4]/d -       -       R     unmapped_d_flop        1     -     -     0    1402    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

