Analysis & Synthesis report for music
Thu Jun 01 23:40:23 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |music|Electric_Piano:inst1|Array_KeyBoard:u1|c_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Parameter Settings for User Entity Instance: Electric_Piano:inst1|Array_KeyBoard:u1
 14. Parameter Settings for User Entity Instance: Electric_Piano:inst1|Beeper:u2|PWM:u2
 15. Parameter Settings for User Entity Instance: PLL20:inst|altpll:altpll_component
 16. altpll Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "Electric_Piano:inst1|Beeper:u2|PWM:u2"
 18. Port Connectivity Checks: "Electric_Piano:inst1|Array_KeyBoard:u1"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 01 23:40:23 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; music                                       ;
; Top-level Entity Name              ; music                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 323                                         ;
;     Total combinational functions  ; 302                                         ;
;     Dedicated logic registers      ; 128                                         ;
; Total registers                    ; 128                                         ;
; Total pins                         ; 31                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M02SCM153I7G     ;                    ;
; Top-level entity name                                            ; music              ; music              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+
; core/piano/mux2_2.v              ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/core/piano/mux2_2.v                    ;         ;
; core/piano/tone.v                ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/core/piano/tone.v                      ;         ;
; core/piano/PWM.v                 ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/core/piano/PWM.v                       ;         ;
; core/piano/Electric_Piano.v      ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/core/piano/Electric_Piano.v            ;         ;
; core/piano/Beeper.v              ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/core/piano/Beeper.v                    ;         ;
; core/piano/Array_KeyBoard.v      ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/core/piano/Array_KeyBoard.v            ;         ;
; core/DECL7S.v                    ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v                          ;         ;
; RAM78_2.v                        ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/RAM78_2.v                              ;         ;
; RAM78.v                          ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/RAM78.v                                ;         ;
; core/SPKER.v                     ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/core/SPKER.v                           ;         ;
; core/FDIV.v                      ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/core/FDIV.v                            ;         ;
; core/F_CODE.v                    ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/core/F_CODE.v                          ;         ;
; core/CNT138T.v                   ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/core/CNT138T.v                         ;         ;
; core/PLL20.v                     ; yes             ; User Wizard-Generated File         ; D:/intelFPGA_lite/18.1/code/music/core/PLL20.v                           ;         ;
; music.bdf                        ; yes             ; User Block Diagram/Schematic File  ; D:/intelFPGA_lite/18.1/code/music/music.bdf                              ;         ;
; core/mux2_1.v                    ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/core/mux2_1.v                          ;         ;
; core/DECL7S_2.v                  ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v                        ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/pll20_altpll.v                ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/18.1/code/music/db/pll20_altpll.v                      ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 323       ;
;                                             ;           ;
; Total combinational functions               ; 302       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 134       ;
;     -- 3 input functions                    ; 64        ;
;     -- <=2 input functions                  ; 104       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 220       ;
;     -- arithmetic mode                      ; 82        ;
;                                             ;           ;
; Total registers                             ; 128       ;
;     -- Dedicated logic registers            ; 128       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 31        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 90        ;
; Total fan-out                               ; 1436      ;
; Average fan-out                             ; 2.91      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                   ; Entity Name    ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------+----------------+--------------+
; |music                                 ; 302 (2)             ; 128 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 31   ; 0            ; 0          ; |music                                                                ; music          ; work         ;
;    |CNT138T:inst6|                     ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|CNT138T:inst6                                                  ; CNT138T        ; work         ;
;    |DECL7S:inst10|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|DECL7S:inst10                                                  ; DECL7S         ; work         ;
;    |Electric_Piano:inst1|              ; 165 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|Electric_Piano:inst1                                           ; Electric_Piano ; work         ;
;       |Array_KeyBoard:u1|              ; 59 (59)             ; 73 (73)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|Electric_Piano:inst1|Array_KeyBoard:u1                         ; Array_KeyBoard ; work         ;
;       |Beeper:u2|                      ; 106 (0)             ; 17 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|Electric_Piano:inst1|Beeper:u2                                 ; Beeper         ; work         ;
;          |PWM:u2|                      ; 48 (48)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|Electric_Piano:inst1|Beeper:u2|PWM:u2                          ; PWM            ; work         ;
;          |tone:u1|                     ; 58 (58)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|Electric_Piano:inst1|Beeper:u2|tone:u1                         ; tone           ; work         ;
;    |FDIV:inst3|                        ; 12 (12)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|FDIV:inst3                                                     ; FDIV           ; work         ;
;    |F_CODE:inst4|                      ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|F_CODE:inst4                                                   ; F_CODE         ; work         ;
;    |PLL20:inst|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|PLL20:inst                                                     ; PLL20          ; work         ;
;       |altpll:altpll_component|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|PLL20:inst|altpll:altpll_component                             ; altpll         ; work         ;
;          |PLL20_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|PLL20:inst|altpll:altpll_component|PLL20_altpll:auto_generated ; PLL20_altpll   ; work         ;
;    |RAM78:inst11|                      ; 43 (43)             ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|RAM78:inst11                                                   ; RAM78          ; work         ;
;    |RAM78_2:inst12|                    ; 28 (28)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|RAM78_2:inst12                                                 ; RAM78_2        ; work         ;
;    |SPKER:inst9|                       ; 15 (15)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|SPKER:inst9                                                    ; SPKER          ; work         ;
;    |mux2_1:inst13|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|mux2_1:inst13                                                  ; mux2_1         ; work         ;
;    |mux2_2:inst15|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |music|mux2_2:inst15                                                  ; mux2_2         ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |music|PLL20:inst ; core/PLL20.v    ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |music|Electric_Piano:inst1|Array_KeyBoard:u1|c_state              ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; c_state.STATE3 ; c_state.STATE2 ; c_state.STATE1 ; c_state.STATE0 ;
+----------------+----------------+----------------+----------------+----------------+
; c_state.STATE0 ; 0              ; 0              ; 0              ; 0              ;
; c_state.STATE1 ; 0              ; 0              ; 1              ; 1              ;
; c_state.STATE2 ; 0              ; 1              ; 0              ; 1              ;
; c_state.STATE3 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+--------------------------------------------------+----------------------------------------+
; Register name                                    ; Reason for Removal                     ;
+--------------------------------------------------+----------------------------------------+
; RAM78_2:inst12|Q[3]                              ; Stuck at GND due to stuck port data_in ;
; Electric_Piano:inst1|Array_KeyBoard:u1|c_state~4 ; Lost fanout                            ;
; Electric_Piano:inst1|Array_KeyBoard:u1|c_state~5 ; Lost fanout                            ;
; Total Number of Removed Registers = 3            ;                                        ;
+--------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 128   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 108   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 48    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; Electric_Piano:inst1|Beeper:u2|PWM:u2|cnt[0]       ; 3       ;
; Electric_Piano:inst1|Beeper:u2|PWM:u2|pwm_out      ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|row[3]      ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|row[2]      ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|row[1]      ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[2]  ; 3       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[1]  ; 6       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[12] ; 3       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[14] ; 5       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[13] ; 5       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[11] ; 5       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[8]  ; 6       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[10] ; 4       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[9]  ; 7       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[15] ; 7       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[0]  ; 7       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[4]  ; 3       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[6]  ; 5       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[5]  ; 5       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[3]  ; 5       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_out[7]  ; 7       ;
; FDIV:inst3|FULL                                    ; 15      ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[2]    ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[2]      ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[1]    ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[1]      ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[12]   ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[12]     ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[14]   ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[14]     ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[13]   ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[13]     ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[11]   ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[11]     ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[8]    ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[8]      ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[10]   ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[10]     ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[9]    ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[9]      ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[15]   ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[15]     ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[0]    ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[0]      ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[4]    ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[4]      ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[6]    ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[6]      ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[5]    ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[5]      ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[3]    ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[3]      ; 2       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key_r[7]    ; 1       ;
; Electric_Piano:inst1|Array_KeyBoard:u1|key[7]      ; 2       ;
; Total number of inverted registers = 54            ;         ;
+----------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Electric_Piano:inst1|Array_KeyBoard:u1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; CNT_200HZ      ; 60000 ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Electric_Piano:inst1|Beeper:u2|PWM:u2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL20:inst|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------+
; Parameter Name                ; Value                   ; Type                  ;
+-------------------------------+-------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped               ;
; PLL_TYPE                      ; AUTO                    ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL20 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped               ;
; SCAN_CHAIN                    ; LONG                    ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 83333                   ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped               ;
; LOCK_HIGH                     ; 1                       ; Untyped               ;
; LOCK_LOW                      ; 1                       ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped               ;
; SKIP_VCO                      ; OFF                     ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped               ;
; BANDWIDTH                     ; 0                       ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped               ;
; DOWN_SPREAD                   ; 0                       ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                       ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK1_DIVIDE_BY                ; 12                      ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 6000                    ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped               ;
; DPA_DIVIDER                   ; 0                       ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped               ;
; VCO_MIN                       ; 0                       ; Untyped               ;
; VCO_MAX                       ; 0                       ; Untyped               ;
; VCO_CENTER                    ; 0                       ; Untyped               ;
; PFD_MIN                       ; 0                       ; Untyped               ;
; PFD_MAX                       ; 0                       ; Untyped               ;
; M_INITIAL                     ; 0                       ; Untyped               ;
; M                             ; 0                       ; Untyped               ;
; N                             ; 1                       ; Untyped               ;
; M2                            ; 1                       ; Untyped               ;
; N2                            ; 1                       ; Untyped               ;
; SS                            ; 1                       ; Untyped               ;
; C0_HIGH                       ; 0                       ; Untyped               ;
; C1_HIGH                       ; 0                       ; Untyped               ;
; C2_HIGH                       ; 0                       ; Untyped               ;
; C3_HIGH                       ; 0                       ; Untyped               ;
; C4_HIGH                       ; 0                       ; Untyped               ;
; C5_HIGH                       ; 0                       ; Untyped               ;
; C6_HIGH                       ; 0                       ; Untyped               ;
; C7_HIGH                       ; 0                       ; Untyped               ;
; C8_HIGH                       ; 0                       ; Untyped               ;
; C9_HIGH                       ; 0                       ; Untyped               ;
; C0_LOW                        ; 0                       ; Untyped               ;
; C1_LOW                        ; 0                       ; Untyped               ;
; C2_LOW                        ; 0                       ; Untyped               ;
; C3_LOW                        ; 0                       ; Untyped               ;
; C4_LOW                        ; 0                       ; Untyped               ;
; C5_LOW                        ; 0                       ; Untyped               ;
; C6_LOW                        ; 0                       ; Untyped               ;
; C7_LOW                        ; 0                       ; Untyped               ;
; C8_LOW                        ; 0                       ; Untyped               ;
; C9_LOW                        ; 0                       ; Untyped               ;
; C0_INITIAL                    ; 0                       ; Untyped               ;
; C1_INITIAL                    ; 0                       ; Untyped               ;
; C2_INITIAL                    ; 0                       ; Untyped               ;
; C3_INITIAL                    ; 0                       ; Untyped               ;
; C4_INITIAL                    ; 0                       ; Untyped               ;
; C5_INITIAL                    ; 0                       ; Untyped               ;
; C6_INITIAL                    ; 0                       ; Untyped               ;
; C7_INITIAL                    ; 0                       ; Untyped               ;
; C8_INITIAL                    ; 0                       ; Untyped               ;
; C9_INITIAL                    ; 0                       ; Untyped               ;
; C0_MODE                       ; BYPASS                  ; Untyped               ;
; C1_MODE                       ; BYPASS                  ; Untyped               ;
; C2_MODE                       ; BYPASS                  ; Untyped               ;
; C3_MODE                       ; BYPASS                  ; Untyped               ;
; C4_MODE                       ; BYPASS                  ; Untyped               ;
; C5_MODE                       ; BYPASS                  ; Untyped               ;
; C6_MODE                       ; BYPASS                  ; Untyped               ;
; C7_MODE                       ; BYPASS                  ; Untyped               ;
; C8_MODE                       ; BYPASS                  ; Untyped               ;
; C9_MODE                       ; BYPASS                  ; Untyped               ;
; C0_PH                         ; 0                       ; Untyped               ;
; C1_PH                         ; 0                       ; Untyped               ;
; C2_PH                         ; 0                       ; Untyped               ;
; C3_PH                         ; 0                       ; Untyped               ;
; C4_PH                         ; 0                       ; Untyped               ;
; C5_PH                         ; 0                       ; Untyped               ;
; C6_PH                         ; 0                       ; Untyped               ;
; C7_PH                         ; 0                       ; Untyped               ;
; C8_PH                         ; 0                       ; Untyped               ;
; C9_PH                         ; 0                       ; Untyped               ;
; L0_HIGH                       ; 1                       ; Untyped               ;
; L1_HIGH                       ; 1                       ; Untyped               ;
; G0_HIGH                       ; 1                       ; Untyped               ;
; G1_HIGH                       ; 1                       ; Untyped               ;
; G2_HIGH                       ; 1                       ; Untyped               ;
; G3_HIGH                       ; 1                       ; Untyped               ;
; E0_HIGH                       ; 1                       ; Untyped               ;
; E1_HIGH                       ; 1                       ; Untyped               ;
; E2_HIGH                       ; 1                       ; Untyped               ;
; E3_HIGH                       ; 1                       ; Untyped               ;
; L0_LOW                        ; 1                       ; Untyped               ;
; L1_LOW                        ; 1                       ; Untyped               ;
; G0_LOW                        ; 1                       ; Untyped               ;
; G1_LOW                        ; 1                       ; Untyped               ;
; G2_LOW                        ; 1                       ; Untyped               ;
; G3_LOW                        ; 1                       ; Untyped               ;
; E0_LOW                        ; 1                       ; Untyped               ;
; E1_LOW                        ; 1                       ; Untyped               ;
; E2_LOW                        ; 1                       ; Untyped               ;
; E3_LOW                        ; 1                       ; Untyped               ;
; L0_INITIAL                    ; 1                       ; Untyped               ;
; L1_INITIAL                    ; 1                       ; Untyped               ;
; G0_INITIAL                    ; 1                       ; Untyped               ;
; G1_INITIAL                    ; 1                       ; Untyped               ;
; G2_INITIAL                    ; 1                       ; Untyped               ;
; G3_INITIAL                    ; 1                       ; Untyped               ;
; E0_INITIAL                    ; 1                       ; Untyped               ;
; E1_INITIAL                    ; 1                       ; Untyped               ;
; E2_INITIAL                    ; 1                       ; Untyped               ;
; E3_INITIAL                    ; 1                       ; Untyped               ;
; L0_MODE                       ; BYPASS                  ; Untyped               ;
; L1_MODE                       ; BYPASS                  ; Untyped               ;
; G0_MODE                       ; BYPASS                  ; Untyped               ;
; G1_MODE                       ; BYPASS                  ; Untyped               ;
; G2_MODE                       ; BYPASS                  ; Untyped               ;
; G3_MODE                       ; BYPASS                  ; Untyped               ;
; E0_MODE                       ; BYPASS                  ; Untyped               ;
; E1_MODE                       ; BYPASS                  ; Untyped               ;
; E2_MODE                       ; BYPASS                  ; Untyped               ;
; E3_MODE                       ; BYPASS                  ; Untyped               ;
; L0_PH                         ; 0                       ; Untyped               ;
; L1_PH                         ; 0                       ; Untyped               ;
; G0_PH                         ; 0                       ; Untyped               ;
; G1_PH                         ; 0                       ; Untyped               ;
; G2_PH                         ; 0                       ; Untyped               ;
; G3_PH                         ; 0                       ; Untyped               ;
; E0_PH                         ; 0                       ; Untyped               ;
; E1_PH                         ; 0                       ; Untyped               ;
; E2_PH                         ; 0                       ; Untyped               ;
; E3_PH                         ; 0                       ; Untyped               ;
; M_PH                          ; 0                       ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped               ;
; CLK0_COUNTER                  ; G0                      ; Untyped               ;
; CLK1_COUNTER                  ; G0                      ; Untyped               ;
; CLK2_COUNTER                  ; G0                      ; Untyped               ;
; CLK3_COUNTER                  ; G0                      ; Untyped               ;
; CLK4_COUNTER                  ; G0                      ; Untyped               ;
; CLK5_COUNTER                  ; G0                      ; Untyped               ;
; CLK6_COUNTER                  ; E0                      ; Untyped               ;
; CLK7_COUNTER                  ; E1                      ; Untyped               ;
; CLK8_COUNTER                  ; E2                      ; Untyped               ;
; CLK9_COUNTER                  ; E3                      ; Untyped               ;
; L0_TIME_DELAY                 ; 0                       ; Untyped               ;
; L1_TIME_DELAY                 ; 0                       ; Untyped               ;
; G0_TIME_DELAY                 ; 0                       ; Untyped               ;
; G1_TIME_DELAY                 ; 0                       ; Untyped               ;
; G2_TIME_DELAY                 ; 0                       ; Untyped               ;
; G3_TIME_DELAY                 ; 0                       ; Untyped               ;
; E0_TIME_DELAY                 ; 0                       ; Untyped               ;
; E1_TIME_DELAY                 ; 0                       ; Untyped               ;
; E2_TIME_DELAY                 ; 0                       ; Untyped               ;
; E3_TIME_DELAY                 ; 0                       ; Untyped               ;
; M_TIME_DELAY                  ; 0                       ; Untyped               ;
; N_TIME_DELAY                  ; 0                       ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped               ;
; ENABLE0_COUNTER               ; L0                      ; Untyped               ;
; ENABLE1_COUNTER               ; L0                      ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped               ;
; LOOP_FILTER_C                 ; 5                       ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped               ;
; VCO_POST_SCALE                ; 0                       ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                  ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK0                     ; PORT_USED               ; Untyped               ;
; PORT_CLK1                     ; PORT_USED               ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped               ;
; M_TEST_SOURCE                 ; 5                       ; Untyped               ;
; C0_TEST_SOURCE                ; 5                       ; Untyped               ;
; C1_TEST_SOURCE                ; 5                       ; Untyped               ;
; C2_TEST_SOURCE                ; 5                       ; Untyped               ;
; C3_TEST_SOURCE                ; 5                       ; Untyped               ;
; C4_TEST_SOURCE                ; 5                       ; Untyped               ;
; C5_TEST_SOURCE                ; 5                       ; Untyped               ;
; C6_TEST_SOURCE                ; 5                       ; Untyped               ;
; C7_TEST_SOURCE                ; 5                       ; Untyped               ;
; C8_TEST_SOURCE                ; 5                       ; Untyped               ;
; C9_TEST_SOURCE                ; 5                       ; Untyped               ;
; CBXI_PARAMETER                ; PLL20_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped               ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped               ;
; DEVICE_FAMILY                 ; MAX 10                  ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE        ;
+-------------------------------+-------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; PLL20:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Electric_Piano:inst1|Beeper:u2|PWM:u2" ;
+----------+-------+----------+-------------------------------------+
; Port     ; Type  ; Severity ; Details                             ;
+----------+-------+----------+-------------------------------------+
; duty[15] ; Input ; Info     ; Stuck at GND                        ;
+----------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Electric_Piano:inst1|Array_KeyBoard:u1"                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; key_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_ff         ; 128                         ;
;     CLR               ; 28                          ;
;     CLR SCLR          ; 16                          ;
;     CLR SLD           ; 16                          ;
;     ENA CLR           ; 48                          ;
;     SLD               ; 11                          ;
;     plain             ; 9                           ;
; cycloneiii_lcell_comb ; 312                         ;
;     arith             ; 82                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 31                          ;
;     normal            ; 230                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 33                          ;
;         4 data inputs ; 134                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 11.80                       ;
; Average LUT depth     ; 4.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 01 23:40:14 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off music -c music
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file core/piano/mux2_2.v
    Info (12023): Found entity 1: mux2_2 File: D:/intelFPGA_lite/18.1/code/music/core/piano/mux2_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/piano/tone.v
    Info (12023): Found entity 1: tone File: D:/intelFPGA_lite/18.1/code/music/core/piano/tone.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/piano/pwm.v
    Info (12023): Found entity 1: PWM File: D:/intelFPGA_lite/18.1/code/music/core/piano/PWM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/piano/electric_piano.v
    Info (12023): Found entity 1: Electric_Piano File: D:/intelFPGA_lite/18.1/code/music/core/piano/Electric_Piano.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/piano/beeper.v
    Info (12023): Found entity 1: Beeper File: D:/intelFPGA_lite/18.1/code/music/core/piano/Beeper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/piano/array_keyboard.v
    Info (12023): Found entity 1: Array_KeyBoard File: D:/intelFPGA_lite/18.1/code/music/core/piano/Array_KeyBoard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/decl7s.v
    Info (12023): Found entity 1: DECL7S File: D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram78_2.v
    Info (12023): Found entity 1: RAM78_2 File: D:/intelFPGA_lite/18.1/code/music/RAM78_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram78.v
    Info (12023): Found entity 1: RAM78 File: D:/intelFPGA_lite/18.1/code/music/RAM78.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/spker.v
    Info (12023): Found entity 1: SPKER File: D:/intelFPGA_lite/18.1/code/music/core/SPKER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/fdiv.v
    Info (12023): Found entity 1: FDIV File: D:/intelFPGA_lite/18.1/code/music/core/FDIV.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/f_code.v
    Info (12023): Found entity 1: F_CODE File: D:/intelFPGA_lite/18.1/code/music/core/F_CODE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/cnt138t.v
    Info (12023): Found entity 1: CNT138T File: D:/intelFPGA_lite/18.1/code/music/core/CNT138T.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/pll20.v
    Info (12023): Found entity 1: PLL20 File: D:/intelFPGA_lite/18.1/code/music/core/PLL20.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file music.bdf
    Info (12023): Found entity 1: music
Info (12021): Found 1 design units, including 1 entities, in source file core/mux2_1.v
    Info (12023): Found entity 1: mux2_1 File: D:/intelFPGA_lite/18.1/code/music/core/mux2_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/decl7s_2.v
    Info (12023): Found entity 1: DECL7S_2 File: D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at FDIV.v(14): created implicit net for "DOUT" File: D:/intelFPGA_lite/18.1/code/music/core/FDIV.v Line: 14
Info (12127): Elaborating entity "music" for the top level hierarchy
Info (12128): Elaborating entity "mux2_2" for hierarchy "mux2_2:inst15"
Info (12128): Elaborating entity "Electric_Piano" for hierarchy "Electric_Piano:inst1"
Info (12128): Elaborating entity "Array_KeyBoard" for hierarchy "Electric_Piano:inst1|Array_KeyBoard:u1" File: D:/intelFPGA_lite/18.1/code/music/core/piano/Electric_Piano.v Line: 21
Info (12128): Elaborating entity "Beeper" for hierarchy "Electric_Piano:inst1|Beeper:u2" File: D:/intelFPGA_lite/18.1/code/music/core/piano/Electric_Piano.v Line: 30
Info (12128): Elaborating entity "tone" for hierarchy "Electric_Piano:inst1|Beeper:u2|tone:u1" File: D:/intelFPGA_lite/18.1/code/music/core/piano/Beeper.v Line: 15
Info (10264): Verilog HDL Case Statement information at tone.v(12): all case item expressions in this case statement are onehot File: D:/intelFPGA_lite/18.1/code/music/core/piano/tone.v Line: 12
Info (12128): Elaborating entity "PWM" for hierarchy "Electric_Piano:inst1|Beeper:u2|PWM:u2" File: D:/intelFPGA_lite/18.1/code/music/core/piano/Beeper.v Line: 29
Info (12128): Elaborating entity "SPKER" for hierarchy "SPKER:inst9"
Warning (10230): Verilog HDL assignment warning at SPKER.v(10): truncated value with size 32 to match size of target (11) File: D:/intelFPGA_lite/18.1/code/music/core/SPKER.v Line: 10
Info (12128): Elaborating entity "PLL20" for hierarchy "PLL20:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL20:inst|altpll:altpll_component" File: D:/intelFPGA_lite/18.1/code/music/core/PLL20.v Line: 94
Info (12130): Elaborated megafunction instantiation "PLL20:inst|altpll:altpll_component" File: D:/intelFPGA_lite/18.1/code/music/core/PLL20.v Line: 94
Info (12133): Instantiated megafunction "PLL20:inst|altpll:altpll_component" with the following parameter: File: D:/intelFPGA_lite/18.1/code/music/core/PLL20.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "6000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "12"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL20"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll20_altpll.v
    Info (12023): Found entity 1: PLL20_altpll File: D:/intelFPGA_lite/18.1/code/music/db/pll20_altpll.v Line: 29
Info (12128): Elaborating entity "PLL20_altpll" for hierarchy "PLL20:inst|altpll:altpll_component|PLL20_altpll:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "F_CODE" for hierarchy "F_CODE:inst4"
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux2_1:inst13"
Info (12128): Elaborating entity "RAM78" for hierarchy "RAM78:inst11"
Warning (10858): Verilog HDL warning at RAM78.v(6): object mem used but never assigned File: D:/intelFPGA_lite/18.1/code/music/RAM78.v Line: 6
Info (12128): Elaborating entity "FDIV" for hierarchy "FDIV:inst3"
Warning (10036): Verilog HDL or VHDL warning at FDIV.v(14): object "DOUT" assigned a value but never read File: D:/intelFPGA_lite/18.1/code/music/core/FDIV.v Line: 14
Warning (10230): Verilog HDL assignment warning at FDIV.v(10): truncated value with size 32 to match size of target (9) File: D:/intelFPGA_lite/18.1/code/music/core/FDIV.v Line: 10
Warning (10230): Verilog HDL assignment warning at FDIV.v(14): truncated value with size 9 to match size of target (1) File: D:/intelFPGA_lite/18.1/code/music/core/FDIV.v Line: 14
Info (12128): Elaborating entity "CNT138T" for hierarchy "CNT138T:inst6"
Warning (10230): Verilog HDL assignment warning at CNT138T.v(9): truncated value with size 32 to match size of target (8) File: D:/intelFPGA_lite/18.1/code/music/core/CNT138T.v Line: 9
Info (12128): Elaborating entity "RAM78_2" for hierarchy "RAM78_2:inst12"
Warning (10858): Verilog HDL warning at RAM78_2.v(6): object mem used but never assigned File: D:/intelFPGA_lite/18.1/code/music/RAM78_2.v Line: 6
Info (12128): Elaborating entity "DECL7S_2" for hierarchy "DECL7S_2:inst14"
Warning (10030): Net "seg.data_a" at DECL7S_2.v(4) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v Line: 4
Warning (10030): Net "seg.waddr_a" at DECL7S_2.v(4) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v Line: 4
Warning (10030): Net "seg.we_a" at DECL7S_2.v(4) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v Line: 4
Info (12128): Elaborating entity "DECL7S" for hierarchy "DECL7S:inst10"
Warning (10030): Net "seg.data_a" at DECL7S.v(4) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v Line: 4
Warning (10030): Net "seg.waddr_a" at DECL7S.v(4) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v Line: 4
Warning (10030): Net "seg.we_a" at DECL7S.v(4) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v Line: 4
Warning (113016): Width of data items in "MXBC_music.mif" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory.  File: D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif Line: 7
Warning (113028): 127 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif Line: 1
    Warning (113027): Addresses ranging from 129 to 255 are not initialized File: D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif Line: 1
Warning (113028): 127 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/intelFPGA_lite/18.1/code/music/MXBC_H_music.mif Line: 1
    Warning (113027): Addresses ranging from 129 to 255 are not initialized File: D:/intelFPGA_lite/18.1/code/music/MXBC_H_music.mif Line: 1
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276013): RAM logic "DECL7S_2:inst14|seg" is uninferred because MIF is not supported for the selected family File: D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v Line: 4
    Info (276013): RAM logic "DECL7S:inst10|seg" is uninferred because MIF is not supported for the selected family File: D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v Line: 4
    Info (276013): RAM logic "RAM78_2:inst12|mem" is uninferred because MIF is not supported for the selected family File: D:/intelFPGA_lite/18.1/code/music/RAM78_2.v Line: 6
    Info (276013): RAM logic "RAM78:inst11|mem" is uninferred because MIF is not supported for the selected family File: D:/intelFPGA_lite/18.1/code/music/RAM78.v Line: 6
Info (13000): Registers with preset signals will power-up high File: D:/intelFPGA_lite/18.1/code/music/core/piano/PWM.v Line: 11
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED_0[8]" is stuck at GND
    Warning (13410): Pin "LED_0[7]" is stuck at GND
    Warning (13410): Pin "LED_0[6]" is stuck at GND
    Warning (13410): Pin "LED_0[2]" is stuck at VCC
    Warning (13410): Pin "LED_0[1]" is stuck at VCC
    Warning (13410): Pin "LED_1[8]" is stuck at GND
    Warning (13410): Pin "LED_1[7]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/intelFPGA_lite/18.1/code/music/output_files/music.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 356 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 324 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4843 megabytes
    Info: Processing ended: Thu Jun 01 23:40:23 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/intelFPGA_lite/18.1/code/music/output_files/music.map.smsg.


