// Seed: 355218464
module module_0 (
    output wire  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wand  id_3,
    input  wand  id_4
);
  assign id_0 = ((id_4 ^ 1));
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    output wand id_7,
    output tri1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input tri id_11,
    output tri id_12,
    output tri0 id_13,
    output tri1 id_14,
    input wand id_15
);
  wire  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  module_0(
      id_8, id_6, id_6, id_12, id_15
  );
endmodule
