
*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nanwu/GNN_DFG/bb/dfg_14/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2395.309 ; gain = 0.000 ; free physical = 16958 ; free virtual = 126408
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2397.422 ; gain = 0.000 ; free physical = 17277 ; free virtual = 126731
INFO: [Netlist 29-17] Analyzing 1061 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.387 ; gain = 0.000 ; free physical = 17339 ; free virtual = 126789
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2726.387 ; gain = 334.047 ; free physical = 17338 ; free virtual = 126788
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_14/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2857.824 ; gain = 118.562 ; free physical = 16348 ; free virtual = 125798

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 101187df8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2857.824 ; gain = 0.000 ; free physical = 16340 ; free virtual = 125790

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: caa319eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2938.809 ; gain = 0.000 ; free physical = 16783 ; free virtual = 126233
INFO: [Opt 31-389] Phase Retarget created 16 cells and removed 20 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 57810532

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2938.809 ; gain = 0.000 ; free physical = 16758 ; free virtual = 126209
INFO: [Opt 31-389] Phase Constant propagation created 153 cells and removed 579 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 3a3aa636

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2938.809 ; gain = 0.000 ; free physical = 16697 ; free virtual = 126147
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 110 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 3a3aa636

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2938.809 ; gain = 0.000 ; free physical = 16693 ; free virtual = 126143
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 3a3aa636

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2938.809 ; gain = 0.000 ; free physical = 16692 ; free virtual = 126143
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 3a3aa636

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2938.809 ; gain = 0.000 ; free physical = 16687 ; free virtual = 126137
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              16  |              20  |                                              0  |
|  Constant propagation         |             153  |             579  |                                              0  |
|  Sweep                        |               0  |             110  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2962.820 ; gain = 0.000 ; free physical = 16673 ; free virtual = 126123
Ending Logic Optimization Task | Checksum: c30741cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.820 ; gain = 24.012 ; free physical = 16673 ; free virtual = 126123

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c30741cd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2962.820 ; gain = 0.000 ; free physical = 16669 ; free virtual = 126119

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c30741cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.820 ; gain = 0.000 ; free physical = 16669 ; free virtual = 126119

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.820 ; gain = 0.000 ; free physical = 16668 ; free virtual = 126118
Ending Netlist Obfuscation Task | Checksum: c30741cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.820 ; gain = 0.000 ; free physical = 16668 ; free virtual = 126118
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_14/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_14/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3169.758 ; gain = 0.000 ; free physical = 16366 ; free virtual = 125821
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b7ed7625

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3169.758 ; gain = 0.000 ; free physical = 16366 ; free virtual = 125821
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3169.758 ; gain = 0.000 ; free physical = 16364 ; free virtual = 125819

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8d61230f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3169.758 ; gain = 0.000 ; free physical = 16325 ; free virtual = 125780

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16be1128f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3169.758 ; gain = 0.000 ; free physical = 15812 ; free virtual = 125267

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16be1128f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3169.758 ; gain = 0.000 ; free physical = 15802 ; free virtual = 125257
Phase 1 Placer Initialization | Checksum: 16be1128f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3169.758 ; gain = 0.000 ; free physical = 15774 ; free virtual = 125230

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a353114b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3175.695 ; gain = 5.938 ; free physical = 15349 ; free virtual = 124805

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a25605df

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3175.695 ; gain = 5.938 ; free physical = 15282 ; free virtual = 124738

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 102 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 36 nets or cells. Created 0 new cell, deleted 36 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.699 ; gain = 0.000 ; free physical = 14621 ; free virtual = 124080

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             36  |                    36  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             36  |                    36  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 18ab3a302

Time (s): cpu = 00:00:43 ; elapsed = 00:00:10 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14653 ; free virtual = 124112
Phase 2.3 Global Placement Core | Checksum: 1263d6e0e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:10 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14253 ; free virtual = 123712
Phase 2 Global Placement | Checksum: 1263d6e0e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:10 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14249 ; free virtual = 123709

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11b22c01c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:11 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14105 ; free virtual = 123565

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 710b35e8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:12 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14032 ; free virtual = 123487

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b803db99

Time (s): cpu = 00:00:47 ; elapsed = 00:00:12 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14053 ; free virtual = 123509

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cdf2b0e0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:12 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14686 ; free virtual = 124142

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13f657f7c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:13 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14718 ; free virtual = 124174

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15bf38c75

Time (s): cpu = 00:00:50 ; elapsed = 00:00:13 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14675 ; free virtual = 124131

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a61f004b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:13 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14668 ; free virtual = 124125
Phase 3 Detail Placement | Checksum: 1a61f004b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:13 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14668 ; free virtual = 124124

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10b16c97a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.171 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 6cab8d6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3183.699 ; gain = 0.000 ; free physical = 14593 ; free virtual = 124049
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 106e677c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3183.699 ; gain = 0.000 ; free physical = 14597 ; free virtual = 124053
Phase 4.1.1.1 BUFG Insertion | Checksum: 10b16c97a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14612 ; free virtual = 124069
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.171. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14645 ; free virtual = 124101
Phase 4.1 Post Commit Optimization | Checksum: 112335fd4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14646 ; free virtual = 124102

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 112335fd4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14643 ; free virtual = 124099

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 112335fd4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14641 ; free virtual = 124097
Phase 4.3 Placer Reporting | Checksum: 112335fd4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14646 ; free virtual = 124102

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3183.699 ; gain = 0.000 ; free physical = 14646 ; free virtual = 124102

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14646 ; free virtual = 124102
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16bdfb806

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14646 ; free virtual = 124102
Ending Placer Task | Checksum: 15579044b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14644 ; free virtual = 124100
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 3183.699 ; gain = 13.941 ; free physical = 14674 ; free virtual = 124130
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3183.699 ; gain = 0.000 ; free physical = 14598 ; free virtual = 124074
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_14/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3183.699 ; gain = 0.000 ; free physical = 14599 ; free virtual = 124065
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3183.699 ; gain = 0.000 ; free physical = 14598 ; free virtual = 124064
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3183.699 ; gain = 0.000 ; free physical = 14529 ; free virtual = 124015
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_14/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a98507b8 ConstDB: 0 ShapeSum: abf3fc93 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "p[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 9c7a5252

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3227.254 ; gain = 0.000 ; free physical = 14897 ; free virtual = 124365
Post Restoration Checksum: NetGraph: 182ebc64 NumContArr: 844b95ee Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9c7a5252

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3230.055 ; gain = 2.801 ; free physical = 15004 ; free virtual = 124472

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9c7a5252

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3239.055 ; gain = 11.801 ; free physical = 15185 ; free virtual = 124653

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9c7a5252

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3239.055 ; gain = 11.801 ; free physical = 15368 ; free virtual = 124836
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1967a4849

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3252.938 ; gain = 25.684 ; free physical = 17047 ; free virtual = 126516
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.206  | TNS=0.000  | WHS=0.058  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 149cce145

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3252.938 ; gain = 25.684 ; free physical = 16995 ; free virtual = 126463

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11181
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11181
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 149cce145

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3258.289 ; gain = 31.035 ; free physical = 16978 ; free virtual = 126446
Phase 3 Initial Routing | Checksum: 1fad3b6a4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3258.289 ; gain = 31.035 ; free physical = 16453 ; free virtual = 125922

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 819
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.949  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1338efb95

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.289 ; gain = 31.035 ; free physical = 16220 ; free virtual = 125688
Phase 4 Rip-up And Reroute | Checksum: 1338efb95

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.289 ; gain = 31.035 ; free physical = 16216 ; free virtual = 125685

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1338efb95

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.289 ; gain = 31.035 ; free physical = 16206 ; free virtual = 125675

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1338efb95

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.289 ; gain = 31.035 ; free physical = 16201 ; free virtual = 125669
Phase 5 Delay and Skew Optimization | Checksum: 1338efb95

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.289 ; gain = 31.035 ; free physical = 16198 ; free virtual = 125666

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18bf8d8d7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.289 ; gain = 31.035 ; free physical = 16091 ; free virtual = 125560
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.949  | TNS=0.000  | WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18bf8d8d7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.289 ; gain = 31.035 ; free physical = 16087 ; free virtual = 125556
Phase 6 Post Hold Fix | Checksum: 18bf8d8d7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.289 ; gain = 31.035 ; free physical = 16086 ; free virtual = 125555

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.37947 %
  Global Horizontal Routing Utilization  = 2.01842 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ed2e0951

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.289 ; gain = 31.035 ; free physical = 16070 ; free virtual = 125539

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ed2e0951

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.289 ; gain = 31.035 ; free physical = 16062 ; free virtual = 125531

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d7a46656

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3290.305 ; gain = 63.051 ; free physical = 15824 ; free virtual = 125293

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.949  | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d7a46656

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3290.305 ; gain = 63.051 ; free physical = 15822 ; free virtual = 125291
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3290.305 ; gain = 63.051 ; free physical = 15862 ; free virtual = 125331

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 85 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.305 ; gain = 106.605 ; free physical = 15862 ; free virtual = 125331
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3290.305 ; gain = 0.000 ; free physical = 15749 ; free virtual = 125241
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_14/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_14/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nanwu/GNN_DFG/bb/dfg_14/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 11 01:38:21 2021...
