#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d25da0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d25f30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1d32230 .functor NOT 1, L_0x1d5d570, C4<0>, C4<0>, C4<0>;
L_0x1d5d2d0 .functor XOR 1, L_0x1d5d170, L_0x1d5d230, C4<0>, C4<0>;
L_0x1d5d460 .functor XOR 1, L_0x1d5d2d0, L_0x1d5d390, C4<0>, C4<0>;
v0x1d59000_0 .net *"_ivl_10", 0 0, L_0x1d5d390;  1 drivers
v0x1d59100_0 .net *"_ivl_12", 0 0, L_0x1d5d460;  1 drivers
v0x1d591e0_0 .net *"_ivl_2", 0 0, L_0x1d5afb0;  1 drivers
v0x1d592a0_0 .net *"_ivl_4", 0 0, L_0x1d5d170;  1 drivers
v0x1d59380_0 .net *"_ivl_6", 0 0, L_0x1d5d230;  1 drivers
v0x1d594b0_0 .net *"_ivl_8", 0 0, L_0x1d5d2d0;  1 drivers
v0x1d59590_0 .net "a", 0 0, v0x1d55b40_0;  1 drivers
v0x1d59630_0 .net "b", 0 0, v0x1d55be0_0;  1 drivers
v0x1d596d0_0 .net "c", 0 0, v0x1d55c80_0;  1 drivers
v0x1d59770_0 .var "clk", 0 0;
v0x1d59810_0 .net "d", 0 0, v0x1d55dc0_0;  1 drivers
v0x1d598b0_0 .net "q_dut", 0 0, L_0x1d5d010;  1 drivers
v0x1d59950_0 .net "q_ref", 0 0, L_0x1d59ff0;  1 drivers
v0x1d599f0_0 .var/2u "stats1", 159 0;
v0x1d59a90_0 .var/2u "strobe", 0 0;
v0x1d59b30_0 .net "tb_match", 0 0, L_0x1d5d570;  1 drivers
v0x1d59bf0_0 .net "tb_mismatch", 0 0, L_0x1d32230;  1 drivers
v0x1d59cb0_0 .net "wavedrom_enable", 0 0, v0x1d55eb0_0;  1 drivers
v0x1d59d50_0 .net "wavedrom_title", 511 0, v0x1d55f50_0;  1 drivers
L_0x1d5afb0 .concat [ 1 0 0 0], L_0x1d59ff0;
L_0x1d5d170 .concat [ 1 0 0 0], L_0x1d59ff0;
L_0x1d5d230 .concat [ 1 0 0 0], L_0x1d5d010;
L_0x1d5d390 .concat [ 1 0 0 0], L_0x1d59ff0;
L_0x1d5d570 .cmp/eeq 1, L_0x1d5afb0, L_0x1d5d460;
S_0x1d260c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1d25f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d11ea0 .functor NOT 1, v0x1d55b40_0, C4<0>, C4<0>, C4<0>;
L_0x1d26820 .functor XOR 1, L_0x1d11ea0, v0x1d55be0_0, C4<0>, C4<0>;
L_0x1d322a0 .functor XOR 1, L_0x1d26820, v0x1d55c80_0, C4<0>, C4<0>;
L_0x1d59ff0 .functor XOR 1, L_0x1d322a0, v0x1d55dc0_0, C4<0>, C4<0>;
v0x1d324a0_0 .net *"_ivl_0", 0 0, L_0x1d11ea0;  1 drivers
v0x1d32540_0 .net *"_ivl_2", 0 0, L_0x1d26820;  1 drivers
v0x1d11ff0_0 .net *"_ivl_4", 0 0, L_0x1d322a0;  1 drivers
v0x1d12090_0 .net "a", 0 0, v0x1d55b40_0;  alias, 1 drivers
v0x1d54f00_0 .net "b", 0 0, v0x1d55be0_0;  alias, 1 drivers
v0x1d55010_0 .net "c", 0 0, v0x1d55c80_0;  alias, 1 drivers
v0x1d550d0_0 .net "d", 0 0, v0x1d55dc0_0;  alias, 1 drivers
v0x1d55190_0 .net "q", 0 0, L_0x1d59ff0;  alias, 1 drivers
S_0x1d552f0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1d25f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d55b40_0 .var "a", 0 0;
v0x1d55be0_0 .var "b", 0 0;
v0x1d55c80_0 .var "c", 0 0;
v0x1d55d20_0 .net "clk", 0 0, v0x1d59770_0;  1 drivers
v0x1d55dc0_0 .var "d", 0 0;
v0x1d55eb0_0 .var "wavedrom_enable", 0 0;
v0x1d55f50_0 .var "wavedrom_title", 511 0;
E_0x1d20d00/0 .event negedge, v0x1d55d20_0;
E_0x1d20d00/1 .event posedge, v0x1d55d20_0;
E_0x1d20d00 .event/or E_0x1d20d00/0, E_0x1d20d00/1;
E_0x1d20f50 .event posedge, v0x1d55d20_0;
E_0x1d0a9f0 .event negedge, v0x1d55d20_0;
S_0x1d55640 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d552f0;
 .timescale -12 -12;
v0x1d55840_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d55940 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d552f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d560b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1d25f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d5a120 .functor NOT 1, v0x1d55b40_0, C4<0>, C4<0>, C4<0>;
L_0x1d5a190 .functor NOT 1, v0x1d55be0_0, C4<0>, C4<0>, C4<0>;
L_0x1d5a220 .functor AND 1, L_0x1d5a120, L_0x1d5a190, C4<1>, C4<1>;
L_0x1d5a2e0 .functor NOT 1, v0x1d55c80_0, C4<0>, C4<0>, C4<0>;
L_0x1d5a380 .functor AND 1, L_0x1d5a220, L_0x1d5a2e0, C4<1>, C4<1>;
L_0x1d5a490 .functor NOT 1, v0x1d55dc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d5a540 .functor AND 1, L_0x1d5a380, L_0x1d5a490, C4<1>, C4<1>;
L_0x1d5a650 .functor NOT 1, v0x1d55b40_0, C4<0>, C4<0>, C4<0>;
L_0x1d5a710 .functor NOT 1, v0x1d55be0_0, C4<0>, C4<0>, C4<0>;
L_0x1d5a780 .functor AND 1, L_0x1d5a650, L_0x1d5a710, C4<1>, C4<1>;
L_0x1d5a8f0 .functor AND 1, L_0x1d5a780, v0x1d55c80_0, C4<1>, C4<1>;
L_0x1d5a960 .functor AND 1, L_0x1d5a8f0, v0x1d55dc0_0, C4<1>, C4<1>;
L_0x1d5aa90 .functor OR 1, L_0x1d5a540, L_0x1d5a960, C4<0>, C4<0>;
L_0x1d5aba0 .functor NOT 1, v0x1d55b40_0, C4<0>, C4<0>, C4<0>;
L_0x1d5aa20 .functor AND 1, L_0x1d5aba0, v0x1d55be0_0, C4<1>, C4<1>;
L_0x1d5ace0 .functor NOT 1, v0x1d55c80_0, C4<0>, C4<0>, C4<0>;
L_0x1d5ade0 .functor AND 1, L_0x1d5aa20, L_0x1d5ace0, C4<1>, C4<1>;
L_0x1d5aef0 .functor AND 1, L_0x1d5ade0, v0x1d55dc0_0, C4<1>, C4<1>;
L_0x1d5b050 .functor OR 1, L_0x1d5aa90, L_0x1d5aef0, C4<0>, C4<0>;
L_0x1d5b160 .functor NOT 1, v0x1d55b40_0, C4<0>, C4<0>, C4<0>;
L_0x1d5b390 .functor AND 1, L_0x1d5b160, v0x1d55be0_0, C4<1>, C4<1>;
L_0x1d5b560 .functor AND 1, L_0x1d5b390, v0x1d55c80_0, C4<1>, C4<1>;
L_0x1d5b7f0 .functor NOT 1, v0x1d55dc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d5b970 .functor AND 1, L_0x1d5b560, L_0x1d5b7f0, C4<1>, C4<1>;
L_0x1d5bb50 .functor OR 1, L_0x1d5b050, L_0x1d5b970, C4<0>, C4<0>;
L_0x1d5bc60 .functor NOT 1, v0x1d55be0_0, C4<0>, C4<0>, C4<0>;
L_0x1d5bdb0 .functor AND 1, v0x1d55b40_0, L_0x1d5bc60, C4<1>, C4<1>;
L_0x1d5be70 .functor AND 1, L_0x1d5bdb0, v0x1d55c80_0, C4<1>, C4<1>;
L_0x1d5c020 .functor NOT 1, v0x1d55dc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d5c090 .functor AND 1, L_0x1d5be70, L_0x1d5c020, C4<1>, C4<1>;
L_0x1d5c2a0 .functor OR 1, L_0x1d5bb50, L_0x1d5c090, C4<0>, C4<0>;
L_0x1d5c3b0 .functor AND 1, v0x1d55b40_0, v0x1d55be0_0, C4<1>, C4<1>;
L_0x1d5c530 .functor NOT 1, v0x1d55c80_0, C4<0>, C4<0>, C4<0>;
L_0x1d5c5a0 .functor AND 1, L_0x1d5c3b0, L_0x1d5c530, C4<1>, C4<1>;
L_0x1d5c7d0 .functor NOT 1, v0x1d55dc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d5c840 .functor AND 1, L_0x1d5c5a0, L_0x1d5c7d0, C4<1>, C4<1>;
L_0x1d5ca80 .functor OR 1, L_0x1d5c2a0, L_0x1d5c840, C4<0>, C4<0>;
L_0x1d5cb90 .functor AND 1, v0x1d55b40_0, v0x1d55be0_0, C4<1>, C4<1>;
L_0x1d5cd40 .functor AND 1, L_0x1d5cb90, v0x1d55c80_0, C4<1>, C4<1>;
L_0x1d5ce00 .functor AND 1, L_0x1d5cd40, v0x1d55dc0_0, C4<1>, C4<1>;
L_0x1d5d010 .functor OR 1, L_0x1d5ca80, L_0x1d5ce00, C4<0>, C4<0>;
v0x1d563a0_0 .net *"_ivl_0", 0 0, L_0x1d5a120;  1 drivers
v0x1d56480_0 .net *"_ivl_10", 0 0, L_0x1d5a490;  1 drivers
v0x1d56560_0 .net *"_ivl_12", 0 0, L_0x1d5a540;  1 drivers
v0x1d56650_0 .net *"_ivl_14", 0 0, L_0x1d5a650;  1 drivers
v0x1d56730_0 .net *"_ivl_16", 0 0, L_0x1d5a710;  1 drivers
v0x1d56860_0 .net *"_ivl_18", 0 0, L_0x1d5a780;  1 drivers
v0x1d56940_0 .net *"_ivl_2", 0 0, L_0x1d5a190;  1 drivers
v0x1d56a20_0 .net *"_ivl_20", 0 0, L_0x1d5a8f0;  1 drivers
v0x1d56b00_0 .net *"_ivl_22", 0 0, L_0x1d5a960;  1 drivers
v0x1d56be0_0 .net *"_ivl_24", 0 0, L_0x1d5aa90;  1 drivers
v0x1d56cc0_0 .net *"_ivl_26", 0 0, L_0x1d5aba0;  1 drivers
v0x1d56da0_0 .net *"_ivl_28", 0 0, L_0x1d5aa20;  1 drivers
v0x1d56e80_0 .net *"_ivl_30", 0 0, L_0x1d5ace0;  1 drivers
v0x1d56f60_0 .net *"_ivl_32", 0 0, L_0x1d5ade0;  1 drivers
v0x1d57040_0 .net *"_ivl_34", 0 0, L_0x1d5aef0;  1 drivers
v0x1d57120_0 .net *"_ivl_36", 0 0, L_0x1d5b050;  1 drivers
v0x1d57200_0 .net *"_ivl_38", 0 0, L_0x1d5b160;  1 drivers
v0x1d572e0_0 .net *"_ivl_4", 0 0, L_0x1d5a220;  1 drivers
v0x1d573c0_0 .net *"_ivl_40", 0 0, L_0x1d5b390;  1 drivers
v0x1d574a0_0 .net *"_ivl_42", 0 0, L_0x1d5b560;  1 drivers
v0x1d57580_0 .net *"_ivl_44", 0 0, L_0x1d5b7f0;  1 drivers
v0x1d57660_0 .net *"_ivl_46", 0 0, L_0x1d5b970;  1 drivers
v0x1d57740_0 .net *"_ivl_48", 0 0, L_0x1d5bb50;  1 drivers
v0x1d57820_0 .net *"_ivl_50", 0 0, L_0x1d5bc60;  1 drivers
v0x1d57900_0 .net *"_ivl_52", 0 0, L_0x1d5bdb0;  1 drivers
v0x1d579e0_0 .net *"_ivl_54", 0 0, L_0x1d5be70;  1 drivers
v0x1d57ac0_0 .net *"_ivl_56", 0 0, L_0x1d5c020;  1 drivers
v0x1d57ba0_0 .net *"_ivl_58", 0 0, L_0x1d5c090;  1 drivers
v0x1d57c80_0 .net *"_ivl_6", 0 0, L_0x1d5a2e0;  1 drivers
v0x1d57d60_0 .net *"_ivl_60", 0 0, L_0x1d5c2a0;  1 drivers
v0x1d57e40_0 .net *"_ivl_62", 0 0, L_0x1d5c3b0;  1 drivers
v0x1d57f20_0 .net *"_ivl_64", 0 0, L_0x1d5c530;  1 drivers
v0x1d58000_0 .net *"_ivl_66", 0 0, L_0x1d5c5a0;  1 drivers
v0x1d582f0_0 .net *"_ivl_68", 0 0, L_0x1d5c7d0;  1 drivers
v0x1d583d0_0 .net *"_ivl_70", 0 0, L_0x1d5c840;  1 drivers
v0x1d584b0_0 .net *"_ivl_72", 0 0, L_0x1d5ca80;  1 drivers
v0x1d58590_0 .net *"_ivl_74", 0 0, L_0x1d5cb90;  1 drivers
v0x1d58670_0 .net *"_ivl_76", 0 0, L_0x1d5cd40;  1 drivers
v0x1d58750_0 .net *"_ivl_78", 0 0, L_0x1d5ce00;  1 drivers
v0x1d58830_0 .net *"_ivl_8", 0 0, L_0x1d5a380;  1 drivers
v0x1d58910_0 .net "a", 0 0, v0x1d55b40_0;  alias, 1 drivers
v0x1d589b0_0 .net "b", 0 0, v0x1d55be0_0;  alias, 1 drivers
v0x1d58aa0_0 .net "c", 0 0, v0x1d55c80_0;  alias, 1 drivers
v0x1d58b90_0 .net "d", 0 0, v0x1d55dc0_0;  alias, 1 drivers
v0x1d58c80_0 .net "q", 0 0, L_0x1d5d010;  alias, 1 drivers
S_0x1d58de0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1d25f30;
 .timescale -12 -12;
E_0x1d20aa0 .event anyedge, v0x1d59a90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d59a90_0;
    %nor/r;
    %assign/vec4 v0x1d59a90_0, 0;
    %wait E_0x1d20aa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d552f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d55dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d55c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d55be0_0, 0;
    %assign/vec4 v0x1d55b40_0, 0;
    %wait E_0x1d0a9f0;
    %wait E_0x1d20f50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d55dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d55c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d55be0_0, 0;
    %assign/vec4 v0x1d55b40_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d20d00;
    %load/vec4 v0x1d55b40_0;
    %load/vec4 v0x1d55be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d55c80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d55dc0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d55dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d55c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d55be0_0, 0;
    %assign/vec4 v0x1d55b40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d55940;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d20d00;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d55dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d55c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d55be0_0, 0;
    %assign/vec4 v0x1d55b40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d25f30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d59770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d59a90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d25f30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d59770_0;
    %inv;
    %store/vec4 v0x1d59770_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d25f30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d55d20_0, v0x1d59bf0_0, v0x1d59590_0, v0x1d59630_0, v0x1d596d0_0, v0x1d59810_0, v0x1d59950_0, v0x1d598b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d25f30;
T_7 ;
    %load/vec4 v0x1d599f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d599f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d599f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d599f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d599f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d599f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d599f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d25f30;
T_8 ;
    %wait E_0x1d20d00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d599f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d599f0_0, 4, 32;
    %load/vec4 v0x1d59b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d599f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d599f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d599f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d599f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d59950_0;
    %load/vec4 v0x1d59950_0;
    %load/vec4 v0x1d598b0_0;
    %xor;
    %load/vec4 v0x1d59950_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d599f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d599f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d599f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d599f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/circuit2/iter0/response8/top_module.sv";
