#ifndef BCM2837_DMA_REGISTER_MAPPING_H
#define BCM2837_DMA_REGISTER_MAPPING_H

#define DMA_CH0_BASE_ADDR 0x3F007000
#define DMA_CH1_BASE_ADDR 0x3F007100
#define DMA_CH2_BASE_ADDR 0x3F007200
#define DMA_CH3_BASE_ADDR 0x3F007300
#define DMA_CH4_BASE_ADDR 0x3F007400
#define DMA_CH5_BASE_ADDR 0x3F007500
#define DMA_CH6_BASE_ADDR 0x3F007600
#define DMA_CH7_BASE_ADDR 0x3F007700
#define DMA_CH8_BASE_ADDR 0x3F007800
#define DMA_CH9_BASE_ADDR 0x3F007900
#define DMA_CH10_BASE_ADDR 0x3F007A00
#define DMA_CH11_BASE_ADDR 0x3F007B00
#define DMA_CH12_BASE_ADDR 0x3F007C00
#define DMA_CH13_BASE_ADDR 0x3F007D00
#define DMA_CH14_BASE_ADDR 0x3F007E00

#define DMA_INTR_STATUS_REG_ADDR 0x3F007FE0
#define DMA_ENABLE_CH_REG_ADDR 0x3F007FF0

#define DMA_STD_CH0_BASE_ADDR DMA_CH0_BASE_ADDR
#define DMA_STD_CH1_BASE_ADDR DMA_CH1_BASE_ADDR
#define DMA_STD_CH2_BASE_ADDR DMA_CH2_BASE_ADDR
#define DMA_STD_CH3_BASE_ADDR DMA_CH3_BASE_ADDR
#define DMA_STD_CH4_BASE_ADDR DMA_CH4_BASE_ADDR
#define DMA_STD_CH5_BASE_ADDR DMA_CH5_BASE_ADDR
#define DMA_STD_CH6_BASE_ADDR DMA_CH6_BASE_ADDR

#define DMA_LITE_CH0_BASE_ADDR DMA_CH7_BASE_ADDR
#define DMA_LITE_CH1_BASE_ADDR DMA_CH8_BASE_ADDR
#define DMA_LITE_CH2_BASE_ADDR DMA_CH9_BASE_ADDR
#define DMA_LITE_CH3_BASE_ADDR DMA_CH10_BASE_ADDR
#define DMA_LITE_CH4_BASE_ADDR DMA_CH11_BASE_ADDR
#define DMA_LITE_CH5_BASE_ADDR DMA_CH12_BASE_ADDR
#define DMA_LITE_CH6_BASE_ADDR DMA_CH13_BASE_ADDR
#define DMA_LITE_CH7_BASE_ADDR DMA_CH14_BASE_ADDR

#define DMA_MAPPING_SIZE_BYTES 36
#define DMA_MAPPING_SIZE_UINT 9

#define DMA_CTRL_STATUS_UINTP_POS 0
#define DMA_CTRLBLOCK_ADDR_UINTP_POS 1
#define DMA_TRANSFER_INFO_UINTP_POS 2
#define DMA_SRC_ADDR_UINTP_POS 3
#define DMA_DST_ADDR_UINTP_POS 4
#define DMA_TRANSFER_LENGTH_UINTP_POS 5
#define DMA_STRIDE_UINTP_POS 6
#define DMA_NEXTCB_ADDR_UINTP_POS 7
#define DMA_DEBUG_UINTP_POS 8

#endif
