Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Thu Jun  6 13:59:50 2024
| Host              : Maciek running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file fft_parallel_wrapper_timing_summary_routed.rpt -pb fft_parallel_wrapper_timing_summary_routed.pb -rpx fft_parallel_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : fft_parallel_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.715        0.000                      0                13281        0.011        0.000                      0                13281        3.500        0.000                       0                  5068  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.715        0.000                      0                13089        0.011        0.000                      0                13089        3.500        0.000                       0                  5068  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.454        0.000                      0                  192        0.250        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul2R_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 2.691ns (53.077%)  route 2.379ns (46.923%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 12.189 - 10.000 ) 
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 0.768ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.702ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.137     2.404    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/s00_axi_aclk
    SLICE_X20Y176        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul2R_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     2.520 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul2R_reg[9]/Q
                         net (fo=16, routed)          0.411     2.931    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/mul2R[1]
    SLICE_X22Y183        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     3.155 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusD_carry_i_3/O
                         net (fo=1, routed)           0.015     3.170    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusD_carry_i_3_n_0
    SLICE_X22Y183        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.402 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusD_carry/CO[7]
                         net (fo=1, routed)           0.030     3.432    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusD_carry_n_0
    SLICE_X22Y184        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     3.525 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusD_carry__0/O[2]
                         net (fo=1, routed)           0.823     4.348    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/B[12]
    DSP48E2_X6Y73        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.216     4.564 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     4.564    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.097     4.661 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     4.661    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_U[13])
                                                      0.773     5.434 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     5.434    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     5.501 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     5.501    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     6.228 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     6.228    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     6.374 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           1.100     7.474    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0_n_92
    SLICE_X21Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.973    12.189    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/s00_axi_aclk
    SLICE_X21Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[13]/C
                         clock pessimism              0.117    12.306    
                         clock uncertainty           -0.160    12.146    
    SLICE_X21Y180        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.189    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[13]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul2R_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 2.691ns (54.364%)  route 2.259ns (45.636%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 12.189 - 10.000 ) 
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 0.768ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.702ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.137     2.404    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/s00_axi_aclk
    SLICE_X20Y176        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul2R_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     2.520 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul2R_reg[9]/Q
                         net (fo=16, routed)          0.411     2.931    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/mul2R[1]
    SLICE_X22Y183        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     3.155 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusD_carry_i_3/O
                         net (fo=1, routed)           0.015     3.170    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusD_carry_i_3_n_0
    SLICE_X22Y183        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.402 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusD_carry/CO[7]
                         net (fo=1, routed)           0.030     3.432    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusD_carry_n_0
    SLICE_X22Y184        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     3.525 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusD_carry__0/O[2]
                         net (fo=1, routed)           0.823     4.348    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/B[12]
    DSP48E2_X6Y73        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.216     4.564 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     4.564    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.097     4.661 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     4.661    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_U[15])
                                                      0.773     5.434 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     5.434    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<15>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.067     5.501 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     5.501    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.727     6.228 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     6.228    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146     6.374 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.980     7.354    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0_n_90
    SLICE_X21Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.973    12.189    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/s00_axi_aclk
    SLICE_X21Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[15]/C
                         clock pessimism              0.117    12.306    
                         clock uncertainty           -0.160    12.146    
    SLICE_X21Y180        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045    12.191    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[15]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 3.557ns (72.592%)  route 1.343ns (27.408%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.768ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.702ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.092     2.359    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/s00_axi_aclk
    SLICE_X11Y153        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.474 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/Q
                         net (fo=1, routed)           0.657     3.131    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__1_1[1]
    SLICE_X11Y171        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     3.355 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0/O
                         net (fo=1, routed)           0.013     3.368    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0_n_0
    SLICE_X11Y171        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.629 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry/CO[7]
                         net (fo=1, routed)           0.030     3.659    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_n_0
    SLICE_X11Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     3.830 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__0/O[7]
                         net (fo=1, routed)           0.629     4.459    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/B[15]
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.216     4.675 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     4.675    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.097     4.772 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     4.772    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[43])
                                                      0.773     5.545 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.545    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     5.612 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.612    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.339 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.339    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.506 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.520    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.259 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     7.259    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU.ALU_OUT<0>
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.876    12.092    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/CLK
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.168    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y69        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.014    12.114    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 3.557ns (72.592%)  route 1.343ns (27.408%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.768ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.702ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.092     2.359    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/s00_axi_aclk
    SLICE_X11Y153        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.474 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/Q
                         net (fo=1, routed)           0.657     3.131    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__1_1[1]
    SLICE_X11Y171        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     3.355 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0/O
                         net (fo=1, routed)           0.013     3.368    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0_n_0
    SLICE_X11Y171        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.629 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry/CO[7]
                         net (fo=1, routed)           0.030     3.659    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_n_0
    SLICE_X11Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     3.830 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__0/O[7]
                         net (fo=1, routed)           0.629     4.459    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/B[15]
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.216     4.675 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     4.675    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.097     4.772 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     4.772    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[43])
                                                      0.773     5.545 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.545    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     5.612 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.612    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.339 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.339    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.506 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.520    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.739     7.259 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     7.259    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.876    12.092    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/CLK
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.168    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y69        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.014    12.114    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 3.557ns (72.592%)  route 1.343ns (27.408%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.768ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.702ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.092     2.359    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/s00_axi_aclk
    SLICE_X11Y153        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.474 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/Q
                         net (fo=1, routed)           0.657     3.131    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__1_1[1]
    SLICE_X11Y171        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     3.355 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0/O
                         net (fo=1, routed)           0.013     3.368    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0_n_0
    SLICE_X11Y171        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.629 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry/CO[7]
                         net (fo=1, routed)           0.030     3.659    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_n_0
    SLICE_X11Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     3.830 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__0/O[7]
                         net (fo=1, routed)           0.629     4.459    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/B[15]
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.216     4.675 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     4.675    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.097     4.772 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     4.772    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[43])
                                                      0.773     5.545 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.545    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     5.612 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.612    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.339 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.339    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.506 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.520    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.739     7.259 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     7.259    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.876    12.092    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/CLK
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.168    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y69        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.014    12.114    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 3.557ns (72.592%)  route 1.343ns (27.408%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.768ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.702ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.092     2.359    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/s00_axi_aclk
    SLICE_X11Y153        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.474 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/Q
                         net (fo=1, routed)           0.657     3.131    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__1_1[1]
    SLICE_X11Y171        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     3.355 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0/O
                         net (fo=1, routed)           0.013     3.368    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0_n_0
    SLICE_X11Y171        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.629 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry/CO[7]
                         net (fo=1, routed)           0.030     3.659    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_n_0
    SLICE_X11Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     3.830 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__0/O[7]
                         net (fo=1, routed)           0.629     4.459    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/B[15]
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.216     4.675 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     4.675    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.097     4.772 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     4.772    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[43])
                                                      0.773     5.545 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.545    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     5.612 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.612    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.339 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.339    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.506 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.520    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.739     7.259 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     7.259    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.876    12.092    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/CLK
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.168    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y69        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.014    12.114    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 3.557ns (72.592%)  route 1.343ns (27.408%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.768ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.702ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.092     2.359    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/s00_axi_aclk
    SLICE_X11Y153        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.474 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/Q
                         net (fo=1, routed)           0.657     3.131    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__1_1[1]
    SLICE_X11Y171        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     3.355 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0/O
                         net (fo=1, routed)           0.013     3.368    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0_n_0
    SLICE_X11Y171        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.629 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry/CO[7]
                         net (fo=1, routed)           0.030     3.659    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_n_0
    SLICE_X11Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     3.830 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__0/O[7]
                         net (fo=1, routed)           0.629     4.459    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/B[15]
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.216     4.675 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     4.675    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.097     4.772 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     4.772    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[43])
                                                      0.773     5.545 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.545    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     5.612 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.612    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.339 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.339    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.506 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.520    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.739     7.259 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     7.259    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.876    12.092    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/CLK
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.168    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y69        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.014    12.114    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 3.557ns (72.592%)  route 1.343ns (27.408%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.768ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.702ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.092     2.359    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/s00_axi_aclk
    SLICE_X11Y153        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.474 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/Q
                         net (fo=1, routed)           0.657     3.131    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__1_1[1]
    SLICE_X11Y171        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     3.355 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0/O
                         net (fo=1, routed)           0.013     3.368    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0_n_0
    SLICE_X11Y171        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.629 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry/CO[7]
                         net (fo=1, routed)           0.030     3.659    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_n_0
    SLICE_X11Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     3.830 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__0/O[7]
                         net (fo=1, routed)           0.629     4.459    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/B[15]
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.216     4.675 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     4.675    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.097     4.772 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     4.772    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[43])
                                                      0.773     5.545 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.545    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     5.612 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.612    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.339 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.339    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.506 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.520    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.739     7.259 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     7.259    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.876    12.092    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/CLK
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.168    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y69        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.014    12.114    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 3.557ns (72.592%)  route 1.343ns (27.408%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.768ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.702ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.092     2.359    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/s00_axi_aclk
    SLICE_X11Y153        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.474 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/Q
                         net (fo=1, routed)           0.657     3.131    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__1_1[1]
    SLICE_X11Y171        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     3.355 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0/O
                         net (fo=1, routed)           0.013     3.368    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0_n_0
    SLICE_X11Y171        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.629 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry/CO[7]
                         net (fo=1, routed)           0.030     3.659    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_n_0
    SLICE_X11Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     3.830 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__0/O[7]
                         net (fo=1, routed)           0.629     4.459    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/B[15]
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.216     4.675 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     4.675    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.097     4.772 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     4.772    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[43])
                                                      0.773     5.545 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.545    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     5.612 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.612    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.339 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.339    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.506 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.520    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.739     7.259 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     7.259    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.876    12.092    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/CLK
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.168    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y69        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.014    12.114    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 3.557ns (72.592%)  route 1.343ns (27.408%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.768ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.702ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.092     2.359    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/s00_axi_aclk
    SLICE_X11Y153        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.474 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul1I_reg[1]/Q
                         net (fo=1, routed)           0.657     3.131    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__1_1[1]
    SLICE_X11Y171        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     3.355 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0/O
                         net (fo=1, routed)           0.013     3.368    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_i_7__0_n_0
    SLICE_X11Y171        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.629 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry/CO[7]
                         net (fo=1, routed)           0.030     3.659    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry_n_0
    SLICE_X11Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     3.830 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusB_carry__0/O[7]
                         net (fo=1, routed)           0.629     4.459    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/B[15]
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.216     4.675 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     4.675    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.097     4.772 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     4.772    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[43])
                                                      0.773     5.545 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.545    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     5.612 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.612    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.339 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.339    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.506 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.520    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.739     7.259 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     7.259    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.876    12.092    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/CLK
    DSP48E2_X2Y69        DSP_OUTPUT                                   r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.168    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y69        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.014    12.114    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/aMinusBtimesD_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  4.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.114ns (50.893%)  route 0.110ns (49.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.866ns (routing 0.702ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.096ns (routing 0.768ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.866     2.082    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y149         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     2.196 r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.110     2.306    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X3Y149         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.096     2.363    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X3Y149         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -0.168     2.195    
    SLICE_X3Y149         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.296    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.112ns (46.986%)  route 0.126ns (53.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.856ns (routing 0.702ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.089ns (routing 0.768ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.856     2.072    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y90          FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.184 r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=4, routed)           0.126     2.310    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[3]
    SLICE_X6Y90          FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.089     2.356    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y90          FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.161     2.194    
    SLICE_X6Y90          FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.297    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butTwiddleI_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul2R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.115ns (34.848%)  route 0.215ns (65.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.911ns (routing 0.702ns, distribution 1.209ns)
  Clock Net Delay (Destination): 2.184ns (routing 0.768ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.911     2.127    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/s00_axi_aclk
    SLICE_X13Y176        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butTwiddleI_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y176        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.242 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butTwiddleI_reg[3][10]/Q
                         net (fo=1, routed)           0.215     2.457    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul2R_reg[22]_1[1]
    SLICE_X13Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul2R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.184     2.451    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/s00_axi_aclk
    SLICE_X13Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul2R_reg[10]/C
                         clock pessimism             -0.117     2.334    
    SLICE_X13Y180        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     2.436    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul2R_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.114ns (47.145%)  route 0.128ns (52.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.873ns (routing 0.702ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.102ns (routing 0.768ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.873     2.089    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X4Y105         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     2.203 r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/Q
                         net (fo=2, routed)           0.128     2.331    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rlast
    SLICE_X3Y106         FDSE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.102     2.369    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X3Y106         FDSE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                         clock pessimism             -0.161     2.207    
    SLICE_X3Y106         FDSE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     2.309    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.112ns (44.444%)  route 0.140ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.866ns (routing 0.702ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.110ns (routing 0.768ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.866     2.082    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y149         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.194 r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.140     2.334    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[13]
    SLICE_X6Y149         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.110     2.377    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X6Y149         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism             -0.168     2.209    
    SLICE_X6Y149         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     2.310    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/but1I_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/tempR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.112ns (43.982%)  route 0.143ns (56.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.917ns (routing 0.702ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.158ns (routing 0.768ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.917     2.133    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/s00_axi_aclk
    SLICE_X20Y164        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/but1I_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y164        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.245 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/but1I_reg[1][15]/Q
                         net (fo=3, routed)           0.143     2.388    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/tempR_reg[23]_0[15]
    SLICE_X18Y163        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/tempR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.158     2.425    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/s00_axi_aclk
    SLICE_X18Y163        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/tempR_reg[15]/C
                         clock pessimism             -0.168     2.257    
    SLICE_X18Y163        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     2.359    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/tempR_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.113ns (49.563%)  route 0.115ns (50.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.871ns (routing 0.702ns, distribution 1.169ns)
  Clock Net Delay (Destination): 2.085ns (routing 0.768ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.871     2.087    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y137         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     2.200 r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/Q
                         net (fo=8, routed)           0.115     2.315    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[8]
    SLICE_X4Y137         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.085     2.352    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X4Y137         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[8]/C
                         clock pessimism             -0.168     2.184    
    SLICE_X4Y137         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.286    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.397%)  route 0.124ns (52.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.886ns (routing 0.702ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.148ns (routing 0.768ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.886     2.102    fft_parallel_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X3Y128         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     2.214 r  fft_parallel_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=2, routed)           0.124     2.338    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X4Y129         SRLC32E                                      r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.148     2.415    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y129         SRLC32E                                      r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.168     2.248    
    SLICE_X4Y129         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.061     2.309    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.112ns (56.758%)  route 0.085ns (43.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.885ns (routing 0.702ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.110ns (routing 0.768ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.885     2.101    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X5Y105         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.213 r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[2]/Q
                         net (fo=2, routed)           0.085     2.299    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIB0
    SLICE_X5Y106         RAMD32                                       r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.110     2.377    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X5Y106         RAMD32                                       r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.213     2.164    
    SLICE_X5Y106         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.104     2.268    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/but1Q_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/tempI_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.112ns (50.382%)  route 0.110ns (49.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.893ns (routing 0.702ns, distribution 1.191ns)
  Clock Net Delay (Destination): 2.101ns (routing 0.768ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.893     2.109    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/s00_axi_aclk
    SLICE_X12Y155        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/but1Q_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.221 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/but1Q_reg[1][20]/Q
                         net (fo=3, routed)           0.110     2.331    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/tempI_reg[23]_0[20]
    SLICE_X11Y155        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/tempI_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.101     2.368    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/s00_axi_aclk
    SLICE_X11Y155        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/tempI_reg[20]/C
                         clock pessimism             -0.168     2.200    
    SLICE_X11Y155        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.301    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/tempI_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y106  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.454ns  (required time - arrival time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.346ns (28.944%)  route 0.849ns (71.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 12.088 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.768ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.702ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.080     2.347    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y105         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.465 f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.250     2.715    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y105         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     2.943 f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.599     3.542    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y106         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.872    12.088    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y106         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.161    12.249    
                         clock uncertainty           -0.160    12.089    
    SLICE_X7Y106         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    11.996    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  8.454    

Slack (MET) :             8.454ns  (required time - arrival time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.346ns (28.944%)  route 0.849ns (71.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 12.088 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.768ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.702ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.080     2.347    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y105         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.465 f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.250     2.715    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y105         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     2.943 f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.599     3.542    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y106         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.872    12.088    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y106         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.161    12.249    
                         clock uncertainty           -0.160    12.089    
    SLICE_X7Y106         FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.093    11.996    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  8.454    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.346ns (29.017%)  route 0.846ns (70.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 12.088 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.768ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.702ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.080     2.347    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y105         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.465 f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.250     2.715    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y105         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     2.943 f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.596     3.539    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y106         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.872    12.088    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y106         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.161    12.249    
                         clock uncertainty           -0.160    12.089    
    SLICE_X7Y106         FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.093    11.996    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.346ns (29.017%)  route 0.846ns (70.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 12.088 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.768ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.702ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.080     2.347    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y105         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.465 f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.250     2.715    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y105         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     2.943 f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.596     3.539    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y106         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.872    12.088    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y106         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.161    12.249    
                         clock uncertainty           -0.160    12.089    
    SLICE_X7Y106         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    11.996    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.301ns (25.491%)  route 0.880ns (74.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 12.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.768ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.702ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.075     2.342    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y146         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.456 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.218     2.674    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y146         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     2.861 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.662     3.523    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y149         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.858    12.074    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y149         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.168    12.242    
                         clock uncertainty           -0.160    12.082    
    SLICE_X7Y149         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.093    11.989    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.301ns (25.491%)  route 0.880ns (74.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 12.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.768ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.702ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.075     2.342    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y146         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.456 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.218     2.674    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y146         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     2.861 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.662     3.523    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y149         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.858    12.074    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y149         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.168    12.242    
                         clock uncertainty           -0.160    12.082    
    SLICE_X7Y149         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    11.989    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.301ns (25.491%)  route 0.880ns (74.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 12.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.768ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.702ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.075     2.342    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y146         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.456 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.218     2.674    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y146         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     2.861 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.662     3.523    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y149         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.858    12.074    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y149         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.168    12.242    
                         clock uncertainty           -0.160    12.082    
    SLICE_X7Y149         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    11.989    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.301ns (25.491%)  route 0.880ns (74.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 12.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.768ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.702ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.075     2.342    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y146         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.456 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.218     2.674    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y146         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     2.861 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.662     3.523    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y149         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.858    12.074    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y149         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.168    12.242    
                         clock uncertainty           -0.160    12.082    
    SLICE_X7Y149         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    11.989    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.301ns (25.556%)  route 0.877ns (74.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 12.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.768ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.702ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.075     2.342    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y146         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.456 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.218     2.674    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y146         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     2.861 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.659     3.520    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y149         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.858    12.074    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y149         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.168    12.242    
                         clock uncertainty           -0.160    12.082    
    SLICE_X7Y149         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    11.989    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  8.469    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.301ns (25.556%)  route 0.877ns (74.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 12.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.768ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.702ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.075     2.342    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y146         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.456 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.218     2.674    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y146         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     2.861 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.659     3.520    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y149         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.858    12.074    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y149         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.168    12.242    
                         clock uncertainty           -0.160    12.082    
    SLICE_X7Y149         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    11.989    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  8.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.104ns (36.927%)  route 0.178ns (63.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.124ns (routing 0.418ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.454ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.124     1.275    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y135         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.358 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.387    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y135         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.408 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.556    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y135         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.236     1.423    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y135         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.099     1.324    
    SLICE_X8Y135         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.018     1.306    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.104ns (36.927%)  route 0.178ns (63.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.124ns (routing 0.418ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.454ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.124     1.275    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y135         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.358 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.387    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y135         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.408 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.556    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y135         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.236     1.423    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y135         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.099     1.324    
    SLICE_X8Y135         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.018     1.306    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.104ns (36.927%)  route 0.178ns (63.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.124ns (routing 0.418ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.454ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.124     1.275    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y135         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.358 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.387    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y135         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.408 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.556    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y135         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.236     1.423    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y135         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.099     1.324    
    SLICE_X8Y135         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     1.306    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.104ns (36.927%)  route 0.178ns (63.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.124ns (routing 0.418ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.454ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.124     1.275    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y135         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.358 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.387    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y135         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.408 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.556    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y135         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.236     1.423    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y135         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.099     1.324    
    SLICE_X8Y135         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.306    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.104ns (37.058%)  route 0.177ns (62.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.124ns (routing 0.418ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.454ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.124     1.275    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y135         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.358 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.387    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y135         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.408 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.147     1.555    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y135         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.235     1.422    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y135         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.099     1.323    
    SLICE_X8Y135         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     1.305    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.104ns (37.058%)  route 0.177ns (62.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.124ns (routing 0.418ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.454ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.124     1.275    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y135         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.358 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.387    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y135         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.408 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.147     1.555    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y135         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.235     1.422    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y135         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.099     1.323    
    SLICE_X8Y135         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     1.305    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.104ns (37.058%)  route 0.177ns (62.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.124ns (routing 0.418ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.454ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.124     1.275    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y135         FDRE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.358 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.387    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y135         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.408 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.147     1.555    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y135         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.235     1.422    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y135         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.099     1.323    
    SLICE_X8Y135         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     1.305    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.122ns (42.676%)  route 0.164ns (57.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.133ns (routing 0.418ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.454ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.133     1.284    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y131         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.369 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.072     1.440    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y131         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.037     1.477 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.092     1.569    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y131         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.246     1.433    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y131         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.099     1.334    
    SLICE_X6Y131         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.316    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.122ns (42.676%)  route 0.164ns (57.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.133ns (routing 0.418ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.454ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.133     1.284    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y131         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.369 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.072     1.440    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y131         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.037     1.477 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.092     1.569    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y131         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.246     1.433    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y131         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.099     1.334    
    SLICE_X6Y131         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     1.316    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.122ns (42.676%)  route 0.164ns (57.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.133ns (routing 0.418ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.454ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.133     1.284    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y131         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.369 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.072     1.440    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y131         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.037     1.477 f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.092     1.569    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y131         FDCE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.246     1.433    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y131         FDCE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.099     1.334    
    SLICE_X6Y131         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     1.316    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.254    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            fft_parallel_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.928ns  (logic 0.134ns (6.950%)  route 1.794ns (93.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.864ns (routing 0.702ns, distribution 1.162ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.701     1.701    fft_parallel_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y97          LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     1.835 r  fft_parallel_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.093     1.928    fft_parallel_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y97          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.864     2.080    fft_parallel_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y97          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            fft_parallel_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.067ns (8.546%)  route 0.717ns (91.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.229ns (routing 0.454ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.690     0.690    fft_parallel_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y97          LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.067     0.757 r  fft_parallel_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.027     0.784    fft_parallel_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y97          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.229     1.416    fft_parallel_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y97          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.189ns  (logic 0.113ns (5.163%)  route 2.076ns (94.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.768ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.702ns, distribution 1.161ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.069     2.336    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.449 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        2.076     4.524    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y146         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.863     2.079    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y146         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.189ns  (logic 0.113ns (5.163%)  route 2.076ns (94.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.768ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.702ns, distribution 1.161ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.069     2.336    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.449 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        2.076     4.524    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y146         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.863     2.079    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y146         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.113ns (5.226%)  route 2.049ns (94.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.768ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.702ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.069     2.336    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.449 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        2.049     4.498    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y105         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.877     2.093    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.113ns (5.226%)  route 2.049ns (94.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.768ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.702ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.069     2.336    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.449 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        2.049     4.498    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y105         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.877     2.093    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.811ns  (logic 0.113ns (6.241%)  route 1.698ns (93.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.768ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.702ns, distribution 1.183ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.069     2.336    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.449 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        1.698     4.147    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y131         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.885     2.101    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y131         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.811ns  (logic 0.113ns (6.241%)  route 1.698ns (93.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.768ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.702ns, distribution 1.183ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.069     2.336    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.449 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        1.698     4.147    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y131         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.885     2.101    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y131         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 0.113ns (6.972%)  route 1.508ns (93.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.768ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.702ns, distribution 1.170ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.069     2.336    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.449 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        1.508     3.957    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y135         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.872     2.088    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y135         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 0.113ns (6.972%)  route 1.508ns (93.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.768ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.702ns, distribution 1.170ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.069     2.336    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.449 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        1.508     3.957    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y135         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.872     2.088    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y135         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.141ns  (logic 0.113ns (9.903%)  route 1.028ns (90.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.768ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.702ns, distribution 1.171ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.069     2.336    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.449 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        1.028     3.477    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y85          FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.873     2.089    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y85          FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.141ns  (logic 0.113ns (9.903%)  route 1.028ns (90.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.768ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.702ns, distribution 1.171ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        2.069     2.336    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.449 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        1.028     3.477    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y85          FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.873     2.089    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y85          FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.082ns (16.353%)  route 0.419ns (83.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.418ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.454ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.130     1.281    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.363 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        0.419     1.782    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y92          FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.237     1.424    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y92          FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.082ns (16.353%)  route 0.419ns (83.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.418ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.454ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.130     1.281    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.363 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        0.419     1.782    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y92          FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.237     1.424    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y92          FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.082ns (14.516%)  route 0.483ns (85.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.418ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.454ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.130     1.281    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.363 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        0.483     1.845    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y85          FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.234     1.421    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y85          FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.082ns (14.516%)  route 0.483ns (85.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.418ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.454ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.130     1.281    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.363 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        0.483     1.845    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y85          FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.234     1.421    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y85          FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.082ns (12.237%)  route 0.588ns (87.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.418ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.454ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.130     1.281    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.363 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        0.588     1.951    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y135         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.233     1.420    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y135         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.082ns (12.237%)  route 0.588ns (87.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.418ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.454ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.130     1.281    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.363 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        0.588     1.951    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y135         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.233     1.420    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y135         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.082ns (11.016%)  route 0.662ns (88.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.418ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.454ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.130     1.281    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.363 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        0.662     2.025    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y131         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.240     1.427    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y131         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.082ns (11.016%)  route 0.662ns (88.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.418ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.454ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.130     1.281    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.363 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        0.662     2.025    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y131         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.240     1.427    fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y131         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.082ns (9.717%)  route 0.762ns (90.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.418ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.454ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.130     1.281    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.363 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        0.762     2.124    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y105         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.239     1.426    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.082ns (9.717%)  route 0.762ns (90.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.418ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.454ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.130     1.281    fft_parallel_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y94          FDRE                                         r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.363 r  fft_parallel_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1024, routed)        0.762     2.124    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y105         FDPE                                         f  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.239     1.426    fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_parallel_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.910ns  (logic 1.810ns (62.199%)  route 1.100ns (37.801%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.973ns (routing 0.702ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[13])
                                                      0.773     0.870 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.870    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     0.937 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.937    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     1.664 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.664    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     1.810 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           1.100     2.910    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0_n_92
    SLICE_X21Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.973     2.189    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/s00_axi_aclk
    SLICE_X21Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[13]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.865ns  (logic 1.810ns (63.176%)  route 1.055ns (36.824%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.919ns (routing 0.702ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[11])
                                                      0.773     0.870 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.870    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<11>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     0.937 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.937    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<11>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     1.664 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.664    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     1.810 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           1.055     2.865    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0_n_94
    SLICE_X21Y176        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.919     2.135    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/s00_axi_aclk
    SLICE_X21Y176        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[11]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.790ns  (logic 1.810ns (64.875%)  route 0.980ns (35.125%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.973ns (routing 0.702ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[15])
                                                      0.773     0.870 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.870    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<15>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.067     0.937 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.937    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.727     1.664 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.664    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146     1.810 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.980     2.790    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0_n_90
    SLICE_X21Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.973     2.189    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/s00_axi_aclk
    SLICE_X21Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[15]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.638ns  (logic 1.810ns (68.613%)  route 0.828ns (31.387%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.910ns (routing 0.702ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y68        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[10])
                                                      0.773     0.870 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<10>
    DSP48E2_X3Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X3Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X3Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.828     2.638    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA0_n_95
    SLICE_X13Y171        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.910     2.126    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/s00_axi_aclk
    SLICE_X13Y171        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cMinusDtimesA_reg[10]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.598ns  (logic 1.810ns (69.669%)  route 0.788ns (30.331%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.955ns (routing 0.702ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y73        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[10])
                                                      0.773     0.870 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<10>
    DSP48E2_X3Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X3Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X3Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.788     2.598    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB0_n_95
    SLICE_X12Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.955     2.171    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/s00_axi_aclk
    SLICE_X12Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[3].butterfly/mul/cPlusDtimesB_reg[10]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.577ns  (logic 1.810ns (70.237%)  route 0.767ns (29.763%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.919ns (routing 0.702ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[14])
                                                      0.773     0.870 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.870    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<14>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.067     0.937 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.937    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.727     1.664 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.664    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     1.810 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.767     2.577    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0_n_91
    SLICE_X21Y176        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.919     2.135    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/s00_axi_aclk
    SLICE_X21Y176        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[14]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.576ns  (logic 1.810ns (70.264%)  route 0.766ns (29.736%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.973ns (routing 0.702ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[16])
                                                      0.773     0.870 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.870    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<16>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.067     0.937 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.937    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<16>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.727     1.664 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     1.664    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.146     1.810 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.766     2.576    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0_n_89
    SLICE_X21Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.973     2.189    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/s00_axi_aclk
    SLICE_X21Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[16]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.542ns  (logic 1.810ns (71.204%)  route 0.732ns (28.796%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.973ns (routing 0.702ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[12])
                                                      0.773     0.870 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.870    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<12>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.067     0.937 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.937    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<12>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.727     1.664 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.664    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.146     1.810 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.732     2.542    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0_n_93
    SLICE_X21Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.973     2.189    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/s00_axi_aclk
    SLICE_X21Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[12]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.540ns  (logic 1.810ns (71.260%)  route 0.730ns (28.740%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.973ns (routing 0.702ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y73        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[10])
                                                      0.773     0.870 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<10>
    DSP48E2_X6Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X6Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X6Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.730     2.540    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA0_n_95
    SLICE_X21Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.973     2.189    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/s00_axi_aclk
    SLICE_X21Y180        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg[10]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.425ns  (logic 1.810ns (74.639%)  route 0.615ns (25.361%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.913ns (routing 0.702ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y69        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X4Y69        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X4Y69        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[10])
                                                      0.773     0.870 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<10>
    DSP48E2_X4Y69        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X4Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X4Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.615     2.425    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB0_n_95
    SLICE_X17Y168        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.913     2.129    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/s00_axi_aclk
    SLICE_X17Y168        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cPlusDtimesB_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.280ns (79.096%)  route 0.074ns (20.904%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.266ns (routing 0.454ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y66        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X5Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X5Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[15])
                                                      0.084     0.106 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.106    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<15>
    DSP48E2_X5Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.014     0.120 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.120    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X5Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.127     0.247 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.247    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X5Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.280 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.074     0.354    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0_n_90
    SLICE_X20Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.266     1.453    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/s00_axi_aclk
    SLICE_X20Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB_reg[15]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.280ns (79.096%)  route 0.074ns (20.904%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.250ns (routing 0.454ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y66        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[15])
                                                      0.084     0.106 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.106    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<15>
    DSP48E2_X3Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.014     0.120 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.120    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X3Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.127     0.247 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.247    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X3Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.280 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.074     0.354    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0_n_90
    SLICE_X12Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.250     1.437    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/s00_axi_aclk
    SLICE_X12Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB_reg[15]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.280ns (78.431%)  route 0.077ns (21.569%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.266ns (routing 0.454ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y66        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X5Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X5Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[13])
                                                      0.084     0.106 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.106    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<13>
    DSP48E2_X5Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.014     0.120 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.120    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<13>
    DSP48E2_X5Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.127     0.247 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.247    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.280 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.077     0.357    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0_n_92
    SLICE_X20Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.266     1.453    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/s00_axi_aclk
    SLICE_X20Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB_reg[13]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.280ns (77.994%)  route 0.079ns (22.006%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.298ns (routing 0.454ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y72        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X4Y72        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X4Y72        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[13])
                                                      0.084     0.106 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.106    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<13>
    DSP48E2_X4Y72        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.014     0.120 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.120    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<13>
    DSP48E2_X4Y72        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.127     0.247 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.247    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X4Y72        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.280 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.079     0.359    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0_n_92
    SLICE_X18Y181        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.298     1.485    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/s00_axi_aclk
    SLICE_X18Y181        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA_reg[13]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.280ns (76.712%)  route 0.085ns (23.288%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.250ns (routing 0.454ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y66        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[14])
                                                      0.084     0.106 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.106    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<14>
    DSP48E2_X3Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.014     0.120 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.120    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X3Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.127     0.247 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.247    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X3Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.280 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.085     0.365    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0_n_91
    SLICE_X12Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.250     1.437    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/s00_axi_aclk
    SLICE_X12Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB_reg[14]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.280ns (76.503%)  route 0.086ns (23.497%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.298ns (routing 0.454ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y72        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X4Y72        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X4Y72        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[14])
                                                      0.084     0.106 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.106    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<14>
    DSP48E2_X4Y72        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.014     0.120 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.120    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X4Y72        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.127     0.247 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.247    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X4Y72        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.280 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.086     0.366    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA0_n_91
    SLICE_X18Y181        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.298     1.485    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/s00_axi_aclk
    SLICE_X18Y181        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[2].butterfly/mul/cMinusDtimesA_reg[14]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.280ns (76.087%)  route 0.088ns (23.913%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.266ns (routing 0.454ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y66        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X5Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X5Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[10])
                                                      0.084     0.106 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<10>
    DSP48E2_X5Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X5Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X5Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.088     0.368    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0_n_95
    SLICE_X20Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.266     1.453    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/s00_axi_aclk
    SLICE_X20Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB_reg[10]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.280ns (76.087%)  route 0.088ns (23.913%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.250ns (routing 0.454ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y66        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[10])
                                                      0.084     0.106 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<10>
    DSP48E2_X3Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X3Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X3Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.088     0.368    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0_n_95
    SLICE_X12Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.250     1.437    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/s00_axi_aclk
    SLICE_X12Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB_reg[10]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.280ns (75.472%)  route 0.091ns (24.528%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.266ns (routing 0.454ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y66        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X5Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X5Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[12])
                                                      0.084     0.106 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.106    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<12>
    DSP48E2_X5Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.014     0.120 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.120    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<12>
    DSP48E2_X5Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.127     0.247 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     0.247    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X5Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.033     0.280 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.091     0.371    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB0_n_93
    SLICE_X20Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.266     1.453    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/s00_axi_aclk
    SLICE_X20Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[0].butterfly/mul/cPlusDtimesB_reg[12]/C

Slack:                    inf
  Source:                 fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.280ns (75.472%)  route 0.091ns (24.528%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.250ns (routing 0.454ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y66        DSP_A_B_DATA                 0.000     0.000 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[12])
                                                      0.084     0.106 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.106    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<12>
    DSP48E2_X3Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.014     0.120 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.120    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<12>
    DSP48E2_X3Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.127     0.247 f  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     0.247    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X3Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.033     0.280 r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.091     0.371    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB0_n_93
    SLICE_X12Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_parallel_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_parallel_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=5182, routed)        1.250     1.437    fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/s00_axi_aclk
    SLICE_X12Y166        FDRE                                         r  fft_parallel_i/fft_parallel_ip_0/inst/fft_parallel_ip_v1_0_S00_AXI_inst/fft_parallel/butterfly_generator[1].butterfly/mul/cPlusDtimesB_reg[12]/C





