INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/Bitshift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bitshift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/Bitshift_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bitshift_testbench
