<dec f='vpp_1804/build-root/build-vpp_debug-native/dpdk/intel-ipsec-mb-0.48/asm_types.h' l='72'/>
<use f='vpp_1804/build-root/build-vpp_debug-native/dpdk/intel-ipsec-mb-0.48/asm_types.h' l='93' u='c'/>
<doc f='vpp_1804/build-root/build-vpp_debug-native/dpdk/intel-ipsec-mb-0.48/asm_types.h' l='68'>/* Each row is sized to hold enough lanes for AVX2, AVX1 and SSE use a subset
 * of each row. Thus one row is not adjacent in memory to its neighboring rows
 * in the case of SSE and AVX1.
 */</doc>
