|cyclone_v_top
CLOCK_50_B5B => ~NO_FANOUT~
CLOCK_50_B6A => ~NO_FANOUT~
CLOCK_50_B7A => ~NO_FANOUT~
CLOCK_50_B8A => ~NO_FANOUT~
CPU_RESET_n => ~NO_FANOUT~
KEY[0] => reset.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDG[0] << PUF:PUF_inst0.Response
LEDG[1] << PUF:PUF_inst0.Response
LEDG[2] << PUF:PUF_inst0.Response
LEDG[3] << PUF:PUF_inst0.Response
LEDG[4] << <GND>
LEDG[5] << <GND>
LEDG[6] << <GND>
LEDG[7] << <GND>
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => ~NO_FANOUT~
SW[9] => SW[9].IN1


|cyclone_v_top|PUF:PUF_inst0
reset => reset.IN4
Cha0[0] => Cha0[0].IN4
Cha0[1] => Cha0[1].IN4
Cha0[2] => Cha0[2].IN4
Cha0[3] => Cha0[3].IN4
Cha1[0] => Cha1[0].IN4
Cha1[1] => Cha1[1].IN4
Cha1[2] => Cha1[2].IN4
Cha1[3] => Cha1[3].IN4
Enable => Enable.IN4
Response[0] <= pre_PUF:prePUF_inst0.Response
Response[1] <= pre_PUF:prePUF_inst1.Response
Response[2] <= pre_PUF:prePUF_inst2.Response
Response[3] <= pre_PUF:prePUF_inst3.Response


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0
reset => reset.IN1
Cha0[0] => Cha0[0].IN1
Cha0[1] => Cha0[1].IN1
Cha0[2] => Cha0[2].IN1
Cha0[3] => Cha0[3].IN1
Cha1[0] => Cha1[0].IN1
Cha1[1] => Cha1[1].IN1
Cha1[2] => Cha1[2].IN1
Cha1[3] => Cha1[3].IN1
Enable => Enable.IN16
Response <= Counter_group:Counter_group_inst.Response


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst0
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst0|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst1
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst1|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst2
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst2|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst3
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst3|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst4
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst4|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst5
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst5|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst6
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst6|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst7
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst7|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst8
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst8|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst9
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst9|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst10
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst10|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst11
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst11|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst12
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst12|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst13
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst13|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst14
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst14|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst15
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst15|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|Counter_group:Counter_group_inst
reset => reset.IN2
Cha0[0] => Mux0.IN3
Cha0[1] => Mux0.IN2
Cha0[2] => Mux0.IN1
Cha0[3] => Mux0.IN0
Cha1[0] => Mux1.IN3
Cha1[1] => Mux1.IN2
Cha1[2] => Mux1.IN1
Cha1[3] => Mux1.IN0
RO_out[0] => Mux0.IN19
RO_out[0] => Mux1.IN19
RO_out[1] => Mux0.IN18
RO_out[1] => Mux1.IN18
RO_out[2] => Mux0.IN17
RO_out[2] => Mux1.IN17
RO_out[3] => Mux0.IN16
RO_out[3] => Mux1.IN16
RO_out[4] => Mux0.IN15
RO_out[4] => Mux1.IN15
RO_out[5] => Mux0.IN14
RO_out[5] => Mux1.IN14
RO_out[6] => Mux0.IN13
RO_out[6] => Mux1.IN13
RO_out[7] => Mux0.IN12
RO_out[7] => Mux1.IN12
RO_out[8] => Mux0.IN11
RO_out[8] => Mux1.IN11
RO_out[9] => Mux0.IN10
RO_out[9] => Mux1.IN10
RO_out[10] => Mux0.IN9
RO_out[10] => Mux1.IN9
RO_out[11] => Mux0.IN8
RO_out[11] => Mux1.IN8
RO_out[12] => Mux0.IN7
RO_out[12] => Mux1.IN7
RO_out[13] => Mux0.IN6
RO_out[13] => Mux1.IN6
RO_out[14] => Mux0.IN5
RO_out[14] => Mux1.IN5
RO_out[15] => Mux0.IN4
RO_out[15] => Mux1.IN4
Response <= Response~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|Counter_group:Counter_group_inst|Counter:counter1
clk => finished.CLK
clk => finish~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => finished.ENA
reset => finish~reg0.ENA
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|Counter_group:Counter_group_inst|Counter:counter2
clk => finished.CLK
clk => finish~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => finished.ENA
reset => finish~reg0.ENA
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1
reset => reset.IN1
Cha0[0] => Cha0[0].IN1
Cha0[1] => Cha0[1].IN1
Cha0[2] => Cha0[2].IN1
Cha0[3] => Cha0[3].IN1
Cha1[0] => Cha1[0].IN1
Cha1[1] => Cha1[1].IN1
Cha1[2] => Cha1[2].IN1
Cha1[3] => Cha1[3].IN1
Enable => Enable.IN16
Response <= Counter_group:Counter_group_inst.Response


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst0
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst0|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst1
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst1|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst2
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst2|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst3
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst3|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst4
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst4|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst5
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst5|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst6
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst6|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst7
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst7|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst8
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst8|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst9
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst9|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst10
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst10|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst11
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst11|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst12
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst12|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst13
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst13|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst14
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst14|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst15
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst15|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|Counter_group:Counter_group_inst
reset => reset.IN2
Cha0[0] => Mux0.IN3
Cha0[1] => Mux0.IN2
Cha0[2] => Mux0.IN1
Cha0[3] => Mux0.IN0
Cha1[0] => Mux1.IN3
Cha1[1] => Mux1.IN2
Cha1[2] => Mux1.IN1
Cha1[3] => Mux1.IN0
RO_out[0] => Mux0.IN19
RO_out[0] => Mux1.IN19
RO_out[1] => Mux0.IN18
RO_out[1] => Mux1.IN18
RO_out[2] => Mux0.IN17
RO_out[2] => Mux1.IN17
RO_out[3] => Mux0.IN16
RO_out[3] => Mux1.IN16
RO_out[4] => Mux0.IN15
RO_out[4] => Mux1.IN15
RO_out[5] => Mux0.IN14
RO_out[5] => Mux1.IN14
RO_out[6] => Mux0.IN13
RO_out[6] => Mux1.IN13
RO_out[7] => Mux0.IN12
RO_out[7] => Mux1.IN12
RO_out[8] => Mux0.IN11
RO_out[8] => Mux1.IN11
RO_out[9] => Mux0.IN10
RO_out[9] => Mux1.IN10
RO_out[10] => Mux0.IN9
RO_out[10] => Mux1.IN9
RO_out[11] => Mux0.IN8
RO_out[11] => Mux1.IN8
RO_out[12] => Mux0.IN7
RO_out[12] => Mux1.IN7
RO_out[13] => Mux0.IN6
RO_out[13] => Mux1.IN6
RO_out[14] => Mux0.IN5
RO_out[14] => Mux1.IN5
RO_out[15] => Mux0.IN4
RO_out[15] => Mux1.IN4
Response <= Response~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|Counter_group:Counter_group_inst|Counter:counter1
clk => finished.CLK
clk => finish~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => finished.ENA
reset => finish~reg0.ENA
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|Counter_group:Counter_group_inst|Counter:counter2
clk => finished.CLK
clk => finish~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => finished.ENA
reset => finish~reg0.ENA
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2
reset => reset.IN1
Cha0[0] => Cha0[0].IN1
Cha0[1] => Cha0[1].IN1
Cha0[2] => Cha0[2].IN1
Cha0[3] => Cha0[3].IN1
Cha1[0] => Cha1[0].IN1
Cha1[1] => Cha1[1].IN1
Cha1[2] => Cha1[2].IN1
Cha1[3] => Cha1[3].IN1
Enable => Enable.IN16
Response <= Counter_group:Counter_group_inst.Response


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst0
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst0|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst1
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst1|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst2
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst2|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst3
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst3|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst4
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst4|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst5
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst5|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst6
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst6|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst7
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst7|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst8
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst8|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst9
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst9|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst10
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst10|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst11
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst11|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst12
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst12|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst13
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst13|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst14
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst14|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst15
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst15|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|Counter_group:Counter_group_inst
reset => reset.IN2
Cha0[0] => Mux0.IN3
Cha0[1] => Mux0.IN2
Cha0[2] => Mux0.IN1
Cha0[3] => Mux0.IN0
Cha1[0] => Mux1.IN3
Cha1[1] => Mux1.IN2
Cha1[2] => Mux1.IN1
Cha1[3] => Mux1.IN0
RO_out[0] => Mux0.IN19
RO_out[0] => Mux1.IN19
RO_out[1] => Mux0.IN18
RO_out[1] => Mux1.IN18
RO_out[2] => Mux0.IN17
RO_out[2] => Mux1.IN17
RO_out[3] => Mux0.IN16
RO_out[3] => Mux1.IN16
RO_out[4] => Mux0.IN15
RO_out[4] => Mux1.IN15
RO_out[5] => Mux0.IN14
RO_out[5] => Mux1.IN14
RO_out[6] => Mux0.IN13
RO_out[6] => Mux1.IN13
RO_out[7] => Mux0.IN12
RO_out[7] => Mux1.IN12
RO_out[8] => Mux0.IN11
RO_out[8] => Mux1.IN11
RO_out[9] => Mux0.IN10
RO_out[9] => Mux1.IN10
RO_out[10] => Mux0.IN9
RO_out[10] => Mux1.IN9
RO_out[11] => Mux0.IN8
RO_out[11] => Mux1.IN8
RO_out[12] => Mux0.IN7
RO_out[12] => Mux1.IN7
RO_out[13] => Mux0.IN6
RO_out[13] => Mux1.IN6
RO_out[14] => Mux0.IN5
RO_out[14] => Mux1.IN5
RO_out[15] => Mux0.IN4
RO_out[15] => Mux1.IN4
Response <= Response~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|Counter_group:Counter_group_inst|Counter:counter1
clk => finished.CLK
clk => finish~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => finished.ENA
reset => finish~reg0.ENA
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|Counter_group:Counter_group_inst|Counter:counter2
clk => finished.CLK
clk => finish~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => finished.ENA
reset => finish~reg0.ENA
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3
reset => reset.IN1
Cha0[0] => Cha0[0].IN1
Cha0[1] => Cha0[1].IN1
Cha0[2] => Cha0[2].IN1
Cha0[3] => Cha0[3].IN1
Cha1[0] => Cha1[0].IN1
Cha1[1] => Cha1[1].IN1
Cha1[2] => Cha1[2].IN1
Cha1[3] => Cha1[3].IN1
Enable => Enable.IN16
Response <= Counter_group:Counter_group_inst.Response


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst0
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst0|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst0|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst1
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst1|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst1|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst2
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst2|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst2|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst3
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst3|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst3|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst4
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst4|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst4|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst5
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst5|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst5|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst6
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst6|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst6|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst7
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst7|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst7|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst8
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst8|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst8|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst9
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst9|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst9|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst10
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst10|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst10|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst11
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst11|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst11|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst12
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst12|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst12|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst13
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst13|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst13|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst14
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst14|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst14|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst15
Enable => Enable.IN1
RO_out <= not_wrapper:inverter_array[9].not_wrapper_inst.out


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst15|nand_wrapper:nand_wrapper_inst
in1 => nand0.IN0
in2 => nand0.IN1
out <= nand0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[1].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[2].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[3].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[4].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[5].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[6].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[7].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[8].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|RO_basic:RO_basic_inst15|not_wrapper:inverter_array[9].not_wrapper_inst
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|Counter_group:Counter_group_inst
reset => reset.IN2
Cha0[0] => Mux0.IN3
Cha0[1] => Mux0.IN2
Cha0[2] => Mux0.IN1
Cha0[3] => Mux0.IN0
Cha1[0] => Mux1.IN3
Cha1[1] => Mux1.IN2
Cha1[2] => Mux1.IN1
Cha1[3] => Mux1.IN0
RO_out[0] => Mux0.IN19
RO_out[0] => Mux1.IN19
RO_out[1] => Mux0.IN18
RO_out[1] => Mux1.IN18
RO_out[2] => Mux0.IN17
RO_out[2] => Mux1.IN17
RO_out[3] => Mux0.IN16
RO_out[3] => Mux1.IN16
RO_out[4] => Mux0.IN15
RO_out[4] => Mux1.IN15
RO_out[5] => Mux0.IN14
RO_out[5] => Mux1.IN14
RO_out[6] => Mux0.IN13
RO_out[6] => Mux1.IN13
RO_out[7] => Mux0.IN12
RO_out[7] => Mux1.IN12
RO_out[8] => Mux0.IN11
RO_out[8] => Mux1.IN11
RO_out[9] => Mux0.IN10
RO_out[9] => Mux1.IN10
RO_out[10] => Mux0.IN9
RO_out[10] => Mux1.IN9
RO_out[11] => Mux0.IN8
RO_out[11] => Mux1.IN8
RO_out[12] => Mux0.IN7
RO_out[12] => Mux1.IN7
RO_out[13] => Mux0.IN6
RO_out[13] => Mux1.IN6
RO_out[14] => Mux0.IN5
RO_out[14] => Mux1.IN5
RO_out[15] => Mux0.IN4
RO_out[15] => Mux1.IN4
Response <= Response~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|Counter_group:Counter_group_inst|Counter:counter1
clk => finished.CLK
clk => finish~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => finished.ENA
reset => finish~reg0.ENA
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|Counter_group:Counter_group_inst|Counter:counter2
clk => finished.CLK
clk => finish~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => finished.ENA
reset => finish~reg0.ENA
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE


