#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 19:20:03 2020
# Process ID: 19664
# Current directory: C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.runs/synth_1
# Command line: vivado.exe -log DDS_sun.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DDS_sun.tcl
# Log file: C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.runs/synth_1/DDS_sun.vds
# Journal file: C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DDS_sun.tcl -notrace
Command: synth_design -top DDS_sun -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 395.113 ; gain = 102.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DDS_sun' [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/DDS_sun.v:23]
INFO: [Synth 8-6157] synthesizing module 'rx_moudle' [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/rx_moudle.v:23]
INFO: [Synth 8-6157] synthesizing module 'detect_module' [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/detect_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'detect_module' (1#1) [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/detect_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'rx_bps_module' [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/rx_bps_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rx_bps_module' (2#1) [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/rx_bps_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'rx_control_module' [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/rx_control_module.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/rx_control_module.v:49]
INFO: [Synth 8-6155] done synthesizing module 'rx_control_module' (3#1) [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/rx_control_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rx_moudle' (4#1) [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/rx_moudle.v:23]
INFO: [Synth 8-6157] synthesizing module 'contral' [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/contral.v:23]
WARNING: [Synth 8-5788] Register isEn_reg in module contral is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/contral.v:38]
INFO: [Synth 8-6155] done synthesizing module 'contral' (5#1) [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/contral.v:23]
INFO: [Synth 8-6157] synthesizing module 'DDS_module' [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/DDS_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'sin_rom' [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.runs/synth_1/.Xil/Vivado-19664-LAPTOP-G2EEK18B/realtime/sin_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sin_rom' (6#1) [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.runs/synth_1/.Xil/Vivado-19664-LAPTOP-G2EEK18B/realtime/sin_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'square_rom' [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.runs/synth_1/.Xil/Vivado-19664-LAPTOP-G2EEK18B/realtime/square_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'square_rom' (7#1) [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.runs/synth_1/.Xil/Vivado-19664-LAPTOP-G2EEK18B/realtime/square_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'triangle_rom' [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.runs/synth_1/.Xil/Vivado-19664-LAPTOP-G2EEK18B/realtime/triangle_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'triangle_rom' (8#1) [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.runs/synth_1/.Xil/Vivado-19664-LAPTOP-G2EEK18B/realtime/triangle_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sawtooth_rom' [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.runs/synth_1/.Xil/Vivado-19664-LAPTOP-G2EEK18B/realtime/sawtooth_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sawtooth_rom' (9#1) [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.runs/synth_1/.Xil/Vivado-19664-LAPTOP-G2EEK18B/realtime/sawtooth_rom_stub.v:6]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/DDS_module.v:116]
WARNING: [Synth 8-5788] Register Rom_Addr_reg in module DDS_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/DDS_module.v:82]
WARNING: [Synth 8-5788] Register DA_data_reg in module DDS_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/DDS_module.v:114]
INFO: [Synth 8-6155] done synthesizing module 'DDS_module' (10#1) [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/DDS_module.v:23]
WARNING: [Synth 8-350] instance 'u6' of module 'DDS_module' requires 9 connections, but only 5 given [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/DDS_sun.v:68]
INFO: [Synth 8-6155] done synthesizing module 'DDS_sun' (11#1) [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/DDS_sun.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 451.309 ; gain = 158.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 451.309 ; gain = 158.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 451.309 ; gain = 158.738
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/ip/sin_rom/sin_rom/sin_rom_in_context.xdc] for cell 'u6/sin'
Finished Parsing XDC File [c:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/ip/sin_rom/sin_rom/sin_rom_in_context.xdc] for cell 'u6/sin'
Parsing XDC File [c:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/ip/square_rom/square_rom/square_rom_in_context.xdc] for cell 'u6/square'
Finished Parsing XDC File [c:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/ip/square_rom/square_rom/square_rom_in_context.xdc] for cell 'u6/square'
Parsing XDC File [c:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/ip/triangle_rom/triangle_rom/triangle_rom_in_context.xdc] for cell 'u6/triangle'
Finished Parsing XDC File [c:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/ip/triangle_rom/triangle_rom/triangle_rom_in_context.xdc] for cell 'u6/triangle'
Parsing XDC File [c:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/ip/sawtooth_rom/sawtooth_rom/sawtooth_rom_in_context.xdc] for cell 'u6/swatooth'
Finished Parsing XDC File [c:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/ip/sawtooth_rom/sawtooth_rom/sawtooth_rom_in_context.xdc] for cell 'u6/swatooth'
Parsing XDC File [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DDS_sun_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DDS_sun_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 774.305 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 774.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 774.305 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 774.305 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 774.305 ; gain = 481.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 774.305 ; gain = 481.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u6/sin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u6/square. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u6/triangle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u6/swatooth. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 774.305 ; gain = 481.734
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "BPS_CLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "isDone" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fworda" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DA_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 774.305 ; gain = 481.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   8 Input     26 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DDS_sun 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module detect_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rx_bps_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rx_control_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module contral 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DDS_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   8 Input     26 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "u4/u2/isDone" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "u4/u1/BPS_CLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'u6/fworda_reg[9]' (FDP) to 'u6/fworda_reg[13]'
INFO: [Synth 8-3886] merging instance 'u6/fworda_reg[14]' (FDC) to 'u6/fworda_reg[19]'
INFO: [Synth 8-3886] merging instance 'u6/fworda_reg[17]' (FDC) to 'u6/fworda_reg[18]'
INFO: [Synth 8-3886] merging instance 'u6/fworda_reg[19]' (FDC) to 'u6/fworda_reg[23]'
INFO: [Synth 8-3886] merging instance 'u6/fworda_reg[20]' (FDC) to 'u6/fworda_reg[28]'
INFO: [Synth 8-3886] merging instance 'u6/fworda_reg[21]' (FDC) to 'u6/fworda_reg[28]'
INFO: [Synth 8-3886] merging instance 'u6/fworda_reg[23]' (FDC) to 'u6/fworda_reg[25]'
INFO: [Synth 8-3886] merging instance 'u6/fworda_reg[24]' (FDC) to 'u6/fworda_reg[28]'
INFO: [Synth 8-3886] merging instance 'u6/fworda_reg[26]' (FDC) to 'u6/fworda_reg[28]'
INFO: [Synth 8-3886] merging instance 'u6/fworda_reg[27]' (FDC) to 'u6/fworda_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u6/fworda_reg[28] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 774.305 ; gain = 481.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 776.402 ; gain = 483.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 776.625 ; gain = 484.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 797.227 ; gain = 504.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 797.227 ; gain = 504.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 797.227 ; gain = 504.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 797.227 ; gain = 504.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 797.227 ; gain = 504.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 797.227 ; gain = 504.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 797.227 ; gain = 504.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |sin_rom       |         1|
|2     |square_rom    |         1|
|3     |triangle_rom  |         1|
|4     |sawtooth_rom  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |sawtooth_rom |     1|
|2     |sin_rom      |     1|
|3     |square_rom   |     1|
|4     |triangle_rom |     1|
|5     |BUFG         |     1|
|6     |CARRY4       |    12|
|7     |LUT1         |     2|
|8     |LUT2         |    41|
|9     |LUT3         |    29|
|10    |LUT4         |    18|
|11    |LUT6         |    25|
|12    |FDCE         |    94|
|13    |FDPE         |    18|
|14    |FDRE         |     1|
|15    |LDC          |     8|
|16    |IBUF         |     3|
|17    |OBUF         |    25|
+------+-------------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   309|
|2     |  u4     |rx_moudle         |    91|
|3     |    u0   |detect_module     |     2|
|4     |    u1   |rx_bps_module     |    40|
|5     |    u2   |rx_control_module |    49|
|6     |  u5     |contral           |     9|
|7     |  u6     |DDS_module        |   178|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 797.227 ; gain = 504.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 797.227 ; gain = 181.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 797.227 ; gain = 504.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 798.410 ; gain = 517.313
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 798.410 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.runs/synth_1/DDS_sun.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DDS_sun_utilization_synth.rpt -pb DDS_sun_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 19:20:34 2020...
