{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 23:04:02 2019 " "Info: Processing started: Fri Mar 15 23:04:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tube -c tube --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tube -c tube --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Select1:inst2\|BCD\[0\] " "Warning: Node \"Select1:inst2\|BCD\[0\]\" is a latch" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Select1:inst2\|BCD\[3\] " "Warning: Node \"Select1:inst2\|BCD\[3\]\" is a latch" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Select1:inst2\|BCD\[2\] " "Warning: Node \"Select1:inst2\|BCD\[2\]\" is a latch" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Select1:inst2\|BCD\[1\] " "Warning: Node \"Select1:inst2\|BCD\[1\]\" is a latch" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74161:inst26\|f74161:sub\|87 " "Info: Detected ripple clock \"74161:inst26\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst26\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst26\|f74161:sub\|9 " "Info: Detected ripple clock \"74161:inst26\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst26\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Select1:inst2\|BCD\[3\]~9 " "Info: Detected gated clock \"Select1:inst2\|BCD\[3\]~9\" as buffer" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Select1:inst2\|BCD\[3\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74161:inst26\|f74161:sub\|9 inst6 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"74161:inst26\|f74161:sub\|9\" and destination register \"inst6\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.536 ns + Longest register register " "Info: + Longest register to register delay is 2.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst26\|f74161:sub\|9 1 REG LCFF_X15_Y8_N15 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N15; Fanout = 14; REG Node = '74161:inst26\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.366 ns) 1.124 ns inst28~0 2 COMB LCCOMB_X14_Y8_N0 2 " "Info: 2: + IC(0.758 ns) + CELL(0.366 ns) = 1.124 ns; Loc. = LCCOMB_X14_Y8_N0; Fanout = 2; COMB Node = 'inst28~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { 74161:inst26|f74161:sub|9 inst28~0 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 512 416 480 560 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.202 ns) 2.428 ns inst6~0 3 COMB LCCOMB_X15_Y7_N0 1 " "Info: 3: + IC(1.102 ns) + CELL(0.202 ns) = 2.428 ns; Loc. = LCCOMB_X15_Y7_N0; Fanout = 1; COMB Node = 'inst6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { inst28~0 inst6~0 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.536 ns inst6 4 REG LCFF_X15_Y7_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.536 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~0 inst6 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.676 ns ( 26.66 % ) " "Info: Total cell delay = 0.676 ns ( 26.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.860 ns ( 73.34 % ) " "Info: Total interconnect delay = 1.860 ns ( 73.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { 74161:inst26|f74161:sub|9 inst28~0 inst6~0 inst6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.536 ns" { 74161:inst26|f74161:sub|9 {} inst28~0 {} inst6~0 {} inst6 {} } { 0.000ns 0.758ns 1.102ns 0.000ns } { 0.000ns 0.366ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.013 ns - Smallest " "Info: - Smallest clock skew is -0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.281 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.666 ns) 3.281 ns inst6 2 REG LCFF_X15_Y7_N1 1 " "Info: 2: + IC(1.515 ns) + CELL(0.666 ns) = 3.281 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.181 ns" { CLK inst6 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.83 % ) " "Info: Total cell delay = 1.766 ns ( 53.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.515 ns ( 46.17 % ) " "Info: Total interconnect delay = 1.515 ns ( 46.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.281 ns" { CLK inst6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.281 ns" { CLK {} CLK~combout {} inst6 {} } { 0.000ns 0.000ns 1.515ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.294 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.666 ns) 3.294 ns 74161:inst26\|f74161:sub\|9 2 REG LCFF_X15_Y8_N15 14 " "Info: 2: + IC(1.528 ns) + CELL(0.666 ns) = 3.294 ns; Loc. = LCFF_X15_Y8_N15; Fanout = 14; REG Node = '74161:inst26\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { CLK 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.61 % ) " "Info: Total cell delay = 1.766 ns ( 53.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.528 ns ( 46.39 % ) " "Info: Total interconnect delay = 1.528 ns ( 46.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.294 ns" { CLK 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.294 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} } { 0.000ns 0.000ns 1.528ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.281 ns" { CLK inst6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.281 ns" { CLK {} CLK~combout {} inst6 {} } { 0.000ns 0.000ns 1.515ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.294 ns" { CLK 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.294 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} } { 0.000ns 0.000ns 1.528ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { 74161:inst26|f74161:sub|9 inst28~0 inst6~0 inst6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.536 ns" { 74161:inst26|f74161:sub|9 {} inst28~0 {} inst6~0 {} inst6 {} } { 0.000ns 0.758ns 1.102ns 0.000ns } { 0.000ns 0.366ns 0.202ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.281 ns" { CLK inst6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.281 ns" { CLK {} CLK~combout {} inst6 {} } { 0.000ns 0.000ns 1.515ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.294 ns" { CLK 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.294 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} } { 0.000ns 0.000ns 1.528ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { inst6 {} } {  } {  } "" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74161:inst26\|f74161:sub\|87 Select1:inst2\|BCD\[2\] CLK 2.233 ns " "Info: Found hold time violation between source  pin or register \"74161:inst26\|f74161:sub\|87\" and destination pin or register \"Select1:inst2\|BCD\[2\]\" for clock \"CLK\" (Hold time is 2.233 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.151 ns + Largest " "Info: + Largest clock skew is 5.151 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.445 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.970 ns) 3.598 ns 74161:inst26\|f74161:sub\|87 2 REG LCFF_X15_Y8_N31 13 " "Info: 2: + IC(1.528 ns) + CELL(0.970 ns) = 3.598 ns; Loc. = LCFF_X15_Y8_N31; Fanout = 13; REG Node = '74161:inst26\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK 74161:inst26|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.319 ns) 4.994 ns Select1:inst2\|BCD\[3\]~9 3 COMB LCCOMB_X17_Y8_N16 1 " "Info: 3: + IC(1.077 ns) + CELL(0.319 ns) = 4.994 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[3\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~9 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.000 ns) 6.737 ns Select1:inst2\|BCD\[3\]~9clkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(1.743 ns) + CELL(0.000 ns) = 6.737 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Select1:inst2\|BCD\[3\]~9clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.366 ns) 8.445 ns Select1:inst2\|BCD\[2\] 5 REG LCCOMB_X15_Y8_N16 7 " "Info: 5: + IC(1.342 ns) + CELL(0.366 ns) = 8.445 ns; Loc. = LCCOMB_X15_Y8_N16; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[2] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 32.62 % ) " "Info: Total cell delay = 2.755 ns ( 32.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.690 ns ( 67.38 % ) " "Info: Total interconnect delay = 5.690 ns ( 67.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.445 ns" { CLK 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.445 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[2] {} } { 0.000ns 0.000ns 1.528ns 1.077ns 1.743ns 1.342ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.294 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.666 ns) 3.294 ns 74161:inst26\|f74161:sub\|87 2 REG LCFF_X15_Y8_N31 13 " "Info: 2: + IC(1.528 ns) + CELL(0.666 ns) = 3.294 ns; Loc. = LCFF_X15_Y8_N31; Fanout = 13; REG Node = '74161:inst26\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { CLK 74161:inst26|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.61 % ) " "Info: Total cell delay = 1.766 ns ( 53.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.528 ns ( 46.39 % ) " "Info: Total interconnect delay = 1.528 ns ( 46.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.294 ns" { CLK 74161:inst26|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.294 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} } { 0.000ns 0.000ns 1.528ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.445 ns" { CLK 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.445 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[2] {} } { 0.000ns 0.000ns 1.528ns 1.077ns 1.743ns 1.342ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.000ns 0.366ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.294 ns" { CLK 74161:inst26|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.294 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} } { 0.000ns 0.000ns 1.528ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.614 ns - Shortest register register " "Info: - Shortest register to register delay is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst26\|f74161:sub\|87 1 REG LCFF_X15_Y8_N31 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N31; Fanout = 13; REG Node = '74161:inst26\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst26|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.206 ns) 0.952 ns Select1:inst2\|BCD\[3\]~57 2 COMB LCCOMB_X14_Y8_N6 3 " "Info: 2: + IC(0.746 ns) + CELL(0.206 ns) = 0.952 ns; Loc. = LCCOMB_X14_Y8_N6; Fanout = 3; COMB Node = 'Select1:inst2\|BCD\[3\]~57'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~57 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.366 ns) 2.039 ns Select1:inst2\|BCD\[2\]~47 3 COMB LCCOMB_X15_Y8_N0 1 " "Info: 3: + IC(0.721 ns) + CELL(0.366 ns) = 2.039 ns; Loc. = LCCOMB_X15_Y8_N0; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[2\]~47'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { Select1:inst2|BCD[3]~57 Select1:inst2|BCD[2]~47 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.614 ns Select1:inst2\|BCD\[2\] 4 REG LCCOMB_X15_Y8_N16 7 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 2.614 ns; Loc. = LCCOMB_X15_Y8_N16; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { Select1:inst2|BCD[2]~47 Select1:inst2|BCD[2] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.778 ns ( 29.76 % ) " "Info: Total cell delay = 0.778 ns ( 29.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.836 ns ( 70.24 % ) " "Info: Total interconnect delay = 1.836 ns ( 70.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~57 Select1:inst2|BCD[2]~47 Select1:inst2|BCD[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { 74161:inst26|f74161:sub|87 {} Select1:inst2|BCD[3]~57 {} Select1:inst2|BCD[2]~47 {} Select1:inst2|BCD[2] {} } { 0.000ns 0.746ns 0.721ns 0.369ns } { 0.000ns 0.206ns 0.366ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.445 ns" { CLK 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.445 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[2] {} } { 0.000ns 0.000ns 1.528ns 1.077ns 1.743ns 1.342ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.000ns 0.366ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.294 ns" { CLK 74161:inst26|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.294 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} } { 0.000ns 0.000ns 1.528ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~57 Select1:inst2|BCD[2]~47 Select1:inst2|BCD[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { 74161:inst26|f74161:sub|87 {} Select1:inst2|BCD[3]~57 {} Select1:inst2|BCD[2]~47 {} Select1:inst2|BCD[2] {} } { 0.000ns 0.746ns 0.721ns 0.369ns } { 0.000ns 0.206ns 0.366ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Select1:inst2\|BCD\[0\] IN\[4\] CLK 12.204 ns register " "Info: tsu for register \"Select1:inst2\|BCD\[0\]\" (data pin = \"IN\[4\]\", clock pin = \"CLK\") is 12.204 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.428 ns + Longest pin register " "Info: + Longest pin to register delay is 19.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns IN\[4\] 1 PIN PIN_67 8 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 8; PIN Node = 'IN\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 80 56 224 96 "IN\[0\]" "" } { 96 56 224 112 "IN\[1\]" "" } { 112 56 224 128 "IN\[2\]" "" } { 160 56 224 176 "IN\[3\]" "" } { 176 56 224 192 "IN\[4\]" "" } { 192 56 224 208 "IN\[5\]" "" } { 208 56 224 224 "IN\[6\]" "" } { 224 56 224 240 "IN\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.607 ns) + CELL(0.505 ns) 8.046 ns 74185:inst\|81~1 2 COMB LCCOMB_X19_Y1_N16 2 " "Info: 2: + IC(6.607 ns) + CELL(0.505 ns) = 8.046 ns; Loc. = LCCOMB_X19_Y1_N16; Fanout = 2; COMB Node = '74185:inst\|81~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.112 ns" { IN[4] 74185:inst|81~1 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74185.bdf" { { 3024 960 1024 3160 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.624 ns) 9.405 ns 74185:inst\|45~1 3 COMB LCCOMB_X19_Y1_N10 1 " "Info: 3: + IC(0.735 ns) + CELL(0.624 ns) = 9.405 ns; Loc. = LCCOMB_X19_Y1_N10; Fanout = 1; COMB Node = '74185:inst\|45~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { 74185:inst|81~1 74185:inst|45~1 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74185.bdf" { { 2344 960 1024 2480 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.366 ns) 10.437 ns 74185:inst\|45~2 4 COMB LCCOMB_X19_Y1_N20 10 " "Info: 4: + IC(0.666 ns) + CELL(0.366 ns) = 10.437 ns; Loc. = LCCOMB_X19_Y1_N20; Fanout = 10; COMB Node = '74185:inst\|45~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { 74185:inst|45~1 74185:inst|45~2 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74185.bdf" { { 2344 960 1024 2480 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.206 ns) 12.212 ns 74185:inst4\|82~0 5 COMB LCCOMB_X14_Y4_N28 4 " "Info: 5: + IC(1.569 ns) + CELL(0.206 ns) = 12.212 ns; Loc. = LCCOMB_X14_Y4_N28; Fanout = 4; COMB Node = '74185:inst4\|82~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { 74185:inst|45~2 74185:inst4|82~0 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74185.bdf" { { 3536 960 1024 3640 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.445 ns) + CELL(0.623 ns) 15.280 ns Select1:inst2\|BCD\[0\]~53 6 COMB LCCOMB_X14_Y8_N22 1 " "Info: 6: + IC(2.445 ns) + CELL(0.623 ns) = 15.280 ns; Loc. = LCCOMB_X14_Y8_N22; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[0\]~53'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { 74185:inst4|82~0 Select1:inst2|BCD[0]~53 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.604 ns) 17.388 ns Select1:inst2\|BCD\[0\]~54 7 COMB LCCOMB_X14_Y8_N16 1 " "Info: 7: + IC(1.504 ns) + CELL(0.604 ns) = 17.388 ns; Loc. = LCCOMB_X14_Y8_N16; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[0\]~54'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { Select1:inst2|BCD[0]~53 Select1:inst2|BCD[0]~54 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.651 ns) 18.433 ns Select1:inst2\|BCD\[0\]~31 8 COMB LCCOMB_X14_Y8_N14 1 " "Info: 8: + IC(0.394 ns) + CELL(0.651 ns) = 18.433 ns; Loc. = LCCOMB_X14_Y8_N14; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[0\]~31'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { Select1:inst2|BCD[0]~54 Select1:inst2|BCD[0]~31 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 19.428 ns Select1:inst2\|BCD\[0\] 9 REG LCCOMB_X14_Y8_N4 7 " "Info: 9: + IC(0.371 ns) + CELL(0.624 ns) = 19.428 ns; Loc. = LCCOMB_X14_Y8_N4; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { Select1:inst2|BCD[0]~31 Select1:inst2|BCD[0] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.137 ns ( 26.44 % ) " "Info: Total cell delay = 5.137 ns ( 26.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.291 ns ( 73.56 % ) " "Info: Total interconnect delay = 14.291 ns ( 73.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.428 ns" { IN[4] 74185:inst|81~1 74185:inst|45~1 74185:inst|45~2 74185:inst4|82~0 Select1:inst2|BCD[0]~53 Select1:inst2|BCD[0]~54 Select1:inst2|BCD[0]~31 Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.428 ns" { IN[4] {} IN[4]~combout {} 74185:inst|81~1 {} 74185:inst|45~1 {} 74185:inst|45~2 {} 74185:inst4|82~0 {} Select1:inst2|BCD[0]~53 {} Select1:inst2|BCD[0]~54 {} Select1:inst2|BCD[0]~31 {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 6.607ns 0.735ns 0.666ns 1.569ns 2.445ns 1.504ns 0.394ns 0.371ns } { 0.000ns 0.934ns 0.505ns 0.624ns 0.366ns 0.206ns 0.623ns 0.604ns 0.651ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.957 ns + " "Info: + Micro setup delay of destination is 0.957 ns" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.181 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 8.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.970 ns) 3.598 ns 74161:inst26\|f74161:sub\|9 2 REG LCFF_X15_Y8_N15 14 " "Info: 2: + IC(1.528 ns) + CELL(0.970 ns) = 3.598 ns; Loc. = LCFF_X15_Y8_N15; Fanout = 14; REG Node = '74161:inst26\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.206 ns) 4.909 ns Select1:inst2\|BCD\[3\]~9 3 COMB LCCOMB_X17_Y8_N16 1 " "Info: 3: + IC(1.105 ns) + CELL(0.206 ns) = 4.909 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[3\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { 74161:inst26|f74161:sub|9 Select1:inst2|BCD[3]~9 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.000 ns) 6.652 ns Select1:inst2\|BCD\[3\]~9clkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(1.743 ns) + CELL(0.000 ns) = 6.652 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Select1:inst2\|BCD\[3\]~9clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.206 ns) 8.181 ns Select1:inst2\|BCD\[0\] 5 REG LCCOMB_X14_Y8_N4 7 " "Info: 5: + IC(1.323 ns) + CELL(0.206 ns) = 8.181 ns; Loc. = LCCOMB_X14_Y8_N4; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 30.34 % ) " "Info: Total cell delay = 2.482 ns ( 30.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.699 ns ( 69.66 % ) " "Info: Total interconnect delay = 5.699 ns ( 69.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.181 ns" { CLK 74161:inst26|f74161:sub|9 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.181 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 1.528ns 1.105ns 1.743ns 1.323ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.428 ns" { IN[4] 74185:inst|81~1 74185:inst|45~1 74185:inst|45~2 74185:inst4|82~0 Select1:inst2|BCD[0]~53 Select1:inst2|BCD[0]~54 Select1:inst2|BCD[0]~31 Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.428 ns" { IN[4] {} IN[4]~combout {} 74185:inst|81~1 {} 74185:inst|45~1 {} 74185:inst|45~2 {} 74185:inst4|82~0 {} Select1:inst2|BCD[0]~53 {} Select1:inst2|BCD[0]~54 {} Select1:inst2|BCD[0]~31 {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 6.607ns 0.735ns 0.666ns 1.569ns 2.445ns 1.504ns 0.394ns 0.371ns } { 0.000ns 0.934ns 0.505ns 0.624ns 0.366ns 0.206ns 0.623ns 0.604ns 0.651ns 0.624ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.181 ns" { CLK 74161:inst26|f74161:sub|9 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.181 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 1.528ns 1.105ns 1.743ns 1.323ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK O1\[0\] Select1:inst2\|BCD\[0\] 16.023 ns register " "Info: tco from clock \"CLK\" to destination pin \"O1\[0\]\" through register \"Select1:inst2\|BCD\[0\]\" is 16.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.266 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 8.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.970 ns) 3.598 ns 74161:inst26\|f74161:sub\|87 2 REG LCFF_X15_Y8_N31 13 " "Info: 2: + IC(1.528 ns) + CELL(0.970 ns) = 3.598 ns; Loc. = LCFF_X15_Y8_N31; Fanout = 13; REG Node = '74161:inst26\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK 74161:inst26|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.319 ns) 4.994 ns Select1:inst2\|BCD\[3\]~9 3 COMB LCCOMB_X17_Y8_N16 1 " "Info: 3: + IC(1.077 ns) + CELL(0.319 ns) = 4.994 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[3\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~9 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.000 ns) 6.737 ns Select1:inst2\|BCD\[3\]~9clkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(1.743 ns) + CELL(0.000 ns) = 6.737 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Select1:inst2\|BCD\[3\]~9clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.206 ns) 8.266 ns Select1:inst2\|BCD\[0\] 5 REG LCCOMB_X14_Y8_N4 7 " "Info: 5: + IC(1.323 ns) + CELL(0.206 ns) = 8.266 ns; Loc. = LCCOMB_X14_Y8_N4; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.595 ns ( 31.39 % ) " "Info: Total cell delay = 2.595 ns ( 31.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.671 ns ( 68.61 % ) " "Info: Total interconnect delay = 5.671 ns ( 68.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.266 ns" { CLK 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.266 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 1.528ns 1.077ns 1.743ns 1.323ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.757 ns + Longest register pin " "Info: + Longest register to pin delay is 7.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Select1:inst2\|BCD\[0\] 1 REG LCCOMB_X14_Y8_N4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y8_N4; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Select1:inst2|BCD[0] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.683 ns) + CELL(0.651 ns) 3.334 ns ex7449:inst21\|inst5~0 2 COMB LCCOMB_X4_Y13_N28 1 " "Info: 2: + IC(2.683 ns) + CELL(0.651 ns) = 3.334 ns; Loc. = LCCOMB_X4_Y13_N28; Fanout = 1; COMB Node = 'ex7449:inst21\|inst5~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.334 ns" { Select1:inst2|BCD[0] ex7449:inst21|inst5~0 } "NODE_NAME" } } { "ex7449.bdf" "" { Schematic "D:/My-Quartus/数码管显示/ex7449.bdf" { { 64 880 944 112 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(3.236 ns) 7.757 ns O1\[0\] 3 PIN PIN_133 0 " "Info: 3: + IC(1.187 ns) + CELL(3.236 ns) = 7.757 ns; Loc. = PIN_133; Fanout = 0; PIN Node = 'O1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { ex7449:inst21|inst5~0 O1[0] } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 416 336 512 432 "O1\[6..0\]" "" } { 392 240 288 408 "O1\[1\]" "" } { 376 240 288 392 "O1\[0\]" "" } { 408 240 288 424 "O1\[2\]" "" } { 424 240 288 440 "O1\[3\]" "" } { 440 240 288 456 "O1\[4\]" "" } { 456 240 288 472 "O1\[5\]" "" } { 472 240 288 488 "O1\[6\]" "" } { 408 304 344 424 "O1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.887 ns ( 50.11 % ) " "Info: Total cell delay = 3.887 ns ( 50.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.870 ns ( 49.89 % ) " "Info: Total interconnect delay = 3.870 ns ( 49.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.757 ns" { Select1:inst2|BCD[0] ex7449:inst21|inst5~0 O1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.757 ns" { Select1:inst2|BCD[0] {} ex7449:inst21|inst5~0 {} O1[0] {} } { 0.000ns 2.683ns 1.187ns } { 0.000ns 0.651ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.266 ns" { CLK 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.266 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 1.528ns 1.077ns 1.743ns 1.323ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.757 ns" { Select1:inst2|BCD[0] ex7449:inst21|inst5~0 O1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.757 ns" { Select1:inst2|BCD[0] {} ex7449:inst21|inst5~0 {} O1[0] {} } { 0.000ns 2.683ns 1.187ns } { 0.000ns 0.651ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Select1:inst2\|BCD\[0\] IN\[0\] CLK -0.880 ns register " "Info: th for register \"Select1:inst2\|BCD\[0\]\" (data pin = \"IN\[0\]\", clock pin = \"CLK\") is -0.880 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.266 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.970 ns) 3.598 ns 74161:inst26\|f74161:sub\|87 2 REG LCFF_X15_Y8_N31 13 " "Info: 2: + IC(1.528 ns) + CELL(0.970 ns) = 3.598 ns; Loc. = LCFF_X15_Y8_N31; Fanout = 13; REG Node = '74161:inst26\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK 74161:inst26|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.319 ns) 4.994 ns Select1:inst2\|BCD\[3\]~9 3 COMB LCCOMB_X17_Y8_N16 1 " "Info: 3: + IC(1.077 ns) + CELL(0.319 ns) = 4.994 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[3\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~9 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.000 ns) 6.737 ns Select1:inst2\|BCD\[3\]~9clkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(1.743 ns) + CELL(0.000 ns) = 6.737 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Select1:inst2\|BCD\[3\]~9clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.206 ns) 8.266 ns Select1:inst2\|BCD\[0\] 5 REG LCCOMB_X14_Y8_N4 7 " "Info: 5: + IC(1.323 ns) + CELL(0.206 ns) = 8.266 ns; Loc. = LCCOMB_X14_Y8_N4; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.595 ns ( 31.39 % ) " "Info: Total cell delay = 2.595 ns ( 31.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.671 ns ( 68.61 % ) " "Info: Total interconnect delay = 5.671 ns ( 68.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.266 ns" { CLK 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.266 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 1.528ns 1.077ns 1.743ns 1.323ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.146 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns IN\[0\] 1 PIN PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 1; PIN Node = 'IN\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 80 56 224 96 "IN\[0\]" "" } { 96 56 224 112 "IN\[1\]" "" } { 112 56 224 128 "IN\[2\]" "" } { 160 56 224 176 "IN\[3\]" "" } { 176 56 224 192 "IN\[4\]" "" } { 192 56 224 208 "IN\[5\]" "" } { 208 56 224 224 "IN\[6\]" "" } { 224 56 224 240 "IN\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.271 ns) + CELL(0.370 ns) 7.585 ns Select1:inst2\|BCD\[0\]~30 2 COMB LCCOMB_X14_Y8_N28 1 " "Info: 2: + IC(6.271 ns) + CELL(0.370 ns) = 7.585 ns; Loc. = LCCOMB_X14_Y8_N28; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[0\]~30'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.641 ns" { IN[0] Select1:inst2|BCD[0]~30 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 8.151 ns Select1:inst2\|BCD\[0\]~31 3 COMB LCCOMB_X14_Y8_N14 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 8.151 ns; Loc. = LCCOMB_X14_Y8_N14; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[0\]~31'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { Select1:inst2|BCD[0]~30 Select1:inst2|BCD[0]~31 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 9.146 ns Select1:inst2\|BCD\[0\] 4 REG LCCOMB_X14_Y8_N4 7 " "Info: 4: + IC(0.371 ns) + CELL(0.624 ns) = 9.146 ns; Loc. = LCCOMB_X14_Y8_N4; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { Select1:inst2|BCD[0]~31 Select1:inst2|BCD[0] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 23.44 % ) " "Info: Total cell delay = 2.144 ns ( 23.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.002 ns ( 76.56 % ) " "Info: Total interconnect delay = 7.002 ns ( 76.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.146 ns" { IN[0] Select1:inst2|BCD[0]~30 Select1:inst2|BCD[0]~31 Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.146 ns" { IN[0] {} IN[0]~combout {} Select1:inst2|BCD[0]~30 {} Select1:inst2|BCD[0]~31 {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 6.271ns 0.360ns 0.371ns } { 0.000ns 0.944ns 0.370ns 0.206ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.266 ns" { CLK 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.266 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 1.528ns 1.077ns 1.743ns 1.323ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.146 ns" { IN[0] Select1:inst2|BCD[0]~30 Select1:inst2|BCD[0]~31 Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.146 ns" { IN[0] {} IN[0]~combout {} Select1:inst2|BCD[0]~30 {} Select1:inst2|BCD[0]~31 {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 6.271ns 0.360ns 0.371ns } { 0.000ns 0.944ns 0.370ns 0.206ns 0.624ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 23:04:03 2019 " "Info: Processing ended: Fri Mar 15 23:04:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
