$comment
	File created using the following command:
		vcd file A5_3.msim.vcd -direction
$end
$date
	Sat Sep 13 22:36:53 2025
$end
$version
	Questa Intel Starter FPGA Edition Version 2023.3
$end
$timescale
	1ps
$end

$scope module a5_3_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EntradaB_ULA [7] $end
$var wire 1 # EntradaB_ULA [6] $end
$var wire 1 $ EntradaB_ULA [5] $end
$var wire 1 % EntradaB_ULA [4] $end
$var wire 1 & EntradaB_ULA [3] $end
$var wire 1 ' EntradaB_ULA [2] $end
$var wire 1 ( EntradaB_ULA [1] $end
$var wire 1 ) EntradaB_ULA [0] $end
$var wire 1 * KEY [3] $end
$var wire 1 + KEY [2] $end
$var wire 1 , KEY [1] $end
$var wire 1 - KEY [0] $end
$var wire 1 . OpULA [1] $end
$var wire 1 / OpULA [0] $end
$var wire 1 0 Out_RegA [7] $end
$var wire 1 1 Out_RegA [6] $end
$var wire 1 2 Out_RegA [5] $end
$var wire 1 3 Out_RegA [4] $end
$var wire 1 4 Out_RegA [3] $end
$var wire 1 5 Out_RegA [2] $end
$var wire 1 6 Out_RegA [1] $end
$var wire 1 7 Out_RegA [0] $end
$var wire 1 8 Palavra_Controle [11] $end
$var wire 1 9 Palavra_Controle [10] $end
$var wire 1 : Palavra_Controle [9] $end
$var wire 1 ; Palavra_Controle [8] $end
$var wire 1 < Palavra_Controle [7] $end
$var wire 1 = Palavra_Controle [6] $end
$var wire 1 > Palavra_Controle [5] $end
$var wire 1 ? Palavra_Controle [4] $end
$var wire 1 @ Palavra_Controle [3] $end
$var wire 1 A Palavra_Controle [2] $end
$var wire 1 B Palavra_Controle [1] $end
$var wire 1 C Palavra_Controle [0] $end
$var wire 1 D PC_OUT [8] $end
$var wire 1 E PC_OUT [7] $end
$var wire 1 F PC_OUT [6] $end
$var wire 1 G PC_OUT [5] $end
$var wire 1 H PC_OUT [4] $end
$var wire 1 I PC_OUT [3] $end
$var wire 1 J PC_OUT [2] $end
$var wire 1 K PC_OUT [1] $end
$var wire 1 L PC_OUT [0] $end

$scope module i1 $end
$var wire 1 M gnd $end
$var wire 1 N devoe $end
$var wire 1 O devclrn $end
$var wire 1 P devpor $end
$var wire 1 Q ww_devoe $end
$var wire 1 R ww_devclrn $end
$var wire 1 S ww_devpor $end
$var wire 1 T ww_CLOCK_50 $end
$var wire 1 U ww_KEY [3] $end
$var wire 1 V ww_KEY [2] $end
$var wire 1 W ww_KEY [1] $end
$var wire 1 X ww_KEY [0] $end
$var wire 1 Y ww_PC_OUT [8] $end
$var wire 1 Z ww_PC_OUT [7] $end
$var wire 1 [ ww_PC_OUT [6] $end
$var wire 1 \ ww_PC_OUT [5] $end
$var wire 1 ] ww_PC_OUT [4] $end
$var wire 1 ^ ww_PC_OUT [3] $end
$var wire 1 _ ww_PC_OUT [2] $end
$var wire 1 ` ww_PC_OUT [1] $end
$var wire 1 a ww_PC_OUT [0] $end
$var wire 1 b ww_Palavra_Controle [11] $end
$var wire 1 c ww_Palavra_Controle [10] $end
$var wire 1 d ww_Palavra_Controle [9] $end
$var wire 1 e ww_Palavra_Controle [8] $end
$var wire 1 f ww_Palavra_Controle [7] $end
$var wire 1 g ww_Palavra_Controle [6] $end
$var wire 1 h ww_Palavra_Controle [5] $end
$var wire 1 i ww_Palavra_Controle [4] $end
$var wire 1 j ww_Palavra_Controle [3] $end
$var wire 1 k ww_Palavra_Controle [2] $end
$var wire 1 l ww_Palavra_Controle [1] $end
$var wire 1 m ww_Palavra_Controle [0] $end
$var wire 1 n ww_EntradaB_ULA [7] $end
$var wire 1 o ww_EntradaB_ULA [6] $end
$var wire 1 p ww_EntradaB_ULA [5] $end
$var wire 1 q ww_EntradaB_ULA [4] $end
$var wire 1 r ww_EntradaB_ULA [3] $end
$var wire 1 s ww_EntradaB_ULA [2] $end
$var wire 1 t ww_EntradaB_ULA [1] $end
$var wire 1 u ww_EntradaB_ULA [0] $end
$var wire 1 v ww_OpULA [1] $end
$var wire 1 w ww_OpULA [0] $end
$var wire 1 x ww_Out_RegA [7] $end
$var wire 1 y ww_Out_RegA [6] $end
$var wire 1 z ww_Out_RegA [5] $end
$var wire 1 { ww_Out_RegA [4] $end
$var wire 1 | ww_Out_RegA [3] $end
$var wire 1 } ww_Out_RegA [2] $end
$var wire 1 ~ ww_Out_RegA [1] $end
$var wire 1 !! ww_Out_RegA [0] $end
$var wire 1 "! \KEY[1]~input_o\ $end
$var wire 1 #! \KEY[2]~input_o\ $end
$var wire 1 $! \KEY[3]~input_o\ $end
$var wire 1 %! \PC_OUT[0]~output_o\ $end
$var wire 1 &! \PC_OUT[1]~output_o\ $end
$var wire 1 '! \PC_OUT[2]~output_o\ $end
$var wire 1 (! \PC_OUT[3]~output_o\ $end
$var wire 1 )! \PC_OUT[4]~output_o\ $end
$var wire 1 *! \PC_OUT[5]~output_o\ $end
$var wire 1 +! \PC_OUT[6]~output_o\ $end
$var wire 1 ,! \PC_OUT[7]~output_o\ $end
$var wire 1 -! \PC_OUT[8]~output_o\ $end
$var wire 1 .! \Palavra_Controle[0]~output_o\ $end
$var wire 1 /! \Palavra_Controle[1]~output_o\ $end
$var wire 1 0! \Palavra_Controle[2]~output_o\ $end
$var wire 1 1! \Palavra_Controle[3]~output_o\ $end
$var wire 1 2! \Palavra_Controle[4]~output_o\ $end
$var wire 1 3! \Palavra_Controle[5]~output_o\ $end
$var wire 1 4! \Palavra_Controle[6]~output_o\ $end
$var wire 1 5! \Palavra_Controle[7]~output_o\ $end
$var wire 1 6! \Palavra_Controle[8]~output_o\ $end
$var wire 1 7! \Palavra_Controle[9]~output_o\ $end
$var wire 1 8! \Palavra_Controle[10]~output_o\ $end
$var wire 1 9! \Palavra_Controle[11]~output_o\ $end
$var wire 1 :! \EntradaB_ULA[0]~output_o\ $end
$var wire 1 ;! \EntradaB_ULA[1]~output_o\ $end
$var wire 1 <! \EntradaB_ULA[2]~output_o\ $end
$var wire 1 =! \EntradaB_ULA[3]~output_o\ $end
$var wire 1 >! \EntradaB_ULA[4]~output_o\ $end
$var wire 1 ?! \EntradaB_ULA[5]~output_o\ $end
$var wire 1 @! \EntradaB_ULA[6]~output_o\ $end
$var wire 1 A! \EntradaB_ULA[7]~output_o\ $end
$var wire 1 B! \OpULA[0]~output_o\ $end
$var wire 1 C! \OpULA[1]~output_o\ $end
$var wire 1 D! \Out_RegA[0]~output_o\ $end
$var wire 1 E! \Out_RegA[1]~output_o\ $end
$var wire 1 F! \Out_RegA[2]~output_o\ $end
$var wire 1 G! \Out_RegA[3]~output_o\ $end
$var wire 1 H! \Out_RegA[4]~output_o\ $end
$var wire 1 I! \Out_RegA[5]~output_o\ $end
$var wire 1 J! \Out_RegA[6]~output_o\ $end
$var wire 1 K! \Out_RegA[7]~output_o\ $end
$var wire 1 L! \KEY[0]~input_o\ $end
$var wire 1 M! \CLOCK_50~input_o\ $end
$var wire 1 N! \detectorSub0|saidaQ~0_combout\ $end
$var wire 1 O! \detectorSub0|saidaQ~q\ $end
$var wire 1 P! \detectorSub0|saida~combout\ $end
$var wire 1 Q! \ROM1|memROM~7_combout\ $end
$var wire 1 R! \ROM1|memROM~2_combout\ $end
$var wire 1 S! \ROM1|memROM~3_combout\ $end
$var wire 1 T! \ROM1|memROM~4_combout\ $end
$var wire 1 U! \DEC1|Equal4~0_combout\ $end
$var wire 1 V! \DEC1|Equal6~0_combout\ $end
$var wire 1 W! \DEC1|Equal10~0_combout\ $end
$var wire 1 X! \DEC1|saida[1]~2_combout\ $end
$var wire 1 Y! \DEC1|saida[3]~3_combout\ $end
$var wire 1 Z! \ULA1|saida[7]~7_combout\ $end
$var wire 1 [! \DEC1|saida[5]~4_combout\ $end
$var wire 1 \! \DEC1|Equal5~0_combout\ $end
$var wire 1 ]! \RAM1|process_0~0_combout\ $end
$var wire 1 ^! \RAM1|ram~173_combout\ $end
$var wire 1 _! \RAM1|ram~40_q\ $end
$var wire 1 `! \RAM1|ram~168_combout\ $end
$var wire 1 a! \RAM1|ram~174_combout\ $end
$var wire 1 b! \RAM1|ram~48_q\ $end
$var wire 1 c! \RAM1|ram~169_combout\ $end
$var wire 1 d! \RAM1|ram~175_combout\ $end
$var wire 1 e! \RAM1|ram~24_q\ $end
$var wire 1 f! \RAM1|ram~170_combout\ $end
$var wire 1 g! \RAM1|ram~176_combout\ $end
$var wire 1 h! \RAM1|ram~32_q\ $end
$var wire 1 i! \RAM1|ram~171_combout\ $end
$var wire 1 j! \RAM1|ram~172_combout\ $end
$var wire 1 k! \ULA1|Add0~34_cout\ $end
$var wire 1 l! \ULA1|Add0~1_sumout\ $end
$var wire 1 m! \ULA1|saida[0]~0_combout\ $end
$var wire 1 n! \RAM1|ram~33_q\ $end
$var wire 1 o! \RAM1|ram~41_q\ $end
$var wire 1 p! \RAM1|ram~17_q\ $end
$var wire 1 q! \RAM1|ram~25_q\ $end
$var wire 1 r! \RAM1|ram~145_combout\ $end
$var wire 1 s! \RAM1|ram~146_combout\ $end
$var wire 1 t! \MUX_B_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 u! \ULA1|Add0~2\ $end
$var wire 1 v! \ULA1|Add0~5_sumout\ $end
$var wire 1 w! \ULA1|saida[1]~1_combout\ $end
$var wire 1 x! \RAM1|ram~34_q\ $end
$var wire 1 y! \RAM1|ram~147_combout\ $end
$var wire 1 z! \RAM1|ram~42_q\ $end
$var wire 1 {! \RAM1|ram~148_combout\ $end
$var wire 1 |! \RAM1|ram~18_q\ $end
$var wire 1 }! \RAM1|ram~149_combout\ $end
$var wire 1 ~! \RAM1|ram~26_q\ $end
$var wire 1 !" \RAM1|ram~150_combout\ $end
$var wire 1 "" \RAM1|ram~151_combout\ $end
$var wire 1 #" \ULA1|Add0~6\ $end
$var wire 1 $" \ULA1|Add0~9_sumout\ $end
$var wire 1 %" \ULA1|saida[2]~2_combout\ $end
$var wire 1 &" \RAM1|ram~35_q\ $end
$var wire 1 '" \RAM1|ram~43_q\ $end
$var wire 1 (" \RAM1|ram~19_q\ $end
$var wire 1 )" \RAM1|ram~27_q\ $end
$var wire 1 *" \RAM1|ram~152_combout\ $end
$var wire 1 +" \RAM1|ram~153_combout\ $end
$var wire 1 ," \ULA1|Add0~10\ $end
$var wire 1 -" \ULA1|Add0~13_sumout\ $end
$var wire 1 ." \ULA1|saida[3]~3_combout\ $end
$var wire 1 /" \RAM1|ram~36_q\ $end
$var wire 1 0" \RAM1|ram~154_combout\ $end
$var wire 1 1" \RAM1|ram~44_q\ $end
$var wire 1 2" \RAM1|ram~155_combout\ $end
$var wire 1 3" \RAM1|ram~20_q\ $end
$var wire 1 4" \RAM1|ram~156_combout\ $end
$var wire 1 5" \RAM1|ram~28_q\ $end
$var wire 1 6" \RAM1|ram~157_combout\ $end
$var wire 1 7" \RAM1|ram~158_combout\ $end
$var wire 1 8" \ULA1|Add0~14\ $end
$var wire 1 9" \ULA1|Add0~17_sumout\ $end
$var wire 1 :" \ULA1|saida[4]~4_combout\ $end
$var wire 1 ;" \RAM1|ram~37_q\ $end
$var wire 1 <" \RAM1|ram~45_q\ $end
$var wire 1 =" \RAM1|ram~21_q\ $end
$var wire 1 >" \RAM1|ram~29_q\ $end
$var wire 1 ?" \RAM1|ram~159_combout\ $end
$var wire 1 @" \RAM1|ram~160_combout\ $end
$var wire 1 A" \ULA1|Add0~18\ $end
$var wire 1 B" \ULA1|Add0~21_sumout\ $end
$var wire 1 C" \ULA1|saida[5]~5_combout\ $end
$var wire 1 D" \RAM1|ram~38_q\ $end
$var wire 1 E" \RAM1|ram~161_combout\ $end
$var wire 1 F" \RAM1|ram~46_q\ $end
$var wire 1 G" \RAM1|ram~162_combout\ $end
$var wire 1 H" \RAM1|ram~22_q\ $end
$var wire 1 I" \RAM1|ram~163_combout\ $end
$var wire 1 J" \RAM1|ram~30_q\ $end
$var wire 1 K" \RAM1|ram~164_combout\ $end
$var wire 1 L" \RAM1|ram~165_combout\ $end
$var wire 1 M" \ULA1|Add0~22\ $end
$var wire 1 N" \ULA1|Add0~25_sumout\ $end
$var wire 1 O" \ULA1|saida[6]~6_combout\ $end
$var wire 1 P" \RAM1|ram~39_q\ $end
$var wire 1 Q" \RAM1|ram~47_q\ $end
$var wire 1 R" \RAM1|ram~23_q\ $end
$var wire 1 S" \RAM1|ram~31_q\ $end
$var wire 1 T" \RAM1|ram~166_combout\ $end
$var wire 1 U" \RAM1|ram~167_combout\ $end
$var wire 1 V" \ULA1|Add0~26\ $end
$var wire 1 W" \ULA1|Add0~29_sumout\ $end
$var wire 1 X" \DEC1|saida[2]~1_combout\ $end
$var wire 1 Y" \FlagIgual|DOUT~1_combout\ $end
$var wire 1 Z" \FlagIgual|DOUT~2_combout\ $end
$var wire 1 [" \FlagIgual|DOUT~3_combout\ $end
$var wire 1 \" \FlagIgual|DOUT~0_combout\ $end
$var wire 1 ]" \FlagIgual|DOUT~q\ $end
$var wire 1 ^" \DEC1|saida~6_combout\ $end
$var wire 1 _" \MUX_PC|Equal1~0_combout\ $end
$var wire 1 `" \incrementaPC|Add0~2\ $end
$var wire 1 a" \incrementaPC|Add0~6\ $end
$var wire 1 b" \incrementaPC|Add0~9_sumout\ $end
$var wire 1 c" \MUX_PC|saida_MUX[2]~3_combout\ $end
$var wire 1 d" \ROM1|memROM~8_combout\ $end
$var wire 1 e" \incrementaPC|Add0~10\ $end
$var wire 1 f" \incrementaPC|Add0~13_sumout\ $end
$var wire 1 g" \MUX_PC|saida_MUX[3]~4_combout\ $end
$var wire 1 h" \incrementaPC|Add0~14\ $end
$var wire 1 i" \incrementaPC|Add0~18\ $end
$var wire 1 j" \incrementaPC|Add0~22\ $end
$var wire 1 k" \incrementaPC|Add0~25_sumout\ $end
$var wire 1 l" \MUX_PC|saida_MUX[6]~7_combout\ $end
$var wire 1 m" \incrementaPC|Add0~26\ $end
$var wire 1 n" \incrementaPC|Add0~29_sumout\ $end
$var wire 1 o" \MUX_PC|saida_MUX[7]~8_combout\ $end
$var wire 1 p" \incrementaPC|Add0~30\ $end
$var wire 1 q" \incrementaPC|Add0~33_sumout\ $end
$var wire 1 r" \MUX_PC|saida_MUX[8]~9_combout\ $end
$var wire 1 s" \ROM1|memROM~1_combout\ $end
$var wire 1 t" \DEC1|saida~5_combout\ $end
$var wire 1 u" \MUX_PC|saida_MUX[7]~0_combout\ $end
$var wire 1 v" \incrementaPC|Add0~21_sumout\ $end
$var wire 1 w" \MUX_PC|saida_MUX[5]~6_combout\ $end
$var wire 1 x" \ROM1|memROM~10_combout\ $end
$var wire 1 y" \ROM1|memROM~6_combout\ $end
$var wire 1 z" \incrementaPC|Add0~5_sumout\ $end
$var wire 1 {" \MUX_PC|saida_MUX[1]~2_combout\ $end
$var wire 1 |" \ROM1|memROM~0_combout\ $end
$var wire 1 }" \DEC1|Equal0~0_combout\ $end
$var wire 1 ~" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 !# \MUX_PC|saida_MUX[4]~5_combout\ $end
$var wire 1 "# \ROM1|memROM~9_combout\ $end
$var wire 1 ## \ROM1|memROM~5_combout\ $end
$var wire 1 $# \incrementaPC|Add0~1_sumout\ $end
$var wire 1 %# \MUX_PC|saida_MUX[0]~1_combout\ $end
$var wire 1 &# \DEC1|saida[1]~0_combout\ $end
$var wire 1 '# \MUX_B_ULA|saida_MUX[1]~1_combout\ $end
$var wire 1 (# \MUX_B_ULA|saida_MUX[2]~2_combout\ $end
$var wire 1 )# \MUX_B_ULA|saida_MUX[3]~3_combout\ $end
$var wire 1 *# \MUX_B_ULA|saida_MUX[4]~4_combout\ $end
$var wire 1 +# \MUX_B_ULA|saida_MUX[5]~5_combout\ $end
$var wire 1 ,# \MUX_B_ULA|saida_MUX[6]~6_combout\ $end
$var wire 1 -# \MUX_B_ULA|saida_MUX[7]~7_combout\ $end
$var wire 1 .# \EndRetorno|DOUT\ [8] $end
$var wire 1 /# \EndRetorno|DOUT\ [7] $end
$var wire 1 0# \EndRetorno|DOUT\ [6] $end
$var wire 1 1# \EndRetorno|DOUT\ [5] $end
$var wire 1 2# \EndRetorno|DOUT\ [4] $end
$var wire 1 3# \EndRetorno|DOUT\ [3] $end
$var wire 1 4# \EndRetorno|DOUT\ [2] $end
$var wire 1 5# \EndRetorno|DOUT\ [1] $end
$var wire 1 6# \EndRetorno|DOUT\ [0] $end
$var wire 1 7# \PC|DOUT\ [8] $end
$var wire 1 8# \PC|DOUT\ [7] $end
$var wire 1 9# \PC|DOUT\ [6] $end
$var wire 1 :# \PC|DOUT\ [5] $end
$var wire 1 ;# \PC|DOUT\ [4] $end
$var wire 1 <# \PC|DOUT\ [3] $end
$var wire 1 =# \PC|DOUT\ [2] $end
$var wire 1 ># \PC|DOUT\ [1] $end
$var wire 1 ?# \PC|DOUT\ [0] $end
$var wire 1 @# \REGA|DOUT\ [7] $end
$var wire 1 A# \REGA|DOUT\ [6] $end
$var wire 1 B# \REGA|DOUT\ [5] $end
$var wire 1 C# \REGA|DOUT\ [4] $end
$var wire 1 D# \REGA|DOUT\ [3] $end
$var wire 1 E# \REGA|DOUT\ [2] $end
$var wire 1 F# \REGA|DOUT\ [1] $end
$var wire 1 G# \REGA|DOUT\ [0] $end
$var wire 1 H# \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 I# \DEC1|ALT_INV_Equal4~0_combout\ $end
$var wire 1 J# \DEC1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 K# \DEC1|ALT_INV_saida~6_combout\ $end
$var wire 1 L# \DEC1|ALT_INV_saida~5_combout\ $end
$var wire 1 M# \DEC1|ALT_INV_Equal6~0_combout\ $end
$var wire 1 N# \DEC1|ALT_INV_saida[3]~3_combout\ $end
$var wire 1 O# \DEC1|ALT_INV_saida[1]~2_combout\ $end
$var wire 1 P# \DEC1|ALT_INV_Equal10~0_combout\ $end
$var wire 1 Q# \DEC1|ALT_INV_saida[2]~1_combout\ $end
$var wire 1 R# \DEC1|ALT_INV_Equal5~0_combout\ $end
$var wire 1 S# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 T# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 U# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 V# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 W# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 X# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 Y# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 Z# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 [# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 \# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 ]# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ^# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 _# \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 `# \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 a# \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 b# \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 c# \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 d# \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 e# \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 f# \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 g# \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 h# \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 i# \FlagIgual|ALT_INV_DOUT~3_combout\ $end
$var wire 1 j# \FlagIgual|ALT_INV_DOUT~2_combout\ $end
$var wire 1 k# \FlagIgual|ALT_INV_DOUT~1_combout\ $end
$var wire 1 l# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 m# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 n# \detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 o# \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 p# \MUX_PC|ALT_INV_Equal1~0_combout\ $end
$var wire 1 q# \MUX_PC|ALT_INV_saida_MUX[7]~0_combout\ $end
$var wire 1 r# \FlagIgual|ALT_INV_DOUT~q\ $end
$var wire 1 s# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 t# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 u# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 v# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 w# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 x# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 y# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 z# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 {# \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 }# \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 ~# \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 "$ \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 #$ \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 $$ \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 %$ \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 &$ \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 '$ \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 ($ \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 )$ \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 *$ \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 +$ \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 ,$ \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 -$ \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 .$ \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 /$ \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 0$ \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 1$ \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 2$ \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 3$ \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 4$ \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 5$ \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 6$ \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 7$ \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 8$ \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 9$ \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 :$ \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 ;$ \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 <$ \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 =$ \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 >$ \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 ?$ \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 @$ \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 A$ \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 B$ \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 C$ \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 D$ \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 E$ \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 F$ \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 G$ \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 H$ \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 I$ \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 J$ \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 K$ \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 L$ \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 M$ \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 N$ \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 O$ \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 P$ \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 Q$ \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 R$ \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 S$ \MUX_B_ULA|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 T$ \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 U$ \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 V$ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 W$ \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 X$ \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 Y$ \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 Z$ \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 [$ \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 \$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 ]$ \ROM1|ALT_INV_memROM~5_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0M
1N
1O
1P
1Q
1R
1S
xT
x"!
x#!
x$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
16!
07!
08!
19!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
xM!
0N!
0O!
0P!
0Q!
1R!
1S!
0T!
0U!
0V!
1W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
1k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
1#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
1,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
18"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
1A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
1M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
1V"
0W"
0X"
1Y"
0Z"
1["
0\"
0]"
1^"
1_"
0`"
0a"
0b"
1c"
0d"
0e"
0f"
1g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
1s"
0t"
0u"
0v"
0w"
1x"
0y"
0z"
1{"
0|"
0}"
0~"
0!#
0"#
0##
1$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0H#
1I#
1J#
0K#
1L#
1M#
1N#
1O#
0P#
1Q#
1R#
1S#
0T#
0U#
0V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
0h#
0i#
1j#
0k#
0l#
1m#
1n#
1o#
0p#
1q#
1r#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
x*
x+
x,
1-
xU
xV
xW
1X
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
0"
0#
0$
0%
0&
0'
0(
0)
0.
0/
00
01
02
03
04
05
06
07
18
09
0:
1;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
1b
0c
0d
1e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
$end
#20000
0-
0X
0L!
1H#
1N!
1P!
1=#
1<#
1>#
16#
1f"
1b"
1Q!
0R!
0S!
1z"
1d"
0x"
0e#
0f#
0V$
1U#
1T#
0g#
0U$
1l#
1&!
1(!
1'!
1y"
0W!
1X!
0^"
0c"
0g"
1`
1^
1_
0\$
1P#
0O#
1K#
1K
1J
1I
0_"
1u"
0{"
1p#
0q#
06!
09!
1c"
1g"
1{"
1%#
0e
0b
0;
08
#40000
1-
1X
1L!
0H#
0N!
0P!
#60000
0-
0X
0L!
1H#
1N!
1P!
1?#
1S!
1T!
0$#
1`"
1"#
0T#
0S#
1h#
0m#
1%!
0z"
1a"
1##
0%#
1W!
0X!
1}"
1a
1g#
0b"
1e"
0]$
0P#
1O#
0J#
1L
0{"
1f#
0u"
0f"
1h"
0c"
1q#
1e#
17!
1~"
0g"
1%#
1d
0d#
1:
#80000
1-
1X
1L!
0H#
0N!
0P!
#100000
0-
0X
0L!
1H#
1N!
1P!
0=#
0<#
0>#
1f"
0h"
1b"
0e"
0Q!
0S!
1z"
0a"
1|"
0e#
0f#
1V$
1T#
0g#
0W#
0&!
0(!
0'!
0b"
0f"
0~"
1U!
0}"
0`
0^
0_
1f#
1e#
1d#
0I#
1J#
0K
0J
0I
1_"
0p#
07!
18!
1c"
0d
1c
0:
19
#120000
1-
1X
1L!
0H#
0N!
0P!
#140000
0-
0X
0L!
1H#
1N!
1P!
1=#
0T!
1b"
1S#
0f#
1'!
0U!
1V!
1[!
1_
1I#
0M#
1J
1m!
1t!
1$"
0,"
1%"
1(#
0_"
1u"
0S$
0]#
1p#
0q#
13!
12!
14!
1C!
08!
1-"
08"
1{"
0%#
0["
1l!
0u!
1h
1i
1g
1v
0c
0\#
19"
0A"
1i#
0_#
1?
1>
1=
09
1.
1<!
1:!
1v!
0#"
0[#
1B"
0M"
1s
1u
0^#
0$"
0Z#
1)
1'
1N"
0V"
1]#
0Y#
1W"
0X#
#160000
1-
1X
1L!
0H#
0N!
0P!
#180000
0-
0X
0L!
1H#
1N!
1P!
1G#
1E#
1>#
0?#
0z#
0x#
0z"
1a"
1Q!
1R!
1]!
1$#
0`"
0"#
1$"
0l!
1u!
1g#
0V$
0U#
0o#
0h#
1m#
0]#
1_#
0%!
1&!
1F!
1D!
0v!
1#"
1z"
0a"
0b"
1e"
0##
1%#
0V!
0[!
1\!
0$"
1,"
0%"
0(#
0{"
0a
1`
1}
1!!
1^#
0g#
1f#
1f"
1b"
0e"
1$"
1]$
1M#
0R#
1]#
0L
1K
17
15
0c"
1{"
0-"
18"
0e#
0f#
0]#
1Z!
1."
1:"
1C"
1O"
1d!
0m!
0t!
0f"
1\#
1%"
1c"
1g"
09"
1A"
1S$
1e#
0<!
1.!
03!
02!
04!
0C!
0."
1[#
0g"
1l!
0B"
1M"
0s
1m
0h
0i
0g
0v
0:"
0_#
1Z#
0'
1C
0?
0>
0=
0.
0:!
0N"
1V"
0C"
1m!
0u
1Y#
0W"
0)
0O"
1X#
0Z!
#200000
1-
1X
1L!
0H#
0N!
0P!
#220000
0-
0X
0L!
1H#
1N!
1P!
1p!
1("
1?#
0Y$
0G$
0R!
1S!
0$#
1`"
0|"
1*"
1r!
1U#
0T#
1h#
1W#
0E$
0W$
1%!
0z"
1a"
1s!
1+"
0%#
0\!
1X"
1&#
1a
1g#
0b"
1e"
0T$
0D$
1R#
0Q#
1L
0{"
1f#
0Y"
0d!
0$"
1(#
1t!
1f"
0c"
1k#
1]#
0S$
0e#
1/!
10!
0.!
1g"
0l!
0%"
1["
1l
1k
0m
1_#
0i#
0C
1B
1A
1:!
1<!
0m!
1Z"
1u
1s
0j#
1)
1'
1\"
#240000
1-
1X
1L!
0H#
0N!
0P!
#260000
0-
0X
0L!
1H#
1N!
1P!
1]"
0=#
1<#
0>#
0?#
0r#
0f"
1h"
1b"
0e"
1z"
0a"
0S!
1T!
0]!
1$#
0`"
1x"
1|"
1e#
0f#
0g#
1T#
0S#
1o#
0h#
0l#
0W#
0%!
0&!
1(!
0'!
0z"
0b"
1f"
0h"
1~"
0y"
1%#
1U!
0X"
0&#
1{"
1c"
0g"
0a
0`
1^
0_
1g#
1f#
0e#
0d#
0~"
1\$
0I#
1Q#
0L
0K
0J
1I
1!#
1g"
0c"
0{"
1d#
1_"
0u"
0r!
0*"
0!#
0p#
1q#
1W$
1E$
0/!
00!
18!
0+"
0s!
0g"
1{"
0%#
0l
0k
1c
1D$
1T$
0B
0A
19
0t!
1$"
0(#
1S$
0]#
1%"
0["
1l!
1i#
0_#
0<!
0:!
1m!
0s
0u
0)
0'
#280000
1-
1X
1L!
0H#
0N!
0P!
#300000
0-
0X
0L!
1H#
1N!
1P!
0<#
1>#
0f"
1R!
1z"
0d"
0x"
1"#
1e#
0U#
0g#
1U$
1l#
0m#
1&!
0(!
1##
1y"
0U!
1t"
1g"
1`
0^
0]$
0\$
1I#
0L#
1K
0I
0{"
1%#
15!
08!
1f
0c
1<
09
#320000
1-
1X
1L!
0H#
0N!
0P!
#340000
0-
0X
0L!
1H#
1N!
1P!
1<#
0>#
1?#
1f"
0z"
0R!
0T!
0$#
1`"
1d"
0|"
0"#
0e#
1g#
1U#
1S#
1h#
0U$
1W#
1m#
1%!
0&!
1(!
1z"
0##
0W!
1X!
0t"
0g"
1a
0`
1^
0g#
1]$
1P#
0O#
1L#
1L
0K
1I
0_"
1u"
1r!
1*"
0%#
1p#
0q#
0W$
0E$
05!
1+"
1s!
1g"
1{"
0f
0D$
0T$
0<
1t!
0$"
1(#
0S$
1]#
0%"
1["
0l!
0i#
1_#
1<!
1:!
0m!
1s
1u
1)
1'
#360000
1-
1X
1L!
0H#
0N!
0P!
#380000
0-
0X
0L!
1H#
1N!
1P!
1>#
0?#
0z"
1a"
0Q!
1$#
0`"
1|"
1g#
1V$
0h#
0W#
0%!
1&!
1z"
0a"
1b"
1V!
1W!
0X!
1[!
1%#
0s!
0+"
0{"
0a
1`
0g#
0f#
0b"
0M#
0P#
1O#
1T$
1D$
0L
1K
1c"
1{"
1f#
0t!
1%"
0c"
1S$
13!
12!
14!
1C!
1l!
1h
1i
1g
1v
0_#
1?
1>
1=
1.
0:!
0u
0)
#400000
1-
1X
1L!
0H#
0N!
0P!
#420000
0-
0X
0L!
1H#
1N!
1P!
0G#
1?#
1z#
1Q!
1S!
1]!
0$#
1`"
0|"
0l!
0V$
0T#
0o#
1h#
1W#
1_#
1%!
0D!
0z"
1a"
0%#
0V!
0[!
1X"
1&#
1s!
1$"
0%"
1+"
0(#
1a
0!!
1g#
1b"
1M#
0Q#
0T$
0]#
0D$
1L
07
0{"
0f#
0["
1t!
0$"
1%"
1(#
1c"
1i#
0S$
1]#
0<!
1/!
10!
03!
02!
04!
0C!
0%"
1["
1l!
0u!
0\"
0s
1l
1k
0h
0i
0g
0v
0i#
0_#
0'
1B
1A
0?
0>
0=
0.
1<!
1:!
1v!
0#"
1m!
0Z"
1\"
1s
1u
0^#
1$"
0,"
1j#
1)
1'
1w!
0]#
0\"
1-"
08"
1%"
0["
0\#
19"
0A"
1i#
1."
0[#
1B"
0M"
1:"
0Z#
1N"
0V"
1C"
0Y#
1W"
1O"
0X#
1Z!
#440000
1-
1X
1L!
0H#
0N!
0P!
#460000
0-
0X
0L!
1H#
1N!
1P!
0]"
1=#
0>#
0?#
1r#
0b"
1e"
1z"
0a"
1R!
0S!
1T!
0]!
1$#
0`"
1x"
1|"
1"#
1f#
0g#
0U#
1T#
0S#
1o#
0h#
0l#
0W#
0m#
0%!
0&!
1'!
0z"
1b"
0e"
0f"
1h"
1##
0y"
1%#
0X"
1t"
0&#
1{"
0c"
0a
0`
1_
1g#
0f#
1e#
1~"
1f"
0h"
0]$
1\$
1Q#
0L#
0L
0K
1J
0g"
1c"
0{"
0d#
0e#
1Z"
0r!
0*"
1Y"
0~"
1g"
1!#
0j#
1W$
1E$
0k#
1d#
0/!
15!
00!
0!#
0Z"
0+"
0s!
1\"
0l
1f
0k
1j#
1D$
1T$
0B
0A
1<
0t!
0$"
1,"
0(#
0\"
1S$
1]#
0-"
18"
0%"
0l!
1u!
1\#
09"
1A"
1_#
0<!
0:!
0."
0v!
1#"
1[#
0m!
0B"
1M"
0s
0u
1^#
0:"
1$"
1Z#
0)
0'
0w!
0N"
1V"
0]#
0C"
1Y#
1%"
0W"
0O"
1X#
0Z!
#480000
1-
1X
1L!
0H#
0N!
0P!
#500000
0-
0X
0L!
1H#
1N!
1P!
1?#
0Q!
0R!
0$#
1`"
0d"
0x"
1V$
1U#
1h#
1U$
1l#
1%!
1z"
1y"
0%#
1U!
0t"
1a
0g#
0\$
0I#
1L#
1L
1{"
1_"
0u"
0p#
1q#
05!
18!
0{"
1%#
0f
1c
0<
19
#520000
1-
1X
1L!
0H#
0N!
0P!
#540000
0-
0X
0L!
1H#
1N!
1P!
#560000
1-
1X
1L!
0H#
0N!
0P!
#580000
0-
0X
0L!
1H#
1N!
1P!
#600000
