 Timing Path to values[0][11] 
  
 Path Start Point : values_reg[0][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][11]/Q            DFF_X1        Rise  0.0950 0.0950 0.0170 1.20133  5        6.20133           1       100      F             | 
|    values[0][11]                                Rise  0.0950 0.0000 0.0170          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0950        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1050        | 
--------------------------------------------------------------


 Timing Path to values[0][12] 
  
 Path Start Point : values_reg[0][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][12]/Q            DFF_X1        Rise  0.0940 0.0940 0.0160 0.702559 5        5.70256           1       100      F             | 
|    values[0][12]                                Rise  0.0940 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1060        | 
--------------------------------------------------------------


 Timing Path to values[1][11] 
  
 Path Start Point : values_reg[1][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][11]/Q            DFF_X1        Rise  0.0940 0.0940 0.0160 0.698204 5        5.6982            1       100      F             | 
|    values[1][11]                                Rise  0.0940 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1060        | 
--------------------------------------------------------------


 Timing Path to values[1][6] 
  
 Path Start Point : values_reg[1][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][6]/Q             DFF_X1        Rise  0.0940 0.0940 0.0170 0.923658 5        5.92366           1       100      F             | 
|    values[1][6]                                 Rise  0.0940 0.0000 0.0170          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1060        | 
--------------------------------------------------------------


 Timing Path to values[1][4] 
  
 Path Start Point : values_reg[1][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][4]/Q             DFF_X1        Rise  0.0940 0.0940 0.0170 0.853892 5        5.85389           1       100      F             | 
|    values[1][4]                                 Rise  0.0940 0.0000 0.0170          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1060        | 
--------------------------------------------------------------


 Timing Path to values[1][1] 
  
 Path Start Point : values_reg[1][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][1]/Q             DFF_X1        Rise  0.0940 0.0940 0.0160 0.716181 5        5.71618           1       100      F             | 
|    values[1][1]                                 Rise  0.0940 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1060        | 
--------------------------------------------------------------


 Timing Path to values[0][15] 
  
 Path Start Point : values_reg[0][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][15]/Q            DFF_X1        Rise  0.0930 0.0930 0.0150 0.189271 5        5.18927           1       100      F             | 
|    values[0][15]                                Rise  0.0930 0.0000 0.0150          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[0][13] 
  
 Path Start Point : values_reg[0][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][13]/Q            DFF_X1        Rise  0.0930 0.0930 0.0160 0.6218   5        5.6218            1       100      F             | 
|    values[0][13]                                Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[0][10] 
  
 Path Start Point : values_reg[0][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][10]/Q            DFF_X1        Rise  0.0930 0.0930 0.0150 0.209528 5        5.20953           1       100      F             | 
|    values[0][10]                                Rise  0.0930 0.0000 0.0150          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[0][9] 
  
 Path Start Point : values_reg[0][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][9]/Q             DFF_X1        Rise  0.0930 0.0930 0.0160 0.489212 5        5.48921           1       100      F             | 
|    values[0][9]                                 Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[0][8] 
  
 Path Start Point : values_reg[0][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][8]/Q             DFF_X1        Rise  0.0930 0.0930 0.0160 0.486392 5        5.48639           1       100      F             | 
|    values[0][8]                                 Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[0][7] 
  
 Path Start Point : values_reg[0][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][7]/Q             DFF_X1        Rise  0.0930 0.0930 0.0160 0.495754 5        5.49575           1       100      F             | 
|    values[0][7]                                 Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[0][6] 
  
 Path Start Point : values_reg[0][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][6]/Q             DFF_X1        Rise  0.0930 0.0930 0.0160 0.633846 5        5.63385           1       100      F             | 
|    values[0][6]                                 Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[0][5] 
  
 Path Start Point : values_reg[0][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][5]/Q             DFF_X1        Rise  0.0930 0.0930 0.0160 0.34915  5        5.34915           1       100      F             | 
|    values[0][5]                                 Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[0][4] 
  
 Path Start Point : values_reg[0][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][4]/Q             DFF_X1        Rise  0.0930 0.0930 0.0160 0.42425  5        5.42425           1       100      F             | 
|    values[0][4]                                 Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[0][3] 
  
 Path Start Point : values_reg[0][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][3]/Q             DFF_X1        Rise  0.0930 0.0930 0.0150 0.196911 5        5.19691           1       100      F             | 
|    values[0][3]                                 Rise  0.0930 0.0000 0.0150          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[0][2] 
  
 Path Start Point : values_reg[0][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][2]/Q             DFF_X1        Rise  0.0930 0.0930 0.0160 0.644081 5        5.64408           1       100      F             | 
|    values[0][2]                                 Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[0][1] 
  
 Path Start Point : values_reg[0][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][1]/Q             DFF_X1        Rise  0.0930 0.0930 0.0160 0.459169 5        5.45917           1       100      F             | 
|    values[0][1]                                 Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[0][0] 
  
 Path Start Point : values_reg[0][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][0]/Q             DFF_X1        Rise  0.0930 0.0930 0.0160 0.411968 5        5.41197           1       100      F             | 
|    values[0][0]                                 Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[1][15] 
  
 Path Start Point : values_reg[1][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][15]/Q            DFF_X1        Rise  0.0930 0.0930 0.0150 0.233191 5        5.23319           1       100      F             | 
|    values[1][15]                                Rise  0.0930 0.0000 0.0150          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[1][14] 
  
 Path Start Point : values_reg[1][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][14]/Q            DFF_X1        Rise  0.0930 0.0930 0.0150 0.20123  5        5.20123           1       100      F             | 
|    values[1][14]                                Rise  0.0930 0.0000 0.0150          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[1][13] 
  
 Path Start Point : values_reg[1][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][13]/Q            DFF_X1        Rise  0.0930 0.0930 0.0150 0.216927 5        5.21693           1       100      F             | 
|    values[1][13]                                Rise  0.0930 0.0000 0.0150          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[1][12] 
  
 Path Start Point : values_reg[1][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][12]/Q            DFF_X1        Rise  0.0930 0.0930 0.0160 0.469183 5        5.46918           1       100      F             | 
|    values[1][12]                                Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[1][9] 
  
 Path Start Point : values_reg[1][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][9]/Q             DFF_X1        Rise  0.0930 0.0930 0.0160 0.506583 5        5.50658           1       100      F             | 
|    values[1][9]                                 Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[1][8] 
  
 Path Start Point : values_reg[1][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][8]/Q             DFF_X1        Rise  0.0930 0.0930 0.0150 0.291402 5        5.2914            1       100      F             | 
|    values[1][8]                                 Rise  0.0930 0.0000 0.0150          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[1][7] 
  
 Path Start Point : values_reg[1][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][7]/Q             DFF_X1        Rise  0.0930 0.0930 0.0160 0.376853 5        5.37685           1       100      F             | 
|    values[1][7]                                 Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[1][5] 
  
 Path Start Point : values_reg[1][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][5]/Q             DFF_X1        Rise  0.0930 0.0930 0.0160 0.532699 5        5.5327            1       100      F             | 
|    values[1][5]                                 Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[1][2] 
  
 Path Start Point : values_reg[1][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][2]/Q             DFF_X1        Rise  0.0930 0.0930 0.0160 0.3847   5        5.3847            1       100      F             | 
|    values[1][2]                                 Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[1][0] 
  
 Path Start Point : values_reg[1][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][0]/Q             DFF_X1        Rise  0.0930 0.0930 0.0160 0.517112 5        5.51711           1       100      F             | 
|    values[1][0]                                 Rise  0.0930 0.0000 0.0160          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to values[0][14] 
  
 Path Start Point : values_reg[0][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500 5.65261  15.1944  20.8471           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[0][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[0][14]/Q            DFF_X1        Rise  0.0920 0.0920 0.0150 0.180265 5        5.18027           1       100      F             | 
|    values[0][14]                                Rise  0.0920 0.0000 0.0150          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1080        | 
--------------------------------------------------------------


 Timing Path to values[1][10] 
  
 Path Start Point : values_reg[1][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][10]/Q            DFF_X1        Rise  0.0920 0.0920 0.0150 0.179988 5        5.17999           1       100      F             | 
|    values[1][10]                                Rise  0.0920 0.0000 0.0150          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1080        | 
--------------------------------------------------------------


 Timing Path to values[1][3] 
  
 Path Start Point : values_reg[1][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[1][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.6244   4.13604           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0520 5.97195  15.1944  21.1664           16      100      FA   K        | 
| Data Path:                                                                                                                                    | 
|    values_reg[1][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    values_reg[1][3]/Q             DFF_X1        Rise  0.0920 0.0920 0.0150 0.179964 5        5.17996           1       100      F             | 
|    values[1][3]                                 Rise  0.0920 0.0000 0.0150          5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.0920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1080        | 
--------------------------------------------------------------


 Timing Path to clk_gate_values_reg[1]_reg/E 
  
 Path Start Point : load_address[1] 
 Path End Point   : clk_gate_values_reg[1]_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    load_address[1]                            Fall  0.7000 0.0000 0.1000 0.75922  1.60595 2.36517           1       100      c             | 
|    i_0_0_22/A4                  NOR4_X1       Fall  0.7000 0.0000 0.1000          1.55423                                                  | 
|    i_0_0_22/ZN                  NOR4_X1       Rise  0.8060 0.1060 0.0530 0.631277 1.52209 2.15337           1       100                    | 
|    i_0_0_18/A1                  NAND4_X1      Rise  0.8060 0.0000 0.0530          1.52136                                                  | 
|    i_0_0_18/ZN                  NAND4_X1      Fall  0.8550 0.0490 0.0300 1.30203  3.23394 4.53597           2       100                    | 
|    i_0_0_17/B2                  OAI21_X1      Fall  0.8550 0.0000 0.0300          1.55833                                                  | 
|    i_0_0_17/ZN                  OAI21_X1      Rise  0.8930 0.0380 0.0190 0.544557 0.87798 1.42254           1       100                    | 
|    clk_gate_values_reg[1]_reg/E CLKGATETST_X1 Rise  0.8930 0.0000 0.0190          0.87798                                    FA            | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk_gate_values_reg[1]_reg/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 0.511639 3.33517 3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                     FA            | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0830 1.4170 | 
| data required time                       |  1.4170        | 
|                                          |                | 
| data required time                       |  1.4170        | 
| data arrival time                        | -0.8930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5240        | 
-------------------------------------------------------------


 Timing Path to clk_gate_values_reg[0]_reg/E 
  
 Path Start Point : load_address[1] 
 Path End Point   : clk_gate_values_reg[0]_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    load_address[1]                            Fall  0.7000 0.0000 0.1000 0.75922  1.60595 2.36517           1       100      c             | 
|    i_0_0_22/A4                  NOR4_X1       Fall  0.7000 0.0000 0.1000          1.55423                                                  | 
|    i_0_0_22/ZN                  NOR4_X1       Rise  0.8060 0.1060 0.0530 0.631277 1.52209 2.15337           1       100                    | 
|    i_0_0_18/A1                  NAND4_X1      Rise  0.8060 0.0000 0.0530          1.52136                                                  | 
|    i_0_0_18/ZN                  NAND4_X1      Fall  0.8550 0.0490 0.0300 1.30203  3.23394 4.53597           2       100                    | 
|    i_0_0_16/B1                  OAI21_X1      Fall  0.8550 0.0000 0.0300          1.45983                                                  | 
|    i_0_0_16/ZN                  OAI21_X1      Rise  0.8890 0.0340 0.0270 0.532119 0.87798 1.4101            1       100                    | 
|    clk_gate_values_reg[0]_reg/E CLKGATETST_X1 Rise  0.8890 0.0000 0.0270          0.87798                                    FA            | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk_gate_values_reg[0]_reg/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 0.511639 3.33517 3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                     FA            | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0850 1.4150 | 
| data required time                       |  1.4150        | 
|                                          |                | 
| data required time                       |  1.4150        | 
| data arrival time                        | -0.8890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5260        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][0]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_0/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_0/ZN         AND2_X1 Rise  0.8590 0.0490 0.0140 1.08089  2.28058  3.36147           2       100                    | 
|    values_reg[0][0]/D DFF_X1  Rise  0.8590 0.0000 0.0140          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6080        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][0]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_0/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_0/ZN         AND2_X1 Rise  0.8590 0.0490 0.0140 1.08089  2.28058  3.36147           2       100                    | 
|    values_reg[1][0]/D DFF_X1  Rise  0.8590 0.0000 0.0140          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6080        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][1]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_1/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_1/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.614839 2.28058  2.89542           2       100                    | 
|    values_reg[0][1]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][4]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_4/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_4/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.54708  2.28058  2.82766           2       100                    | 
|    values_reg[0][4]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][5]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_5/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_5/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.619723 2.28058  2.9003            2       100                    | 
|    values_reg[0][5]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][6]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_6/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_6/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.584185 2.28058  2.86476           2       100                    | 
|    values_reg[0][6]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][7]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_7/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_7/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.552181 2.28058  2.83276           2       100                    | 
|    values_reg[0][7]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][8]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_8/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_8/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.55964  2.28058  2.84022           2       100                    | 
|    values_reg[0][8]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][12]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    reset                       Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A          INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN         INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_12/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_12/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.56789  2.28058  2.84847           2       100                    | 
|    values_reg[0][12]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][13]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    reset                       Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A          INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN         INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_13/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_13/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.62019  2.28058  2.90077           2       100                    | 
|    values_reg[0][13]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][14]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    reset                       Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A          INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN         INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_14/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_14/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.611033 2.28058  2.89161           2       100                    | 
|    values_reg[0][14]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][1]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_1/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_1/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.614839 2.28058  2.89542           2       100                    | 
|    values_reg[1][1]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][4]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_4/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_4/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.54708  2.28058  2.82766           2       100                    | 
|    values_reg[1][4]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][5]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_5/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_5/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.619723 2.28058  2.9003            2       100                    | 
|    values_reg[1][5]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][6]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_6/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_6/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.584185 2.28058  2.86476           2       100                    | 
|    values_reg[1][6]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][7]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_7/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_7/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.552181 2.28058  2.83276           2       100                    | 
|    values_reg[1][7]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][8]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_8/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_8/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.55964  2.28058  2.84022           2       100                    | 
|    values_reg[1][8]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][12]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    reset                       Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A          INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN         INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_12/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_12/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.56789  2.28058  2.84847           2       100                    | 
|    values_reg[1][12]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][13]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    reset                       Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A          INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN         INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_13/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_13/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.62019  2.28058  2.90077           2       100                    | 
|    values_reg[1][13]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][14]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    reset                       Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A          INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN         INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_14/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_14/ZN         AND2_X1 Rise  0.8580 0.0480 0.0130 0.611033 2.28058  2.89161           2       100                    | 
|    values_reg[1][14]/D DFF_X1  Rise  0.8580 0.0000 0.0130          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0330 1.4670 | 
| data required time                       |  1.4670        | 
|                                          |                | 
| data required time                       |  1.4670        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6090        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][2]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_2/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_2/ZN         AND2_X1 Rise  0.8580 0.0480 0.0120 0.493216 2.28058  2.7738            2       100                    | 
|    values_reg[0][2]/D DFF_X1  Rise  0.8580 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0320 1.4680 | 
| data required time                       |  1.4680        | 
|                                          |                | 
| data required time                       |  1.4680        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6100        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][10]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    reset                       Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A          INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN         INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_10/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_10/ZN         AND2_X1 Rise  0.8580 0.0480 0.0120 0.50329  2.28058  2.78387           2       100                    | 
|    values_reg[0][10]/D DFF_X1  Rise  0.8580 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0320 1.4680 | 
| data required time                       |  1.4680        | 
|                                          |                | 
| data required time                       |  1.4680        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6100        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][2]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_2/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_2/ZN         AND2_X1 Rise  0.8580 0.0480 0.0120 0.493216 2.28058  2.7738            2       100                    | 
|    values_reg[1][2]/D DFF_X1  Rise  0.8580 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0320 1.4680 | 
| data required time                       |  1.4680        | 
|                                          |                | 
| data required time                       |  1.4680        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6100        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][10]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    reset                       Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A          INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN         INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_10/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_10/ZN         AND2_X1 Rise  0.8580 0.0480 0.0120 0.50329  2.28058  2.78387           2       100                    | 
|    values_reg[1][10]/D DFF_X1  Rise  0.8580 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0320 1.4680 | 
| data required time                       |  1.4680        | 
|                                          |                | 
| data required time                       |  1.4680        | 
| data arrival time                        | -0.8580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6100        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][3]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_3/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_3/ZN         AND2_X1 Rise  0.8570 0.0470 0.0120 0.336617 2.28058  2.6172            2       100                    | 
|    values_reg[0][3]/D DFF_X1  Rise  0.8570 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0320 1.4680 | 
| data required time                       |  1.4680        | 
|                                          |                | 
| data required time                       |  1.4680        | 
| data arrival time                        | -0.8570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6110        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][9]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_9/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_9/ZN         AND2_X1 Rise  0.8570 0.0470 0.0120 0.355641 2.28058  2.63622           2       100                    | 
|    values_reg[0][9]/D DFF_X1  Rise  0.8570 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0320 1.4680 | 
| data required time                       |  1.4680        | 
|                                          |                | 
| data required time                       |  1.4680        | 
| data arrival time                        | -0.8570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6110        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][11]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    reset                       Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A          INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN         INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_11/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_11/ZN         AND2_X1 Rise  0.8570 0.0470 0.0120 0.401757 2.28058  2.68234           2       100                    | 
|    values_reg[0][11]/D DFF_X1  Rise  0.8570 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0320 1.4680 | 
| data required time                       |  1.4680        | 
|                                          |                | 
| data required time                       |  1.4680        | 
| data arrival time                        | -0.8570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6110        | 
-------------------------------------------------------------


 Timing Path to values_reg[0][15]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[0][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    reset                       Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A          INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN         INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_15/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_15/ZN         AND2_X1 Rise  0.8570 0.0470 0.0120 0.39536  2.28058  2.67594           2       100                    | 
|    values_reg[0][15]/D DFF_X1  Rise  0.8570 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[0][15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.65261  13.703   19.3556           16      100      FA   K        | 
|    values_reg[0][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0320 1.4680 | 
| data required time                       |  1.4680        | 
|                                          |                | 
| data required time                       |  1.4680        | 
| data arrival time                        | -0.8570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6110        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][3]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_3/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_3/ZN         AND2_X1 Rise  0.8570 0.0470 0.0120 0.336617 2.28058  2.6172            2       100                    | 
|    values_reg[1][3]/D DFF_X1  Rise  0.8570 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0320 1.4680 | 
| data required time                       |  1.4680        | 
|                                          |                | 
| data required time                       |  1.4680        | 
| data arrival time                        | -0.8570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6110        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][9]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A         INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN        INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_9/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_9/ZN         AND2_X1 Rise  0.8570 0.0470 0.0120 0.355641 2.28058  2.63622           2       100                    | 
|    values_reg[1][9]/D DFF_X1  Rise  0.8570 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0320 1.4680 | 
| data required time                       |  1.4680        | 
|                                          |                | 
| data required time                       |  1.4680        | 
| data arrival time                        | -0.8570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6110        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][11]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    reset                       Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A          INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN         INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_11/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_11/ZN         AND2_X1 Rise  0.8570 0.0470 0.0120 0.401757 2.28058  2.68234           2       100                    | 
|    values_reg[1][11]/D DFF_X1  Rise  0.8570 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0320 1.4680 | 
| data required time                       |  1.4680        | 
|                                          |                | 
| data required time                       |  1.4680        | 
| data arrival time                        | -0.8570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6110        | 
-------------------------------------------------------------


 Timing Path to values_reg[1][15]/D 
  
 Path Start Point : reset 
 Path End Point   : values_reg[1][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    reset                       Fall  0.7000 0.0000 0.1000 0.757531 1.70023  2.45776           1       130      c             | 
|    i_0_0_25/A          INV_X1  Fall  0.7000 0.0000 0.1000          1.54936                                                   | 
|    i_0_0_25/ZN         INV_X1  Rise  0.8100 0.1100 0.0640 4.81021  18.0318  22.842            18      100                    | 
|    i_0_0_15/A1         AND2_X1 Rise  0.8100 0.0000 0.0640          0.918145                                                  | 
|    i_0_0_15/ZN         AND2_X1 Rise  0.8570 0.0470 0.0120 0.39536  2.28058  2.67594           2       100                    | 
|    values_reg[1][15]/D DFF_X1  Rise  0.8570 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to values_reg[1][15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.511639 3.33517  3.84681           2       100      c    K        | 
|    clk_gate_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.97195  13.703   19.675            16      100      FA   K        | 
|    values_reg[1][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0320 1.4680 | 
| data required time                       |  1.4680        | 
|                                          |                | 
| data required time                       |  1.4680        | 
| data arrival time                        | -0.8570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6110        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1693M, PVMEM - 1870M)
