Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.0.18.0

Wed Dec  7 00:14:40 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt latticeE155FinalProject_impl_1.twr latticeE155FinalProject_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock int_osc
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 58.9564%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tuner/howLong/counter_135__i0/SR         |   25.251 ns 
{tuner/howLong/counter_135__i1/SR   tuner/howLong/counter_135__i2/SR}              
                                         |   25.251 ns 
{tuner/howLong/counter_135__i3/SR   tuner/howLong/counter_135__i4/SR}              
                                         |   25.251 ns 
{tuner/howLong/counter_135__i5/SR   tuner/howLong/counter_135__i6/SR}              
                                         |   25.251 ns 
tuner/pitch/counter_136__i31/SR          |   25.740 ns 
{tuner/howLong/counter_135__i21/SR   tuner/howLong/counter_135__i22/SR}              
                                         |   25.846 ns 
{tuner/howLong/counter_135__i23/SR   tuner/howLong/counter_135__i24/SR}              
                                         |   25.846 ns 
{tuner/howLong/counter_135__i25/SR   tuner/howLong/counter_135__i26/SR}              
                                         |   25.846 ns 
{tuner/howLong/counter_135__i27/SR   tuner/howLong/counter_135__i28/SR}              
                                         |   25.846 ns 
{tuner/howLong/counter_135__i29/SR   tuner/howLong/counter_135__i30/SR}              
                                         |   25.846 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tuner/durThreshold_i0_i13/D              |    1.715 ns 
tuner/durThreshold_i0_i9/D               |    1.715 ns 
tuner/durThreshold_i0_i11/D              |    1.715 ns 
tuner/durThreshold_i0_i7/D               |    1.715 ns 
tuner/durThreshold_i0_i8/D               |    1.715 ns 
tuner/state_FSM_i4/D                     |    1.715 ns 
tuner/state_FSM_i1/D                     |    1.715 ns 
tuner/state_FSM_i2/D                     |    1.715 ns 
tuner/durThreshold_i0_i24/D              |    1.715 ns 
tuner/counter__i0/D                      |    1.715 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
tuner/makingMusic/Q                     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 4 End Points          |           Type           
-------------------------------------------------------------------
{tuner/state_FSM_i1/SR   tuner/state_FSM_i2/SR}                           
                                        |           No arrival time
{tuner/state_FSM_i5/SR   tuner/state_FSM_i4/SR}                           
                                        |           No arrival time
tuner/state_FSM_i3/SR                   |           No arrival time
tuner/state_FSM_i6/SR                   |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         4
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 6 Start or End Points      |           Type           
-------------------------------------------------------------------
ce                                      |                     input
sdi                                     |                     input
sck                                     |                     input
nreset                                  |                     input
makingMusic                             |                    output
pwm                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         6
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
spi/newFlattenedMCUout_i27              |                  No Clock
spi/newFlattenedMCUout_i2               |                  No Clock
spi/newFlattenedMCUout_i8               |                  No Clock
spi/newFlattenedMCUout_i35              |                  No Clock
spi/newFlattenedMCUout_i31              |                  No Clock
spi/newFlattenedMCUout_i29              |                  No Clock
spi/newFlattenedMCUout_i39              |                  No Clock
spi/newFlattenedMCUout_i33              |                  No Clock
spi/newFlattenedMCUout_i37              |                  No Clock
spi/newFlattenedMCUout_i25              |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       222
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C12A)
Path End         : tuner/howLong/counter_135__i0/SR  (SLICE_R18C6A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.250 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
tuner/howLong/int_osc                                        NET DELAY        5.499                  5.499  63      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C12A      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        3.212                 10.099  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R17C8C       C0_TO_F0_DELAY   0.449                 10.548  1       
tuner/howLong/n21                                            NET DELAY        2.551                 13.099  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R17C8D       A1_TO_F1_DELAY   0.449                 13.548  1       
tuner/howLong/n31                                            NET DELAY        2.168                 15.716  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R17C9B       D0_TO_F0_DELAY   0.476                 16.192  2       
tuner/howLong/n2974                                          NET DELAY        0.304                 16.496  2       
tuner/howLong/i2962_4_lut/B->tuner/howLong/i2962_4_lut/Z
                                          SLICE_R17C9B       C1_TO_F1_DELAY   0.449                 16.945  17      
tuner/howLong/counter_31__N_275 ( LSR )                      NET DELAY        4.441                 21.386  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  63      
tuner/howLong/int_osc ( CLK )                                NET DELAY        5.499                 47.165  63      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.385  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.250  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C12A)
Path End         : {tuner/howLong/counter_135__i1/SR   tuner/howLong/counter_135__i2/SR}  (SLICE_R18C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.250 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
tuner/howLong/int_osc                                        NET DELAY        5.499                  5.499  63      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C12A      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        3.212                 10.099  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R17C8C       C0_TO_F0_DELAY   0.449                 10.548  1       
tuner/howLong/n21                                            NET DELAY        2.551                 13.099  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R17C8D       A1_TO_F1_DELAY   0.449                 13.548  1       
tuner/howLong/n31                                            NET DELAY        2.168                 15.716  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R17C9B       D0_TO_F0_DELAY   0.476                 16.192  2       
tuner/howLong/n2974                                          NET DELAY        0.304                 16.496  2       
tuner/howLong/i2962_4_lut/B->tuner/howLong/i2962_4_lut/Z
                                          SLICE_R17C9B       C1_TO_F1_DELAY   0.449                 16.945  17      
tuner/howLong/counter_31__N_275 ( LSR )                      NET DELAY        4.441                 21.386  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  63      
tuner/howLong/int_osc ( CLK )                                NET DELAY        5.499                 47.165  63      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.385  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.250  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C12A)
Path End         : {tuner/howLong/counter_135__i3/SR   tuner/howLong/counter_135__i4/SR}  (SLICE_R18C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.250 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
tuner/howLong/int_osc                                        NET DELAY        5.499                  5.499  63      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C12A      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        3.212                 10.099  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R17C8C       C0_TO_F0_DELAY   0.449                 10.548  1       
tuner/howLong/n21                                            NET DELAY        2.551                 13.099  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R17C8D       A1_TO_F1_DELAY   0.449                 13.548  1       
tuner/howLong/n31                                            NET DELAY        2.168                 15.716  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R17C9B       D0_TO_F0_DELAY   0.476                 16.192  2       
tuner/howLong/n2974                                          NET DELAY        0.304                 16.496  2       
tuner/howLong/i2962_4_lut/B->tuner/howLong/i2962_4_lut/Z
                                          SLICE_R17C9B       C1_TO_F1_DELAY   0.449                 16.945  17      
tuner/howLong/counter_31__N_275 ( LSR )                      NET DELAY        4.441                 21.386  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  63      
tuner/howLong/int_osc ( CLK )                                NET DELAY        5.499                 47.165  63      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.385  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.250  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C12A)
Path End         : {tuner/howLong/counter_135__i5/SR   tuner/howLong/counter_135__i6/SR}  (SLICE_R18C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.250 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
tuner/howLong/int_osc                                        NET DELAY        5.499                  5.499  63      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C12A      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        3.212                 10.099  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R17C8C       C0_TO_F0_DELAY   0.449                 10.548  1       
tuner/howLong/n21                                            NET DELAY        2.551                 13.099  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R17C8D       A1_TO_F1_DELAY   0.449                 13.548  1       
tuner/howLong/n31                                            NET DELAY        2.168                 15.716  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R17C9B       D0_TO_F0_DELAY   0.476                 16.192  2       
tuner/howLong/n2974                                          NET DELAY        0.304                 16.496  2       
tuner/howLong/i2962_4_lut/B->tuner/howLong/i2962_4_lut/Z
                                          SLICE_R17C9B       C1_TO_F1_DELAY   0.449                 16.945  17      
tuner/howLong/counter_31__N_275 ( LSR )                      NET DELAY        4.441                 21.386  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  63      
tuner/howLong/int_osc ( CLK )                                NET DELAY        5.499                 47.165  63      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.385  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.250  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/pitch/counter_136__i26/Q  (SLICE_R17C24B)
Path End         : tuner/pitch/counter_136__i31/SR  (SLICE_R17C25A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.739 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
tuner/howLong/int_osc                                        NET DELAY        5.499                  5.499  63      


Data Path

tuner/pitch/counter_136__i26/CK->tuner/pitch/counter_136__i26/Q
                                          SLICE_R17C24B      CLK_TO_Q1_DELAY  1.388                  6.887  2       
tuner/pitch/counter[26]                                      NET DELAY        2.670                  9.557  2       
tuner/pitch/i10_4_lut/B->tuner/pitch/i10_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY   0.449                 10.006  1       
tuner/pitch/n26                                              NET DELAY        2.485                 12.491  1       
tuner/pitch/i15_4_lut/C->tuner/pitch/i15_4_lut/Z
                                          SLICE_R16C23A      B1_TO_F1_DELAY   0.449                 12.940  2       
tuner/pitch/n2977                                            NET DELAY        3.146                 16.086  2       
tuner/pitch/i2959_2_lut_4_lut/B->tuner/pitch/i2959_2_lut_4_lut/Z
                                          SLICE_R17C20B      A0_TO_F0_DELAY   0.449                 16.535  17      
tuner/pitch/counter_31__N_340 ( LSR )                        NET DELAY        4.362                 20.897  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  63      
tuner/howLong/int_osc ( CLK )                                NET DELAY        5.499                 47.165  63      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.896  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.739  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C12A)
Path End         : {tuner/howLong/counter_135__i21/SR   tuner/howLong/counter_135__i22/SR}  (SLICE_R18C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.845 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
tuner/howLong/int_osc                                        NET DELAY        5.499                  5.499  63      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C12A      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        3.212                 10.099  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R17C8C       C0_TO_F0_DELAY   0.449                 10.548  1       
tuner/howLong/n21                                            NET DELAY        2.551                 13.099  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R17C8D       A1_TO_F1_DELAY   0.449                 13.548  1       
tuner/howLong/n31                                            NET DELAY        2.168                 15.716  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R17C9B       D0_TO_F0_DELAY   0.476                 16.192  2       
tuner/howLong/n2974                                          NET DELAY        0.304                 16.496  2       
tuner/howLong/i2962_4_lut/B->tuner/howLong/i2962_4_lut/Z
                                          SLICE_R17C9B       C1_TO_F1_DELAY   0.449                 16.945  17      
tuner/howLong/counter_31__N_275 ( LSR )                      NET DELAY        3.846                 20.791  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  63      
tuner/howLong/int_osc ( CLK )                                NET DELAY        5.499                 47.165  63      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.790  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.845  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C12A)
Path End         : {tuner/howLong/counter_135__i23/SR   tuner/howLong/counter_135__i24/SR}  (SLICE_R18C9A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.845 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
tuner/howLong/int_osc                                        NET DELAY        5.499                  5.499  63      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C12A      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        3.212                 10.099  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R17C8C       C0_TO_F0_DELAY   0.449                 10.548  1       
tuner/howLong/n21                                            NET DELAY        2.551                 13.099  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R17C8D       A1_TO_F1_DELAY   0.449                 13.548  1       
tuner/howLong/n31                                            NET DELAY        2.168                 15.716  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R17C9B       D0_TO_F0_DELAY   0.476                 16.192  2       
tuner/howLong/n2974                                          NET DELAY        0.304                 16.496  2       
tuner/howLong/i2962_4_lut/B->tuner/howLong/i2962_4_lut/Z
                                          SLICE_R17C9B       C1_TO_F1_DELAY   0.449                 16.945  17      
tuner/howLong/counter_31__N_275 ( LSR )                      NET DELAY        3.846                 20.791  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  63      
tuner/howLong/int_osc ( CLK )                                NET DELAY        5.499                 47.165  63      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.790  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.845  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C12A)
Path End         : {tuner/howLong/counter_135__i25/SR   tuner/howLong/counter_135__i26/SR}  (SLICE_R18C9B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.845 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
tuner/howLong/int_osc                                        NET DELAY        5.499                  5.499  63      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C12A      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        3.212                 10.099  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R17C8C       C0_TO_F0_DELAY   0.449                 10.548  1       
tuner/howLong/n21                                            NET DELAY        2.551                 13.099  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R17C8D       A1_TO_F1_DELAY   0.449                 13.548  1       
tuner/howLong/n31                                            NET DELAY        2.168                 15.716  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R17C9B       D0_TO_F0_DELAY   0.476                 16.192  2       
tuner/howLong/n2974                                          NET DELAY        0.304                 16.496  2       
tuner/howLong/i2962_4_lut/B->tuner/howLong/i2962_4_lut/Z
                                          SLICE_R17C9B       C1_TO_F1_DELAY   0.449                 16.945  17      
tuner/howLong/counter_31__N_275 ( LSR )                      NET DELAY        3.846                 20.791  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  63      
tuner/howLong/int_osc ( CLK )                                NET DELAY        5.499                 47.165  63      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.790  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.845  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C12A)
Path End         : {tuner/howLong/counter_135__i27/SR   tuner/howLong/counter_135__i28/SR}  (SLICE_R18C9C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.845 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
tuner/howLong/int_osc                                        NET DELAY        5.499                  5.499  63      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C12A      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        3.212                 10.099  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R17C8C       C0_TO_F0_DELAY   0.449                 10.548  1       
tuner/howLong/n21                                            NET DELAY        2.551                 13.099  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R17C8D       A1_TO_F1_DELAY   0.449                 13.548  1       
tuner/howLong/n31                                            NET DELAY        2.168                 15.716  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R17C9B       D0_TO_F0_DELAY   0.476                 16.192  2       
tuner/howLong/n2974                                          NET DELAY        0.304                 16.496  2       
tuner/howLong/i2962_4_lut/B->tuner/howLong/i2962_4_lut/Z
                                          SLICE_R17C9B       C1_TO_F1_DELAY   0.449                 16.945  17      
tuner/howLong/counter_31__N_275 ( LSR )                      NET DELAY        3.846                 20.791  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  63      
tuner/howLong/int_osc ( CLK )                                NET DELAY        5.499                 47.165  63      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.790  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.845  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C12A)
Path End         : {tuner/howLong/counter_135__i29/SR   tuner/howLong/counter_135__i30/SR}  (SLICE_R18C9D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.845 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
tuner/howLong/int_osc                                        NET DELAY        5.499                  5.499  63      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C12A      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        3.212                 10.099  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R17C8C       C0_TO_F0_DELAY   0.449                 10.548  1       
tuner/howLong/n21                                            NET DELAY        2.551                 13.099  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R17C8D       A1_TO_F1_DELAY   0.449                 13.548  1       
tuner/howLong/n31                                            NET DELAY        2.168                 15.716  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R17C9B       D0_TO_F0_DELAY   0.476                 16.192  2       
tuner/howLong/n2974                                          NET DELAY        0.304                 16.496  2       
tuner/howLong/i2962_4_lut/B->tuner/howLong/i2962_4_lut/Z
                                          SLICE_R17C9B       C1_TO_F1_DELAY   0.449                 16.945  17      
tuner/howLong/counter_31__N_275 ( LSR )                      NET DELAY        3.846                 20.791  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  63      
tuner/howLong/int_osc ( CLK )                                NET DELAY        5.499                 47.165  63      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.790  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.845  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i13/Q  (SLICE_R17C10C)
Path End         : tuner/durThreshold_i0_i13/D  (SLICE_R17C10C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      


Data Path

tuner/durThreshold_i0_i13/CK->tuner/durThreshold_i0_i13/Q
                                          SLICE_R17C10C      CLK_TO_Q1_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[13]                               NET DELAY        0.701                  4.502  2       
i1458_3_lut/A->i1458_3_lut/Z              SLICE_R17C10C      D1_TO_F1_DELAY   0.248                  4.750  1       
tuner/n2140 ( DI1 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i9/Q  (SLICE_R16C9B)
Path End         : tuner/durThreshold_i0_i9/D  (SLICE_R16C9B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      


Data Path

tuner/durThreshold_i0_i9/CK->tuner/durThreshold_i0_i9/Q
                                          SLICE_R16C9B       CLK_TO_Q0_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[9]                                NET DELAY        0.701                  4.502  2       
i1461_3_lut/A->i1461_3_lut/Z              SLICE_R16C9B       D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n2143 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i11/Q  (SLICE_R16C9B)
Path End         : tuner/durThreshold_i0_i11/D  (SLICE_R16C9B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      


Data Path

tuner/durThreshold_i0_i11/CK->tuner/durThreshold_i0_i11/Q
                                          SLICE_R16C9B       CLK_TO_Q1_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[11]                               NET DELAY        0.701                  4.502  2       
i1460_3_lut/A->i1460_3_lut/Z              SLICE_R16C9B       D1_TO_F1_DELAY   0.248                  4.750  1       
tuner/n2142 ( DI1 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i7/Q  (SLICE_R16C10A)
Path End         : tuner/durThreshold_i0_i7/D  (SLICE_R16C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      


Data Path

tuner/durThreshold_i0_i7/CK->tuner/durThreshold_i0_i7/Q
                                          SLICE_R16C10A      CLK_TO_Q0_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[7]                                NET DELAY        0.701                  4.502  2       
i1463_3_lut/A->i1463_3_lut/Z              SLICE_R16C10A      D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n2145 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i8/Q  (SLICE_R16C10A)
Path End         : tuner/durThreshold_i0_i8/D  (SLICE_R16C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      


Data Path

tuner/durThreshold_i0_i8/CK->tuner/durThreshold_i0_i8/Q
                                          SLICE_R16C10A      CLK_TO_Q1_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[8]                                NET DELAY        0.701                  4.502  2       
i1462_3_lut/A->i1462_3_lut/Z              SLICE_R16C10A      D1_TO_F1_DELAY   0.248                  4.750  1       
tuner/n2144 ( DI1 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/state_FSM_i5/Q  (SLICE_R15C11B)
Path End         : tuner/state_FSM_i4/D  (SLICE_R15C11B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      


Data Path

tuner/state_FSM_i5/CK->tuner/state_FSM_i5/Q
                                          SLICE_R15C11B      CLK_TO_Q0_DELAY  0.766                  3.801  9       
tuner/n421[1]                                                NET DELAY        0.701                  4.502  9       
tuner.SLICE_99/D1->tuner.SLICE_99/F1      SLICE_R15C11B      D1_TO_F1_DELAY   0.248                  4.750  1       
tuner.n421[1].sig_042.FeedThruLUT ( DI1 )
                                                             NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/state_FSM_i2/Q  (SLICE_R14C12C)
Path End         : tuner/state_FSM_i1/D  (SLICE_R14C12C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      


Data Path

tuner/state_FSM_i2/CK->tuner/state_FSM_i2/Q
                                          SLICE_R14C12C      CLK_TO_Q1_DELAY  0.766                  3.801  2       
tuner/nextstate_5__N_121                                     NET DELAY        0.701                  4.502  2       
tuner.SLICE_98/D0->tuner.SLICE_98/F0      SLICE_R14C12C      D0_TO_F0_DELAY   0.248                  4.750  1       
tuner.nextstate_5__N_121.sig_040.FeedThruLUT ( DI0 )
                                                             NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/state_FSM_i3/Q  (SLICE_R15C11D)
Path End         : tuner/state_FSM_i2/D  (SLICE_R14C12C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc                                        NET DELAY        3.035                  3.035  64      


Data Path

tuner/state_FSM_i3/CK->tuner/state_FSM_i3/Q
                                          SLICE_R15C11D      CLK_TO_Q1_DELAY  0.766                  3.801  28      
tuner/nextstate_5__N_120                                     NET DELAY        0.701                  4.502  28      
tuner/i1_2_lut_3_lut/A->tuner/i1_2_lut_3_lut/Z
                                          SLICE_R14C12C      D1_TO_F1_DELAY   0.248                  4.750  1       
tuner/n2122 ( DI1 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i24/Q  (SLICE_R17C10B)
Path End         : tuner/durThreshold_i0_i24/D  (SLICE_R17C10B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      


Data Path

tuner/durThreshold_i0_i24/CK->tuner/durThreshold_i0_i24/Q
                                          SLICE_R17C10B      CLK_TO_Q0_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[24]                               NET DELAY        0.701                  4.502  2       
i1451_3_lut/A->i1451_3_lut/Z              SLICE_R17C10B      D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n2133 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/counter__i0/Q  (SLICE_R13C14D)
Path End         : tuner/counter__i0/D  (SLICE_R13C14D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      


Data Path

tuner/counter__i0/CK->tuner/counter__i0/Q
                                          SLICE_R13C14D      CLK_TO_Q0_DELAY  0.766                  3.801  3       
tuner/counter[0]                                             NET DELAY        0.701                  4.502  3       
tuner/i1342_2_lut/A->tuner/i1342_2_lut/Z  SLICE_R13C14D      D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n9[0] ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  64      
tuner/howLong/int_osc ( CLK )                                NET DELAY        3.035                  3.035  64      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

